Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Jul 23 01:18:13 2024
| Host         : donaufeld running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    12          
TIMING-16  Warning           Large setup violation                                             32          
TIMING-18  Warning           Missing input or output delay                                     13          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (6)
7. checking multiple_clock (1950)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1950)
---------------------------------
 There are 1950 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.508      -71.860                    147                 4143        0.026        0.000                      0                 4143        0.345        0.000                       0                  1960  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0    {0.000 1.250}        2.500           400.000         
  clk_out3_clk_wiz_0    {0.000 20.000}       40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0_1  {0.000 1.250}        2.500           400.000         
  clk_out3_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.824        0.000                      0                 3727        0.106        0.000                      0                 3727        4.500        0.000                       0                  1773  
  clk_out2_clk_wiz_0         -1.508      -52.152                     65                  219        0.205        0.000                      0                  219        0.345        0.000                       0                   149  
  clk_out3_clk_wiz_0         35.517        0.000                      0                   69        0.275        0.000                      0                   69       19.500        0.000                       0                    34  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.825        0.000                      0                 3727        0.106        0.000                      0                 3727        4.500        0.000                       0                  1773  
  clk_out2_clk_wiz_0_1       -1.507      -52.097                     65                  219        0.205        0.000                      0                  219        0.345        0.000                       0                   149  
  clk_out3_clk_wiz_0_1       35.520        0.000                      0                   69        0.275        0.000                      0                   69       19.500        0.000                       0                    34  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0         -0.122       -0.203                      5                   32        0.114        0.000                      0                   32  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.824        0.000                      0                 3727        0.026        0.000                      0                 3727  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0         -0.122       -0.203                      5                   32        0.114        0.000                      0                   32  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0         -1.208      -23.041                     86                  137        0.128        0.000                      0                  137  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0         -1.207      -22.953                     85                  137        0.129        0.000                      0                  137  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         -1.508      -52.152                     65                  219        0.139        0.000                      0                  219  
clk_out1_clk_wiz_0    clk_out3_clk_wiz_0          5.969        0.000                      0                   51        0.103        0.000                      0                   51  
clk_out1_clk_wiz_0_1  clk_out3_clk_wiz_0          5.969        0.000                      0                   51        0.103        0.000                      0                   51  
clk_out3_clk_wiz_0_1  clk_out3_clk_wiz_0         35.517        0.000                      0                   69        0.172        0.000                      0                   69  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.824        0.000                      0                 3727        0.026        0.000                      0                 3727  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0_1       -0.121       -0.198                      5                   32        0.115        0.000                      0                   32  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0_1       -0.121       -0.198                      5                   32        0.115        0.000                      0                   32  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0_1       -1.208      -23.041                     86                  137        0.128        0.000                      0                  137  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       -1.508      -52.152                     65                  219        0.139        0.000                      0                  219  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0_1       -1.207      -22.953                     85                  137        0.129        0.000                      0                  137  
clk_out1_clk_wiz_0    clk_out3_clk_wiz_0_1        5.972        0.000                      0                   51        0.105        0.000                      0                   51  
clk_out3_clk_wiz_0    clk_out3_clk_wiz_0_1       35.517        0.000                      0                   69        0.172        0.000                      0                   69  
clk_out1_clk_wiz_0_1  clk_out3_clk_wiz_0_1        5.972        0.000                      0                   51        0.105        0.000                      0                   51  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK_MASTER/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLOCK_MASTER/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_MASTER/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_MASTER/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_MASTER/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_MASTER/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.824ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.824ns  (required time - arrival time)
  Source:                 control_parametros_1/N_decoy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/DAC4_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.843ns  (logic 4.362ns (49.328%)  route 4.481ns (50.672%))
  Logic Levels:           15  (CARRY4=10 LUT2=3 LUT5=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.729    -0.811    control_parametros_1/clk_out1
    SLICE_X84Y92         FDRE                                         r  control_parametros_1/N_decoy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  control_parametros_1/N_decoy_reg[1]/Q
                         net (fo=2, routed)           0.664     0.371    control_parametros_1/N_decoy[1]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.124     0.495 r  control_parametros_1/counter_decoy_aux[31]_i_167/O
                         net (fo=1, routed)           0.000     0.495    control_parametros_1/counter_decoy_aux[31]_i_167_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.028 r  control_parametros_1/counter_decoy_aux_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000     1.028    control_parametros_1/counter_decoy_aux_reg[31]_i_142_n_0
    SLICE_X84Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.145 r  control_parametros_1/counter_decoy_aux_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000     1.145    control_parametros_1/counter_decoy_aux_reg[31]_i_141_n_0
    SLICE_X84Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.468 r  control_parametros_1/counter_decoy_aux_reg[31]_i_122/O[1]
                         net (fo=4, routed)           0.744     2.213    control_parametros_1/DAC42[9]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.306     2.519 r  control_parametros_1/counter_decoy_aux[31]_i_186/O
                         net (fo=1, routed)           0.000     2.519    control_parametros_1/counter_decoy_aux[31]_i_186_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.069 r  control_parametros_1/counter_decoy_aux_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000     3.069    control_parametros_1/counter_decoy_aux_reg[31]_i_174_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.183 r  control_parametros_1/counter_decoy_aux_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000     3.183    control_parametros_1/counter_decoy_aux_reg[31]_i_156_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.297 r  control_parametros_1/counter_decoy_aux_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000     3.297    control_parametros_1/counter_decoy_aux_reg[31]_i_136_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.411 r  control_parametros_1/counter_decoy_aux_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000     3.411    control_parametros_1/counter_decoy_aux_reg[31]_i_100_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.525 r  control_parametros_1/counter_decoy_aux_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     3.525    control_parametros_1/counter_decoy_aux_reg[31]_i_62_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.859 r  control_parametros_1/counter_decoy_aux_reg[31]_i_36/O[1]
                         net (fo=1, routed)           0.644     4.502    controlPhase_Trigger1/O[1]
    SLICE_X82Y99         LUT2 (Prop_lut2_I1_O)        0.303     4.805 r  controlPhase_Trigger1/counter_decoy_aux[31]_i_11/O
                         net (fo=1, routed)           0.000     4.805    controlPhase_Trigger1/counter_decoy_aux[31]_i_11_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.355 f  controlPhase_Trigger1/counter_decoy_aux_reg[31]_i_4/CO[3]
                         net (fo=3, routed)           0.836     6.191    control_parametros_1/counter_decoy_aux_reg[1][0]
    SLICE_X82Y91         LUT5 (Prop_lut5_I4_O)        0.124     6.315 r  control_parametros_1/DAC4[15]_i_4/O
                         net (fo=1, routed)           0.534     6.849    control_parametros_1/DAC4[15]_i_4_n_0
    SLICE_X81Y89         LUT5 (Prop_lut5_I4_O)        0.124     6.973 r  control_parametros_1/DAC4[15]_i_1/O
                         net (fo=16, routed)          1.059     8.032    controlPhase_Trigger1/DAC4_reg[15]_1[0]
    SLICE_X86Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.602     8.582    controlPhase_Trigger1/clk_out1
    SLICE_X86Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[1]/C
                         clock pessimism              0.559     9.141    
                         clock uncertainty           -0.081     9.061    
    SLICE_X86Y81         FDRE (Setup_fdre_C_CE)      -0.205     8.856    controlPhase_Trigger1/DAC4_reg[1]
  -------------------------------------------------------------------
                         required time                          8.856    
                         arrival time                          -8.032    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 control_parametros_1/N_decoy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/DAC4_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.796ns  (logic 4.362ns (49.589%)  route 4.434ns (50.411%))
  Logic Levels:           15  (CARRY4=10 LUT2=3 LUT5=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.729    -0.811    control_parametros_1/clk_out1
    SLICE_X84Y92         FDRE                                         r  control_parametros_1/N_decoy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  control_parametros_1/N_decoy_reg[1]/Q
                         net (fo=2, routed)           0.664     0.371    control_parametros_1/N_decoy[1]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.124     0.495 r  control_parametros_1/counter_decoy_aux[31]_i_167/O
                         net (fo=1, routed)           0.000     0.495    control_parametros_1/counter_decoy_aux[31]_i_167_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.028 r  control_parametros_1/counter_decoy_aux_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000     1.028    control_parametros_1/counter_decoy_aux_reg[31]_i_142_n_0
    SLICE_X84Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.145 r  control_parametros_1/counter_decoy_aux_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000     1.145    control_parametros_1/counter_decoy_aux_reg[31]_i_141_n_0
    SLICE_X84Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.468 r  control_parametros_1/counter_decoy_aux_reg[31]_i_122/O[1]
                         net (fo=4, routed)           0.744     2.213    control_parametros_1/DAC42[9]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.306     2.519 r  control_parametros_1/counter_decoy_aux[31]_i_186/O
                         net (fo=1, routed)           0.000     2.519    control_parametros_1/counter_decoy_aux[31]_i_186_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.069 r  control_parametros_1/counter_decoy_aux_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000     3.069    control_parametros_1/counter_decoy_aux_reg[31]_i_174_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.183 r  control_parametros_1/counter_decoy_aux_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000     3.183    control_parametros_1/counter_decoy_aux_reg[31]_i_156_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.297 r  control_parametros_1/counter_decoy_aux_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000     3.297    control_parametros_1/counter_decoy_aux_reg[31]_i_136_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.411 r  control_parametros_1/counter_decoy_aux_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000     3.411    control_parametros_1/counter_decoy_aux_reg[31]_i_100_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.525 r  control_parametros_1/counter_decoy_aux_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     3.525    control_parametros_1/counter_decoy_aux_reg[31]_i_62_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.859 r  control_parametros_1/counter_decoy_aux_reg[31]_i_36/O[1]
                         net (fo=1, routed)           0.644     4.502    controlPhase_Trigger1/O[1]
    SLICE_X82Y99         LUT2 (Prop_lut2_I1_O)        0.303     4.805 r  controlPhase_Trigger1/counter_decoy_aux[31]_i_11/O
                         net (fo=1, routed)           0.000     4.805    controlPhase_Trigger1/counter_decoy_aux[31]_i_11_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.355 f  controlPhase_Trigger1/counter_decoy_aux_reg[31]_i_4/CO[3]
                         net (fo=3, routed)           0.836     6.191    control_parametros_1/counter_decoy_aux_reg[1][0]
    SLICE_X82Y91         LUT5 (Prop_lut5_I4_O)        0.124     6.315 r  control_parametros_1/DAC4[15]_i_4/O
                         net (fo=1, routed)           0.534     6.849    control_parametros_1/DAC4[15]_i_4_n_0
    SLICE_X81Y89         LUT5 (Prop_lut5_I4_O)        0.124     6.973 r  control_parametros_1/DAC4[15]_i_1/O
                         net (fo=16, routed)          1.013     7.986    controlPhase_Trigger1/DAC4_reg[15]_1[0]
    SLICE_X87Y82         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.604     8.584    controlPhase_Trigger1/clk_out1
    SLICE_X87Y82         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[0]/C
                         clock pessimism              0.559     9.143    
                         clock uncertainty           -0.081     9.063    
    SLICE_X87Y82         FDRE (Setup_fdre_C_CE)      -0.205     8.858    controlPhase_Trigger1/DAC4_reg[0]
  -------------------------------------------------------------------
                         required time                          8.858    
                         arrival time                          -7.986    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.908ns  (required time - arrival time)
  Source:                 control_parametros_1/N_decoy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/DAC4_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.762ns  (logic 4.362ns (49.785%)  route 4.400ns (50.215%))
  Logic Levels:           15  (CARRY4=10 LUT2=3 LUT5=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.729    -0.811    control_parametros_1/clk_out1
    SLICE_X84Y92         FDRE                                         r  control_parametros_1/N_decoy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  control_parametros_1/N_decoy_reg[1]/Q
                         net (fo=2, routed)           0.664     0.371    control_parametros_1/N_decoy[1]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.124     0.495 r  control_parametros_1/counter_decoy_aux[31]_i_167/O
                         net (fo=1, routed)           0.000     0.495    control_parametros_1/counter_decoy_aux[31]_i_167_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.028 r  control_parametros_1/counter_decoy_aux_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000     1.028    control_parametros_1/counter_decoy_aux_reg[31]_i_142_n_0
    SLICE_X84Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.145 r  control_parametros_1/counter_decoy_aux_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000     1.145    control_parametros_1/counter_decoy_aux_reg[31]_i_141_n_0
    SLICE_X84Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.468 r  control_parametros_1/counter_decoy_aux_reg[31]_i_122/O[1]
                         net (fo=4, routed)           0.744     2.213    control_parametros_1/DAC42[9]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.306     2.519 r  control_parametros_1/counter_decoy_aux[31]_i_186/O
                         net (fo=1, routed)           0.000     2.519    control_parametros_1/counter_decoy_aux[31]_i_186_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.069 r  control_parametros_1/counter_decoy_aux_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000     3.069    control_parametros_1/counter_decoy_aux_reg[31]_i_174_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.183 r  control_parametros_1/counter_decoy_aux_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000     3.183    control_parametros_1/counter_decoy_aux_reg[31]_i_156_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.297 r  control_parametros_1/counter_decoy_aux_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000     3.297    control_parametros_1/counter_decoy_aux_reg[31]_i_136_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.411 r  control_parametros_1/counter_decoy_aux_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000     3.411    control_parametros_1/counter_decoy_aux_reg[31]_i_100_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.525 r  control_parametros_1/counter_decoy_aux_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     3.525    control_parametros_1/counter_decoy_aux_reg[31]_i_62_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.859 r  control_parametros_1/counter_decoy_aux_reg[31]_i_36/O[1]
                         net (fo=1, routed)           0.644     4.502    controlPhase_Trigger1/O[1]
    SLICE_X82Y99         LUT2 (Prop_lut2_I1_O)        0.303     4.805 r  controlPhase_Trigger1/counter_decoy_aux[31]_i_11/O
                         net (fo=1, routed)           0.000     4.805    controlPhase_Trigger1/counter_decoy_aux[31]_i_11_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.355 f  controlPhase_Trigger1/counter_decoy_aux_reg[31]_i_4/CO[3]
                         net (fo=3, routed)           0.836     6.191    control_parametros_1/counter_decoy_aux_reg[1][0]
    SLICE_X82Y91         LUT5 (Prop_lut5_I4_O)        0.124     6.315 r  control_parametros_1/DAC4[15]_i_4/O
                         net (fo=1, routed)           0.534     6.849    control_parametros_1/DAC4[15]_i_4_n_0
    SLICE_X81Y89         LUT5 (Prop_lut5_I4_O)        0.124     6.973 r  control_parametros_1/DAC4[15]_i_1/O
                         net (fo=16, routed)          0.978     7.951    controlPhase_Trigger1/DAC4_reg[15]_1[0]
    SLICE_X86Y83         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.605     8.585    controlPhase_Trigger1/clk_out1
    SLICE_X86Y83         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[7]/C
                         clock pessimism              0.559     9.144    
                         clock uncertainty           -0.081     9.064    
    SLICE_X86Y83         FDRE (Setup_fdre_C_CE)      -0.205     8.859    controlPhase_Trigger1/DAC4_reg[7]
  -------------------------------------------------------------------
                         required time                          8.859    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.908ns  (required time - arrival time)
  Source:                 control_parametros_1/N_decoy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/DAC4_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.762ns  (logic 4.362ns (49.785%)  route 4.400ns (50.215%))
  Logic Levels:           15  (CARRY4=10 LUT2=3 LUT5=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.729    -0.811    control_parametros_1/clk_out1
    SLICE_X84Y92         FDRE                                         r  control_parametros_1/N_decoy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  control_parametros_1/N_decoy_reg[1]/Q
                         net (fo=2, routed)           0.664     0.371    control_parametros_1/N_decoy[1]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.124     0.495 r  control_parametros_1/counter_decoy_aux[31]_i_167/O
                         net (fo=1, routed)           0.000     0.495    control_parametros_1/counter_decoy_aux[31]_i_167_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.028 r  control_parametros_1/counter_decoy_aux_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000     1.028    control_parametros_1/counter_decoy_aux_reg[31]_i_142_n_0
    SLICE_X84Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.145 r  control_parametros_1/counter_decoy_aux_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000     1.145    control_parametros_1/counter_decoy_aux_reg[31]_i_141_n_0
    SLICE_X84Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.468 r  control_parametros_1/counter_decoy_aux_reg[31]_i_122/O[1]
                         net (fo=4, routed)           0.744     2.213    control_parametros_1/DAC42[9]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.306     2.519 r  control_parametros_1/counter_decoy_aux[31]_i_186/O
                         net (fo=1, routed)           0.000     2.519    control_parametros_1/counter_decoy_aux[31]_i_186_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.069 r  control_parametros_1/counter_decoy_aux_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000     3.069    control_parametros_1/counter_decoy_aux_reg[31]_i_174_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.183 r  control_parametros_1/counter_decoy_aux_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000     3.183    control_parametros_1/counter_decoy_aux_reg[31]_i_156_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.297 r  control_parametros_1/counter_decoy_aux_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000     3.297    control_parametros_1/counter_decoy_aux_reg[31]_i_136_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.411 r  control_parametros_1/counter_decoy_aux_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000     3.411    control_parametros_1/counter_decoy_aux_reg[31]_i_100_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.525 r  control_parametros_1/counter_decoy_aux_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     3.525    control_parametros_1/counter_decoy_aux_reg[31]_i_62_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.859 r  control_parametros_1/counter_decoy_aux_reg[31]_i_36/O[1]
                         net (fo=1, routed)           0.644     4.502    controlPhase_Trigger1/O[1]
    SLICE_X82Y99         LUT2 (Prop_lut2_I1_O)        0.303     4.805 r  controlPhase_Trigger1/counter_decoy_aux[31]_i_11/O
                         net (fo=1, routed)           0.000     4.805    controlPhase_Trigger1/counter_decoy_aux[31]_i_11_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.355 f  controlPhase_Trigger1/counter_decoy_aux_reg[31]_i_4/CO[3]
                         net (fo=3, routed)           0.836     6.191    control_parametros_1/counter_decoy_aux_reg[1][0]
    SLICE_X82Y91         LUT5 (Prop_lut5_I4_O)        0.124     6.315 r  control_parametros_1/DAC4[15]_i_4/O
                         net (fo=1, routed)           0.534     6.849    control_parametros_1/DAC4[15]_i_4_n_0
    SLICE_X81Y89         LUT5 (Prop_lut5_I4_O)        0.124     6.973 r  control_parametros_1/DAC4[15]_i_1/O
                         net (fo=16, routed)          0.978     7.951    controlPhase_Trigger1/DAC4_reg[15]_1[0]
    SLICE_X86Y83         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.605     8.585    controlPhase_Trigger1/clk_out1
    SLICE_X86Y83         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[8]/C
                         clock pessimism              0.559     9.144    
                         clock uncertainty           -0.081     9.064    
    SLICE_X86Y83         FDRE (Setup_fdre_C_CE)      -0.205     8.859    controlPhase_Trigger1/DAC4_reg[8]
  -------------------------------------------------------------------
                         required time                          8.859    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 control_parametros_1/N_decoy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/DAC4_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.769ns  (logic 4.362ns (49.746%)  route 4.407ns (50.254%))
  Logic Levels:           15  (CARRY4=10 LUT2=3 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.729    -0.811    control_parametros_1/clk_out1
    SLICE_X84Y92         FDRE                                         r  control_parametros_1/N_decoy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  control_parametros_1/N_decoy_reg[1]/Q
                         net (fo=2, routed)           0.664     0.371    control_parametros_1/N_decoy[1]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.124     0.495 r  control_parametros_1/counter_decoy_aux[31]_i_167/O
                         net (fo=1, routed)           0.000     0.495    control_parametros_1/counter_decoy_aux[31]_i_167_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.028 r  control_parametros_1/counter_decoy_aux_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000     1.028    control_parametros_1/counter_decoy_aux_reg[31]_i_142_n_0
    SLICE_X84Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.145 r  control_parametros_1/counter_decoy_aux_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000     1.145    control_parametros_1/counter_decoy_aux_reg[31]_i_141_n_0
    SLICE_X84Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.468 r  control_parametros_1/counter_decoy_aux_reg[31]_i_122/O[1]
                         net (fo=4, routed)           0.744     2.213    control_parametros_1/DAC42[9]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.306     2.519 r  control_parametros_1/counter_decoy_aux[31]_i_186/O
                         net (fo=1, routed)           0.000     2.519    control_parametros_1/counter_decoy_aux[31]_i_186_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.069 r  control_parametros_1/counter_decoy_aux_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000     3.069    control_parametros_1/counter_decoy_aux_reg[31]_i_174_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.183 r  control_parametros_1/counter_decoy_aux_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000     3.183    control_parametros_1/counter_decoy_aux_reg[31]_i_156_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.297 r  control_parametros_1/counter_decoy_aux_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000     3.297    control_parametros_1/counter_decoy_aux_reg[31]_i_136_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.411 r  control_parametros_1/counter_decoy_aux_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000     3.411    control_parametros_1/counter_decoy_aux_reg[31]_i_100_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.525 r  control_parametros_1/counter_decoy_aux_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     3.525    control_parametros_1/counter_decoy_aux_reg[31]_i_62_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.859 r  control_parametros_1/counter_decoy_aux_reg[31]_i_36/O[1]
                         net (fo=1, routed)           0.644     4.502    controlPhase_Trigger1/O[1]
    SLICE_X82Y99         LUT2 (Prop_lut2_I1_O)        0.303     4.805 r  controlPhase_Trigger1/counter_decoy_aux[31]_i_11/O
                         net (fo=1, routed)           0.000     4.805    controlPhase_Trigger1/counter_decoy_aux[31]_i_11_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.355 f  controlPhase_Trigger1/counter_decoy_aux_reg[31]_i_4/CO[3]
                         net (fo=3, routed)           0.836     6.191    control_parametros_1/counter_decoy_aux_reg[1][0]
    SLICE_X82Y91         LUT5 (Prop_lut5_I4_O)        0.124     6.315 r  control_parametros_1/DAC4[15]_i_4/O
                         net (fo=1, routed)           0.534     6.849    control_parametros_1/DAC4[15]_i_4_n_0
    SLICE_X81Y89         LUT5 (Prop_lut5_I4_O)        0.124     6.973 r  control_parametros_1/DAC4[15]_i_1/O
                         net (fo=16, routed)          0.985     7.958    controlPhase_Trigger1/DAC4_reg[15]_1[0]
    SLICE_X82Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.600     8.580    controlPhase_Trigger1/clk_out1
    SLICE_X82Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[6]/C
                         clock pessimism              0.575     9.155    
                         clock uncertainty           -0.081     9.075    
    SLICE_X82Y81         FDRE (Setup_fdre_C_CE)      -0.205     8.870    controlPhase_Trigger1/DAC4_reg[6]
  -------------------------------------------------------------------
                         required time                          8.870    
                         arrival time                          -7.958    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 control_parametros_1/N_decoy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/DAC4_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.776ns  (logic 4.362ns (49.705%)  route 4.414ns (50.295%))
  Logic Levels:           15  (CARRY4=10 LUT2=3 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.729    -0.811    control_parametros_1/clk_out1
    SLICE_X84Y92         FDRE                                         r  control_parametros_1/N_decoy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  control_parametros_1/N_decoy_reg[1]/Q
                         net (fo=2, routed)           0.664     0.371    control_parametros_1/N_decoy[1]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.124     0.495 r  control_parametros_1/counter_decoy_aux[31]_i_167/O
                         net (fo=1, routed)           0.000     0.495    control_parametros_1/counter_decoy_aux[31]_i_167_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.028 r  control_parametros_1/counter_decoy_aux_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000     1.028    control_parametros_1/counter_decoy_aux_reg[31]_i_142_n_0
    SLICE_X84Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.145 r  control_parametros_1/counter_decoy_aux_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000     1.145    control_parametros_1/counter_decoy_aux_reg[31]_i_141_n_0
    SLICE_X84Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.468 r  control_parametros_1/counter_decoy_aux_reg[31]_i_122/O[1]
                         net (fo=4, routed)           0.744     2.213    control_parametros_1/DAC42[9]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.306     2.519 r  control_parametros_1/counter_decoy_aux[31]_i_186/O
                         net (fo=1, routed)           0.000     2.519    control_parametros_1/counter_decoy_aux[31]_i_186_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.069 r  control_parametros_1/counter_decoy_aux_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000     3.069    control_parametros_1/counter_decoy_aux_reg[31]_i_174_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.183 r  control_parametros_1/counter_decoy_aux_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000     3.183    control_parametros_1/counter_decoy_aux_reg[31]_i_156_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.297 r  control_parametros_1/counter_decoy_aux_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000     3.297    control_parametros_1/counter_decoy_aux_reg[31]_i_136_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.411 r  control_parametros_1/counter_decoy_aux_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000     3.411    control_parametros_1/counter_decoy_aux_reg[31]_i_100_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.525 r  control_parametros_1/counter_decoy_aux_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     3.525    control_parametros_1/counter_decoy_aux_reg[31]_i_62_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.859 r  control_parametros_1/counter_decoy_aux_reg[31]_i_36/O[1]
                         net (fo=1, routed)           0.644     4.502    controlPhase_Trigger1/O[1]
    SLICE_X82Y99         LUT2 (Prop_lut2_I1_O)        0.303     4.805 r  controlPhase_Trigger1/counter_decoy_aux[31]_i_11/O
                         net (fo=1, routed)           0.000     4.805    controlPhase_Trigger1/counter_decoy_aux[31]_i_11_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.355 f  controlPhase_Trigger1/counter_decoy_aux_reg[31]_i_4/CO[3]
                         net (fo=3, routed)           0.836     6.191    control_parametros_1/counter_decoy_aux_reg[1][0]
    SLICE_X82Y91         LUT5 (Prop_lut5_I4_O)        0.124     6.315 r  control_parametros_1/DAC4[15]_i_4/O
                         net (fo=1, routed)           0.534     6.849    control_parametros_1/DAC4[15]_i_4_n_0
    SLICE_X81Y89         LUT5 (Prop_lut5_I4_O)        0.124     6.973 r  control_parametros_1/DAC4[15]_i_1/O
                         net (fo=16, routed)          0.992     7.965    controlPhase_Trigger1/DAC4_reg[15]_1[0]
    SLICE_X84Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.600     8.580    controlPhase_Trigger1/clk_out1
    SLICE_X84Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[2]/C
                         clock pessimism              0.575     9.155    
                         clock uncertainty           -0.081     9.075    
    SLICE_X84Y81         FDRE (Setup_fdre_C_CE)      -0.169     8.906    controlPhase_Trigger1/DAC4_reg[2]
  -------------------------------------------------------------------
                         required time                          8.906    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 control_parametros_1/N_decoy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/DAC4_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.776ns  (logic 4.362ns (49.705%)  route 4.414ns (50.295%))
  Logic Levels:           15  (CARRY4=10 LUT2=3 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.729    -0.811    control_parametros_1/clk_out1
    SLICE_X84Y92         FDRE                                         r  control_parametros_1/N_decoy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  control_parametros_1/N_decoy_reg[1]/Q
                         net (fo=2, routed)           0.664     0.371    control_parametros_1/N_decoy[1]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.124     0.495 r  control_parametros_1/counter_decoy_aux[31]_i_167/O
                         net (fo=1, routed)           0.000     0.495    control_parametros_1/counter_decoy_aux[31]_i_167_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.028 r  control_parametros_1/counter_decoy_aux_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000     1.028    control_parametros_1/counter_decoy_aux_reg[31]_i_142_n_0
    SLICE_X84Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.145 r  control_parametros_1/counter_decoy_aux_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000     1.145    control_parametros_1/counter_decoy_aux_reg[31]_i_141_n_0
    SLICE_X84Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.468 r  control_parametros_1/counter_decoy_aux_reg[31]_i_122/O[1]
                         net (fo=4, routed)           0.744     2.213    control_parametros_1/DAC42[9]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.306     2.519 r  control_parametros_1/counter_decoy_aux[31]_i_186/O
                         net (fo=1, routed)           0.000     2.519    control_parametros_1/counter_decoy_aux[31]_i_186_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.069 r  control_parametros_1/counter_decoy_aux_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000     3.069    control_parametros_1/counter_decoy_aux_reg[31]_i_174_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.183 r  control_parametros_1/counter_decoy_aux_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000     3.183    control_parametros_1/counter_decoy_aux_reg[31]_i_156_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.297 r  control_parametros_1/counter_decoy_aux_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000     3.297    control_parametros_1/counter_decoy_aux_reg[31]_i_136_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.411 r  control_parametros_1/counter_decoy_aux_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000     3.411    control_parametros_1/counter_decoy_aux_reg[31]_i_100_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.525 r  control_parametros_1/counter_decoy_aux_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     3.525    control_parametros_1/counter_decoy_aux_reg[31]_i_62_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.859 r  control_parametros_1/counter_decoy_aux_reg[31]_i_36/O[1]
                         net (fo=1, routed)           0.644     4.502    controlPhase_Trigger1/O[1]
    SLICE_X82Y99         LUT2 (Prop_lut2_I1_O)        0.303     4.805 r  controlPhase_Trigger1/counter_decoy_aux[31]_i_11/O
                         net (fo=1, routed)           0.000     4.805    controlPhase_Trigger1/counter_decoy_aux[31]_i_11_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.355 f  controlPhase_Trigger1/counter_decoy_aux_reg[31]_i_4/CO[3]
                         net (fo=3, routed)           0.836     6.191    control_parametros_1/counter_decoy_aux_reg[1][0]
    SLICE_X82Y91         LUT5 (Prop_lut5_I4_O)        0.124     6.315 r  control_parametros_1/DAC4[15]_i_4/O
                         net (fo=1, routed)           0.534     6.849    control_parametros_1/DAC4[15]_i_4_n_0
    SLICE_X81Y89         LUT5 (Prop_lut5_I4_O)        0.124     6.973 r  control_parametros_1/DAC4[15]_i_1/O
                         net (fo=16, routed)          0.992     7.965    controlPhase_Trigger1/DAC4_reg[15]_1[0]
    SLICE_X84Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.600     8.580    controlPhase_Trigger1/clk_out1
    SLICE_X84Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[3]/C
                         clock pessimism              0.575     9.155    
                         clock uncertainty           -0.081     9.075    
    SLICE_X84Y81         FDRE (Setup_fdre_C_CE)      -0.169     8.906    controlPhase_Trigger1/DAC4_reg[3]
  -------------------------------------------------------------------
                         required time                          8.906    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 control_parametros_1/N_decoy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/DAC4_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.776ns  (logic 4.362ns (49.705%)  route 4.414ns (50.295%))
  Logic Levels:           15  (CARRY4=10 LUT2=3 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.729    -0.811    control_parametros_1/clk_out1
    SLICE_X84Y92         FDRE                                         r  control_parametros_1/N_decoy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  control_parametros_1/N_decoy_reg[1]/Q
                         net (fo=2, routed)           0.664     0.371    control_parametros_1/N_decoy[1]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.124     0.495 r  control_parametros_1/counter_decoy_aux[31]_i_167/O
                         net (fo=1, routed)           0.000     0.495    control_parametros_1/counter_decoy_aux[31]_i_167_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.028 r  control_parametros_1/counter_decoy_aux_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000     1.028    control_parametros_1/counter_decoy_aux_reg[31]_i_142_n_0
    SLICE_X84Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.145 r  control_parametros_1/counter_decoy_aux_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000     1.145    control_parametros_1/counter_decoy_aux_reg[31]_i_141_n_0
    SLICE_X84Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.468 r  control_parametros_1/counter_decoy_aux_reg[31]_i_122/O[1]
                         net (fo=4, routed)           0.744     2.213    control_parametros_1/DAC42[9]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.306     2.519 r  control_parametros_1/counter_decoy_aux[31]_i_186/O
                         net (fo=1, routed)           0.000     2.519    control_parametros_1/counter_decoy_aux[31]_i_186_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.069 r  control_parametros_1/counter_decoy_aux_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000     3.069    control_parametros_1/counter_decoy_aux_reg[31]_i_174_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.183 r  control_parametros_1/counter_decoy_aux_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000     3.183    control_parametros_1/counter_decoy_aux_reg[31]_i_156_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.297 r  control_parametros_1/counter_decoy_aux_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000     3.297    control_parametros_1/counter_decoy_aux_reg[31]_i_136_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.411 r  control_parametros_1/counter_decoy_aux_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000     3.411    control_parametros_1/counter_decoy_aux_reg[31]_i_100_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.525 r  control_parametros_1/counter_decoy_aux_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     3.525    control_parametros_1/counter_decoy_aux_reg[31]_i_62_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.859 r  control_parametros_1/counter_decoy_aux_reg[31]_i_36/O[1]
                         net (fo=1, routed)           0.644     4.502    controlPhase_Trigger1/O[1]
    SLICE_X82Y99         LUT2 (Prop_lut2_I1_O)        0.303     4.805 r  controlPhase_Trigger1/counter_decoy_aux[31]_i_11/O
                         net (fo=1, routed)           0.000     4.805    controlPhase_Trigger1/counter_decoy_aux[31]_i_11_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.355 f  controlPhase_Trigger1/counter_decoy_aux_reg[31]_i_4/CO[3]
                         net (fo=3, routed)           0.836     6.191    control_parametros_1/counter_decoy_aux_reg[1][0]
    SLICE_X82Y91         LUT5 (Prop_lut5_I4_O)        0.124     6.315 r  control_parametros_1/DAC4[15]_i_4/O
                         net (fo=1, routed)           0.534     6.849    control_parametros_1/DAC4[15]_i_4_n_0
    SLICE_X81Y89         LUT5 (Prop_lut5_I4_O)        0.124     6.973 r  control_parametros_1/DAC4[15]_i_1/O
                         net (fo=16, routed)          0.992     7.965    controlPhase_Trigger1/DAC4_reg[15]_1[0]
    SLICE_X84Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.600     8.580    controlPhase_Trigger1/clk_out1
    SLICE_X84Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[4]/C
                         clock pessimism              0.575     9.155    
                         clock uncertainty           -0.081     9.075    
    SLICE_X84Y81         FDRE (Setup_fdre_C_CE)      -0.169     8.906    controlPhase_Trigger1/DAC4_reg[4]
  -------------------------------------------------------------------
                         required time                          8.906    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 control_parametros_1/N_decoy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/DAC4_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.627ns  (logic 4.362ns (50.564%)  route 4.265ns (49.436%))
  Logic Levels:           15  (CARRY4=10 LUT2=3 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 8.589 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.729    -0.811    control_parametros_1/clk_out1
    SLICE_X84Y92         FDRE                                         r  control_parametros_1/N_decoy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  control_parametros_1/N_decoy_reg[1]/Q
                         net (fo=2, routed)           0.664     0.371    control_parametros_1/N_decoy[1]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.124     0.495 r  control_parametros_1/counter_decoy_aux[31]_i_167/O
                         net (fo=1, routed)           0.000     0.495    control_parametros_1/counter_decoy_aux[31]_i_167_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.028 r  control_parametros_1/counter_decoy_aux_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000     1.028    control_parametros_1/counter_decoy_aux_reg[31]_i_142_n_0
    SLICE_X84Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.145 r  control_parametros_1/counter_decoy_aux_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000     1.145    control_parametros_1/counter_decoy_aux_reg[31]_i_141_n_0
    SLICE_X84Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.468 r  control_parametros_1/counter_decoy_aux_reg[31]_i_122/O[1]
                         net (fo=4, routed)           0.744     2.213    control_parametros_1/DAC42[9]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.306     2.519 r  control_parametros_1/counter_decoy_aux[31]_i_186/O
                         net (fo=1, routed)           0.000     2.519    control_parametros_1/counter_decoy_aux[31]_i_186_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.069 r  control_parametros_1/counter_decoy_aux_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000     3.069    control_parametros_1/counter_decoy_aux_reg[31]_i_174_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.183 r  control_parametros_1/counter_decoy_aux_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000     3.183    control_parametros_1/counter_decoy_aux_reg[31]_i_156_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.297 r  control_parametros_1/counter_decoy_aux_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000     3.297    control_parametros_1/counter_decoy_aux_reg[31]_i_136_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.411 r  control_parametros_1/counter_decoy_aux_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000     3.411    control_parametros_1/counter_decoy_aux_reg[31]_i_100_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.525 r  control_parametros_1/counter_decoy_aux_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     3.525    control_parametros_1/counter_decoy_aux_reg[31]_i_62_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.859 r  control_parametros_1/counter_decoy_aux_reg[31]_i_36/O[1]
                         net (fo=1, routed)           0.644     4.502    controlPhase_Trigger1/O[1]
    SLICE_X82Y99         LUT2 (Prop_lut2_I1_O)        0.303     4.805 r  controlPhase_Trigger1/counter_decoy_aux[31]_i_11/O
                         net (fo=1, routed)           0.000     4.805    controlPhase_Trigger1/counter_decoy_aux[31]_i_11_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.355 f  controlPhase_Trigger1/counter_decoy_aux_reg[31]_i_4/CO[3]
                         net (fo=3, routed)           0.836     6.191    control_parametros_1/counter_decoy_aux_reg[1][0]
    SLICE_X82Y91         LUT5 (Prop_lut5_I4_O)        0.124     6.315 r  control_parametros_1/DAC4[15]_i_4/O
                         net (fo=1, routed)           0.534     6.849    control_parametros_1/DAC4[15]_i_4_n_0
    SLICE_X81Y89         LUT5 (Prop_lut5_I4_O)        0.124     6.973 r  control_parametros_1/DAC4[15]_i_1/O
                         net (fo=16, routed)          0.843     7.816    controlPhase_Trigger1/DAC4_reg[15]_1[0]
    SLICE_X87Y88         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.609     8.589    controlPhase_Trigger1/clk_out1
    SLICE_X87Y88         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[13]/C
                         clock pessimism              0.559     9.148    
                         clock uncertainty           -0.081     9.068    
    SLICE_X87Y88         FDRE (Setup_fdre_C_CE)      -0.205     8.863    controlPhase_Trigger1/DAC4_reg[13]
  -------------------------------------------------------------------
                         required time                          8.863    
                         arrival time                          -7.816    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 control_parametros_1/N_decoy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/DAC4_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.556ns  (logic 4.362ns (50.984%)  route 4.194ns (49.016%))
  Logic Levels:           15  (CARRY4=10 LUT2=3 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 8.589 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.729    -0.811    control_parametros_1/clk_out1
    SLICE_X84Y92         FDRE                                         r  control_parametros_1/N_decoy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  control_parametros_1/N_decoy_reg[1]/Q
                         net (fo=2, routed)           0.664     0.371    control_parametros_1/N_decoy[1]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.124     0.495 r  control_parametros_1/counter_decoy_aux[31]_i_167/O
                         net (fo=1, routed)           0.000     0.495    control_parametros_1/counter_decoy_aux[31]_i_167_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.028 r  control_parametros_1/counter_decoy_aux_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000     1.028    control_parametros_1/counter_decoy_aux_reg[31]_i_142_n_0
    SLICE_X84Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.145 r  control_parametros_1/counter_decoy_aux_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000     1.145    control_parametros_1/counter_decoy_aux_reg[31]_i_141_n_0
    SLICE_X84Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.468 r  control_parametros_1/counter_decoy_aux_reg[31]_i_122/O[1]
                         net (fo=4, routed)           0.744     2.213    control_parametros_1/DAC42[9]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.306     2.519 r  control_parametros_1/counter_decoy_aux[31]_i_186/O
                         net (fo=1, routed)           0.000     2.519    control_parametros_1/counter_decoy_aux[31]_i_186_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.069 r  control_parametros_1/counter_decoy_aux_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000     3.069    control_parametros_1/counter_decoy_aux_reg[31]_i_174_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.183 r  control_parametros_1/counter_decoy_aux_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000     3.183    control_parametros_1/counter_decoy_aux_reg[31]_i_156_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.297 r  control_parametros_1/counter_decoy_aux_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000     3.297    control_parametros_1/counter_decoy_aux_reg[31]_i_136_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.411 r  control_parametros_1/counter_decoy_aux_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000     3.411    control_parametros_1/counter_decoy_aux_reg[31]_i_100_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.525 r  control_parametros_1/counter_decoy_aux_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     3.525    control_parametros_1/counter_decoy_aux_reg[31]_i_62_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.859 r  control_parametros_1/counter_decoy_aux_reg[31]_i_36/O[1]
                         net (fo=1, routed)           0.644     4.502    controlPhase_Trigger1/O[1]
    SLICE_X82Y99         LUT2 (Prop_lut2_I1_O)        0.303     4.805 r  controlPhase_Trigger1/counter_decoy_aux[31]_i_11/O
                         net (fo=1, routed)           0.000     4.805    controlPhase_Trigger1/counter_decoy_aux[31]_i_11_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.355 f  controlPhase_Trigger1/counter_decoy_aux_reg[31]_i_4/CO[3]
                         net (fo=3, routed)           0.836     6.191    control_parametros_1/counter_decoy_aux_reg[1][0]
    SLICE_X82Y91         LUT5 (Prop_lut5_I4_O)        0.124     6.315 r  control_parametros_1/DAC4[15]_i_4/O
                         net (fo=1, routed)           0.534     6.849    control_parametros_1/DAC4[15]_i_4_n_0
    SLICE_X81Y89         LUT5 (Prop_lut5_I4_O)        0.124     6.973 r  control_parametros_1/DAC4[15]_i_1/O
                         net (fo=16, routed)          0.772     7.745    controlPhase_Trigger1/DAC4_reg[15]_1[0]
    SLICE_X86Y88         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.609     8.589    controlPhase_Trigger1/clk_out1
    SLICE_X86Y88         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[10]/C
                         clock pessimism              0.559     9.148    
                         clock uncertainty           -0.081     9.068    
    SLICE_X86Y88         FDRE (Setup_fdre_C_CE)      -0.205     8.863    controlPhase_Trigger1/DAC4_reg[10]
  -------------------------------------------------------------------
                         required time                          8.863    
                         arrival time                          -7.745    
  -------------------------------------------------------------------
                         slack                                  1.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 control_parametros_1/VRampa_0_2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/V2_rampa_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.599    -0.565    control_parametros_1/clk_out1
    SLICE_X81Y87         FDRE                                         r  control_parametros_1/VRampa_0_2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  control_parametros_1/VRampa_0_2_reg[13]/Q
                         net (fo=1, routed)           0.054    -0.370    control_parametros_1/VRampa_0_2[13]
    SLICE_X80Y87         LUT4 (Prop_lut4_I0_O)        0.045    -0.325 r  control_parametros_1/V2_rampa[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    controlPhase_Trigger1/V2_rampa_reg[15]_1[13]
    SLICE_X80Y87         FDRE                                         r  controlPhase_Trigger1/V2_rampa_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.870    -0.803    controlPhase_Trigger1/clk_out1
    SLICE_X80Y87         FDRE                                         r  controlPhase_Trigger1/V2_rampa_reg[13]/C
                         clock pessimism              0.251    -0.552    
    SLICE_X80Y87         FDRE (Hold_fdre_C_D)         0.121    -0.431    controlPhase_Trigger1/V2_rampa_reg[13]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 control_parametros_1/V4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/DAC4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.599    -0.565    control_parametros_1/clk_out1
    SLICE_X85Y81         FDRE                                         r  control_parametros_1/V4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  control_parametros_1/V4_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.370    control_parametros_1/V4[3]
    SLICE_X84Y81         LUT6 (Prop_lut6_I1_O)        0.045    -0.325 r  control_parametros_1/DAC4[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    controlPhase_Trigger1/DAC4_reg[15]_2[3]
    SLICE_X84Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.869    -0.804    controlPhase_Trigger1/clk_out1
    SLICE_X84Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[3]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X84Y81         FDRE (Hold_fdre_C_D)         0.121    -0.431    controlPhase_Trigger1/DAC4_reg[3]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Acc011/APD1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_control_1/data32bit_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.568    -0.596    Acc011/clk_out1
    SLICE_X63Y94         FDRE                                         r  Acc011/APD1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Acc011/APD1_reg[11]/Q
                         net (fo=1, routed)           0.056    -0.399    Acc011/APD1[11]
    SLICE_X62Y94         LUT6 (Prop_lut6_I3_O)        0.045    -0.354 r  Acc011/data32bit[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.354    UART_TX_control_1/D[11]
    SLICE_X62Y94         FDRE                                         r  UART_TX_control_1/data32bit_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.839    -0.834    UART_TX_control_1/clk_out1
    SLICE_X62Y94         FDRE                                         r  UART_TX_control_1/data32bit_reg[11]/C
                         clock pessimism              0.251    -0.583    
    SLICE_X62Y94         FDRE (Hold_fdre_C_D)         0.120    -0.463    UART_TX_control_1/data32bit_reg[11]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Acc011/APD1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_control_1/data32bit_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.568    -0.596    Acc011/clk_out1
    SLICE_X63Y96         FDRE                                         r  Acc011/APD1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Acc011/APD1_reg[12]/Q
                         net (fo=1, routed)           0.056    -0.399    Acc011/APD1[12]
    SLICE_X62Y96         LUT6 (Prop_lut6_I3_O)        0.045    -0.354 r  Acc011/data32bit[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.354    UART_TX_control_1/D[12]
    SLICE_X62Y96         FDRE                                         r  UART_TX_control_1/data32bit_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.839    -0.834    UART_TX_control_1/clk_out1
    SLICE_X62Y96         FDRE                                         r  UART_TX_control_1/data32bit_reg[12]/C
                         clock pessimism              0.251    -0.583    
    SLICE_X62Y96         FDRE (Hold_fdre_C_D)         0.120    -0.463    UART_TX_control_1/data32bit_reg[12]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 control_parametros_1/V0_3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/DAC3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.590    -0.574    control_parametros_1/clk_out1
    SLICE_X75Y81         FDRE                                         r  control_parametros_1/V0_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  control_parametros_1/V0_3_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.377    control_parametros_1/V0_3[2]
    SLICE_X74Y81         LUT6 (Prop_lut6_I1_O)        0.045    -0.332 r  control_parametros_1/DAC3[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.332    controlPhase_Trigger1/DAC3_reg[15]_2[2]
    SLICE_X74Y81         FDRE                                         r  controlPhase_Trigger1/DAC3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.861    -0.812    controlPhase_Trigger1/clk_out1
    SLICE_X74Y81         FDRE                                         r  controlPhase_Trigger1/DAC3_reg[2]/C
                         clock pessimism              0.251    -0.561    
    SLICE_X74Y81         FDRE (Hold_fdre_C_D)         0.120    -0.441    controlPhase_Trigger1/DAC3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 control_parametros_1/VRampa_0_1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/V1_rampa_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.602    -0.562    control_parametros_1/clk_out1
    SLICE_X85Y85         FDRE                                         r  control_parametros_1/VRampa_0_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  control_parametros_1/VRampa_0_1_reg[8]/Q
                         net (fo=1, routed)           0.080    -0.341    control_parametros_1/VRampa_0_1[8]
    SLICE_X84Y85         LUT4 (Prop_lut4_I0_O)        0.045    -0.296 r  control_parametros_1/V1_rampa[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    controlPhase_Trigger1/V1_rampa_reg[15]_1[8]
    SLICE_X84Y85         FDRE                                         r  controlPhase_Trigger1/V1_rampa_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.873    -0.800    controlPhase_Trigger1/clk_out1
    SLICE_X84Y85         FDRE                                         r  controlPhase_Trigger1/V1_rampa_reg[8]/C
                         clock pessimism              0.251    -0.549    
    SLICE_X84Y85         FDRE (Hold_fdre_C_D)         0.121    -0.428    controlPhase_Trigger1/V1_rampa_reg[8]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 UART_TX_control_1/dcode32to8_1/dataInterna_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_control_1/dcode32to8_1/dataout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.567    -0.597    UART_TX_control_1/dcode32to8_1/clk_out1
    SLICE_X64Y90         FDRE                                         r  UART_TX_control_1/dcode32to8_1/dataInterna_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  UART_TX_control_1/dcode32to8_1/dataInterna_reg[17]/Q
                         net (fo=1, routed)           0.054    -0.402    UART_TX_control_1/dcode32to8_1/dataInterna_reg_n_0_[17]
    SLICE_X65Y90         LUT6 (Prop_lut6_I4_O)        0.045    -0.357 r  UART_TX_control_1/dcode32to8_1/dataout[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    UART_TX_control_1/dcode32to8_1/dataout[1]_i_1_n_0
    SLICE_X65Y90         FDRE                                         r  UART_TX_control_1/dcode32to8_1/dataout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.839    -0.834    UART_TX_control_1/dcode32to8_1/clk_out1
    SLICE_X65Y90         FDRE                                         r  UART_TX_control_1/dcode32to8_1/dataout_reg[1]/C
                         clock pessimism              0.250    -0.584    
    SLICE_X65Y90         FDRE (Hold_fdre_C_D)         0.091    -0.493    UART_TX_control_1/dcode32to8_1/dataout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 control_parametros_1/VRampa_0_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/V1_rampa_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.600    -0.564    control_parametros_1/clk_out1
    SLICE_X83Y82         FDRE                                         r  control_parametros_1/VRampa_0_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  control_parametros_1/VRampa_0_1_reg[2]/Q
                         net (fo=1, routed)           0.057    -0.366    control_parametros_1/VRampa_0_1[2]
    SLICE_X82Y82         LUT4 (Prop_lut4_I0_O)        0.045    -0.321 r  control_parametros_1/V1_rampa[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    controlPhase_Trigger1/V1_rampa_reg[15]_1[2]
    SLICE_X82Y82         FDRE                                         r  controlPhase_Trigger1/V1_rampa_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.870    -0.803    controlPhase_Trigger1/clk_out1
    SLICE_X82Y82         FDRE                                         r  controlPhase_Trigger1/V1_rampa_reg[2]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X82Y82         FDRE (Hold_fdre_C_D)         0.092    -0.459    controlPhase_Trigger1/V1_rampa_reg[2]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Acc011/APD0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_control_1/data32bit_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.569    -0.595    Acc011/clk_out1
    SLICE_X63Y98         FDRE                                         r  Acc011/APD0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Acc011/APD0_reg[24]/Q
                         net (fo=1, routed)           0.087    -0.367    Acc011/APD0[24]
    SLICE_X62Y98         LUT6 (Prop_lut6_I5_O)        0.045    -0.322 r  Acc011/data32bit[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.322    UART_TX_control_1/D[24]
    SLICE_X62Y98         FDRE                                         r  UART_TX_control_1/data32bit_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.840    -0.833    UART_TX_control_1/clk_out1
    SLICE_X62Y98         FDRE                                         r  UART_TX_control_1/data32bit_reg[24]/C
                         clock pessimism              0.251    -0.582    
    SLICE_X62Y98         FDRE (Hold_fdre_C_D)         0.120    -0.462    UART_TX_control_1/data32bit_reg[24]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 control_parametros_1/VRampa_0_2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/V2_rampa_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.599    -0.565    control_parametros_1/clk_out1
    SLICE_X81Y87         FDRE                                         r  control_parametros_1/VRampa_0_2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  control_parametros_1/VRampa_0_2_reg[11]/Q
                         net (fo=1, routed)           0.087    -0.337    control_parametros_1/VRampa_0_2[11]
    SLICE_X80Y87         LUT4 (Prop_lut4_I0_O)        0.045    -0.292 r  control_parametros_1/V2_rampa[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    controlPhase_Trigger1/V2_rampa_reg[15]_1[11]
    SLICE_X80Y87         FDRE                                         r  controlPhase_Trigger1/V2_rampa_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.870    -0.803    controlPhase_Trigger1/clk_out1
    SLICE_X80Y87         FDRE                                         r  controlPhase_Trigger1/V2_rampa_reg[11]/C
                         clock pessimism              0.251    -0.552    
    SLICE_X80Y87         FDRE (Hold_fdre_C_D)         0.120    -0.432    controlPhase_Trigger1/V2_rampa_reg[11]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y34     UART_TX_control_1/modulo_Tx_1/MemTx_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y34     UART_TX_control_1/modulo_Tx_1/MemTx_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   CLOCK_MASTER/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X67Y92     Acc011/APD0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y92     Acc011/APD0_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y94     Acc011/APD0_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y96     Acc011/APD0_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y94     Acc011/APD0_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X67Y93     Acc011/APD0_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X67Y92     Acc011/APD0_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X67Y92     Acc011/APD0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y92     Acc011/APD0_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y92     Acc011/APD0_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y94     Acc011/APD0_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y94     Acc011/APD0_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y96     Acc011/APD0_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y96     Acc011/APD0_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y94     Acc011/APD0_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y94     Acc011/APD0_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X67Y92     Acc011/APD0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X67Y92     Acc011/APD0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y92     Acc011/APD0_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y92     Acc011/APD0_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y94     Acc011/APD0_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y94     Acc011/APD0_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y96     Acc011/APD0_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y96     Acc011/APD0_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y94     Acc011/APD0_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y94     Acc011/APD0_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           65  Failing Endpoints,  Worst Slack       -1.508ns,  Total Violation      -52.152ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.508ns  (required time - arrival time)
  Source:                 Acc011/ID220_0/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/ID220_0/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 1.333ns (35.282%)  route 2.445ns (64.718%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 1.074 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    -0.840    Acc011/ID220_0/clk_out2
    SLICE_X72Y100        FDRE                                         r  Acc011/ID220_0/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.384 r  Acc011/ID220_0/count_reg[14]/Q
                         net (fo=5, routed)           1.050     0.666    Acc011/ID220_0/count_reg_n_0_[14]
    SLICE_X72Y95         LUT4 (Prop_lut4_I1_O)        0.124     0.790 r  Acc011/ID220_0/count1__15_carry__0_i_5/O
                         net (fo=1, routed)           0.000     0.790    Acc011/ID220_0/count1__15_carry__0_i_5_n_0
    SLICE_X72Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.191 r  Acc011/ID220_0/count1__15_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.191    Acc011/ID220_0/count1__15_carry__0_n_0
    SLICE_X72Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.305 r  Acc011/ID220_0/count1__15_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.305    Acc011/ID220_0/count1__15_carry__1_n_0
    SLICE_X72Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.419 r  Acc011/ID220_0/count1__15_carry__2/CO[3]
                         net (fo=36, routed)          1.055     2.473    Acc011/ID220_0/p_0_in__6
    SLICE_X75Y93         LUT5 (Prop_lut5_I0_O)        0.124     2.597 r  Acc011/ID220_0/count[1]_i_1/O
                         net (fo=1, routed)           0.341     2.938    Acc011/ID220_0/count[1]_i_1_n_0
    SLICE_X73Y92         FDRE                                         r  Acc011/ID220_0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.594     1.074    Acc011/ID220_0/clk_out2
    SLICE_X73Y92         FDRE                                         r  Acc011/ID220_0/count_reg[1]/C
                         clock pessimism              0.480     1.554    
                         clock uncertainty           -0.066     1.488    
    SLICE_X73Y92         FDRE (Setup_fdre_C_D)       -0.058     1.430    Acc011/ID220_0/count_reg[1]
  -------------------------------------------------------------------
                         required time                          1.430    
                         arrival time                          -2.938    
  -------------------------------------------------------------------
                         slack                                 -1.508    

Slack (VIOLATED) :        -1.357ns  (required time - arrival time)
  Source:                 Acc011/ID220_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/ID220_0/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 1.568ns (42.577%)  route 2.115ns (57.423%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 1.059 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.717    -0.823    Acc011/ID220_0/clk_out2
    SLICE_X75Y93         FDRE                                         r  Acc011/ID220_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  Acc011/ID220_0/count_reg[0]/Q
                         net (fo=6, routed)           0.870     0.503    Acc011/ID220_0/count_reg_n_0_[0]
    SLICE_X74Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.627 r  Acc011/ID220_0/count1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.627    Acc011/ID220_0/count1_carry_i_8_n_0
    SLICE_X74Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.140 r  Acc011/ID220_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.140    Acc011/ID220_0/count1_carry_n_0
    SLICE_X74Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.257 r  Acc011/ID220_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.257    Acc011/ID220_0/count1_carry__0_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.374 r  Acc011/ID220_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.374    Acc011/ID220_0/count1_carry__1_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.491 r  Acc011/ID220_0/count1_carry__2/CO[3]
                         net (fo=36, routed)          1.245     2.736    Acc011/ID220_0/count1_carry__2_n_0
    SLICE_X72Y100        LUT5 (Prop_lut5_I2_O)        0.124     2.860 r  Acc011/ID220_0/count[14]_i_1/O
                         net (fo=1, routed)           0.000     2.860    Acc011/ID220_0/count[14]_i_1_n_0
    SLICE_X72Y100        FDRE                                         r  Acc011/ID220_0/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.580     1.059    Acc011/ID220_0/clk_out2
    SLICE_X72Y100        FDRE                                         r  Acc011/ID220_0/count_reg[14]/C
                         clock pessimism              0.480     1.540    
                         clock uncertainty           -0.066     1.474    
    SLICE_X72Y100        FDRE (Setup_fdre_C_D)        0.029     1.503    Acc011/ID220_0/count_reg[14]
  -------------------------------------------------------------------
                         required time                          1.503    
                         arrival time                          -2.860    
  -------------------------------------------------------------------
                         slack                                 -1.357    

Slack (VIOLATED) :        -1.346ns  (required time - arrival time)
  Source:                 Acc011/ID220_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/ID220_0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 1.568ns (41.615%)  route 2.200ns (58.385%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 1.075 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.717    -0.823    Acc011/ID220_0/clk_out2
    SLICE_X75Y93         FDRE                                         r  Acc011/ID220_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  Acc011/ID220_0/count_reg[0]/Q
                         net (fo=6, routed)           0.870     0.503    Acc011/ID220_0/count_reg_n_0_[0]
    SLICE_X74Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.627 r  Acc011/ID220_0/count1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.627    Acc011/ID220_0/count1_carry_i_8_n_0
    SLICE_X74Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.140 r  Acc011/ID220_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.140    Acc011/ID220_0/count1_carry_n_0
    SLICE_X74Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.257 r  Acc011/ID220_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.257    Acc011/ID220_0/count1_carry__0_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.374 r  Acc011/ID220_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.374    Acc011/ID220_0/count1_carry__1_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.491 r  Acc011/ID220_0/count1_carry__2/CO[3]
                         net (fo=36, routed)          1.330     2.821    Acc011/ID220_0/count1_carry__2_n_0
    SLICE_X72Y93         LUT5 (Prop_lut5_I2_O)        0.124     2.945 r  Acc011/ID220_0/count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.945    Acc011/ID220_0/count[3]_i_1_n_0
    SLICE_X72Y93         FDRE                                         r  Acc011/ID220_0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.595     1.075    Acc011/ID220_0/clk_out2
    SLICE_X72Y93         FDRE                                         r  Acc011/ID220_0/count_reg[3]/C
                         clock pessimism              0.559     1.634    
                         clock uncertainty           -0.066     1.568    
    SLICE_X72Y93         FDRE (Setup_fdre_C_D)        0.031     1.599    Acc011/ID220_0/count_reg[3]
  -------------------------------------------------------------------
                         required time                          1.599    
                         arrival time                          -2.945    
  -------------------------------------------------------------------
                         slack                                 -1.346    

Slack (VIOLATED) :        -1.330ns  (required time - arrival time)
  Source:                 Acc011/ID220_0/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/ID220_0/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.693ns  (logic 1.333ns (36.096%)  route 2.360ns (63.904%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 1.076 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    -0.840    Acc011/ID220_0/clk_out2
    SLICE_X72Y100        FDRE                                         r  Acc011/ID220_0/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.384 r  Acc011/ID220_0/count_reg[14]/Q
                         net (fo=5, routed)           1.050     0.666    Acc011/ID220_0/count_reg_n_0_[14]
    SLICE_X72Y95         LUT4 (Prop_lut4_I1_O)        0.124     0.790 r  Acc011/ID220_0/count1__15_carry__0_i_5/O
                         net (fo=1, routed)           0.000     0.790    Acc011/ID220_0/count1__15_carry__0_i_5_n_0
    SLICE_X72Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.191 r  Acc011/ID220_0/count1__15_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.191    Acc011/ID220_0/count1__15_carry__0_n_0
    SLICE_X72Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.305 r  Acc011/ID220_0/count1__15_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.305    Acc011/ID220_0/count1__15_carry__1_n_0
    SLICE_X72Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.419 r  Acc011/ID220_0/count1__15_carry__2/CO[3]
                         net (fo=36, routed)          1.310     2.729    Acc011/ID220_0/p_0_in__6
    SLICE_X72Y99         LUT5 (Prop_lut5_I0_O)        0.124     2.853 r  Acc011/ID220_0/count[30]_i_1/O
                         net (fo=1, routed)           0.000     2.853    Acc011/ID220_0/count[30]_i_1_n_0
    SLICE_X72Y99         FDRE                                         r  Acc011/ID220_0/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.596     1.076    Acc011/ID220_0/clk_out2
    SLICE_X72Y99         FDRE                                         r  Acc011/ID220_0/count_reg[30]/C
                         clock pessimism              0.480     1.556    
                         clock uncertainty           -0.066     1.490    
    SLICE_X72Y99         FDRE (Setup_fdre_C_D)        0.032     1.522    Acc011/ID220_0/count_reg[30]
  -------------------------------------------------------------------
                         required time                          1.522    
                         arrival time                          -2.853    
  -------------------------------------------------------------------
                         slack                                 -1.330    

Slack (VIOLATED) :        -1.261ns  (required time - arrival time)
  Source:                 Acc011/ID220_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/ID220_0/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 1.568ns (42.392%)  route 2.131ns (57.608%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 1.077 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.717    -0.823    Acc011/ID220_0/clk_out2
    SLICE_X75Y93         FDRE                                         r  Acc011/ID220_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  Acc011/ID220_0/count_reg[0]/Q
                         net (fo=6, routed)           0.870     0.503    Acc011/ID220_0/count_reg_n_0_[0]
    SLICE_X74Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.627 r  Acc011/ID220_0/count1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.627    Acc011/ID220_0/count1_carry_i_8_n_0
    SLICE_X74Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.140 r  Acc011/ID220_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.140    Acc011/ID220_0/count1_carry_n_0
    SLICE_X74Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.257 r  Acc011/ID220_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.257    Acc011/ID220_0/count1_carry__0_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.374 r  Acc011/ID220_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.374    Acc011/ID220_0/count1_carry__1_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.491 r  Acc011/ID220_0/count1_carry__2/CO[3]
                         net (fo=36, routed)          1.261     2.752    Acc011/ID220_0/count1_carry__2_n_0
    SLICE_X75Y95         LUT5 (Prop_lut5_I2_O)        0.124     2.876 r  Acc011/ID220_0/count[9]_i_1/O
                         net (fo=1, routed)           0.000     2.876    Acc011/ID220_0/count[9]_i_1_n_0
    SLICE_X75Y95         FDRE                                         r  Acc011/ID220_0/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.597     1.077    Acc011/ID220_0/clk_out2
    SLICE_X75Y95         FDRE                                         r  Acc011/ID220_0/count_reg[9]/C
                         clock pessimism              0.575     1.652    
                         clock uncertainty           -0.066     1.586    
    SLICE_X75Y95         FDRE (Setup_fdre_C_D)        0.029     1.615    Acc011/ID220_0/count_reg[9]
  -------------------------------------------------------------------
                         required time                          1.615    
                         arrival time                          -2.876    
  -------------------------------------------------------------------
                         slack                                 -1.261    

Slack (VIOLATED) :        -1.259ns  (required time - arrival time)
  Source:                 Acc011/ID220_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/ID220_0/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 1.568ns (42.392%)  route 2.131ns (57.608%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 1.077 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.717    -0.823    Acc011/ID220_0/clk_out2
    SLICE_X75Y93         FDRE                                         r  Acc011/ID220_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  Acc011/ID220_0/count_reg[0]/Q
                         net (fo=6, routed)           0.870     0.503    Acc011/ID220_0/count_reg_n_0_[0]
    SLICE_X74Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.627 r  Acc011/ID220_0/count1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.627    Acc011/ID220_0/count1_carry_i_8_n_0
    SLICE_X74Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.140 r  Acc011/ID220_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.140    Acc011/ID220_0/count1_carry_n_0
    SLICE_X74Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.257 r  Acc011/ID220_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.257    Acc011/ID220_0/count1_carry__0_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.374 r  Acc011/ID220_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.374    Acc011/ID220_0/count1_carry__1_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.491 r  Acc011/ID220_0/count1_carry__2/CO[3]
                         net (fo=36, routed)          1.261     2.752    Acc011/ID220_0/count1_carry__2_n_0
    SLICE_X75Y95         LUT5 (Prop_lut5_I2_O)        0.124     2.876 r  Acc011/ID220_0/count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.876    Acc011/ID220_0/count[5]_i_1_n_0
    SLICE_X75Y95         FDRE                                         r  Acc011/ID220_0/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.597     1.077    Acc011/ID220_0/clk_out2
    SLICE_X75Y95         FDRE                                         r  Acc011/ID220_0/count_reg[5]/C
                         clock pessimism              0.575     1.652    
                         clock uncertainty           -0.066     1.586    
    SLICE_X75Y95         FDRE (Setup_fdre_C_D)        0.031     1.617    Acc011/ID220_0/count_reg[5]
  -------------------------------------------------------------------
                         required time                          1.617    
                         arrival time                          -2.876    
  -------------------------------------------------------------------
                         slack                                 -1.259    

Slack (VIOLATED) :        -1.247ns  (required time - arrival time)
  Source:                 Acc011/ID220_0/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/ID220_0/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.659ns  (logic 1.333ns (36.435%)  route 2.326ns (63.565%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 1.078 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    -0.840    Acc011/ID220_0/clk_out2
    SLICE_X72Y100        FDRE                                         r  Acc011/ID220_0/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.384 r  Acc011/ID220_0/count_reg[14]/Q
                         net (fo=5, routed)           1.050     0.666    Acc011/ID220_0/count_reg_n_0_[14]
    SLICE_X72Y95         LUT4 (Prop_lut4_I1_O)        0.124     0.790 r  Acc011/ID220_0/count1__15_carry__0_i_5/O
                         net (fo=1, routed)           0.000     0.790    Acc011/ID220_0/count1__15_carry__0_i_5_n_0
    SLICE_X72Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.191 r  Acc011/ID220_0/count1__15_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.191    Acc011/ID220_0/count1__15_carry__0_n_0
    SLICE_X72Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.305 r  Acc011/ID220_0/count1__15_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.305    Acc011/ID220_0/count1__15_carry__1_n_0
    SLICE_X72Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.419 r  Acc011/ID220_0/count1__15_carry__2/CO[3]
                         net (fo=36, routed)          1.276     2.695    Acc011/ID220_0/p_0_in__6
    SLICE_X74Y98         LUT5 (Prop_lut5_I0_O)        0.124     2.819 r  Acc011/ID220_0/count[28]_i_1/O
                         net (fo=1, routed)           0.000     2.819    Acc011/ID220_0/count[28]_i_1_n_0
    SLICE_X74Y98         FDRE                                         r  Acc011/ID220_0/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.598     1.078    Acc011/ID220_0/clk_out2
    SLICE_X74Y98         FDRE                                         r  Acc011/ID220_0/count_reg[28]/C
                         clock pessimism              0.480     1.558    
                         clock uncertainty           -0.066     1.492    
    SLICE_X74Y98         FDRE (Setup_fdre_C_D)        0.079     1.571    Acc011/ID220_0/count_reg[28]
  -------------------------------------------------------------------
                         required time                          1.571    
                         arrival time                          -2.819    
  -------------------------------------------------------------------
                         slack                                 -1.247    

Slack (VIOLATED) :        -1.230ns  (required time - arrival time)
  Source:                 Acc011/ID220_0/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/ID220_0/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 1.333ns (36.605%)  route 2.309ns (63.395%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 1.078 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    -0.840    Acc011/ID220_0/clk_out2
    SLICE_X72Y100        FDRE                                         r  Acc011/ID220_0/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.384 r  Acc011/ID220_0/count_reg[14]/Q
                         net (fo=5, routed)           1.050     0.666    Acc011/ID220_0/count_reg_n_0_[14]
    SLICE_X72Y95         LUT4 (Prop_lut4_I1_O)        0.124     0.790 r  Acc011/ID220_0/count1__15_carry__0_i_5/O
                         net (fo=1, routed)           0.000     0.790    Acc011/ID220_0/count1__15_carry__0_i_5_n_0
    SLICE_X72Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.191 r  Acc011/ID220_0/count1__15_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.191    Acc011/ID220_0/count1__15_carry__0_n_0
    SLICE_X72Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.305 r  Acc011/ID220_0/count1__15_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.305    Acc011/ID220_0/count1__15_carry__1_n_0
    SLICE_X72Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.419 r  Acc011/ID220_0/count1__15_carry__2/CO[3]
                         net (fo=36, routed)          1.259     2.678    Acc011/ID220_0/p_0_in__6
    SLICE_X74Y98         LUT5 (Prop_lut5_I0_O)        0.124     2.802 r  Acc011/ID220_0/count[23]_i_1/O
                         net (fo=1, routed)           0.000     2.802    Acc011/ID220_0/count[23]_i_1_n_0
    SLICE_X74Y98         FDRE                                         r  Acc011/ID220_0/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.598     1.078    Acc011/ID220_0/clk_out2
    SLICE_X74Y98         FDRE                                         r  Acc011/ID220_0/count_reg[23]/C
                         clock pessimism              0.480     1.558    
                         clock uncertainty           -0.066     1.492    
    SLICE_X74Y98         FDRE (Setup_fdre_C_D)        0.079     1.571    Acc011/ID220_0/count_reg[23]
  -------------------------------------------------------------------
                         required time                          1.571    
                         arrival time                          -2.802    
  -------------------------------------------------------------------
                         slack                                 -1.230    

Slack (VIOLATED) :        -1.230ns  (required time - arrival time)
  Source:                 Acc011/ID220_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/ID220_0/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 2.337ns (64.771%)  route 1.271ns (35.229%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 1.061 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.714    -0.826    Acc011/ID220_0/clk_out2
    SLICE_X73Y92         FDRE                                         r  Acc011/ID220_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  Acc011/ID220_0/count_reg[1]/Q
                         net (fo=5, routed)           0.664     0.294    Acc011/ID220_0/count_reg_n_0_[1]
    SLICE_X73Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.950 r  Acc011/ID220_0/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.950    Acc011/ID220_0/count_reg[4]_i_2_n_0
    SLICE_X73Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.064 r  Acc011/ID220_0/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.064    Acc011/ID220_0/count_reg[8]_i_2_n_0
    SLICE_X73Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.178 r  Acc011/ID220_0/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.178    Acc011/ID220_0/count_reg[12]_i_2_n_0
    SLICE_X73Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.292 r  Acc011/ID220_0/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.292    Acc011/ID220_0/count_reg[16]_i_2_n_0
    SLICE_X73Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  Acc011/ID220_0/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.406    Acc011/ID220_0/count_reg[20]_i_2_n_0
    SLICE_X73Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  Acc011/ID220_0/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.520    Acc011/ID220_0/count_reg[24]_i_2_n_0
    SLICE_X73Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  Acc011/ID220_0/count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.635    Acc011/ID220_0/count_reg[28]_i_2_n_0
    SLICE_X73Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.874 r  Acc011/ID220_0/count_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.606     2.480    Acc011/ID220_0/count_reg[31]_i_2_n_5
    SLICE_X74Y100        LUT5 (Prop_lut5_I3_O)        0.302     2.782 r  Acc011/ID220_0/count[31]_i_1/O
                         net (fo=1, routed)           0.000     2.782    Acc011/ID220_0/count[31]_i_1_n_0
    SLICE_X74Y100        FDRE                                         r  Acc011/ID220_0/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.582     1.061    Acc011/ID220_0/clk_out2
    SLICE_X74Y100        FDRE                                         r  Acc011/ID220_0/count_reg[31]/C
                         clock pessimism              0.480     1.542    
                         clock uncertainty           -0.066     1.476    
    SLICE_X74Y100        FDRE (Setup_fdre_C_D)        0.077     1.553    Acc011/ID220_0/count_reg[31]
  -------------------------------------------------------------------
                         required time                          1.553    
                         arrival time                          -2.782    
  -------------------------------------------------------------------
                         slack                                 -1.230    

Slack (VIOLATED) :        -1.228ns  (required time - arrival time)
  Source:                 Acc011/ID220_0/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/ID220_0/gate_ID220_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 1.333ns (38.020%)  route 2.173ns (61.980%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 0.993 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    -0.840    Acc011/ID220_0/clk_out2
    SLICE_X72Y100        FDRE                                         r  Acc011/ID220_0/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.384 r  Acc011/ID220_0/count_reg[14]/Q
                         net (fo=5, routed)           1.050     0.666    Acc011/ID220_0/count_reg_n_0_[14]
    SLICE_X72Y95         LUT4 (Prop_lut4_I1_O)        0.124     0.790 r  Acc011/ID220_0/count1__15_carry__0_i_5/O
                         net (fo=1, routed)           0.000     0.790    Acc011/ID220_0/count1__15_carry__0_i_5_n_0
    SLICE_X72Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.191 r  Acc011/ID220_0/count1__15_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.191    Acc011/ID220_0/count1__15_carry__0_n_0
    SLICE_X72Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.305 r  Acc011/ID220_0/count1__15_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.305    Acc011/ID220_0/count1__15_carry__1_n_0
    SLICE_X72Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.419 f  Acc011/ID220_0/count1__15_carry__2/CO[3]
                         net (fo=36, routed)          1.123     2.542    Acc011/ID220_0/p_0_in__6
    SLICE_X71Y97         LUT5 (Prop_lut5_I0_O)        0.124     2.666 r  Acc011/ID220_0/gate_ID220_i_1/O
                         net (fo=1, routed)           0.000     2.666    Acc011/ID220_0/gate_ID220_i_1_n_0
    SLICE_X71Y97         FDRE                                         r  Acc011/ID220_0/gate_ID220_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.513     0.993    Acc011/ID220_0/clk_out2
    SLICE_X71Y97         FDRE                                         r  Acc011/ID220_0/gate_ID220_reg/C
                         clock pessimism              0.480     1.473    
                         clock uncertainty           -0.066     1.407    
    SLICE_X71Y97         FDRE (Setup_fdre_C_D)        0.031     1.438    Acc011/ID220_0/gate_ID220_reg
  -------------------------------------------------------------------
                         required time                          1.438    
                         arrival time                          -2.666    
  -------------------------------------------------------------------
                         slack                                 -1.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Acc011/ID220_0/o1/monitor_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/ID220_0/o1/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.598    -0.566    Acc011/ID220_0/o1/clk_out2
    SLICE_X75Y99         FDRE                                         r  Acc011/ID220_0/o1/monitor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  Acc011/ID220_0/o1/monitor_reg[0]/Q
                         net (fo=2, routed)           0.069    -0.370    Acc011/ID220_0/o1/monitor[0]
    SLICE_X75Y99         LUT2 (Prop_lut2_I0_O)        0.099    -0.271 r  Acc011/ID220_0/o1/trigger_i_1/O
                         net (fo=1, routed)           0.000    -0.271    Acc011/ID220_0/o1/trigger_i_1_n_0
    SLICE_X75Y99         FDRE                                         r  Acc011/ID220_0/o1/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.871    -0.802    Acc011/ID220_0/o1/clk_out2
    SLICE_X75Y99         FDRE                                         r  Acc011/ID220_0/o1/trigger_reg/C
                         clock pessimism              0.236    -0.566    
    SLICE_X75Y99         FDRE (Hold_fdre_C_D)         0.091    -0.475    Acc011/ID220_0/o1/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Acc011/Pre002/o1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/Pre002/o1/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.950%)  route 0.152ns (45.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.568    -0.596    Acc011/Pre002/o1/clk_out2
    SLICE_X67Y94         FDRE                                         r  Acc011/Pre002/o1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Acc011/Pre002/o1/counter_reg[0]/Q
                         net (fo=7, routed)           0.152    -0.303    Acc011/Pre002/o1/counter_reg[7]_0[0]
    SLICE_X68Y94         LUT6 (Prop_lut6_I2_O)        0.045    -0.258 r  Acc011/Pre002/o1/counter[5]_i_2__5/O
                         net (fo=1, routed)           0.000    -0.258    Acc011/Pre002/o1/p_0_in__5[5]
    SLICE_X68Y94         FDRE                                         r  Acc011/Pre002/o1/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.840    -0.833    Acc011/Pre002/o1/clk_out2
    SLICE_X68Y94         FDRE                                         r  Acc011/Pre002/o1/counter_reg[5]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X68Y94         FDRE (Hold_fdre_C_D)         0.091    -0.467    Acc011/Pre002/o1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Acc011/Pre002/o1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/Pre002/o1/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.737%)  route 0.147ns (41.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.568    -0.596    Acc011/Pre002/o1/clk_out2
    SLICE_X70Y93         FDRE                                         r  Acc011/Pre002/o1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.432 f  Acc011/Pre002/o1/count_reg[1]/Q
                         net (fo=4, routed)           0.147    -0.285    Acc011/Pre002/o1/count[1]
    SLICE_X70Y93         LUT3 (Prop_lut3_I0_O)        0.045    -0.240 r  Acc011/Pre002/o1/out_i_1__5/O
                         net (fo=1, routed)           0.000    -0.240    Acc011/Pre002/o1/out_i_1__5_n_0
    SLICE_X70Y93         FDRE                                         r  Acc011/Pre002/o1/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.840    -0.833    Acc011/Pre002/o1/clk_out2
    SLICE_X70Y93         FDRE                                         r  Acc011/Pre002/o1/out_reg/C
                         clock pessimism              0.237    -0.596    
    SLICE_X70Y93         FDRE (Hold_fdre_C_D)         0.121    -0.475    Acc011/Pre002/o1/out_reg
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Acc011/Pre002/o1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/Pre002/o1/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.409%)  route 0.149ns (41.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.568    -0.596    Acc011/Pre002/o1/clk_out2
    SLICE_X70Y93         FDRE                                         r  Acc011/Pre002/o1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  Acc011/Pre002/o1/count_reg[1]/Q
                         net (fo=4, routed)           0.149    -0.283    Acc011/Pre002/o1/count[1]
    SLICE_X70Y93         LUT3 (Prop_lut3_I2_O)        0.045    -0.238 r  Acc011/Pre002/o1/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    Acc011/Pre002/o1/count[1]_i_1_n_0
    SLICE_X70Y93         FDRE                                         r  Acc011/Pre002/o1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.840    -0.833    Acc011/Pre002/o1/clk_out2
    SLICE_X70Y93         FDRE                                         r  Acc011/Pre002/o1/count_reg[1]/C
                         clock pessimism              0.237    -0.596    
    SLICE_X70Y93         FDRE (Hold_fdre_C_D)         0.121    -0.475    Acc011/Pre002/o1/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Acc011/Pre002/o1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/Pre002/o1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.534%)  route 0.168ns (47.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.568    -0.596    Acc011/Pre002/o1/clk_out2
    SLICE_X69Y93         FDRE                                         r  Acc011/Pre002/o1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Acc011/Pre002/o1/counter_reg[1]/Q
                         net (fo=6, routed)           0.168    -0.287    Acc011/Pre002/o1/counter_reg_n_0_[1]
    SLICE_X69Y93         LUT5 (Prop_lut5_I1_O)        0.045    -0.242 r  Acc011/Pre002/o1/counter[3]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.242    Acc011/Pre002/o1/counter[3]_i_1__5_n_0
    SLICE_X69Y93         FDRE                                         r  Acc011/Pre002/o1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.840    -0.833    Acc011/Pre002/o1/clk_out2
    SLICE_X69Y93         FDRE                                         r  Acc011/Pre002/o1/counter_reg[3]/C
                         clock pessimism              0.237    -0.596    
    SLICE_X69Y93         FDRE (Hold_fdre_C_D)         0.092    -0.504    Acc011/Pre002/o1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.569    -0.595    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  Acc011/counter_ADP_6/counter_reg[22]/Q
                         net (fo=2, routed)           0.127    -0.305    Acc011/counter_ADP_6/D[22]
    SLICE_X66Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.195 r  Acc011/counter_ADP_6/counter_reg[20]_i_1__6/O[2]
                         net (fo=1, routed)           0.000    -0.195    Acc011/counter_ADP_6/counter_reg[20]_i_1__6_n_5
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.841    -0.832    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[22]/C
                         clock pessimism              0.237    -0.595    
    SLICE_X66Y97         FDRE (Hold_fdre_C_D)         0.134    -0.461    Acc011/counter_ADP_6/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.274ns (68.173%)  route 0.128ns (31.827%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.569    -0.595    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y98         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  Acc011/counter_ADP_6/counter_reg[26]/Q
                         net (fo=2, routed)           0.128    -0.303    Acc011/counter_ADP_6/D[26]
    SLICE_X66Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.193 r  Acc011/counter_ADP_6/counter_reg[24]_i_1__6/O[2]
                         net (fo=1, routed)           0.000    -0.193    Acc011/counter_ADP_6/counter_reg[24]_i_1__6_n_5
    SLICE_X66Y98         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.841    -0.832    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y98         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[26]/C
                         clock pessimism              0.237    -0.595    
    SLICE_X66Y98         FDRE (Hold_fdre_C_D)         0.134    -0.461    Acc011/counter_ADP_6/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.033%)  route 0.129ns (31.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.568    -0.596    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  Acc011/counter_ADP_6/counter_reg[18]/Q
                         net (fo=2, routed)           0.129    -0.304    Acc011/counter_ADP_6/D[18]
    SLICE_X66Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.194 r  Acc011/counter_ADP_6/counter_reg[16]_i_1__6/O[2]
                         net (fo=1, routed)           0.000    -0.194    Acc011/counter_ADP_6/counter_reg[16]_i_1__6_n_5
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.840    -0.833    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[18]/C
                         clock pessimism              0.237    -0.596    
    SLICE_X66Y96         FDRE (Hold_fdre_C_D)         0.134    -0.462    Acc011/counter_ADP_6/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.033%)  route 0.129ns (31.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.569    -0.595    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y99         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  Acc011/counter_ADP_6/counter_reg[30]/Q
                         net (fo=2, routed)           0.129    -0.303    Acc011/counter_ADP_6/D[30]
    SLICE_X66Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.193 r  Acc011/counter_ADP_6/counter_reg[28]_i_1__6/O[2]
                         net (fo=1, routed)           0.000    -0.193    Acc011/counter_ADP_6/counter_reg[28]_i_1__6_n_5
    SLICE_X66Y99         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.841    -0.832    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y99         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[30]/C
                         clock pessimism              0.237    -0.595    
    SLICE_X66Y99         FDRE (Hold_fdre_C_D)         0.134    -0.461    Acc011/counter_ADP_6/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Acc011/Pre002/o1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/Pre002/o1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.568    -0.596    Acc011/Pre002/o1/clk_out2
    SLICE_X67Y94         FDRE                                         r  Acc011/Pre002/o1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 f  Acc011/Pre002/o1/counter_reg[0]/Q
                         net (fo=7, routed)           0.180    -0.275    control_parametros_1/control1_carry_4[0]
    SLICE_X67Y94         LUT2 (Prop_lut2_I1_O)        0.045    -0.230 r  control_parametros_1/counter[0]_i_1__13/O
                         net (fo=1, routed)           0.000    -0.230    Acc011/Pre002/o1/counter_reg[0]_0[0]
    SLICE_X67Y94         FDRE                                         r  Acc011/Pre002/o1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.840    -0.833    Acc011/Pre002/o1/clk_out2
    SLICE_X67Y94         FDRE                                         r  Acc011/Pre002/o1/counter_reg[0]/C
                         clock pessimism              0.237    -0.596    
    SLICE_X67Y94         FDRE (Hold_fdre_C_D)         0.091    -0.505    Acc011/Pre002/o1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.500       0.345      BUFGCTRL_X0Y18   CLOCK_MASTER/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.500       1.251      MMCME2_ADV_X1Y2  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X75Y98     Acc011/ID220_0/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X71Y97     Acc011/ID220_0/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X75Y98     Acc011/ID220_0/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X75Y93     Acc011/ID220_0/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X75Y96     Acc011/ID220_0/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X75Y93     Acc011/ID220_0/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X75Y96     Acc011/ID220_0/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X72Y98     Acc011/ID220_0/count_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.500       210.860    MMCME2_ADV_X1Y2  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X75Y98     Acc011/ID220_0/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X75Y98     Acc011/ID220_0/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X71Y97     Acc011/ID220_0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X71Y97     Acc011/ID220_0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X75Y98     Acc011/ID220_0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X75Y98     Acc011/ID220_0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X75Y93     Acc011/ID220_0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X75Y93     Acc011/ID220_0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X75Y96     Acc011/ID220_0/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X75Y96     Acc011/ID220_0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X75Y98     Acc011/ID220_0/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X75Y98     Acc011/ID220_0/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X71Y97     Acc011/ID220_0/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X71Y97     Acc011/ID220_0/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X75Y98     Acc011/ID220_0/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X75Y98     Acc011/ID220_0/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X75Y93     Acc011/ID220_0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X75Y93     Acc011/ID220_0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X75Y96     Acc011/ID220_0/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X75Y96     Acc011/ID220_0/count_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.517ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.517ns  (required time - arrival time)
  Source:                 DAC_control_1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.964ns (24.393%)  route 2.988ns (75.607%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 38.570 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.710    -0.830    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  DAC_control_1/count_reg[3]/Q
                         net (fo=8, routed)           1.072     0.661    DAC_control_1/count_reg_n_0_[3]
    SLICE_X71Y85         LUT6 (Prop_lut6_I5_O)        0.297     0.958 f  DAC_control_1/FSM_sequential_control[3]_i_5__0/O
                         net (fo=2, routed)           1.042     2.000    DAC_control_1/FSM_sequential_control[3]_i_5__0_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.124     2.124 f  DAC_control_1/count[5]_i_4/O
                         net (fo=1, routed)           0.162     2.286    DAC_control_1/count[5]_i_4_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I5_O)        0.124     2.410 r  DAC_control_1/count[5]_i_1/O
                         net (fo=6, routed)           0.712     3.122    DAC_control_1/count[5]_i_1_n_0
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.590    38.570    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[0]/C
                         clock pessimism              0.600    39.170    
                         clock uncertainty           -0.102    39.068    
    SLICE_X72Y85         FDRE (Setup_fdre_C_R)       -0.429    38.639    DAC_control_1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.639    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                 35.517    

Slack (MET) :             35.517ns  (required time - arrival time)
  Source:                 DAC_control_1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.964ns (24.393%)  route 2.988ns (75.607%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 38.570 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.710    -0.830    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  DAC_control_1/count_reg[3]/Q
                         net (fo=8, routed)           1.072     0.661    DAC_control_1/count_reg_n_0_[3]
    SLICE_X71Y85         LUT6 (Prop_lut6_I5_O)        0.297     0.958 f  DAC_control_1/FSM_sequential_control[3]_i_5__0/O
                         net (fo=2, routed)           1.042     2.000    DAC_control_1/FSM_sequential_control[3]_i_5__0_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.124     2.124 f  DAC_control_1/count[5]_i_4/O
                         net (fo=1, routed)           0.162     2.286    DAC_control_1/count[5]_i_4_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I5_O)        0.124     2.410 r  DAC_control_1/count[5]_i_1/O
                         net (fo=6, routed)           0.712     3.122    DAC_control_1/count[5]_i_1_n_0
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.590    38.570    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[1]/C
                         clock pessimism              0.600    39.170    
                         clock uncertainty           -0.102    39.068    
    SLICE_X72Y85         FDRE (Setup_fdre_C_R)       -0.429    38.639    DAC_control_1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.639    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                 35.517    

Slack (MET) :             35.517ns  (required time - arrival time)
  Source:                 DAC_control_1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.964ns (24.393%)  route 2.988ns (75.607%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 38.570 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.710    -0.830    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  DAC_control_1/count_reg[3]/Q
                         net (fo=8, routed)           1.072     0.661    DAC_control_1/count_reg_n_0_[3]
    SLICE_X71Y85         LUT6 (Prop_lut6_I5_O)        0.297     0.958 f  DAC_control_1/FSM_sequential_control[3]_i_5__0/O
                         net (fo=2, routed)           1.042     2.000    DAC_control_1/FSM_sequential_control[3]_i_5__0_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.124     2.124 f  DAC_control_1/count[5]_i_4/O
                         net (fo=1, routed)           0.162     2.286    DAC_control_1/count[5]_i_4_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I5_O)        0.124     2.410 r  DAC_control_1/count[5]_i_1/O
                         net (fo=6, routed)           0.712     3.122    DAC_control_1/count[5]_i_1_n_0
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.590    38.570    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[2]/C
                         clock pessimism              0.600    39.170    
                         clock uncertainty           -0.102    39.068    
    SLICE_X72Y85         FDRE (Setup_fdre_C_R)       -0.429    38.639    DAC_control_1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.639    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                 35.517    

Slack (MET) :             35.517ns  (required time - arrival time)
  Source:                 DAC_control_1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.964ns (24.393%)  route 2.988ns (75.607%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 38.570 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.710    -0.830    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  DAC_control_1/count_reg[3]/Q
                         net (fo=8, routed)           1.072     0.661    DAC_control_1/count_reg_n_0_[3]
    SLICE_X71Y85         LUT6 (Prop_lut6_I5_O)        0.297     0.958 f  DAC_control_1/FSM_sequential_control[3]_i_5__0/O
                         net (fo=2, routed)           1.042     2.000    DAC_control_1/FSM_sequential_control[3]_i_5__0_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.124     2.124 f  DAC_control_1/count[5]_i_4/O
                         net (fo=1, routed)           0.162     2.286    DAC_control_1/count[5]_i_4_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I5_O)        0.124     2.410 r  DAC_control_1/count[5]_i_1/O
                         net (fo=6, routed)           0.712     3.122    DAC_control_1/count[5]_i_1_n_0
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.590    38.570    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[3]/C
                         clock pessimism              0.600    39.170    
                         clock uncertainty           -0.102    39.068    
    SLICE_X72Y85         FDRE (Setup_fdre_C_R)       -0.429    38.639    DAC_control_1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.639    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                 35.517    

Slack (MET) :             35.517ns  (required time - arrival time)
  Source:                 DAC_control_1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.964ns (24.393%)  route 2.988ns (75.607%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 38.570 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.710    -0.830    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  DAC_control_1/count_reg[3]/Q
                         net (fo=8, routed)           1.072     0.661    DAC_control_1/count_reg_n_0_[3]
    SLICE_X71Y85         LUT6 (Prop_lut6_I5_O)        0.297     0.958 f  DAC_control_1/FSM_sequential_control[3]_i_5__0/O
                         net (fo=2, routed)           1.042     2.000    DAC_control_1/FSM_sequential_control[3]_i_5__0_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.124     2.124 f  DAC_control_1/count[5]_i_4/O
                         net (fo=1, routed)           0.162     2.286    DAC_control_1/count[5]_i_4_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I5_O)        0.124     2.410 r  DAC_control_1/count[5]_i_1/O
                         net (fo=6, routed)           0.712     3.122    DAC_control_1/count[5]_i_1_n_0
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.590    38.570    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[4]/C
                         clock pessimism              0.600    39.170    
                         clock uncertainty           -0.102    39.068    
    SLICE_X72Y85         FDRE (Setup_fdre_C_R)       -0.429    38.639    DAC_control_1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.639    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                 35.517    

Slack (MET) :             35.517ns  (required time - arrival time)
  Source:                 DAC_control_1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.964ns (24.393%)  route 2.988ns (75.607%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 38.570 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.710    -0.830    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  DAC_control_1/count_reg[3]/Q
                         net (fo=8, routed)           1.072     0.661    DAC_control_1/count_reg_n_0_[3]
    SLICE_X71Y85         LUT6 (Prop_lut6_I5_O)        0.297     0.958 f  DAC_control_1/FSM_sequential_control[3]_i_5__0/O
                         net (fo=2, routed)           1.042     2.000    DAC_control_1/FSM_sequential_control[3]_i_5__0_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.124     2.124 f  DAC_control_1/count[5]_i_4/O
                         net (fo=1, routed)           0.162     2.286    DAC_control_1/count[5]_i_4_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I5_O)        0.124     2.410 r  DAC_control_1/count[5]_i_1/O
                         net (fo=6, routed)           0.712     3.122    DAC_control_1/count[5]_i_1_n_0
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.590    38.570    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[5]/C
                         clock pessimism              0.600    39.170    
                         clock uncertainty           -0.102    39.068    
    SLICE_X72Y85         FDRE (Setup_fdre_C_R)       -0.429    38.639    DAC_control_1/count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.639    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                 35.517    

Slack (MET) :             35.705ns  (required time - arrival time)
  Source:                 DAC_control_1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/FSM_sequential_control_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 1.090ns (27.963%)  route 2.808ns (72.037%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.710    -0.830    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  DAC_control_1/count_reg[1]/Q
                         net (fo=16, routed)          1.037     0.627    DAC_control_1/count_reg_n_0_[1]
    SLICE_X71Y84         LUT6 (Prop_lut6_I0_O)        0.299     0.926 f  DAC_control_1/FSM_sequential_control[3]_i_3__0/O
                         net (fo=6, routed)           0.824     1.750    DAC_control_1/count1
    SLICE_X70Y84         LUT6 (Prop_lut6_I4_O)        0.124     1.874 r  DAC_control_1/FSM_sequential_control[3]_i_6/O
                         net (fo=1, routed)           0.162     2.036    DAC_control_1/FSM_sequential_control[3]_i_6_n_0
    SLICE_X70Y84         LUT6 (Prop_lut6_I4_O)        0.124     2.160 r  DAC_control_1/FSM_sequential_control[3]_i_4__0/O
                         net (fo=1, routed)           0.452     2.612    DAC_control_1/FSM_sequential_control[3]_i_4__0_n_0
    SLICE_X70Y84         LUT6 (Prop_lut6_I5_O)        0.124     2.736 r  DAC_control_1/FSM_sequential_control[3]_i_1__0/O
                         net (fo=4, routed)           0.332     3.068    DAC_control_1/FSM_sequential_control[3]_i_1__0_n_0
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.505    38.485    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[0]/C
                         clock pessimism              0.559    39.044    
                         clock uncertainty           -0.102    38.942    
    SLICE_X70Y83         FDRE (Setup_fdre_C_CE)      -0.169    38.773    DAC_control_1/FSM_sequential_control_reg[0]
  -------------------------------------------------------------------
                         required time                         38.773    
                         arrival time                          -3.068    
  -------------------------------------------------------------------
                         slack                                 35.705    

Slack (MET) :             35.705ns  (required time - arrival time)
  Source:                 DAC_control_1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/FSM_sequential_control_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 1.090ns (27.963%)  route 2.808ns (72.037%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.710    -0.830    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  DAC_control_1/count_reg[1]/Q
                         net (fo=16, routed)          1.037     0.627    DAC_control_1/count_reg_n_0_[1]
    SLICE_X71Y84         LUT6 (Prop_lut6_I0_O)        0.299     0.926 f  DAC_control_1/FSM_sequential_control[3]_i_3__0/O
                         net (fo=6, routed)           0.824     1.750    DAC_control_1/count1
    SLICE_X70Y84         LUT6 (Prop_lut6_I4_O)        0.124     1.874 r  DAC_control_1/FSM_sequential_control[3]_i_6/O
                         net (fo=1, routed)           0.162     2.036    DAC_control_1/FSM_sequential_control[3]_i_6_n_0
    SLICE_X70Y84         LUT6 (Prop_lut6_I4_O)        0.124     2.160 r  DAC_control_1/FSM_sequential_control[3]_i_4__0/O
                         net (fo=1, routed)           0.452     2.612    DAC_control_1/FSM_sequential_control[3]_i_4__0_n_0
    SLICE_X70Y84         LUT6 (Prop_lut6_I5_O)        0.124     2.736 r  DAC_control_1/FSM_sequential_control[3]_i_1__0/O
                         net (fo=4, routed)           0.332     3.068    DAC_control_1/FSM_sequential_control[3]_i_1__0_n_0
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.505    38.485    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[1]/C
                         clock pessimism              0.559    39.044    
                         clock uncertainty           -0.102    38.942    
    SLICE_X70Y83         FDRE (Setup_fdre_C_CE)      -0.169    38.773    DAC_control_1/FSM_sequential_control_reg[1]
  -------------------------------------------------------------------
                         required time                         38.773    
                         arrival time                          -3.068    
  -------------------------------------------------------------------
                         slack                                 35.705    

Slack (MET) :             35.705ns  (required time - arrival time)
  Source:                 DAC_control_1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/FSM_sequential_control_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 1.090ns (27.963%)  route 2.808ns (72.037%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.710    -0.830    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  DAC_control_1/count_reg[1]/Q
                         net (fo=16, routed)          1.037     0.627    DAC_control_1/count_reg_n_0_[1]
    SLICE_X71Y84         LUT6 (Prop_lut6_I0_O)        0.299     0.926 f  DAC_control_1/FSM_sequential_control[3]_i_3__0/O
                         net (fo=6, routed)           0.824     1.750    DAC_control_1/count1
    SLICE_X70Y84         LUT6 (Prop_lut6_I4_O)        0.124     1.874 r  DAC_control_1/FSM_sequential_control[3]_i_6/O
                         net (fo=1, routed)           0.162     2.036    DAC_control_1/FSM_sequential_control[3]_i_6_n_0
    SLICE_X70Y84         LUT6 (Prop_lut6_I4_O)        0.124     2.160 r  DAC_control_1/FSM_sequential_control[3]_i_4__0/O
                         net (fo=1, routed)           0.452     2.612    DAC_control_1/FSM_sequential_control[3]_i_4__0_n_0
    SLICE_X70Y84         LUT6 (Prop_lut6_I5_O)        0.124     2.736 r  DAC_control_1/FSM_sequential_control[3]_i_1__0/O
                         net (fo=4, routed)           0.332     3.068    DAC_control_1/FSM_sequential_control[3]_i_1__0_n_0
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.505    38.485    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[2]/C
                         clock pessimism              0.559    39.044    
                         clock uncertainty           -0.102    38.942    
    SLICE_X70Y83         FDRE (Setup_fdre_C_CE)      -0.169    38.773    DAC_control_1/FSM_sequential_control_reg[2]
  -------------------------------------------------------------------
                         required time                         38.773    
                         arrival time                          -3.068    
  -------------------------------------------------------------------
                         slack                                 35.705    

Slack (MET) :             35.705ns  (required time - arrival time)
  Source:                 DAC_control_1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/FSM_sequential_control_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 1.090ns (27.963%)  route 2.808ns (72.037%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.710    -0.830    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  DAC_control_1/count_reg[1]/Q
                         net (fo=16, routed)          1.037     0.627    DAC_control_1/count_reg_n_0_[1]
    SLICE_X71Y84         LUT6 (Prop_lut6_I0_O)        0.299     0.926 f  DAC_control_1/FSM_sequential_control[3]_i_3__0/O
                         net (fo=6, routed)           0.824     1.750    DAC_control_1/count1
    SLICE_X70Y84         LUT6 (Prop_lut6_I4_O)        0.124     1.874 r  DAC_control_1/FSM_sequential_control[3]_i_6/O
                         net (fo=1, routed)           0.162     2.036    DAC_control_1/FSM_sequential_control[3]_i_6_n_0
    SLICE_X70Y84         LUT6 (Prop_lut6_I4_O)        0.124     2.160 r  DAC_control_1/FSM_sequential_control[3]_i_4__0/O
                         net (fo=1, routed)           0.452     2.612    DAC_control_1/FSM_sequential_control[3]_i_4__0_n_0
    SLICE_X70Y84         LUT6 (Prop_lut6_I5_O)        0.124     2.736 r  DAC_control_1/FSM_sequential_control[3]_i_1__0/O
                         net (fo=4, routed)           0.332     3.068    DAC_control_1/FSM_sequential_control[3]_i_1__0_n_0
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.505    38.485    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[3]/C
                         clock pessimism              0.559    39.044    
                         clock uncertainty           -0.102    38.942    
    SLICE_X70Y83         FDRE (Setup_fdre_C_CE)      -0.169    38.773    DAC_control_1/FSM_sequential_control_reg[3]
  -------------------------------------------------------------------
                         required time                         38.773    
                         arrival time                          -3.068    
  -------------------------------------------------------------------
                         slack                                 35.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 DAC_control_1/FSM_sequential_control_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/FSM_sequential_control_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.043%)  route 0.199ns (48.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.601    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  DAC_control_1/FSM_sequential_control_reg[0]/Q
                         net (fo=16, routed)          0.199    -0.239    DAC_control_1/control[0]
    SLICE_X70Y83         LUT4 (Prop_lut4_I1_O)        0.043    -0.196 r  DAC_control_1/FSM_sequential_control[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.196    DAC_control_1/control__0[1]
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.833    -0.840    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[1]/C
                         clock pessimism              0.239    -0.601    
    SLICE_X70Y83         FDRE (Hold_fdre_C_D)         0.131    -0.470    DAC_control_1/FSM_sequential_control_reg[1]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 DAC_control_1/FSM_sequential_control_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/FSM_sequential_control_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.043%)  route 0.199ns (48.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.601    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  DAC_control_1/FSM_sequential_control_reg[0]/Q
                         net (fo=16, routed)          0.199    -0.239    DAC_control_1/control[0]
    SLICE_X70Y83         LUT4 (Prop_lut4_I0_O)        0.043    -0.196 r  DAC_control_1/FSM_sequential_control[3]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.196    DAC_control_1/control__0[3]
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.833    -0.840    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[3]/C
                         clock pessimism              0.239    -0.601    
    SLICE_X70Y83         FDRE (Hold_fdre_C_D)         0.131    -0.470    DAC_control_1/FSM_sequential_control_reg[3]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 DAC_control_1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.683%)  route 0.181ns (49.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.591    -0.573    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  DAC_control_1/count_reg[0]/Q
                         net (fo=17, routed)          0.181    -0.251    DAC_control_1/count_reg_n_0_[0]
    SLICE_X72Y85         LUT6 (Prop_lut6_I2_O)        0.045    -0.206 r  DAC_control_1/count[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.206    DAC_control_1/count[5]_i_3_n_0
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.862    -0.811    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[5]/C
                         clock pessimism              0.238    -0.573    
    SLICE_X72Y85         FDRE (Hold_fdre_C_D)         0.092    -0.481    DAC_control_1/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 DAC_control_1/FSM_sequential_control_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/FSM_sequential_control_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.601    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  DAC_control_1/FSM_sequential_control_reg[0]/Q
                         net (fo=16, routed)          0.199    -0.239    DAC_control_1/control[0]
    SLICE_X70Y83         LUT4 (Prop_lut4_I1_O)        0.045    -0.194 r  DAC_control_1/FSM_sequential_control[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.194    DAC_control_1/control__0[2]
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.833    -0.840    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[2]/C
                         clock pessimism              0.239    -0.601    
    SLICE_X70Y83         FDRE (Hold_fdre_C_D)         0.121    -0.480    DAC_control_1/FSM_sequential_control_reg[2]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 DAC_control_1/FSM_sequential_control_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/FSM_sequential_control_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.601    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  DAC_control_1/FSM_sequential_control_reg[0]/Q
                         net (fo=16, routed)          0.199    -0.239    DAC_control_1/control[0]
    SLICE_X70Y83         LUT1 (Prop_lut1_I0_O)        0.045    -0.194 r  DAC_control_1/FSM_sequential_control[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.194    DAC_control_1/control__0[0]
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.833    -0.840    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[0]/C
                         clock pessimism              0.239    -0.601    
    SLICE_X70Y83         FDRE (Hold_fdre_C_D)         0.120    -0.481    DAC_control_1/FSM_sequential_control_reg[0]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 DAC_control_1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.183ns (44.182%)  route 0.231ns (55.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.591    -0.573    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  DAC_control_1/count_reg[0]/Q
                         net (fo=17, routed)          0.231    -0.201    DAC_control_1/count_reg_n_0_[0]
    SLICE_X72Y85         LUT2 (Prop_lut2_I0_O)        0.042    -0.159 r  DAC_control_1/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    DAC_control_1/count[1]_i_1_n_0
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.862    -0.811    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[1]/C
                         clock pessimism              0.238    -0.573    
    SLICE_X72Y85         FDRE (Hold_fdre_C_D)         0.107    -0.466    DAC_control_1/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 DAC_control_1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.782%)  route 0.220ns (54.218%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.591    -0.573    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  DAC_control_1/count_reg[0]/Q
                         net (fo=17, routed)          0.220    -0.212    DAC_control_1/count_reg_n_0_[0]
    SLICE_X72Y85         LUT3 (Prop_lut3_I1_O)        0.045    -0.167 r  DAC_control_1/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    DAC_control_1/count[2]_i_1_n_0
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.862    -0.811    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[2]/C
                         clock pessimism              0.238    -0.573    
    SLICE_X72Y85         FDRE (Hold_fdre_C_D)         0.092    -0.481    DAC_control_1/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 DAC_control_1/FSM_sequential_control_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/CS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.246ns (53.700%)  route 0.212ns (46.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.601    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDRE (Prop_fdre_C_Q)         0.148    -0.453 r  DAC_control_1/FSM_sequential_control_reg[1]/Q
                         net (fo=48, routed)          0.212    -0.241    DAC_control_1/control[1]
    SLICE_X70Y85         LUT4 (Prop_lut4_I2_O)        0.098    -0.143 r  DAC_control_1/CS_i_2/O
                         net (fo=1, routed)           0.000    -0.143    DAC_control_1/CS_i_2_n_0
    SLICE_X70Y85         FDRE                                         r  DAC_control_1/CS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.835    -0.838    DAC_control_1/clk_out3
    SLICE_X70Y85         FDRE                                         r  DAC_control_1/CS_reg/C
                         clock pessimism              0.253    -0.585    
    SLICE_X70Y85         FDRE (Hold_fdre_C_D)         0.120    -0.465    DAC_control_1/CS_reg
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 DAC_control_1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.584%)  route 0.231ns (55.416%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.591    -0.573    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.432 f  DAC_control_1/count_reg[0]/Q
                         net (fo=17, routed)          0.231    -0.201    DAC_control_1/count_reg_n_0_[0]
    SLICE_X72Y85         LUT1 (Prop_lut1_I0_O)        0.045    -0.156 r  DAC_control_1/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    DAC_control_1/count[0]_i_1_n_0
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.862    -0.811    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[0]/C
                         clock pessimism              0.238    -0.573    
    SLICE_X72Y85         FDRE (Hold_fdre_C_D)         0.091    -0.482    DAC_control_1/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 DAC_control_1/FSM_sequential_control_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/data_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.246ns (48.658%)  route 0.260ns (51.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.601    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDRE (Prop_fdre_C_Q)         0.148    -0.453 r  DAC_control_1/FSM_sequential_control_reg[1]/Q
                         net (fo=48, routed)          0.260    -0.194    DAC_control_1/control[1]
    SLICE_X72Y83         LUT6 (Prop_lut6_I2_O)        0.098    -0.096 r  DAC_control_1/data_in[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.096    DAC_control_1/data_in0_in[2]
    SLICE_X72Y83         FDRE                                         r  DAC_control_1/data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.860    -0.813    DAC_control_1/clk_out3
    SLICE_X72Y83         FDRE                                         r  DAC_control_1/data_in_reg[2]/C
                         clock pessimism              0.275    -0.538    
    SLICE_X72Y83         FDRE (Hold_fdre_C_D)         0.091    -0.447    DAC_control_1/data_in_reg[2]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.352    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   CLOCK_MASTER/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X70Y85     DAC_control_1/CS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X72Y86     DAC_control_1/DIN_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X70Y83     DAC_control_1/FSM_sequential_control_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X70Y83     DAC_control_1/FSM_sequential_control_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X70Y83     DAC_control_1/FSM_sequential_control_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X70Y83     DAC_control_1/FSM_sequential_control_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X68Y90     DAC_control_1/LDAC_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X72Y85     DAC_control_1/count_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y85     DAC_control_1/CS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y85     DAC_control_1/CS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y86     DAC_control_1/DIN_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y86     DAC_control_1/DIN_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y83     DAC_control_1/FSM_sequential_control_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y83     DAC_control_1/FSM_sequential_control_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y83     DAC_control_1/FSM_sequential_control_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y83     DAC_control_1/FSM_sequential_control_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y83     DAC_control_1/FSM_sequential_control_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y83     DAC_control_1/FSM_sequential_control_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y85     DAC_control_1/CS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y85     DAC_control_1/CS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y86     DAC_control_1/DIN_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y86     DAC_control_1/DIN_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y83     DAC_control_1/FSM_sequential_control_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y83     DAC_control_1/FSM_sequential_control_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y83     DAC_control_1/FSM_sequential_control_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y83     DAC_control_1/FSM_sequential_control_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y83     DAC_control_1/FSM_sequential_control_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y83     DAC_control_1/FSM_sequential_control_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK_MASTER/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19   CLOCK_MASTER/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK_MASTER/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK_MASTER/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLOCK_MASTER/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  CLOCK_MASTER/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK_MASTER/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLOCK_MASTER/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_MASTER/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_MASTER/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_MASTER/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_MASTER/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.825ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 control_parametros_1/N_decoy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/DAC4_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.843ns  (logic 4.362ns (49.328%)  route 4.481ns (50.672%))
  Logic Levels:           15  (CARRY4=10 LUT2=3 LUT5=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.729    -0.811    control_parametros_1/clk_out1
    SLICE_X84Y92         FDRE                                         r  control_parametros_1/N_decoy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  control_parametros_1/N_decoy_reg[1]/Q
                         net (fo=2, routed)           0.664     0.371    control_parametros_1/N_decoy[1]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.124     0.495 r  control_parametros_1/counter_decoy_aux[31]_i_167/O
                         net (fo=1, routed)           0.000     0.495    control_parametros_1/counter_decoy_aux[31]_i_167_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.028 r  control_parametros_1/counter_decoy_aux_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000     1.028    control_parametros_1/counter_decoy_aux_reg[31]_i_142_n_0
    SLICE_X84Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.145 r  control_parametros_1/counter_decoy_aux_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000     1.145    control_parametros_1/counter_decoy_aux_reg[31]_i_141_n_0
    SLICE_X84Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.468 r  control_parametros_1/counter_decoy_aux_reg[31]_i_122/O[1]
                         net (fo=4, routed)           0.744     2.213    control_parametros_1/DAC42[9]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.306     2.519 r  control_parametros_1/counter_decoy_aux[31]_i_186/O
                         net (fo=1, routed)           0.000     2.519    control_parametros_1/counter_decoy_aux[31]_i_186_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.069 r  control_parametros_1/counter_decoy_aux_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000     3.069    control_parametros_1/counter_decoy_aux_reg[31]_i_174_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.183 r  control_parametros_1/counter_decoy_aux_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000     3.183    control_parametros_1/counter_decoy_aux_reg[31]_i_156_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.297 r  control_parametros_1/counter_decoy_aux_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000     3.297    control_parametros_1/counter_decoy_aux_reg[31]_i_136_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.411 r  control_parametros_1/counter_decoy_aux_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000     3.411    control_parametros_1/counter_decoy_aux_reg[31]_i_100_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.525 r  control_parametros_1/counter_decoy_aux_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     3.525    control_parametros_1/counter_decoy_aux_reg[31]_i_62_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.859 r  control_parametros_1/counter_decoy_aux_reg[31]_i_36/O[1]
                         net (fo=1, routed)           0.644     4.502    controlPhase_Trigger1/O[1]
    SLICE_X82Y99         LUT2 (Prop_lut2_I1_O)        0.303     4.805 r  controlPhase_Trigger1/counter_decoy_aux[31]_i_11/O
                         net (fo=1, routed)           0.000     4.805    controlPhase_Trigger1/counter_decoy_aux[31]_i_11_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.355 f  controlPhase_Trigger1/counter_decoy_aux_reg[31]_i_4/CO[3]
                         net (fo=3, routed)           0.836     6.191    control_parametros_1/counter_decoy_aux_reg[1][0]
    SLICE_X82Y91         LUT5 (Prop_lut5_I4_O)        0.124     6.315 r  control_parametros_1/DAC4[15]_i_4/O
                         net (fo=1, routed)           0.534     6.849    control_parametros_1/DAC4[15]_i_4_n_0
    SLICE_X81Y89         LUT5 (Prop_lut5_I4_O)        0.124     6.973 r  control_parametros_1/DAC4[15]_i_1/O
                         net (fo=16, routed)          1.059     8.032    controlPhase_Trigger1/DAC4_reg[15]_1[0]
    SLICE_X86Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.602     8.582    controlPhase_Trigger1/clk_out1
    SLICE_X86Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[1]/C
                         clock pessimism              0.559     9.141    
                         clock uncertainty           -0.080     9.062    
    SLICE_X86Y81         FDRE (Setup_fdre_C_CE)      -0.205     8.857    controlPhase_Trigger1/DAC4_reg[1]
  -------------------------------------------------------------------
                         required time                          8.857    
                         arrival time                          -8.032    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 control_parametros_1/N_decoy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/DAC4_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.796ns  (logic 4.362ns (49.589%)  route 4.434ns (50.411%))
  Logic Levels:           15  (CARRY4=10 LUT2=3 LUT5=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.729    -0.811    control_parametros_1/clk_out1
    SLICE_X84Y92         FDRE                                         r  control_parametros_1/N_decoy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  control_parametros_1/N_decoy_reg[1]/Q
                         net (fo=2, routed)           0.664     0.371    control_parametros_1/N_decoy[1]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.124     0.495 r  control_parametros_1/counter_decoy_aux[31]_i_167/O
                         net (fo=1, routed)           0.000     0.495    control_parametros_1/counter_decoy_aux[31]_i_167_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.028 r  control_parametros_1/counter_decoy_aux_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000     1.028    control_parametros_1/counter_decoy_aux_reg[31]_i_142_n_0
    SLICE_X84Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.145 r  control_parametros_1/counter_decoy_aux_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000     1.145    control_parametros_1/counter_decoy_aux_reg[31]_i_141_n_0
    SLICE_X84Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.468 r  control_parametros_1/counter_decoy_aux_reg[31]_i_122/O[1]
                         net (fo=4, routed)           0.744     2.213    control_parametros_1/DAC42[9]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.306     2.519 r  control_parametros_1/counter_decoy_aux[31]_i_186/O
                         net (fo=1, routed)           0.000     2.519    control_parametros_1/counter_decoy_aux[31]_i_186_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.069 r  control_parametros_1/counter_decoy_aux_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000     3.069    control_parametros_1/counter_decoy_aux_reg[31]_i_174_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.183 r  control_parametros_1/counter_decoy_aux_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000     3.183    control_parametros_1/counter_decoy_aux_reg[31]_i_156_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.297 r  control_parametros_1/counter_decoy_aux_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000     3.297    control_parametros_1/counter_decoy_aux_reg[31]_i_136_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.411 r  control_parametros_1/counter_decoy_aux_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000     3.411    control_parametros_1/counter_decoy_aux_reg[31]_i_100_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.525 r  control_parametros_1/counter_decoy_aux_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     3.525    control_parametros_1/counter_decoy_aux_reg[31]_i_62_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.859 r  control_parametros_1/counter_decoy_aux_reg[31]_i_36/O[1]
                         net (fo=1, routed)           0.644     4.502    controlPhase_Trigger1/O[1]
    SLICE_X82Y99         LUT2 (Prop_lut2_I1_O)        0.303     4.805 r  controlPhase_Trigger1/counter_decoy_aux[31]_i_11/O
                         net (fo=1, routed)           0.000     4.805    controlPhase_Trigger1/counter_decoy_aux[31]_i_11_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.355 f  controlPhase_Trigger1/counter_decoy_aux_reg[31]_i_4/CO[3]
                         net (fo=3, routed)           0.836     6.191    control_parametros_1/counter_decoy_aux_reg[1][0]
    SLICE_X82Y91         LUT5 (Prop_lut5_I4_O)        0.124     6.315 r  control_parametros_1/DAC4[15]_i_4/O
                         net (fo=1, routed)           0.534     6.849    control_parametros_1/DAC4[15]_i_4_n_0
    SLICE_X81Y89         LUT5 (Prop_lut5_I4_O)        0.124     6.973 r  control_parametros_1/DAC4[15]_i_1/O
                         net (fo=16, routed)          1.013     7.986    controlPhase_Trigger1/DAC4_reg[15]_1[0]
    SLICE_X87Y82         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.604     8.584    controlPhase_Trigger1/clk_out1
    SLICE_X87Y82         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[0]/C
                         clock pessimism              0.559     9.143    
                         clock uncertainty           -0.080     9.064    
    SLICE_X87Y82         FDRE (Setup_fdre_C_CE)      -0.205     8.859    controlPhase_Trigger1/DAC4_reg[0]
  -------------------------------------------------------------------
                         required time                          8.859    
                         arrival time                          -7.986    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.909ns  (required time - arrival time)
  Source:                 control_parametros_1/N_decoy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/DAC4_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.762ns  (logic 4.362ns (49.785%)  route 4.400ns (50.215%))
  Logic Levels:           15  (CARRY4=10 LUT2=3 LUT5=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.729    -0.811    control_parametros_1/clk_out1
    SLICE_X84Y92         FDRE                                         r  control_parametros_1/N_decoy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  control_parametros_1/N_decoy_reg[1]/Q
                         net (fo=2, routed)           0.664     0.371    control_parametros_1/N_decoy[1]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.124     0.495 r  control_parametros_1/counter_decoy_aux[31]_i_167/O
                         net (fo=1, routed)           0.000     0.495    control_parametros_1/counter_decoy_aux[31]_i_167_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.028 r  control_parametros_1/counter_decoy_aux_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000     1.028    control_parametros_1/counter_decoy_aux_reg[31]_i_142_n_0
    SLICE_X84Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.145 r  control_parametros_1/counter_decoy_aux_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000     1.145    control_parametros_1/counter_decoy_aux_reg[31]_i_141_n_0
    SLICE_X84Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.468 r  control_parametros_1/counter_decoy_aux_reg[31]_i_122/O[1]
                         net (fo=4, routed)           0.744     2.213    control_parametros_1/DAC42[9]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.306     2.519 r  control_parametros_1/counter_decoy_aux[31]_i_186/O
                         net (fo=1, routed)           0.000     2.519    control_parametros_1/counter_decoy_aux[31]_i_186_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.069 r  control_parametros_1/counter_decoy_aux_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000     3.069    control_parametros_1/counter_decoy_aux_reg[31]_i_174_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.183 r  control_parametros_1/counter_decoy_aux_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000     3.183    control_parametros_1/counter_decoy_aux_reg[31]_i_156_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.297 r  control_parametros_1/counter_decoy_aux_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000     3.297    control_parametros_1/counter_decoy_aux_reg[31]_i_136_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.411 r  control_parametros_1/counter_decoy_aux_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000     3.411    control_parametros_1/counter_decoy_aux_reg[31]_i_100_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.525 r  control_parametros_1/counter_decoy_aux_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     3.525    control_parametros_1/counter_decoy_aux_reg[31]_i_62_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.859 r  control_parametros_1/counter_decoy_aux_reg[31]_i_36/O[1]
                         net (fo=1, routed)           0.644     4.502    controlPhase_Trigger1/O[1]
    SLICE_X82Y99         LUT2 (Prop_lut2_I1_O)        0.303     4.805 r  controlPhase_Trigger1/counter_decoy_aux[31]_i_11/O
                         net (fo=1, routed)           0.000     4.805    controlPhase_Trigger1/counter_decoy_aux[31]_i_11_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.355 f  controlPhase_Trigger1/counter_decoy_aux_reg[31]_i_4/CO[3]
                         net (fo=3, routed)           0.836     6.191    control_parametros_1/counter_decoy_aux_reg[1][0]
    SLICE_X82Y91         LUT5 (Prop_lut5_I4_O)        0.124     6.315 r  control_parametros_1/DAC4[15]_i_4/O
                         net (fo=1, routed)           0.534     6.849    control_parametros_1/DAC4[15]_i_4_n_0
    SLICE_X81Y89         LUT5 (Prop_lut5_I4_O)        0.124     6.973 r  control_parametros_1/DAC4[15]_i_1/O
                         net (fo=16, routed)          0.978     7.951    controlPhase_Trigger1/DAC4_reg[15]_1[0]
    SLICE_X86Y83         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.605     8.585    controlPhase_Trigger1/clk_out1
    SLICE_X86Y83         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[7]/C
                         clock pessimism              0.559     9.144    
                         clock uncertainty           -0.080     9.065    
    SLICE_X86Y83         FDRE (Setup_fdre_C_CE)      -0.205     8.860    controlPhase_Trigger1/DAC4_reg[7]
  -------------------------------------------------------------------
                         required time                          8.860    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.909ns  (required time - arrival time)
  Source:                 control_parametros_1/N_decoy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/DAC4_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.762ns  (logic 4.362ns (49.785%)  route 4.400ns (50.215%))
  Logic Levels:           15  (CARRY4=10 LUT2=3 LUT5=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.729    -0.811    control_parametros_1/clk_out1
    SLICE_X84Y92         FDRE                                         r  control_parametros_1/N_decoy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  control_parametros_1/N_decoy_reg[1]/Q
                         net (fo=2, routed)           0.664     0.371    control_parametros_1/N_decoy[1]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.124     0.495 r  control_parametros_1/counter_decoy_aux[31]_i_167/O
                         net (fo=1, routed)           0.000     0.495    control_parametros_1/counter_decoy_aux[31]_i_167_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.028 r  control_parametros_1/counter_decoy_aux_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000     1.028    control_parametros_1/counter_decoy_aux_reg[31]_i_142_n_0
    SLICE_X84Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.145 r  control_parametros_1/counter_decoy_aux_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000     1.145    control_parametros_1/counter_decoy_aux_reg[31]_i_141_n_0
    SLICE_X84Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.468 r  control_parametros_1/counter_decoy_aux_reg[31]_i_122/O[1]
                         net (fo=4, routed)           0.744     2.213    control_parametros_1/DAC42[9]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.306     2.519 r  control_parametros_1/counter_decoy_aux[31]_i_186/O
                         net (fo=1, routed)           0.000     2.519    control_parametros_1/counter_decoy_aux[31]_i_186_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.069 r  control_parametros_1/counter_decoy_aux_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000     3.069    control_parametros_1/counter_decoy_aux_reg[31]_i_174_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.183 r  control_parametros_1/counter_decoy_aux_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000     3.183    control_parametros_1/counter_decoy_aux_reg[31]_i_156_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.297 r  control_parametros_1/counter_decoy_aux_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000     3.297    control_parametros_1/counter_decoy_aux_reg[31]_i_136_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.411 r  control_parametros_1/counter_decoy_aux_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000     3.411    control_parametros_1/counter_decoy_aux_reg[31]_i_100_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.525 r  control_parametros_1/counter_decoy_aux_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     3.525    control_parametros_1/counter_decoy_aux_reg[31]_i_62_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.859 r  control_parametros_1/counter_decoy_aux_reg[31]_i_36/O[1]
                         net (fo=1, routed)           0.644     4.502    controlPhase_Trigger1/O[1]
    SLICE_X82Y99         LUT2 (Prop_lut2_I1_O)        0.303     4.805 r  controlPhase_Trigger1/counter_decoy_aux[31]_i_11/O
                         net (fo=1, routed)           0.000     4.805    controlPhase_Trigger1/counter_decoy_aux[31]_i_11_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.355 f  controlPhase_Trigger1/counter_decoy_aux_reg[31]_i_4/CO[3]
                         net (fo=3, routed)           0.836     6.191    control_parametros_1/counter_decoy_aux_reg[1][0]
    SLICE_X82Y91         LUT5 (Prop_lut5_I4_O)        0.124     6.315 r  control_parametros_1/DAC4[15]_i_4/O
                         net (fo=1, routed)           0.534     6.849    control_parametros_1/DAC4[15]_i_4_n_0
    SLICE_X81Y89         LUT5 (Prop_lut5_I4_O)        0.124     6.973 r  control_parametros_1/DAC4[15]_i_1/O
                         net (fo=16, routed)          0.978     7.951    controlPhase_Trigger1/DAC4_reg[15]_1[0]
    SLICE_X86Y83         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.605     8.585    controlPhase_Trigger1/clk_out1
    SLICE_X86Y83         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[8]/C
                         clock pessimism              0.559     9.144    
                         clock uncertainty           -0.080     9.065    
    SLICE_X86Y83         FDRE (Setup_fdre_C_CE)      -0.205     8.860    controlPhase_Trigger1/DAC4_reg[8]
  -------------------------------------------------------------------
                         required time                          8.860    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.913ns  (required time - arrival time)
  Source:                 control_parametros_1/N_decoy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/DAC4_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.769ns  (logic 4.362ns (49.746%)  route 4.407ns (50.254%))
  Logic Levels:           15  (CARRY4=10 LUT2=3 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.729    -0.811    control_parametros_1/clk_out1
    SLICE_X84Y92         FDRE                                         r  control_parametros_1/N_decoy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  control_parametros_1/N_decoy_reg[1]/Q
                         net (fo=2, routed)           0.664     0.371    control_parametros_1/N_decoy[1]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.124     0.495 r  control_parametros_1/counter_decoy_aux[31]_i_167/O
                         net (fo=1, routed)           0.000     0.495    control_parametros_1/counter_decoy_aux[31]_i_167_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.028 r  control_parametros_1/counter_decoy_aux_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000     1.028    control_parametros_1/counter_decoy_aux_reg[31]_i_142_n_0
    SLICE_X84Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.145 r  control_parametros_1/counter_decoy_aux_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000     1.145    control_parametros_1/counter_decoy_aux_reg[31]_i_141_n_0
    SLICE_X84Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.468 r  control_parametros_1/counter_decoy_aux_reg[31]_i_122/O[1]
                         net (fo=4, routed)           0.744     2.213    control_parametros_1/DAC42[9]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.306     2.519 r  control_parametros_1/counter_decoy_aux[31]_i_186/O
                         net (fo=1, routed)           0.000     2.519    control_parametros_1/counter_decoy_aux[31]_i_186_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.069 r  control_parametros_1/counter_decoy_aux_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000     3.069    control_parametros_1/counter_decoy_aux_reg[31]_i_174_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.183 r  control_parametros_1/counter_decoy_aux_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000     3.183    control_parametros_1/counter_decoy_aux_reg[31]_i_156_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.297 r  control_parametros_1/counter_decoy_aux_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000     3.297    control_parametros_1/counter_decoy_aux_reg[31]_i_136_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.411 r  control_parametros_1/counter_decoy_aux_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000     3.411    control_parametros_1/counter_decoy_aux_reg[31]_i_100_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.525 r  control_parametros_1/counter_decoy_aux_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     3.525    control_parametros_1/counter_decoy_aux_reg[31]_i_62_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.859 r  control_parametros_1/counter_decoy_aux_reg[31]_i_36/O[1]
                         net (fo=1, routed)           0.644     4.502    controlPhase_Trigger1/O[1]
    SLICE_X82Y99         LUT2 (Prop_lut2_I1_O)        0.303     4.805 r  controlPhase_Trigger1/counter_decoy_aux[31]_i_11/O
                         net (fo=1, routed)           0.000     4.805    controlPhase_Trigger1/counter_decoy_aux[31]_i_11_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.355 f  controlPhase_Trigger1/counter_decoy_aux_reg[31]_i_4/CO[3]
                         net (fo=3, routed)           0.836     6.191    control_parametros_1/counter_decoy_aux_reg[1][0]
    SLICE_X82Y91         LUT5 (Prop_lut5_I4_O)        0.124     6.315 r  control_parametros_1/DAC4[15]_i_4/O
                         net (fo=1, routed)           0.534     6.849    control_parametros_1/DAC4[15]_i_4_n_0
    SLICE_X81Y89         LUT5 (Prop_lut5_I4_O)        0.124     6.973 r  control_parametros_1/DAC4[15]_i_1/O
                         net (fo=16, routed)          0.985     7.958    controlPhase_Trigger1/DAC4_reg[15]_1[0]
    SLICE_X82Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.600     8.580    controlPhase_Trigger1/clk_out1
    SLICE_X82Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[6]/C
                         clock pessimism              0.575     9.155    
                         clock uncertainty           -0.080     9.076    
    SLICE_X82Y81         FDRE (Setup_fdre_C_CE)      -0.205     8.871    controlPhase_Trigger1/DAC4_reg[6]
  -------------------------------------------------------------------
                         required time                          8.871    
                         arrival time                          -7.958    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.942ns  (required time - arrival time)
  Source:                 control_parametros_1/N_decoy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/DAC4_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.776ns  (logic 4.362ns (49.705%)  route 4.414ns (50.295%))
  Logic Levels:           15  (CARRY4=10 LUT2=3 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.729    -0.811    control_parametros_1/clk_out1
    SLICE_X84Y92         FDRE                                         r  control_parametros_1/N_decoy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  control_parametros_1/N_decoy_reg[1]/Q
                         net (fo=2, routed)           0.664     0.371    control_parametros_1/N_decoy[1]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.124     0.495 r  control_parametros_1/counter_decoy_aux[31]_i_167/O
                         net (fo=1, routed)           0.000     0.495    control_parametros_1/counter_decoy_aux[31]_i_167_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.028 r  control_parametros_1/counter_decoy_aux_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000     1.028    control_parametros_1/counter_decoy_aux_reg[31]_i_142_n_0
    SLICE_X84Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.145 r  control_parametros_1/counter_decoy_aux_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000     1.145    control_parametros_1/counter_decoy_aux_reg[31]_i_141_n_0
    SLICE_X84Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.468 r  control_parametros_1/counter_decoy_aux_reg[31]_i_122/O[1]
                         net (fo=4, routed)           0.744     2.213    control_parametros_1/DAC42[9]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.306     2.519 r  control_parametros_1/counter_decoy_aux[31]_i_186/O
                         net (fo=1, routed)           0.000     2.519    control_parametros_1/counter_decoy_aux[31]_i_186_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.069 r  control_parametros_1/counter_decoy_aux_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000     3.069    control_parametros_1/counter_decoy_aux_reg[31]_i_174_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.183 r  control_parametros_1/counter_decoy_aux_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000     3.183    control_parametros_1/counter_decoy_aux_reg[31]_i_156_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.297 r  control_parametros_1/counter_decoy_aux_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000     3.297    control_parametros_1/counter_decoy_aux_reg[31]_i_136_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.411 r  control_parametros_1/counter_decoy_aux_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000     3.411    control_parametros_1/counter_decoy_aux_reg[31]_i_100_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.525 r  control_parametros_1/counter_decoy_aux_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     3.525    control_parametros_1/counter_decoy_aux_reg[31]_i_62_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.859 r  control_parametros_1/counter_decoy_aux_reg[31]_i_36/O[1]
                         net (fo=1, routed)           0.644     4.502    controlPhase_Trigger1/O[1]
    SLICE_X82Y99         LUT2 (Prop_lut2_I1_O)        0.303     4.805 r  controlPhase_Trigger1/counter_decoy_aux[31]_i_11/O
                         net (fo=1, routed)           0.000     4.805    controlPhase_Trigger1/counter_decoy_aux[31]_i_11_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.355 f  controlPhase_Trigger1/counter_decoy_aux_reg[31]_i_4/CO[3]
                         net (fo=3, routed)           0.836     6.191    control_parametros_1/counter_decoy_aux_reg[1][0]
    SLICE_X82Y91         LUT5 (Prop_lut5_I4_O)        0.124     6.315 r  control_parametros_1/DAC4[15]_i_4/O
                         net (fo=1, routed)           0.534     6.849    control_parametros_1/DAC4[15]_i_4_n_0
    SLICE_X81Y89         LUT5 (Prop_lut5_I4_O)        0.124     6.973 r  control_parametros_1/DAC4[15]_i_1/O
                         net (fo=16, routed)          0.992     7.965    controlPhase_Trigger1/DAC4_reg[15]_1[0]
    SLICE_X84Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.600     8.580    controlPhase_Trigger1/clk_out1
    SLICE_X84Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[2]/C
                         clock pessimism              0.575     9.155    
                         clock uncertainty           -0.080     9.076    
    SLICE_X84Y81         FDRE (Setup_fdre_C_CE)      -0.169     8.907    controlPhase_Trigger1/DAC4_reg[2]
  -------------------------------------------------------------------
                         required time                          8.907    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             0.942ns  (required time - arrival time)
  Source:                 control_parametros_1/N_decoy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/DAC4_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.776ns  (logic 4.362ns (49.705%)  route 4.414ns (50.295%))
  Logic Levels:           15  (CARRY4=10 LUT2=3 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.729    -0.811    control_parametros_1/clk_out1
    SLICE_X84Y92         FDRE                                         r  control_parametros_1/N_decoy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  control_parametros_1/N_decoy_reg[1]/Q
                         net (fo=2, routed)           0.664     0.371    control_parametros_1/N_decoy[1]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.124     0.495 r  control_parametros_1/counter_decoy_aux[31]_i_167/O
                         net (fo=1, routed)           0.000     0.495    control_parametros_1/counter_decoy_aux[31]_i_167_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.028 r  control_parametros_1/counter_decoy_aux_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000     1.028    control_parametros_1/counter_decoy_aux_reg[31]_i_142_n_0
    SLICE_X84Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.145 r  control_parametros_1/counter_decoy_aux_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000     1.145    control_parametros_1/counter_decoy_aux_reg[31]_i_141_n_0
    SLICE_X84Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.468 r  control_parametros_1/counter_decoy_aux_reg[31]_i_122/O[1]
                         net (fo=4, routed)           0.744     2.213    control_parametros_1/DAC42[9]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.306     2.519 r  control_parametros_1/counter_decoy_aux[31]_i_186/O
                         net (fo=1, routed)           0.000     2.519    control_parametros_1/counter_decoy_aux[31]_i_186_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.069 r  control_parametros_1/counter_decoy_aux_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000     3.069    control_parametros_1/counter_decoy_aux_reg[31]_i_174_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.183 r  control_parametros_1/counter_decoy_aux_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000     3.183    control_parametros_1/counter_decoy_aux_reg[31]_i_156_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.297 r  control_parametros_1/counter_decoy_aux_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000     3.297    control_parametros_1/counter_decoy_aux_reg[31]_i_136_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.411 r  control_parametros_1/counter_decoy_aux_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000     3.411    control_parametros_1/counter_decoy_aux_reg[31]_i_100_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.525 r  control_parametros_1/counter_decoy_aux_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     3.525    control_parametros_1/counter_decoy_aux_reg[31]_i_62_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.859 r  control_parametros_1/counter_decoy_aux_reg[31]_i_36/O[1]
                         net (fo=1, routed)           0.644     4.502    controlPhase_Trigger1/O[1]
    SLICE_X82Y99         LUT2 (Prop_lut2_I1_O)        0.303     4.805 r  controlPhase_Trigger1/counter_decoy_aux[31]_i_11/O
                         net (fo=1, routed)           0.000     4.805    controlPhase_Trigger1/counter_decoy_aux[31]_i_11_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.355 f  controlPhase_Trigger1/counter_decoy_aux_reg[31]_i_4/CO[3]
                         net (fo=3, routed)           0.836     6.191    control_parametros_1/counter_decoy_aux_reg[1][0]
    SLICE_X82Y91         LUT5 (Prop_lut5_I4_O)        0.124     6.315 r  control_parametros_1/DAC4[15]_i_4/O
                         net (fo=1, routed)           0.534     6.849    control_parametros_1/DAC4[15]_i_4_n_0
    SLICE_X81Y89         LUT5 (Prop_lut5_I4_O)        0.124     6.973 r  control_parametros_1/DAC4[15]_i_1/O
                         net (fo=16, routed)          0.992     7.965    controlPhase_Trigger1/DAC4_reg[15]_1[0]
    SLICE_X84Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.600     8.580    controlPhase_Trigger1/clk_out1
    SLICE_X84Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[3]/C
                         clock pessimism              0.575     9.155    
                         clock uncertainty           -0.080     9.076    
    SLICE_X84Y81         FDRE (Setup_fdre_C_CE)      -0.169     8.907    controlPhase_Trigger1/DAC4_reg[3]
  -------------------------------------------------------------------
                         required time                          8.907    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             0.942ns  (required time - arrival time)
  Source:                 control_parametros_1/N_decoy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/DAC4_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.776ns  (logic 4.362ns (49.705%)  route 4.414ns (50.295%))
  Logic Levels:           15  (CARRY4=10 LUT2=3 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.729    -0.811    control_parametros_1/clk_out1
    SLICE_X84Y92         FDRE                                         r  control_parametros_1/N_decoy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  control_parametros_1/N_decoy_reg[1]/Q
                         net (fo=2, routed)           0.664     0.371    control_parametros_1/N_decoy[1]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.124     0.495 r  control_parametros_1/counter_decoy_aux[31]_i_167/O
                         net (fo=1, routed)           0.000     0.495    control_parametros_1/counter_decoy_aux[31]_i_167_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.028 r  control_parametros_1/counter_decoy_aux_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000     1.028    control_parametros_1/counter_decoy_aux_reg[31]_i_142_n_0
    SLICE_X84Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.145 r  control_parametros_1/counter_decoy_aux_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000     1.145    control_parametros_1/counter_decoy_aux_reg[31]_i_141_n_0
    SLICE_X84Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.468 r  control_parametros_1/counter_decoy_aux_reg[31]_i_122/O[1]
                         net (fo=4, routed)           0.744     2.213    control_parametros_1/DAC42[9]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.306     2.519 r  control_parametros_1/counter_decoy_aux[31]_i_186/O
                         net (fo=1, routed)           0.000     2.519    control_parametros_1/counter_decoy_aux[31]_i_186_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.069 r  control_parametros_1/counter_decoy_aux_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000     3.069    control_parametros_1/counter_decoy_aux_reg[31]_i_174_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.183 r  control_parametros_1/counter_decoy_aux_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000     3.183    control_parametros_1/counter_decoy_aux_reg[31]_i_156_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.297 r  control_parametros_1/counter_decoy_aux_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000     3.297    control_parametros_1/counter_decoy_aux_reg[31]_i_136_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.411 r  control_parametros_1/counter_decoy_aux_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000     3.411    control_parametros_1/counter_decoy_aux_reg[31]_i_100_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.525 r  control_parametros_1/counter_decoy_aux_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     3.525    control_parametros_1/counter_decoy_aux_reg[31]_i_62_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.859 r  control_parametros_1/counter_decoy_aux_reg[31]_i_36/O[1]
                         net (fo=1, routed)           0.644     4.502    controlPhase_Trigger1/O[1]
    SLICE_X82Y99         LUT2 (Prop_lut2_I1_O)        0.303     4.805 r  controlPhase_Trigger1/counter_decoy_aux[31]_i_11/O
                         net (fo=1, routed)           0.000     4.805    controlPhase_Trigger1/counter_decoy_aux[31]_i_11_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.355 f  controlPhase_Trigger1/counter_decoy_aux_reg[31]_i_4/CO[3]
                         net (fo=3, routed)           0.836     6.191    control_parametros_1/counter_decoy_aux_reg[1][0]
    SLICE_X82Y91         LUT5 (Prop_lut5_I4_O)        0.124     6.315 r  control_parametros_1/DAC4[15]_i_4/O
                         net (fo=1, routed)           0.534     6.849    control_parametros_1/DAC4[15]_i_4_n_0
    SLICE_X81Y89         LUT5 (Prop_lut5_I4_O)        0.124     6.973 r  control_parametros_1/DAC4[15]_i_1/O
                         net (fo=16, routed)          0.992     7.965    controlPhase_Trigger1/DAC4_reg[15]_1[0]
    SLICE_X84Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.600     8.580    controlPhase_Trigger1/clk_out1
    SLICE_X84Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[4]/C
                         clock pessimism              0.575     9.155    
                         clock uncertainty           -0.080     9.076    
    SLICE_X84Y81         FDRE (Setup_fdre_C_CE)      -0.169     8.907    controlPhase_Trigger1/DAC4_reg[4]
  -------------------------------------------------------------------
                         required time                          8.907    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 control_parametros_1/N_decoy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/DAC4_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.627ns  (logic 4.362ns (50.564%)  route 4.265ns (49.436%))
  Logic Levels:           15  (CARRY4=10 LUT2=3 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 8.589 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.729    -0.811    control_parametros_1/clk_out1
    SLICE_X84Y92         FDRE                                         r  control_parametros_1/N_decoy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  control_parametros_1/N_decoy_reg[1]/Q
                         net (fo=2, routed)           0.664     0.371    control_parametros_1/N_decoy[1]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.124     0.495 r  control_parametros_1/counter_decoy_aux[31]_i_167/O
                         net (fo=1, routed)           0.000     0.495    control_parametros_1/counter_decoy_aux[31]_i_167_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.028 r  control_parametros_1/counter_decoy_aux_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000     1.028    control_parametros_1/counter_decoy_aux_reg[31]_i_142_n_0
    SLICE_X84Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.145 r  control_parametros_1/counter_decoy_aux_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000     1.145    control_parametros_1/counter_decoy_aux_reg[31]_i_141_n_0
    SLICE_X84Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.468 r  control_parametros_1/counter_decoy_aux_reg[31]_i_122/O[1]
                         net (fo=4, routed)           0.744     2.213    control_parametros_1/DAC42[9]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.306     2.519 r  control_parametros_1/counter_decoy_aux[31]_i_186/O
                         net (fo=1, routed)           0.000     2.519    control_parametros_1/counter_decoy_aux[31]_i_186_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.069 r  control_parametros_1/counter_decoy_aux_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000     3.069    control_parametros_1/counter_decoy_aux_reg[31]_i_174_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.183 r  control_parametros_1/counter_decoy_aux_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000     3.183    control_parametros_1/counter_decoy_aux_reg[31]_i_156_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.297 r  control_parametros_1/counter_decoy_aux_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000     3.297    control_parametros_1/counter_decoy_aux_reg[31]_i_136_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.411 r  control_parametros_1/counter_decoy_aux_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000     3.411    control_parametros_1/counter_decoy_aux_reg[31]_i_100_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.525 r  control_parametros_1/counter_decoy_aux_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     3.525    control_parametros_1/counter_decoy_aux_reg[31]_i_62_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.859 r  control_parametros_1/counter_decoy_aux_reg[31]_i_36/O[1]
                         net (fo=1, routed)           0.644     4.502    controlPhase_Trigger1/O[1]
    SLICE_X82Y99         LUT2 (Prop_lut2_I1_O)        0.303     4.805 r  controlPhase_Trigger1/counter_decoy_aux[31]_i_11/O
                         net (fo=1, routed)           0.000     4.805    controlPhase_Trigger1/counter_decoy_aux[31]_i_11_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.355 f  controlPhase_Trigger1/counter_decoy_aux_reg[31]_i_4/CO[3]
                         net (fo=3, routed)           0.836     6.191    control_parametros_1/counter_decoy_aux_reg[1][0]
    SLICE_X82Y91         LUT5 (Prop_lut5_I4_O)        0.124     6.315 r  control_parametros_1/DAC4[15]_i_4/O
                         net (fo=1, routed)           0.534     6.849    control_parametros_1/DAC4[15]_i_4_n_0
    SLICE_X81Y89         LUT5 (Prop_lut5_I4_O)        0.124     6.973 r  control_parametros_1/DAC4[15]_i_1/O
                         net (fo=16, routed)          0.843     7.816    controlPhase_Trigger1/DAC4_reg[15]_1[0]
    SLICE_X87Y88         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.609     8.589    controlPhase_Trigger1/clk_out1
    SLICE_X87Y88         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[13]/C
                         clock pessimism              0.559     9.148    
                         clock uncertainty           -0.080     9.069    
    SLICE_X87Y88         FDRE (Setup_fdre_C_CE)      -0.205     8.864    controlPhase_Trigger1/DAC4_reg[13]
  -------------------------------------------------------------------
                         required time                          8.864    
                         arrival time                          -7.816    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.119ns  (required time - arrival time)
  Source:                 control_parametros_1/N_decoy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/DAC4_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.556ns  (logic 4.362ns (50.984%)  route 4.194ns (49.016%))
  Logic Levels:           15  (CARRY4=10 LUT2=3 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 8.589 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.729    -0.811    control_parametros_1/clk_out1
    SLICE_X84Y92         FDRE                                         r  control_parametros_1/N_decoy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  control_parametros_1/N_decoy_reg[1]/Q
                         net (fo=2, routed)           0.664     0.371    control_parametros_1/N_decoy[1]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.124     0.495 r  control_parametros_1/counter_decoy_aux[31]_i_167/O
                         net (fo=1, routed)           0.000     0.495    control_parametros_1/counter_decoy_aux[31]_i_167_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.028 r  control_parametros_1/counter_decoy_aux_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000     1.028    control_parametros_1/counter_decoy_aux_reg[31]_i_142_n_0
    SLICE_X84Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.145 r  control_parametros_1/counter_decoy_aux_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000     1.145    control_parametros_1/counter_decoy_aux_reg[31]_i_141_n_0
    SLICE_X84Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.468 r  control_parametros_1/counter_decoy_aux_reg[31]_i_122/O[1]
                         net (fo=4, routed)           0.744     2.213    control_parametros_1/DAC42[9]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.306     2.519 r  control_parametros_1/counter_decoy_aux[31]_i_186/O
                         net (fo=1, routed)           0.000     2.519    control_parametros_1/counter_decoy_aux[31]_i_186_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.069 r  control_parametros_1/counter_decoy_aux_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000     3.069    control_parametros_1/counter_decoy_aux_reg[31]_i_174_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.183 r  control_parametros_1/counter_decoy_aux_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000     3.183    control_parametros_1/counter_decoy_aux_reg[31]_i_156_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.297 r  control_parametros_1/counter_decoy_aux_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000     3.297    control_parametros_1/counter_decoy_aux_reg[31]_i_136_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.411 r  control_parametros_1/counter_decoy_aux_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000     3.411    control_parametros_1/counter_decoy_aux_reg[31]_i_100_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.525 r  control_parametros_1/counter_decoy_aux_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     3.525    control_parametros_1/counter_decoy_aux_reg[31]_i_62_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.859 r  control_parametros_1/counter_decoy_aux_reg[31]_i_36/O[1]
                         net (fo=1, routed)           0.644     4.502    controlPhase_Trigger1/O[1]
    SLICE_X82Y99         LUT2 (Prop_lut2_I1_O)        0.303     4.805 r  controlPhase_Trigger1/counter_decoy_aux[31]_i_11/O
                         net (fo=1, routed)           0.000     4.805    controlPhase_Trigger1/counter_decoy_aux[31]_i_11_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.355 f  controlPhase_Trigger1/counter_decoy_aux_reg[31]_i_4/CO[3]
                         net (fo=3, routed)           0.836     6.191    control_parametros_1/counter_decoy_aux_reg[1][0]
    SLICE_X82Y91         LUT5 (Prop_lut5_I4_O)        0.124     6.315 r  control_parametros_1/DAC4[15]_i_4/O
                         net (fo=1, routed)           0.534     6.849    control_parametros_1/DAC4[15]_i_4_n_0
    SLICE_X81Y89         LUT5 (Prop_lut5_I4_O)        0.124     6.973 r  control_parametros_1/DAC4[15]_i_1/O
                         net (fo=16, routed)          0.772     7.745    controlPhase_Trigger1/DAC4_reg[15]_1[0]
    SLICE_X86Y88         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.609     8.589    controlPhase_Trigger1/clk_out1
    SLICE_X86Y88         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[10]/C
                         clock pessimism              0.559     9.148    
                         clock uncertainty           -0.080     9.069    
    SLICE_X86Y88         FDRE (Setup_fdre_C_CE)      -0.205     8.864    controlPhase_Trigger1/DAC4_reg[10]
  -------------------------------------------------------------------
                         required time                          8.864    
                         arrival time                          -7.745    
  -------------------------------------------------------------------
                         slack                                  1.119    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 control_parametros_1/VRampa_0_2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/V2_rampa_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.599    -0.565    control_parametros_1/clk_out1
    SLICE_X81Y87         FDRE                                         r  control_parametros_1/VRampa_0_2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  control_parametros_1/VRampa_0_2_reg[13]/Q
                         net (fo=1, routed)           0.054    -0.370    control_parametros_1/VRampa_0_2[13]
    SLICE_X80Y87         LUT4 (Prop_lut4_I0_O)        0.045    -0.325 r  control_parametros_1/V2_rampa[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    controlPhase_Trigger1/V2_rampa_reg[15]_1[13]
    SLICE_X80Y87         FDRE                                         r  controlPhase_Trigger1/V2_rampa_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.870    -0.803    controlPhase_Trigger1/clk_out1
    SLICE_X80Y87         FDRE                                         r  controlPhase_Trigger1/V2_rampa_reg[13]/C
                         clock pessimism              0.251    -0.552    
    SLICE_X80Y87         FDRE (Hold_fdre_C_D)         0.121    -0.431    controlPhase_Trigger1/V2_rampa_reg[13]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 control_parametros_1/V4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/DAC4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.599    -0.565    control_parametros_1/clk_out1
    SLICE_X85Y81         FDRE                                         r  control_parametros_1/V4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  control_parametros_1/V4_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.370    control_parametros_1/V4[3]
    SLICE_X84Y81         LUT6 (Prop_lut6_I1_O)        0.045    -0.325 r  control_parametros_1/DAC4[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    controlPhase_Trigger1/DAC4_reg[15]_2[3]
    SLICE_X84Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.869    -0.804    controlPhase_Trigger1/clk_out1
    SLICE_X84Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[3]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X84Y81         FDRE (Hold_fdre_C_D)         0.121    -0.431    controlPhase_Trigger1/DAC4_reg[3]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Acc011/APD1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_control_1/data32bit_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.568    -0.596    Acc011/clk_out1
    SLICE_X63Y94         FDRE                                         r  Acc011/APD1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Acc011/APD1_reg[11]/Q
                         net (fo=1, routed)           0.056    -0.399    Acc011/APD1[11]
    SLICE_X62Y94         LUT6 (Prop_lut6_I3_O)        0.045    -0.354 r  Acc011/data32bit[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.354    UART_TX_control_1/D[11]
    SLICE_X62Y94         FDRE                                         r  UART_TX_control_1/data32bit_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.839    -0.834    UART_TX_control_1/clk_out1
    SLICE_X62Y94         FDRE                                         r  UART_TX_control_1/data32bit_reg[11]/C
                         clock pessimism              0.251    -0.583    
    SLICE_X62Y94         FDRE (Hold_fdre_C_D)         0.120    -0.463    UART_TX_control_1/data32bit_reg[11]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Acc011/APD1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_control_1/data32bit_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.568    -0.596    Acc011/clk_out1
    SLICE_X63Y96         FDRE                                         r  Acc011/APD1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Acc011/APD1_reg[12]/Q
                         net (fo=1, routed)           0.056    -0.399    Acc011/APD1[12]
    SLICE_X62Y96         LUT6 (Prop_lut6_I3_O)        0.045    -0.354 r  Acc011/data32bit[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.354    UART_TX_control_1/D[12]
    SLICE_X62Y96         FDRE                                         r  UART_TX_control_1/data32bit_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.839    -0.834    UART_TX_control_1/clk_out1
    SLICE_X62Y96         FDRE                                         r  UART_TX_control_1/data32bit_reg[12]/C
                         clock pessimism              0.251    -0.583    
    SLICE_X62Y96         FDRE (Hold_fdre_C_D)         0.120    -0.463    UART_TX_control_1/data32bit_reg[12]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 control_parametros_1/V0_3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/DAC3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.590    -0.574    control_parametros_1/clk_out1
    SLICE_X75Y81         FDRE                                         r  control_parametros_1/V0_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  control_parametros_1/V0_3_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.377    control_parametros_1/V0_3[2]
    SLICE_X74Y81         LUT6 (Prop_lut6_I1_O)        0.045    -0.332 r  control_parametros_1/DAC3[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.332    controlPhase_Trigger1/DAC3_reg[15]_2[2]
    SLICE_X74Y81         FDRE                                         r  controlPhase_Trigger1/DAC3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.861    -0.812    controlPhase_Trigger1/clk_out1
    SLICE_X74Y81         FDRE                                         r  controlPhase_Trigger1/DAC3_reg[2]/C
                         clock pessimism              0.251    -0.561    
    SLICE_X74Y81         FDRE (Hold_fdre_C_D)         0.120    -0.441    controlPhase_Trigger1/DAC3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 control_parametros_1/VRampa_0_1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/V1_rampa_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.602    -0.562    control_parametros_1/clk_out1
    SLICE_X85Y85         FDRE                                         r  control_parametros_1/VRampa_0_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  control_parametros_1/VRampa_0_1_reg[8]/Q
                         net (fo=1, routed)           0.080    -0.341    control_parametros_1/VRampa_0_1[8]
    SLICE_X84Y85         LUT4 (Prop_lut4_I0_O)        0.045    -0.296 r  control_parametros_1/V1_rampa[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    controlPhase_Trigger1/V1_rampa_reg[15]_1[8]
    SLICE_X84Y85         FDRE                                         r  controlPhase_Trigger1/V1_rampa_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.873    -0.800    controlPhase_Trigger1/clk_out1
    SLICE_X84Y85         FDRE                                         r  controlPhase_Trigger1/V1_rampa_reg[8]/C
                         clock pessimism              0.251    -0.549    
    SLICE_X84Y85         FDRE (Hold_fdre_C_D)         0.121    -0.428    controlPhase_Trigger1/V1_rampa_reg[8]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 UART_TX_control_1/dcode32to8_1/dataInterna_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_control_1/dcode32to8_1/dataout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.567    -0.597    UART_TX_control_1/dcode32to8_1/clk_out1
    SLICE_X64Y90         FDRE                                         r  UART_TX_control_1/dcode32to8_1/dataInterna_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  UART_TX_control_1/dcode32to8_1/dataInterna_reg[17]/Q
                         net (fo=1, routed)           0.054    -0.402    UART_TX_control_1/dcode32to8_1/dataInterna_reg_n_0_[17]
    SLICE_X65Y90         LUT6 (Prop_lut6_I4_O)        0.045    -0.357 r  UART_TX_control_1/dcode32to8_1/dataout[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    UART_TX_control_1/dcode32to8_1/dataout[1]_i_1_n_0
    SLICE_X65Y90         FDRE                                         r  UART_TX_control_1/dcode32to8_1/dataout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.839    -0.834    UART_TX_control_1/dcode32to8_1/clk_out1
    SLICE_X65Y90         FDRE                                         r  UART_TX_control_1/dcode32to8_1/dataout_reg[1]/C
                         clock pessimism              0.250    -0.584    
    SLICE_X65Y90         FDRE (Hold_fdre_C_D)         0.091    -0.493    UART_TX_control_1/dcode32to8_1/dataout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 control_parametros_1/VRampa_0_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/V1_rampa_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.600    -0.564    control_parametros_1/clk_out1
    SLICE_X83Y82         FDRE                                         r  control_parametros_1/VRampa_0_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  control_parametros_1/VRampa_0_1_reg[2]/Q
                         net (fo=1, routed)           0.057    -0.366    control_parametros_1/VRampa_0_1[2]
    SLICE_X82Y82         LUT4 (Prop_lut4_I0_O)        0.045    -0.321 r  control_parametros_1/V1_rampa[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    controlPhase_Trigger1/V1_rampa_reg[15]_1[2]
    SLICE_X82Y82         FDRE                                         r  controlPhase_Trigger1/V1_rampa_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.870    -0.803    controlPhase_Trigger1/clk_out1
    SLICE_X82Y82         FDRE                                         r  controlPhase_Trigger1/V1_rampa_reg[2]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X82Y82         FDRE (Hold_fdre_C_D)         0.092    -0.459    controlPhase_Trigger1/V1_rampa_reg[2]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Acc011/APD0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_control_1/data32bit_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.569    -0.595    Acc011/clk_out1
    SLICE_X63Y98         FDRE                                         r  Acc011/APD0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Acc011/APD0_reg[24]/Q
                         net (fo=1, routed)           0.087    -0.367    Acc011/APD0[24]
    SLICE_X62Y98         LUT6 (Prop_lut6_I5_O)        0.045    -0.322 r  Acc011/data32bit[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.322    UART_TX_control_1/D[24]
    SLICE_X62Y98         FDRE                                         r  UART_TX_control_1/data32bit_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.840    -0.833    UART_TX_control_1/clk_out1
    SLICE_X62Y98         FDRE                                         r  UART_TX_control_1/data32bit_reg[24]/C
                         clock pessimism              0.251    -0.582    
    SLICE_X62Y98         FDRE (Hold_fdre_C_D)         0.120    -0.462    UART_TX_control_1/data32bit_reg[24]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 control_parametros_1/VRampa_0_2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/V2_rampa_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.599    -0.565    control_parametros_1/clk_out1
    SLICE_X81Y87         FDRE                                         r  control_parametros_1/VRampa_0_2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  control_parametros_1/VRampa_0_2_reg[11]/Q
                         net (fo=1, routed)           0.087    -0.337    control_parametros_1/VRampa_0_2[11]
    SLICE_X80Y87         LUT4 (Prop_lut4_I0_O)        0.045    -0.292 r  control_parametros_1/V2_rampa[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    controlPhase_Trigger1/V2_rampa_reg[15]_1[11]
    SLICE_X80Y87         FDRE                                         r  controlPhase_Trigger1/V2_rampa_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.870    -0.803    controlPhase_Trigger1/clk_out1
    SLICE_X80Y87         FDRE                                         r  controlPhase_Trigger1/V2_rampa_reg[11]/C
                         clock pessimism              0.251    -0.552    
    SLICE_X80Y87         FDRE (Hold_fdre_C_D)         0.120    -0.432    controlPhase_Trigger1/V2_rampa_reg[11]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y34     UART_TX_control_1/modulo_Tx_1/MemTx_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y34     UART_TX_control_1/modulo_Tx_1/MemTx_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   CLOCK_MASTER/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X67Y92     Acc011/APD0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y92     Acc011/APD0_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y94     Acc011/APD0_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y96     Acc011/APD0_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y94     Acc011/APD0_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X67Y93     Acc011/APD0_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X67Y92     Acc011/APD0_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X67Y92     Acc011/APD0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y92     Acc011/APD0_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y92     Acc011/APD0_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y94     Acc011/APD0_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y94     Acc011/APD0_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y96     Acc011/APD0_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y96     Acc011/APD0_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y94     Acc011/APD0_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y94     Acc011/APD0_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X67Y92     Acc011/APD0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X67Y92     Acc011/APD0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y92     Acc011/APD0_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y92     Acc011/APD0_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y94     Acc011/APD0_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y94     Acc011/APD0_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y96     Acc011/APD0_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y96     Acc011/APD0_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y94     Acc011/APD0_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y94     Acc011/APD0_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :           65  Failing Endpoints,  Worst Slack       -1.507ns,  Total Violation      -52.097ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.507ns  (required time - arrival time)
  Source:                 Acc011/ID220_0/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/ID220_0/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 1.333ns (35.282%)  route 2.445ns (64.718%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 1.074 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    -0.840    Acc011/ID220_0/clk_out2
    SLICE_X72Y100        FDRE                                         r  Acc011/ID220_0/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.384 r  Acc011/ID220_0/count_reg[14]/Q
                         net (fo=5, routed)           1.050     0.666    Acc011/ID220_0/count_reg_n_0_[14]
    SLICE_X72Y95         LUT4 (Prop_lut4_I1_O)        0.124     0.790 r  Acc011/ID220_0/count1__15_carry__0_i_5/O
                         net (fo=1, routed)           0.000     0.790    Acc011/ID220_0/count1__15_carry__0_i_5_n_0
    SLICE_X72Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.191 r  Acc011/ID220_0/count1__15_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.191    Acc011/ID220_0/count1__15_carry__0_n_0
    SLICE_X72Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.305 r  Acc011/ID220_0/count1__15_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.305    Acc011/ID220_0/count1__15_carry__1_n_0
    SLICE_X72Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.419 r  Acc011/ID220_0/count1__15_carry__2/CO[3]
                         net (fo=36, routed)          1.055     2.473    Acc011/ID220_0/p_0_in__6
    SLICE_X75Y93         LUT5 (Prop_lut5_I0_O)        0.124     2.597 r  Acc011/ID220_0/count[1]_i_1/O
                         net (fo=1, routed)           0.341     2.938    Acc011/ID220_0/count[1]_i_1_n_0
    SLICE_X73Y92         FDRE                                         r  Acc011/ID220_0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.594     1.074    Acc011/ID220_0/clk_out2
    SLICE_X73Y92         FDRE                                         r  Acc011/ID220_0/count_reg[1]/C
                         clock pessimism              0.480     1.554    
                         clock uncertainty           -0.065     1.489    
    SLICE_X73Y92         FDRE (Setup_fdre_C_D)       -0.058     1.431    Acc011/ID220_0/count_reg[1]
  -------------------------------------------------------------------
                         required time                          1.431    
                         arrival time                          -2.938    
  -------------------------------------------------------------------
                         slack                                 -1.507    

Slack (VIOLATED) :        -1.356ns  (required time - arrival time)
  Source:                 Acc011/ID220_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/ID220_0/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 1.568ns (42.577%)  route 2.115ns (57.423%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 1.059 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.717    -0.823    Acc011/ID220_0/clk_out2
    SLICE_X75Y93         FDRE                                         r  Acc011/ID220_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  Acc011/ID220_0/count_reg[0]/Q
                         net (fo=6, routed)           0.870     0.503    Acc011/ID220_0/count_reg_n_0_[0]
    SLICE_X74Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.627 r  Acc011/ID220_0/count1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.627    Acc011/ID220_0/count1_carry_i_8_n_0
    SLICE_X74Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.140 r  Acc011/ID220_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.140    Acc011/ID220_0/count1_carry_n_0
    SLICE_X74Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.257 r  Acc011/ID220_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.257    Acc011/ID220_0/count1_carry__0_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.374 r  Acc011/ID220_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.374    Acc011/ID220_0/count1_carry__1_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.491 r  Acc011/ID220_0/count1_carry__2/CO[3]
                         net (fo=36, routed)          1.245     2.736    Acc011/ID220_0/count1_carry__2_n_0
    SLICE_X72Y100        LUT5 (Prop_lut5_I2_O)        0.124     2.860 r  Acc011/ID220_0/count[14]_i_1/O
                         net (fo=1, routed)           0.000     2.860    Acc011/ID220_0/count[14]_i_1_n_0
    SLICE_X72Y100        FDRE                                         r  Acc011/ID220_0/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.580     1.059    Acc011/ID220_0/clk_out2
    SLICE_X72Y100        FDRE                                         r  Acc011/ID220_0/count_reg[14]/C
                         clock pessimism              0.480     1.540    
                         clock uncertainty           -0.065     1.475    
    SLICE_X72Y100        FDRE (Setup_fdre_C_D)        0.029     1.504    Acc011/ID220_0/count_reg[14]
  -------------------------------------------------------------------
                         required time                          1.504    
                         arrival time                          -2.860    
  -------------------------------------------------------------------
                         slack                                 -1.356    

Slack (VIOLATED) :        -1.345ns  (required time - arrival time)
  Source:                 Acc011/ID220_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/ID220_0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 1.568ns (41.615%)  route 2.200ns (58.385%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 1.075 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.717    -0.823    Acc011/ID220_0/clk_out2
    SLICE_X75Y93         FDRE                                         r  Acc011/ID220_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  Acc011/ID220_0/count_reg[0]/Q
                         net (fo=6, routed)           0.870     0.503    Acc011/ID220_0/count_reg_n_0_[0]
    SLICE_X74Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.627 r  Acc011/ID220_0/count1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.627    Acc011/ID220_0/count1_carry_i_8_n_0
    SLICE_X74Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.140 r  Acc011/ID220_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.140    Acc011/ID220_0/count1_carry_n_0
    SLICE_X74Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.257 r  Acc011/ID220_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.257    Acc011/ID220_0/count1_carry__0_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.374 r  Acc011/ID220_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.374    Acc011/ID220_0/count1_carry__1_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.491 r  Acc011/ID220_0/count1_carry__2/CO[3]
                         net (fo=36, routed)          1.330     2.821    Acc011/ID220_0/count1_carry__2_n_0
    SLICE_X72Y93         LUT5 (Prop_lut5_I2_O)        0.124     2.945 r  Acc011/ID220_0/count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.945    Acc011/ID220_0/count[3]_i_1_n_0
    SLICE_X72Y93         FDRE                                         r  Acc011/ID220_0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.595     1.075    Acc011/ID220_0/clk_out2
    SLICE_X72Y93         FDRE                                         r  Acc011/ID220_0/count_reg[3]/C
                         clock pessimism              0.559     1.634    
                         clock uncertainty           -0.065     1.569    
    SLICE_X72Y93         FDRE (Setup_fdre_C_D)        0.031     1.600    Acc011/ID220_0/count_reg[3]
  -------------------------------------------------------------------
                         required time                          1.600    
                         arrival time                          -2.945    
  -------------------------------------------------------------------
                         slack                                 -1.345    

Slack (VIOLATED) :        -1.330ns  (required time - arrival time)
  Source:                 Acc011/ID220_0/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/ID220_0/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.693ns  (logic 1.333ns (36.096%)  route 2.360ns (63.904%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 1.076 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    -0.840    Acc011/ID220_0/clk_out2
    SLICE_X72Y100        FDRE                                         r  Acc011/ID220_0/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.384 r  Acc011/ID220_0/count_reg[14]/Q
                         net (fo=5, routed)           1.050     0.666    Acc011/ID220_0/count_reg_n_0_[14]
    SLICE_X72Y95         LUT4 (Prop_lut4_I1_O)        0.124     0.790 r  Acc011/ID220_0/count1__15_carry__0_i_5/O
                         net (fo=1, routed)           0.000     0.790    Acc011/ID220_0/count1__15_carry__0_i_5_n_0
    SLICE_X72Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.191 r  Acc011/ID220_0/count1__15_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.191    Acc011/ID220_0/count1__15_carry__0_n_0
    SLICE_X72Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.305 r  Acc011/ID220_0/count1__15_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.305    Acc011/ID220_0/count1__15_carry__1_n_0
    SLICE_X72Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.419 r  Acc011/ID220_0/count1__15_carry__2/CO[3]
                         net (fo=36, routed)          1.310     2.729    Acc011/ID220_0/p_0_in__6
    SLICE_X72Y99         LUT5 (Prop_lut5_I0_O)        0.124     2.853 r  Acc011/ID220_0/count[30]_i_1/O
                         net (fo=1, routed)           0.000     2.853    Acc011/ID220_0/count[30]_i_1_n_0
    SLICE_X72Y99         FDRE                                         r  Acc011/ID220_0/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.596     1.076    Acc011/ID220_0/clk_out2
    SLICE_X72Y99         FDRE                                         r  Acc011/ID220_0/count_reg[30]/C
                         clock pessimism              0.480     1.556    
                         clock uncertainty           -0.065     1.491    
    SLICE_X72Y99         FDRE (Setup_fdre_C_D)        0.032     1.523    Acc011/ID220_0/count_reg[30]
  -------------------------------------------------------------------
                         required time                          1.523    
                         arrival time                          -2.853    
  -------------------------------------------------------------------
                         slack                                 -1.330    

Slack (VIOLATED) :        -1.260ns  (required time - arrival time)
  Source:                 Acc011/ID220_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/ID220_0/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 1.568ns (42.392%)  route 2.131ns (57.608%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 1.077 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.717    -0.823    Acc011/ID220_0/clk_out2
    SLICE_X75Y93         FDRE                                         r  Acc011/ID220_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  Acc011/ID220_0/count_reg[0]/Q
                         net (fo=6, routed)           0.870     0.503    Acc011/ID220_0/count_reg_n_0_[0]
    SLICE_X74Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.627 r  Acc011/ID220_0/count1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.627    Acc011/ID220_0/count1_carry_i_8_n_0
    SLICE_X74Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.140 r  Acc011/ID220_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.140    Acc011/ID220_0/count1_carry_n_0
    SLICE_X74Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.257 r  Acc011/ID220_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.257    Acc011/ID220_0/count1_carry__0_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.374 r  Acc011/ID220_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.374    Acc011/ID220_0/count1_carry__1_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.491 r  Acc011/ID220_0/count1_carry__2/CO[3]
                         net (fo=36, routed)          1.261     2.752    Acc011/ID220_0/count1_carry__2_n_0
    SLICE_X75Y95         LUT5 (Prop_lut5_I2_O)        0.124     2.876 r  Acc011/ID220_0/count[9]_i_1/O
                         net (fo=1, routed)           0.000     2.876    Acc011/ID220_0/count[9]_i_1_n_0
    SLICE_X75Y95         FDRE                                         r  Acc011/ID220_0/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.597     1.077    Acc011/ID220_0/clk_out2
    SLICE_X75Y95         FDRE                                         r  Acc011/ID220_0/count_reg[9]/C
                         clock pessimism              0.575     1.652    
                         clock uncertainty           -0.065     1.587    
    SLICE_X75Y95         FDRE (Setup_fdre_C_D)        0.029     1.616    Acc011/ID220_0/count_reg[9]
  -------------------------------------------------------------------
                         required time                          1.616    
                         arrival time                          -2.876    
  -------------------------------------------------------------------
                         slack                                 -1.260    

Slack (VIOLATED) :        -1.258ns  (required time - arrival time)
  Source:                 Acc011/ID220_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/ID220_0/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 1.568ns (42.392%)  route 2.131ns (57.608%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 1.077 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.717    -0.823    Acc011/ID220_0/clk_out2
    SLICE_X75Y93         FDRE                                         r  Acc011/ID220_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  Acc011/ID220_0/count_reg[0]/Q
                         net (fo=6, routed)           0.870     0.503    Acc011/ID220_0/count_reg_n_0_[0]
    SLICE_X74Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.627 r  Acc011/ID220_0/count1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.627    Acc011/ID220_0/count1_carry_i_8_n_0
    SLICE_X74Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.140 r  Acc011/ID220_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.140    Acc011/ID220_0/count1_carry_n_0
    SLICE_X74Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.257 r  Acc011/ID220_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.257    Acc011/ID220_0/count1_carry__0_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.374 r  Acc011/ID220_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.374    Acc011/ID220_0/count1_carry__1_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.491 r  Acc011/ID220_0/count1_carry__2/CO[3]
                         net (fo=36, routed)          1.261     2.752    Acc011/ID220_0/count1_carry__2_n_0
    SLICE_X75Y95         LUT5 (Prop_lut5_I2_O)        0.124     2.876 r  Acc011/ID220_0/count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.876    Acc011/ID220_0/count[5]_i_1_n_0
    SLICE_X75Y95         FDRE                                         r  Acc011/ID220_0/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.597     1.077    Acc011/ID220_0/clk_out2
    SLICE_X75Y95         FDRE                                         r  Acc011/ID220_0/count_reg[5]/C
                         clock pessimism              0.575     1.652    
                         clock uncertainty           -0.065     1.587    
    SLICE_X75Y95         FDRE (Setup_fdre_C_D)        0.031     1.618    Acc011/ID220_0/count_reg[5]
  -------------------------------------------------------------------
                         required time                          1.618    
                         arrival time                          -2.876    
  -------------------------------------------------------------------
                         slack                                 -1.258    

Slack (VIOLATED) :        -1.246ns  (required time - arrival time)
  Source:                 Acc011/ID220_0/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/ID220_0/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.659ns  (logic 1.333ns (36.435%)  route 2.326ns (63.565%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 1.078 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    -0.840    Acc011/ID220_0/clk_out2
    SLICE_X72Y100        FDRE                                         r  Acc011/ID220_0/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.384 r  Acc011/ID220_0/count_reg[14]/Q
                         net (fo=5, routed)           1.050     0.666    Acc011/ID220_0/count_reg_n_0_[14]
    SLICE_X72Y95         LUT4 (Prop_lut4_I1_O)        0.124     0.790 r  Acc011/ID220_0/count1__15_carry__0_i_5/O
                         net (fo=1, routed)           0.000     0.790    Acc011/ID220_0/count1__15_carry__0_i_5_n_0
    SLICE_X72Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.191 r  Acc011/ID220_0/count1__15_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.191    Acc011/ID220_0/count1__15_carry__0_n_0
    SLICE_X72Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.305 r  Acc011/ID220_0/count1__15_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.305    Acc011/ID220_0/count1__15_carry__1_n_0
    SLICE_X72Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.419 r  Acc011/ID220_0/count1__15_carry__2/CO[3]
                         net (fo=36, routed)          1.276     2.695    Acc011/ID220_0/p_0_in__6
    SLICE_X74Y98         LUT5 (Prop_lut5_I0_O)        0.124     2.819 r  Acc011/ID220_0/count[28]_i_1/O
                         net (fo=1, routed)           0.000     2.819    Acc011/ID220_0/count[28]_i_1_n_0
    SLICE_X74Y98         FDRE                                         r  Acc011/ID220_0/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.598     1.078    Acc011/ID220_0/clk_out2
    SLICE_X74Y98         FDRE                                         r  Acc011/ID220_0/count_reg[28]/C
                         clock pessimism              0.480     1.558    
                         clock uncertainty           -0.065     1.493    
    SLICE_X74Y98         FDRE (Setup_fdre_C_D)        0.079     1.572    Acc011/ID220_0/count_reg[28]
  -------------------------------------------------------------------
                         required time                          1.572    
                         arrival time                          -2.819    
  -------------------------------------------------------------------
                         slack                                 -1.246    

Slack (VIOLATED) :        -1.229ns  (required time - arrival time)
  Source:                 Acc011/ID220_0/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/ID220_0/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 1.333ns (36.605%)  route 2.309ns (63.395%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 1.078 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    -0.840    Acc011/ID220_0/clk_out2
    SLICE_X72Y100        FDRE                                         r  Acc011/ID220_0/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.384 r  Acc011/ID220_0/count_reg[14]/Q
                         net (fo=5, routed)           1.050     0.666    Acc011/ID220_0/count_reg_n_0_[14]
    SLICE_X72Y95         LUT4 (Prop_lut4_I1_O)        0.124     0.790 r  Acc011/ID220_0/count1__15_carry__0_i_5/O
                         net (fo=1, routed)           0.000     0.790    Acc011/ID220_0/count1__15_carry__0_i_5_n_0
    SLICE_X72Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.191 r  Acc011/ID220_0/count1__15_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.191    Acc011/ID220_0/count1__15_carry__0_n_0
    SLICE_X72Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.305 r  Acc011/ID220_0/count1__15_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.305    Acc011/ID220_0/count1__15_carry__1_n_0
    SLICE_X72Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.419 r  Acc011/ID220_0/count1__15_carry__2/CO[3]
                         net (fo=36, routed)          1.259     2.678    Acc011/ID220_0/p_0_in__6
    SLICE_X74Y98         LUT5 (Prop_lut5_I0_O)        0.124     2.802 r  Acc011/ID220_0/count[23]_i_1/O
                         net (fo=1, routed)           0.000     2.802    Acc011/ID220_0/count[23]_i_1_n_0
    SLICE_X74Y98         FDRE                                         r  Acc011/ID220_0/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.598     1.078    Acc011/ID220_0/clk_out2
    SLICE_X74Y98         FDRE                                         r  Acc011/ID220_0/count_reg[23]/C
                         clock pessimism              0.480     1.558    
                         clock uncertainty           -0.065     1.493    
    SLICE_X74Y98         FDRE (Setup_fdre_C_D)        0.079     1.572    Acc011/ID220_0/count_reg[23]
  -------------------------------------------------------------------
                         required time                          1.572    
                         arrival time                          -2.802    
  -------------------------------------------------------------------
                         slack                                 -1.229    

Slack (VIOLATED) :        -1.229ns  (required time - arrival time)
  Source:                 Acc011/ID220_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/ID220_0/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 2.337ns (64.771%)  route 1.271ns (35.229%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 1.061 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.714    -0.826    Acc011/ID220_0/clk_out2
    SLICE_X73Y92         FDRE                                         r  Acc011/ID220_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  Acc011/ID220_0/count_reg[1]/Q
                         net (fo=5, routed)           0.664     0.294    Acc011/ID220_0/count_reg_n_0_[1]
    SLICE_X73Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.950 r  Acc011/ID220_0/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.950    Acc011/ID220_0/count_reg[4]_i_2_n_0
    SLICE_X73Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.064 r  Acc011/ID220_0/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.064    Acc011/ID220_0/count_reg[8]_i_2_n_0
    SLICE_X73Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.178 r  Acc011/ID220_0/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.178    Acc011/ID220_0/count_reg[12]_i_2_n_0
    SLICE_X73Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.292 r  Acc011/ID220_0/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.292    Acc011/ID220_0/count_reg[16]_i_2_n_0
    SLICE_X73Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  Acc011/ID220_0/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.406    Acc011/ID220_0/count_reg[20]_i_2_n_0
    SLICE_X73Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  Acc011/ID220_0/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.520    Acc011/ID220_0/count_reg[24]_i_2_n_0
    SLICE_X73Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  Acc011/ID220_0/count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.635    Acc011/ID220_0/count_reg[28]_i_2_n_0
    SLICE_X73Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.874 r  Acc011/ID220_0/count_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.606     2.480    Acc011/ID220_0/count_reg[31]_i_2_n_5
    SLICE_X74Y100        LUT5 (Prop_lut5_I3_O)        0.302     2.782 r  Acc011/ID220_0/count[31]_i_1/O
                         net (fo=1, routed)           0.000     2.782    Acc011/ID220_0/count[31]_i_1_n_0
    SLICE_X74Y100        FDRE                                         r  Acc011/ID220_0/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.582     1.061    Acc011/ID220_0/clk_out2
    SLICE_X74Y100        FDRE                                         r  Acc011/ID220_0/count_reg[31]/C
                         clock pessimism              0.480     1.542    
                         clock uncertainty           -0.065     1.477    
    SLICE_X74Y100        FDRE (Setup_fdre_C_D)        0.077     1.554    Acc011/ID220_0/count_reg[31]
  -------------------------------------------------------------------
                         required time                          1.554    
                         arrival time                          -2.782    
  -------------------------------------------------------------------
                         slack                                 -1.229    

Slack (VIOLATED) :        -1.227ns  (required time - arrival time)
  Source:                 Acc011/ID220_0/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/ID220_0/gate_ID220_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 1.333ns (38.020%)  route 2.173ns (61.980%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 0.993 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    -0.840    Acc011/ID220_0/clk_out2
    SLICE_X72Y100        FDRE                                         r  Acc011/ID220_0/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.384 r  Acc011/ID220_0/count_reg[14]/Q
                         net (fo=5, routed)           1.050     0.666    Acc011/ID220_0/count_reg_n_0_[14]
    SLICE_X72Y95         LUT4 (Prop_lut4_I1_O)        0.124     0.790 r  Acc011/ID220_0/count1__15_carry__0_i_5/O
                         net (fo=1, routed)           0.000     0.790    Acc011/ID220_0/count1__15_carry__0_i_5_n_0
    SLICE_X72Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.191 r  Acc011/ID220_0/count1__15_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.191    Acc011/ID220_0/count1__15_carry__0_n_0
    SLICE_X72Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.305 r  Acc011/ID220_0/count1__15_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.305    Acc011/ID220_0/count1__15_carry__1_n_0
    SLICE_X72Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.419 f  Acc011/ID220_0/count1__15_carry__2/CO[3]
                         net (fo=36, routed)          1.123     2.542    Acc011/ID220_0/p_0_in__6
    SLICE_X71Y97         LUT5 (Prop_lut5_I0_O)        0.124     2.666 r  Acc011/ID220_0/gate_ID220_i_1/O
                         net (fo=1, routed)           0.000     2.666    Acc011/ID220_0/gate_ID220_i_1_n_0
    SLICE_X71Y97         FDRE                                         r  Acc011/ID220_0/gate_ID220_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.513     0.993    Acc011/ID220_0/clk_out2
    SLICE_X71Y97         FDRE                                         r  Acc011/ID220_0/gate_ID220_reg/C
                         clock pessimism              0.480     1.473    
                         clock uncertainty           -0.065     1.408    
    SLICE_X71Y97         FDRE (Setup_fdre_C_D)        0.031     1.439    Acc011/ID220_0/gate_ID220_reg
  -------------------------------------------------------------------
                         required time                          1.439    
                         arrival time                          -2.666    
  -------------------------------------------------------------------
                         slack                                 -1.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Acc011/ID220_0/o1/monitor_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/ID220_0/o1/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.598    -0.566    Acc011/ID220_0/o1/clk_out2
    SLICE_X75Y99         FDRE                                         r  Acc011/ID220_0/o1/monitor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  Acc011/ID220_0/o1/monitor_reg[0]/Q
                         net (fo=2, routed)           0.069    -0.370    Acc011/ID220_0/o1/monitor[0]
    SLICE_X75Y99         LUT2 (Prop_lut2_I0_O)        0.099    -0.271 r  Acc011/ID220_0/o1/trigger_i_1/O
                         net (fo=1, routed)           0.000    -0.271    Acc011/ID220_0/o1/trigger_i_1_n_0
    SLICE_X75Y99         FDRE                                         r  Acc011/ID220_0/o1/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.871    -0.802    Acc011/ID220_0/o1/clk_out2
    SLICE_X75Y99         FDRE                                         r  Acc011/ID220_0/o1/trigger_reg/C
                         clock pessimism              0.236    -0.566    
    SLICE_X75Y99         FDRE (Hold_fdre_C_D)         0.091    -0.475    Acc011/ID220_0/o1/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Acc011/Pre002/o1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/Pre002/o1/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.950%)  route 0.152ns (45.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.568    -0.596    Acc011/Pre002/o1/clk_out2
    SLICE_X67Y94         FDRE                                         r  Acc011/Pre002/o1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Acc011/Pre002/o1/counter_reg[0]/Q
                         net (fo=7, routed)           0.152    -0.303    Acc011/Pre002/o1/counter_reg[7]_0[0]
    SLICE_X68Y94         LUT6 (Prop_lut6_I2_O)        0.045    -0.258 r  Acc011/Pre002/o1/counter[5]_i_2__5/O
                         net (fo=1, routed)           0.000    -0.258    Acc011/Pre002/o1/p_0_in__5[5]
    SLICE_X68Y94         FDRE                                         r  Acc011/Pre002/o1/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.840    -0.833    Acc011/Pre002/o1/clk_out2
    SLICE_X68Y94         FDRE                                         r  Acc011/Pre002/o1/counter_reg[5]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X68Y94         FDRE (Hold_fdre_C_D)         0.091    -0.467    Acc011/Pre002/o1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Acc011/Pre002/o1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/Pre002/o1/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.737%)  route 0.147ns (41.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.568    -0.596    Acc011/Pre002/o1/clk_out2
    SLICE_X70Y93         FDRE                                         r  Acc011/Pre002/o1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.432 f  Acc011/Pre002/o1/count_reg[1]/Q
                         net (fo=4, routed)           0.147    -0.285    Acc011/Pre002/o1/count[1]
    SLICE_X70Y93         LUT3 (Prop_lut3_I0_O)        0.045    -0.240 r  Acc011/Pre002/o1/out_i_1__5/O
                         net (fo=1, routed)           0.000    -0.240    Acc011/Pre002/o1/out_i_1__5_n_0
    SLICE_X70Y93         FDRE                                         r  Acc011/Pre002/o1/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.840    -0.833    Acc011/Pre002/o1/clk_out2
    SLICE_X70Y93         FDRE                                         r  Acc011/Pre002/o1/out_reg/C
                         clock pessimism              0.237    -0.596    
    SLICE_X70Y93         FDRE (Hold_fdre_C_D)         0.121    -0.475    Acc011/Pre002/o1/out_reg
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Acc011/Pre002/o1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/Pre002/o1/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.409%)  route 0.149ns (41.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.568    -0.596    Acc011/Pre002/o1/clk_out2
    SLICE_X70Y93         FDRE                                         r  Acc011/Pre002/o1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  Acc011/Pre002/o1/count_reg[1]/Q
                         net (fo=4, routed)           0.149    -0.283    Acc011/Pre002/o1/count[1]
    SLICE_X70Y93         LUT3 (Prop_lut3_I2_O)        0.045    -0.238 r  Acc011/Pre002/o1/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    Acc011/Pre002/o1/count[1]_i_1_n_0
    SLICE_X70Y93         FDRE                                         r  Acc011/Pre002/o1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.840    -0.833    Acc011/Pre002/o1/clk_out2
    SLICE_X70Y93         FDRE                                         r  Acc011/Pre002/o1/count_reg[1]/C
                         clock pessimism              0.237    -0.596    
    SLICE_X70Y93         FDRE (Hold_fdre_C_D)         0.121    -0.475    Acc011/Pre002/o1/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Acc011/Pre002/o1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/Pre002/o1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.534%)  route 0.168ns (47.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.568    -0.596    Acc011/Pre002/o1/clk_out2
    SLICE_X69Y93         FDRE                                         r  Acc011/Pre002/o1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Acc011/Pre002/o1/counter_reg[1]/Q
                         net (fo=6, routed)           0.168    -0.287    Acc011/Pre002/o1/counter_reg_n_0_[1]
    SLICE_X69Y93         LUT5 (Prop_lut5_I1_O)        0.045    -0.242 r  Acc011/Pre002/o1/counter[3]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.242    Acc011/Pre002/o1/counter[3]_i_1__5_n_0
    SLICE_X69Y93         FDRE                                         r  Acc011/Pre002/o1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.840    -0.833    Acc011/Pre002/o1/clk_out2
    SLICE_X69Y93         FDRE                                         r  Acc011/Pre002/o1/counter_reg[3]/C
                         clock pessimism              0.237    -0.596    
    SLICE_X69Y93         FDRE (Hold_fdre_C_D)         0.092    -0.504    Acc011/Pre002/o1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.569    -0.595    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  Acc011/counter_ADP_6/counter_reg[22]/Q
                         net (fo=2, routed)           0.127    -0.305    Acc011/counter_ADP_6/D[22]
    SLICE_X66Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.195 r  Acc011/counter_ADP_6/counter_reg[20]_i_1__6/O[2]
                         net (fo=1, routed)           0.000    -0.195    Acc011/counter_ADP_6/counter_reg[20]_i_1__6_n_5
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.841    -0.832    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[22]/C
                         clock pessimism              0.237    -0.595    
    SLICE_X66Y97         FDRE (Hold_fdre_C_D)         0.134    -0.461    Acc011/counter_ADP_6/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.274ns (68.173%)  route 0.128ns (31.827%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.569    -0.595    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y98         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  Acc011/counter_ADP_6/counter_reg[26]/Q
                         net (fo=2, routed)           0.128    -0.303    Acc011/counter_ADP_6/D[26]
    SLICE_X66Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.193 r  Acc011/counter_ADP_6/counter_reg[24]_i_1__6/O[2]
                         net (fo=1, routed)           0.000    -0.193    Acc011/counter_ADP_6/counter_reg[24]_i_1__6_n_5
    SLICE_X66Y98         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.841    -0.832    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y98         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[26]/C
                         clock pessimism              0.237    -0.595    
    SLICE_X66Y98         FDRE (Hold_fdre_C_D)         0.134    -0.461    Acc011/counter_ADP_6/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.033%)  route 0.129ns (31.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.568    -0.596    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  Acc011/counter_ADP_6/counter_reg[18]/Q
                         net (fo=2, routed)           0.129    -0.304    Acc011/counter_ADP_6/D[18]
    SLICE_X66Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.194 r  Acc011/counter_ADP_6/counter_reg[16]_i_1__6/O[2]
                         net (fo=1, routed)           0.000    -0.194    Acc011/counter_ADP_6/counter_reg[16]_i_1__6_n_5
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.840    -0.833    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[18]/C
                         clock pessimism              0.237    -0.596    
    SLICE_X66Y96         FDRE (Hold_fdre_C_D)         0.134    -0.462    Acc011/counter_ADP_6/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.033%)  route 0.129ns (31.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.569    -0.595    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y99         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  Acc011/counter_ADP_6/counter_reg[30]/Q
                         net (fo=2, routed)           0.129    -0.303    Acc011/counter_ADP_6/D[30]
    SLICE_X66Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.193 r  Acc011/counter_ADP_6/counter_reg[28]_i_1__6/O[2]
                         net (fo=1, routed)           0.000    -0.193    Acc011/counter_ADP_6/counter_reg[28]_i_1__6_n_5
    SLICE_X66Y99         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.841    -0.832    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y99         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[30]/C
                         clock pessimism              0.237    -0.595    
    SLICE_X66Y99         FDRE (Hold_fdre_C_D)         0.134    -0.461    Acc011/counter_ADP_6/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Acc011/Pre002/o1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/Pre002/o1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.568    -0.596    Acc011/Pre002/o1/clk_out2
    SLICE_X67Y94         FDRE                                         r  Acc011/Pre002/o1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 f  Acc011/Pre002/o1/counter_reg[0]/Q
                         net (fo=7, routed)           0.180    -0.275    control_parametros_1/control1_carry_4[0]
    SLICE_X67Y94         LUT2 (Prop_lut2_I1_O)        0.045    -0.230 r  control_parametros_1/counter[0]_i_1__13/O
                         net (fo=1, routed)           0.000    -0.230    Acc011/Pre002/o1/counter_reg[0]_0[0]
    SLICE_X67Y94         FDRE                                         r  Acc011/Pre002/o1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.840    -0.833    Acc011/Pre002/o1/clk_out2
    SLICE_X67Y94         FDRE                                         r  Acc011/Pre002/o1/counter_reg[0]/C
                         clock pessimism              0.237    -0.596    
    SLICE_X67Y94         FDRE (Hold_fdre_C_D)         0.091    -0.505    Acc011/Pre002/o1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.500       0.345      BUFGCTRL_X0Y18   CLOCK_MASTER/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.500       1.251      MMCME2_ADV_X1Y2  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X75Y98     Acc011/ID220_0/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X71Y97     Acc011/ID220_0/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X75Y98     Acc011/ID220_0/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X75Y93     Acc011/ID220_0/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X75Y96     Acc011/ID220_0/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X75Y93     Acc011/ID220_0/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X75Y96     Acc011/ID220_0/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X72Y98     Acc011/ID220_0/count_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.500       210.860    MMCME2_ADV_X1Y2  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X75Y98     Acc011/ID220_0/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X75Y98     Acc011/ID220_0/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X71Y97     Acc011/ID220_0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X71Y97     Acc011/ID220_0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X75Y98     Acc011/ID220_0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X75Y98     Acc011/ID220_0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X75Y93     Acc011/ID220_0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X75Y93     Acc011/ID220_0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X75Y96     Acc011/ID220_0/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X75Y96     Acc011/ID220_0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X75Y98     Acc011/ID220_0/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X75Y98     Acc011/ID220_0/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X71Y97     Acc011/ID220_0/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X71Y97     Acc011/ID220_0/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X75Y98     Acc011/ID220_0/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X75Y98     Acc011/ID220_0/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X75Y93     Acc011/ID220_0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X75Y93     Acc011/ID220_0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X75Y96     Acc011/ID220_0/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X75Y96     Acc011/ID220_0/count_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.520ns  (required time - arrival time)
  Source:                 DAC_control_1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0_1 rise@40.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.964ns (24.393%)  route 2.988ns (75.607%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 38.570 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.710    -0.830    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  DAC_control_1/count_reg[3]/Q
                         net (fo=8, routed)           1.072     0.661    DAC_control_1/count_reg_n_0_[3]
    SLICE_X71Y85         LUT6 (Prop_lut6_I5_O)        0.297     0.958 f  DAC_control_1/FSM_sequential_control[3]_i_5__0/O
                         net (fo=2, routed)           1.042     2.000    DAC_control_1/FSM_sequential_control[3]_i_5__0_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.124     2.124 f  DAC_control_1/count[5]_i_4/O
                         net (fo=1, routed)           0.162     2.286    DAC_control_1/count[5]_i_4_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I5_O)        0.124     2.410 r  DAC_control_1/count[5]_i_1/O
                         net (fo=6, routed)           0.712     3.122    DAC_control_1/count[5]_i_1_n_0
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.590    38.570    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[0]/C
                         clock pessimism              0.600    39.170    
                         clock uncertainty           -0.099    39.071    
    SLICE_X72Y85         FDRE (Setup_fdre_C_R)       -0.429    38.642    DAC_control_1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.642    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                 35.520    

Slack (MET) :             35.520ns  (required time - arrival time)
  Source:                 DAC_control_1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0_1 rise@40.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.964ns (24.393%)  route 2.988ns (75.607%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 38.570 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.710    -0.830    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  DAC_control_1/count_reg[3]/Q
                         net (fo=8, routed)           1.072     0.661    DAC_control_1/count_reg_n_0_[3]
    SLICE_X71Y85         LUT6 (Prop_lut6_I5_O)        0.297     0.958 f  DAC_control_1/FSM_sequential_control[3]_i_5__0/O
                         net (fo=2, routed)           1.042     2.000    DAC_control_1/FSM_sequential_control[3]_i_5__0_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.124     2.124 f  DAC_control_1/count[5]_i_4/O
                         net (fo=1, routed)           0.162     2.286    DAC_control_1/count[5]_i_4_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I5_O)        0.124     2.410 r  DAC_control_1/count[5]_i_1/O
                         net (fo=6, routed)           0.712     3.122    DAC_control_1/count[5]_i_1_n_0
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.590    38.570    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[1]/C
                         clock pessimism              0.600    39.170    
                         clock uncertainty           -0.099    39.071    
    SLICE_X72Y85         FDRE (Setup_fdre_C_R)       -0.429    38.642    DAC_control_1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.642    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                 35.520    

Slack (MET) :             35.520ns  (required time - arrival time)
  Source:                 DAC_control_1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0_1 rise@40.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.964ns (24.393%)  route 2.988ns (75.607%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 38.570 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.710    -0.830    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  DAC_control_1/count_reg[3]/Q
                         net (fo=8, routed)           1.072     0.661    DAC_control_1/count_reg_n_0_[3]
    SLICE_X71Y85         LUT6 (Prop_lut6_I5_O)        0.297     0.958 f  DAC_control_1/FSM_sequential_control[3]_i_5__0/O
                         net (fo=2, routed)           1.042     2.000    DAC_control_1/FSM_sequential_control[3]_i_5__0_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.124     2.124 f  DAC_control_1/count[5]_i_4/O
                         net (fo=1, routed)           0.162     2.286    DAC_control_1/count[5]_i_4_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I5_O)        0.124     2.410 r  DAC_control_1/count[5]_i_1/O
                         net (fo=6, routed)           0.712     3.122    DAC_control_1/count[5]_i_1_n_0
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.590    38.570    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[2]/C
                         clock pessimism              0.600    39.170    
                         clock uncertainty           -0.099    39.071    
    SLICE_X72Y85         FDRE (Setup_fdre_C_R)       -0.429    38.642    DAC_control_1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.642    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                 35.520    

Slack (MET) :             35.520ns  (required time - arrival time)
  Source:                 DAC_control_1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0_1 rise@40.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.964ns (24.393%)  route 2.988ns (75.607%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 38.570 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.710    -0.830    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  DAC_control_1/count_reg[3]/Q
                         net (fo=8, routed)           1.072     0.661    DAC_control_1/count_reg_n_0_[3]
    SLICE_X71Y85         LUT6 (Prop_lut6_I5_O)        0.297     0.958 f  DAC_control_1/FSM_sequential_control[3]_i_5__0/O
                         net (fo=2, routed)           1.042     2.000    DAC_control_1/FSM_sequential_control[3]_i_5__0_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.124     2.124 f  DAC_control_1/count[5]_i_4/O
                         net (fo=1, routed)           0.162     2.286    DAC_control_1/count[5]_i_4_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I5_O)        0.124     2.410 r  DAC_control_1/count[5]_i_1/O
                         net (fo=6, routed)           0.712     3.122    DAC_control_1/count[5]_i_1_n_0
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.590    38.570    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[3]/C
                         clock pessimism              0.600    39.170    
                         clock uncertainty           -0.099    39.071    
    SLICE_X72Y85         FDRE (Setup_fdre_C_R)       -0.429    38.642    DAC_control_1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.642    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                 35.520    

Slack (MET) :             35.520ns  (required time - arrival time)
  Source:                 DAC_control_1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0_1 rise@40.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.964ns (24.393%)  route 2.988ns (75.607%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 38.570 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.710    -0.830    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  DAC_control_1/count_reg[3]/Q
                         net (fo=8, routed)           1.072     0.661    DAC_control_1/count_reg_n_0_[3]
    SLICE_X71Y85         LUT6 (Prop_lut6_I5_O)        0.297     0.958 f  DAC_control_1/FSM_sequential_control[3]_i_5__0/O
                         net (fo=2, routed)           1.042     2.000    DAC_control_1/FSM_sequential_control[3]_i_5__0_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.124     2.124 f  DAC_control_1/count[5]_i_4/O
                         net (fo=1, routed)           0.162     2.286    DAC_control_1/count[5]_i_4_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I5_O)        0.124     2.410 r  DAC_control_1/count[5]_i_1/O
                         net (fo=6, routed)           0.712     3.122    DAC_control_1/count[5]_i_1_n_0
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.590    38.570    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[4]/C
                         clock pessimism              0.600    39.170    
                         clock uncertainty           -0.099    39.071    
    SLICE_X72Y85         FDRE (Setup_fdre_C_R)       -0.429    38.642    DAC_control_1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.642    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                 35.520    

Slack (MET) :             35.520ns  (required time - arrival time)
  Source:                 DAC_control_1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0_1 rise@40.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.964ns (24.393%)  route 2.988ns (75.607%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 38.570 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.710    -0.830    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  DAC_control_1/count_reg[3]/Q
                         net (fo=8, routed)           1.072     0.661    DAC_control_1/count_reg_n_0_[3]
    SLICE_X71Y85         LUT6 (Prop_lut6_I5_O)        0.297     0.958 f  DAC_control_1/FSM_sequential_control[3]_i_5__0/O
                         net (fo=2, routed)           1.042     2.000    DAC_control_1/FSM_sequential_control[3]_i_5__0_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.124     2.124 f  DAC_control_1/count[5]_i_4/O
                         net (fo=1, routed)           0.162     2.286    DAC_control_1/count[5]_i_4_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I5_O)        0.124     2.410 r  DAC_control_1/count[5]_i_1/O
                         net (fo=6, routed)           0.712     3.122    DAC_control_1/count[5]_i_1_n_0
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.590    38.570    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[5]/C
                         clock pessimism              0.600    39.170    
                         clock uncertainty           -0.099    39.071    
    SLICE_X72Y85         FDRE (Setup_fdre_C_R)       -0.429    38.642    DAC_control_1/count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.642    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                 35.520    

Slack (MET) :             35.708ns  (required time - arrival time)
  Source:                 DAC_control_1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/FSM_sequential_control_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0_1 rise@40.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 1.090ns (27.963%)  route 2.808ns (72.037%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.710    -0.830    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  DAC_control_1/count_reg[1]/Q
                         net (fo=16, routed)          1.037     0.627    DAC_control_1/count_reg_n_0_[1]
    SLICE_X71Y84         LUT6 (Prop_lut6_I0_O)        0.299     0.926 f  DAC_control_1/FSM_sequential_control[3]_i_3__0/O
                         net (fo=6, routed)           0.824     1.750    DAC_control_1/count1
    SLICE_X70Y84         LUT6 (Prop_lut6_I4_O)        0.124     1.874 r  DAC_control_1/FSM_sequential_control[3]_i_6/O
                         net (fo=1, routed)           0.162     2.036    DAC_control_1/FSM_sequential_control[3]_i_6_n_0
    SLICE_X70Y84         LUT6 (Prop_lut6_I4_O)        0.124     2.160 r  DAC_control_1/FSM_sequential_control[3]_i_4__0/O
                         net (fo=1, routed)           0.452     2.612    DAC_control_1/FSM_sequential_control[3]_i_4__0_n_0
    SLICE_X70Y84         LUT6 (Prop_lut6_I5_O)        0.124     2.736 r  DAC_control_1/FSM_sequential_control[3]_i_1__0/O
                         net (fo=4, routed)           0.332     3.068    DAC_control_1/FSM_sequential_control[3]_i_1__0_n_0
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.505    38.485    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[0]/C
                         clock pessimism              0.559    39.044    
                         clock uncertainty           -0.099    38.945    
    SLICE_X70Y83         FDRE (Setup_fdre_C_CE)      -0.169    38.776    DAC_control_1/FSM_sequential_control_reg[0]
  -------------------------------------------------------------------
                         required time                         38.776    
                         arrival time                          -3.068    
  -------------------------------------------------------------------
                         slack                                 35.708    

Slack (MET) :             35.708ns  (required time - arrival time)
  Source:                 DAC_control_1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/FSM_sequential_control_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0_1 rise@40.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 1.090ns (27.963%)  route 2.808ns (72.037%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.710    -0.830    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  DAC_control_1/count_reg[1]/Q
                         net (fo=16, routed)          1.037     0.627    DAC_control_1/count_reg_n_0_[1]
    SLICE_X71Y84         LUT6 (Prop_lut6_I0_O)        0.299     0.926 f  DAC_control_1/FSM_sequential_control[3]_i_3__0/O
                         net (fo=6, routed)           0.824     1.750    DAC_control_1/count1
    SLICE_X70Y84         LUT6 (Prop_lut6_I4_O)        0.124     1.874 r  DAC_control_1/FSM_sequential_control[3]_i_6/O
                         net (fo=1, routed)           0.162     2.036    DAC_control_1/FSM_sequential_control[3]_i_6_n_0
    SLICE_X70Y84         LUT6 (Prop_lut6_I4_O)        0.124     2.160 r  DAC_control_1/FSM_sequential_control[3]_i_4__0/O
                         net (fo=1, routed)           0.452     2.612    DAC_control_1/FSM_sequential_control[3]_i_4__0_n_0
    SLICE_X70Y84         LUT6 (Prop_lut6_I5_O)        0.124     2.736 r  DAC_control_1/FSM_sequential_control[3]_i_1__0/O
                         net (fo=4, routed)           0.332     3.068    DAC_control_1/FSM_sequential_control[3]_i_1__0_n_0
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.505    38.485    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[1]/C
                         clock pessimism              0.559    39.044    
                         clock uncertainty           -0.099    38.945    
    SLICE_X70Y83         FDRE (Setup_fdre_C_CE)      -0.169    38.776    DAC_control_1/FSM_sequential_control_reg[1]
  -------------------------------------------------------------------
                         required time                         38.776    
                         arrival time                          -3.068    
  -------------------------------------------------------------------
                         slack                                 35.708    

Slack (MET) :             35.708ns  (required time - arrival time)
  Source:                 DAC_control_1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/FSM_sequential_control_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0_1 rise@40.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 1.090ns (27.963%)  route 2.808ns (72.037%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.710    -0.830    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  DAC_control_1/count_reg[1]/Q
                         net (fo=16, routed)          1.037     0.627    DAC_control_1/count_reg_n_0_[1]
    SLICE_X71Y84         LUT6 (Prop_lut6_I0_O)        0.299     0.926 f  DAC_control_1/FSM_sequential_control[3]_i_3__0/O
                         net (fo=6, routed)           0.824     1.750    DAC_control_1/count1
    SLICE_X70Y84         LUT6 (Prop_lut6_I4_O)        0.124     1.874 r  DAC_control_1/FSM_sequential_control[3]_i_6/O
                         net (fo=1, routed)           0.162     2.036    DAC_control_1/FSM_sequential_control[3]_i_6_n_0
    SLICE_X70Y84         LUT6 (Prop_lut6_I4_O)        0.124     2.160 r  DAC_control_1/FSM_sequential_control[3]_i_4__0/O
                         net (fo=1, routed)           0.452     2.612    DAC_control_1/FSM_sequential_control[3]_i_4__0_n_0
    SLICE_X70Y84         LUT6 (Prop_lut6_I5_O)        0.124     2.736 r  DAC_control_1/FSM_sequential_control[3]_i_1__0/O
                         net (fo=4, routed)           0.332     3.068    DAC_control_1/FSM_sequential_control[3]_i_1__0_n_0
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.505    38.485    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[2]/C
                         clock pessimism              0.559    39.044    
                         clock uncertainty           -0.099    38.945    
    SLICE_X70Y83         FDRE (Setup_fdre_C_CE)      -0.169    38.776    DAC_control_1/FSM_sequential_control_reg[2]
  -------------------------------------------------------------------
                         required time                         38.776    
                         arrival time                          -3.068    
  -------------------------------------------------------------------
                         slack                                 35.708    

Slack (MET) :             35.708ns  (required time - arrival time)
  Source:                 DAC_control_1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/FSM_sequential_control_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0_1 rise@40.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 1.090ns (27.963%)  route 2.808ns (72.037%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.710    -0.830    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  DAC_control_1/count_reg[1]/Q
                         net (fo=16, routed)          1.037     0.627    DAC_control_1/count_reg_n_0_[1]
    SLICE_X71Y84         LUT6 (Prop_lut6_I0_O)        0.299     0.926 f  DAC_control_1/FSM_sequential_control[3]_i_3__0/O
                         net (fo=6, routed)           0.824     1.750    DAC_control_1/count1
    SLICE_X70Y84         LUT6 (Prop_lut6_I4_O)        0.124     1.874 r  DAC_control_1/FSM_sequential_control[3]_i_6/O
                         net (fo=1, routed)           0.162     2.036    DAC_control_1/FSM_sequential_control[3]_i_6_n_0
    SLICE_X70Y84         LUT6 (Prop_lut6_I4_O)        0.124     2.160 r  DAC_control_1/FSM_sequential_control[3]_i_4__0/O
                         net (fo=1, routed)           0.452     2.612    DAC_control_1/FSM_sequential_control[3]_i_4__0_n_0
    SLICE_X70Y84         LUT6 (Prop_lut6_I5_O)        0.124     2.736 r  DAC_control_1/FSM_sequential_control[3]_i_1__0/O
                         net (fo=4, routed)           0.332     3.068    DAC_control_1/FSM_sequential_control[3]_i_1__0_n_0
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.505    38.485    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[3]/C
                         clock pessimism              0.559    39.044    
                         clock uncertainty           -0.099    38.945    
    SLICE_X70Y83         FDRE (Setup_fdre_C_CE)      -0.169    38.776    DAC_control_1/FSM_sequential_control_reg[3]
  -------------------------------------------------------------------
                         required time                         38.776    
                         arrival time                          -3.068    
  -------------------------------------------------------------------
                         slack                                 35.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 DAC_control_1/FSM_sequential_control_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/FSM_sequential_control_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.043%)  route 0.199ns (48.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.601    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  DAC_control_1/FSM_sequential_control_reg[0]/Q
                         net (fo=16, routed)          0.199    -0.239    DAC_control_1/control[0]
    SLICE_X70Y83         LUT4 (Prop_lut4_I1_O)        0.043    -0.196 r  DAC_control_1/FSM_sequential_control[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.196    DAC_control_1/control__0[1]
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.833    -0.840    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[1]/C
                         clock pessimism              0.239    -0.601    
    SLICE_X70Y83         FDRE (Hold_fdre_C_D)         0.131    -0.470    DAC_control_1/FSM_sequential_control_reg[1]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 DAC_control_1/FSM_sequential_control_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/FSM_sequential_control_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.043%)  route 0.199ns (48.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.601    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  DAC_control_1/FSM_sequential_control_reg[0]/Q
                         net (fo=16, routed)          0.199    -0.239    DAC_control_1/control[0]
    SLICE_X70Y83         LUT4 (Prop_lut4_I0_O)        0.043    -0.196 r  DAC_control_1/FSM_sequential_control[3]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.196    DAC_control_1/control__0[3]
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.833    -0.840    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[3]/C
                         clock pessimism              0.239    -0.601    
    SLICE_X70Y83         FDRE (Hold_fdre_C_D)         0.131    -0.470    DAC_control_1/FSM_sequential_control_reg[3]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 DAC_control_1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.683%)  route 0.181ns (49.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.591    -0.573    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  DAC_control_1/count_reg[0]/Q
                         net (fo=17, routed)          0.181    -0.251    DAC_control_1/count_reg_n_0_[0]
    SLICE_X72Y85         LUT6 (Prop_lut6_I2_O)        0.045    -0.206 r  DAC_control_1/count[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.206    DAC_control_1/count[5]_i_3_n_0
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.862    -0.811    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[5]/C
                         clock pessimism              0.238    -0.573    
    SLICE_X72Y85         FDRE (Hold_fdre_C_D)         0.092    -0.481    DAC_control_1/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 DAC_control_1/FSM_sequential_control_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/FSM_sequential_control_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.601    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  DAC_control_1/FSM_sequential_control_reg[0]/Q
                         net (fo=16, routed)          0.199    -0.239    DAC_control_1/control[0]
    SLICE_X70Y83         LUT4 (Prop_lut4_I1_O)        0.045    -0.194 r  DAC_control_1/FSM_sequential_control[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.194    DAC_control_1/control__0[2]
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.833    -0.840    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[2]/C
                         clock pessimism              0.239    -0.601    
    SLICE_X70Y83         FDRE (Hold_fdre_C_D)         0.121    -0.480    DAC_control_1/FSM_sequential_control_reg[2]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 DAC_control_1/FSM_sequential_control_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/FSM_sequential_control_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.601    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  DAC_control_1/FSM_sequential_control_reg[0]/Q
                         net (fo=16, routed)          0.199    -0.239    DAC_control_1/control[0]
    SLICE_X70Y83         LUT1 (Prop_lut1_I0_O)        0.045    -0.194 r  DAC_control_1/FSM_sequential_control[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.194    DAC_control_1/control__0[0]
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.833    -0.840    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[0]/C
                         clock pessimism              0.239    -0.601    
    SLICE_X70Y83         FDRE (Hold_fdre_C_D)         0.120    -0.481    DAC_control_1/FSM_sequential_control_reg[0]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 DAC_control_1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.183ns (44.182%)  route 0.231ns (55.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.591    -0.573    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  DAC_control_1/count_reg[0]/Q
                         net (fo=17, routed)          0.231    -0.201    DAC_control_1/count_reg_n_0_[0]
    SLICE_X72Y85         LUT2 (Prop_lut2_I0_O)        0.042    -0.159 r  DAC_control_1/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    DAC_control_1/count[1]_i_1_n_0
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.862    -0.811    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[1]/C
                         clock pessimism              0.238    -0.573    
    SLICE_X72Y85         FDRE (Hold_fdre_C_D)         0.107    -0.466    DAC_control_1/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 DAC_control_1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.782%)  route 0.220ns (54.218%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.591    -0.573    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  DAC_control_1/count_reg[0]/Q
                         net (fo=17, routed)          0.220    -0.212    DAC_control_1/count_reg_n_0_[0]
    SLICE_X72Y85         LUT3 (Prop_lut3_I1_O)        0.045    -0.167 r  DAC_control_1/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    DAC_control_1/count[2]_i_1_n_0
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.862    -0.811    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[2]/C
                         clock pessimism              0.238    -0.573    
    SLICE_X72Y85         FDRE (Hold_fdre_C_D)         0.092    -0.481    DAC_control_1/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 DAC_control_1/FSM_sequential_control_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/CS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.246ns (53.700%)  route 0.212ns (46.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.601    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDRE (Prop_fdre_C_Q)         0.148    -0.453 r  DAC_control_1/FSM_sequential_control_reg[1]/Q
                         net (fo=48, routed)          0.212    -0.241    DAC_control_1/control[1]
    SLICE_X70Y85         LUT4 (Prop_lut4_I2_O)        0.098    -0.143 r  DAC_control_1/CS_i_2/O
                         net (fo=1, routed)           0.000    -0.143    DAC_control_1/CS_i_2_n_0
    SLICE_X70Y85         FDRE                                         r  DAC_control_1/CS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.835    -0.838    DAC_control_1/clk_out3
    SLICE_X70Y85         FDRE                                         r  DAC_control_1/CS_reg/C
                         clock pessimism              0.253    -0.585    
    SLICE_X70Y85         FDRE (Hold_fdre_C_D)         0.120    -0.465    DAC_control_1/CS_reg
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 DAC_control_1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.584%)  route 0.231ns (55.416%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.591    -0.573    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.432 f  DAC_control_1/count_reg[0]/Q
                         net (fo=17, routed)          0.231    -0.201    DAC_control_1/count_reg_n_0_[0]
    SLICE_X72Y85         LUT1 (Prop_lut1_I0_O)        0.045    -0.156 r  DAC_control_1/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    DAC_control_1/count[0]_i_1_n_0
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.862    -0.811    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[0]/C
                         clock pessimism              0.238    -0.573    
    SLICE_X72Y85         FDRE (Hold_fdre_C_D)         0.091    -0.482    DAC_control_1/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 DAC_control_1/FSM_sequential_control_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/data_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.246ns (48.658%)  route 0.260ns (51.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.601    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDRE (Prop_fdre_C_Q)         0.148    -0.453 r  DAC_control_1/FSM_sequential_control_reg[1]/Q
                         net (fo=48, routed)          0.260    -0.194    DAC_control_1/control[1]
    SLICE_X72Y83         LUT6 (Prop_lut6_I2_O)        0.098    -0.096 r  DAC_control_1/data_in[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.096    DAC_control_1/data_in0_in[2]
    SLICE_X72Y83         FDRE                                         r  DAC_control_1/data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.860    -0.813    DAC_control_1/clk_out3
    SLICE_X72Y83         FDRE                                         r  DAC_control_1/data_in_reg[2]/C
                         clock pessimism              0.275    -0.538    
    SLICE_X72Y83         FDRE (Hold_fdre_C_D)         0.091    -0.447    DAC_control_1/data_in_reg[2]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.352    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   CLOCK_MASTER/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X70Y85     DAC_control_1/CS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X72Y86     DAC_control_1/DIN_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X70Y83     DAC_control_1/FSM_sequential_control_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X70Y83     DAC_control_1/FSM_sequential_control_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X70Y83     DAC_control_1/FSM_sequential_control_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X70Y83     DAC_control_1/FSM_sequential_control_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X68Y90     DAC_control_1/LDAC_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X72Y85     DAC_control_1/count_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y85     DAC_control_1/CS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y85     DAC_control_1/CS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y86     DAC_control_1/DIN_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y86     DAC_control_1/DIN_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y83     DAC_control_1/FSM_sequential_control_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y83     DAC_control_1/FSM_sequential_control_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y83     DAC_control_1/FSM_sequential_control_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y83     DAC_control_1/FSM_sequential_control_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y83     DAC_control_1/FSM_sequential_control_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y83     DAC_control_1/FSM_sequential_control_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y85     DAC_control_1/CS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y85     DAC_control_1/CS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y86     DAC_control_1/DIN_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y86     DAC_control_1/DIN_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y83     DAC_control_1/FSM_sequential_control_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y83     DAC_control_1/FSM_sequential_control_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y83     DAC_control_1/FSM_sequential_control_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y83     DAC_control_1/FSM_sequential_control_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y83     DAC_control_1/FSM_sequential_control_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y83     DAC_control_1/FSM_sequential_control_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK_MASTER/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19   CLOCK_MASTER/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK_MASTER/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK_MASTER/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLOCK_MASTER/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  CLOCK_MASTER/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            5  Failing Endpoints,  Worst Slack       -0.122ns,  Total Violation       -0.203ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.122ns  (required time - arrival time)
  Source:                 Acc011/counter_ADP_6/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        2.137ns  (logic 0.518ns (24.239%)  route 1.619ns (75.761%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 6.594 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    E3                                                0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.982 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.215    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     3.145 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.864    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.960 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.634     6.594    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y98         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98         FDRE (Prop_fdre_C_Q)         0.518     7.112 r  Acc011/counter_ADP_6/counter_reg[24]/Q
                         net (fo=2, routed)           1.619     8.731    Acc011/counter_reg_5[24]
    SLICE_X64Y101        FDRE                                         r  Acc011/APD6_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.497     8.476    Acc011/clk_out1
    SLICE_X64Y101        FDRE                                         r  Acc011/APD6_reg[24]/C
                         clock pessimism              0.395     8.871    
                         clock uncertainty           -0.201     8.671    
    SLICE_X64Y101        FDRE (Setup_fdre_C_D)       -0.061     8.610    Acc011/APD6_reg[24]
  -------------------------------------------------------------------
                         required time                          8.610    
                         arrival time                          -8.731    
  -------------------------------------------------------------------
                         slack                                 -0.122    

Slack (VIOLATED) :        -0.034ns  (required time - arrival time)
  Source:                 Acc011/counter_ADP_6/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        2.064ns  (logic 0.518ns (25.099%)  route 1.546ns (74.901%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 6.593 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    E3                                                0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.982 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.215    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     3.145 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.864    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.960 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.633     6.593    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y94         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y94         FDRE (Prop_fdre_C_Q)         0.518     7.111 r  Acc011/counter_ADP_6/counter_reg[11]/Q
                         net (fo=2, routed)           1.546     8.657    Acc011/counter_reg_5[11]
    SLICE_X63Y94         FDRE                                         r  Acc011/APD6_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.511     8.491    Acc011/clk_out1
    SLICE_X63Y94         FDRE                                         r  Acc011/APD6_reg[11]/C
                         clock pessimism              0.395     8.886    
                         clock uncertainty           -0.201     8.685    
    SLICE_X63Y94         FDRE (Setup_fdre_C_D)       -0.062     8.623    Acc011/APD6_reg[11]
  -------------------------------------------------------------------
                         required time                          8.623    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                 -0.034    

Slack (VIOLATED) :        -0.023ns  (required time - arrival time)
  Source:                 Acc011/counter_ADP_6/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        2.054ns  (logic 0.518ns (25.220%)  route 1.536ns (74.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 6.593 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    E3                                                0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.982 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.215    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     3.145 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.864    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.960 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.633     6.593    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y93         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y93         FDRE (Prop_fdre_C_Q)         0.518     7.111 r  Acc011/counter_ADP_6/counter_reg[7]/Q
                         net (fo=2, routed)           1.536     8.647    Acc011/counter_reg_5[7]
    SLICE_X67Y93         FDRE                                         r  Acc011/APD6_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.512     8.492    Acc011/clk_out1
    SLICE_X67Y93         FDRE                                         r  Acc011/APD6_reg[7]/C
                         clock pessimism              0.395     8.887    
                         clock uncertainty           -0.201     8.686    
    SLICE_X67Y93         FDRE (Setup_fdre_C_D)       -0.062     8.624    Acc011/APD6_reg[7]
  -------------------------------------------------------------------
                         required time                          8.624    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                 -0.023    

Slack (VIOLATED) :        -0.021ns  (required time - arrival time)
  Source:                 Acc011/counter_ADP_6/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        2.053ns  (logic 0.518ns (25.236%)  route 1.535ns (74.763%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns = ( 6.592 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    E3                                                0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.982 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.215    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     3.145 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.864    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.960 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.632     6.592    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y92         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.518     7.110 r  Acc011/counter_ADP_6/counter_reg[0]/Q
                         net (fo=2, routed)           1.535     8.645    Acc011/counter_reg_5[0]
    SLICE_X67Y92         FDRE                                         r  Acc011/APD6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.511     8.491    Acc011/clk_out1
    SLICE_X67Y92         FDRE                                         r  Acc011/APD6_reg[0]/C
                         clock pessimism              0.395     8.886    
                         clock uncertainty           -0.201     8.685    
    SLICE_X67Y92         FDRE (Setup_fdre_C_D)       -0.062     8.623    Acc011/APD6_reg[0]
  -------------------------------------------------------------------
                         required time                          8.623    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                 -0.021    

Slack (VIOLATED) :        -0.003ns  (required time - arrival time)
  Source:                 Acc011/counter_ADP_6/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        2.056ns  (logic 0.518ns (25.188%)  route 1.538ns (74.812%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 6.593 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    E3                                                0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.982 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.215    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     3.145 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.864    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.960 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.633     6.593    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y96         FDRE (Prop_fdre_C_Q)         0.518     7.111 r  Acc011/counter_ADP_6/counter_reg[16]/Q
                         net (fo=2, routed)           1.538     8.650    Acc011/counter_reg_5[16]
    SLICE_X67Y96         FDRE                                         r  Acc011/APD6_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.512     8.492    Acc011/clk_out1
    SLICE_X67Y96         FDRE                                         r  Acc011/APD6_reg[16]/C
                         clock pessimism              0.395     8.887    
                         clock uncertainty           -0.201     8.686    
    SLICE_X67Y96         FDRE (Setup_fdre_C_D)       -0.040     8.646    Acc011/APD6_reg[16]
  -------------------------------------------------------------------
                         required time                          8.646    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                 -0.003    

Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 Acc011/counter_ADP_6/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        1.975ns  (logic 0.518ns (26.232%)  route 1.457ns (73.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 6.594 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    E3                                                0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.982 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.215    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     3.145 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.864    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.960 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.634     6.594    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDRE (Prop_fdre_C_Q)         0.518     7.112 r  Acc011/counter_ADP_6/counter_reg[21]/Q
                         net (fo=2, routed)           1.457     8.569    Acc011/counter_reg_5[21]
    SLICE_X67Y99         FDRE                                         r  Acc011/APD6_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.513     8.493    Acc011/clk_out1
    SLICE_X67Y99         FDRE                                         r  Acc011/APD6_reg[21]/C
                         clock pessimism              0.395     8.888    
                         clock uncertainty           -0.201     8.687    
    SLICE_X67Y99         FDRE (Setup_fdre_C_D)       -0.067     8.620    Acc011/APD6_reg[21]
  -------------------------------------------------------------------
                         required time                          8.620    
                         arrival time                          -8.569    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 Acc011/counter_ADP_6/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        2.014ns  (logic 0.518ns (25.721%)  route 1.496ns (74.279%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 6.594 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    E3                                                0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.982 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.215    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     3.145 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.864    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.960 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.634     6.594    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDRE (Prop_fdre_C_Q)         0.518     7.112 r  Acc011/counter_ADP_6/counter_reg[23]/Q
                         net (fo=2, routed)           1.496     8.608    Acc011/counter_reg_5[23]
    SLICE_X62Y97         FDRE                                         r  Acc011/APD6_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.512     8.492    Acc011/clk_out1
    SLICE_X62Y97         FDRE                                         r  Acc011/APD6_reg[23]/C
                         clock pessimism              0.395     8.887    
                         clock uncertainty           -0.201     8.686    
    SLICE_X62Y97         FDRE (Setup_fdre_C_D)       -0.016     8.670    Acc011/APD6_reg[23]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -8.608    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 Acc011/counter_ADP_6/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        1.948ns  (logic 0.518ns (26.593%)  route 1.430ns (73.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 6.594 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    E3                                                0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.982 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.215    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     3.145 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.864    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.960 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.634     6.594    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y99         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.518     7.112 r  Acc011/counter_ADP_6/counter_reg[31]/Q
                         net (fo=2, routed)           1.430     8.542    Acc011/counter_reg_5[31]
    SLICE_X63Y99         FDRE                                         r  Acc011/APD6_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.512     8.492    Acc011/clk_out1
    SLICE_X63Y99         FDRE                                         r  Acc011/APD6_reg[31]/C
                         clock pessimism              0.395     8.887    
                         clock uncertainty           -0.201     8.686    
    SLICE_X63Y99         FDRE (Setup_fdre_C_D)       -0.043     8.643    Acc011/APD6_reg[31]
  -------------------------------------------------------------------
                         required time                          8.643    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 Acc011/counter_ADP_6/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        1.905ns  (logic 0.518ns (27.188%)  route 1.387ns (72.812%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 6.594 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    E3                                                0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.982 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.215    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     3.145 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.864    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.960 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.634     6.594    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y99         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.518     7.112 r  Acc011/counter_ADP_6/counter_reg[28]/Q
                         net (fo=2, routed)           1.387     8.500    Acc011/counter_reg_5[28]
    SLICE_X64Y101        FDRE                                         r  Acc011/APD6_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.497     8.476    Acc011/clk_out1
    SLICE_X64Y101        FDRE                                         r  Acc011/APD6_reg[28]/C
                         clock pessimism              0.395     8.871    
                         clock uncertainty           -0.201     8.671    
    SLICE_X64Y101        FDRE (Setup_fdre_C_D)       -0.058     8.613    Acc011/APD6_reg[28]
  -------------------------------------------------------------------
                         required time                          8.613    
                         arrival time                          -8.500    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.122ns  (required time - arrival time)
  Source:                 Acc011/counter_ADP_6/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        1.923ns  (logic 0.518ns (26.941%)  route 1.405ns (73.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 6.594 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    E3                                                0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.982 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.215    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     3.145 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.864    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.960 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.634     6.594    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDRE (Prop_fdre_C_Q)         0.518     7.112 r  Acc011/counter_ADP_6/counter_reg[22]/Q
                         net (fo=2, routed)           1.405     8.517    Acc011/counter_reg_5[22]
    SLICE_X63Y97         FDRE                                         r  Acc011/APD6_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.512     8.492    Acc011/clk_out1
    SLICE_X63Y97         FDRE                                         r  Acc011/APD6_reg[22]/C
                         clock pessimism              0.395     8.887    
                         clock uncertainty           -0.201     8.686    
    SLICE_X63Y97         FDRE (Setup_fdre_C_D)       -0.047     8.639    Acc011/APD6_reg[22]
  -------------------------------------------------------------------
                         required time                          8.639    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                  0.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.164ns (23.541%)  route 0.533ns (76.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.569    -0.595    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  Acc011/counter_ADP_6/counter_reg[20]/Q
                         net (fo=2, routed)           0.533     0.101    Acc011/counter_reg_5[20]
    SLICE_X62Y97         FDRE                                         r  Acc011/APD6_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.840    -0.833    Acc011/clk_out1
    SLICE_X62Y97         FDRE                                         r  Acc011/APD6_reg[20]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.201    -0.076    
    SLICE_X62Y97         FDRE (Hold_fdre_C_D)         0.063    -0.013    Acc011/APD6_reg[20]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.164ns (22.286%)  route 0.572ns (77.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.568    -0.596    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y93         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  Acc011/counter_ADP_6/counter_reg[7]/Q
                         net (fo=2, routed)           0.572     0.140    Acc011/counter_reg_5[7]
    SLICE_X67Y93         FDRE                                         r  Acc011/APD6_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.840    -0.833    Acc011/clk_out1
    SLICE_X67Y93         FDRE                                         r  Acc011/APD6_reg[7]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.201    -0.076    
    SLICE_X67Y93         FDRE (Hold_fdre_C_D)         0.071    -0.005    Acc011/APD6_reg[7]
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.164ns (22.406%)  route 0.568ns (77.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.569    -0.595    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  Acc011/counter_ADP_6/counter_reg[23]/Q
                         net (fo=2, routed)           0.568     0.137    Acc011/counter_reg_5[23]
    SLICE_X62Y97         FDRE                                         r  Acc011/APD6_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.840    -0.833    Acc011/clk_out1
    SLICE_X62Y97         FDRE                                         r  Acc011/APD6_reg[23]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.201    -0.076    
    SLICE_X62Y97         FDRE (Hold_fdre_C_D)         0.060    -0.016    Acc011/APD6_reg[23]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.164ns (21.850%)  route 0.587ns (78.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.567    -0.597    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y92         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  Acc011/counter_ADP_6/counter_reg[0]/Q
                         net (fo=2, routed)           0.587     0.153    Acc011/counter_reg_5[0]
    SLICE_X67Y92         FDRE                                         r  Acc011/APD6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.839    -0.834    Acc011/clk_out1
    SLICE_X67Y92         FDRE                                         r  Acc011/APD6_reg[0]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.201    -0.077    
    SLICE_X67Y92         FDRE (Hold_fdre_C_D)         0.071    -0.006    Acc011/APD6_reg[0]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.164ns (21.850%)  route 0.587ns (78.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.569    -0.595    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y99         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  Acc011/counter_ADP_6/counter_reg[29]/Q
                         net (fo=2, routed)           0.587     0.155    Acc011/counter_reg_5[29]
    SLICE_X63Y99         FDRE                                         r  Acc011/APD6_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.840    -0.833    Acc011/clk_out1
    SLICE_X63Y99         FDRE                                         r  Acc011/APD6_reg[29]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.201    -0.076    
    SLICE_X63Y99         FDRE (Hold_fdre_C_D)         0.071    -0.005    Acc011/APD6_reg[29]
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.155    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.164ns (21.417%)  route 0.602ns (78.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.569    -0.595    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y98         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  Acc011/counter_ADP_6/counter_reg[26]/Q
                         net (fo=2, routed)           0.602     0.170    Acc011/counter_reg_5[26]
    SLICE_X63Y98         FDRE                                         r  Acc011/APD6_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.840    -0.833    Acc011/clk_out1
    SLICE_X63Y98         FDRE                                         r  Acc011/APD6_reg[26]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.201    -0.076    
    SLICE_X63Y98         FDRE (Hold_fdre_C_D)         0.078     0.002    Acc011/APD6_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.164ns (21.549%)  route 0.597ns (78.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.568    -0.596    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y95         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  Acc011/counter_ADP_6/counter_reg[15]/Q
                         net (fo=2, routed)           0.597     0.165    Acc011/counter_reg_5[15]
    SLICE_X68Y96         FDRE                                         r  Acc011/APD6_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.840    -0.833    Acc011/clk_out1
    SLICE_X68Y96         FDRE                                         r  Acc011/APD6_reg[15]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.201    -0.076    
    SLICE_X68Y96         FDRE (Hold_fdre_C_D)         0.070    -0.006    Acc011/APD6_reg[15]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.164ns (21.520%)  route 0.598ns (78.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.568    -0.596    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y95         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  Acc011/counter_ADP_6/counter_reg[14]/Q
                         net (fo=2, routed)           0.598     0.166    Acc011/counter_reg_5[14]
    SLICE_X69Y95         FDRE                                         r  Acc011/APD6_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.840    -0.833    Acc011/clk_out1
    SLICE_X69Y95         FDRE                                         r  Acc011/APD6_reg[14]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.201    -0.076    
    SLICE_X69Y95         FDRE (Hold_fdre_C_D)         0.070    -0.006    Acc011/APD6_reg[14]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.164ns (21.285%)  route 0.606ns (78.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.568    -0.596    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  Acc011/counter_ADP_6/counter_reg[16]/Q
                         net (fo=2, routed)           0.606     0.174    Acc011/counter_reg_5[16]
    SLICE_X67Y96         FDRE                                         r  Acc011/APD6_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.840    -0.833    Acc011/clk_out1
    SLICE_X67Y96         FDRE                                         r  Acc011/APD6_reg[16]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.201    -0.076    
    SLICE_X67Y96         FDRE (Hold_fdre_C_D)         0.078     0.002    Acc011/APD6_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.164ns (21.444%)  route 0.601ns (78.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.568    -0.596    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y94         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  Acc011/counter_ADP_6/counter_reg[11]/Q
                         net (fo=2, routed)           0.601     0.169    Acc011/counter_reg_5[11]
    SLICE_X63Y94         FDRE                                         r  Acc011/APD6_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.839    -0.834    Acc011/clk_out1
    SLICE_X63Y94         FDRE                                         r  Acc011/APD6_reg[11]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.201    -0.077    
    SLICE_X63Y94         FDRE (Hold_fdre_C_D)         0.071    -0.006    Acc011/APD6_reg[11]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.175    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.824ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.824ns  (required time - arrival time)
  Source:                 control_parametros_1/N_decoy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/DAC4_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.843ns  (logic 4.362ns (49.328%)  route 4.481ns (50.672%))
  Logic Levels:           15  (CARRY4=10 LUT2=3 LUT5=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.729    -0.811    control_parametros_1/clk_out1
    SLICE_X84Y92         FDRE                                         r  control_parametros_1/N_decoy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  control_parametros_1/N_decoy_reg[1]/Q
                         net (fo=2, routed)           0.664     0.371    control_parametros_1/N_decoy[1]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.124     0.495 r  control_parametros_1/counter_decoy_aux[31]_i_167/O
                         net (fo=1, routed)           0.000     0.495    control_parametros_1/counter_decoy_aux[31]_i_167_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.028 r  control_parametros_1/counter_decoy_aux_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000     1.028    control_parametros_1/counter_decoy_aux_reg[31]_i_142_n_0
    SLICE_X84Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.145 r  control_parametros_1/counter_decoy_aux_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000     1.145    control_parametros_1/counter_decoy_aux_reg[31]_i_141_n_0
    SLICE_X84Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.468 r  control_parametros_1/counter_decoy_aux_reg[31]_i_122/O[1]
                         net (fo=4, routed)           0.744     2.213    control_parametros_1/DAC42[9]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.306     2.519 r  control_parametros_1/counter_decoy_aux[31]_i_186/O
                         net (fo=1, routed)           0.000     2.519    control_parametros_1/counter_decoy_aux[31]_i_186_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.069 r  control_parametros_1/counter_decoy_aux_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000     3.069    control_parametros_1/counter_decoy_aux_reg[31]_i_174_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.183 r  control_parametros_1/counter_decoy_aux_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000     3.183    control_parametros_1/counter_decoy_aux_reg[31]_i_156_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.297 r  control_parametros_1/counter_decoy_aux_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000     3.297    control_parametros_1/counter_decoy_aux_reg[31]_i_136_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.411 r  control_parametros_1/counter_decoy_aux_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000     3.411    control_parametros_1/counter_decoy_aux_reg[31]_i_100_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.525 r  control_parametros_1/counter_decoy_aux_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     3.525    control_parametros_1/counter_decoy_aux_reg[31]_i_62_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.859 r  control_parametros_1/counter_decoy_aux_reg[31]_i_36/O[1]
                         net (fo=1, routed)           0.644     4.502    controlPhase_Trigger1/O[1]
    SLICE_X82Y99         LUT2 (Prop_lut2_I1_O)        0.303     4.805 r  controlPhase_Trigger1/counter_decoy_aux[31]_i_11/O
                         net (fo=1, routed)           0.000     4.805    controlPhase_Trigger1/counter_decoy_aux[31]_i_11_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.355 f  controlPhase_Trigger1/counter_decoy_aux_reg[31]_i_4/CO[3]
                         net (fo=3, routed)           0.836     6.191    control_parametros_1/counter_decoy_aux_reg[1][0]
    SLICE_X82Y91         LUT5 (Prop_lut5_I4_O)        0.124     6.315 r  control_parametros_1/DAC4[15]_i_4/O
                         net (fo=1, routed)           0.534     6.849    control_parametros_1/DAC4[15]_i_4_n_0
    SLICE_X81Y89         LUT5 (Prop_lut5_I4_O)        0.124     6.973 r  control_parametros_1/DAC4[15]_i_1/O
                         net (fo=16, routed)          1.059     8.032    controlPhase_Trigger1/DAC4_reg[15]_1[0]
    SLICE_X86Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.602     8.582    controlPhase_Trigger1/clk_out1
    SLICE_X86Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[1]/C
                         clock pessimism              0.559     9.141    
                         clock uncertainty           -0.081     9.061    
    SLICE_X86Y81         FDRE (Setup_fdre_C_CE)      -0.205     8.856    controlPhase_Trigger1/DAC4_reg[1]
  -------------------------------------------------------------------
                         required time                          8.856    
                         arrival time                          -8.032    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 control_parametros_1/N_decoy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/DAC4_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.796ns  (logic 4.362ns (49.589%)  route 4.434ns (50.411%))
  Logic Levels:           15  (CARRY4=10 LUT2=3 LUT5=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.729    -0.811    control_parametros_1/clk_out1
    SLICE_X84Y92         FDRE                                         r  control_parametros_1/N_decoy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  control_parametros_1/N_decoy_reg[1]/Q
                         net (fo=2, routed)           0.664     0.371    control_parametros_1/N_decoy[1]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.124     0.495 r  control_parametros_1/counter_decoy_aux[31]_i_167/O
                         net (fo=1, routed)           0.000     0.495    control_parametros_1/counter_decoy_aux[31]_i_167_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.028 r  control_parametros_1/counter_decoy_aux_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000     1.028    control_parametros_1/counter_decoy_aux_reg[31]_i_142_n_0
    SLICE_X84Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.145 r  control_parametros_1/counter_decoy_aux_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000     1.145    control_parametros_1/counter_decoy_aux_reg[31]_i_141_n_0
    SLICE_X84Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.468 r  control_parametros_1/counter_decoy_aux_reg[31]_i_122/O[1]
                         net (fo=4, routed)           0.744     2.213    control_parametros_1/DAC42[9]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.306     2.519 r  control_parametros_1/counter_decoy_aux[31]_i_186/O
                         net (fo=1, routed)           0.000     2.519    control_parametros_1/counter_decoy_aux[31]_i_186_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.069 r  control_parametros_1/counter_decoy_aux_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000     3.069    control_parametros_1/counter_decoy_aux_reg[31]_i_174_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.183 r  control_parametros_1/counter_decoy_aux_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000     3.183    control_parametros_1/counter_decoy_aux_reg[31]_i_156_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.297 r  control_parametros_1/counter_decoy_aux_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000     3.297    control_parametros_1/counter_decoy_aux_reg[31]_i_136_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.411 r  control_parametros_1/counter_decoy_aux_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000     3.411    control_parametros_1/counter_decoy_aux_reg[31]_i_100_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.525 r  control_parametros_1/counter_decoy_aux_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     3.525    control_parametros_1/counter_decoy_aux_reg[31]_i_62_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.859 r  control_parametros_1/counter_decoy_aux_reg[31]_i_36/O[1]
                         net (fo=1, routed)           0.644     4.502    controlPhase_Trigger1/O[1]
    SLICE_X82Y99         LUT2 (Prop_lut2_I1_O)        0.303     4.805 r  controlPhase_Trigger1/counter_decoy_aux[31]_i_11/O
                         net (fo=1, routed)           0.000     4.805    controlPhase_Trigger1/counter_decoy_aux[31]_i_11_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.355 f  controlPhase_Trigger1/counter_decoy_aux_reg[31]_i_4/CO[3]
                         net (fo=3, routed)           0.836     6.191    control_parametros_1/counter_decoy_aux_reg[1][0]
    SLICE_X82Y91         LUT5 (Prop_lut5_I4_O)        0.124     6.315 r  control_parametros_1/DAC4[15]_i_4/O
                         net (fo=1, routed)           0.534     6.849    control_parametros_1/DAC4[15]_i_4_n_0
    SLICE_X81Y89         LUT5 (Prop_lut5_I4_O)        0.124     6.973 r  control_parametros_1/DAC4[15]_i_1/O
                         net (fo=16, routed)          1.013     7.986    controlPhase_Trigger1/DAC4_reg[15]_1[0]
    SLICE_X87Y82         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.604     8.584    controlPhase_Trigger1/clk_out1
    SLICE_X87Y82         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[0]/C
                         clock pessimism              0.559     9.143    
                         clock uncertainty           -0.081     9.063    
    SLICE_X87Y82         FDRE (Setup_fdre_C_CE)      -0.205     8.858    controlPhase_Trigger1/DAC4_reg[0]
  -------------------------------------------------------------------
                         required time                          8.858    
                         arrival time                          -7.986    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.908ns  (required time - arrival time)
  Source:                 control_parametros_1/N_decoy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/DAC4_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.762ns  (logic 4.362ns (49.785%)  route 4.400ns (50.215%))
  Logic Levels:           15  (CARRY4=10 LUT2=3 LUT5=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.729    -0.811    control_parametros_1/clk_out1
    SLICE_X84Y92         FDRE                                         r  control_parametros_1/N_decoy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  control_parametros_1/N_decoy_reg[1]/Q
                         net (fo=2, routed)           0.664     0.371    control_parametros_1/N_decoy[1]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.124     0.495 r  control_parametros_1/counter_decoy_aux[31]_i_167/O
                         net (fo=1, routed)           0.000     0.495    control_parametros_1/counter_decoy_aux[31]_i_167_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.028 r  control_parametros_1/counter_decoy_aux_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000     1.028    control_parametros_1/counter_decoy_aux_reg[31]_i_142_n_0
    SLICE_X84Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.145 r  control_parametros_1/counter_decoy_aux_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000     1.145    control_parametros_1/counter_decoy_aux_reg[31]_i_141_n_0
    SLICE_X84Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.468 r  control_parametros_1/counter_decoy_aux_reg[31]_i_122/O[1]
                         net (fo=4, routed)           0.744     2.213    control_parametros_1/DAC42[9]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.306     2.519 r  control_parametros_1/counter_decoy_aux[31]_i_186/O
                         net (fo=1, routed)           0.000     2.519    control_parametros_1/counter_decoy_aux[31]_i_186_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.069 r  control_parametros_1/counter_decoy_aux_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000     3.069    control_parametros_1/counter_decoy_aux_reg[31]_i_174_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.183 r  control_parametros_1/counter_decoy_aux_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000     3.183    control_parametros_1/counter_decoy_aux_reg[31]_i_156_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.297 r  control_parametros_1/counter_decoy_aux_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000     3.297    control_parametros_1/counter_decoy_aux_reg[31]_i_136_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.411 r  control_parametros_1/counter_decoy_aux_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000     3.411    control_parametros_1/counter_decoy_aux_reg[31]_i_100_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.525 r  control_parametros_1/counter_decoy_aux_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     3.525    control_parametros_1/counter_decoy_aux_reg[31]_i_62_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.859 r  control_parametros_1/counter_decoy_aux_reg[31]_i_36/O[1]
                         net (fo=1, routed)           0.644     4.502    controlPhase_Trigger1/O[1]
    SLICE_X82Y99         LUT2 (Prop_lut2_I1_O)        0.303     4.805 r  controlPhase_Trigger1/counter_decoy_aux[31]_i_11/O
                         net (fo=1, routed)           0.000     4.805    controlPhase_Trigger1/counter_decoy_aux[31]_i_11_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.355 f  controlPhase_Trigger1/counter_decoy_aux_reg[31]_i_4/CO[3]
                         net (fo=3, routed)           0.836     6.191    control_parametros_1/counter_decoy_aux_reg[1][0]
    SLICE_X82Y91         LUT5 (Prop_lut5_I4_O)        0.124     6.315 r  control_parametros_1/DAC4[15]_i_4/O
                         net (fo=1, routed)           0.534     6.849    control_parametros_1/DAC4[15]_i_4_n_0
    SLICE_X81Y89         LUT5 (Prop_lut5_I4_O)        0.124     6.973 r  control_parametros_1/DAC4[15]_i_1/O
                         net (fo=16, routed)          0.978     7.951    controlPhase_Trigger1/DAC4_reg[15]_1[0]
    SLICE_X86Y83         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.605     8.585    controlPhase_Trigger1/clk_out1
    SLICE_X86Y83         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[7]/C
                         clock pessimism              0.559     9.144    
                         clock uncertainty           -0.081     9.064    
    SLICE_X86Y83         FDRE (Setup_fdre_C_CE)      -0.205     8.859    controlPhase_Trigger1/DAC4_reg[7]
  -------------------------------------------------------------------
                         required time                          8.859    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.908ns  (required time - arrival time)
  Source:                 control_parametros_1/N_decoy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/DAC4_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.762ns  (logic 4.362ns (49.785%)  route 4.400ns (50.215%))
  Logic Levels:           15  (CARRY4=10 LUT2=3 LUT5=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.729    -0.811    control_parametros_1/clk_out1
    SLICE_X84Y92         FDRE                                         r  control_parametros_1/N_decoy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  control_parametros_1/N_decoy_reg[1]/Q
                         net (fo=2, routed)           0.664     0.371    control_parametros_1/N_decoy[1]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.124     0.495 r  control_parametros_1/counter_decoy_aux[31]_i_167/O
                         net (fo=1, routed)           0.000     0.495    control_parametros_1/counter_decoy_aux[31]_i_167_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.028 r  control_parametros_1/counter_decoy_aux_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000     1.028    control_parametros_1/counter_decoy_aux_reg[31]_i_142_n_0
    SLICE_X84Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.145 r  control_parametros_1/counter_decoy_aux_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000     1.145    control_parametros_1/counter_decoy_aux_reg[31]_i_141_n_0
    SLICE_X84Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.468 r  control_parametros_1/counter_decoy_aux_reg[31]_i_122/O[1]
                         net (fo=4, routed)           0.744     2.213    control_parametros_1/DAC42[9]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.306     2.519 r  control_parametros_1/counter_decoy_aux[31]_i_186/O
                         net (fo=1, routed)           0.000     2.519    control_parametros_1/counter_decoy_aux[31]_i_186_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.069 r  control_parametros_1/counter_decoy_aux_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000     3.069    control_parametros_1/counter_decoy_aux_reg[31]_i_174_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.183 r  control_parametros_1/counter_decoy_aux_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000     3.183    control_parametros_1/counter_decoy_aux_reg[31]_i_156_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.297 r  control_parametros_1/counter_decoy_aux_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000     3.297    control_parametros_1/counter_decoy_aux_reg[31]_i_136_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.411 r  control_parametros_1/counter_decoy_aux_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000     3.411    control_parametros_1/counter_decoy_aux_reg[31]_i_100_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.525 r  control_parametros_1/counter_decoy_aux_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     3.525    control_parametros_1/counter_decoy_aux_reg[31]_i_62_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.859 r  control_parametros_1/counter_decoy_aux_reg[31]_i_36/O[1]
                         net (fo=1, routed)           0.644     4.502    controlPhase_Trigger1/O[1]
    SLICE_X82Y99         LUT2 (Prop_lut2_I1_O)        0.303     4.805 r  controlPhase_Trigger1/counter_decoy_aux[31]_i_11/O
                         net (fo=1, routed)           0.000     4.805    controlPhase_Trigger1/counter_decoy_aux[31]_i_11_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.355 f  controlPhase_Trigger1/counter_decoy_aux_reg[31]_i_4/CO[3]
                         net (fo=3, routed)           0.836     6.191    control_parametros_1/counter_decoy_aux_reg[1][0]
    SLICE_X82Y91         LUT5 (Prop_lut5_I4_O)        0.124     6.315 r  control_parametros_1/DAC4[15]_i_4/O
                         net (fo=1, routed)           0.534     6.849    control_parametros_1/DAC4[15]_i_4_n_0
    SLICE_X81Y89         LUT5 (Prop_lut5_I4_O)        0.124     6.973 r  control_parametros_1/DAC4[15]_i_1/O
                         net (fo=16, routed)          0.978     7.951    controlPhase_Trigger1/DAC4_reg[15]_1[0]
    SLICE_X86Y83         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.605     8.585    controlPhase_Trigger1/clk_out1
    SLICE_X86Y83         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[8]/C
                         clock pessimism              0.559     9.144    
                         clock uncertainty           -0.081     9.064    
    SLICE_X86Y83         FDRE (Setup_fdre_C_CE)      -0.205     8.859    controlPhase_Trigger1/DAC4_reg[8]
  -------------------------------------------------------------------
                         required time                          8.859    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 control_parametros_1/N_decoy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/DAC4_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.769ns  (logic 4.362ns (49.746%)  route 4.407ns (50.254%))
  Logic Levels:           15  (CARRY4=10 LUT2=3 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.729    -0.811    control_parametros_1/clk_out1
    SLICE_X84Y92         FDRE                                         r  control_parametros_1/N_decoy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  control_parametros_1/N_decoy_reg[1]/Q
                         net (fo=2, routed)           0.664     0.371    control_parametros_1/N_decoy[1]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.124     0.495 r  control_parametros_1/counter_decoy_aux[31]_i_167/O
                         net (fo=1, routed)           0.000     0.495    control_parametros_1/counter_decoy_aux[31]_i_167_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.028 r  control_parametros_1/counter_decoy_aux_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000     1.028    control_parametros_1/counter_decoy_aux_reg[31]_i_142_n_0
    SLICE_X84Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.145 r  control_parametros_1/counter_decoy_aux_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000     1.145    control_parametros_1/counter_decoy_aux_reg[31]_i_141_n_0
    SLICE_X84Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.468 r  control_parametros_1/counter_decoy_aux_reg[31]_i_122/O[1]
                         net (fo=4, routed)           0.744     2.213    control_parametros_1/DAC42[9]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.306     2.519 r  control_parametros_1/counter_decoy_aux[31]_i_186/O
                         net (fo=1, routed)           0.000     2.519    control_parametros_1/counter_decoy_aux[31]_i_186_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.069 r  control_parametros_1/counter_decoy_aux_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000     3.069    control_parametros_1/counter_decoy_aux_reg[31]_i_174_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.183 r  control_parametros_1/counter_decoy_aux_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000     3.183    control_parametros_1/counter_decoy_aux_reg[31]_i_156_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.297 r  control_parametros_1/counter_decoy_aux_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000     3.297    control_parametros_1/counter_decoy_aux_reg[31]_i_136_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.411 r  control_parametros_1/counter_decoy_aux_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000     3.411    control_parametros_1/counter_decoy_aux_reg[31]_i_100_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.525 r  control_parametros_1/counter_decoy_aux_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     3.525    control_parametros_1/counter_decoy_aux_reg[31]_i_62_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.859 r  control_parametros_1/counter_decoy_aux_reg[31]_i_36/O[1]
                         net (fo=1, routed)           0.644     4.502    controlPhase_Trigger1/O[1]
    SLICE_X82Y99         LUT2 (Prop_lut2_I1_O)        0.303     4.805 r  controlPhase_Trigger1/counter_decoy_aux[31]_i_11/O
                         net (fo=1, routed)           0.000     4.805    controlPhase_Trigger1/counter_decoy_aux[31]_i_11_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.355 f  controlPhase_Trigger1/counter_decoy_aux_reg[31]_i_4/CO[3]
                         net (fo=3, routed)           0.836     6.191    control_parametros_1/counter_decoy_aux_reg[1][0]
    SLICE_X82Y91         LUT5 (Prop_lut5_I4_O)        0.124     6.315 r  control_parametros_1/DAC4[15]_i_4/O
                         net (fo=1, routed)           0.534     6.849    control_parametros_1/DAC4[15]_i_4_n_0
    SLICE_X81Y89         LUT5 (Prop_lut5_I4_O)        0.124     6.973 r  control_parametros_1/DAC4[15]_i_1/O
                         net (fo=16, routed)          0.985     7.958    controlPhase_Trigger1/DAC4_reg[15]_1[0]
    SLICE_X82Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.600     8.580    controlPhase_Trigger1/clk_out1
    SLICE_X82Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[6]/C
                         clock pessimism              0.575     9.155    
                         clock uncertainty           -0.081     9.075    
    SLICE_X82Y81         FDRE (Setup_fdre_C_CE)      -0.205     8.870    controlPhase_Trigger1/DAC4_reg[6]
  -------------------------------------------------------------------
                         required time                          8.870    
                         arrival time                          -7.958    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 control_parametros_1/N_decoy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/DAC4_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.776ns  (logic 4.362ns (49.705%)  route 4.414ns (50.295%))
  Logic Levels:           15  (CARRY4=10 LUT2=3 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.729    -0.811    control_parametros_1/clk_out1
    SLICE_X84Y92         FDRE                                         r  control_parametros_1/N_decoy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  control_parametros_1/N_decoy_reg[1]/Q
                         net (fo=2, routed)           0.664     0.371    control_parametros_1/N_decoy[1]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.124     0.495 r  control_parametros_1/counter_decoy_aux[31]_i_167/O
                         net (fo=1, routed)           0.000     0.495    control_parametros_1/counter_decoy_aux[31]_i_167_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.028 r  control_parametros_1/counter_decoy_aux_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000     1.028    control_parametros_1/counter_decoy_aux_reg[31]_i_142_n_0
    SLICE_X84Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.145 r  control_parametros_1/counter_decoy_aux_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000     1.145    control_parametros_1/counter_decoy_aux_reg[31]_i_141_n_0
    SLICE_X84Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.468 r  control_parametros_1/counter_decoy_aux_reg[31]_i_122/O[1]
                         net (fo=4, routed)           0.744     2.213    control_parametros_1/DAC42[9]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.306     2.519 r  control_parametros_1/counter_decoy_aux[31]_i_186/O
                         net (fo=1, routed)           0.000     2.519    control_parametros_1/counter_decoy_aux[31]_i_186_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.069 r  control_parametros_1/counter_decoy_aux_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000     3.069    control_parametros_1/counter_decoy_aux_reg[31]_i_174_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.183 r  control_parametros_1/counter_decoy_aux_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000     3.183    control_parametros_1/counter_decoy_aux_reg[31]_i_156_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.297 r  control_parametros_1/counter_decoy_aux_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000     3.297    control_parametros_1/counter_decoy_aux_reg[31]_i_136_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.411 r  control_parametros_1/counter_decoy_aux_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000     3.411    control_parametros_1/counter_decoy_aux_reg[31]_i_100_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.525 r  control_parametros_1/counter_decoy_aux_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     3.525    control_parametros_1/counter_decoy_aux_reg[31]_i_62_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.859 r  control_parametros_1/counter_decoy_aux_reg[31]_i_36/O[1]
                         net (fo=1, routed)           0.644     4.502    controlPhase_Trigger1/O[1]
    SLICE_X82Y99         LUT2 (Prop_lut2_I1_O)        0.303     4.805 r  controlPhase_Trigger1/counter_decoy_aux[31]_i_11/O
                         net (fo=1, routed)           0.000     4.805    controlPhase_Trigger1/counter_decoy_aux[31]_i_11_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.355 f  controlPhase_Trigger1/counter_decoy_aux_reg[31]_i_4/CO[3]
                         net (fo=3, routed)           0.836     6.191    control_parametros_1/counter_decoy_aux_reg[1][0]
    SLICE_X82Y91         LUT5 (Prop_lut5_I4_O)        0.124     6.315 r  control_parametros_1/DAC4[15]_i_4/O
                         net (fo=1, routed)           0.534     6.849    control_parametros_1/DAC4[15]_i_4_n_0
    SLICE_X81Y89         LUT5 (Prop_lut5_I4_O)        0.124     6.973 r  control_parametros_1/DAC4[15]_i_1/O
                         net (fo=16, routed)          0.992     7.965    controlPhase_Trigger1/DAC4_reg[15]_1[0]
    SLICE_X84Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.600     8.580    controlPhase_Trigger1/clk_out1
    SLICE_X84Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[2]/C
                         clock pessimism              0.575     9.155    
                         clock uncertainty           -0.081     9.075    
    SLICE_X84Y81         FDRE (Setup_fdre_C_CE)      -0.169     8.906    controlPhase_Trigger1/DAC4_reg[2]
  -------------------------------------------------------------------
                         required time                          8.906    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 control_parametros_1/N_decoy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/DAC4_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.776ns  (logic 4.362ns (49.705%)  route 4.414ns (50.295%))
  Logic Levels:           15  (CARRY4=10 LUT2=3 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.729    -0.811    control_parametros_1/clk_out1
    SLICE_X84Y92         FDRE                                         r  control_parametros_1/N_decoy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  control_parametros_1/N_decoy_reg[1]/Q
                         net (fo=2, routed)           0.664     0.371    control_parametros_1/N_decoy[1]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.124     0.495 r  control_parametros_1/counter_decoy_aux[31]_i_167/O
                         net (fo=1, routed)           0.000     0.495    control_parametros_1/counter_decoy_aux[31]_i_167_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.028 r  control_parametros_1/counter_decoy_aux_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000     1.028    control_parametros_1/counter_decoy_aux_reg[31]_i_142_n_0
    SLICE_X84Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.145 r  control_parametros_1/counter_decoy_aux_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000     1.145    control_parametros_1/counter_decoy_aux_reg[31]_i_141_n_0
    SLICE_X84Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.468 r  control_parametros_1/counter_decoy_aux_reg[31]_i_122/O[1]
                         net (fo=4, routed)           0.744     2.213    control_parametros_1/DAC42[9]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.306     2.519 r  control_parametros_1/counter_decoy_aux[31]_i_186/O
                         net (fo=1, routed)           0.000     2.519    control_parametros_1/counter_decoy_aux[31]_i_186_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.069 r  control_parametros_1/counter_decoy_aux_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000     3.069    control_parametros_1/counter_decoy_aux_reg[31]_i_174_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.183 r  control_parametros_1/counter_decoy_aux_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000     3.183    control_parametros_1/counter_decoy_aux_reg[31]_i_156_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.297 r  control_parametros_1/counter_decoy_aux_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000     3.297    control_parametros_1/counter_decoy_aux_reg[31]_i_136_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.411 r  control_parametros_1/counter_decoy_aux_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000     3.411    control_parametros_1/counter_decoy_aux_reg[31]_i_100_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.525 r  control_parametros_1/counter_decoy_aux_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     3.525    control_parametros_1/counter_decoy_aux_reg[31]_i_62_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.859 r  control_parametros_1/counter_decoy_aux_reg[31]_i_36/O[1]
                         net (fo=1, routed)           0.644     4.502    controlPhase_Trigger1/O[1]
    SLICE_X82Y99         LUT2 (Prop_lut2_I1_O)        0.303     4.805 r  controlPhase_Trigger1/counter_decoy_aux[31]_i_11/O
                         net (fo=1, routed)           0.000     4.805    controlPhase_Trigger1/counter_decoy_aux[31]_i_11_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.355 f  controlPhase_Trigger1/counter_decoy_aux_reg[31]_i_4/CO[3]
                         net (fo=3, routed)           0.836     6.191    control_parametros_1/counter_decoy_aux_reg[1][0]
    SLICE_X82Y91         LUT5 (Prop_lut5_I4_O)        0.124     6.315 r  control_parametros_1/DAC4[15]_i_4/O
                         net (fo=1, routed)           0.534     6.849    control_parametros_1/DAC4[15]_i_4_n_0
    SLICE_X81Y89         LUT5 (Prop_lut5_I4_O)        0.124     6.973 r  control_parametros_1/DAC4[15]_i_1/O
                         net (fo=16, routed)          0.992     7.965    controlPhase_Trigger1/DAC4_reg[15]_1[0]
    SLICE_X84Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.600     8.580    controlPhase_Trigger1/clk_out1
    SLICE_X84Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[3]/C
                         clock pessimism              0.575     9.155    
                         clock uncertainty           -0.081     9.075    
    SLICE_X84Y81         FDRE (Setup_fdre_C_CE)      -0.169     8.906    controlPhase_Trigger1/DAC4_reg[3]
  -------------------------------------------------------------------
                         required time                          8.906    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 control_parametros_1/N_decoy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/DAC4_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.776ns  (logic 4.362ns (49.705%)  route 4.414ns (50.295%))
  Logic Levels:           15  (CARRY4=10 LUT2=3 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.729    -0.811    control_parametros_1/clk_out1
    SLICE_X84Y92         FDRE                                         r  control_parametros_1/N_decoy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  control_parametros_1/N_decoy_reg[1]/Q
                         net (fo=2, routed)           0.664     0.371    control_parametros_1/N_decoy[1]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.124     0.495 r  control_parametros_1/counter_decoy_aux[31]_i_167/O
                         net (fo=1, routed)           0.000     0.495    control_parametros_1/counter_decoy_aux[31]_i_167_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.028 r  control_parametros_1/counter_decoy_aux_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000     1.028    control_parametros_1/counter_decoy_aux_reg[31]_i_142_n_0
    SLICE_X84Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.145 r  control_parametros_1/counter_decoy_aux_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000     1.145    control_parametros_1/counter_decoy_aux_reg[31]_i_141_n_0
    SLICE_X84Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.468 r  control_parametros_1/counter_decoy_aux_reg[31]_i_122/O[1]
                         net (fo=4, routed)           0.744     2.213    control_parametros_1/DAC42[9]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.306     2.519 r  control_parametros_1/counter_decoy_aux[31]_i_186/O
                         net (fo=1, routed)           0.000     2.519    control_parametros_1/counter_decoy_aux[31]_i_186_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.069 r  control_parametros_1/counter_decoy_aux_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000     3.069    control_parametros_1/counter_decoy_aux_reg[31]_i_174_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.183 r  control_parametros_1/counter_decoy_aux_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000     3.183    control_parametros_1/counter_decoy_aux_reg[31]_i_156_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.297 r  control_parametros_1/counter_decoy_aux_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000     3.297    control_parametros_1/counter_decoy_aux_reg[31]_i_136_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.411 r  control_parametros_1/counter_decoy_aux_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000     3.411    control_parametros_1/counter_decoy_aux_reg[31]_i_100_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.525 r  control_parametros_1/counter_decoy_aux_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     3.525    control_parametros_1/counter_decoy_aux_reg[31]_i_62_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.859 r  control_parametros_1/counter_decoy_aux_reg[31]_i_36/O[1]
                         net (fo=1, routed)           0.644     4.502    controlPhase_Trigger1/O[1]
    SLICE_X82Y99         LUT2 (Prop_lut2_I1_O)        0.303     4.805 r  controlPhase_Trigger1/counter_decoy_aux[31]_i_11/O
                         net (fo=1, routed)           0.000     4.805    controlPhase_Trigger1/counter_decoy_aux[31]_i_11_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.355 f  controlPhase_Trigger1/counter_decoy_aux_reg[31]_i_4/CO[3]
                         net (fo=3, routed)           0.836     6.191    control_parametros_1/counter_decoy_aux_reg[1][0]
    SLICE_X82Y91         LUT5 (Prop_lut5_I4_O)        0.124     6.315 r  control_parametros_1/DAC4[15]_i_4/O
                         net (fo=1, routed)           0.534     6.849    control_parametros_1/DAC4[15]_i_4_n_0
    SLICE_X81Y89         LUT5 (Prop_lut5_I4_O)        0.124     6.973 r  control_parametros_1/DAC4[15]_i_1/O
                         net (fo=16, routed)          0.992     7.965    controlPhase_Trigger1/DAC4_reg[15]_1[0]
    SLICE_X84Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.600     8.580    controlPhase_Trigger1/clk_out1
    SLICE_X84Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[4]/C
                         clock pessimism              0.575     9.155    
                         clock uncertainty           -0.081     9.075    
    SLICE_X84Y81         FDRE (Setup_fdre_C_CE)      -0.169     8.906    controlPhase_Trigger1/DAC4_reg[4]
  -------------------------------------------------------------------
                         required time                          8.906    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 control_parametros_1/N_decoy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/DAC4_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.627ns  (logic 4.362ns (50.564%)  route 4.265ns (49.436%))
  Logic Levels:           15  (CARRY4=10 LUT2=3 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 8.589 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.729    -0.811    control_parametros_1/clk_out1
    SLICE_X84Y92         FDRE                                         r  control_parametros_1/N_decoy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  control_parametros_1/N_decoy_reg[1]/Q
                         net (fo=2, routed)           0.664     0.371    control_parametros_1/N_decoy[1]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.124     0.495 r  control_parametros_1/counter_decoy_aux[31]_i_167/O
                         net (fo=1, routed)           0.000     0.495    control_parametros_1/counter_decoy_aux[31]_i_167_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.028 r  control_parametros_1/counter_decoy_aux_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000     1.028    control_parametros_1/counter_decoy_aux_reg[31]_i_142_n_0
    SLICE_X84Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.145 r  control_parametros_1/counter_decoy_aux_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000     1.145    control_parametros_1/counter_decoy_aux_reg[31]_i_141_n_0
    SLICE_X84Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.468 r  control_parametros_1/counter_decoy_aux_reg[31]_i_122/O[1]
                         net (fo=4, routed)           0.744     2.213    control_parametros_1/DAC42[9]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.306     2.519 r  control_parametros_1/counter_decoy_aux[31]_i_186/O
                         net (fo=1, routed)           0.000     2.519    control_parametros_1/counter_decoy_aux[31]_i_186_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.069 r  control_parametros_1/counter_decoy_aux_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000     3.069    control_parametros_1/counter_decoy_aux_reg[31]_i_174_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.183 r  control_parametros_1/counter_decoy_aux_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000     3.183    control_parametros_1/counter_decoy_aux_reg[31]_i_156_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.297 r  control_parametros_1/counter_decoy_aux_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000     3.297    control_parametros_1/counter_decoy_aux_reg[31]_i_136_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.411 r  control_parametros_1/counter_decoy_aux_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000     3.411    control_parametros_1/counter_decoy_aux_reg[31]_i_100_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.525 r  control_parametros_1/counter_decoy_aux_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     3.525    control_parametros_1/counter_decoy_aux_reg[31]_i_62_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.859 r  control_parametros_1/counter_decoy_aux_reg[31]_i_36/O[1]
                         net (fo=1, routed)           0.644     4.502    controlPhase_Trigger1/O[1]
    SLICE_X82Y99         LUT2 (Prop_lut2_I1_O)        0.303     4.805 r  controlPhase_Trigger1/counter_decoy_aux[31]_i_11/O
                         net (fo=1, routed)           0.000     4.805    controlPhase_Trigger1/counter_decoy_aux[31]_i_11_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.355 f  controlPhase_Trigger1/counter_decoy_aux_reg[31]_i_4/CO[3]
                         net (fo=3, routed)           0.836     6.191    control_parametros_1/counter_decoy_aux_reg[1][0]
    SLICE_X82Y91         LUT5 (Prop_lut5_I4_O)        0.124     6.315 r  control_parametros_1/DAC4[15]_i_4/O
                         net (fo=1, routed)           0.534     6.849    control_parametros_1/DAC4[15]_i_4_n_0
    SLICE_X81Y89         LUT5 (Prop_lut5_I4_O)        0.124     6.973 r  control_parametros_1/DAC4[15]_i_1/O
                         net (fo=16, routed)          0.843     7.816    controlPhase_Trigger1/DAC4_reg[15]_1[0]
    SLICE_X87Y88         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.609     8.589    controlPhase_Trigger1/clk_out1
    SLICE_X87Y88         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[13]/C
                         clock pessimism              0.559     9.148    
                         clock uncertainty           -0.081     9.068    
    SLICE_X87Y88         FDRE (Setup_fdre_C_CE)      -0.205     8.863    controlPhase_Trigger1/DAC4_reg[13]
  -------------------------------------------------------------------
                         required time                          8.863    
                         arrival time                          -7.816    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 control_parametros_1/N_decoy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/DAC4_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.556ns  (logic 4.362ns (50.984%)  route 4.194ns (49.016%))
  Logic Levels:           15  (CARRY4=10 LUT2=3 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 8.589 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.729    -0.811    control_parametros_1/clk_out1
    SLICE_X84Y92         FDRE                                         r  control_parametros_1/N_decoy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  control_parametros_1/N_decoy_reg[1]/Q
                         net (fo=2, routed)           0.664     0.371    control_parametros_1/N_decoy[1]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.124     0.495 r  control_parametros_1/counter_decoy_aux[31]_i_167/O
                         net (fo=1, routed)           0.000     0.495    control_parametros_1/counter_decoy_aux[31]_i_167_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.028 r  control_parametros_1/counter_decoy_aux_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000     1.028    control_parametros_1/counter_decoy_aux_reg[31]_i_142_n_0
    SLICE_X84Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.145 r  control_parametros_1/counter_decoy_aux_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000     1.145    control_parametros_1/counter_decoy_aux_reg[31]_i_141_n_0
    SLICE_X84Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.468 r  control_parametros_1/counter_decoy_aux_reg[31]_i_122/O[1]
                         net (fo=4, routed)           0.744     2.213    control_parametros_1/DAC42[9]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.306     2.519 r  control_parametros_1/counter_decoy_aux[31]_i_186/O
                         net (fo=1, routed)           0.000     2.519    control_parametros_1/counter_decoy_aux[31]_i_186_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.069 r  control_parametros_1/counter_decoy_aux_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000     3.069    control_parametros_1/counter_decoy_aux_reg[31]_i_174_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.183 r  control_parametros_1/counter_decoy_aux_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000     3.183    control_parametros_1/counter_decoy_aux_reg[31]_i_156_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.297 r  control_parametros_1/counter_decoy_aux_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000     3.297    control_parametros_1/counter_decoy_aux_reg[31]_i_136_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.411 r  control_parametros_1/counter_decoy_aux_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000     3.411    control_parametros_1/counter_decoy_aux_reg[31]_i_100_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.525 r  control_parametros_1/counter_decoy_aux_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     3.525    control_parametros_1/counter_decoy_aux_reg[31]_i_62_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.859 r  control_parametros_1/counter_decoy_aux_reg[31]_i_36/O[1]
                         net (fo=1, routed)           0.644     4.502    controlPhase_Trigger1/O[1]
    SLICE_X82Y99         LUT2 (Prop_lut2_I1_O)        0.303     4.805 r  controlPhase_Trigger1/counter_decoy_aux[31]_i_11/O
                         net (fo=1, routed)           0.000     4.805    controlPhase_Trigger1/counter_decoy_aux[31]_i_11_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.355 f  controlPhase_Trigger1/counter_decoy_aux_reg[31]_i_4/CO[3]
                         net (fo=3, routed)           0.836     6.191    control_parametros_1/counter_decoy_aux_reg[1][0]
    SLICE_X82Y91         LUT5 (Prop_lut5_I4_O)        0.124     6.315 r  control_parametros_1/DAC4[15]_i_4/O
                         net (fo=1, routed)           0.534     6.849    control_parametros_1/DAC4[15]_i_4_n_0
    SLICE_X81Y89         LUT5 (Prop_lut5_I4_O)        0.124     6.973 r  control_parametros_1/DAC4[15]_i_1/O
                         net (fo=16, routed)          0.772     7.745    controlPhase_Trigger1/DAC4_reg[15]_1[0]
    SLICE_X86Y88         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.609     8.589    controlPhase_Trigger1/clk_out1
    SLICE_X86Y88         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[10]/C
                         clock pessimism              0.559     9.148    
                         clock uncertainty           -0.081     9.068    
    SLICE_X86Y88         FDRE (Setup_fdre_C_CE)      -0.205     8.863    controlPhase_Trigger1/DAC4_reg[10]
  -------------------------------------------------------------------
                         required time                          8.863    
                         arrival time                          -7.745    
  -------------------------------------------------------------------
                         slack                                  1.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 control_parametros_1/VRampa_0_2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/V2_rampa_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.599    -0.565    control_parametros_1/clk_out1
    SLICE_X81Y87         FDRE                                         r  control_parametros_1/VRampa_0_2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  control_parametros_1/VRampa_0_2_reg[13]/Q
                         net (fo=1, routed)           0.054    -0.370    control_parametros_1/VRampa_0_2[13]
    SLICE_X80Y87         LUT4 (Prop_lut4_I0_O)        0.045    -0.325 r  control_parametros_1/V2_rampa[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    controlPhase_Trigger1/V2_rampa_reg[15]_1[13]
    SLICE_X80Y87         FDRE                                         r  controlPhase_Trigger1/V2_rampa_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.870    -0.803    controlPhase_Trigger1/clk_out1
    SLICE_X80Y87         FDRE                                         r  controlPhase_Trigger1/V2_rampa_reg[13]/C
                         clock pessimism              0.251    -0.552    
                         clock uncertainty            0.081    -0.472    
    SLICE_X80Y87         FDRE (Hold_fdre_C_D)         0.121    -0.351    controlPhase_Trigger1/V2_rampa_reg[13]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 control_parametros_1/V4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/DAC4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.599    -0.565    control_parametros_1/clk_out1
    SLICE_X85Y81         FDRE                                         r  control_parametros_1/V4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  control_parametros_1/V4_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.370    control_parametros_1/V4[3]
    SLICE_X84Y81         LUT6 (Prop_lut6_I1_O)        0.045    -0.325 r  control_parametros_1/DAC4[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    controlPhase_Trigger1/DAC4_reg[15]_2[3]
    SLICE_X84Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.869    -0.804    controlPhase_Trigger1/clk_out1
    SLICE_X84Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[3]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.081    -0.472    
    SLICE_X84Y81         FDRE (Hold_fdre_C_D)         0.121    -0.351    controlPhase_Trigger1/DAC4_reg[3]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 Acc011/APD1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_control_1/data32bit_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.568    -0.596    Acc011/clk_out1
    SLICE_X63Y94         FDRE                                         r  Acc011/APD1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Acc011/APD1_reg[11]/Q
                         net (fo=1, routed)           0.056    -0.399    Acc011/APD1[11]
    SLICE_X62Y94         LUT6 (Prop_lut6_I3_O)        0.045    -0.354 r  Acc011/data32bit[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.354    UART_TX_control_1/D[11]
    SLICE_X62Y94         FDRE                                         r  UART_TX_control_1/data32bit_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.839    -0.834    UART_TX_control_1/clk_out1
    SLICE_X62Y94         FDRE                                         r  UART_TX_control_1/data32bit_reg[11]/C
                         clock pessimism              0.251    -0.583    
                         clock uncertainty            0.081    -0.503    
    SLICE_X62Y94         FDRE (Hold_fdre_C_D)         0.120    -0.383    UART_TX_control_1/data32bit_reg[11]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 Acc011/APD1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_control_1/data32bit_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.568    -0.596    Acc011/clk_out1
    SLICE_X63Y96         FDRE                                         r  Acc011/APD1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Acc011/APD1_reg[12]/Q
                         net (fo=1, routed)           0.056    -0.399    Acc011/APD1[12]
    SLICE_X62Y96         LUT6 (Prop_lut6_I3_O)        0.045    -0.354 r  Acc011/data32bit[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.354    UART_TX_control_1/D[12]
    SLICE_X62Y96         FDRE                                         r  UART_TX_control_1/data32bit_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.839    -0.834    UART_TX_control_1/clk_out1
    SLICE_X62Y96         FDRE                                         r  UART_TX_control_1/data32bit_reg[12]/C
                         clock pessimism              0.251    -0.583    
                         clock uncertainty            0.081    -0.503    
    SLICE_X62Y96         FDRE (Hold_fdre_C_D)         0.120    -0.383    UART_TX_control_1/data32bit_reg[12]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 control_parametros_1/V0_3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/DAC3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.590    -0.574    control_parametros_1/clk_out1
    SLICE_X75Y81         FDRE                                         r  control_parametros_1/V0_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  control_parametros_1/V0_3_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.377    control_parametros_1/V0_3[2]
    SLICE_X74Y81         LUT6 (Prop_lut6_I1_O)        0.045    -0.332 r  control_parametros_1/DAC3[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.332    controlPhase_Trigger1/DAC3_reg[15]_2[2]
    SLICE_X74Y81         FDRE                                         r  controlPhase_Trigger1/DAC3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.861    -0.812    controlPhase_Trigger1/clk_out1
    SLICE_X74Y81         FDRE                                         r  controlPhase_Trigger1/DAC3_reg[2]/C
                         clock pessimism              0.251    -0.561    
                         clock uncertainty            0.081    -0.481    
    SLICE_X74Y81         FDRE (Hold_fdre_C_D)         0.120    -0.361    controlPhase_Trigger1/DAC3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 control_parametros_1/VRampa_0_1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/V1_rampa_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.602    -0.562    control_parametros_1/clk_out1
    SLICE_X85Y85         FDRE                                         r  control_parametros_1/VRampa_0_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  control_parametros_1/VRampa_0_1_reg[8]/Q
                         net (fo=1, routed)           0.080    -0.341    control_parametros_1/VRampa_0_1[8]
    SLICE_X84Y85         LUT4 (Prop_lut4_I0_O)        0.045    -0.296 r  control_parametros_1/V1_rampa[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    controlPhase_Trigger1/V1_rampa_reg[15]_1[8]
    SLICE_X84Y85         FDRE                                         r  controlPhase_Trigger1/V1_rampa_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.873    -0.800    controlPhase_Trigger1/clk_out1
    SLICE_X84Y85         FDRE                                         r  controlPhase_Trigger1/V1_rampa_reg[8]/C
                         clock pessimism              0.251    -0.549    
                         clock uncertainty            0.081    -0.469    
    SLICE_X84Y85         FDRE (Hold_fdre_C_D)         0.121    -0.348    controlPhase_Trigger1/V1_rampa_reg[8]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 UART_TX_control_1/dcode32to8_1/dataInterna_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_control_1/dcode32to8_1/dataout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.567    -0.597    UART_TX_control_1/dcode32to8_1/clk_out1
    SLICE_X64Y90         FDRE                                         r  UART_TX_control_1/dcode32to8_1/dataInterna_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  UART_TX_control_1/dcode32to8_1/dataInterna_reg[17]/Q
                         net (fo=1, routed)           0.054    -0.402    UART_TX_control_1/dcode32to8_1/dataInterna_reg_n_0_[17]
    SLICE_X65Y90         LUT6 (Prop_lut6_I4_O)        0.045    -0.357 r  UART_TX_control_1/dcode32to8_1/dataout[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    UART_TX_control_1/dcode32to8_1/dataout[1]_i_1_n_0
    SLICE_X65Y90         FDRE                                         r  UART_TX_control_1/dcode32to8_1/dataout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.839    -0.834    UART_TX_control_1/dcode32to8_1/clk_out1
    SLICE_X65Y90         FDRE                                         r  UART_TX_control_1/dcode32to8_1/dataout_reg[1]/C
                         clock pessimism              0.250    -0.584    
                         clock uncertainty            0.081    -0.504    
    SLICE_X65Y90         FDRE (Hold_fdre_C_D)         0.091    -0.413    UART_TX_control_1/dcode32to8_1/dataout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 control_parametros_1/VRampa_0_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/V1_rampa_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.600    -0.564    control_parametros_1/clk_out1
    SLICE_X83Y82         FDRE                                         r  control_parametros_1/VRampa_0_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  control_parametros_1/VRampa_0_1_reg[2]/Q
                         net (fo=1, routed)           0.057    -0.366    control_parametros_1/VRampa_0_1[2]
    SLICE_X82Y82         LUT4 (Prop_lut4_I0_O)        0.045    -0.321 r  control_parametros_1/V1_rampa[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    controlPhase_Trigger1/V1_rampa_reg[15]_1[2]
    SLICE_X82Y82         FDRE                                         r  controlPhase_Trigger1/V1_rampa_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.870    -0.803    controlPhase_Trigger1/clk_out1
    SLICE_X82Y82         FDRE                                         r  controlPhase_Trigger1/V1_rampa_reg[2]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.081    -0.471    
    SLICE_X82Y82         FDRE (Hold_fdre_C_D)         0.092    -0.379    controlPhase_Trigger1/V1_rampa_reg[2]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Acc011/APD0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_control_1/data32bit_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.569    -0.595    Acc011/clk_out1
    SLICE_X63Y98         FDRE                                         r  Acc011/APD0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Acc011/APD0_reg[24]/Q
                         net (fo=1, routed)           0.087    -0.367    Acc011/APD0[24]
    SLICE_X62Y98         LUT6 (Prop_lut6_I5_O)        0.045    -0.322 r  Acc011/data32bit[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.322    UART_TX_control_1/D[24]
    SLICE_X62Y98         FDRE                                         r  UART_TX_control_1/data32bit_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.840    -0.833    UART_TX_control_1/clk_out1
    SLICE_X62Y98         FDRE                                         r  UART_TX_control_1/data32bit_reg[24]/C
                         clock pessimism              0.251    -0.582    
                         clock uncertainty            0.081    -0.502    
    SLICE_X62Y98         FDRE (Hold_fdre_C_D)         0.120    -0.382    UART_TX_control_1/data32bit_reg[24]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 control_parametros_1/VRampa_0_2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/V2_rampa_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.599    -0.565    control_parametros_1/clk_out1
    SLICE_X81Y87         FDRE                                         r  control_parametros_1/VRampa_0_2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  control_parametros_1/VRampa_0_2_reg[11]/Q
                         net (fo=1, routed)           0.087    -0.337    control_parametros_1/VRampa_0_2[11]
    SLICE_X80Y87         LUT4 (Prop_lut4_I0_O)        0.045    -0.292 r  control_parametros_1/V2_rampa[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    controlPhase_Trigger1/V2_rampa_reg[15]_1[11]
    SLICE_X80Y87         FDRE                                         r  controlPhase_Trigger1/V2_rampa_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.870    -0.803    controlPhase_Trigger1/clk_out1
    SLICE_X80Y87         FDRE                                         r  controlPhase_Trigger1/V2_rampa_reg[11]/C
                         clock pessimism              0.251    -0.552    
                         clock uncertainty            0.081    -0.472    
    SLICE_X80Y87         FDRE (Hold_fdre_C_D)         0.120    -0.352    controlPhase_Trigger1/V2_rampa_reg[11]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.060    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            5  Failing Endpoints,  Worst Slack       -0.122ns,  Total Violation       -0.203ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.122ns  (required time - arrival time)
  Source:                 Acc011/counter_ADP_6/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@7.500ns)
  Data Path Delay:        2.137ns  (logic 0.518ns (24.239%)  route 1.619ns (75.761%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 6.594 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.500     7.500 r  
    E3                                                0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.982 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.215    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     3.145 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.864    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.960 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.634     6.594    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y98         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98         FDRE (Prop_fdre_C_Q)         0.518     7.112 r  Acc011/counter_ADP_6/counter_reg[24]/Q
                         net (fo=2, routed)           1.619     8.731    Acc011/counter_reg_5[24]
    SLICE_X64Y101        FDRE                                         r  Acc011/APD6_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.497     8.476    Acc011/clk_out1
    SLICE_X64Y101        FDRE                                         r  Acc011/APD6_reg[24]/C
                         clock pessimism              0.395     8.871    
                         clock uncertainty           -0.201     8.671    
    SLICE_X64Y101        FDRE (Setup_fdre_C_D)       -0.061     8.610    Acc011/APD6_reg[24]
  -------------------------------------------------------------------
                         required time                          8.610    
                         arrival time                          -8.731    
  -------------------------------------------------------------------
                         slack                                 -0.122    

Slack (VIOLATED) :        -0.034ns  (required time - arrival time)
  Source:                 Acc011/counter_ADP_6/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@7.500ns)
  Data Path Delay:        2.064ns  (logic 0.518ns (25.099%)  route 1.546ns (74.901%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 6.593 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.500     7.500 r  
    E3                                                0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.982 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.215    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     3.145 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.864    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.960 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.633     6.593    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y94         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y94         FDRE (Prop_fdre_C_Q)         0.518     7.111 r  Acc011/counter_ADP_6/counter_reg[11]/Q
                         net (fo=2, routed)           1.546     8.657    Acc011/counter_reg_5[11]
    SLICE_X63Y94         FDRE                                         r  Acc011/APD6_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.511     8.491    Acc011/clk_out1
    SLICE_X63Y94         FDRE                                         r  Acc011/APD6_reg[11]/C
                         clock pessimism              0.395     8.886    
                         clock uncertainty           -0.201     8.685    
    SLICE_X63Y94         FDRE (Setup_fdre_C_D)       -0.062     8.623    Acc011/APD6_reg[11]
  -------------------------------------------------------------------
                         required time                          8.623    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                 -0.034    

Slack (VIOLATED) :        -0.023ns  (required time - arrival time)
  Source:                 Acc011/counter_ADP_6/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@7.500ns)
  Data Path Delay:        2.054ns  (logic 0.518ns (25.220%)  route 1.536ns (74.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 6.593 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.500     7.500 r  
    E3                                                0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.982 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.215    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     3.145 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.864    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.960 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.633     6.593    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y93         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y93         FDRE (Prop_fdre_C_Q)         0.518     7.111 r  Acc011/counter_ADP_6/counter_reg[7]/Q
                         net (fo=2, routed)           1.536     8.647    Acc011/counter_reg_5[7]
    SLICE_X67Y93         FDRE                                         r  Acc011/APD6_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.512     8.492    Acc011/clk_out1
    SLICE_X67Y93         FDRE                                         r  Acc011/APD6_reg[7]/C
                         clock pessimism              0.395     8.887    
                         clock uncertainty           -0.201     8.686    
    SLICE_X67Y93         FDRE (Setup_fdre_C_D)       -0.062     8.624    Acc011/APD6_reg[7]
  -------------------------------------------------------------------
                         required time                          8.624    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                 -0.023    

Slack (VIOLATED) :        -0.021ns  (required time - arrival time)
  Source:                 Acc011/counter_ADP_6/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@7.500ns)
  Data Path Delay:        2.053ns  (logic 0.518ns (25.236%)  route 1.535ns (74.763%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns = ( 6.592 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.500     7.500 r  
    E3                                                0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.982 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.215    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     3.145 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.864    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.960 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.632     6.592    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y92         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.518     7.110 r  Acc011/counter_ADP_6/counter_reg[0]/Q
                         net (fo=2, routed)           1.535     8.645    Acc011/counter_reg_5[0]
    SLICE_X67Y92         FDRE                                         r  Acc011/APD6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.511     8.491    Acc011/clk_out1
    SLICE_X67Y92         FDRE                                         r  Acc011/APD6_reg[0]/C
                         clock pessimism              0.395     8.886    
                         clock uncertainty           -0.201     8.685    
    SLICE_X67Y92         FDRE (Setup_fdre_C_D)       -0.062     8.623    Acc011/APD6_reg[0]
  -------------------------------------------------------------------
                         required time                          8.623    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                 -0.021    

Slack (VIOLATED) :        -0.003ns  (required time - arrival time)
  Source:                 Acc011/counter_ADP_6/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@7.500ns)
  Data Path Delay:        2.056ns  (logic 0.518ns (25.188%)  route 1.538ns (74.812%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 6.593 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.500     7.500 r  
    E3                                                0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.982 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.215    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     3.145 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.864    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.960 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.633     6.593    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y96         FDRE (Prop_fdre_C_Q)         0.518     7.111 r  Acc011/counter_ADP_6/counter_reg[16]/Q
                         net (fo=2, routed)           1.538     8.650    Acc011/counter_reg_5[16]
    SLICE_X67Y96         FDRE                                         r  Acc011/APD6_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.512     8.492    Acc011/clk_out1
    SLICE_X67Y96         FDRE                                         r  Acc011/APD6_reg[16]/C
                         clock pessimism              0.395     8.887    
                         clock uncertainty           -0.201     8.686    
    SLICE_X67Y96         FDRE (Setup_fdre_C_D)       -0.040     8.646    Acc011/APD6_reg[16]
  -------------------------------------------------------------------
                         required time                          8.646    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                 -0.003    

Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 Acc011/counter_ADP_6/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@7.500ns)
  Data Path Delay:        1.975ns  (logic 0.518ns (26.232%)  route 1.457ns (73.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 6.594 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.500     7.500 r  
    E3                                                0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.982 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.215    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     3.145 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.864    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.960 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.634     6.594    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDRE (Prop_fdre_C_Q)         0.518     7.112 r  Acc011/counter_ADP_6/counter_reg[21]/Q
                         net (fo=2, routed)           1.457     8.569    Acc011/counter_reg_5[21]
    SLICE_X67Y99         FDRE                                         r  Acc011/APD6_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.513     8.493    Acc011/clk_out1
    SLICE_X67Y99         FDRE                                         r  Acc011/APD6_reg[21]/C
                         clock pessimism              0.395     8.888    
                         clock uncertainty           -0.201     8.687    
    SLICE_X67Y99         FDRE (Setup_fdre_C_D)       -0.067     8.620    Acc011/APD6_reg[21]
  -------------------------------------------------------------------
                         required time                          8.620    
                         arrival time                          -8.569    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 Acc011/counter_ADP_6/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@7.500ns)
  Data Path Delay:        2.014ns  (logic 0.518ns (25.721%)  route 1.496ns (74.279%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 6.594 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.500     7.500 r  
    E3                                                0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.982 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.215    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     3.145 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.864    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.960 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.634     6.594    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDRE (Prop_fdre_C_Q)         0.518     7.112 r  Acc011/counter_ADP_6/counter_reg[23]/Q
                         net (fo=2, routed)           1.496     8.608    Acc011/counter_reg_5[23]
    SLICE_X62Y97         FDRE                                         r  Acc011/APD6_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.512     8.492    Acc011/clk_out1
    SLICE_X62Y97         FDRE                                         r  Acc011/APD6_reg[23]/C
                         clock pessimism              0.395     8.887    
                         clock uncertainty           -0.201     8.686    
    SLICE_X62Y97         FDRE (Setup_fdre_C_D)       -0.016     8.670    Acc011/APD6_reg[23]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -8.608    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 Acc011/counter_ADP_6/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@7.500ns)
  Data Path Delay:        1.948ns  (logic 0.518ns (26.593%)  route 1.430ns (73.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 6.594 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.500     7.500 r  
    E3                                                0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.982 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.215    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     3.145 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.864    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.960 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.634     6.594    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y99         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.518     7.112 r  Acc011/counter_ADP_6/counter_reg[31]/Q
                         net (fo=2, routed)           1.430     8.542    Acc011/counter_reg_5[31]
    SLICE_X63Y99         FDRE                                         r  Acc011/APD6_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.512     8.492    Acc011/clk_out1
    SLICE_X63Y99         FDRE                                         r  Acc011/APD6_reg[31]/C
                         clock pessimism              0.395     8.887    
                         clock uncertainty           -0.201     8.686    
    SLICE_X63Y99         FDRE (Setup_fdre_C_D)       -0.043     8.643    Acc011/APD6_reg[31]
  -------------------------------------------------------------------
                         required time                          8.643    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 Acc011/counter_ADP_6/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@7.500ns)
  Data Path Delay:        1.905ns  (logic 0.518ns (27.188%)  route 1.387ns (72.812%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 6.594 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.500     7.500 r  
    E3                                                0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.982 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.215    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     3.145 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.864    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.960 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.634     6.594    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y99         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.518     7.112 r  Acc011/counter_ADP_6/counter_reg[28]/Q
                         net (fo=2, routed)           1.387     8.500    Acc011/counter_reg_5[28]
    SLICE_X64Y101        FDRE                                         r  Acc011/APD6_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.497     8.476    Acc011/clk_out1
    SLICE_X64Y101        FDRE                                         r  Acc011/APD6_reg[28]/C
                         clock pessimism              0.395     8.871    
                         clock uncertainty           -0.201     8.671    
    SLICE_X64Y101        FDRE (Setup_fdre_C_D)       -0.058     8.613    Acc011/APD6_reg[28]
  -------------------------------------------------------------------
                         required time                          8.613    
                         arrival time                          -8.500    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.122ns  (required time - arrival time)
  Source:                 Acc011/counter_ADP_6/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@7.500ns)
  Data Path Delay:        1.923ns  (logic 0.518ns (26.941%)  route 1.405ns (73.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 6.594 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.500     7.500 r  
    E3                                                0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.982 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.215    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     3.145 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.864    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.960 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.634     6.594    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDRE (Prop_fdre_C_Q)         0.518     7.112 r  Acc011/counter_ADP_6/counter_reg[22]/Q
                         net (fo=2, routed)           1.405     8.517    Acc011/counter_reg_5[22]
    SLICE_X63Y97         FDRE                                         r  Acc011/APD6_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.512     8.492    Acc011/clk_out1
    SLICE_X63Y97         FDRE                                         r  Acc011/APD6_reg[22]/C
                         clock pessimism              0.395     8.887    
                         clock uncertainty           -0.201     8.686    
    SLICE_X63Y97         FDRE (Setup_fdre_C_D)       -0.047     8.639    Acc011/APD6_reg[22]
  -------------------------------------------------------------------
                         required time                          8.639    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                  0.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.164ns (23.541%)  route 0.533ns (76.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.569    -0.595    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  Acc011/counter_ADP_6/counter_reg[20]/Q
                         net (fo=2, routed)           0.533     0.101    Acc011/counter_reg_5[20]
    SLICE_X62Y97         FDRE                                         r  Acc011/APD6_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.840    -0.833    Acc011/clk_out1
    SLICE_X62Y97         FDRE                                         r  Acc011/APD6_reg[20]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.201    -0.076    
    SLICE_X62Y97         FDRE (Hold_fdre_C_D)         0.063    -0.013    Acc011/APD6_reg[20]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.164ns (22.286%)  route 0.572ns (77.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.568    -0.596    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y93         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  Acc011/counter_ADP_6/counter_reg[7]/Q
                         net (fo=2, routed)           0.572     0.140    Acc011/counter_reg_5[7]
    SLICE_X67Y93         FDRE                                         r  Acc011/APD6_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.840    -0.833    Acc011/clk_out1
    SLICE_X67Y93         FDRE                                         r  Acc011/APD6_reg[7]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.201    -0.076    
    SLICE_X67Y93         FDRE (Hold_fdre_C_D)         0.071    -0.005    Acc011/APD6_reg[7]
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.164ns (22.406%)  route 0.568ns (77.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.569    -0.595    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  Acc011/counter_ADP_6/counter_reg[23]/Q
                         net (fo=2, routed)           0.568     0.137    Acc011/counter_reg_5[23]
    SLICE_X62Y97         FDRE                                         r  Acc011/APD6_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.840    -0.833    Acc011/clk_out1
    SLICE_X62Y97         FDRE                                         r  Acc011/APD6_reg[23]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.201    -0.076    
    SLICE_X62Y97         FDRE (Hold_fdre_C_D)         0.060    -0.016    Acc011/APD6_reg[23]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.164ns (21.850%)  route 0.587ns (78.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.567    -0.597    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y92         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  Acc011/counter_ADP_6/counter_reg[0]/Q
                         net (fo=2, routed)           0.587     0.153    Acc011/counter_reg_5[0]
    SLICE_X67Y92         FDRE                                         r  Acc011/APD6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.839    -0.834    Acc011/clk_out1
    SLICE_X67Y92         FDRE                                         r  Acc011/APD6_reg[0]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.201    -0.077    
    SLICE_X67Y92         FDRE (Hold_fdre_C_D)         0.071    -0.006    Acc011/APD6_reg[0]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.164ns (21.850%)  route 0.587ns (78.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.569    -0.595    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y99         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  Acc011/counter_ADP_6/counter_reg[29]/Q
                         net (fo=2, routed)           0.587     0.155    Acc011/counter_reg_5[29]
    SLICE_X63Y99         FDRE                                         r  Acc011/APD6_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.840    -0.833    Acc011/clk_out1
    SLICE_X63Y99         FDRE                                         r  Acc011/APD6_reg[29]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.201    -0.076    
    SLICE_X63Y99         FDRE (Hold_fdre_C_D)         0.071    -0.005    Acc011/APD6_reg[29]
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.155    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.164ns (21.417%)  route 0.602ns (78.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.569    -0.595    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y98         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  Acc011/counter_ADP_6/counter_reg[26]/Q
                         net (fo=2, routed)           0.602     0.170    Acc011/counter_reg_5[26]
    SLICE_X63Y98         FDRE                                         r  Acc011/APD6_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.840    -0.833    Acc011/clk_out1
    SLICE_X63Y98         FDRE                                         r  Acc011/APD6_reg[26]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.201    -0.076    
    SLICE_X63Y98         FDRE (Hold_fdre_C_D)         0.078     0.002    Acc011/APD6_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.164ns (21.549%)  route 0.597ns (78.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.568    -0.596    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y95         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  Acc011/counter_ADP_6/counter_reg[15]/Q
                         net (fo=2, routed)           0.597     0.165    Acc011/counter_reg_5[15]
    SLICE_X68Y96         FDRE                                         r  Acc011/APD6_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.840    -0.833    Acc011/clk_out1
    SLICE_X68Y96         FDRE                                         r  Acc011/APD6_reg[15]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.201    -0.076    
    SLICE_X68Y96         FDRE (Hold_fdre_C_D)         0.070    -0.006    Acc011/APD6_reg[15]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.164ns (21.520%)  route 0.598ns (78.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.568    -0.596    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y95         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  Acc011/counter_ADP_6/counter_reg[14]/Q
                         net (fo=2, routed)           0.598     0.166    Acc011/counter_reg_5[14]
    SLICE_X69Y95         FDRE                                         r  Acc011/APD6_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.840    -0.833    Acc011/clk_out1
    SLICE_X69Y95         FDRE                                         r  Acc011/APD6_reg[14]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.201    -0.076    
    SLICE_X69Y95         FDRE (Hold_fdre_C_D)         0.070    -0.006    Acc011/APD6_reg[14]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.164ns (21.285%)  route 0.606ns (78.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.568    -0.596    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  Acc011/counter_ADP_6/counter_reg[16]/Q
                         net (fo=2, routed)           0.606     0.174    Acc011/counter_reg_5[16]
    SLICE_X67Y96         FDRE                                         r  Acc011/APD6_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.840    -0.833    Acc011/clk_out1
    SLICE_X67Y96         FDRE                                         r  Acc011/APD6_reg[16]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.201    -0.076    
    SLICE_X67Y96         FDRE (Hold_fdre_C_D)         0.078     0.002    Acc011/APD6_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.164ns (21.444%)  route 0.601ns (78.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.568    -0.596    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y94         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  Acc011/counter_ADP_6/counter_reg[11]/Q
                         net (fo=2, routed)           0.601     0.169    Acc011/counter_reg_5[11]
    SLICE_X63Y94         FDRE                                         r  Acc011/APD6_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.839    -0.834    Acc011/clk_out1
    SLICE_X63Y94         FDRE                                         r  Acc011/APD6_reg[11]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.201    -0.077    
    SLICE_X63Y94         FDRE (Hold_fdre_C_D)         0.071    -0.006    Acc011/APD6_reg[11]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.175    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           86  Failing Endpoints,  Worst Slack       -1.208ns,  Total Violation      -23.041ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.208ns  (required time - arrival time)
  Source:                 control_parametros_1/dead_time_APD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/Pre002/o1/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 1.526ns (53.133%)  route 1.346ns (46.867%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 0.992 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.633    -0.907    control_parametros_1/clk_out1
    SLICE_X69Y94         FDRE                                         r  control_parametros_1/dead_time_APD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  control_parametros_1/dead_time_APD_reg[2]/Q
                         net (fo=14, routed)          0.667     0.217    control_parametros_1/dead_time_APD[2]
    SLICE_X69Y94         LUT4 (Prop_lut4_I0_O)        0.124     0.341 r  control_parametros_1/control1_carry_i_5__5/O
                         net (fo=1, routed)           0.000     0.341    Acc011/Pre002/o1/counter_reg[5]_1[1]
    SLICE_X69Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     0.981 r  Acc011/Pre002/o1/control1_carry/O[3]
                         net (fo=9, routed)           0.343     1.324    Acc011/Pre002/o1/O[0]
    SLICE_X71Y94         LUT2 (Prop_lut2_I1_O)        0.306     1.630 r  Acc011/Pre002/o1/counter[5]_i_1__5/O
                         net (fo=1, routed)           0.336     1.965    Acc011/Pre002/o1/counter[5]_i_1__5_n_0
    SLICE_X68Y94         FDRE                                         r  Acc011/Pre002/o1/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.512     0.992    Acc011/Pre002/o1/clk_out2
    SLICE_X68Y94         FDRE                                         r  Acc011/Pre002/o1/counter_reg[5]/C
                         clock pessimism              0.395     1.387    
                         clock uncertainty           -0.201     1.186    
    SLICE_X68Y94         FDRE (Setup_fdre_C_R)       -0.429     0.757    Acc011/Pre002/o1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.757    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                 -1.208    

Slack (VIOLATED) :        -0.580ns  (required time - arrival time)
  Source:                 Acc011/rsclr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.456ns (22.075%)  route 1.610ns (77.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 0.992 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.716    -0.824    Acc011/clk_out1
    SLICE_X73Y99         FDRE                                         r  Acc011/rsclr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  Acc011/rsclr_reg/Q
                         net (fo=224, routed)         1.610     1.242    Acc011/counter_ADP_6/rsclr
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.512     0.992    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[16]/C
                         clock pessimism              0.395     1.387    
                         clock uncertainty           -0.201     1.186    
    SLICE_X66Y96         FDRE (Setup_fdre_C_R)       -0.524     0.662    Acc011/counter_ADP_6/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                          -1.242    
  -------------------------------------------------------------------
                         slack                                 -0.580    

Slack (VIOLATED) :        -0.580ns  (required time - arrival time)
  Source:                 Acc011/rsclr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.456ns (22.075%)  route 1.610ns (77.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 0.992 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.716    -0.824    Acc011/clk_out1
    SLICE_X73Y99         FDRE                                         r  Acc011/rsclr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  Acc011/rsclr_reg/Q
                         net (fo=224, routed)         1.610     1.242    Acc011/counter_ADP_6/rsclr
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.512     0.992    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[17]/C
                         clock pessimism              0.395     1.387    
                         clock uncertainty           -0.201     1.186    
    SLICE_X66Y96         FDRE (Setup_fdre_C_R)       -0.524     0.662    Acc011/counter_ADP_6/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                          -1.242    
  -------------------------------------------------------------------
                         slack                                 -0.580    

Slack (VIOLATED) :        -0.580ns  (required time - arrival time)
  Source:                 Acc011/rsclr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.456ns (22.075%)  route 1.610ns (77.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 0.992 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.716    -0.824    Acc011/clk_out1
    SLICE_X73Y99         FDRE                                         r  Acc011/rsclr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  Acc011/rsclr_reg/Q
                         net (fo=224, routed)         1.610     1.242    Acc011/counter_ADP_6/rsclr
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.512     0.992    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[18]/C
                         clock pessimism              0.395     1.387    
                         clock uncertainty           -0.201     1.186    
    SLICE_X66Y96         FDRE (Setup_fdre_C_R)       -0.524     0.662    Acc011/counter_ADP_6/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                          -1.242    
  -------------------------------------------------------------------
                         slack                                 -0.580    

Slack (VIOLATED) :        -0.580ns  (required time - arrival time)
  Source:                 Acc011/rsclr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.456ns (22.075%)  route 1.610ns (77.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 0.992 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.716    -0.824    Acc011/clk_out1
    SLICE_X73Y99         FDRE                                         r  Acc011/rsclr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  Acc011/rsclr_reg/Q
                         net (fo=224, routed)         1.610     1.242    Acc011/counter_ADP_6/rsclr
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.512     0.992    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[19]/C
                         clock pessimism              0.395     1.387    
                         clock uncertainty           -0.201     1.186    
    SLICE_X66Y96         FDRE (Setup_fdre_C_R)       -0.524     0.662    Acc011/counter_ADP_6/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                          -1.242    
  -------------------------------------------------------------------
                         slack                                 -0.580    

Slack (VIOLATED) :        -0.559ns  (required time - arrival time)
  Source:                 control_parametros_1/dead_time_APD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/Pre002/o1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.684ns  (logic 1.526ns (56.865%)  route 1.158ns (43.135%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 0.992 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.633    -0.907    control_parametros_1/clk_out1
    SLICE_X69Y94         FDRE                                         r  control_parametros_1/dead_time_APD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  control_parametros_1/dead_time_APD_reg[2]/Q
                         net (fo=14, routed)          0.667     0.217    control_parametros_1/dead_time_APD[2]
    SLICE_X69Y94         LUT4 (Prop_lut4_I0_O)        0.124     0.341 r  control_parametros_1/control1_carry_i_5__5/O
                         net (fo=1, routed)           0.000     0.341    Acc011/Pre002/o1/counter_reg[5]_1[1]
    SLICE_X69Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     0.981 f  Acc011/Pre002/o1/control1_carry/O[3]
                         net (fo=9, routed)           0.490     1.471    Acc011/Pre002/o1/O[0]
    SLICE_X69Y93         LUT5 (Prop_lut5_I0_O)        0.306     1.777 r  Acc011/Pre002/o1/counter[3]_i_1__5/O
                         net (fo=1, routed)           0.000     1.777    Acc011/Pre002/o1/counter[3]_i_1__5_n_0
    SLICE_X69Y93         FDRE                                         r  Acc011/Pre002/o1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.512     0.992    Acc011/Pre002/o1/clk_out2
    SLICE_X69Y93         FDRE                                         r  Acc011/Pre002/o1/counter_reg[3]/C
                         clock pessimism              0.395     1.387    
                         clock uncertainty           -0.201     1.186    
    SLICE_X69Y93         FDRE (Setup_fdre_C_D)        0.031     1.217    Acc011/Pre002/o1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          1.217    
                         arrival time                          -1.777    
  -------------------------------------------------------------------
                         slack                                 -0.559    

Slack (VIOLATED) :        -0.557ns  (required time - arrival time)
  Source:                 control_parametros_1/dead_time_APD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/Pre002/o1/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 1.526ns (56.886%)  route 1.157ns (43.114%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 0.992 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.633    -0.907    control_parametros_1/clk_out1
    SLICE_X69Y94         FDRE                                         r  control_parametros_1/dead_time_APD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  control_parametros_1/dead_time_APD_reg[2]/Q
                         net (fo=14, routed)          0.667     0.217    control_parametros_1/dead_time_APD[2]
    SLICE_X69Y94         LUT4 (Prop_lut4_I0_O)        0.124     0.341 r  control_parametros_1/control1_carry_i_5__5/O
                         net (fo=1, routed)           0.000     0.341    Acc011/Pre002/o1/counter_reg[5]_1[1]
    SLICE_X69Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     0.981 f  Acc011/Pre002/o1/control1_carry/O[3]
                         net (fo=9, routed)           0.489     1.470    Acc011/Pre002/o1/O[0]
    SLICE_X69Y93         LUT3 (Prop_lut3_I0_O)        0.306     1.776 r  Acc011/Pre002/o1/counter[6]_i_1__5/O
                         net (fo=1, routed)           0.000     1.776    Acc011/Pre002/o1/counter[6]_i_1__5_n_0
    SLICE_X69Y93         FDRE                                         r  Acc011/Pre002/o1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.512     0.992    Acc011/Pre002/o1/clk_out2
    SLICE_X69Y93         FDRE                                         r  Acc011/Pre002/o1/counter_reg[6]/C
                         clock pessimism              0.395     1.387    
                         clock uncertainty           -0.201     1.186    
    SLICE_X69Y93         FDRE (Setup_fdre_C_D)        0.032     1.218    Acc011/Pre002/o1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          1.218    
                         arrival time                          -1.776    
  -------------------------------------------------------------------
                         slack                                 -0.557    

Slack (VIOLATED) :        -0.542ns  (required time - arrival time)
  Source:                 Acc011/rsclr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 0.456ns (22.469%)  route 1.573ns (77.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 0.993 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.716    -0.824    Acc011/clk_out1
    SLICE_X73Y99         FDRE                                         r  Acc011/rsclr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  Acc011/rsclr_reg/Q
                         net (fo=224, routed)         1.573     1.206    Acc011/counter_ADP_6/rsclr
    SLICE_X66Y99         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.513     0.993    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y99         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[28]/C
                         clock pessimism              0.395     1.388    
                         clock uncertainty           -0.201     1.187    
    SLICE_X66Y99         FDRE (Setup_fdre_C_R)       -0.524     0.663    Acc011/counter_ADP_6/counter_reg[28]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -1.206    
  -------------------------------------------------------------------
                         slack                                 -0.542    

Slack (VIOLATED) :        -0.542ns  (required time - arrival time)
  Source:                 Acc011/rsclr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 0.456ns (22.469%)  route 1.573ns (77.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 0.993 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.716    -0.824    Acc011/clk_out1
    SLICE_X73Y99         FDRE                                         r  Acc011/rsclr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  Acc011/rsclr_reg/Q
                         net (fo=224, routed)         1.573     1.206    Acc011/counter_ADP_6/rsclr
    SLICE_X66Y99         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.513     0.993    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y99         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[29]/C
                         clock pessimism              0.395     1.388    
                         clock uncertainty           -0.201     1.187    
    SLICE_X66Y99         FDRE (Setup_fdre_C_R)       -0.524     0.663    Acc011/counter_ADP_6/counter_reg[29]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -1.206    
  -------------------------------------------------------------------
                         slack                                 -0.542    

Slack (VIOLATED) :        -0.542ns  (required time - arrival time)
  Source:                 Acc011/rsclr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 0.456ns (22.469%)  route 1.573ns (77.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 0.993 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.716    -0.824    Acc011/clk_out1
    SLICE_X73Y99         FDRE                                         r  Acc011/rsclr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  Acc011/rsclr_reg/Q
                         net (fo=224, routed)         1.573     1.206    Acc011/counter_ADP_6/rsclr
    SLICE_X66Y99         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.513     0.993    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y99         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[30]/C
                         clock pessimism              0.395     1.388    
                         clock uncertainty           -0.201     1.187    
    SLICE_X66Y99         FDRE (Setup_fdre_C_R)       -0.524     0.663    Acc011/counter_ADP_6/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -1.206    
  -------------------------------------------------------------------
                         slack                                 -0.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 control_parametros_1/delay_ID220_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/ID220_0/delay_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.141ns (20.412%)  route 0.550ns (79.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.607    -0.557    control_parametros_1/clk_out1
    SLICE_X85Y97         FDRE                                         r  control_parametros_1/delay_ID220_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  control_parametros_1/delay_ID220_reg[23]/Q
                         net (fo=1, routed)           0.550     0.134    Acc011/ID220_0/delay_reg_reg[31]_0[23]
    SLICE_X73Y96         FDRE                                         r  Acc011/ID220_0/delay_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.867    -0.806    Acc011/ID220_0/clk_out2
    SLICE_X73Y96         FDRE                                         r  Acc011/ID220_0/delay_reg_reg[23]/C
                         clock pessimism              0.557    -0.250    
                         clock uncertainty            0.201    -0.049    
    SLICE_X73Y96         FDRE (Hold_fdre_C_D)         0.055     0.006    Acc011/ID220_0/delay_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 control_parametros_1/dead_time_APD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/Pre002/o1/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.445ns (60.078%)  route 0.296ns (39.922%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.568    -0.596    control_parametros_1/clk_out1
    SLICE_X69Y94         FDRE                                         r  control_parametros_1/dead_time_APD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  control_parametros_1/dead_time_APD_reg[0]/Q
                         net (fo=14, routed)          0.150    -0.305    control_parametros_1/dead_time_APD[0]
    SLICE_X69Y94         LUT4 (Prop_lut4_I0_O)        0.048    -0.257 r  control_parametros_1/control1_carry_i_3__5/O
                         net (fo=1, routed)           0.000    -0.257    Acc011/Pre002/o1/counter_reg[5]_0[0]
    SLICE_X69Y94         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.146    -0.111 f  Acc011/Pre002/o1/control1_carry/O[3]
                         net (fo=9, routed)           0.145     0.034    Acc011/Pre002/o1/O[0]
    SLICE_X71Y93         LUT4 (Prop_lut4_I0_O)        0.110     0.144 r  Acc011/Pre002/o1/counter[2]_i_1__5/O
                         net (fo=1, routed)           0.000     0.144    Acc011/Pre002/o1/counter[2]_i_1__5_n_0
    SLICE_X71Y93         FDRE                                         r  Acc011/Pre002/o1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.840    -0.833    Acc011/Pre002/o1/clk_out2
    SLICE_X71Y93         FDRE                                         r  Acc011/Pre002/o1/counter_reg[2]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.201    -0.076    
    SLICE_X71Y93         FDRE (Hold_fdre_C_D)         0.092     0.016    Acc011/Pre002/o1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/en_count_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.186ns (29.118%)  route 0.453ns (70.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.567    -0.597    controlPhase_Trigger1/clk_out1
    SLICE_X71Y92         FDRE                                         r  controlPhase_Trigger1/en_count_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  controlPhase_Trigger1/en_count_reg/Q
                         net (fo=8, routed)           0.290    -0.166    Acc011/ID220_0/EnAcc
    SLICE_X70Y97         LUT3 (Prop_lut3_I1_O)        0.045    -0.121 r  Acc011/ID220_0/counter[0]_i_1__5/O
                         net (fo=32, routed)          0.162     0.041    Acc011/counter_ADP_6/counter_reg[0]_0
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.841    -0.832    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[20]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.201    -0.075    
    SLICE_X66Y97         FDRE (Hold_fdre_C_CE)       -0.016    -0.091    Acc011/counter_ADP_6/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/en_count_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.186ns (29.118%)  route 0.453ns (70.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.567    -0.597    controlPhase_Trigger1/clk_out1
    SLICE_X71Y92         FDRE                                         r  controlPhase_Trigger1/en_count_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  controlPhase_Trigger1/en_count_reg/Q
                         net (fo=8, routed)           0.290    -0.166    Acc011/ID220_0/EnAcc
    SLICE_X70Y97         LUT3 (Prop_lut3_I1_O)        0.045    -0.121 r  Acc011/ID220_0/counter[0]_i_1__5/O
                         net (fo=32, routed)          0.162     0.041    Acc011/counter_ADP_6/counter_reg[0]_0
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.841    -0.832    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[21]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.201    -0.075    
    SLICE_X66Y97         FDRE (Hold_fdre_C_CE)       -0.016    -0.091    Acc011/counter_ADP_6/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/en_count_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.186ns (29.118%)  route 0.453ns (70.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.567    -0.597    controlPhase_Trigger1/clk_out1
    SLICE_X71Y92         FDRE                                         r  controlPhase_Trigger1/en_count_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  controlPhase_Trigger1/en_count_reg/Q
                         net (fo=8, routed)           0.290    -0.166    Acc011/ID220_0/EnAcc
    SLICE_X70Y97         LUT3 (Prop_lut3_I1_O)        0.045    -0.121 r  Acc011/ID220_0/counter[0]_i_1__5/O
                         net (fo=32, routed)          0.162     0.041    Acc011/counter_ADP_6/counter_reg[0]_0
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.841    -0.832    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[22]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.201    -0.075    
    SLICE_X66Y97         FDRE (Hold_fdre_C_CE)       -0.016    -0.091    Acc011/counter_ADP_6/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/en_count_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.186ns (29.118%)  route 0.453ns (70.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.567    -0.597    controlPhase_Trigger1/clk_out1
    SLICE_X71Y92         FDRE                                         r  controlPhase_Trigger1/en_count_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  controlPhase_Trigger1/en_count_reg/Q
                         net (fo=8, routed)           0.290    -0.166    Acc011/ID220_0/EnAcc
    SLICE_X70Y97         LUT3 (Prop_lut3_I1_O)        0.045    -0.121 r  Acc011/ID220_0/counter[0]_i_1__5/O
                         net (fo=32, routed)          0.162     0.041    Acc011/counter_ADP_6/counter_reg[0]_0
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.841    -0.832    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[23]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.201    -0.075    
    SLICE_X66Y97         FDRE (Hold_fdre_C_CE)       -0.016    -0.091    Acc011/counter_ADP_6/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 control_parametros_1/delay_ID220_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/ID220_0/delay_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.141ns (19.959%)  route 0.565ns (80.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.607    -0.557    control_parametros_1/clk_out1
    SLICE_X89Y94         FDRE                                         r  control_parametros_1/delay_ID220_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  control_parametros_1/delay_ID220_reg[11]/Q
                         net (fo=1, routed)           0.565     0.149    Acc011/ID220_0/delay_reg_reg[31]_0[11]
    SLICE_X73Y95         FDRE                                         r  Acc011/ID220_0/delay_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.867    -0.806    Acc011/ID220_0/clk_out2
    SLICE_X73Y95         FDRE                                         r  Acc011/ID220_0/delay_reg_reg[11]/C
                         clock pessimism              0.557    -0.250    
                         clock uncertainty            0.201    -0.049    
    SLICE_X73Y95         FDRE (Hold_fdre_C_D)         0.061     0.012    Acc011/ID220_0/delay_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 control_parametros_1/delay_ID220_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/ID220_0/delay_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.128ns (19.554%)  route 0.527ns (80.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.607    -0.557    control_parametros_1/clk_out1
    SLICE_X89Y94         FDRE                                         r  control_parametros_1/delay_ID220_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y94         FDRE (Prop_fdre_C_Q)         0.128    -0.429 r  control_parametros_1/delay_ID220_reg[3]/Q
                         net (fo=1, routed)           0.527     0.097    Acc011/ID220_0/delay_reg_reg[31]_0[3]
    SLICE_X73Y94         FDRE                                         r  Acc011/ID220_0/delay_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.867    -0.806    Acc011/ID220_0/clk_out2
    SLICE_X73Y94         FDRE                                         r  Acc011/ID220_0/delay_reg_reg[3]/C
                         clock pessimism              0.557    -0.250    
                         clock uncertainty            0.201    -0.049    
    SLICE_X73Y94         FDRE (Hold_fdre_C_D)         0.007    -0.042    Acc011/ID220_0/delay_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 Acc011/rsclr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.141ns (21.935%)  route 0.502ns (78.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.596    -0.568    Acc011/clk_out1
    SLICE_X73Y99         FDRE                                         r  Acc011/rsclr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Acc011/rsclr_reg/Q
                         net (fo=224, routed)         0.502     0.075    Acc011/counter_ADP_6/rsclr
    SLICE_X66Y98         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.841    -0.832    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y98         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[24]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.201    -0.075    
    SLICE_X66Y98         FDRE (Hold_fdre_C_R)         0.009    -0.066    Acc011/counter_ADP_6/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 Acc011/rsclr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.141ns (21.935%)  route 0.502ns (78.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.596    -0.568    Acc011/clk_out1
    SLICE_X73Y99         FDRE                                         r  Acc011/rsclr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Acc011/rsclr_reg/Q
                         net (fo=224, routed)         0.502     0.075    Acc011/counter_ADP_6/rsclr
    SLICE_X66Y98         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.841    -0.832    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y98         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[25]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.201    -0.075    
    SLICE_X66Y98         FDRE (Hold_fdre_C_R)         0.009    -0.066    Acc011/counter_ADP_6/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.141    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :           85  Failing Endpoints,  Worst Slack       -1.207ns,  Total Violation      -22.953ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.207ns  (required time - arrival time)
  Source:                 control_parametros_1/dead_time_APD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/Pre002/o1/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 1.526ns (53.133%)  route 1.346ns (46.867%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 0.992 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.633    -0.907    control_parametros_1/clk_out1
    SLICE_X69Y94         FDRE                                         r  control_parametros_1/dead_time_APD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  control_parametros_1/dead_time_APD_reg[2]/Q
                         net (fo=14, routed)          0.667     0.217    control_parametros_1/dead_time_APD[2]
    SLICE_X69Y94         LUT4 (Prop_lut4_I0_O)        0.124     0.341 r  control_parametros_1/control1_carry_i_5__5/O
                         net (fo=1, routed)           0.000     0.341    Acc011/Pre002/o1/counter_reg[5]_1[1]
    SLICE_X69Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     0.981 r  Acc011/Pre002/o1/control1_carry/O[3]
                         net (fo=9, routed)           0.343     1.324    Acc011/Pre002/o1/O[0]
    SLICE_X71Y94         LUT2 (Prop_lut2_I1_O)        0.306     1.630 r  Acc011/Pre002/o1/counter[5]_i_1__5/O
                         net (fo=1, routed)           0.336     1.965    Acc011/Pre002/o1/counter[5]_i_1__5_n_0
    SLICE_X68Y94         FDRE                                         r  Acc011/Pre002/o1/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.512     0.992    Acc011/Pre002/o1/clk_out2
    SLICE_X68Y94         FDRE                                         r  Acc011/Pre002/o1/counter_reg[5]/C
                         clock pessimism              0.395     1.387    
                         clock uncertainty           -0.200     1.187    
    SLICE_X68Y94         FDRE (Setup_fdre_C_R)       -0.429     0.758    Acc011/Pre002/o1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.758    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                 -1.207    

Slack (VIOLATED) :        -0.578ns  (required time - arrival time)
  Source:                 Acc011/rsclr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.456ns (22.075%)  route 1.610ns (77.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 0.992 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.716    -0.824    Acc011/clk_out1
    SLICE_X73Y99         FDRE                                         r  Acc011/rsclr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  Acc011/rsclr_reg/Q
                         net (fo=224, routed)         1.610     1.242    Acc011/counter_ADP_6/rsclr
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.512     0.992    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[16]/C
                         clock pessimism              0.395     1.387    
                         clock uncertainty           -0.200     1.187    
    SLICE_X66Y96         FDRE (Setup_fdre_C_R)       -0.524     0.663    Acc011/counter_ADP_6/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -1.242    
  -------------------------------------------------------------------
                         slack                                 -0.578    

Slack (VIOLATED) :        -0.578ns  (required time - arrival time)
  Source:                 Acc011/rsclr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.456ns (22.075%)  route 1.610ns (77.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 0.992 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.716    -0.824    Acc011/clk_out1
    SLICE_X73Y99         FDRE                                         r  Acc011/rsclr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  Acc011/rsclr_reg/Q
                         net (fo=224, routed)         1.610     1.242    Acc011/counter_ADP_6/rsclr
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.512     0.992    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[17]/C
                         clock pessimism              0.395     1.387    
                         clock uncertainty           -0.200     1.187    
    SLICE_X66Y96         FDRE (Setup_fdre_C_R)       -0.524     0.663    Acc011/counter_ADP_6/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -1.242    
  -------------------------------------------------------------------
                         slack                                 -0.578    

Slack (VIOLATED) :        -0.578ns  (required time - arrival time)
  Source:                 Acc011/rsclr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.456ns (22.075%)  route 1.610ns (77.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 0.992 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.716    -0.824    Acc011/clk_out1
    SLICE_X73Y99         FDRE                                         r  Acc011/rsclr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  Acc011/rsclr_reg/Q
                         net (fo=224, routed)         1.610     1.242    Acc011/counter_ADP_6/rsclr
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.512     0.992    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[18]/C
                         clock pessimism              0.395     1.387    
                         clock uncertainty           -0.200     1.187    
    SLICE_X66Y96         FDRE (Setup_fdre_C_R)       -0.524     0.663    Acc011/counter_ADP_6/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -1.242    
  -------------------------------------------------------------------
                         slack                                 -0.578    

Slack (VIOLATED) :        -0.578ns  (required time - arrival time)
  Source:                 Acc011/rsclr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.456ns (22.075%)  route 1.610ns (77.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 0.992 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.716    -0.824    Acc011/clk_out1
    SLICE_X73Y99         FDRE                                         r  Acc011/rsclr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  Acc011/rsclr_reg/Q
                         net (fo=224, routed)         1.610     1.242    Acc011/counter_ADP_6/rsclr
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.512     0.992    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[19]/C
                         clock pessimism              0.395     1.387    
                         clock uncertainty           -0.200     1.187    
    SLICE_X66Y96         FDRE (Setup_fdre_C_R)       -0.524     0.663    Acc011/counter_ADP_6/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -1.242    
  -------------------------------------------------------------------
                         slack                                 -0.578    

Slack (VIOLATED) :        -0.558ns  (required time - arrival time)
  Source:                 control_parametros_1/dead_time_APD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/Pre002/o1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.684ns  (logic 1.526ns (56.865%)  route 1.158ns (43.135%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 0.992 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.633    -0.907    control_parametros_1/clk_out1
    SLICE_X69Y94         FDRE                                         r  control_parametros_1/dead_time_APD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  control_parametros_1/dead_time_APD_reg[2]/Q
                         net (fo=14, routed)          0.667     0.217    control_parametros_1/dead_time_APD[2]
    SLICE_X69Y94         LUT4 (Prop_lut4_I0_O)        0.124     0.341 r  control_parametros_1/control1_carry_i_5__5/O
                         net (fo=1, routed)           0.000     0.341    Acc011/Pre002/o1/counter_reg[5]_1[1]
    SLICE_X69Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     0.981 f  Acc011/Pre002/o1/control1_carry/O[3]
                         net (fo=9, routed)           0.490     1.471    Acc011/Pre002/o1/O[0]
    SLICE_X69Y93         LUT5 (Prop_lut5_I0_O)        0.306     1.777 r  Acc011/Pre002/o1/counter[3]_i_1__5/O
                         net (fo=1, routed)           0.000     1.777    Acc011/Pre002/o1/counter[3]_i_1__5_n_0
    SLICE_X69Y93         FDRE                                         r  Acc011/Pre002/o1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.512     0.992    Acc011/Pre002/o1/clk_out2
    SLICE_X69Y93         FDRE                                         r  Acc011/Pre002/o1/counter_reg[3]/C
                         clock pessimism              0.395     1.387    
                         clock uncertainty           -0.200     1.187    
    SLICE_X69Y93         FDRE (Setup_fdre_C_D)        0.031     1.218    Acc011/Pre002/o1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          1.218    
                         arrival time                          -1.777    
  -------------------------------------------------------------------
                         slack                                 -0.558    

Slack (VIOLATED) :        -0.556ns  (required time - arrival time)
  Source:                 control_parametros_1/dead_time_APD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/Pre002/o1/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 1.526ns (56.886%)  route 1.157ns (43.114%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 0.992 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.633    -0.907    control_parametros_1/clk_out1
    SLICE_X69Y94         FDRE                                         r  control_parametros_1/dead_time_APD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  control_parametros_1/dead_time_APD_reg[2]/Q
                         net (fo=14, routed)          0.667     0.217    control_parametros_1/dead_time_APD[2]
    SLICE_X69Y94         LUT4 (Prop_lut4_I0_O)        0.124     0.341 r  control_parametros_1/control1_carry_i_5__5/O
                         net (fo=1, routed)           0.000     0.341    Acc011/Pre002/o1/counter_reg[5]_1[1]
    SLICE_X69Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     0.981 f  Acc011/Pre002/o1/control1_carry/O[3]
                         net (fo=9, routed)           0.489     1.470    Acc011/Pre002/o1/O[0]
    SLICE_X69Y93         LUT3 (Prop_lut3_I0_O)        0.306     1.776 r  Acc011/Pre002/o1/counter[6]_i_1__5/O
                         net (fo=1, routed)           0.000     1.776    Acc011/Pre002/o1/counter[6]_i_1__5_n_0
    SLICE_X69Y93         FDRE                                         r  Acc011/Pre002/o1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.512     0.992    Acc011/Pre002/o1/clk_out2
    SLICE_X69Y93         FDRE                                         r  Acc011/Pre002/o1/counter_reg[6]/C
                         clock pessimism              0.395     1.387    
                         clock uncertainty           -0.200     1.187    
    SLICE_X69Y93         FDRE (Setup_fdre_C_D)        0.032     1.219    Acc011/Pre002/o1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          1.219    
                         arrival time                          -1.776    
  -------------------------------------------------------------------
                         slack                                 -0.556    

Slack (VIOLATED) :        -0.541ns  (required time - arrival time)
  Source:                 Acc011/rsclr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 0.456ns (22.469%)  route 1.573ns (77.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 0.993 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.716    -0.824    Acc011/clk_out1
    SLICE_X73Y99         FDRE                                         r  Acc011/rsclr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  Acc011/rsclr_reg/Q
                         net (fo=224, routed)         1.573     1.206    Acc011/counter_ADP_6/rsclr
    SLICE_X66Y99         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.513     0.993    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y99         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[28]/C
                         clock pessimism              0.395     1.388    
                         clock uncertainty           -0.200     1.188    
    SLICE_X66Y99         FDRE (Setup_fdre_C_R)       -0.524     0.664    Acc011/counter_ADP_6/counter_reg[28]
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                          -1.206    
  -------------------------------------------------------------------
                         slack                                 -0.541    

Slack (VIOLATED) :        -0.541ns  (required time - arrival time)
  Source:                 Acc011/rsclr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 0.456ns (22.469%)  route 1.573ns (77.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 0.993 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.716    -0.824    Acc011/clk_out1
    SLICE_X73Y99         FDRE                                         r  Acc011/rsclr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  Acc011/rsclr_reg/Q
                         net (fo=224, routed)         1.573     1.206    Acc011/counter_ADP_6/rsclr
    SLICE_X66Y99         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.513     0.993    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y99         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[29]/C
                         clock pessimism              0.395     1.388    
                         clock uncertainty           -0.200     1.188    
    SLICE_X66Y99         FDRE (Setup_fdre_C_R)       -0.524     0.664    Acc011/counter_ADP_6/counter_reg[29]
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                          -1.206    
  -------------------------------------------------------------------
                         slack                                 -0.541    

Slack (VIOLATED) :        -0.541ns  (required time - arrival time)
  Source:                 Acc011/rsclr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 0.456ns (22.469%)  route 1.573ns (77.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 0.993 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.716    -0.824    Acc011/clk_out1
    SLICE_X73Y99         FDRE                                         r  Acc011/rsclr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  Acc011/rsclr_reg/Q
                         net (fo=224, routed)         1.573     1.206    Acc011/counter_ADP_6/rsclr
    SLICE_X66Y99         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.513     0.993    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y99         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[30]/C
                         clock pessimism              0.395     1.388    
                         clock uncertainty           -0.200     1.188    
    SLICE_X66Y99         FDRE (Setup_fdre_C_R)       -0.524     0.664    Acc011/counter_ADP_6/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                          -1.206    
  -------------------------------------------------------------------
                         slack                                 -0.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 control_parametros_1/delay_ID220_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/ID220_0/delay_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.141ns (20.412%)  route 0.550ns (79.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.607    -0.557    control_parametros_1/clk_out1
    SLICE_X85Y97         FDRE                                         r  control_parametros_1/delay_ID220_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  control_parametros_1/delay_ID220_reg[23]/Q
                         net (fo=1, routed)           0.550     0.134    Acc011/ID220_0/delay_reg_reg[31]_0[23]
    SLICE_X73Y96         FDRE                                         r  Acc011/ID220_0/delay_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.867    -0.806    Acc011/ID220_0/clk_out2
    SLICE_X73Y96         FDRE                                         r  Acc011/ID220_0/delay_reg_reg[23]/C
                         clock pessimism              0.557    -0.250    
                         clock uncertainty            0.200    -0.050    
    SLICE_X73Y96         FDRE (Hold_fdre_C_D)         0.055     0.005    Acc011/ID220_0/delay_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 control_parametros_1/dead_time_APD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/Pre002/o1/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.445ns (60.078%)  route 0.296ns (39.922%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.568    -0.596    control_parametros_1/clk_out1
    SLICE_X69Y94         FDRE                                         r  control_parametros_1/dead_time_APD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  control_parametros_1/dead_time_APD_reg[0]/Q
                         net (fo=14, routed)          0.150    -0.305    control_parametros_1/dead_time_APD[0]
    SLICE_X69Y94         LUT4 (Prop_lut4_I0_O)        0.048    -0.257 r  control_parametros_1/control1_carry_i_3__5/O
                         net (fo=1, routed)           0.000    -0.257    Acc011/Pre002/o1/counter_reg[5]_0[0]
    SLICE_X69Y94         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.146    -0.111 f  Acc011/Pre002/o1/control1_carry/O[3]
                         net (fo=9, routed)           0.145     0.034    Acc011/Pre002/o1/O[0]
    SLICE_X71Y93         LUT4 (Prop_lut4_I0_O)        0.110     0.144 r  Acc011/Pre002/o1/counter[2]_i_1__5/O
                         net (fo=1, routed)           0.000     0.144    Acc011/Pre002/o1/counter[2]_i_1__5_n_0
    SLICE_X71Y93         FDRE                                         r  Acc011/Pre002/o1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.840    -0.833    Acc011/Pre002/o1/clk_out2
    SLICE_X71Y93         FDRE                                         r  Acc011/Pre002/o1/counter_reg[2]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.200    -0.077    
    SLICE_X71Y93         FDRE (Hold_fdre_C_D)         0.092     0.015    Acc011/Pre002/o1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/en_count_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.186ns (29.118%)  route 0.453ns (70.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.567    -0.597    controlPhase_Trigger1/clk_out1
    SLICE_X71Y92         FDRE                                         r  controlPhase_Trigger1/en_count_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  controlPhase_Trigger1/en_count_reg/Q
                         net (fo=8, routed)           0.290    -0.166    Acc011/ID220_0/EnAcc
    SLICE_X70Y97         LUT3 (Prop_lut3_I1_O)        0.045    -0.121 r  Acc011/ID220_0/counter[0]_i_1__5/O
                         net (fo=32, routed)          0.162     0.041    Acc011/counter_ADP_6/counter_reg[0]_0
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.841    -0.832    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[20]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.200    -0.076    
    SLICE_X66Y97         FDRE (Hold_fdre_C_CE)       -0.016    -0.092    Acc011/counter_ADP_6/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/en_count_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.186ns (29.118%)  route 0.453ns (70.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.567    -0.597    controlPhase_Trigger1/clk_out1
    SLICE_X71Y92         FDRE                                         r  controlPhase_Trigger1/en_count_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  controlPhase_Trigger1/en_count_reg/Q
                         net (fo=8, routed)           0.290    -0.166    Acc011/ID220_0/EnAcc
    SLICE_X70Y97         LUT3 (Prop_lut3_I1_O)        0.045    -0.121 r  Acc011/ID220_0/counter[0]_i_1__5/O
                         net (fo=32, routed)          0.162     0.041    Acc011/counter_ADP_6/counter_reg[0]_0
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.841    -0.832    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[21]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.200    -0.076    
    SLICE_X66Y97         FDRE (Hold_fdre_C_CE)       -0.016    -0.092    Acc011/counter_ADP_6/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/en_count_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.186ns (29.118%)  route 0.453ns (70.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.567    -0.597    controlPhase_Trigger1/clk_out1
    SLICE_X71Y92         FDRE                                         r  controlPhase_Trigger1/en_count_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  controlPhase_Trigger1/en_count_reg/Q
                         net (fo=8, routed)           0.290    -0.166    Acc011/ID220_0/EnAcc
    SLICE_X70Y97         LUT3 (Prop_lut3_I1_O)        0.045    -0.121 r  Acc011/ID220_0/counter[0]_i_1__5/O
                         net (fo=32, routed)          0.162     0.041    Acc011/counter_ADP_6/counter_reg[0]_0
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.841    -0.832    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[22]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.200    -0.076    
    SLICE_X66Y97         FDRE (Hold_fdre_C_CE)       -0.016    -0.092    Acc011/counter_ADP_6/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/en_count_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.186ns (29.118%)  route 0.453ns (70.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.567    -0.597    controlPhase_Trigger1/clk_out1
    SLICE_X71Y92         FDRE                                         r  controlPhase_Trigger1/en_count_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  controlPhase_Trigger1/en_count_reg/Q
                         net (fo=8, routed)           0.290    -0.166    Acc011/ID220_0/EnAcc
    SLICE_X70Y97         LUT3 (Prop_lut3_I1_O)        0.045    -0.121 r  Acc011/ID220_0/counter[0]_i_1__5/O
                         net (fo=32, routed)          0.162     0.041    Acc011/counter_ADP_6/counter_reg[0]_0
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.841    -0.832    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[23]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.200    -0.076    
    SLICE_X66Y97         FDRE (Hold_fdre_C_CE)       -0.016    -0.092    Acc011/counter_ADP_6/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 control_parametros_1/delay_ID220_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/ID220_0/delay_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.141ns (19.959%)  route 0.565ns (80.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.607    -0.557    control_parametros_1/clk_out1
    SLICE_X89Y94         FDRE                                         r  control_parametros_1/delay_ID220_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  control_parametros_1/delay_ID220_reg[11]/Q
                         net (fo=1, routed)           0.565     0.149    Acc011/ID220_0/delay_reg_reg[31]_0[11]
    SLICE_X73Y95         FDRE                                         r  Acc011/ID220_0/delay_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.867    -0.806    Acc011/ID220_0/clk_out2
    SLICE_X73Y95         FDRE                                         r  Acc011/ID220_0/delay_reg_reg[11]/C
                         clock pessimism              0.557    -0.250    
                         clock uncertainty            0.200    -0.050    
    SLICE_X73Y95         FDRE (Hold_fdre_C_D)         0.061     0.011    Acc011/ID220_0/delay_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 control_parametros_1/delay_ID220_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/ID220_0/delay_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.128ns (19.554%)  route 0.527ns (80.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.607    -0.557    control_parametros_1/clk_out1
    SLICE_X89Y94         FDRE                                         r  control_parametros_1/delay_ID220_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y94         FDRE (Prop_fdre_C_Q)         0.128    -0.429 r  control_parametros_1/delay_ID220_reg[3]/Q
                         net (fo=1, routed)           0.527     0.097    Acc011/ID220_0/delay_reg_reg[31]_0[3]
    SLICE_X73Y94         FDRE                                         r  Acc011/ID220_0/delay_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.867    -0.806    Acc011/ID220_0/clk_out2
    SLICE_X73Y94         FDRE                                         r  Acc011/ID220_0/delay_reg_reg[3]/C
                         clock pessimism              0.557    -0.250    
                         clock uncertainty            0.200    -0.050    
    SLICE_X73Y94         FDRE (Hold_fdre_C_D)         0.007    -0.043    Acc011/ID220_0/delay_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.043    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Acc011/rsclr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.141ns (21.935%)  route 0.502ns (78.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.596    -0.568    Acc011/clk_out1
    SLICE_X73Y99         FDRE                                         r  Acc011/rsclr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Acc011/rsclr_reg/Q
                         net (fo=224, routed)         0.502     0.075    Acc011/counter_ADP_6/rsclr
    SLICE_X66Y98         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.841    -0.832    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y98         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[24]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.200    -0.076    
    SLICE_X66Y98         FDRE (Hold_fdre_C_R)         0.009    -0.067    Acc011/counter_ADP_6/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Acc011/rsclr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.141ns (21.935%)  route 0.502ns (78.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.596    -0.568    Acc011/clk_out1
    SLICE_X73Y99         FDRE                                         r  Acc011/rsclr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Acc011/rsclr_reg/Q
                         net (fo=224, routed)         0.502     0.075    Acc011/counter_ADP_6/rsclr
    SLICE_X66Y98         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.841    -0.832    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y98         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[25]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.200    -0.076    
    SLICE_X66Y98         FDRE (Hold_fdre_C_R)         0.009    -0.067    Acc011/counter_ADP_6/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.142    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :           65  Failing Endpoints,  Worst Slack       -1.508ns,  Total Violation      -52.152ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.508ns  (required time - arrival time)
  Source:                 Acc011/ID220_0/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/ID220_0/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 1.333ns (35.282%)  route 2.445ns (64.718%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 1.074 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    -0.840    Acc011/ID220_0/clk_out2
    SLICE_X72Y100        FDRE                                         r  Acc011/ID220_0/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.384 r  Acc011/ID220_0/count_reg[14]/Q
                         net (fo=5, routed)           1.050     0.666    Acc011/ID220_0/count_reg_n_0_[14]
    SLICE_X72Y95         LUT4 (Prop_lut4_I1_O)        0.124     0.790 r  Acc011/ID220_0/count1__15_carry__0_i_5/O
                         net (fo=1, routed)           0.000     0.790    Acc011/ID220_0/count1__15_carry__0_i_5_n_0
    SLICE_X72Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.191 r  Acc011/ID220_0/count1__15_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.191    Acc011/ID220_0/count1__15_carry__0_n_0
    SLICE_X72Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.305 r  Acc011/ID220_0/count1__15_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.305    Acc011/ID220_0/count1__15_carry__1_n_0
    SLICE_X72Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.419 r  Acc011/ID220_0/count1__15_carry__2/CO[3]
                         net (fo=36, routed)          1.055     2.473    Acc011/ID220_0/p_0_in__6
    SLICE_X75Y93         LUT5 (Prop_lut5_I0_O)        0.124     2.597 r  Acc011/ID220_0/count[1]_i_1/O
                         net (fo=1, routed)           0.341     2.938    Acc011/ID220_0/count[1]_i_1_n_0
    SLICE_X73Y92         FDRE                                         r  Acc011/ID220_0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.594     1.074    Acc011/ID220_0/clk_out2
    SLICE_X73Y92         FDRE                                         r  Acc011/ID220_0/count_reg[1]/C
                         clock pessimism              0.480     1.554    
                         clock uncertainty           -0.066     1.488    
    SLICE_X73Y92         FDRE (Setup_fdre_C_D)       -0.058     1.430    Acc011/ID220_0/count_reg[1]
  -------------------------------------------------------------------
                         required time                          1.430    
                         arrival time                          -2.938    
  -------------------------------------------------------------------
                         slack                                 -1.508    

Slack (VIOLATED) :        -1.357ns  (required time - arrival time)
  Source:                 Acc011/ID220_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/ID220_0/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 1.568ns (42.577%)  route 2.115ns (57.423%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 1.059 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.717    -0.823    Acc011/ID220_0/clk_out2
    SLICE_X75Y93         FDRE                                         r  Acc011/ID220_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  Acc011/ID220_0/count_reg[0]/Q
                         net (fo=6, routed)           0.870     0.503    Acc011/ID220_0/count_reg_n_0_[0]
    SLICE_X74Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.627 r  Acc011/ID220_0/count1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.627    Acc011/ID220_0/count1_carry_i_8_n_0
    SLICE_X74Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.140 r  Acc011/ID220_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.140    Acc011/ID220_0/count1_carry_n_0
    SLICE_X74Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.257 r  Acc011/ID220_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.257    Acc011/ID220_0/count1_carry__0_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.374 r  Acc011/ID220_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.374    Acc011/ID220_0/count1_carry__1_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.491 r  Acc011/ID220_0/count1_carry__2/CO[3]
                         net (fo=36, routed)          1.245     2.736    Acc011/ID220_0/count1_carry__2_n_0
    SLICE_X72Y100        LUT5 (Prop_lut5_I2_O)        0.124     2.860 r  Acc011/ID220_0/count[14]_i_1/O
                         net (fo=1, routed)           0.000     2.860    Acc011/ID220_0/count[14]_i_1_n_0
    SLICE_X72Y100        FDRE                                         r  Acc011/ID220_0/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.580     1.059    Acc011/ID220_0/clk_out2
    SLICE_X72Y100        FDRE                                         r  Acc011/ID220_0/count_reg[14]/C
                         clock pessimism              0.480     1.540    
                         clock uncertainty           -0.066     1.474    
    SLICE_X72Y100        FDRE (Setup_fdre_C_D)        0.029     1.503    Acc011/ID220_0/count_reg[14]
  -------------------------------------------------------------------
                         required time                          1.503    
                         arrival time                          -2.860    
  -------------------------------------------------------------------
                         slack                                 -1.357    

Slack (VIOLATED) :        -1.346ns  (required time - arrival time)
  Source:                 Acc011/ID220_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/ID220_0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 1.568ns (41.615%)  route 2.200ns (58.385%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 1.075 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.717    -0.823    Acc011/ID220_0/clk_out2
    SLICE_X75Y93         FDRE                                         r  Acc011/ID220_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  Acc011/ID220_0/count_reg[0]/Q
                         net (fo=6, routed)           0.870     0.503    Acc011/ID220_0/count_reg_n_0_[0]
    SLICE_X74Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.627 r  Acc011/ID220_0/count1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.627    Acc011/ID220_0/count1_carry_i_8_n_0
    SLICE_X74Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.140 r  Acc011/ID220_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.140    Acc011/ID220_0/count1_carry_n_0
    SLICE_X74Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.257 r  Acc011/ID220_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.257    Acc011/ID220_0/count1_carry__0_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.374 r  Acc011/ID220_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.374    Acc011/ID220_0/count1_carry__1_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.491 r  Acc011/ID220_0/count1_carry__2/CO[3]
                         net (fo=36, routed)          1.330     2.821    Acc011/ID220_0/count1_carry__2_n_0
    SLICE_X72Y93         LUT5 (Prop_lut5_I2_O)        0.124     2.945 r  Acc011/ID220_0/count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.945    Acc011/ID220_0/count[3]_i_1_n_0
    SLICE_X72Y93         FDRE                                         r  Acc011/ID220_0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.595     1.075    Acc011/ID220_0/clk_out2
    SLICE_X72Y93         FDRE                                         r  Acc011/ID220_0/count_reg[3]/C
                         clock pessimism              0.559     1.634    
                         clock uncertainty           -0.066     1.568    
    SLICE_X72Y93         FDRE (Setup_fdre_C_D)        0.031     1.599    Acc011/ID220_0/count_reg[3]
  -------------------------------------------------------------------
                         required time                          1.599    
                         arrival time                          -2.945    
  -------------------------------------------------------------------
                         slack                                 -1.346    

Slack (VIOLATED) :        -1.330ns  (required time - arrival time)
  Source:                 Acc011/ID220_0/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/ID220_0/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.693ns  (logic 1.333ns (36.096%)  route 2.360ns (63.904%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 1.076 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    -0.840    Acc011/ID220_0/clk_out2
    SLICE_X72Y100        FDRE                                         r  Acc011/ID220_0/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.384 r  Acc011/ID220_0/count_reg[14]/Q
                         net (fo=5, routed)           1.050     0.666    Acc011/ID220_0/count_reg_n_0_[14]
    SLICE_X72Y95         LUT4 (Prop_lut4_I1_O)        0.124     0.790 r  Acc011/ID220_0/count1__15_carry__0_i_5/O
                         net (fo=1, routed)           0.000     0.790    Acc011/ID220_0/count1__15_carry__0_i_5_n_0
    SLICE_X72Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.191 r  Acc011/ID220_0/count1__15_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.191    Acc011/ID220_0/count1__15_carry__0_n_0
    SLICE_X72Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.305 r  Acc011/ID220_0/count1__15_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.305    Acc011/ID220_0/count1__15_carry__1_n_0
    SLICE_X72Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.419 r  Acc011/ID220_0/count1__15_carry__2/CO[3]
                         net (fo=36, routed)          1.310     2.729    Acc011/ID220_0/p_0_in__6
    SLICE_X72Y99         LUT5 (Prop_lut5_I0_O)        0.124     2.853 r  Acc011/ID220_0/count[30]_i_1/O
                         net (fo=1, routed)           0.000     2.853    Acc011/ID220_0/count[30]_i_1_n_0
    SLICE_X72Y99         FDRE                                         r  Acc011/ID220_0/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.596     1.076    Acc011/ID220_0/clk_out2
    SLICE_X72Y99         FDRE                                         r  Acc011/ID220_0/count_reg[30]/C
                         clock pessimism              0.480     1.556    
                         clock uncertainty           -0.066     1.490    
    SLICE_X72Y99         FDRE (Setup_fdre_C_D)        0.032     1.522    Acc011/ID220_0/count_reg[30]
  -------------------------------------------------------------------
                         required time                          1.522    
                         arrival time                          -2.853    
  -------------------------------------------------------------------
                         slack                                 -1.330    

Slack (VIOLATED) :        -1.261ns  (required time - arrival time)
  Source:                 Acc011/ID220_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/ID220_0/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 1.568ns (42.392%)  route 2.131ns (57.608%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 1.077 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.717    -0.823    Acc011/ID220_0/clk_out2
    SLICE_X75Y93         FDRE                                         r  Acc011/ID220_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  Acc011/ID220_0/count_reg[0]/Q
                         net (fo=6, routed)           0.870     0.503    Acc011/ID220_0/count_reg_n_0_[0]
    SLICE_X74Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.627 r  Acc011/ID220_0/count1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.627    Acc011/ID220_0/count1_carry_i_8_n_0
    SLICE_X74Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.140 r  Acc011/ID220_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.140    Acc011/ID220_0/count1_carry_n_0
    SLICE_X74Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.257 r  Acc011/ID220_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.257    Acc011/ID220_0/count1_carry__0_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.374 r  Acc011/ID220_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.374    Acc011/ID220_0/count1_carry__1_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.491 r  Acc011/ID220_0/count1_carry__2/CO[3]
                         net (fo=36, routed)          1.261     2.752    Acc011/ID220_0/count1_carry__2_n_0
    SLICE_X75Y95         LUT5 (Prop_lut5_I2_O)        0.124     2.876 r  Acc011/ID220_0/count[9]_i_1/O
                         net (fo=1, routed)           0.000     2.876    Acc011/ID220_0/count[9]_i_1_n_0
    SLICE_X75Y95         FDRE                                         r  Acc011/ID220_0/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.597     1.077    Acc011/ID220_0/clk_out2
    SLICE_X75Y95         FDRE                                         r  Acc011/ID220_0/count_reg[9]/C
                         clock pessimism              0.575     1.652    
                         clock uncertainty           -0.066     1.586    
    SLICE_X75Y95         FDRE (Setup_fdre_C_D)        0.029     1.615    Acc011/ID220_0/count_reg[9]
  -------------------------------------------------------------------
                         required time                          1.615    
                         arrival time                          -2.876    
  -------------------------------------------------------------------
                         slack                                 -1.261    

Slack (VIOLATED) :        -1.259ns  (required time - arrival time)
  Source:                 Acc011/ID220_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/ID220_0/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 1.568ns (42.392%)  route 2.131ns (57.608%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 1.077 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.717    -0.823    Acc011/ID220_0/clk_out2
    SLICE_X75Y93         FDRE                                         r  Acc011/ID220_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  Acc011/ID220_0/count_reg[0]/Q
                         net (fo=6, routed)           0.870     0.503    Acc011/ID220_0/count_reg_n_0_[0]
    SLICE_X74Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.627 r  Acc011/ID220_0/count1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.627    Acc011/ID220_0/count1_carry_i_8_n_0
    SLICE_X74Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.140 r  Acc011/ID220_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.140    Acc011/ID220_0/count1_carry_n_0
    SLICE_X74Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.257 r  Acc011/ID220_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.257    Acc011/ID220_0/count1_carry__0_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.374 r  Acc011/ID220_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.374    Acc011/ID220_0/count1_carry__1_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.491 r  Acc011/ID220_0/count1_carry__2/CO[3]
                         net (fo=36, routed)          1.261     2.752    Acc011/ID220_0/count1_carry__2_n_0
    SLICE_X75Y95         LUT5 (Prop_lut5_I2_O)        0.124     2.876 r  Acc011/ID220_0/count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.876    Acc011/ID220_0/count[5]_i_1_n_0
    SLICE_X75Y95         FDRE                                         r  Acc011/ID220_0/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.597     1.077    Acc011/ID220_0/clk_out2
    SLICE_X75Y95         FDRE                                         r  Acc011/ID220_0/count_reg[5]/C
                         clock pessimism              0.575     1.652    
                         clock uncertainty           -0.066     1.586    
    SLICE_X75Y95         FDRE (Setup_fdre_C_D)        0.031     1.617    Acc011/ID220_0/count_reg[5]
  -------------------------------------------------------------------
                         required time                          1.617    
                         arrival time                          -2.876    
  -------------------------------------------------------------------
                         slack                                 -1.259    

Slack (VIOLATED) :        -1.247ns  (required time - arrival time)
  Source:                 Acc011/ID220_0/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/ID220_0/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.659ns  (logic 1.333ns (36.435%)  route 2.326ns (63.565%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 1.078 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    -0.840    Acc011/ID220_0/clk_out2
    SLICE_X72Y100        FDRE                                         r  Acc011/ID220_0/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.384 r  Acc011/ID220_0/count_reg[14]/Q
                         net (fo=5, routed)           1.050     0.666    Acc011/ID220_0/count_reg_n_0_[14]
    SLICE_X72Y95         LUT4 (Prop_lut4_I1_O)        0.124     0.790 r  Acc011/ID220_0/count1__15_carry__0_i_5/O
                         net (fo=1, routed)           0.000     0.790    Acc011/ID220_0/count1__15_carry__0_i_5_n_0
    SLICE_X72Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.191 r  Acc011/ID220_0/count1__15_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.191    Acc011/ID220_0/count1__15_carry__0_n_0
    SLICE_X72Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.305 r  Acc011/ID220_0/count1__15_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.305    Acc011/ID220_0/count1__15_carry__1_n_0
    SLICE_X72Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.419 r  Acc011/ID220_0/count1__15_carry__2/CO[3]
                         net (fo=36, routed)          1.276     2.695    Acc011/ID220_0/p_0_in__6
    SLICE_X74Y98         LUT5 (Prop_lut5_I0_O)        0.124     2.819 r  Acc011/ID220_0/count[28]_i_1/O
                         net (fo=1, routed)           0.000     2.819    Acc011/ID220_0/count[28]_i_1_n_0
    SLICE_X74Y98         FDRE                                         r  Acc011/ID220_0/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.598     1.078    Acc011/ID220_0/clk_out2
    SLICE_X74Y98         FDRE                                         r  Acc011/ID220_0/count_reg[28]/C
                         clock pessimism              0.480     1.558    
                         clock uncertainty           -0.066     1.492    
    SLICE_X74Y98         FDRE (Setup_fdre_C_D)        0.079     1.571    Acc011/ID220_0/count_reg[28]
  -------------------------------------------------------------------
                         required time                          1.571    
                         arrival time                          -2.819    
  -------------------------------------------------------------------
                         slack                                 -1.247    

Slack (VIOLATED) :        -1.230ns  (required time - arrival time)
  Source:                 Acc011/ID220_0/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/ID220_0/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 1.333ns (36.605%)  route 2.309ns (63.395%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 1.078 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    -0.840    Acc011/ID220_0/clk_out2
    SLICE_X72Y100        FDRE                                         r  Acc011/ID220_0/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.384 r  Acc011/ID220_0/count_reg[14]/Q
                         net (fo=5, routed)           1.050     0.666    Acc011/ID220_0/count_reg_n_0_[14]
    SLICE_X72Y95         LUT4 (Prop_lut4_I1_O)        0.124     0.790 r  Acc011/ID220_0/count1__15_carry__0_i_5/O
                         net (fo=1, routed)           0.000     0.790    Acc011/ID220_0/count1__15_carry__0_i_5_n_0
    SLICE_X72Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.191 r  Acc011/ID220_0/count1__15_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.191    Acc011/ID220_0/count1__15_carry__0_n_0
    SLICE_X72Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.305 r  Acc011/ID220_0/count1__15_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.305    Acc011/ID220_0/count1__15_carry__1_n_0
    SLICE_X72Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.419 r  Acc011/ID220_0/count1__15_carry__2/CO[3]
                         net (fo=36, routed)          1.259     2.678    Acc011/ID220_0/p_0_in__6
    SLICE_X74Y98         LUT5 (Prop_lut5_I0_O)        0.124     2.802 r  Acc011/ID220_0/count[23]_i_1/O
                         net (fo=1, routed)           0.000     2.802    Acc011/ID220_0/count[23]_i_1_n_0
    SLICE_X74Y98         FDRE                                         r  Acc011/ID220_0/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.598     1.078    Acc011/ID220_0/clk_out2
    SLICE_X74Y98         FDRE                                         r  Acc011/ID220_0/count_reg[23]/C
                         clock pessimism              0.480     1.558    
                         clock uncertainty           -0.066     1.492    
    SLICE_X74Y98         FDRE (Setup_fdre_C_D)        0.079     1.571    Acc011/ID220_0/count_reg[23]
  -------------------------------------------------------------------
                         required time                          1.571    
                         arrival time                          -2.802    
  -------------------------------------------------------------------
                         slack                                 -1.230    

Slack (VIOLATED) :        -1.230ns  (required time - arrival time)
  Source:                 Acc011/ID220_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/ID220_0/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 2.337ns (64.771%)  route 1.271ns (35.229%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 1.061 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.714    -0.826    Acc011/ID220_0/clk_out2
    SLICE_X73Y92         FDRE                                         r  Acc011/ID220_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  Acc011/ID220_0/count_reg[1]/Q
                         net (fo=5, routed)           0.664     0.294    Acc011/ID220_0/count_reg_n_0_[1]
    SLICE_X73Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.950 r  Acc011/ID220_0/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.950    Acc011/ID220_0/count_reg[4]_i_2_n_0
    SLICE_X73Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.064 r  Acc011/ID220_0/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.064    Acc011/ID220_0/count_reg[8]_i_2_n_0
    SLICE_X73Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.178 r  Acc011/ID220_0/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.178    Acc011/ID220_0/count_reg[12]_i_2_n_0
    SLICE_X73Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.292 r  Acc011/ID220_0/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.292    Acc011/ID220_0/count_reg[16]_i_2_n_0
    SLICE_X73Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  Acc011/ID220_0/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.406    Acc011/ID220_0/count_reg[20]_i_2_n_0
    SLICE_X73Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  Acc011/ID220_0/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.520    Acc011/ID220_0/count_reg[24]_i_2_n_0
    SLICE_X73Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  Acc011/ID220_0/count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.635    Acc011/ID220_0/count_reg[28]_i_2_n_0
    SLICE_X73Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.874 r  Acc011/ID220_0/count_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.606     2.480    Acc011/ID220_0/count_reg[31]_i_2_n_5
    SLICE_X74Y100        LUT5 (Prop_lut5_I3_O)        0.302     2.782 r  Acc011/ID220_0/count[31]_i_1/O
                         net (fo=1, routed)           0.000     2.782    Acc011/ID220_0/count[31]_i_1_n_0
    SLICE_X74Y100        FDRE                                         r  Acc011/ID220_0/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.582     1.061    Acc011/ID220_0/clk_out2
    SLICE_X74Y100        FDRE                                         r  Acc011/ID220_0/count_reg[31]/C
                         clock pessimism              0.480     1.542    
                         clock uncertainty           -0.066     1.476    
    SLICE_X74Y100        FDRE (Setup_fdre_C_D)        0.077     1.553    Acc011/ID220_0/count_reg[31]
  -------------------------------------------------------------------
                         required time                          1.553    
                         arrival time                          -2.782    
  -------------------------------------------------------------------
                         slack                                 -1.230    

Slack (VIOLATED) :        -1.228ns  (required time - arrival time)
  Source:                 Acc011/ID220_0/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/ID220_0/gate_ID220_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 1.333ns (38.020%)  route 2.173ns (61.980%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 0.993 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    -0.840    Acc011/ID220_0/clk_out2
    SLICE_X72Y100        FDRE                                         r  Acc011/ID220_0/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.384 r  Acc011/ID220_0/count_reg[14]/Q
                         net (fo=5, routed)           1.050     0.666    Acc011/ID220_0/count_reg_n_0_[14]
    SLICE_X72Y95         LUT4 (Prop_lut4_I1_O)        0.124     0.790 r  Acc011/ID220_0/count1__15_carry__0_i_5/O
                         net (fo=1, routed)           0.000     0.790    Acc011/ID220_0/count1__15_carry__0_i_5_n_0
    SLICE_X72Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.191 r  Acc011/ID220_0/count1__15_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.191    Acc011/ID220_0/count1__15_carry__0_n_0
    SLICE_X72Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.305 r  Acc011/ID220_0/count1__15_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.305    Acc011/ID220_0/count1__15_carry__1_n_0
    SLICE_X72Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.419 f  Acc011/ID220_0/count1__15_carry__2/CO[3]
                         net (fo=36, routed)          1.123     2.542    Acc011/ID220_0/p_0_in__6
    SLICE_X71Y97         LUT5 (Prop_lut5_I0_O)        0.124     2.666 r  Acc011/ID220_0/gate_ID220_i_1/O
                         net (fo=1, routed)           0.000     2.666    Acc011/ID220_0/gate_ID220_i_1_n_0
    SLICE_X71Y97         FDRE                                         r  Acc011/ID220_0/gate_ID220_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.513     0.993    Acc011/ID220_0/clk_out2
    SLICE_X71Y97         FDRE                                         r  Acc011/ID220_0/gate_ID220_reg/C
                         clock pessimism              0.480     1.473    
                         clock uncertainty           -0.066     1.407    
    SLICE_X71Y97         FDRE (Setup_fdre_C_D)        0.031     1.438    Acc011/ID220_0/gate_ID220_reg
  -------------------------------------------------------------------
                         required time                          1.438    
                         arrival time                          -2.666    
  -------------------------------------------------------------------
                         slack                                 -1.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Acc011/ID220_0/o1/monitor_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/ID220_0/o1/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.598    -0.566    Acc011/ID220_0/o1/clk_out2
    SLICE_X75Y99         FDRE                                         r  Acc011/ID220_0/o1/monitor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  Acc011/ID220_0/o1/monitor_reg[0]/Q
                         net (fo=2, routed)           0.069    -0.370    Acc011/ID220_0/o1/monitor[0]
    SLICE_X75Y99         LUT2 (Prop_lut2_I0_O)        0.099    -0.271 r  Acc011/ID220_0/o1/trigger_i_1/O
                         net (fo=1, routed)           0.000    -0.271    Acc011/ID220_0/o1/trigger_i_1_n_0
    SLICE_X75Y99         FDRE                                         r  Acc011/ID220_0/o1/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.871    -0.802    Acc011/ID220_0/o1/clk_out2
    SLICE_X75Y99         FDRE                                         r  Acc011/ID220_0/o1/trigger_reg/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.066    -0.500    
    SLICE_X75Y99         FDRE (Hold_fdre_C_D)         0.091    -0.409    Acc011/ID220_0/o1/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 Acc011/Pre002/o1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/Pre002/o1/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.950%)  route 0.152ns (45.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.568    -0.596    Acc011/Pre002/o1/clk_out2
    SLICE_X67Y94         FDRE                                         r  Acc011/Pre002/o1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Acc011/Pre002/o1/counter_reg[0]/Q
                         net (fo=7, routed)           0.152    -0.303    Acc011/Pre002/o1/counter_reg[7]_0[0]
    SLICE_X68Y94         LUT6 (Prop_lut6_I2_O)        0.045    -0.258 r  Acc011/Pre002/o1/counter[5]_i_2__5/O
                         net (fo=1, routed)           0.000    -0.258    Acc011/Pre002/o1/p_0_in__5[5]
    SLICE_X68Y94         FDRE                                         r  Acc011/Pre002/o1/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.840    -0.833    Acc011/Pre002/o1/clk_out2
    SLICE_X68Y94         FDRE                                         r  Acc011/Pre002/o1/counter_reg[5]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.066    -0.492    
    SLICE_X68Y94         FDRE (Hold_fdre_C_D)         0.091    -0.401    Acc011/Pre002/o1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Acc011/Pre002/o1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/Pre002/o1/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.737%)  route 0.147ns (41.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.568    -0.596    Acc011/Pre002/o1/clk_out2
    SLICE_X70Y93         FDRE                                         r  Acc011/Pre002/o1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.432 f  Acc011/Pre002/o1/count_reg[1]/Q
                         net (fo=4, routed)           0.147    -0.285    Acc011/Pre002/o1/count[1]
    SLICE_X70Y93         LUT3 (Prop_lut3_I0_O)        0.045    -0.240 r  Acc011/Pre002/o1/out_i_1__5/O
                         net (fo=1, routed)           0.000    -0.240    Acc011/Pre002/o1/out_i_1__5_n_0
    SLICE_X70Y93         FDRE                                         r  Acc011/Pre002/o1/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.840    -0.833    Acc011/Pre002/o1/clk_out2
    SLICE_X70Y93         FDRE                                         r  Acc011/Pre002/o1/out_reg/C
                         clock pessimism              0.237    -0.596    
                         clock uncertainty            0.066    -0.530    
    SLICE_X70Y93         FDRE (Hold_fdre_C_D)         0.121    -0.409    Acc011/Pre002/o1/out_reg
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Acc011/Pre002/o1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/Pre002/o1/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.409%)  route 0.149ns (41.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.568    -0.596    Acc011/Pre002/o1/clk_out2
    SLICE_X70Y93         FDRE                                         r  Acc011/Pre002/o1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  Acc011/Pre002/o1/count_reg[1]/Q
                         net (fo=4, routed)           0.149    -0.283    Acc011/Pre002/o1/count[1]
    SLICE_X70Y93         LUT3 (Prop_lut3_I2_O)        0.045    -0.238 r  Acc011/Pre002/o1/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    Acc011/Pre002/o1/count[1]_i_1_n_0
    SLICE_X70Y93         FDRE                                         r  Acc011/Pre002/o1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.840    -0.833    Acc011/Pre002/o1/clk_out2
    SLICE_X70Y93         FDRE                                         r  Acc011/Pre002/o1/count_reg[1]/C
                         clock pessimism              0.237    -0.596    
                         clock uncertainty            0.066    -0.530    
    SLICE_X70Y93         FDRE (Hold_fdre_C_D)         0.121    -0.409    Acc011/Pre002/o1/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Acc011/Pre002/o1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/Pre002/o1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.534%)  route 0.168ns (47.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.568    -0.596    Acc011/Pre002/o1/clk_out2
    SLICE_X69Y93         FDRE                                         r  Acc011/Pre002/o1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Acc011/Pre002/o1/counter_reg[1]/Q
                         net (fo=6, routed)           0.168    -0.287    Acc011/Pre002/o1/counter_reg_n_0_[1]
    SLICE_X69Y93         LUT5 (Prop_lut5_I1_O)        0.045    -0.242 r  Acc011/Pre002/o1/counter[3]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.242    Acc011/Pre002/o1/counter[3]_i_1__5_n_0
    SLICE_X69Y93         FDRE                                         r  Acc011/Pre002/o1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.840    -0.833    Acc011/Pre002/o1/clk_out2
    SLICE_X69Y93         FDRE                                         r  Acc011/Pre002/o1/counter_reg[3]/C
                         clock pessimism              0.237    -0.596    
                         clock uncertainty            0.066    -0.530    
    SLICE_X69Y93         FDRE (Hold_fdre_C_D)         0.092    -0.438    Acc011/Pre002/o1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.569    -0.595    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  Acc011/counter_ADP_6/counter_reg[22]/Q
                         net (fo=2, routed)           0.127    -0.305    Acc011/counter_ADP_6/D[22]
    SLICE_X66Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.195 r  Acc011/counter_ADP_6/counter_reg[20]_i_1__6/O[2]
                         net (fo=1, routed)           0.000    -0.195    Acc011/counter_ADP_6/counter_reg[20]_i_1__6_n_5
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.841    -0.832    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[22]/C
                         clock pessimism              0.237    -0.595    
                         clock uncertainty            0.066    -0.529    
    SLICE_X66Y97         FDRE (Hold_fdre_C_D)         0.134    -0.395    Acc011/counter_ADP_6/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.274ns (68.173%)  route 0.128ns (31.827%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.569    -0.595    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y98         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  Acc011/counter_ADP_6/counter_reg[26]/Q
                         net (fo=2, routed)           0.128    -0.303    Acc011/counter_ADP_6/D[26]
    SLICE_X66Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.193 r  Acc011/counter_ADP_6/counter_reg[24]_i_1__6/O[2]
                         net (fo=1, routed)           0.000    -0.193    Acc011/counter_ADP_6/counter_reg[24]_i_1__6_n_5
    SLICE_X66Y98         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.841    -0.832    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y98         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[26]/C
                         clock pessimism              0.237    -0.595    
                         clock uncertainty            0.066    -0.529    
    SLICE_X66Y98         FDRE (Hold_fdre_C_D)         0.134    -0.395    Acc011/counter_ADP_6/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.033%)  route 0.129ns (31.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.568    -0.596    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  Acc011/counter_ADP_6/counter_reg[18]/Q
                         net (fo=2, routed)           0.129    -0.304    Acc011/counter_ADP_6/D[18]
    SLICE_X66Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.194 r  Acc011/counter_ADP_6/counter_reg[16]_i_1__6/O[2]
                         net (fo=1, routed)           0.000    -0.194    Acc011/counter_ADP_6/counter_reg[16]_i_1__6_n_5
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.840    -0.833    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[18]/C
                         clock pessimism              0.237    -0.596    
                         clock uncertainty            0.066    -0.530    
    SLICE_X66Y96         FDRE (Hold_fdre_C_D)         0.134    -0.396    Acc011/counter_ADP_6/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.033%)  route 0.129ns (31.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.569    -0.595    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y99         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  Acc011/counter_ADP_6/counter_reg[30]/Q
                         net (fo=2, routed)           0.129    -0.303    Acc011/counter_ADP_6/D[30]
    SLICE_X66Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.193 r  Acc011/counter_ADP_6/counter_reg[28]_i_1__6/O[2]
                         net (fo=1, routed)           0.000    -0.193    Acc011/counter_ADP_6/counter_reg[28]_i_1__6_n_5
    SLICE_X66Y99         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.841    -0.832    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y99         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[30]/C
                         clock pessimism              0.237    -0.595    
                         clock uncertainty            0.066    -0.529    
    SLICE_X66Y99         FDRE (Hold_fdre_C_D)         0.134    -0.395    Acc011/counter_ADP_6/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Acc011/Pre002/o1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/Pre002/o1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.568    -0.596    Acc011/Pre002/o1/clk_out2
    SLICE_X67Y94         FDRE                                         r  Acc011/Pre002/o1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 f  Acc011/Pre002/o1/counter_reg[0]/Q
                         net (fo=7, routed)           0.180    -0.275    control_parametros_1/control1_carry_4[0]
    SLICE_X67Y94         LUT2 (Prop_lut2_I1_O)        0.045    -0.230 r  control_parametros_1/counter[0]_i_1__13/O
                         net (fo=1, routed)           0.000    -0.230    Acc011/Pre002/o1/counter_reg[0]_0[0]
    SLICE_X67Y94         FDRE                                         r  Acc011/Pre002/o1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.840    -0.833    Acc011/Pre002/o1/clk_out2
    SLICE_X67Y94         FDRE                                         r  Acc011/Pre002/o1/counter_reg[0]/C
                         clock pessimism              0.237    -0.596    
                         clock uncertainty            0.066    -0.530    
    SLICE_X67Y94         FDRE (Hold_fdre_C_D)         0.091    -0.439    Acc011/Pre002/o1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.209    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.969ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.969ns  (required time - arrival time)
  Source:                 controlPhase_Trigger1/DAC3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.686ns  (logic 0.704ns (19.097%)  route 2.982ns (80.903%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 38.570 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.832ns = ( 29.168 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    27.460 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.708    29.168    controlPhase_Trigger1/clk_out1
    SLICE_X75Y82         FDRE                                         r  controlPhase_Trigger1/DAC3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y82         FDRE (Prop_fdre_C_Q)         0.456    29.624 r  controlPhase_Trigger1/DAC3_reg[6]/Q
                         net (fo=2, routed)           2.038    31.663    DAC_control_1/data_in_reg[15]_1[6]
    SLICE_X74Y82         LUT5 (Prop_lut5_I0_O)        0.124    31.787 r  DAC_control_1/data_in[6]_i_2/O
                         net (fo=1, routed)           0.944    32.731    DAC_control_1/data_in[6]_i_2_n_0
    SLICE_X74Y83         LUT6 (Prop_lut6_I5_O)        0.124    32.855 r  DAC_control_1/data_in[6]_i_1/O
                         net (fo=1, routed)           0.000    32.855    DAC_control_1/data_in0_in[6]
    SLICE_X74Y83         FDRE                                         r  DAC_control_1/data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.590    38.570    DAC_control_1/clk_out3
    SLICE_X74Y83         FDRE                                         r  DAC_control_1/data_in_reg[6]/C
                         clock pessimism              0.395    38.965    
                         clock uncertainty           -0.222    38.743    
    SLICE_X74Y83         FDRE (Setup_fdre_C_D)        0.081    38.824    DAC_control_1/data_in_reg[6]
  -------------------------------------------------------------------
                         required time                         38.824    
                         arrival time                         -32.855    
  -------------------------------------------------------------------
                         slack                                  5.969    

Slack (MET) :             6.024ns  (required time - arrival time)
  Source:                 controlPhase_Trigger1/startDAC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.334ns  (logic 0.642ns (19.256%)  route 2.692ns (80.744%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.565 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 29.175 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    27.460 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.715    29.175    controlPhase_Trigger1/clk_out1
    SLICE_X74Y90         FDRE                                         r  controlPhase_Trigger1/startDAC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y90         FDRE (Prop_fdre_C_Q)         0.518    29.693 r  controlPhase_Trigger1/startDAC_reg/Q
                         net (fo=5, routed)           0.787    30.480    DAC_control_1/startDAC
    SLICE_X72Y86         LUT5 (Prop_lut5_I0_O)        0.124    30.604 r  DAC_control_1/data_in[20]_i_1/O
                         net (fo=19, routed)          1.905    32.509    DAC_control_1/data_in
    SLICE_X72Y81         FDRE                                         r  DAC_control_1/data_in_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.585    38.565    DAC_control_1/clk_out3
    SLICE_X72Y81         FDRE                                         r  DAC_control_1/data_in_reg[0]/C
                         clock pessimism              0.395    38.960    
                         clock uncertainty           -0.222    38.738    
    SLICE_X72Y81         FDRE (Setup_fdre_C_CE)      -0.205    38.533    DAC_control_1/data_in_reg[0]
  -------------------------------------------------------------------
                         required time                         38.533    
                         arrival time                         -32.509    
  -------------------------------------------------------------------
                         slack                                  6.024    

Slack (MET) :             6.024ns  (required time - arrival time)
  Source:                 controlPhase_Trigger1/startDAC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.334ns  (logic 0.642ns (19.256%)  route 2.692ns (80.744%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.565 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 29.175 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    27.460 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.715    29.175    controlPhase_Trigger1/clk_out1
    SLICE_X74Y90         FDRE                                         r  controlPhase_Trigger1/startDAC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y90         FDRE (Prop_fdre_C_Q)         0.518    29.693 r  controlPhase_Trigger1/startDAC_reg/Q
                         net (fo=5, routed)           0.787    30.480    DAC_control_1/startDAC
    SLICE_X72Y86         LUT5 (Prop_lut5_I0_O)        0.124    30.604 r  DAC_control_1/data_in[20]_i_1/O
                         net (fo=19, routed)          1.905    32.509    DAC_control_1/data_in
    SLICE_X72Y81         FDRE                                         r  DAC_control_1/data_in_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.585    38.565    DAC_control_1/clk_out3
    SLICE_X72Y81         FDRE                                         r  DAC_control_1/data_in_reg[3]/C
                         clock pessimism              0.395    38.960    
                         clock uncertainty           -0.222    38.738    
    SLICE_X72Y81         FDRE (Setup_fdre_C_CE)      -0.205    38.533    DAC_control_1/data_in_reg[3]
  -------------------------------------------------------------------
                         required time                         38.533    
                         arrival time                         -32.509    
  -------------------------------------------------------------------
                         slack                                  6.024    

Slack (MET) :             6.033ns  (required time - arrival time)
  Source:                 controlPhase_Trigger1/startDAC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.364ns  (logic 0.642ns (19.083%)  route 2.722ns (80.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 38.569 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 29.175 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    27.460 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.715    29.175    controlPhase_Trigger1/clk_out1
    SLICE_X74Y90         FDRE                                         r  controlPhase_Trigger1/startDAC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y90         FDRE (Prop_fdre_C_Q)         0.518    29.693 r  controlPhase_Trigger1/startDAC_reg/Q
                         net (fo=5, routed)           0.787    30.480    DAC_control_1/startDAC
    SLICE_X72Y86         LUT5 (Prop_lut5_I0_O)        0.124    30.604 r  DAC_control_1/data_in[20]_i_1/O
                         net (fo=19, routed)          1.935    32.540    DAC_control_1/data_in
    SLICE_X74Y82         FDRE                                         r  DAC_control_1/data_in_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.589    38.569    DAC_control_1/clk_out3
    SLICE_X74Y82         FDRE                                         r  DAC_control_1/data_in_reg[4]/C
                         clock pessimism              0.395    38.964    
                         clock uncertainty           -0.222    38.742    
    SLICE_X74Y82         FDRE (Setup_fdre_C_CE)      -0.169    38.573    DAC_control_1/data_in_reg[4]
  -------------------------------------------------------------------
                         required time                         38.573    
                         arrival time                         -32.540    
  -------------------------------------------------------------------
                         slack                                  6.033    

Slack (MET) :             6.051ns  (required time - arrival time)
  Source:                 controlPhase_Trigger1/startDAC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.348ns  (logic 0.642ns (19.173%)  route 2.706ns (80.827%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.571 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 29.175 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    27.460 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.715    29.175    controlPhase_Trigger1/clk_out1
    SLICE_X74Y90         FDRE                                         r  controlPhase_Trigger1/startDAC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y90         FDRE (Prop_fdre_C_Q)         0.518    29.693 r  controlPhase_Trigger1/startDAC_reg/Q
                         net (fo=5, routed)           0.787    30.480    DAC_control_1/startDAC
    SLICE_X72Y86         LUT5 (Prop_lut5_I0_O)        0.124    30.604 r  DAC_control_1/data_in[20]_i_1/O
                         net (fo=19, routed)          1.919    32.524    DAC_control_1/data_in
    SLICE_X74Y84         FDRE                                         r  DAC_control_1/data_in_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.591    38.571    DAC_control_1/clk_out3
    SLICE_X74Y84         FDRE                                         r  DAC_control_1/data_in_reg[7]/C
                         clock pessimism              0.395    38.966    
                         clock uncertainty           -0.222    38.744    
    SLICE_X74Y84         FDRE (Setup_fdre_C_CE)      -0.169    38.575    DAC_control_1/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         38.575    
                         arrival time                         -32.524    
  -------------------------------------------------------------------
                         slack                                  6.051    

Slack (MET) :             6.051ns  (required time - arrival time)
  Source:                 controlPhase_Trigger1/startDAC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.348ns  (logic 0.642ns (19.173%)  route 2.706ns (80.827%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.571 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 29.175 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    27.460 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.715    29.175    controlPhase_Trigger1/clk_out1
    SLICE_X74Y90         FDRE                                         r  controlPhase_Trigger1/startDAC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y90         FDRE (Prop_fdre_C_Q)         0.518    29.693 r  controlPhase_Trigger1/startDAC_reg/Q
                         net (fo=5, routed)           0.787    30.480    DAC_control_1/startDAC
    SLICE_X72Y86         LUT5 (Prop_lut5_I0_O)        0.124    30.604 r  DAC_control_1/data_in[20]_i_1/O
                         net (fo=19, routed)          1.919    32.524    DAC_control_1/data_in
    SLICE_X74Y84         FDRE                                         r  DAC_control_1/data_in_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.591    38.571    DAC_control_1/clk_out3
    SLICE_X74Y84         FDRE                                         r  DAC_control_1/data_in_reg[8]/C
                         clock pessimism              0.395    38.966    
                         clock uncertainty           -0.222    38.744    
    SLICE_X74Y84         FDRE (Setup_fdre_C_CE)      -0.169    38.575    DAC_control_1/data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         38.575    
                         arrival time                         -32.524    
  -------------------------------------------------------------------
                         slack                                  6.051    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 controlPhase_Trigger1/startDAC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.296ns  (logic 0.642ns (19.478%)  route 2.654ns (80.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.568 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 29.175 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    27.460 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.715    29.175    controlPhase_Trigger1/clk_out1
    SLICE_X74Y90         FDRE                                         r  controlPhase_Trigger1/startDAC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y90         FDRE (Prop_fdre_C_Q)         0.518    29.693 r  controlPhase_Trigger1/startDAC_reg/Q
                         net (fo=5, routed)           0.787    30.480    DAC_control_1/startDAC
    SLICE_X72Y86         LUT5 (Prop_lut5_I0_O)        0.124    30.604 r  DAC_control_1/data_in[20]_i_1/O
                         net (fo=19, routed)          1.867    32.471    DAC_control_1/data_in
    SLICE_X72Y83         FDRE                                         r  DAC_control_1/data_in_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.588    38.568    DAC_control_1/clk_out3
    SLICE_X72Y83         FDRE                                         r  DAC_control_1/data_in_reg[16]/C
                         clock pessimism              0.395    38.963    
                         clock uncertainty           -0.222    38.741    
    SLICE_X72Y83         FDRE (Setup_fdre_C_CE)      -0.205    38.536    DAC_control_1/data_in_reg[16]
  -------------------------------------------------------------------
                         required time                         38.536    
                         arrival time                         -32.471    
  -------------------------------------------------------------------
                         slack                                  6.065    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 controlPhase_Trigger1/startDAC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.296ns  (logic 0.642ns (19.478%)  route 2.654ns (80.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.568 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 29.175 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    27.460 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.715    29.175    controlPhase_Trigger1/clk_out1
    SLICE_X74Y90         FDRE                                         r  controlPhase_Trigger1/startDAC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y90         FDRE (Prop_fdre_C_Q)         0.518    29.693 r  controlPhase_Trigger1/startDAC_reg/Q
                         net (fo=5, routed)           0.787    30.480    DAC_control_1/startDAC
    SLICE_X72Y86         LUT5 (Prop_lut5_I0_O)        0.124    30.604 r  DAC_control_1/data_in[20]_i_1/O
                         net (fo=19, routed)          1.867    32.471    DAC_control_1/data_in
    SLICE_X72Y83         FDRE                                         r  DAC_control_1/data_in_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.588    38.568    DAC_control_1/clk_out3
    SLICE_X72Y83         FDRE                                         r  DAC_control_1/data_in_reg[20]/C
                         clock pessimism              0.395    38.963    
                         clock uncertainty           -0.222    38.741    
    SLICE_X72Y83         FDRE (Setup_fdre_C_CE)      -0.205    38.536    DAC_control_1/data_in_reg[20]
  -------------------------------------------------------------------
                         required time                         38.536    
                         arrival time                         -32.471    
  -------------------------------------------------------------------
                         slack                                  6.065    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 controlPhase_Trigger1/startDAC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.296ns  (logic 0.642ns (19.478%)  route 2.654ns (80.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.568 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 29.175 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    27.460 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.715    29.175    controlPhase_Trigger1/clk_out1
    SLICE_X74Y90         FDRE                                         r  controlPhase_Trigger1/startDAC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y90         FDRE (Prop_fdre_C_Q)         0.518    29.693 r  controlPhase_Trigger1/startDAC_reg/Q
                         net (fo=5, routed)           0.787    30.480    DAC_control_1/startDAC
    SLICE_X72Y86         LUT5 (Prop_lut5_I0_O)        0.124    30.604 r  DAC_control_1/data_in[20]_i_1/O
                         net (fo=19, routed)          1.867    32.471    DAC_control_1/data_in
    SLICE_X72Y83         FDRE                                         r  DAC_control_1/data_in_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.588    38.568    DAC_control_1/clk_out3
    SLICE_X72Y83         FDRE                                         r  DAC_control_1/data_in_reg[2]/C
                         clock pessimism              0.395    38.963    
                         clock uncertainty           -0.222    38.741    
    SLICE_X72Y83         FDRE (Setup_fdre_C_CE)      -0.205    38.536    DAC_control_1/data_in_reg[2]
  -------------------------------------------------------------------
                         required time                         38.536    
                         arrival time                         -32.471    
  -------------------------------------------------------------------
                         slack                                  6.065    

Slack (MET) :             6.080ns  (required time - arrival time)
  Source:                 controlPhase_Trigger1/DAC3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.570ns  (logic 0.704ns (19.719%)  route 2.866ns (80.281%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 38.574 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( 29.177 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    27.460 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.717    29.177    controlPhase_Trigger1/clk_out1
    SLICE_X79Y87         FDRE                                         r  controlPhase_Trigger1/DAC3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y87         FDRE (Prop_fdre_C_Q)         0.456    29.633 r  controlPhase_Trigger1/DAC3_reg[15]/Q
                         net (fo=2, routed)           1.711    31.345    DAC_control_1/data_in_reg[15]_1[15]
    SLICE_X74Y88         LUT5 (Prop_lut5_I0_O)        0.124    31.469 r  DAC_control_1/data_in[15]_i_2/O
                         net (fo=1, routed)           1.155    32.623    DAC_control_1/data_in[15]_i_2_n_0
    SLICE_X74Y88         LUT6 (Prop_lut6_I5_O)        0.124    32.747 r  DAC_control_1/data_in[15]_i_1/O
                         net (fo=1, routed)           0.000    32.747    DAC_control_1/data_in0_in[15]
    SLICE_X74Y88         FDRE                                         r  DAC_control_1/data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.594    38.574    DAC_control_1/clk_out3
    SLICE_X74Y88         FDRE                                         r  DAC_control_1/data_in_reg[15]/C
                         clock pessimism              0.395    38.969    
                         clock uncertainty           -0.222    38.747    
    SLICE_X74Y88         FDRE (Setup_fdre_C_D)        0.081    38.828    DAC_control_1/data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         38.828    
                         arrival time                         -32.747    
  -------------------------------------------------------------------
                         slack                                  6.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/DAC3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.292ns (39.925%)  route 0.439ns (60.075%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.591    -0.573    controlPhase_Trigger1/clk_out1
    SLICE_X75Y82         FDRE                                         r  controlPhase_Trigger1/DAC3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  controlPhase_Trigger1/DAC3_reg[0]/Q
                         net (fo=2, routed)           0.293    -0.140    DAC_control_1/data_in_reg[15]_1[0]
    SLICE_X72Y81         LUT5 (Prop_lut5_I0_O)        0.044    -0.096 r  DAC_control_1/data_in[0]_i_2/O
                         net (fo=1, routed)           0.147     0.051    DAC_control_1/data_in[0]_i_2_n_0
    SLICE_X72Y81         LUT6 (Prop_lut6_I5_O)        0.107     0.158 r  DAC_control_1/data_in[0]_i_1/O
                         net (fo=1, routed)           0.000     0.158    DAC_control_1/data_in0_in[0]
    SLICE_X72Y81         FDRE                                         r  DAC_control_1/data_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.858    -0.815    DAC_control_1/clk_out3
    SLICE_X72Y81         FDRE                                         r  DAC_control_1/data_in_reg[0]/C
                         clock pessimism              0.557    -0.259    
                         clock uncertainty            0.222    -0.036    
    SLICE_X72Y81         FDRE (Hold_fdre_C_D)         0.092     0.056    DAC_control_1/data_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/DAC4_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.399%)  route 0.609ns (76.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.602    -0.562    controlPhase_Trigger1/clk_out1
    SLICE_X86Y83         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  controlPhase_Trigger1/DAC4_reg[7]/Q
                         net (fo=2, routed)           0.609     0.188    DAC_control_1/Q[7]
    SLICE_X74Y84         LUT6 (Prop_lut6_I0_O)        0.045     0.233 r  DAC_control_1/data_in[7]_i_1/O
                         net (fo=1, routed)           0.000     0.233    DAC_control_1/data_in0_in[7]
    SLICE_X74Y84         FDRE                                         r  DAC_control_1/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.864    -0.809    DAC_control_1/clk_out3
    SLICE_X74Y84         FDRE                                         r  DAC_control_1/data_in_reg[7]/C
                         clock pessimism              0.557    -0.253    
                         clock uncertainty            0.222    -0.030    
    SLICE_X74Y84         FDRE (Hold_fdre_C_D)         0.120     0.090    DAC_control_1/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/startDAC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.209ns (31.212%)  route 0.461ns (68.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.596    -0.568    controlPhase_Trigger1/clk_out1
    SLICE_X74Y90         FDRE                                         r  controlPhase_Trigger1/startDAC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  controlPhase_Trigger1/startDAC_reg/Q
                         net (fo=5, routed)           0.290    -0.114    DAC_control_1/startDAC
    SLICE_X72Y86         LUT5 (Prop_lut5_I0_O)        0.045    -0.069 r  DAC_control_1/data_in[20]_i_1/O
                         net (fo=19, routed)          0.171     0.101    DAC_control_1/data_in
    SLICE_X76Y86         FDRE                                         r  DAC_control_1/data_in_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.865    -0.808    DAC_control_1/clk_out3
    SLICE_X76Y86         FDRE                                         r  DAC_control_1/data_in_reg[10]/C
                         clock pessimism              0.557    -0.252    
                         clock uncertainty            0.222    -0.029    
    SLICE_X76Y86         FDRE (Hold_fdre_C_CE)       -0.016    -0.045    DAC_control_1/data_in_reg[10]
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/startDAC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.209ns (31.212%)  route 0.461ns (68.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.596    -0.568    controlPhase_Trigger1/clk_out1
    SLICE_X74Y90         FDRE                                         r  controlPhase_Trigger1/startDAC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  controlPhase_Trigger1/startDAC_reg/Q
                         net (fo=5, routed)           0.290    -0.114    DAC_control_1/startDAC
    SLICE_X72Y86         LUT5 (Prop_lut5_I0_O)        0.045    -0.069 r  DAC_control_1/data_in[20]_i_1/O
                         net (fo=19, routed)          0.171     0.101    DAC_control_1/data_in
    SLICE_X76Y86         FDRE                                         r  DAC_control_1/data_in_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.865    -0.808    DAC_control_1/clk_out3
    SLICE_X76Y86         FDRE                                         r  DAC_control_1/data_in_reg[9]/C
                         clock pessimism              0.557    -0.252    
                         clock uncertainty            0.222    -0.029    
    SLICE_X76Y86         FDRE (Hold_fdre_C_CE)       -0.016    -0.045    DAC_control_1/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/DAC4_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.209ns (25.925%)  route 0.597ns (74.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.602    -0.562    controlPhase_Trigger1/clk_out1
    SLICE_X84Y84         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  controlPhase_Trigger1/DAC4_reg[9]/Q
                         net (fo=2, routed)           0.597     0.199    DAC_control_1/Q[9]
    SLICE_X76Y86         LUT6 (Prop_lut6_I0_O)        0.045     0.244 r  DAC_control_1/data_in[9]_i_1/O
                         net (fo=1, routed)           0.000     0.244    DAC_control_1/data_in0_in[9]
    SLICE_X76Y86         FDRE                                         r  DAC_control_1/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.865    -0.808    DAC_control_1/clk_out3
    SLICE_X76Y86         FDRE                                         r  DAC_control_1/data_in_reg[9]/C
                         clock pessimism              0.557    -0.252    
                         clock uncertainty            0.222    -0.029    
    SLICE_X76Y86         FDRE (Hold_fdre_C_D)         0.121     0.092    DAC_control_1/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/DAC4_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.924%)  route 0.591ns (76.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.604    -0.560    controlPhase_Trigger1/clk_out1
    SLICE_X85Y89         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  controlPhase_Trigger1/DAC4_reg[14]/Q
                         net (fo=2, routed)           0.591     0.172    DAC_control_1/Q[14]
    SLICE_X75Y87         LUT6 (Prop_lut6_I0_O)        0.045     0.217 r  DAC_control_1/data_in[14]_i_1/O
                         net (fo=1, routed)           0.000     0.217    DAC_control_1/data_in0_in[14]
    SLICE_X75Y87         FDRE                                         r  DAC_control_1/data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.866    -0.807    DAC_control_1/clk_out3
    SLICE_X75Y87         FDRE                                         r  DAC_control_1/data_in_reg[14]/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.222    -0.028    
    SLICE_X75Y87         FDRE (Hold_fdre_C_D)         0.091     0.063    DAC_control_1/data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/DAC4_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.186ns (22.638%)  route 0.636ns (77.362%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.602    -0.562    controlPhase_Trigger1/clk_out1
    SLICE_X86Y83         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  controlPhase_Trigger1/DAC4_reg[8]/Q
                         net (fo=2, routed)           0.636     0.214    DAC_control_1/Q[8]
    SLICE_X74Y84         LUT6 (Prop_lut6_I0_O)        0.045     0.259 r  DAC_control_1/data_in[8]_i_1/O
                         net (fo=1, routed)           0.000     0.259    DAC_control_1/data_in0_in[8]
    SLICE_X74Y84         FDRE                                         r  DAC_control_1/data_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.864    -0.809    DAC_control_1/clk_out3
    SLICE_X74Y84         FDRE                                         r  DAC_control_1/data_in_reg[8]/C
                         clock pessimism              0.557    -0.253    
                         clock uncertainty            0.222    -0.030    
    SLICE_X74Y84         FDRE (Hold_fdre_C_D)         0.121     0.091    DAC_control_1/data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/DAC4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.209ns (26.217%)  route 0.588ns (73.783%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.599    -0.565    controlPhase_Trigger1/clk_out1
    SLICE_X84Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  controlPhase_Trigger1/DAC4_reg[3]/Q
                         net (fo=2, routed)           0.588     0.187    DAC_control_1/Q[3]
    SLICE_X72Y81         LUT6 (Prop_lut6_I0_O)        0.045     0.232 r  DAC_control_1/data_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.232    DAC_control_1/data_in0_in[3]
    SLICE_X72Y81         FDRE                                         r  DAC_control_1/data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.858    -0.815    DAC_control_1/clk_out3
    SLICE_X72Y81         FDRE                                         r  DAC_control_1/data_in_reg[3]/C
                         clock pessimism              0.557    -0.259    
                         clock uncertainty            0.222    -0.036    
    SLICE_X72Y81         FDRE (Hold_fdre_C_D)         0.092     0.056    DAC_control_1/data_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/DAC4_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.209ns (24.982%)  route 0.628ns (75.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.603    -0.561    controlPhase_Trigger1/clk_out1
    SLICE_X84Y87         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  controlPhase_Trigger1/DAC4_reg[15]/Q
                         net (fo=2, routed)           0.628     0.230    DAC_control_1/Q[15]
    SLICE_X74Y88         LUT6 (Prop_lut6_I0_O)        0.045     0.275 r  DAC_control_1/data_in[15]_i_1/O
                         net (fo=1, routed)           0.000     0.275    DAC_control_1/data_in0_in[15]
    SLICE_X74Y88         FDRE                                         r  DAC_control_1/data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.868    -0.805    DAC_control_1/clk_out3
    SLICE_X74Y88         FDRE                                         r  DAC_control_1/data_in_reg[15]/C
                         clock pessimism              0.557    -0.249    
                         clock uncertainty            0.222    -0.026    
    SLICE_X74Y88         FDRE (Hold_fdre_C_D)         0.121     0.095    DAC_control_1/data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/DAC2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.186ns (22.856%)  route 0.628ns (77.144%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.591    -0.573    controlPhase_Trigger1/clk_out1
    SLICE_X77Y82         FDRE                                         r  controlPhase_Trigger1/DAC2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  controlPhase_Trigger1/DAC2_reg[2]/Q
                         net (fo=2, routed)           0.628     0.196    DAC_control_1/data_in_reg[15]_0[2]
    SLICE_X72Y83         LUT6 (Prop_lut6_I4_O)        0.045     0.241 r  DAC_control_1/data_in[2]_i_1/O
                         net (fo=1, routed)           0.000     0.241    DAC_control_1/data_in0_in[2]
    SLICE_X72Y83         FDRE                                         r  DAC_control_1/data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.860    -0.813    DAC_control_1/clk_out3
    SLICE_X72Y83         FDRE                                         r  DAC_control_1/data_in_reg[2]/C
                         clock pessimism              0.557    -0.257    
                         clock uncertainty            0.222    -0.034    
    SLICE_X72Y83         FDRE (Hold_fdre_C_D)         0.091     0.057    DAC_control_1/data_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.184    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.969ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.969ns  (required time - arrival time)
  Source:                 controlPhase_Trigger1/DAC3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.686ns  (logic 0.704ns (19.097%)  route 2.982ns (80.903%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 38.570 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.832ns = ( 29.168 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    27.460 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.708    29.168    controlPhase_Trigger1/clk_out1
    SLICE_X75Y82         FDRE                                         r  controlPhase_Trigger1/DAC3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y82         FDRE (Prop_fdre_C_Q)         0.456    29.624 r  controlPhase_Trigger1/DAC3_reg[6]/Q
                         net (fo=2, routed)           2.038    31.663    DAC_control_1/data_in_reg[15]_1[6]
    SLICE_X74Y82         LUT5 (Prop_lut5_I0_O)        0.124    31.787 r  DAC_control_1/data_in[6]_i_2/O
                         net (fo=1, routed)           0.944    32.731    DAC_control_1/data_in[6]_i_2_n_0
    SLICE_X74Y83         LUT6 (Prop_lut6_I5_O)        0.124    32.855 r  DAC_control_1/data_in[6]_i_1/O
                         net (fo=1, routed)           0.000    32.855    DAC_control_1/data_in0_in[6]
    SLICE_X74Y83         FDRE                                         r  DAC_control_1/data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.590    38.570    DAC_control_1/clk_out3
    SLICE_X74Y83         FDRE                                         r  DAC_control_1/data_in_reg[6]/C
                         clock pessimism              0.395    38.965    
                         clock uncertainty           -0.222    38.743    
    SLICE_X74Y83         FDRE (Setup_fdre_C_D)        0.081    38.824    DAC_control_1/data_in_reg[6]
  -------------------------------------------------------------------
                         required time                         38.824    
                         arrival time                         -32.855    
  -------------------------------------------------------------------
                         slack                                  5.969    

Slack (MET) :             6.024ns  (required time - arrival time)
  Source:                 controlPhase_Trigger1/startDAC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.334ns  (logic 0.642ns (19.256%)  route 2.692ns (80.744%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.565 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 29.175 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    27.460 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.715    29.175    controlPhase_Trigger1/clk_out1
    SLICE_X74Y90         FDRE                                         r  controlPhase_Trigger1/startDAC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y90         FDRE (Prop_fdre_C_Q)         0.518    29.693 r  controlPhase_Trigger1/startDAC_reg/Q
                         net (fo=5, routed)           0.787    30.480    DAC_control_1/startDAC
    SLICE_X72Y86         LUT5 (Prop_lut5_I0_O)        0.124    30.604 r  DAC_control_1/data_in[20]_i_1/O
                         net (fo=19, routed)          1.905    32.509    DAC_control_1/data_in
    SLICE_X72Y81         FDRE                                         r  DAC_control_1/data_in_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.585    38.565    DAC_control_1/clk_out3
    SLICE_X72Y81         FDRE                                         r  DAC_control_1/data_in_reg[0]/C
                         clock pessimism              0.395    38.960    
                         clock uncertainty           -0.222    38.738    
    SLICE_X72Y81         FDRE (Setup_fdre_C_CE)      -0.205    38.533    DAC_control_1/data_in_reg[0]
  -------------------------------------------------------------------
                         required time                         38.533    
                         arrival time                         -32.509    
  -------------------------------------------------------------------
                         slack                                  6.024    

Slack (MET) :             6.024ns  (required time - arrival time)
  Source:                 controlPhase_Trigger1/startDAC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.334ns  (logic 0.642ns (19.256%)  route 2.692ns (80.744%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.565 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 29.175 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    27.460 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.715    29.175    controlPhase_Trigger1/clk_out1
    SLICE_X74Y90         FDRE                                         r  controlPhase_Trigger1/startDAC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y90         FDRE (Prop_fdre_C_Q)         0.518    29.693 r  controlPhase_Trigger1/startDAC_reg/Q
                         net (fo=5, routed)           0.787    30.480    DAC_control_1/startDAC
    SLICE_X72Y86         LUT5 (Prop_lut5_I0_O)        0.124    30.604 r  DAC_control_1/data_in[20]_i_1/O
                         net (fo=19, routed)          1.905    32.509    DAC_control_1/data_in
    SLICE_X72Y81         FDRE                                         r  DAC_control_1/data_in_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.585    38.565    DAC_control_1/clk_out3
    SLICE_X72Y81         FDRE                                         r  DAC_control_1/data_in_reg[3]/C
                         clock pessimism              0.395    38.960    
                         clock uncertainty           -0.222    38.738    
    SLICE_X72Y81         FDRE (Setup_fdre_C_CE)      -0.205    38.533    DAC_control_1/data_in_reg[3]
  -------------------------------------------------------------------
                         required time                         38.533    
                         arrival time                         -32.509    
  -------------------------------------------------------------------
                         slack                                  6.024    

Slack (MET) :             6.033ns  (required time - arrival time)
  Source:                 controlPhase_Trigger1/startDAC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.364ns  (logic 0.642ns (19.083%)  route 2.722ns (80.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 38.569 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 29.175 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    27.460 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.715    29.175    controlPhase_Trigger1/clk_out1
    SLICE_X74Y90         FDRE                                         r  controlPhase_Trigger1/startDAC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y90         FDRE (Prop_fdre_C_Q)         0.518    29.693 r  controlPhase_Trigger1/startDAC_reg/Q
                         net (fo=5, routed)           0.787    30.480    DAC_control_1/startDAC
    SLICE_X72Y86         LUT5 (Prop_lut5_I0_O)        0.124    30.604 r  DAC_control_1/data_in[20]_i_1/O
                         net (fo=19, routed)          1.935    32.540    DAC_control_1/data_in
    SLICE_X74Y82         FDRE                                         r  DAC_control_1/data_in_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.589    38.569    DAC_control_1/clk_out3
    SLICE_X74Y82         FDRE                                         r  DAC_control_1/data_in_reg[4]/C
                         clock pessimism              0.395    38.964    
                         clock uncertainty           -0.222    38.742    
    SLICE_X74Y82         FDRE (Setup_fdre_C_CE)      -0.169    38.573    DAC_control_1/data_in_reg[4]
  -------------------------------------------------------------------
                         required time                         38.573    
                         arrival time                         -32.540    
  -------------------------------------------------------------------
                         slack                                  6.033    

Slack (MET) :             6.051ns  (required time - arrival time)
  Source:                 controlPhase_Trigger1/startDAC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.348ns  (logic 0.642ns (19.173%)  route 2.706ns (80.827%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.571 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 29.175 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    27.460 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.715    29.175    controlPhase_Trigger1/clk_out1
    SLICE_X74Y90         FDRE                                         r  controlPhase_Trigger1/startDAC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y90         FDRE (Prop_fdre_C_Q)         0.518    29.693 r  controlPhase_Trigger1/startDAC_reg/Q
                         net (fo=5, routed)           0.787    30.480    DAC_control_1/startDAC
    SLICE_X72Y86         LUT5 (Prop_lut5_I0_O)        0.124    30.604 r  DAC_control_1/data_in[20]_i_1/O
                         net (fo=19, routed)          1.919    32.524    DAC_control_1/data_in
    SLICE_X74Y84         FDRE                                         r  DAC_control_1/data_in_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.591    38.571    DAC_control_1/clk_out3
    SLICE_X74Y84         FDRE                                         r  DAC_control_1/data_in_reg[7]/C
                         clock pessimism              0.395    38.966    
                         clock uncertainty           -0.222    38.744    
    SLICE_X74Y84         FDRE (Setup_fdre_C_CE)      -0.169    38.575    DAC_control_1/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         38.575    
                         arrival time                         -32.524    
  -------------------------------------------------------------------
                         slack                                  6.051    

Slack (MET) :             6.051ns  (required time - arrival time)
  Source:                 controlPhase_Trigger1/startDAC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.348ns  (logic 0.642ns (19.173%)  route 2.706ns (80.827%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.571 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 29.175 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    27.460 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.715    29.175    controlPhase_Trigger1/clk_out1
    SLICE_X74Y90         FDRE                                         r  controlPhase_Trigger1/startDAC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y90         FDRE (Prop_fdre_C_Q)         0.518    29.693 r  controlPhase_Trigger1/startDAC_reg/Q
                         net (fo=5, routed)           0.787    30.480    DAC_control_1/startDAC
    SLICE_X72Y86         LUT5 (Prop_lut5_I0_O)        0.124    30.604 r  DAC_control_1/data_in[20]_i_1/O
                         net (fo=19, routed)          1.919    32.524    DAC_control_1/data_in
    SLICE_X74Y84         FDRE                                         r  DAC_control_1/data_in_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.591    38.571    DAC_control_1/clk_out3
    SLICE_X74Y84         FDRE                                         r  DAC_control_1/data_in_reg[8]/C
                         clock pessimism              0.395    38.966    
                         clock uncertainty           -0.222    38.744    
    SLICE_X74Y84         FDRE (Setup_fdre_C_CE)      -0.169    38.575    DAC_control_1/data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         38.575    
                         arrival time                         -32.524    
  -------------------------------------------------------------------
                         slack                                  6.051    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 controlPhase_Trigger1/startDAC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.296ns  (logic 0.642ns (19.478%)  route 2.654ns (80.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.568 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 29.175 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    27.460 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.715    29.175    controlPhase_Trigger1/clk_out1
    SLICE_X74Y90         FDRE                                         r  controlPhase_Trigger1/startDAC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y90         FDRE (Prop_fdre_C_Q)         0.518    29.693 r  controlPhase_Trigger1/startDAC_reg/Q
                         net (fo=5, routed)           0.787    30.480    DAC_control_1/startDAC
    SLICE_X72Y86         LUT5 (Prop_lut5_I0_O)        0.124    30.604 r  DAC_control_1/data_in[20]_i_1/O
                         net (fo=19, routed)          1.867    32.471    DAC_control_1/data_in
    SLICE_X72Y83         FDRE                                         r  DAC_control_1/data_in_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.588    38.568    DAC_control_1/clk_out3
    SLICE_X72Y83         FDRE                                         r  DAC_control_1/data_in_reg[16]/C
                         clock pessimism              0.395    38.963    
                         clock uncertainty           -0.222    38.741    
    SLICE_X72Y83         FDRE (Setup_fdre_C_CE)      -0.205    38.536    DAC_control_1/data_in_reg[16]
  -------------------------------------------------------------------
                         required time                         38.536    
                         arrival time                         -32.471    
  -------------------------------------------------------------------
                         slack                                  6.065    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 controlPhase_Trigger1/startDAC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.296ns  (logic 0.642ns (19.478%)  route 2.654ns (80.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.568 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 29.175 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    27.460 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.715    29.175    controlPhase_Trigger1/clk_out1
    SLICE_X74Y90         FDRE                                         r  controlPhase_Trigger1/startDAC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y90         FDRE (Prop_fdre_C_Q)         0.518    29.693 r  controlPhase_Trigger1/startDAC_reg/Q
                         net (fo=5, routed)           0.787    30.480    DAC_control_1/startDAC
    SLICE_X72Y86         LUT5 (Prop_lut5_I0_O)        0.124    30.604 r  DAC_control_1/data_in[20]_i_1/O
                         net (fo=19, routed)          1.867    32.471    DAC_control_1/data_in
    SLICE_X72Y83         FDRE                                         r  DAC_control_1/data_in_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.588    38.568    DAC_control_1/clk_out3
    SLICE_X72Y83         FDRE                                         r  DAC_control_1/data_in_reg[20]/C
                         clock pessimism              0.395    38.963    
                         clock uncertainty           -0.222    38.741    
    SLICE_X72Y83         FDRE (Setup_fdre_C_CE)      -0.205    38.536    DAC_control_1/data_in_reg[20]
  -------------------------------------------------------------------
                         required time                         38.536    
                         arrival time                         -32.471    
  -------------------------------------------------------------------
                         slack                                  6.065    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 controlPhase_Trigger1/startDAC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.296ns  (logic 0.642ns (19.478%)  route 2.654ns (80.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.568 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 29.175 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    27.460 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.715    29.175    controlPhase_Trigger1/clk_out1
    SLICE_X74Y90         FDRE                                         r  controlPhase_Trigger1/startDAC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y90         FDRE (Prop_fdre_C_Q)         0.518    29.693 r  controlPhase_Trigger1/startDAC_reg/Q
                         net (fo=5, routed)           0.787    30.480    DAC_control_1/startDAC
    SLICE_X72Y86         LUT5 (Prop_lut5_I0_O)        0.124    30.604 r  DAC_control_1/data_in[20]_i_1/O
                         net (fo=19, routed)          1.867    32.471    DAC_control_1/data_in
    SLICE_X72Y83         FDRE                                         r  DAC_control_1/data_in_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.588    38.568    DAC_control_1/clk_out3
    SLICE_X72Y83         FDRE                                         r  DAC_control_1/data_in_reg[2]/C
                         clock pessimism              0.395    38.963    
                         clock uncertainty           -0.222    38.741    
    SLICE_X72Y83         FDRE (Setup_fdre_C_CE)      -0.205    38.536    DAC_control_1/data_in_reg[2]
  -------------------------------------------------------------------
                         required time                         38.536    
                         arrival time                         -32.471    
  -------------------------------------------------------------------
                         slack                                  6.065    

Slack (MET) :             6.080ns  (required time - arrival time)
  Source:                 controlPhase_Trigger1/DAC3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.570ns  (logic 0.704ns (19.719%)  route 2.866ns (80.281%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 38.574 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( 29.177 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    27.460 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.717    29.177    controlPhase_Trigger1/clk_out1
    SLICE_X79Y87         FDRE                                         r  controlPhase_Trigger1/DAC3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y87         FDRE (Prop_fdre_C_Q)         0.456    29.633 r  controlPhase_Trigger1/DAC3_reg[15]/Q
                         net (fo=2, routed)           1.711    31.345    DAC_control_1/data_in_reg[15]_1[15]
    SLICE_X74Y88         LUT5 (Prop_lut5_I0_O)        0.124    31.469 r  DAC_control_1/data_in[15]_i_2/O
                         net (fo=1, routed)           1.155    32.623    DAC_control_1/data_in[15]_i_2_n_0
    SLICE_X74Y88         LUT6 (Prop_lut6_I5_O)        0.124    32.747 r  DAC_control_1/data_in[15]_i_1/O
                         net (fo=1, routed)           0.000    32.747    DAC_control_1/data_in0_in[15]
    SLICE_X74Y88         FDRE                                         r  DAC_control_1/data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.594    38.574    DAC_control_1/clk_out3
    SLICE_X74Y88         FDRE                                         r  DAC_control_1/data_in_reg[15]/C
                         clock pessimism              0.395    38.969    
                         clock uncertainty           -0.222    38.747    
    SLICE_X74Y88         FDRE (Setup_fdre_C_D)        0.081    38.828    DAC_control_1/data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         38.828    
                         arrival time                         -32.747    
  -------------------------------------------------------------------
                         slack                                  6.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/DAC3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.292ns (39.925%)  route 0.439ns (60.075%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.591    -0.573    controlPhase_Trigger1/clk_out1
    SLICE_X75Y82         FDRE                                         r  controlPhase_Trigger1/DAC3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  controlPhase_Trigger1/DAC3_reg[0]/Q
                         net (fo=2, routed)           0.293    -0.140    DAC_control_1/data_in_reg[15]_1[0]
    SLICE_X72Y81         LUT5 (Prop_lut5_I0_O)        0.044    -0.096 r  DAC_control_1/data_in[0]_i_2/O
                         net (fo=1, routed)           0.147     0.051    DAC_control_1/data_in[0]_i_2_n_0
    SLICE_X72Y81         LUT6 (Prop_lut6_I5_O)        0.107     0.158 r  DAC_control_1/data_in[0]_i_1/O
                         net (fo=1, routed)           0.000     0.158    DAC_control_1/data_in0_in[0]
    SLICE_X72Y81         FDRE                                         r  DAC_control_1/data_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.858    -0.815    DAC_control_1/clk_out3
    SLICE_X72Y81         FDRE                                         r  DAC_control_1/data_in_reg[0]/C
                         clock pessimism              0.557    -0.259    
                         clock uncertainty            0.222    -0.036    
    SLICE_X72Y81         FDRE (Hold_fdre_C_D)         0.092     0.056    DAC_control_1/data_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/DAC4_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.399%)  route 0.609ns (76.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.602    -0.562    controlPhase_Trigger1/clk_out1
    SLICE_X86Y83         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  controlPhase_Trigger1/DAC4_reg[7]/Q
                         net (fo=2, routed)           0.609     0.188    DAC_control_1/Q[7]
    SLICE_X74Y84         LUT6 (Prop_lut6_I0_O)        0.045     0.233 r  DAC_control_1/data_in[7]_i_1/O
                         net (fo=1, routed)           0.000     0.233    DAC_control_1/data_in0_in[7]
    SLICE_X74Y84         FDRE                                         r  DAC_control_1/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.864    -0.809    DAC_control_1/clk_out3
    SLICE_X74Y84         FDRE                                         r  DAC_control_1/data_in_reg[7]/C
                         clock pessimism              0.557    -0.253    
                         clock uncertainty            0.222    -0.030    
    SLICE_X74Y84         FDRE (Hold_fdre_C_D)         0.120     0.090    DAC_control_1/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/startDAC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.209ns (31.212%)  route 0.461ns (68.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.596    -0.568    controlPhase_Trigger1/clk_out1
    SLICE_X74Y90         FDRE                                         r  controlPhase_Trigger1/startDAC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  controlPhase_Trigger1/startDAC_reg/Q
                         net (fo=5, routed)           0.290    -0.114    DAC_control_1/startDAC
    SLICE_X72Y86         LUT5 (Prop_lut5_I0_O)        0.045    -0.069 r  DAC_control_1/data_in[20]_i_1/O
                         net (fo=19, routed)          0.171     0.101    DAC_control_1/data_in
    SLICE_X76Y86         FDRE                                         r  DAC_control_1/data_in_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.865    -0.808    DAC_control_1/clk_out3
    SLICE_X76Y86         FDRE                                         r  DAC_control_1/data_in_reg[10]/C
                         clock pessimism              0.557    -0.252    
                         clock uncertainty            0.222    -0.029    
    SLICE_X76Y86         FDRE (Hold_fdre_C_CE)       -0.016    -0.045    DAC_control_1/data_in_reg[10]
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/startDAC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.209ns (31.212%)  route 0.461ns (68.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.596    -0.568    controlPhase_Trigger1/clk_out1
    SLICE_X74Y90         FDRE                                         r  controlPhase_Trigger1/startDAC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  controlPhase_Trigger1/startDAC_reg/Q
                         net (fo=5, routed)           0.290    -0.114    DAC_control_1/startDAC
    SLICE_X72Y86         LUT5 (Prop_lut5_I0_O)        0.045    -0.069 r  DAC_control_1/data_in[20]_i_1/O
                         net (fo=19, routed)          0.171     0.101    DAC_control_1/data_in
    SLICE_X76Y86         FDRE                                         r  DAC_control_1/data_in_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.865    -0.808    DAC_control_1/clk_out3
    SLICE_X76Y86         FDRE                                         r  DAC_control_1/data_in_reg[9]/C
                         clock pessimism              0.557    -0.252    
                         clock uncertainty            0.222    -0.029    
    SLICE_X76Y86         FDRE (Hold_fdre_C_CE)       -0.016    -0.045    DAC_control_1/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/DAC4_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.209ns (25.925%)  route 0.597ns (74.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.602    -0.562    controlPhase_Trigger1/clk_out1
    SLICE_X84Y84         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  controlPhase_Trigger1/DAC4_reg[9]/Q
                         net (fo=2, routed)           0.597     0.199    DAC_control_1/Q[9]
    SLICE_X76Y86         LUT6 (Prop_lut6_I0_O)        0.045     0.244 r  DAC_control_1/data_in[9]_i_1/O
                         net (fo=1, routed)           0.000     0.244    DAC_control_1/data_in0_in[9]
    SLICE_X76Y86         FDRE                                         r  DAC_control_1/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.865    -0.808    DAC_control_1/clk_out3
    SLICE_X76Y86         FDRE                                         r  DAC_control_1/data_in_reg[9]/C
                         clock pessimism              0.557    -0.252    
                         clock uncertainty            0.222    -0.029    
    SLICE_X76Y86         FDRE (Hold_fdre_C_D)         0.121     0.092    DAC_control_1/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/DAC4_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.924%)  route 0.591ns (76.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.604    -0.560    controlPhase_Trigger1/clk_out1
    SLICE_X85Y89         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  controlPhase_Trigger1/DAC4_reg[14]/Q
                         net (fo=2, routed)           0.591     0.172    DAC_control_1/Q[14]
    SLICE_X75Y87         LUT6 (Prop_lut6_I0_O)        0.045     0.217 r  DAC_control_1/data_in[14]_i_1/O
                         net (fo=1, routed)           0.000     0.217    DAC_control_1/data_in0_in[14]
    SLICE_X75Y87         FDRE                                         r  DAC_control_1/data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.866    -0.807    DAC_control_1/clk_out3
    SLICE_X75Y87         FDRE                                         r  DAC_control_1/data_in_reg[14]/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.222    -0.028    
    SLICE_X75Y87         FDRE (Hold_fdre_C_D)         0.091     0.063    DAC_control_1/data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/DAC4_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.186ns (22.638%)  route 0.636ns (77.362%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.602    -0.562    controlPhase_Trigger1/clk_out1
    SLICE_X86Y83         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  controlPhase_Trigger1/DAC4_reg[8]/Q
                         net (fo=2, routed)           0.636     0.214    DAC_control_1/Q[8]
    SLICE_X74Y84         LUT6 (Prop_lut6_I0_O)        0.045     0.259 r  DAC_control_1/data_in[8]_i_1/O
                         net (fo=1, routed)           0.000     0.259    DAC_control_1/data_in0_in[8]
    SLICE_X74Y84         FDRE                                         r  DAC_control_1/data_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.864    -0.809    DAC_control_1/clk_out3
    SLICE_X74Y84         FDRE                                         r  DAC_control_1/data_in_reg[8]/C
                         clock pessimism              0.557    -0.253    
                         clock uncertainty            0.222    -0.030    
    SLICE_X74Y84         FDRE (Hold_fdre_C_D)         0.121     0.091    DAC_control_1/data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/DAC4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.209ns (26.217%)  route 0.588ns (73.783%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.599    -0.565    controlPhase_Trigger1/clk_out1
    SLICE_X84Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  controlPhase_Trigger1/DAC4_reg[3]/Q
                         net (fo=2, routed)           0.588     0.187    DAC_control_1/Q[3]
    SLICE_X72Y81         LUT6 (Prop_lut6_I0_O)        0.045     0.232 r  DAC_control_1/data_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.232    DAC_control_1/data_in0_in[3]
    SLICE_X72Y81         FDRE                                         r  DAC_control_1/data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.858    -0.815    DAC_control_1/clk_out3
    SLICE_X72Y81         FDRE                                         r  DAC_control_1/data_in_reg[3]/C
                         clock pessimism              0.557    -0.259    
                         clock uncertainty            0.222    -0.036    
    SLICE_X72Y81         FDRE (Hold_fdre_C_D)         0.092     0.056    DAC_control_1/data_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/DAC4_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.209ns (24.982%)  route 0.628ns (75.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.603    -0.561    controlPhase_Trigger1/clk_out1
    SLICE_X84Y87         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  controlPhase_Trigger1/DAC4_reg[15]/Q
                         net (fo=2, routed)           0.628     0.230    DAC_control_1/Q[15]
    SLICE_X74Y88         LUT6 (Prop_lut6_I0_O)        0.045     0.275 r  DAC_control_1/data_in[15]_i_1/O
                         net (fo=1, routed)           0.000     0.275    DAC_control_1/data_in0_in[15]
    SLICE_X74Y88         FDRE                                         r  DAC_control_1/data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.868    -0.805    DAC_control_1/clk_out3
    SLICE_X74Y88         FDRE                                         r  DAC_control_1/data_in_reg[15]/C
                         clock pessimism              0.557    -0.249    
                         clock uncertainty            0.222    -0.026    
    SLICE_X74Y88         FDRE (Hold_fdre_C_D)         0.121     0.095    DAC_control_1/data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/DAC2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.186ns (22.856%)  route 0.628ns (77.144%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.591    -0.573    controlPhase_Trigger1/clk_out1
    SLICE_X77Y82         FDRE                                         r  controlPhase_Trigger1/DAC2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  controlPhase_Trigger1/DAC2_reg[2]/Q
                         net (fo=2, routed)           0.628     0.196    DAC_control_1/data_in_reg[15]_0[2]
    SLICE_X72Y83         LUT6 (Prop_lut6_I4_O)        0.045     0.241 r  DAC_control_1/data_in[2]_i_1/O
                         net (fo=1, routed)           0.000     0.241    DAC_control_1/data_in0_in[2]
    SLICE_X72Y83         FDRE                                         r  DAC_control_1/data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.860    -0.813    DAC_control_1/clk_out3
    SLICE_X72Y83         FDRE                                         r  DAC_control_1/data_in_reg[2]/C
                         clock pessimism              0.557    -0.257    
                         clock uncertainty            0.222    -0.034    
    SLICE_X72Y83         FDRE (Hold_fdre_C_D)         0.091     0.057    DAC_control_1/data_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.184    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.517ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.517ns  (required time - arrival time)
  Source:                 DAC_control_1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.964ns (24.393%)  route 2.988ns (75.607%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 38.570 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.710    -0.830    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  DAC_control_1/count_reg[3]/Q
                         net (fo=8, routed)           1.072     0.661    DAC_control_1/count_reg_n_0_[3]
    SLICE_X71Y85         LUT6 (Prop_lut6_I5_O)        0.297     0.958 f  DAC_control_1/FSM_sequential_control[3]_i_5__0/O
                         net (fo=2, routed)           1.042     2.000    DAC_control_1/FSM_sequential_control[3]_i_5__0_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.124     2.124 f  DAC_control_1/count[5]_i_4/O
                         net (fo=1, routed)           0.162     2.286    DAC_control_1/count[5]_i_4_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I5_O)        0.124     2.410 r  DAC_control_1/count[5]_i_1/O
                         net (fo=6, routed)           0.712     3.122    DAC_control_1/count[5]_i_1_n_0
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.590    38.570    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[0]/C
                         clock pessimism              0.600    39.170    
                         clock uncertainty           -0.102    39.068    
    SLICE_X72Y85         FDRE (Setup_fdre_C_R)       -0.429    38.639    DAC_control_1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.639    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                 35.517    

Slack (MET) :             35.517ns  (required time - arrival time)
  Source:                 DAC_control_1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.964ns (24.393%)  route 2.988ns (75.607%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 38.570 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.710    -0.830    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  DAC_control_1/count_reg[3]/Q
                         net (fo=8, routed)           1.072     0.661    DAC_control_1/count_reg_n_0_[3]
    SLICE_X71Y85         LUT6 (Prop_lut6_I5_O)        0.297     0.958 f  DAC_control_1/FSM_sequential_control[3]_i_5__0/O
                         net (fo=2, routed)           1.042     2.000    DAC_control_1/FSM_sequential_control[3]_i_5__0_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.124     2.124 f  DAC_control_1/count[5]_i_4/O
                         net (fo=1, routed)           0.162     2.286    DAC_control_1/count[5]_i_4_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I5_O)        0.124     2.410 r  DAC_control_1/count[5]_i_1/O
                         net (fo=6, routed)           0.712     3.122    DAC_control_1/count[5]_i_1_n_0
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.590    38.570    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[1]/C
                         clock pessimism              0.600    39.170    
                         clock uncertainty           -0.102    39.068    
    SLICE_X72Y85         FDRE (Setup_fdre_C_R)       -0.429    38.639    DAC_control_1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.639    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                 35.517    

Slack (MET) :             35.517ns  (required time - arrival time)
  Source:                 DAC_control_1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.964ns (24.393%)  route 2.988ns (75.607%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 38.570 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.710    -0.830    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  DAC_control_1/count_reg[3]/Q
                         net (fo=8, routed)           1.072     0.661    DAC_control_1/count_reg_n_0_[3]
    SLICE_X71Y85         LUT6 (Prop_lut6_I5_O)        0.297     0.958 f  DAC_control_1/FSM_sequential_control[3]_i_5__0/O
                         net (fo=2, routed)           1.042     2.000    DAC_control_1/FSM_sequential_control[3]_i_5__0_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.124     2.124 f  DAC_control_1/count[5]_i_4/O
                         net (fo=1, routed)           0.162     2.286    DAC_control_1/count[5]_i_4_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I5_O)        0.124     2.410 r  DAC_control_1/count[5]_i_1/O
                         net (fo=6, routed)           0.712     3.122    DAC_control_1/count[5]_i_1_n_0
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.590    38.570    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[2]/C
                         clock pessimism              0.600    39.170    
                         clock uncertainty           -0.102    39.068    
    SLICE_X72Y85         FDRE (Setup_fdre_C_R)       -0.429    38.639    DAC_control_1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.639    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                 35.517    

Slack (MET) :             35.517ns  (required time - arrival time)
  Source:                 DAC_control_1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.964ns (24.393%)  route 2.988ns (75.607%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 38.570 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.710    -0.830    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  DAC_control_1/count_reg[3]/Q
                         net (fo=8, routed)           1.072     0.661    DAC_control_1/count_reg_n_0_[3]
    SLICE_X71Y85         LUT6 (Prop_lut6_I5_O)        0.297     0.958 f  DAC_control_1/FSM_sequential_control[3]_i_5__0/O
                         net (fo=2, routed)           1.042     2.000    DAC_control_1/FSM_sequential_control[3]_i_5__0_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.124     2.124 f  DAC_control_1/count[5]_i_4/O
                         net (fo=1, routed)           0.162     2.286    DAC_control_1/count[5]_i_4_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I5_O)        0.124     2.410 r  DAC_control_1/count[5]_i_1/O
                         net (fo=6, routed)           0.712     3.122    DAC_control_1/count[5]_i_1_n_0
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.590    38.570    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[3]/C
                         clock pessimism              0.600    39.170    
                         clock uncertainty           -0.102    39.068    
    SLICE_X72Y85         FDRE (Setup_fdre_C_R)       -0.429    38.639    DAC_control_1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.639    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                 35.517    

Slack (MET) :             35.517ns  (required time - arrival time)
  Source:                 DAC_control_1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.964ns (24.393%)  route 2.988ns (75.607%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 38.570 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.710    -0.830    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  DAC_control_1/count_reg[3]/Q
                         net (fo=8, routed)           1.072     0.661    DAC_control_1/count_reg_n_0_[3]
    SLICE_X71Y85         LUT6 (Prop_lut6_I5_O)        0.297     0.958 f  DAC_control_1/FSM_sequential_control[3]_i_5__0/O
                         net (fo=2, routed)           1.042     2.000    DAC_control_1/FSM_sequential_control[3]_i_5__0_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.124     2.124 f  DAC_control_1/count[5]_i_4/O
                         net (fo=1, routed)           0.162     2.286    DAC_control_1/count[5]_i_4_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I5_O)        0.124     2.410 r  DAC_control_1/count[5]_i_1/O
                         net (fo=6, routed)           0.712     3.122    DAC_control_1/count[5]_i_1_n_0
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.590    38.570    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[4]/C
                         clock pessimism              0.600    39.170    
                         clock uncertainty           -0.102    39.068    
    SLICE_X72Y85         FDRE (Setup_fdre_C_R)       -0.429    38.639    DAC_control_1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.639    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                 35.517    

Slack (MET) :             35.517ns  (required time - arrival time)
  Source:                 DAC_control_1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.964ns (24.393%)  route 2.988ns (75.607%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 38.570 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.710    -0.830    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  DAC_control_1/count_reg[3]/Q
                         net (fo=8, routed)           1.072     0.661    DAC_control_1/count_reg_n_0_[3]
    SLICE_X71Y85         LUT6 (Prop_lut6_I5_O)        0.297     0.958 f  DAC_control_1/FSM_sequential_control[3]_i_5__0/O
                         net (fo=2, routed)           1.042     2.000    DAC_control_1/FSM_sequential_control[3]_i_5__0_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.124     2.124 f  DAC_control_1/count[5]_i_4/O
                         net (fo=1, routed)           0.162     2.286    DAC_control_1/count[5]_i_4_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I5_O)        0.124     2.410 r  DAC_control_1/count[5]_i_1/O
                         net (fo=6, routed)           0.712     3.122    DAC_control_1/count[5]_i_1_n_0
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.590    38.570    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[5]/C
                         clock pessimism              0.600    39.170    
                         clock uncertainty           -0.102    39.068    
    SLICE_X72Y85         FDRE (Setup_fdre_C_R)       -0.429    38.639    DAC_control_1/count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.639    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                 35.517    

Slack (MET) :             35.705ns  (required time - arrival time)
  Source:                 DAC_control_1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/FSM_sequential_control_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 1.090ns (27.963%)  route 2.808ns (72.037%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.710    -0.830    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  DAC_control_1/count_reg[1]/Q
                         net (fo=16, routed)          1.037     0.627    DAC_control_1/count_reg_n_0_[1]
    SLICE_X71Y84         LUT6 (Prop_lut6_I0_O)        0.299     0.926 f  DAC_control_1/FSM_sequential_control[3]_i_3__0/O
                         net (fo=6, routed)           0.824     1.750    DAC_control_1/count1
    SLICE_X70Y84         LUT6 (Prop_lut6_I4_O)        0.124     1.874 r  DAC_control_1/FSM_sequential_control[3]_i_6/O
                         net (fo=1, routed)           0.162     2.036    DAC_control_1/FSM_sequential_control[3]_i_6_n_0
    SLICE_X70Y84         LUT6 (Prop_lut6_I4_O)        0.124     2.160 r  DAC_control_1/FSM_sequential_control[3]_i_4__0/O
                         net (fo=1, routed)           0.452     2.612    DAC_control_1/FSM_sequential_control[3]_i_4__0_n_0
    SLICE_X70Y84         LUT6 (Prop_lut6_I5_O)        0.124     2.736 r  DAC_control_1/FSM_sequential_control[3]_i_1__0/O
                         net (fo=4, routed)           0.332     3.068    DAC_control_1/FSM_sequential_control[3]_i_1__0_n_0
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.505    38.485    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[0]/C
                         clock pessimism              0.559    39.044    
                         clock uncertainty           -0.102    38.942    
    SLICE_X70Y83         FDRE (Setup_fdre_C_CE)      -0.169    38.773    DAC_control_1/FSM_sequential_control_reg[0]
  -------------------------------------------------------------------
                         required time                         38.773    
                         arrival time                          -3.068    
  -------------------------------------------------------------------
                         slack                                 35.705    

Slack (MET) :             35.705ns  (required time - arrival time)
  Source:                 DAC_control_1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/FSM_sequential_control_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 1.090ns (27.963%)  route 2.808ns (72.037%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.710    -0.830    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  DAC_control_1/count_reg[1]/Q
                         net (fo=16, routed)          1.037     0.627    DAC_control_1/count_reg_n_0_[1]
    SLICE_X71Y84         LUT6 (Prop_lut6_I0_O)        0.299     0.926 f  DAC_control_1/FSM_sequential_control[3]_i_3__0/O
                         net (fo=6, routed)           0.824     1.750    DAC_control_1/count1
    SLICE_X70Y84         LUT6 (Prop_lut6_I4_O)        0.124     1.874 r  DAC_control_1/FSM_sequential_control[3]_i_6/O
                         net (fo=1, routed)           0.162     2.036    DAC_control_1/FSM_sequential_control[3]_i_6_n_0
    SLICE_X70Y84         LUT6 (Prop_lut6_I4_O)        0.124     2.160 r  DAC_control_1/FSM_sequential_control[3]_i_4__0/O
                         net (fo=1, routed)           0.452     2.612    DAC_control_1/FSM_sequential_control[3]_i_4__0_n_0
    SLICE_X70Y84         LUT6 (Prop_lut6_I5_O)        0.124     2.736 r  DAC_control_1/FSM_sequential_control[3]_i_1__0/O
                         net (fo=4, routed)           0.332     3.068    DAC_control_1/FSM_sequential_control[3]_i_1__0_n_0
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.505    38.485    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[1]/C
                         clock pessimism              0.559    39.044    
                         clock uncertainty           -0.102    38.942    
    SLICE_X70Y83         FDRE (Setup_fdre_C_CE)      -0.169    38.773    DAC_control_1/FSM_sequential_control_reg[1]
  -------------------------------------------------------------------
                         required time                         38.773    
                         arrival time                          -3.068    
  -------------------------------------------------------------------
                         slack                                 35.705    

Slack (MET) :             35.705ns  (required time - arrival time)
  Source:                 DAC_control_1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/FSM_sequential_control_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 1.090ns (27.963%)  route 2.808ns (72.037%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.710    -0.830    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  DAC_control_1/count_reg[1]/Q
                         net (fo=16, routed)          1.037     0.627    DAC_control_1/count_reg_n_0_[1]
    SLICE_X71Y84         LUT6 (Prop_lut6_I0_O)        0.299     0.926 f  DAC_control_1/FSM_sequential_control[3]_i_3__0/O
                         net (fo=6, routed)           0.824     1.750    DAC_control_1/count1
    SLICE_X70Y84         LUT6 (Prop_lut6_I4_O)        0.124     1.874 r  DAC_control_1/FSM_sequential_control[3]_i_6/O
                         net (fo=1, routed)           0.162     2.036    DAC_control_1/FSM_sequential_control[3]_i_6_n_0
    SLICE_X70Y84         LUT6 (Prop_lut6_I4_O)        0.124     2.160 r  DAC_control_1/FSM_sequential_control[3]_i_4__0/O
                         net (fo=1, routed)           0.452     2.612    DAC_control_1/FSM_sequential_control[3]_i_4__0_n_0
    SLICE_X70Y84         LUT6 (Prop_lut6_I5_O)        0.124     2.736 r  DAC_control_1/FSM_sequential_control[3]_i_1__0/O
                         net (fo=4, routed)           0.332     3.068    DAC_control_1/FSM_sequential_control[3]_i_1__0_n_0
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.505    38.485    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[2]/C
                         clock pessimism              0.559    39.044    
                         clock uncertainty           -0.102    38.942    
    SLICE_X70Y83         FDRE (Setup_fdre_C_CE)      -0.169    38.773    DAC_control_1/FSM_sequential_control_reg[2]
  -------------------------------------------------------------------
                         required time                         38.773    
                         arrival time                          -3.068    
  -------------------------------------------------------------------
                         slack                                 35.705    

Slack (MET) :             35.705ns  (required time - arrival time)
  Source:                 DAC_control_1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/FSM_sequential_control_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 1.090ns (27.963%)  route 2.808ns (72.037%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.710    -0.830    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  DAC_control_1/count_reg[1]/Q
                         net (fo=16, routed)          1.037     0.627    DAC_control_1/count_reg_n_0_[1]
    SLICE_X71Y84         LUT6 (Prop_lut6_I0_O)        0.299     0.926 f  DAC_control_1/FSM_sequential_control[3]_i_3__0/O
                         net (fo=6, routed)           0.824     1.750    DAC_control_1/count1
    SLICE_X70Y84         LUT6 (Prop_lut6_I4_O)        0.124     1.874 r  DAC_control_1/FSM_sequential_control[3]_i_6/O
                         net (fo=1, routed)           0.162     2.036    DAC_control_1/FSM_sequential_control[3]_i_6_n_0
    SLICE_X70Y84         LUT6 (Prop_lut6_I4_O)        0.124     2.160 r  DAC_control_1/FSM_sequential_control[3]_i_4__0/O
                         net (fo=1, routed)           0.452     2.612    DAC_control_1/FSM_sequential_control[3]_i_4__0_n_0
    SLICE_X70Y84         LUT6 (Prop_lut6_I5_O)        0.124     2.736 r  DAC_control_1/FSM_sequential_control[3]_i_1__0/O
                         net (fo=4, routed)           0.332     3.068    DAC_control_1/FSM_sequential_control[3]_i_1__0_n_0
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.505    38.485    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[3]/C
                         clock pessimism              0.559    39.044    
                         clock uncertainty           -0.102    38.942    
    SLICE_X70Y83         FDRE (Setup_fdre_C_CE)      -0.169    38.773    DAC_control_1/FSM_sequential_control_reg[3]
  -------------------------------------------------------------------
                         required time                         38.773    
                         arrival time                          -3.068    
  -------------------------------------------------------------------
                         slack                                 35.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 DAC_control_1/FSM_sequential_control_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/FSM_sequential_control_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.043%)  route 0.199ns (48.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.601    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  DAC_control_1/FSM_sequential_control_reg[0]/Q
                         net (fo=16, routed)          0.199    -0.239    DAC_control_1/control[0]
    SLICE_X70Y83         LUT4 (Prop_lut4_I1_O)        0.043    -0.196 r  DAC_control_1/FSM_sequential_control[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.196    DAC_control_1/control__0[1]
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.833    -0.840    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[1]/C
                         clock pessimism              0.239    -0.601    
                         clock uncertainty            0.102    -0.499    
    SLICE_X70Y83         FDRE (Hold_fdre_C_D)         0.131    -0.368    DAC_control_1/FSM_sequential_control_reg[1]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 DAC_control_1/FSM_sequential_control_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/FSM_sequential_control_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.043%)  route 0.199ns (48.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.601    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  DAC_control_1/FSM_sequential_control_reg[0]/Q
                         net (fo=16, routed)          0.199    -0.239    DAC_control_1/control[0]
    SLICE_X70Y83         LUT4 (Prop_lut4_I0_O)        0.043    -0.196 r  DAC_control_1/FSM_sequential_control[3]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.196    DAC_control_1/control__0[3]
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.833    -0.840    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[3]/C
                         clock pessimism              0.239    -0.601    
                         clock uncertainty            0.102    -0.499    
    SLICE_X70Y83         FDRE (Hold_fdre_C_D)         0.131    -0.368    DAC_control_1/FSM_sequential_control_reg[3]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 DAC_control_1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.683%)  route 0.181ns (49.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.591    -0.573    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  DAC_control_1/count_reg[0]/Q
                         net (fo=17, routed)          0.181    -0.251    DAC_control_1/count_reg_n_0_[0]
    SLICE_X72Y85         LUT6 (Prop_lut6_I2_O)        0.045    -0.206 r  DAC_control_1/count[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.206    DAC_control_1/count[5]_i_3_n_0
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.862    -0.811    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[5]/C
                         clock pessimism              0.238    -0.573    
                         clock uncertainty            0.102    -0.471    
    SLICE_X72Y85         FDRE (Hold_fdre_C_D)         0.092    -0.379    DAC_control_1/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 DAC_control_1/FSM_sequential_control_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/FSM_sequential_control_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.601    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  DAC_control_1/FSM_sequential_control_reg[0]/Q
                         net (fo=16, routed)          0.199    -0.239    DAC_control_1/control[0]
    SLICE_X70Y83         LUT4 (Prop_lut4_I1_O)        0.045    -0.194 r  DAC_control_1/FSM_sequential_control[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.194    DAC_control_1/control__0[2]
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.833    -0.840    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[2]/C
                         clock pessimism              0.239    -0.601    
                         clock uncertainty            0.102    -0.499    
    SLICE_X70Y83         FDRE (Hold_fdre_C_D)         0.121    -0.378    DAC_control_1/FSM_sequential_control_reg[2]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 DAC_control_1/FSM_sequential_control_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/FSM_sequential_control_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.601    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  DAC_control_1/FSM_sequential_control_reg[0]/Q
                         net (fo=16, routed)          0.199    -0.239    DAC_control_1/control[0]
    SLICE_X70Y83         LUT1 (Prop_lut1_I0_O)        0.045    -0.194 r  DAC_control_1/FSM_sequential_control[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.194    DAC_control_1/control__0[0]
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.833    -0.840    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[0]/C
                         clock pessimism              0.239    -0.601    
                         clock uncertainty            0.102    -0.499    
    SLICE_X70Y83         FDRE (Hold_fdre_C_D)         0.120    -0.379    DAC_control_1/FSM_sequential_control_reg[0]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 DAC_control_1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.183ns (44.182%)  route 0.231ns (55.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.591    -0.573    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  DAC_control_1/count_reg[0]/Q
                         net (fo=17, routed)          0.231    -0.201    DAC_control_1/count_reg_n_0_[0]
    SLICE_X72Y85         LUT2 (Prop_lut2_I0_O)        0.042    -0.159 r  DAC_control_1/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    DAC_control_1/count[1]_i_1_n_0
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.862    -0.811    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[1]/C
                         clock pessimism              0.238    -0.573    
                         clock uncertainty            0.102    -0.471    
    SLICE_X72Y85         FDRE (Hold_fdre_C_D)         0.107    -0.364    DAC_control_1/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 DAC_control_1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.782%)  route 0.220ns (54.218%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.591    -0.573    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  DAC_control_1/count_reg[0]/Q
                         net (fo=17, routed)          0.220    -0.212    DAC_control_1/count_reg_n_0_[0]
    SLICE_X72Y85         LUT3 (Prop_lut3_I1_O)        0.045    -0.167 r  DAC_control_1/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    DAC_control_1/count[2]_i_1_n_0
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.862    -0.811    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[2]/C
                         clock pessimism              0.238    -0.573    
                         clock uncertainty            0.102    -0.471    
    SLICE_X72Y85         FDRE (Hold_fdre_C_D)         0.092    -0.379    DAC_control_1/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 DAC_control_1/FSM_sequential_control_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/CS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.246ns (53.700%)  route 0.212ns (46.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.601    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDRE (Prop_fdre_C_Q)         0.148    -0.453 r  DAC_control_1/FSM_sequential_control_reg[1]/Q
                         net (fo=48, routed)          0.212    -0.241    DAC_control_1/control[1]
    SLICE_X70Y85         LUT4 (Prop_lut4_I2_O)        0.098    -0.143 r  DAC_control_1/CS_i_2/O
                         net (fo=1, routed)           0.000    -0.143    DAC_control_1/CS_i_2_n_0
    SLICE_X70Y85         FDRE                                         r  DAC_control_1/CS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.835    -0.838    DAC_control_1/clk_out3
    SLICE_X70Y85         FDRE                                         r  DAC_control_1/CS_reg/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.102    -0.483    
    SLICE_X70Y85         FDRE (Hold_fdre_C_D)         0.120    -0.363    DAC_control_1/CS_reg
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 DAC_control_1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.584%)  route 0.231ns (55.416%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.591    -0.573    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.432 f  DAC_control_1/count_reg[0]/Q
                         net (fo=17, routed)          0.231    -0.201    DAC_control_1/count_reg_n_0_[0]
    SLICE_X72Y85         LUT1 (Prop_lut1_I0_O)        0.045    -0.156 r  DAC_control_1/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    DAC_control_1/count[0]_i_1_n_0
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.862    -0.811    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[0]/C
                         clock pessimism              0.238    -0.573    
                         clock uncertainty            0.102    -0.471    
    SLICE_X72Y85         FDRE (Hold_fdre_C_D)         0.091    -0.380    DAC_control_1/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 DAC_control_1/FSM_sequential_control_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/data_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.246ns (48.658%)  route 0.260ns (51.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.601    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDRE (Prop_fdre_C_Q)         0.148    -0.453 r  DAC_control_1/FSM_sequential_control_reg[1]/Q
                         net (fo=48, routed)          0.260    -0.194    DAC_control_1/control[1]
    SLICE_X72Y83         LUT6 (Prop_lut6_I2_O)        0.098    -0.096 r  DAC_control_1/data_in[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.096    DAC_control_1/data_in0_in[2]
    SLICE_X72Y83         FDRE                                         r  DAC_control_1/data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.860    -0.813    DAC_control_1/clk_out3
    SLICE_X72Y83         FDRE                                         r  DAC_control_1/data_in_reg[2]/C
                         clock pessimism              0.275    -0.538    
                         clock uncertainty            0.102    -0.436    
    SLICE_X72Y83         FDRE (Hold_fdre_C_D)         0.091    -0.345    DAC_control_1/data_in_reg[2]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.249    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.824ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.824ns  (required time - arrival time)
  Source:                 control_parametros_1/N_decoy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/DAC4_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.843ns  (logic 4.362ns (49.328%)  route 4.481ns (50.672%))
  Logic Levels:           15  (CARRY4=10 LUT2=3 LUT5=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.729    -0.811    control_parametros_1/clk_out1
    SLICE_X84Y92         FDRE                                         r  control_parametros_1/N_decoy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  control_parametros_1/N_decoy_reg[1]/Q
                         net (fo=2, routed)           0.664     0.371    control_parametros_1/N_decoy[1]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.124     0.495 r  control_parametros_1/counter_decoy_aux[31]_i_167/O
                         net (fo=1, routed)           0.000     0.495    control_parametros_1/counter_decoy_aux[31]_i_167_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.028 r  control_parametros_1/counter_decoy_aux_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000     1.028    control_parametros_1/counter_decoy_aux_reg[31]_i_142_n_0
    SLICE_X84Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.145 r  control_parametros_1/counter_decoy_aux_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000     1.145    control_parametros_1/counter_decoy_aux_reg[31]_i_141_n_0
    SLICE_X84Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.468 r  control_parametros_1/counter_decoy_aux_reg[31]_i_122/O[1]
                         net (fo=4, routed)           0.744     2.213    control_parametros_1/DAC42[9]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.306     2.519 r  control_parametros_1/counter_decoy_aux[31]_i_186/O
                         net (fo=1, routed)           0.000     2.519    control_parametros_1/counter_decoy_aux[31]_i_186_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.069 r  control_parametros_1/counter_decoy_aux_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000     3.069    control_parametros_1/counter_decoy_aux_reg[31]_i_174_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.183 r  control_parametros_1/counter_decoy_aux_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000     3.183    control_parametros_1/counter_decoy_aux_reg[31]_i_156_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.297 r  control_parametros_1/counter_decoy_aux_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000     3.297    control_parametros_1/counter_decoy_aux_reg[31]_i_136_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.411 r  control_parametros_1/counter_decoy_aux_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000     3.411    control_parametros_1/counter_decoy_aux_reg[31]_i_100_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.525 r  control_parametros_1/counter_decoy_aux_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     3.525    control_parametros_1/counter_decoy_aux_reg[31]_i_62_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.859 r  control_parametros_1/counter_decoy_aux_reg[31]_i_36/O[1]
                         net (fo=1, routed)           0.644     4.502    controlPhase_Trigger1/O[1]
    SLICE_X82Y99         LUT2 (Prop_lut2_I1_O)        0.303     4.805 r  controlPhase_Trigger1/counter_decoy_aux[31]_i_11/O
                         net (fo=1, routed)           0.000     4.805    controlPhase_Trigger1/counter_decoy_aux[31]_i_11_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.355 f  controlPhase_Trigger1/counter_decoy_aux_reg[31]_i_4/CO[3]
                         net (fo=3, routed)           0.836     6.191    control_parametros_1/counter_decoy_aux_reg[1][0]
    SLICE_X82Y91         LUT5 (Prop_lut5_I4_O)        0.124     6.315 r  control_parametros_1/DAC4[15]_i_4/O
                         net (fo=1, routed)           0.534     6.849    control_parametros_1/DAC4[15]_i_4_n_0
    SLICE_X81Y89         LUT5 (Prop_lut5_I4_O)        0.124     6.973 r  control_parametros_1/DAC4[15]_i_1/O
                         net (fo=16, routed)          1.059     8.032    controlPhase_Trigger1/DAC4_reg[15]_1[0]
    SLICE_X86Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.602     8.582    controlPhase_Trigger1/clk_out1
    SLICE_X86Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[1]/C
                         clock pessimism              0.559     9.141    
                         clock uncertainty           -0.081     9.061    
    SLICE_X86Y81         FDRE (Setup_fdre_C_CE)      -0.205     8.856    controlPhase_Trigger1/DAC4_reg[1]
  -------------------------------------------------------------------
                         required time                          8.856    
                         arrival time                          -8.032    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 control_parametros_1/N_decoy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/DAC4_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.796ns  (logic 4.362ns (49.589%)  route 4.434ns (50.411%))
  Logic Levels:           15  (CARRY4=10 LUT2=3 LUT5=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.729    -0.811    control_parametros_1/clk_out1
    SLICE_X84Y92         FDRE                                         r  control_parametros_1/N_decoy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  control_parametros_1/N_decoy_reg[1]/Q
                         net (fo=2, routed)           0.664     0.371    control_parametros_1/N_decoy[1]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.124     0.495 r  control_parametros_1/counter_decoy_aux[31]_i_167/O
                         net (fo=1, routed)           0.000     0.495    control_parametros_1/counter_decoy_aux[31]_i_167_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.028 r  control_parametros_1/counter_decoy_aux_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000     1.028    control_parametros_1/counter_decoy_aux_reg[31]_i_142_n_0
    SLICE_X84Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.145 r  control_parametros_1/counter_decoy_aux_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000     1.145    control_parametros_1/counter_decoy_aux_reg[31]_i_141_n_0
    SLICE_X84Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.468 r  control_parametros_1/counter_decoy_aux_reg[31]_i_122/O[1]
                         net (fo=4, routed)           0.744     2.213    control_parametros_1/DAC42[9]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.306     2.519 r  control_parametros_1/counter_decoy_aux[31]_i_186/O
                         net (fo=1, routed)           0.000     2.519    control_parametros_1/counter_decoy_aux[31]_i_186_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.069 r  control_parametros_1/counter_decoy_aux_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000     3.069    control_parametros_1/counter_decoy_aux_reg[31]_i_174_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.183 r  control_parametros_1/counter_decoy_aux_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000     3.183    control_parametros_1/counter_decoy_aux_reg[31]_i_156_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.297 r  control_parametros_1/counter_decoy_aux_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000     3.297    control_parametros_1/counter_decoy_aux_reg[31]_i_136_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.411 r  control_parametros_1/counter_decoy_aux_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000     3.411    control_parametros_1/counter_decoy_aux_reg[31]_i_100_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.525 r  control_parametros_1/counter_decoy_aux_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     3.525    control_parametros_1/counter_decoy_aux_reg[31]_i_62_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.859 r  control_parametros_1/counter_decoy_aux_reg[31]_i_36/O[1]
                         net (fo=1, routed)           0.644     4.502    controlPhase_Trigger1/O[1]
    SLICE_X82Y99         LUT2 (Prop_lut2_I1_O)        0.303     4.805 r  controlPhase_Trigger1/counter_decoy_aux[31]_i_11/O
                         net (fo=1, routed)           0.000     4.805    controlPhase_Trigger1/counter_decoy_aux[31]_i_11_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.355 f  controlPhase_Trigger1/counter_decoy_aux_reg[31]_i_4/CO[3]
                         net (fo=3, routed)           0.836     6.191    control_parametros_1/counter_decoy_aux_reg[1][0]
    SLICE_X82Y91         LUT5 (Prop_lut5_I4_O)        0.124     6.315 r  control_parametros_1/DAC4[15]_i_4/O
                         net (fo=1, routed)           0.534     6.849    control_parametros_1/DAC4[15]_i_4_n_0
    SLICE_X81Y89         LUT5 (Prop_lut5_I4_O)        0.124     6.973 r  control_parametros_1/DAC4[15]_i_1/O
                         net (fo=16, routed)          1.013     7.986    controlPhase_Trigger1/DAC4_reg[15]_1[0]
    SLICE_X87Y82         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.604     8.584    controlPhase_Trigger1/clk_out1
    SLICE_X87Y82         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[0]/C
                         clock pessimism              0.559     9.143    
                         clock uncertainty           -0.081     9.063    
    SLICE_X87Y82         FDRE (Setup_fdre_C_CE)      -0.205     8.858    controlPhase_Trigger1/DAC4_reg[0]
  -------------------------------------------------------------------
                         required time                          8.858    
                         arrival time                          -7.986    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.908ns  (required time - arrival time)
  Source:                 control_parametros_1/N_decoy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/DAC4_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.762ns  (logic 4.362ns (49.785%)  route 4.400ns (50.215%))
  Logic Levels:           15  (CARRY4=10 LUT2=3 LUT5=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.729    -0.811    control_parametros_1/clk_out1
    SLICE_X84Y92         FDRE                                         r  control_parametros_1/N_decoy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  control_parametros_1/N_decoy_reg[1]/Q
                         net (fo=2, routed)           0.664     0.371    control_parametros_1/N_decoy[1]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.124     0.495 r  control_parametros_1/counter_decoy_aux[31]_i_167/O
                         net (fo=1, routed)           0.000     0.495    control_parametros_1/counter_decoy_aux[31]_i_167_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.028 r  control_parametros_1/counter_decoy_aux_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000     1.028    control_parametros_1/counter_decoy_aux_reg[31]_i_142_n_0
    SLICE_X84Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.145 r  control_parametros_1/counter_decoy_aux_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000     1.145    control_parametros_1/counter_decoy_aux_reg[31]_i_141_n_0
    SLICE_X84Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.468 r  control_parametros_1/counter_decoy_aux_reg[31]_i_122/O[1]
                         net (fo=4, routed)           0.744     2.213    control_parametros_1/DAC42[9]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.306     2.519 r  control_parametros_1/counter_decoy_aux[31]_i_186/O
                         net (fo=1, routed)           0.000     2.519    control_parametros_1/counter_decoy_aux[31]_i_186_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.069 r  control_parametros_1/counter_decoy_aux_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000     3.069    control_parametros_1/counter_decoy_aux_reg[31]_i_174_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.183 r  control_parametros_1/counter_decoy_aux_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000     3.183    control_parametros_1/counter_decoy_aux_reg[31]_i_156_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.297 r  control_parametros_1/counter_decoy_aux_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000     3.297    control_parametros_1/counter_decoy_aux_reg[31]_i_136_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.411 r  control_parametros_1/counter_decoy_aux_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000     3.411    control_parametros_1/counter_decoy_aux_reg[31]_i_100_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.525 r  control_parametros_1/counter_decoy_aux_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     3.525    control_parametros_1/counter_decoy_aux_reg[31]_i_62_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.859 r  control_parametros_1/counter_decoy_aux_reg[31]_i_36/O[1]
                         net (fo=1, routed)           0.644     4.502    controlPhase_Trigger1/O[1]
    SLICE_X82Y99         LUT2 (Prop_lut2_I1_O)        0.303     4.805 r  controlPhase_Trigger1/counter_decoy_aux[31]_i_11/O
                         net (fo=1, routed)           0.000     4.805    controlPhase_Trigger1/counter_decoy_aux[31]_i_11_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.355 f  controlPhase_Trigger1/counter_decoy_aux_reg[31]_i_4/CO[3]
                         net (fo=3, routed)           0.836     6.191    control_parametros_1/counter_decoy_aux_reg[1][0]
    SLICE_X82Y91         LUT5 (Prop_lut5_I4_O)        0.124     6.315 r  control_parametros_1/DAC4[15]_i_4/O
                         net (fo=1, routed)           0.534     6.849    control_parametros_1/DAC4[15]_i_4_n_0
    SLICE_X81Y89         LUT5 (Prop_lut5_I4_O)        0.124     6.973 r  control_parametros_1/DAC4[15]_i_1/O
                         net (fo=16, routed)          0.978     7.951    controlPhase_Trigger1/DAC4_reg[15]_1[0]
    SLICE_X86Y83         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.605     8.585    controlPhase_Trigger1/clk_out1
    SLICE_X86Y83         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[7]/C
                         clock pessimism              0.559     9.144    
                         clock uncertainty           -0.081     9.064    
    SLICE_X86Y83         FDRE (Setup_fdre_C_CE)      -0.205     8.859    controlPhase_Trigger1/DAC4_reg[7]
  -------------------------------------------------------------------
                         required time                          8.859    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.908ns  (required time - arrival time)
  Source:                 control_parametros_1/N_decoy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/DAC4_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.762ns  (logic 4.362ns (49.785%)  route 4.400ns (50.215%))
  Logic Levels:           15  (CARRY4=10 LUT2=3 LUT5=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.729    -0.811    control_parametros_1/clk_out1
    SLICE_X84Y92         FDRE                                         r  control_parametros_1/N_decoy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  control_parametros_1/N_decoy_reg[1]/Q
                         net (fo=2, routed)           0.664     0.371    control_parametros_1/N_decoy[1]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.124     0.495 r  control_parametros_1/counter_decoy_aux[31]_i_167/O
                         net (fo=1, routed)           0.000     0.495    control_parametros_1/counter_decoy_aux[31]_i_167_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.028 r  control_parametros_1/counter_decoy_aux_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000     1.028    control_parametros_1/counter_decoy_aux_reg[31]_i_142_n_0
    SLICE_X84Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.145 r  control_parametros_1/counter_decoy_aux_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000     1.145    control_parametros_1/counter_decoy_aux_reg[31]_i_141_n_0
    SLICE_X84Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.468 r  control_parametros_1/counter_decoy_aux_reg[31]_i_122/O[1]
                         net (fo=4, routed)           0.744     2.213    control_parametros_1/DAC42[9]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.306     2.519 r  control_parametros_1/counter_decoy_aux[31]_i_186/O
                         net (fo=1, routed)           0.000     2.519    control_parametros_1/counter_decoy_aux[31]_i_186_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.069 r  control_parametros_1/counter_decoy_aux_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000     3.069    control_parametros_1/counter_decoy_aux_reg[31]_i_174_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.183 r  control_parametros_1/counter_decoy_aux_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000     3.183    control_parametros_1/counter_decoy_aux_reg[31]_i_156_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.297 r  control_parametros_1/counter_decoy_aux_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000     3.297    control_parametros_1/counter_decoy_aux_reg[31]_i_136_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.411 r  control_parametros_1/counter_decoy_aux_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000     3.411    control_parametros_1/counter_decoy_aux_reg[31]_i_100_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.525 r  control_parametros_1/counter_decoy_aux_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     3.525    control_parametros_1/counter_decoy_aux_reg[31]_i_62_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.859 r  control_parametros_1/counter_decoy_aux_reg[31]_i_36/O[1]
                         net (fo=1, routed)           0.644     4.502    controlPhase_Trigger1/O[1]
    SLICE_X82Y99         LUT2 (Prop_lut2_I1_O)        0.303     4.805 r  controlPhase_Trigger1/counter_decoy_aux[31]_i_11/O
                         net (fo=1, routed)           0.000     4.805    controlPhase_Trigger1/counter_decoy_aux[31]_i_11_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.355 f  controlPhase_Trigger1/counter_decoy_aux_reg[31]_i_4/CO[3]
                         net (fo=3, routed)           0.836     6.191    control_parametros_1/counter_decoy_aux_reg[1][0]
    SLICE_X82Y91         LUT5 (Prop_lut5_I4_O)        0.124     6.315 r  control_parametros_1/DAC4[15]_i_4/O
                         net (fo=1, routed)           0.534     6.849    control_parametros_1/DAC4[15]_i_4_n_0
    SLICE_X81Y89         LUT5 (Prop_lut5_I4_O)        0.124     6.973 r  control_parametros_1/DAC4[15]_i_1/O
                         net (fo=16, routed)          0.978     7.951    controlPhase_Trigger1/DAC4_reg[15]_1[0]
    SLICE_X86Y83         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.605     8.585    controlPhase_Trigger1/clk_out1
    SLICE_X86Y83         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[8]/C
                         clock pessimism              0.559     9.144    
                         clock uncertainty           -0.081     9.064    
    SLICE_X86Y83         FDRE (Setup_fdre_C_CE)      -0.205     8.859    controlPhase_Trigger1/DAC4_reg[8]
  -------------------------------------------------------------------
                         required time                          8.859    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 control_parametros_1/N_decoy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/DAC4_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.769ns  (logic 4.362ns (49.746%)  route 4.407ns (50.254%))
  Logic Levels:           15  (CARRY4=10 LUT2=3 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.729    -0.811    control_parametros_1/clk_out1
    SLICE_X84Y92         FDRE                                         r  control_parametros_1/N_decoy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  control_parametros_1/N_decoy_reg[1]/Q
                         net (fo=2, routed)           0.664     0.371    control_parametros_1/N_decoy[1]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.124     0.495 r  control_parametros_1/counter_decoy_aux[31]_i_167/O
                         net (fo=1, routed)           0.000     0.495    control_parametros_1/counter_decoy_aux[31]_i_167_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.028 r  control_parametros_1/counter_decoy_aux_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000     1.028    control_parametros_1/counter_decoy_aux_reg[31]_i_142_n_0
    SLICE_X84Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.145 r  control_parametros_1/counter_decoy_aux_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000     1.145    control_parametros_1/counter_decoy_aux_reg[31]_i_141_n_0
    SLICE_X84Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.468 r  control_parametros_1/counter_decoy_aux_reg[31]_i_122/O[1]
                         net (fo=4, routed)           0.744     2.213    control_parametros_1/DAC42[9]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.306     2.519 r  control_parametros_1/counter_decoy_aux[31]_i_186/O
                         net (fo=1, routed)           0.000     2.519    control_parametros_1/counter_decoy_aux[31]_i_186_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.069 r  control_parametros_1/counter_decoy_aux_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000     3.069    control_parametros_1/counter_decoy_aux_reg[31]_i_174_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.183 r  control_parametros_1/counter_decoy_aux_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000     3.183    control_parametros_1/counter_decoy_aux_reg[31]_i_156_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.297 r  control_parametros_1/counter_decoy_aux_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000     3.297    control_parametros_1/counter_decoy_aux_reg[31]_i_136_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.411 r  control_parametros_1/counter_decoy_aux_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000     3.411    control_parametros_1/counter_decoy_aux_reg[31]_i_100_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.525 r  control_parametros_1/counter_decoy_aux_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     3.525    control_parametros_1/counter_decoy_aux_reg[31]_i_62_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.859 r  control_parametros_1/counter_decoy_aux_reg[31]_i_36/O[1]
                         net (fo=1, routed)           0.644     4.502    controlPhase_Trigger1/O[1]
    SLICE_X82Y99         LUT2 (Prop_lut2_I1_O)        0.303     4.805 r  controlPhase_Trigger1/counter_decoy_aux[31]_i_11/O
                         net (fo=1, routed)           0.000     4.805    controlPhase_Trigger1/counter_decoy_aux[31]_i_11_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.355 f  controlPhase_Trigger1/counter_decoy_aux_reg[31]_i_4/CO[3]
                         net (fo=3, routed)           0.836     6.191    control_parametros_1/counter_decoy_aux_reg[1][0]
    SLICE_X82Y91         LUT5 (Prop_lut5_I4_O)        0.124     6.315 r  control_parametros_1/DAC4[15]_i_4/O
                         net (fo=1, routed)           0.534     6.849    control_parametros_1/DAC4[15]_i_4_n_0
    SLICE_X81Y89         LUT5 (Prop_lut5_I4_O)        0.124     6.973 r  control_parametros_1/DAC4[15]_i_1/O
                         net (fo=16, routed)          0.985     7.958    controlPhase_Trigger1/DAC4_reg[15]_1[0]
    SLICE_X82Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.600     8.580    controlPhase_Trigger1/clk_out1
    SLICE_X82Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[6]/C
                         clock pessimism              0.575     9.155    
                         clock uncertainty           -0.081     9.075    
    SLICE_X82Y81         FDRE (Setup_fdre_C_CE)      -0.205     8.870    controlPhase_Trigger1/DAC4_reg[6]
  -------------------------------------------------------------------
                         required time                          8.870    
                         arrival time                          -7.958    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 control_parametros_1/N_decoy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/DAC4_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.776ns  (logic 4.362ns (49.705%)  route 4.414ns (50.295%))
  Logic Levels:           15  (CARRY4=10 LUT2=3 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.729    -0.811    control_parametros_1/clk_out1
    SLICE_X84Y92         FDRE                                         r  control_parametros_1/N_decoy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  control_parametros_1/N_decoy_reg[1]/Q
                         net (fo=2, routed)           0.664     0.371    control_parametros_1/N_decoy[1]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.124     0.495 r  control_parametros_1/counter_decoy_aux[31]_i_167/O
                         net (fo=1, routed)           0.000     0.495    control_parametros_1/counter_decoy_aux[31]_i_167_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.028 r  control_parametros_1/counter_decoy_aux_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000     1.028    control_parametros_1/counter_decoy_aux_reg[31]_i_142_n_0
    SLICE_X84Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.145 r  control_parametros_1/counter_decoy_aux_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000     1.145    control_parametros_1/counter_decoy_aux_reg[31]_i_141_n_0
    SLICE_X84Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.468 r  control_parametros_1/counter_decoy_aux_reg[31]_i_122/O[1]
                         net (fo=4, routed)           0.744     2.213    control_parametros_1/DAC42[9]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.306     2.519 r  control_parametros_1/counter_decoy_aux[31]_i_186/O
                         net (fo=1, routed)           0.000     2.519    control_parametros_1/counter_decoy_aux[31]_i_186_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.069 r  control_parametros_1/counter_decoy_aux_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000     3.069    control_parametros_1/counter_decoy_aux_reg[31]_i_174_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.183 r  control_parametros_1/counter_decoy_aux_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000     3.183    control_parametros_1/counter_decoy_aux_reg[31]_i_156_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.297 r  control_parametros_1/counter_decoy_aux_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000     3.297    control_parametros_1/counter_decoy_aux_reg[31]_i_136_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.411 r  control_parametros_1/counter_decoy_aux_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000     3.411    control_parametros_1/counter_decoy_aux_reg[31]_i_100_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.525 r  control_parametros_1/counter_decoy_aux_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     3.525    control_parametros_1/counter_decoy_aux_reg[31]_i_62_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.859 r  control_parametros_1/counter_decoy_aux_reg[31]_i_36/O[1]
                         net (fo=1, routed)           0.644     4.502    controlPhase_Trigger1/O[1]
    SLICE_X82Y99         LUT2 (Prop_lut2_I1_O)        0.303     4.805 r  controlPhase_Trigger1/counter_decoy_aux[31]_i_11/O
                         net (fo=1, routed)           0.000     4.805    controlPhase_Trigger1/counter_decoy_aux[31]_i_11_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.355 f  controlPhase_Trigger1/counter_decoy_aux_reg[31]_i_4/CO[3]
                         net (fo=3, routed)           0.836     6.191    control_parametros_1/counter_decoy_aux_reg[1][0]
    SLICE_X82Y91         LUT5 (Prop_lut5_I4_O)        0.124     6.315 r  control_parametros_1/DAC4[15]_i_4/O
                         net (fo=1, routed)           0.534     6.849    control_parametros_1/DAC4[15]_i_4_n_0
    SLICE_X81Y89         LUT5 (Prop_lut5_I4_O)        0.124     6.973 r  control_parametros_1/DAC4[15]_i_1/O
                         net (fo=16, routed)          0.992     7.965    controlPhase_Trigger1/DAC4_reg[15]_1[0]
    SLICE_X84Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.600     8.580    controlPhase_Trigger1/clk_out1
    SLICE_X84Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[2]/C
                         clock pessimism              0.575     9.155    
                         clock uncertainty           -0.081     9.075    
    SLICE_X84Y81         FDRE (Setup_fdre_C_CE)      -0.169     8.906    controlPhase_Trigger1/DAC4_reg[2]
  -------------------------------------------------------------------
                         required time                          8.906    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 control_parametros_1/N_decoy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/DAC4_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.776ns  (logic 4.362ns (49.705%)  route 4.414ns (50.295%))
  Logic Levels:           15  (CARRY4=10 LUT2=3 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.729    -0.811    control_parametros_1/clk_out1
    SLICE_X84Y92         FDRE                                         r  control_parametros_1/N_decoy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  control_parametros_1/N_decoy_reg[1]/Q
                         net (fo=2, routed)           0.664     0.371    control_parametros_1/N_decoy[1]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.124     0.495 r  control_parametros_1/counter_decoy_aux[31]_i_167/O
                         net (fo=1, routed)           0.000     0.495    control_parametros_1/counter_decoy_aux[31]_i_167_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.028 r  control_parametros_1/counter_decoy_aux_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000     1.028    control_parametros_1/counter_decoy_aux_reg[31]_i_142_n_0
    SLICE_X84Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.145 r  control_parametros_1/counter_decoy_aux_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000     1.145    control_parametros_1/counter_decoy_aux_reg[31]_i_141_n_0
    SLICE_X84Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.468 r  control_parametros_1/counter_decoy_aux_reg[31]_i_122/O[1]
                         net (fo=4, routed)           0.744     2.213    control_parametros_1/DAC42[9]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.306     2.519 r  control_parametros_1/counter_decoy_aux[31]_i_186/O
                         net (fo=1, routed)           0.000     2.519    control_parametros_1/counter_decoy_aux[31]_i_186_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.069 r  control_parametros_1/counter_decoy_aux_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000     3.069    control_parametros_1/counter_decoy_aux_reg[31]_i_174_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.183 r  control_parametros_1/counter_decoy_aux_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000     3.183    control_parametros_1/counter_decoy_aux_reg[31]_i_156_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.297 r  control_parametros_1/counter_decoy_aux_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000     3.297    control_parametros_1/counter_decoy_aux_reg[31]_i_136_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.411 r  control_parametros_1/counter_decoy_aux_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000     3.411    control_parametros_1/counter_decoy_aux_reg[31]_i_100_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.525 r  control_parametros_1/counter_decoy_aux_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     3.525    control_parametros_1/counter_decoy_aux_reg[31]_i_62_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.859 r  control_parametros_1/counter_decoy_aux_reg[31]_i_36/O[1]
                         net (fo=1, routed)           0.644     4.502    controlPhase_Trigger1/O[1]
    SLICE_X82Y99         LUT2 (Prop_lut2_I1_O)        0.303     4.805 r  controlPhase_Trigger1/counter_decoy_aux[31]_i_11/O
                         net (fo=1, routed)           0.000     4.805    controlPhase_Trigger1/counter_decoy_aux[31]_i_11_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.355 f  controlPhase_Trigger1/counter_decoy_aux_reg[31]_i_4/CO[3]
                         net (fo=3, routed)           0.836     6.191    control_parametros_1/counter_decoy_aux_reg[1][0]
    SLICE_X82Y91         LUT5 (Prop_lut5_I4_O)        0.124     6.315 r  control_parametros_1/DAC4[15]_i_4/O
                         net (fo=1, routed)           0.534     6.849    control_parametros_1/DAC4[15]_i_4_n_0
    SLICE_X81Y89         LUT5 (Prop_lut5_I4_O)        0.124     6.973 r  control_parametros_1/DAC4[15]_i_1/O
                         net (fo=16, routed)          0.992     7.965    controlPhase_Trigger1/DAC4_reg[15]_1[0]
    SLICE_X84Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.600     8.580    controlPhase_Trigger1/clk_out1
    SLICE_X84Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[3]/C
                         clock pessimism              0.575     9.155    
                         clock uncertainty           -0.081     9.075    
    SLICE_X84Y81         FDRE (Setup_fdre_C_CE)      -0.169     8.906    controlPhase_Trigger1/DAC4_reg[3]
  -------------------------------------------------------------------
                         required time                          8.906    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 control_parametros_1/N_decoy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/DAC4_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.776ns  (logic 4.362ns (49.705%)  route 4.414ns (50.295%))
  Logic Levels:           15  (CARRY4=10 LUT2=3 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.729    -0.811    control_parametros_1/clk_out1
    SLICE_X84Y92         FDRE                                         r  control_parametros_1/N_decoy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  control_parametros_1/N_decoy_reg[1]/Q
                         net (fo=2, routed)           0.664     0.371    control_parametros_1/N_decoy[1]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.124     0.495 r  control_parametros_1/counter_decoy_aux[31]_i_167/O
                         net (fo=1, routed)           0.000     0.495    control_parametros_1/counter_decoy_aux[31]_i_167_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.028 r  control_parametros_1/counter_decoy_aux_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000     1.028    control_parametros_1/counter_decoy_aux_reg[31]_i_142_n_0
    SLICE_X84Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.145 r  control_parametros_1/counter_decoy_aux_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000     1.145    control_parametros_1/counter_decoy_aux_reg[31]_i_141_n_0
    SLICE_X84Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.468 r  control_parametros_1/counter_decoy_aux_reg[31]_i_122/O[1]
                         net (fo=4, routed)           0.744     2.213    control_parametros_1/DAC42[9]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.306     2.519 r  control_parametros_1/counter_decoy_aux[31]_i_186/O
                         net (fo=1, routed)           0.000     2.519    control_parametros_1/counter_decoy_aux[31]_i_186_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.069 r  control_parametros_1/counter_decoy_aux_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000     3.069    control_parametros_1/counter_decoy_aux_reg[31]_i_174_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.183 r  control_parametros_1/counter_decoy_aux_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000     3.183    control_parametros_1/counter_decoy_aux_reg[31]_i_156_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.297 r  control_parametros_1/counter_decoy_aux_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000     3.297    control_parametros_1/counter_decoy_aux_reg[31]_i_136_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.411 r  control_parametros_1/counter_decoy_aux_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000     3.411    control_parametros_1/counter_decoy_aux_reg[31]_i_100_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.525 r  control_parametros_1/counter_decoy_aux_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     3.525    control_parametros_1/counter_decoy_aux_reg[31]_i_62_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.859 r  control_parametros_1/counter_decoy_aux_reg[31]_i_36/O[1]
                         net (fo=1, routed)           0.644     4.502    controlPhase_Trigger1/O[1]
    SLICE_X82Y99         LUT2 (Prop_lut2_I1_O)        0.303     4.805 r  controlPhase_Trigger1/counter_decoy_aux[31]_i_11/O
                         net (fo=1, routed)           0.000     4.805    controlPhase_Trigger1/counter_decoy_aux[31]_i_11_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.355 f  controlPhase_Trigger1/counter_decoy_aux_reg[31]_i_4/CO[3]
                         net (fo=3, routed)           0.836     6.191    control_parametros_1/counter_decoy_aux_reg[1][0]
    SLICE_X82Y91         LUT5 (Prop_lut5_I4_O)        0.124     6.315 r  control_parametros_1/DAC4[15]_i_4/O
                         net (fo=1, routed)           0.534     6.849    control_parametros_1/DAC4[15]_i_4_n_0
    SLICE_X81Y89         LUT5 (Prop_lut5_I4_O)        0.124     6.973 r  control_parametros_1/DAC4[15]_i_1/O
                         net (fo=16, routed)          0.992     7.965    controlPhase_Trigger1/DAC4_reg[15]_1[0]
    SLICE_X84Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.600     8.580    controlPhase_Trigger1/clk_out1
    SLICE_X84Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[4]/C
                         clock pessimism              0.575     9.155    
                         clock uncertainty           -0.081     9.075    
    SLICE_X84Y81         FDRE (Setup_fdre_C_CE)      -0.169     8.906    controlPhase_Trigger1/DAC4_reg[4]
  -------------------------------------------------------------------
                         required time                          8.906    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 control_parametros_1/N_decoy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/DAC4_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.627ns  (logic 4.362ns (50.564%)  route 4.265ns (49.436%))
  Logic Levels:           15  (CARRY4=10 LUT2=3 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 8.589 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.729    -0.811    control_parametros_1/clk_out1
    SLICE_X84Y92         FDRE                                         r  control_parametros_1/N_decoy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  control_parametros_1/N_decoy_reg[1]/Q
                         net (fo=2, routed)           0.664     0.371    control_parametros_1/N_decoy[1]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.124     0.495 r  control_parametros_1/counter_decoy_aux[31]_i_167/O
                         net (fo=1, routed)           0.000     0.495    control_parametros_1/counter_decoy_aux[31]_i_167_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.028 r  control_parametros_1/counter_decoy_aux_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000     1.028    control_parametros_1/counter_decoy_aux_reg[31]_i_142_n_0
    SLICE_X84Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.145 r  control_parametros_1/counter_decoy_aux_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000     1.145    control_parametros_1/counter_decoy_aux_reg[31]_i_141_n_0
    SLICE_X84Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.468 r  control_parametros_1/counter_decoy_aux_reg[31]_i_122/O[1]
                         net (fo=4, routed)           0.744     2.213    control_parametros_1/DAC42[9]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.306     2.519 r  control_parametros_1/counter_decoy_aux[31]_i_186/O
                         net (fo=1, routed)           0.000     2.519    control_parametros_1/counter_decoy_aux[31]_i_186_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.069 r  control_parametros_1/counter_decoy_aux_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000     3.069    control_parametros_1/counter_decoy_aux_reg[31]_i_174_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.183 r  control_parametros_1/counter_decoy_aux_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000     3.183    control_parametros_1/counter_decoy_aux_reg[31]_i_156_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.297 r  control_parametros_1/counter_decoy_aux_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000     3.297    control_parametros_1/counter_decoy_aux_reg[31]_i_136_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.411 r  control_parametros_1/counter_decoy_aux_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000     3.411    control_parametros_1/counter_decoy_aux_reg[31]_i_100_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.525 r  control_parametros_1/counter_decoy_aux_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     3.525    control_parametros_1/counter_decoy_aux_reg[31]_i_62_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.859 r  control_parametros_1/counter_decoy_aux_reg[31]_i_36/O[1]
                         net (fo=1, routed)           0.644     4.502    controlPhase_Trigger1/O[1]
    SLICE_X82Y99         LUT2 (Prop_lut2_I1_O)        0.303     4.805 r  controlPhase_Trigger1/counter_decoy_aux[31]_i_11/O
                         net (fo=1, routed)           0.000     4.805    controlPhase_Trigger1/counter_decoy_aux[31]_i_11_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.355 f  controlPhase_Trigger1/counter_decoy_aux_reg[31]_i_4/CO[3]
                         net (fo=3, routed)           0.836     6.191    control_parametros_1/counter_decoy_aux_reg[1][0]
    SLICE_X82Y91         LUT5 (Prop_lut5_I4_O)        0.124     6.315 r  control_parametros_1/DAC4[15]_i_4/O
                         net (fo=1, routed)           0.534     6.849    control_parametros_1/DAC4[15]_i_4_n_0
    SLICE_X81Y89         LUT5 (Prop_lut5_I4_O)        0.124     6.973 r  control_parametros_1/DAC4[15]_i_1/O
                         net (fo=16, routed)          0.843     7.816    controlPhase_Trigger1/DAC4_reg[15]_1[0]
    SLICE_X87Y88         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.609     8.589    controlPhase_Trigger1/clk_out1
    SLICE_X87Y88         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[13]/C
                         clock pessimism              0.559     9.148    
                         clock uncertainty           -0.081     9.068    
    SLICE_X87Y88         FDRE (Setup_fdre_C_CE)      -0.205     8.863    controlPhase_Trigger1/DAC4_reg[13]
  -------------------------------------------------------------------
                         required time                          8.863    
                         arrival time                          -7.816    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 control_parametros_1/N_decoy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/DAC4_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.556ns  (logic 4.362ns (50.984%)  route 4.194ns (49.016%))
  Logic Levels:           15  (CARRY4=10 LUT2=3 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 8.589 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.729    -0.811    control_parametros_1/clk_out1
    SLICE_X84Y92         FDRE                                         r  control_parametros_1/N_decoy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  control_parametros_1/N_decoy_reg[1]/Q
                         net (fo=2, routed)           0.664     0.371    control_parametros_1/N_decoy[1]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.124     0.495 r  control_parametros_1/counter_decoy_aux[31]_i_167/O
                         net (fo=1, routed)           0.000     0.495    control_parametros_1/counter_decoy_aux[31]_i_167_n_0
    SLICE_X84Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.028 r  control_parametros_1/counter_decoy_aux_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000     1.028    control_parametros_1/counter_decoy_aux_reg[31]_i_142_n_0
    SLICE_X84Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.145 r  control_parametros_1/counter_decoy_aux_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000     1.145    control_parametros_1/counter_decoy_aux_reg[31]_i_141_n_0
    SLICE_X84Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.468 r  control_parametros_1/counter_decoy_aux_reg[31]_i_122/O[1]
                         net (fo=4, routed)           0.744     2.213    control_parametros_1/DAC42[9]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.306     2.519 r  control_parametros_1/counter_decoy_aux[31]_i_186/O
                         net (fo=1, routed)           0.000     2.519    control_parametros_1/counter_decoy_aux[31]_i_186_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.069 r  control_parametros_1/counter_decoy_aux_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000     3.069    control_parametros_1/counter_decoy_aux_reg[31]_i_174_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.183 r  control_parametros_1/counter_decoy_aux_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000     3.183    control_parametros_1/counter_decoy_aux_reg[31]_i_156_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.297 r  control_parametros_1/counter_decoy_aux_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000     3.297    control_parametros_1/counter_decoy_aux_reg[31]_i_136_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.411 r  control_parametros_1/counter_decoy_aux_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000     3.411    control_parametros_1/counter_decoy_aux_reg[31]_i_100_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.525 r  control_parametros_1/counter_decoy_aux_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     3.525    control_parametros_1/counter_decoy_aux_reg[31]_i_62_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.859 r  control_parametros_1/counter_decoy_aux_reg[31]_i_36/O[1]
                         net (fo=1, routed)           0.644     4.502    controlPhase_Trigger1/O[1]
    SLICE_X82Y99         LUT2 (Prop_lut2_I1_O)        0.303     4.805 r  controlPhase_Trigger1/counter_decoy_aux[31]_i_11/O
                         net (fo=1, routed)           0.000     4.805    controlPhase_Trigger1/counter_decoy_aux[31]_i_11_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.355 f  controlPhase_Trigger1/counter_decoy_aux_reg[31]_i_4/CO[3]
                         net (fo=3, routed)           0.836     6.191    control_parametros_1/counter_decoy_aux_reg[1][0]
    SLICE_X82Y91         LUT5 (Prop_lut5_I4_O)        0.124     6.315 r  control_parametros_1/DAC4[15]_i_4/O
                         net (fo=1, routed)           0.534     6.849    control_parametros_1/DAC4[15]_i_4_n_0
    SLICE_X81Y89         LUT5 (Prop_lut5_I4_O)        0.124     6.973 r  control_parametros_1/DAC4[15]_i_1/O
                         net (fo=16, routed)          0.772     7.745    controlPhase_Trigger1/DAC4_reg[15]_1[0]
    SLICE_X86Y88         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.609     8.589    controlPhase_Trigger1/clk_out1
    SLICE_X86Y88         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[10]/C
                         clock pessimism              0.559     9.148    
                         clock uncertainty           -0.081     9.068    
    SLICE_X86Y88         FDRE (Setup_fdre_C_CE)      -0.205     8.863    controlPhase_Trigger1/DAC4_reg[10]
  -------------------------------------------------------------------
                         required time                          8.863    
                         arrival time                          -7.745    
  -------------------------------------------------------------------
                         slack                                  1.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 control_parametros_1/VRampa_0_2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/V2_rampa_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.599    -0.565    control_parametros_1/clk_out1
    SLICE_X81Y87         FDRE                                         r  control_parametros_1/VRampa_0_2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  control_parametros_1/VRampa_0_2_reg[13]/Q
                         net (fo=1, routed)           0.054    -0.370    control_parametros_1/VRampa_0_2[13]
    SLICE_X80Y87         LUT4 (Prop_lut4_I0_O)        0.045    -0.325 r  control_parametros_1/V2_rampa[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    controlPhase_Trigger1/V2_rampa_reg[15]_1[13]
    SLICE_X80Y87         FDRE                                         r  controlPhase_Trigger1/V2_rampa_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.870    -0.803    controlPhase_Trigger1/clk_out1
    SLICE_X80Y87         FDRE                                         r  controlPhase_Trigger1/V2_rampa_reg[13]/C
                         clock pessimism              0.251    -0.552    
                         clock uncertainty            0.081    -0.472    
    SLICE_X80Y87         FDRE (Hold_fdre_C_D)         0.121    -0.351    controlPhase_Trigger1/V2_rampa_reg[13]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 control_parametros_1/V4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/DAC4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.599    -0.565    control_parametros_1/clk_out1
    SLICE_X85Y81         FDRE                                         r  control_parametros_1/V4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  control_parametros_1/V4_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.370    control_parametros_1/V4[3]
    SLICE_X84Y81         LUT6 (Prop_lut6_I1_O)        0.045    -0.325 r  control_parametros_1/DAC4[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    controlPhase_Trigger1/DAC4_reg[15]_2[3]
    SLICE_X84Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.869    -0.804    controlPhase_Trigger1/clk_out1
    SLICE_X84Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[3]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.081    -0.472    
    SLICE_X84Y81         FDRE (Hold_fdre_C_D)         0.121    -0.351    controlPhase_Trigger1/DAC4_reg[3]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 Acc011/APD1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_control_1/data32bit_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.568    -0.596    Acc011/clk_out1
    SLICE_X63Y94         FDRE                                         r  Acc011/APD1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Acc011/APD1_reg[11]/Q
                         net (fo=1, routed)           0.056    -0.399    Acc011/APD1[11]
    SLICE_X62Y94         LUT6 (Prop_lut6_I3_O)        0.045    -0.354 r  Acc011/data32bit[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.354    UART_TX_control_1/D[11]
    SLICE_X62Y94         FDRE                                         r  UART_TX_control_1/data32bit_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.839    -0.834    UART_TX_control_1/clk_out1
    SLICE_X62Y94         FDRE                                         r  UART_TX_control_1/data32bit_reg[11]/C
                         clock pessimism              0.251    -0.583    
                         clock uncertainty            0.081    -0.503    
    SLICE_X62Y94         FDRE (Hold_fdre_C_D)         0.120    -0.383    UART_TX_control_1/data32bit_reg[11]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 Acc011/APD1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_control_1/data32bit_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.568    -0.596    Acc011/clk_out1
    SLICE_X63Y96         FDRE                                         r  Acc011/APD1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Acc011/APD1_reg[12]/Q
                         net (fo=1, routed)           0.056    -0.399    Acc011/APD1[12]
    SLICE_X62Y96         LUT6 (Prop_lut6_I3_O)        0.045    -0.354 r  Acc011/data32bit[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.354    UART_TX_control_1/D[12]
    SLICE_X62Y96         FDRE                                         r  UART_TX_control_1/data32bit_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.839    -0.834    UART_TX_control_1/clk_out1
    SLICE_X62Y96         FDRE                                         r  UART_TX_control_1/data32bit_reg[12]/C
                         clock pessimism              0.251    -0.583    
                         clock uncertainty            0.081    -0.503    
    SLICE_X62Y96         FDRE (Hold_fdre_C_D)         0.120    -0.383    UART_TX_control_1/data32bit_reg[12]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 control_parametros_1/V0_3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/DAC3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.590    -0.574    control_parametros_1/clk_out1
    SLICE_X75Y81         FDRE                                         r  control_parametros_1/V0_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  control_parametros_1/V0_3_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.377    control_parametros_1/V0_3[2]
    SLICE_X74Y81         LUT6 (Prop_lut6_I1_O)        0.045    -0.332 r  control_parametros_1/DAC3[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.332    controlPhase_Trigger1/DAC3_reg[15]_2[2]
    SLICE_X74Y81         FDRE                                         r  controlPhase_Trigger1/DAC3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.861    -0.812    controlPhase_Trigger1/clk_out1
    SLICE_X74Y81         FDRE                                         r  controlPhase_Trigger1/DAC3_reg[2]/C
                         clock pessimism              0.251    -0.561    
                         clock uncertainty            0.081    -0.481    
    SLICE_X74Y81         FDRE (Hold_fdre_C_D)         0.120    -0.361    controlPhase_Trigger1/DAC3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 control_parametros_1/VRampa_0_1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/V1_rampa_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.602    -0.562    control_parametros_1/clk_out1
    SLICE_X85Y85         FDRE                                         r  control_parametros_1/VRampa_0_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  control_parametros_1/VRampa_0_1_reg[8]/Q
                         net (fo=1, routed)           0.080    -0.341    control_parametros_1/VRampa_0_1[8]
    SLICE_X84Y85         LUT4 (Prop_lut4_I0_O)        0.045    -0.296 r  control_parametros_1/V1_rampa[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    controlPhase_Trigger1/V1_rampa_reg[15]_1[8]
    SLICE_X84Y85         FDRE                                         r  controlPhase_Trigger1/V1_rampa_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.873    -0.800    controlPhase_Trigger1/clk_out1
    SLICE_X84Y85         FDRE                                         r  controlPhase_Trigger1/V1_rampa_reg[8]/C
                         clock pessimism              0.251    -0.549    
                         clock uncertainty            0.081    -0.469    
    SLICE_X84Y85         FDRE (Hold_fdre_C_D)         0.121    -0.348    controlPhase_Trigger1/V1_rampa_reg[8]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 UART_TX_control_1/dcode32to8_1/dataInterna_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_control_1/dcode32to8_1/dataout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.567    -0.597    UART_TX_control_1/dcode32to8_1/clk_out1
    SLICE_X64Y90         FDRE                                         r  UART_TX_control_1/dcode32to8_1/dataInterna_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  UART_TX_control_1/dcode32to8_1/dataInterna_reg[17]/Q
                         net (fo=1, routed)           0.054    -0.402    UART_TX_control_1/dcode32to8_1/dataInterna_reg_n_0_[17]
    SLICE_X65Y90         LUT6 (Prop_lut6_I4_O)        0.045    -0.357 r  UART_TX_control_1/dcode32to8_1/dataout[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    UART_TX_control_1/dcode32to8_1/dataout[1]_i_1_n_0
    SLICE_X65Y90         FDRE                                         r  UART_TX_control_1/dcode32to8_1/dataout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.839    -0.834    UART_TX_control_1/dcode32to8_1/clk_out1
    SLICE_X65Y90         FDRE                                         r  UART_TX_control_1/dcode32to8_1/dataout_reg[1]/C
                         clock pessimism              0.250    -0.584    
                         clock uncertainty            0.081    -0.504    
    SLICE_X65Y90         FDRE (Hold_fdre_C_D)         0.091    -0.413    UART_TX_control_1/dcode32to8_1/dataout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 control_parametros_1/VRampa_0_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/V1_rampa_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.600    -0.564    control_parametros_1/clk_out1
    SLICE_X83Y82         FDRE                                         r  control_parametros_1/VRampa_0_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  control_parametros_1/VRampa_0_1_reg[2]/Q
                         net (fo=1, routed)           0.057    -0.366    control_parametros_1/VRampa_0_1[2]
    SLICE_X82Y82         LUT4 (Prop_lut4_I0_O)        0.045    -0.321 r  control_parametros_1/V1_rampa[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    controlPhase_Trigger1/V1_rampa_reg[15]_1[2]
    SLICE_X82Y82         FDRE                                         r  controlPhase_Trigger1/V1_rampa_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.870    -0.803    controlPhase_Trigger1/clk_out1
    SLICE_X82Y82         FDRE                                         r  controlPhase_Trigger1/V1_rampa_reg[2]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.081    -0.471    
    SLICE_X82Y82         FDRE (Hold_fdre_C_D)         0.092    -0.379    controlPhase_Trigger1/V1_rampa_reg[2]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Acc011/APD0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_control_1/data32bit_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.569    -0.595    Acc011/clk_out1
    SLICE_X63Y98         FDRE                                         r  Acc011/APD0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Acc011/APD0_reg[24]/Q
                         net (fo=1, routed)           0.087    -0.367    Acc011/APD0[24]
    SLICE_X62Y98         LUT6 (Prop_lut6_I5_O)        0.045    -0.322 r  Acc011/data32bit[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.322    UART_TX_control_1/D[24]
    SLICE_X62Y98         FDRE                                         r  UART_TX_control_1/data32bit_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.840    -0.833    UART_TX_control_1/clk_out1
    SLICE_X62Y98         FDRE                                         r  UART_TX_control_1/data32bit_reg[24]/C
                         clock pessimism              0.251    -0.582    
                         clock uncertainty            0.081    -0.502    
    SLICE_X62Y98         FDRE (Hold_fdre_C_D)         0.120    -0.382    UART_TX_control_1/data32bit_reg[24]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 control_parametros_1/VRampa_0_2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlPhase_Trigger1/V2_rampa_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.599    -0.565    control_parametros_1/clk_out1
    SLICE_X81Y87         FDRE                                         r  control_parametros_1/VRampa_0_2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  control_parametros_1/VRampa_0_2_reg[11]/Q
                         net (fo=1, routed)           0.087    -0.337    control_parametros_1/VRampa_0_2[11]
    SLICE_X80Y87         LUT4 (Prop_lut4_I0_O)        0.045    -0.292 r  control_parametros_1/V2_rampa[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    controlPhase_Trigger1/V2_rampa_reg[15]_1[11]
    SLICE_X80Y87         FDRE                                         r  controlPhase_Trigger1/V2_rampa_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.870    -0.803    controlPhase_Trigger1/clk_out1
    SLICE_X80Y87         FDRE                                         r  controlPhase_Trigger1/V2_rampa_reg[11]/C
                         clock pessimism              0.251    -0.552    
                         clock uncertainty            0.081    -0.472    
    SLICE_X80Y87         FDRE (Hold_fdre_C_D)         0.120    -0.352    controlPhase_Trigger1/V2_rampa_reg[11]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.060    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            5  Failing Endpoints,  Worst Slack       -0.121ns,  Total Violation       -0.198ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.121ns  (required time - arrival time)
  Source:                 Acc011/counter_ADP_6/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        2.137ns  (logic 0.518ns (24.239%)  route 1.619ns (75.761%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 6.594 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    E3                                                0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.982 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.215    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     3.145 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.864    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.960 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.634     6.594    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y98         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98         FDRE (Prop_fdre_C_Q)         0.518     7.112 r  Acc011/counter_ADP_6/counter_reg[24]/Q
                         net (fo=2, routed)           1.619     8.731    Acc011/counter_reg_5[24]
    SLICE_X64Y101        FDRE                                         r  Acc011/APD6_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.497     8.476    Acc011/clk_out1
    SLICE_X64Y101        FDRE                                         r  Acc011/APD6_reg[24]/C
                         clock pessimism              0.395     8.871    
                         clock uncertainty           -0.200     8.672    
    SLICE_X64Y101        FDRE (Setup_fdre_C_D)       -0.061     8.611    Acc011/APD6_reg[24]
  -------------------------------------------------------------------
                         required time                          8.611    
                         arrival time                          -8.731    
  -------------------------------------------------------------------
                         slack                                 -0.121    

Slack (VIOLATED) :        -0.033ns  (required time - arrival time)
  Source:                 Acc011/counter_ADP_6/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        2.064ns  (logic 0.518ns (25.099%)  route 1.546ns (74.901%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 6.593 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    E3                                                0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.982 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.215    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     3.145 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.864    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.960 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.633     6.593    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y94         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y94         FDRE (Prop_fdre_C_Q)         0.518     7.111 r  Acc011/counter_ADP_6/counter_reg[11]/Q
                         net (fo=2, routed)           1.546     8.657    Acc011/counter_reg_5[11]
    SLICE_X63Y94         FDRE                                         r  Acc011/APD6_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.511     8.491    Acc011/clk_out1
    SLICE_X63Y94         FDRE                                         r  Acc011/APD6_reg[11]/C
                         clock pessimism              0.395     8.886    
                         clock uncertainty           -0.200     8.686    
    SLICE_X63Y94         FDRE (Setup_fdre_C_D)       -0.062     8.624    Acc011/APD6_reg[11]
  -------------------------------------------------------------------
                         required time                          8.624    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                 -0.033    

Slack (VIOLATED) :        -0.022ns  (required time - arrival time)
  Source:                 Acc011/counter_ADP_6/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        2.054ns  (logic 0.518ns (25.220%)  route 1.536ns (74.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 6.593 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    E3                                                0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.982 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.215    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     3.145 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.864    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.960 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.633     6.593    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y93         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y93         FDRE (Prop_fdre_C_Q)         0.518     7.111 r  Acc011/counter_ADP_6/counter_reg[7]/Q
                         net (fo=2, routed)           1.536     8.647    Acc011/counter_reg_5[7]
    SLICE_X67Y93         FDRE                                         r  Acc011/APD6_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.512     8.492    Acc011/clk_out1
    SLICE_X67Y93         FDRE                                         r  Acc011/APD6_reg[7]/C
                         clock pessimism              0.395     8.887    
                         clock uncertainty           -0.200     8.687    
    SLICE_X67Y93         FDRE (Setup_fdre_C_D)       -0.062     8.625    Acc011/APD6_reg[7]
  -------------------------------------------------------------------
                         required time                          8.625    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                 -0.022    

Slack (VIOLATED) :        -0.020ns  (required time - arrival time)
  Source:                 Acc011/counter_ADP_6/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        2.053ns  (logic 0.518ns (25.236%)  route 1.535ns (74.763%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns = ( 6.592 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    E3                                                0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.982 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.215    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     3.145 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.864    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.960 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.632     6.592    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y92         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.518     7.110 r  Acc011/counter_ADP_6/counter_reg[0]/Q
                         net (fo=2, routed)           1.535     8.645    Acc011/counter_reg_5[0]
    SLICE_X67Y92         FDRE                                         r  Acc011/APD6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.511     8.491    Acc011/clk_out1
    SLICE_X67Y92         FDRE                                         r  Acc011/APD6_reg[0]/C
                         clock pessimism              0.395     8.886    
                         clock uncertainty           -0.200     8.686    
    SLICE_X67Y92         FDRE (Setup_fdre_C_D)       -0.062     8.624    Acc011/APD6_reg[0]
  -------------------------------------------------------------------
                         required time                          8.624    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                 -0.020    

Slack (VIOLATED) :        -0.002ns  (required time - arrival time)
  Source:                 Acc011/counter_ADP_6/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        2.056ns  (logic 0.518ns (25.188%)  route 1.538ns (74.812%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 6.593 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    E3                                                0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.982 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.215    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     3.145 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.864    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.960 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.633     6.593    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y96         FDRE (Prop_fdre_C_Q)         0.518     7.111 r  Acc011/counter_ADP_6/counter_reg[16]/Q
                         net (fo=2, routed)           1.538     8.650    Acc011/counter_reg_5[16]
    SLICE_X67Y96         FDRE                                         r  Acc011/APD6_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.512     8.492    Acc011/clk_out1
    SLICE_X67Y96         FDRE                                         r  Acc011/APD6_reg[16]/C
                         clock pessimism              0.395     8.887    
                         clock uncertainty           -0.200     8.687    
    SLICE_X67Y96         FDRE (Setup_fdre_C_D)       -0.040     8.647    Acc011/APD6_reg[16]
  -------------------------------------------------------------------
                         required time                          8.647    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                 -0.002    

Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 Acc011/counter_ADP_6/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        1.975ns  (logic 0.518ns (26.232%)  route 1.457ns (73.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 6.594 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    E3                                                0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.982 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.215    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     3.145 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.864    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.960 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.634     6.594    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDRE (Prop_fdre_C_Q)         0.518     7.112 r  Acc011/counter_ADP_6/counter_reg[21]/Q
                         net (fo=2, routed)           1.457     8.569    Acc011/counter_reg_5[21]
    SLICE_X67Y99         FDRE                                         r  Acc011/APD6_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.513     8.493    Acc011/clk_out1
    SLICE_X67Y99         FDRE                                         r  Acc011/APD6_reg[21]/C
                         clock pessimism              0.395     8.888    
                         clock uncertainty           -0.200     8.688    
    SLICE_X67Y99         FDRE (Setup_fdre_C_D)       -0.067     8.621    Acc011/APD6_reg[21]
  -------------------------------------------------------------------
                         required time                          8.621    
                         arrival time                          -8.569    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 Acc011/counter_ADP_6/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        2.014ns  (logic 0.518ns (25.721%)  route 1.496ns (74.279%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 6.594 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    E3                                                0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.982 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.215    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     3.145 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.864    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.960 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.634     6.594    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDRE (Prop_fdre_C_Q)         0.518     7.112 r  Acc011/counter_ADP_6/counter_reg[23]/Q
                         net (fo=2, routed)           1.496     8.608    Acc011/counter_reg_5[23]
    SLICE_X62Y97         FDRE                                         r  Acc011/APD6_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.512     8.492    Acc011/clk_out1
    SLICE_X62Y97         FDRE                                         r  Acc011/APD6_reg[23]/C
                         clock pessimism              0.395     8.887    
                         clock uncertainty           -0.200     8.687    
    SLICE_X62Y97         FDRE (Setup_fdre_C_D)       -0.016     8.671    Acc011/APD6_reg[23]
  -------------------------------------------------------------------
                         required time                          8.671    
                         arrival time                          -8.608    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 Acc011/counter_ADP_6/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        1.948ns  (logic 0.518ns (26.593%)  route 1.430ns (73.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 6.594 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    E3                                                0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.982 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.215    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     3.145 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.864    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.960 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.634     6.594    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y99         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.518     7.112 r  Acc011/counter_ADP_6/counter_reg[31]/Q
                         net (fo=2, routed)           1.430     8.542    Acc011/counter_reg_5[31]
    SLICE_X63Y99         FDRE                                         r  Acc011/APD6_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.512     8.492    Acc011/clk_out1
    SLICE_X63Y99         FDRE                                         r  Acc011/APD6_reg[31]/C
                         clock pessimism              0.395     8.887    
                         clock uncertainty           -0.200     8.687    
    SLICE_X63Y99         FDRE (Setup_fdre_C_D)       -0.043     8.644    Acc011/APD6_reg[31]
  -------------------------------------------------------------------
                         required time                          8.644    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 Acc011/counter_ADP_6/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        1.905ns  (logic 0.518ns (27.188%)  route 1.387ns (72.812%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 6.594 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    E3                                                0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.982 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.215    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     3.145 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.864    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.960 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.634     6.594    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y99         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.518     7.112 r  Acc011/counter_ADP_6/counter_reg[28]/Q
                         net (fo=2, routed)           1.387     8.500    Acc011/counter_reg_5[28]
    SLICE_X64Y101        FDRE                                         r  Acc011/APD6_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.497     8.476    Acc011/clk_out1
    SLICE_X64Y101        FDRE                                         r  Acc011/APD6_reg[28]/C
                         clock pessimism              0.395     8.871    
                         clock uncertainty           -0.200     8.672    
    SLICE_X64Y101        FDRE (Setup_fdre_C_D)       -0.058     8.614    Acc011/APD6_reg[28]
  -------------------------------------------------------------------
                         required time                          8.614    
                         arrival time                          -8.500    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 Acc011/counter_ADP_6/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        1.923ns  (logic 0.518ns (26.941%)  route 1.405ns (73.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 6.594 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    E3                                                0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.982 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.215    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     3.145 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.864    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.960 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.634     6.594    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDRE (Prop_fdre_C_Q)         0.518     7.112 r  Acc011/counter_ADP_6/counter_reg[22]/Q
                         net (fo=2, routed)           1.405     8.517    Acc011/counter_reg_5[22]
    SLICE_X63Y97         FDRE                                         r  Acc011/APD6_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.512     8.492    Acc011/clk_out1
    SLICE_X63Y97         FDRE                                         r  Acc011/APD6_reg[22]/C
                         clock pessimism              0.395     8.887    
                         clock uncertainty           -0.200     8.687    
    SLICE_X63Y97         FDRE (Setup_fdre_C_D)       -0.047     8.640    Acc011/APD6_reg[22]
  -------------------------------------------------------------------
                         required time                          8.640    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                  0.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.164ns (23.541%)  route 0.533ns (76.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.569    -0.595    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  Acc011/counter_ADP_6/counter_reg[20]/Q
                         net (fo=2, routed)           0.533     0.101    Acc011/counter_reg_5[20]
    SLICE_X62Y97         FDRE                                         r  Acc011/APD6_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.840    -0.833    Acc011/clk_out1
    SLICE_X62Y97         FDRE                                         r  Acc011/APD6_reg[20]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.200    -0.077    
    SLICE_X62Y97         FDRE (Hold_fdre_C_D)         0.063    -0.014    Acc011/APD6_reg[20]
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.164ns (22.286%)  route 0.572ns (77.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.568    -0.596    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y93         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  Acc011/counter_ADP_6/counter_reg[7]/Q
                         net (fo=2, routed)           0.572     0.140    Acc011/counter_reg_5[7]
    SLICE_X67Y93         FDRE                                         r  Acc011/APD6_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.840    -0.833    Acc011/clk_out1
    SLICE_X67Y93         FDRE                                         r  Acc011/APD6_reg[7]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.200    -0.077    
    SLICE_X67Y93         FDRE (Hold_fdre_C_D)         0.071    -0.006    Acc011/APD6_reg[7]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.164ns (22.406%)  route 0.568ns (77.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.569    -0.595    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  Acc011/counter_ADP_6/counter_reg[23]/Q
                         net (fo=2, routed)           0.568     0.137    Acc011/counter_reg_5[23]
    SLICE_X62Y97         FDRE                                         r  Acc011/APD6_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.840    -0.833    Acc011/clk_out1
    SLICE_X62Y97         FDRE                                         r  Acc011/APD6_reg[23]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.200    -0.077    
    SLICE_X62Y97         FDRE (Hold_fdre_C_D)         0.060    -0.017    Acc011/APD6_reg[23]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.164ns (21.850%)  route 0.587ns (78.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.567    -0.597    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y92         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  Acc011/counter_ADP_6/counter_reg[0]/Q
                         net (fo=2, routed)           0.587     0.153    Acc011/counter_reg_5[0]
    SLICE_X67Y92         FDRE                                         r  Acc011/APD6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.839    -0.834    Acc011/clk_out1
    SLICE_X67Y92         FDRE                                         r  Acc011/APD6_reg[0]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.200    -0.078    
    SLICE_X67Y92         FDRE (Hold_fdre_C_D)         0.071    -0.007    Acc011/APD6_reg[0]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.164ns (21.850%)  route 0.587ns (78.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.569    -0.595    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y99         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  Acc011/counter_ADP_6/counter_reg[29]/Q
                         net (fo=2, routed)           0.587     0.155    Acc011/counter_reg_5[29]
    SLICE_X63Y99         FDRE                                         r  Acc011/APD6_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.840    -0.833    Acc011/clk_out1
    SLICE_X63Y99         FDRE                                         r  Acc011/APD6_reg[29]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.200    -0.077    
    SLICE_X63Y99         FDRE (Hold_fdre_C_D)         0.071    -0.006    Acc011/APD6_reg[29]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.155    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.164ns (21.417%)  route 0.602ns (78.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.569    -0.595    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y98         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  Acc011/counter_ADP_6/counter_reg[26]/Q
                         net (fo=2, routed)           0.602     0.170    Acc011/counter_reg_5[26]
    SLICE_X63Y98         FDRE                                         r  Acc011/APD6_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.840    -0.833    Acc011/clk_out1
    SLICE_X63Y98         FDRE                                         r  Acc011/APD6_reg[26]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.200    -0.077    
    SLICE_X63Y98         FDRE (Hold_fdre_C_D)         0.078     0.001    Acc011/APD6_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.164ns (21.549%)  route 0.597ns (78.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.568    -0.596    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y95         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  Acc011/counter_ADP_6/counter_reg[15]/Q
                         net (fo=2, routed)           0.597     0.165    Acc011/counter_reg_5[15]
    SLICE_X68Y96         FDRE                                         r  Acc011/APD6_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.840    -0.833    Acc011/clk_out1
    SLICE_X68Y96         FDRE                                         r  Acc011/APD6_reg[15]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.200    -0.077    
    SLICE_X68Y96         FDRE (Hold_fdre_C_D)         0.070    -0.007    Acc011/APD6_reg[15]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.164ns (21.520%)  route 0.598ns (78.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.568    -0.596    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y95         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  Acc011/counter_ADP_6/counter_reg[14]/Q
                         net (fo=2, routed)           0.598     0.166    Acc011/counter_reg_5[14]
    SLICE_X69Y95         FDRE                                         r  Acc011/APD6_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.840    -0.833    Acc011/clk_out1
    SLICE_X69Y95         FDRE                                         r  Acc011/APD6_reg[14]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.200    -0.077    
    SLICE_X69Y95         FDRE (Hold_fdre_C_D)         0.070    -0.007    Acc011/APD6_reg[14]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.164ns (21.285%)  route 0.606ns (78.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.568    -0.596    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  Acc011/counter_ADP_6/counter_reg[16]/Q
                         net (fo=2, routed)           0.606     0.174    Acc011/counter_reg_5[16]
    SLICE_X67Y96         FDRE                                         r  Acc011/APD6_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.840    -0.833    Acc011/clk_out1
    SLICE_X67Y96         FDRE                                         r  Acc011/APD6_reg[16]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.200    -0.077    
    SLICE_X67Y96         FDRE (Hold_fdre_C_D)         0.078     0.001    Acc011/APD6_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.164ns (21.444%)  route 0.601ns (78.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.568    -0.596    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y94         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  Acc011/counter_ADP_6/counter_reg[11]/Q
                         net (fo=2, routed)           0.601     0.169    Acc011/counter_reg_5[11]
    SLICE_X63Y94         FDRE                                         r  Acc011/APD6_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.839    -0.834    Acc011/clk_out1
    SLICE_X63Y94         FDRE                                         r  Acc011/APD6_reg[11]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.200    -0.078    
    SLICE_X63Y94         FDRE (Hold_fdre_C_D)         0.071    -0.007    Acc011/APD6_reg[11]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.176    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            5  Failing Endpoints,  Worst Slack       -0.121ns,  Total Violation       -0.198ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.121ns  (required time - arrival time)
  Source:                 Acc011/counter_ADP_6/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@7.500ns)
  Data Path Delay:        2.137ns  (logic 0.518ns (24.239%)  route 1.619ns (75.761%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 6.594 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.500     7.500 r  
    E3                                                0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.982 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.215    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     3.145 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.864    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.960 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.634     6.594    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y98         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98         FDRE (Prop_fdre_C_Q)         0.518     7.112 r  Acc011/counter_ADP_6/counter_reg[24]/Q
                         net (fo=2, routed)           1.619     8.731    Acc011/counter_reg_5[24]
    SLICE_X64Y101        FDRE                                         r  Acc011/APD6_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.497     8.476    Acc011/clk_out1
    SLICE_X64Y101        FDRE                                         r  Acc011/APD6_reg[24]/C
                         clock pessimism              0.395     8.871    
                         clock uncertainty           -0.200     8.672    
    SLICE_X64Y101        FDRE (Setup_fdre_C_D)       -0.061     8.611    Acc011/APD6_reg[24]
  -------------------------------------------------------------------
                         required time                          8.611    
                         arrival time                          -8.731    
  -------------------------------------------------------------------
                         slack                                 -0.121    

Slack (VIOLATED) :        -0.033ns  (required time - arrival time)
  Source:                 Acc011/counter_ADP_6/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@7.500ns)
  Data Path Delay:        2.064ns  (logic 0.518ns (25.099%)  route 1.546ns (74.901%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 6.593 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.500     7.500 r  
    E3                                                0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.982 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.215    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     3.145 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.864    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.960 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.633     6.593    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y94         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y94         FDRE (Prop_fdre_C_Q)         0.518     7.111 r  Acc011/counter_ADP_6/counter_reg[11]/Q
                         net (fo=2, routed)           1.546     8.657    Acc011/counter_reg_5[11]
    SLICE_X63Y94         FDRE                                         r  Acc011/APD6_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.511     8.491    Acc011/clk_out1
    SLICE_X63Y94         FDRE                                         r  Acc011/APD6_reg[11]/C
                         clock pessimism              0.395     8.886    
                         clock uncertainty           -0.200     8.686    
    SLICE_X63Y94         FDRE (Setup_fdre_C_D)       -0.062     8.624    Acc011/APD6_reg[11]
  -------------------------------------------------------------------
                         required time                          8.624    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                 -0.033    

Slack (VIOLATED) :        -0.022ns  (required time - arrival time)
  Source:                 Acc011/counter_ADP_6/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@7.500ns)
  Data Path Delay:        2.054ns  (logic 0.518ns (25.220%)  route 1.536ns (74.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 6.593 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.500     7.500 r  
    E3                                                0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.982 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.215    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     3.145 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.864    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.960 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.633     6.593    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y93         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y93         FDRE (Prop_fdre_C_Q)         0.518     7.111 r  Acc011/counter_ADP_6/counter_reg[7]/Q
                         net (fo=2, routed)           1.536     8.647    Acc011/counter_reg_5[7]
    SLICE_X67Y93         FDRE                                         r  Acc011/APD6_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.512     8.492    Acc011/clk_out1
    SLICE_X67Y93         FDRE                                         r  Acc011/APD6_reg[7]/C
                         clock pessimism              0.395     8.887    
                         clock uncertainty           -0.200     8.687    
    SLICE_X67Y93         FDRE (Setup_fdre_C_D)       -0.062     8.625    Acc011/APD6_reg[7]
  -------------------------------------------------------------------
                         required time                          8.625    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                 -0.022    

Slack (VIOLATED) :        -0.020ns  (required time - arrival time)
  Source:                 Acc011/counter_ADP_6/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@7.500ns)
  Data Path Delay:        2.053ns  (logic 0.518ns (25.236%)  route 1.535ns (74.763%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns = ( 6.592 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.500     7.500 r  
    E3                                                0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.982 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.215    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     3.145 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.864    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.960 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.632     6.592    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y92         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.518     7.110 r  Acc011/counter_ADP_6/counter_reg[0]/Q
                         net (fo=2, routed)           1.535     8.645    Acc011/counter_reg_5[0]
    SLICE_X67Y92         FDRE                                         r  Acc011/APD6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.511     8.491    Acc011/clk_out1
    SLICE_X67Y92         FDRE                                         r  Acc011/APD6_reg[0]/C
                         clock pessimism              0.395     8.886    
                         clock uncertainty           -0.200     8.686    
    SLICE_X67Y92         FDRE (Setup_fdre_C_D)       -0.062     8.624    Acc011/APD6_reg[0]
  -------------------------------------------------------------------
                         required time                          8.624    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                 -0.020    

Slack (VIOLATED) :        -0.002ns  (required time - arrival time)
  Source:                 Acc011/counter_ADP_6/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@7.500ns)
  Data Path Delay:        2.056ns  (logic 0.518ns (25.188%)  route 1.538ns (74.812%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 6.593 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.500     7.500 r  
    E3                                                0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.982 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.215    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     3.145 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.864    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.960 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.633     6.593    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y96         FDRE (Prop_fdre_C_Q)         0.518     7.111 r  Acc011/counter_ADP_6/counter_reg[16]/Q
                         net (fo=2, routed)           1.538     8.650    Acc011/counter_reg_5[16]
    SLICE_X67Y96         FDRE                                         r  Acc011/APD6_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.512     8.492    Acc011/clk_out1
    SLICE_X67Y96         FDRE                                         r  Acc011/APD6_reg[16]/C
                         clock pessimism              0.395     8.887    
                         clock uncertainty           -0.200     8.687    
    SLICE_X67Y96         FDRE (Setup_fdre_C_D)       -0.040     8.647    Acc011/APD6_reg[16]
  -------------------------------------------------------------------
                         required time                          8.647    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                 -0.002    

Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 Acc011/counter_ADP_6/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@7.500ns)
  Data Path Delay:        1.975ns  (logic 0.518ns (26.232%)  route 1.457ns (73.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 6.594 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.500     7.500 r  
    E3                                                0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.982 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.215    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     3.145 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.864    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.960 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.634     6.594    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDRE (Prop_fdre_C_Q)         0.518     7.112 r  Acc011/counter_ADP_6/counter_reg[21]/Q
                         net (fo=2, routed)           1.457     8.569    Acc011/counter_reg_5[21]
    SLICE_X67Y99         FDRE                                         r  Acc011/APD6_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.513     8.493    Acc011/clk_out1
    SLICE_X67Y99         FDRE                                         r  Acc011/APD6_reg[21]/C
                         clock pessimism              0.395     8.888    
                         clock uncertainty           -0.200     8.688    
    SLICE_X67Y99         FDRE (Setup_fdre_C_D)       -0.067     8.621    Acc011/APD6_reg[21]
  -------------------------------------------------------------------
                         required time                          8.621    
                         arrival time                          -8.569    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 Acc011/counter_ADP_6/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@7.500ns)
  Data Path Delay:        2.014ns  (logic 0.518ns (25.721%)  route 1.496ns (74.279%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 6.594 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.500     7.500 r  
    E3                                                0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.982 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.215    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     3.145 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.864    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.960 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.634     6.594    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDRE (Prop_fdre_C_Q)         0.518     7.112 r  Acc011/counter_ADP_6/counter_reg[23]/Q
                         net (fo=2, routed)           1.496     8.608    Acc011/counter_reg_5[23]
    SLICE_X62Y97         FDRE                                         r  Acc011/APD6_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.512     8.492    Acc011/clk_out1
    SLICE_X62Y97         FDRE                                         r  Acc011/APD6_reg[23]/C
                         clock pessimism              0.395     8.887    
                         clock uncertainty           -0.200     8.687    
    SLICE_X62Y97         FDRE (Setup_fdre_C_D)       -0.016     8.671    Acc011/APD6_reg[23]
  -------------------------------------------------------------------
                         required time                          8.671    
                         arrival time                          -8.608    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 Acc011/counter_ADP_6/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@7.500ns)
  Data Path Delay:        1.948ns  (logic 0.518ns (26.593%)  route 1.430ns (73.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 6.594 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.500     7.500 r  
    E3                                                0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.982 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.215    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     3.145 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.864    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.960 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.634     6.594    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y99         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.518     7.112 r  Acc011/counter_ADP_6/counter_reg[31]/Q
                         net (fo=2, routed)           1.430     8.542    Acc011/counter_reg_5[31]
    SLICE_X63Y99         FDRE                                         r  Acc011/APD6_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.512     8.492    Acc011/clk_out1
    SLICE_X63Y99         FDRE                                         r  Acc011/APD6_reg[31]/C
                         clock pessimism              0.395     8.887    
                         clock uncertainty           -0.200     8.687    
    SLICE_X63Y99         FDRE (Setup_fdre_C_D)       -0.043     8.644    Acc011/APD6_reg[31]
  -------------------------------------------------------------------
                         required time                          8.644    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 Acc011/counter_ADP_6/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@7.500ns)
  Data Path Delay:        1.905ns  (logic 0.518ns (27.188%)  route 1.387ns (72.812%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 6.594 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.500     7.500 r  
    E3                                                0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.982 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.215    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     3.145 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.864    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.960 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.634     6.594    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y99         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.518     7.112 r  Acc011/counter_ADP_6/counter_reg[28]/Q
                         net (fo=2, routed)           1.387     8.500    Acc011/counter_reg_5[28]
    SLICE_X64Y101        FDRE                                         r  Acc011/APD6_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.497     8.476    Acc011/clk_out1
    SLICE_X64Y101        FDRE                                         r  Acc011/APD6_reg[28]/C
                         clock pessimism              0.395     8.871    
                         clock uncertainty           -0.200     8.672    
    SLICE_X64Y101        FDRE (Setup_fdre_C_D)       -0.058     8.614    Acc011/APD6_reg[28]
  -------------------------------------------------------------------
                         required time                          8.614    
                         arrival time                          -8.500    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 Acc011/counter_ADP_6/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@7.500ns)
  Data Path Delay:        1.923ns  (logic 0.518ns (26.941%)  route 1.405ns (73.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 6.594 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.500     7.500 r  
    E3                                                0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.982 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.215    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     3.145 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.864    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.960 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.634     6.594    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDRE (Prop_fdre_C_Q)         0.518     7.112 r  Acc011/counter_ADP_6/counter_reg[22]/Q
                         net (fo=2, routed)           1.405     8.517    Acc011/counter_reg_5[22]
    SLICE_X63Y97         FDRE                                         r  Acc011/APD6_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.512     8.492    Acc011/clk_out1
    SLICE_X63Y97         FDRE                                         r  Acc011/APD6_reg[22]/C
                         clock pessimism              0.395     8.887    
                         clock uncertainty           -0.200     8.687    
    SLICE_X63Y97         FDRE (Setup_fdre_C_D)       -0.047     8.640    Acc011/APD6_reg[22]
  -------------------------------------------------------------------
                         required time                          8.640    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                  0.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.164ns (23.541%)  route 0.533ns (76.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.569    -0.595    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  Acc011/counter_ADP_6/counter_reg[20]/Q
                         net (fo=2, routed)           0.533     0.101    Acc011/counter_reg_5[20]
    SLICE_X62Y97         FDRE                                         r  Acc011/APD6_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.840    -0.833    Acc011/clk_out1
    SLICE_X62Y97         FDRE                                         r  Acc011/APD6_reg[20]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.200    -0.077    
    SLICE_X62Y97         FDRE (Hold_fdre_C_D)         0.063    -0.014    Acc011/APD6_reg[20]
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.164ns (22.286%)  route 0.572ns (77.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.568    -0.596    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y93         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  Acc011/counter_ADP_6/counter_reg[7]/Q
                         net (fo=2, routed)           0.572     0.140    Acc011/counter_reg_5[7]
    SLICE_X67Y93         FDRE                                         r  Acc011/APD6_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.840    -0.833    Acc011/clk_out1
    SLICE_X67Y93         FDRE                                         r  Acc011/APD6_reg[7]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.200    -0.077    
    SLICE_X67Y93         FDRE (Hold_fdre_C_D)         0.071    -0.006    Acc011/APD6_reg[7]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.164ns (22.406%)  route 0.568ns (77.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.569    -0.595    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  Acc011/counter_ADP_6/counter_reg[23]/Q
                         net (fo=2, routed)           0.568     0.137    Acc011/counter_reg_5[23]
    SLICE_X62Y97         FDRE                                         r  Acc011/APD6_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.840    -0.833    Acc011/clk_out1
    SLICE_X62Y97         FDRE                                         r  Acc011/APD6_reg[23]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.200    -0.077    
    SLICE_X62Y97         FDRE (Hold_fdre_C_D)         0.060    -0.017    Acc011/APD6_reg[23]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.164ns (21.850%)  route 0.587ns (78.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.567    -0.597    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y92         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  Acc011/counter_ADP_6/counter_reg[0]/Q
                         net (fo=2, routed)           0.587     0.153    Acc011/counter_reg_5[0]
    SLICE_X67Y92         FDRE                                         r  Acc011/APD6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.839    -0.834    Acc011/clk_out1
    SLICE_X67Y92         FDRE                                         r  Acc011/APD6_reg[0]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.200    -0.078    
    SLICE_X67Y92         FDRE (Hold_fdre_C_D)         0.071    -0.007    Acc011/APD6_reg[0]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.164ns (21.850%)  route 0.587ns (78.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.569    -0.595    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y99         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  Acc011/counter_ADP_6/counter_reg[29]/Q
                         net (fo=2, routed)           0.587     0.155    Acc011/counter_reg_5[29]
    SLICE_X63Y99         FDRE                                         r  Acc011/APD6_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.840    -0.833    Acc011/clk_out1
    SLICE_X63Y99         FDRE                                         r  Acc011/APD6_reg[29]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.200    -0.077    
    SLICE_X63Y99         FDRE (Hold_fdre_C_D)         0.071    -0.006    Acc011/APD6_reg[29]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.155    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.164ns (21.417%)  route 0.602ns (78.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.569    -0.595    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y98         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  Acc011/counter_ADP_6/counter_reg[26]/Q
                         net (fo=2, routed)           0.602     0.170    Acc011/counter_reg_5[26]
    SLICE_X63Y98         FDRE                                         r  Acc011/APD6_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.840    -0.833    Acc011/clk_out1
    SLICE_X63Y98         FDRE                                         r  Acc011/APD6_reg[26]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.200    -0.077    
    SLICE_X63Y98         FDRE (Hold_fdre_C_D)         0.078     0.001    Acc011/APD6_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.164ns (21.549%)  route 0.597ns (78.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.568    -0.596    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y95         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  Acc011/counter_ADP_6/counter_reg[15]/Q
                         net (fo=2, routed)           0.597     0.165    Acc011/counter_reg_5[15]
    SLICE_X68Y96         FDRE                                         r  Acc011/APD6_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.840    -0.833    Acc011/clk_out1
    SLICE_X68Y96         FDRE                                         r  Acc011/APD6_reg[15]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.200    -0.077    
    SLICE_X68Y96         FDRE (Hold_fdre_C_D)         0.070    -0.007    Acc011/APD6_reg[15]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.164ns (21.520%)  route 0.598ns (78.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.568    -0.596    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y95         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  Acc011/counter_ADP_6/counter_reg[14]/Q
                         net (fo=2, routed)           0.598     0.166    Acc011/counter_reg_5[14]
    SLICE_X69Y95         FDRE                                         r  Acc011/APD6_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.840    -0.833    Acc011/clk_out1
    SLICE_X69Y95         FDRE                                         r  Acc011/APD6_reg[14]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.200    -0.077    
    SLICE_X69Y95         FDRE (Hold_fdre_C_D)         0.070    -0.007    Acc011/APD6_reg[14]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.164ns (21.285%)  route 0.606ns (78.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.568    -0.596    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  Acc011/counter_ADP_6/counter_reg[16]/Q
                         net (fo=2, routed)           0.606     0.174    Acc011/counter_reg_5[16]
    SLICE_X67Y96         FDRE                                         r  Acc011/APD6_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.840    -0.833    Acc011/clk_out1
    SLICE_X67Y96         FDRE                                         r  Acc011/APD6_reg[16]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.200    -0.077    
    SLICE_X67Y96         FDRE (Hold_fdre_C_D)         0.078     0.001    Acc011/APD6_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/APD6_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.164ns (21.444%)  route 0.601ns (78.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.568    -0.596    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y94         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  Acc011/counter_ADP_6/counter_reg[11]/Q
                         net (fo=2, routed)           0.601     0.169    Acc011/counter_reg_5[11]
    SLICE_X63Y94         FDRE                                         r  Acc011/APD6_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.839    -0.834    Acc011/clk_out1
    SLICE_X63Y94         FDRE                                         r  Acc011/APD6_reg[11]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.200    -0.078    
    SLICE_X63Y94         FDRE (Hold_fdre_C_D)         0.071    -0.007    Acc011/APD6_reg[11]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.176    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :           86  Failing Endpoints,  Worst Slack       -1.208ns,  Total Violation      -23.041ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.208ns  (required time - arrival time)
  Source:                 control_parametros_1/dead_time_APD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/Pre002/o1/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 1.526ns (53.133%)  route 1.346ns (46.867%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 0.992 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.633    -0.907    control_parametros_1/clk_out1
    SLICE_X69Y94         FDRE                                         r  control_parametros_1/dead_time_APD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  control_parametros_1/dead_time_APD_reg[2]/Q
                         net (fo=14, routed)          0.667     0.217    control_parametros_1/dead_time_APD[2]
    SLICE_X69Y94         LUT4 (Prop_lut4_I0_O)        0.124     0.341 r  control_parametros_1/control1_carry_i_5__5/O
                         net (fo=1, routed)           0.000     0.341    Acc011/Pre002/o1/counter_reg[5]_1[1]
    SLICE_X69Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     0.981 r  Acc011/Pre002/o1/control1_carry/O[3]
                         net (fo=9, routed)           0.343     1.324    Acc011/Pre002/o1/O[0]
    SLICE_X71Y94         LUT2 (Prop_lut2_I1_O)        0.306     1.630 r  Acc011/Pre002/o1/counter[5]_i_1__5/O
                         net (fo=1, routed)           0.336     1.965    Acc011/Pre002/o1/counter[5]_i_1__5_n_0
    SLICE_X68Y94         FDRE                                         r  Acc011/Pre002/o1/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.512     0.992    Acc011/Pre002/o1/clk_out2
    SLICE_X68Y94         FDRE                                         r  Acc011/Pre002/o1/counter_reg[5]/C
                         clock pessimism              0.395     1.387    
                         clock uncertainty           -0.201     1.186    
    SLICE_X68Y94         FDRE (Setup_fdre_C_R)       -0.429     0.757    Acc011/Pre002/o1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.757    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                 -1.208    

Slack (VIOLATED) :        -0.580ns  (required time - arrival time)
  Source:                 Acc011/rsclr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.456ns (22.075%)  route 1.610ns (77.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 0.992 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.716    -0.824    Acc011/clk_out1
    SLICE_X73Y99         FDRE                                         r  Acc011/rsclr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  Acc011/rsclr_reg/Q
                         net (fo=224, routed)         1.610     1.242    Acc011/counter_ADP_6/rsclr
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.512     0.992    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[16]/C
                         clock pessimism              0.395     1.387    
                         clock uncertainty           -0.201     1.186    
    SLICE_X66Y96         FDRE (Setup_fdre_C_R)       -0.524     0.662    Acc011/counter_ADP_6/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                          -1.242    
  -------------------------------------------------------------------
                         slack                                 -0.580    

Slack (VIOLATED) :        -0.580ns  (required time - arrival time)
  Source:                 Acc011/rsclr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.456ns (22.075%)  route 1.610ns (77.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 0.992 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.716    -0.824    Acc011/clk_out1
    SLICE_X73Y99         FDRE                                         r  Acc011/rsclr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  Acc011/rsclr_reg/Q
                         net (fo=224, routed)         1.610     1.242    Acc011/counter_ADP_6/rsclr
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.512     0.992    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[17]/C
                         clock pessimism              0.395     1.387    
                         clock uncertainty           -0.201     1.186    
    SLICE_X66Y96         FDRE (Setup_fdre_C_R)       -0.524     0.662    Acc011/counter_ADP_6/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                          -1.242    
  -------------------------------------------------------------------
                         slack                                 -0.580    

Slack (VIOLATED) :        -0.580ns  (required time - arrival time)
  Source:                 Acc011/rsclr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.456ns (22.075%)  route 1.610ns (77.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 0.992 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.716    -0.824    Acc011/clk_out1
    SLICE_X73Y99         FDRE                                         r  Acc011/rsclr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  Acc011/rsclr_reg/Q
                         net (fo=224, routed)         1.610     1.242    Acc011/counter_ADP_6/rsclr
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.512     0.992    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[18]/C
                         clock pessimism              0.395     1.387    
                         clock uncertainty           -0.201     1.186    
    SLICE_X66Y96         FDRE (Setup_fdre_C_R)       -0.524     0.662    Acc011/counter_ADP_6/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                          -1.242    
  -------------------------------------------------------------------
                         slack                                 -0.580    

Slack (VIOLATED) :        -0.580ns  (required time - arrival time)
  Source:                 Acc011/rsclr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.456ns (22.075%)  route 1.610ns (77.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 0.992 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.716    -0.824    Acc011/clk_out1
    SLICE_X73Y99         FDRE                                         r  Acc011/rsclr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  Acc011/rsclr_reg/Q
                         net (fo=224, routed)         1.610     1.242    Acc011/counter_ADP_6/rsclr
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.512     0.992    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[19]/C
                         clock pessimism              0.395     1.387    
                         clock uncertainty           -0.201     1.186    
    SLICE_X66Y96         FDRE (Setup_fdre_C_R)       -0.524     0.662    Acc011/counter_ADP_6/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                          -1.242    
  -------------------------------------------------------------------
                         slack                                 -0.580    

Slack (VIOLATED) :        -0.559ns  (required time - arrival time)
  Source:                 control_parametros_1/dead_time_APD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/Pre002/o1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.684ns  (logic 1.526ns (56.865%)  route 1.158ns (43.135%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 0.992 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.633    -0.907    control_parametros_1/clk_out1
    SLICE_X69Y94         FDRE                                         r  control_parametros_1/dead_time_APD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  control_parametros_1/dead_time_APD_reg[2]/Q
                         net (fo=14, routed)          0.667     0.217    control_parametros_1/dead_time_APD[2]
    SLICE_X69Y94         LUT4 (Prop_lut4_I0_O)        0.124     0.341 r  control_parametros_1/control1_carry_i_5__5/O
                         net (fo=1, routed)           0.000     0.341    Acc011/Pre002/o1/counter_reg[5]_1[1]
    SLICE_X69Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     0.981 f  Acc011/Pre002/o1/control1_carry/O[3]
                         net (fo=9, routed)           0.490     1.471    Acc011/Pre002/o1/O[0]
    SLICE_X69Y93         LUT5 (Prop_lut5_I0_O)        0.306     1.777 r  Acc011/Pre002/o1/counter[3]_i_1__5/O
                         net (fo=1, routed)           0.000     1.777    Acc011/Pre002/o1/counter[3]_i_1__5_n_0
    SLICE_X69Y93         FDRE                                         r  Acc011/Pre002/o1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.512     0.992    Acc011/Pre002/o1/clk_out2
    SLICE_X69Y93         FDRE                                         r  Acc011/Pre002/o1/counter_reg[3]/C
                         clock pessimism              0.395     1.387    
                         clock uncertainty           -0.201     1.186    
    SLICE_X69Y93         FDRE (Setup_fdre_C_D)        0.031     1.217    Acc011/Pre002/o1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          1.217    
                         arrival time                          -1.777    
  -------------------------------------------------------------------
                         slack                                 -0.559    

Slack (VIOLATED) :        -0.557ns  (required time - arrival time)
  Source:                 control_parametros_1/dead_time_APD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/Pre002/o1/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 1.526ns (56.886%)  route 1.157ns (43.114%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 0.992 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.633    -0.907    control_parametros_1/clk_out1
    SLICE_X69Y94         FDRE                                         r  control_parametros_1/dead_time_APD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  control_parametros_1/dead_time_APD_reg[2]/Q
                         net (fo=14, routed)          0.667     0.217    control_parametros_1/dead_time_APD[2]
    SLICE_X69Y94         LUT4 (Prop_lut4_I0_O)        0.124     0.341 r  control_parametros_1/control1_carry_i_5__5/O
                         net (fo=1, routed)           0.000     0.341    Acc011/Pre002/o1/counter_reg[5]_1[1]
    SLICE_X69Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     0.981 f  Acc011/Pre002/o1/control1_carry/O[3]
                         net (fo=9, routed)           0.489     1.470    Acc011/Pre002/o1/O[0]
    SLICE_X69Y93         LUT3 (Prop_lut3_I0_O)        0.306     1.776 r  Acc011/Pre002/o1/counter[6]_i_1__5/O
                         net (fo=1, routed)           0.000     1.776    Acc011/Pre002/o1/counter[6]_i_1__5_n_0
    SLICE_X69Y93         FDRE                                         r  Acc011/Pre002/o1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.512     0.992    Acc011/Pre002/o1/clk_out2
    SLICE_X69Y93         FDRE                                         r  Acc011/Pre002/o1/counter_reg[6]/C
                         clock pessimism              0.395     1.387    
                         clock uncertainty           -0.201     1.186    
    SLICE_X69Y93         FDRE (Setup_fdre_C_D)        0.032     1.218    Acc011/Pre002/o1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          1.218    
                         arrival time                          -1.776    
  -------------------------------------------------------------------
                         slack                                 -0.557    

Slack (VIOLATED) :        -0.542ns  (required time - arrival time)
  Source:                 Acc011/rsclr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 0.456ns (22.469%)  route 1.573ns (77.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 0.993 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.716    -0.824    Acc011/clk_out1
    SLICE_X73Y99         FDRE                                         r  Acc011/rsclr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  Acc011/rsclr_reg/Q
                         net (fo=224, routed)         1.573     1.206    Acc011/counter_ADP_6/rsclr
    SLICE_X66Y99         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.513     0.993    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y99         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[28]/C
                         clock pessimism              0.395     1.388    
                         clock uncertainty           -0.201     1.187    
    SLICE_X66Y99         FDRE (Setup_fdre_C_R)       -0.524     0.663    Acc011/counter_ADP_6/counter_reg[28]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -1.206    
  -------------------------------------------------------------------
                         slack                                 -0.542    

Slack (VIOLATED) :        -0.542ns  (required time - arrival time)
  Source:                 Acc011/rsclr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 0.456ns (22.469%)  route 1.573ns (77.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 0.993 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.716    -0.824    Acc011/clk_out1
    SLICE_X73Y99         FDRE                                         r  Acc011/rsclr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  Acc011/rsclr_reg/Q
                         net (fo=224, routed)         1.573     1.206    Acc011/counter_ADP_6/rsclr
    SLICE_X66Y99         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.513     0.993    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y99         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[29]/C
                         clock pessimism              0.395     1.388    
                         clock uncertainty           -0.201     1.187    
    SLICE_X66Y99         FDRE (Setup_fdre_C_R)       -0.524     0.663    Acc011/counter_ADP_6/counter_reg[29]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -1.206    
  -------------------------------------------------------------------
                         slack                                 -0.542    

Slack (VIOLATED) :        -0.542ns  (required time - arrival time)
  Source:                 Acc011/rsclr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 0.456ns (22.469%)  route 1.573ns (77.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 0.993 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.716    -0.824    Acc011/clk_out1
    SLICE_X73Y99         FDRE                                         r  Acc011/rsclr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  Acc011/rsclr_reg/Q
                         net (fo=224, routed)         1.573     1.206    Acc011/counter_ADP_6/rsclr
    SLICE_X66Y99         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.513     0.993    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y99         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[30]/C
                         clock pessimism              0.395     1.388    
                         clock uncertainty           -0.201     1.187    
    SLICE_X66Y99         FDRE (Setup_fdre_C_R)       -0.524     0.663    Acc011/counter_ADP_6/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -1.206    
  -------------------------------------------------------------------
                         slack                                 -0.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 control_parametros_1/delay_ID220_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/ID220_0/delay_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.141ns (20.412%)  route 0.550ns (79.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.607    -0.557    control_parametros_1/clk_out1
    SLICE_X85Y97         FDRE                                         r  control_parametros_1/delay_ID220_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  control_parametros_1/delay_ID220_reg[23]/Q
                         net (fo=1, routed)           0.550     0.134    Acc011/ID220_0/delay_reg_reg[31]_0[23]
    SLICE_X73Y96         FDRE                                         r  Acc011/ID220_0/delay_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.867    -0.806    Acc011/ID220_0/clk_out2
    SLICE_X73Y96         FDRE                                         r  Acc011/ID220_0/delay_reg_reg[23]/C
                         clock pessimism              0.557    -0.250    
                         clock uncertainty            0.201    -0.049    
    SLICE_X73Y96         FDRE (Hold_fdre_C_D)         0.055     0.006    Acc011/ID220_0/delay_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 control_parametros_1/dead_time_APD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/Pre002/o1/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.445ns (60.078%)  route 0.296ns (39.922%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.568    -0.596    control_parametros_1/clk_out1
    SLICE_X69Y94         FDRE                                         r  control_parametros_1/dead_time_APD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  control_parametros_1/dead_time_APD_reg[0]/Q
                         net (fo=14, routed)          0.150    -0.305    control_parametros_1/dead_time_APD[0]
    SLICE_X69Y94         LUT4 (Prop_lut4_I0_O)        0.048    -0.257 r  control_parametros_1/control1_carry_i_3__5/O
                         net (fo=1, routed)           0.000    -0.257    Acc011/Pre002/o1/counter_reg[5]_0[0]
    SLICE_X69Y94         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.146    -0.111 f  Acc011/Pre002/o1/control1_carry/O[3]
                         net (fo=9, routed)           0.145     0.034    Acc011/Pre002/o1/O[0]
    SLICE_X71Y93         LUT4 (Prop_lut4_I0_O)        0.110     0.144 r  Acc011/Pre002/o1/counter[2]_i_1__5/O
                         net (fo=1, routed)           0.000     0.144    Acc011/Pre002/o1/counter[2]_i_1__5_n_0
    SLICE_X71Y93         FDRE                                         r  Acc011/Pre002/o1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.840    -0.833    Acc011/Pre002/o1/clk_out2
    SLICE_X71Y93         FDRE                                         r  Acc011/Pre002/o1/counter_reg[2]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.201    -0.076    
    SLICE_X71Y93         FDRE (Hold_fdre_C_D)         0.092     0.016    Acc011/Pre002/o1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/en_count_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.186ns (29.118%)  route 0.453ns (70.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.567    -0.597    controlPhase_Trigger1/clk_out1
    SLICE_X71Y92         FDRE                                         r  controlPhase_Trigger1/en_count_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  controlPhase_Trigger1/en_count_reg/Q
                         net (fo=8, routed)           0.290    -0.166    Acc011/ID220_0/EnAcc
    SLICE_X70Y97         LUT3 (Prop_lut3_I1_O)        0.045    -0.121 r  Acc011/ID220_0/counter[0]_i_1__5/O
                         net (fo=32, routed)          0.162     0.041    Acc011/counter_ADP_6/counter_reg[0]_0
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.841    -0.832    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[20]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.201    -0.075    
    SLICE_X66Y97         FDRE (Hold_fdre_C_CE)       -0.016    -0.091    Acc011/counter_ADP_6/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/en_count_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.186ns (29.118%)  route 0.453ns (70.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.567    -0.597    controlPhase_Trigger1/clk_out1
    SLICE_X71Y92         FDRE                                         r  controlPhase_Trigger1/en_count_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  controlPhase_Trigger1/en_count_reg/Q
                         net (fo=8, routed)           0.290    -0.166    Acc011/ID220_0/EnAcc
    SLICE_X70Y97         LUT3 (Prop_lut3_I1_O)        0.045    -0.121 r  Acc011/ID220_0/counter[0]_i_1__5/O
                         net (fo=32, routed)          0.162     0.041    Acc011/counter_ADP_6/counter_reg[0]_0
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.841    -0.832    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[21]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.201    -0.075    
    SLICE_X66Y97         FDRE (Hold_fdre_C_CE)       -0.016    -0.091    Acc011/counter_ADP_6/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/en_count_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.186ns (29.118%)  route 0.453ns (70.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.567    -0.597    controlPhase_Trigger1/clk_out1
    SLICE_X71Y92         FDRE                                         r  controlPhase_Trigger1/en_count_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  controlPhase_Trigger1/en_count_reg/Q
                         net (fo=8, routed)           0.290    -0.166    Acc011/ID220_0/EnAcc
    SLICE_X70Y97         LUT3 (Prop_lut3_I1_O)        0.045    -0.121 r  Acc011/ID220_0/counter[0]_i_1__5/O
                         net (fo=32, routed)          0.162     0.041    Acc011/counter_ADP_6/counter_reg[0]_0
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.841    -0.832    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[22]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.201    -0.075    
    SLICE_X66Y97         FDRE (Hold_fdre_C_CE)       -0.016    -0.091    Acc011/counter_ADP_6/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/en_count_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.186ns (29.118%)  route 0.453ns (70.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.567    -0.597    controlPhase_Trigger1/clk_out1
    SLICE_X71Y92         FDRE                                         r  controlPhase_Trigger1/en_count_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  controlPhase_Trigger1/en_count_reg/Q
                         net (fo=8, routed)           0.290    -0.166    Acc011/ID220_0/EnAcc
    SLICE_X70Y97         LUT3 (Prop_lut3_I1_O)        0.045    -0.121 r  Acc011/ID220_0/counter[0]_i_1__5/O
                         net (fo=32, routed)          0.162     0.041    Acc011/counter_ADP_6/counter_reg[0]_0
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.841    -0.832    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[23]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.201    -0.075    
    SLICE_X66Y97         FDRE (Hold_fdre_C_CE)       -0.016    -0.091    Acc011/counter_ADP_6/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 control_parametros_1/delay_ID220_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/ID220_0/delay_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.141ns (19.959%)  route 0.565ns (80.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.607    -0.557    control_parametros_1/clk_out1
    SLICE_X89Y94         FDRE                                         r  control_parametros_1/delay_ID220_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  control_parametros_1/delay_ID220_reg[11]/Q
                         net (fo=1, routed)           0.565     0.149    Acc011/ID220_0/delay_reg_reg[31]_0[11]
    SLICE_X73Y95         FDRE                                         r  Acc011/ID220_0/delay_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.867    -0.806    Acc011/ID220_0/clk_out2
    SLICE_X73Y95         FDRE                                         r  Acc011/ID220_0/delay_reg_reg[11]/C
                         clock pessimism              0.557    -0.250    
                         clock uncertainty            0.201    -0.049    
    SLICE_X73Y95         FDRE (Hold_fdre_C_D)         0.061     0.012    Acc011/ID220_0/delay_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 control_parametros_1/delay_ID220_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/ID220_0/delay_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.128ns (19.554%)  route 0.527ns (80.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.607    -0.557    control_parametros_1/clk_out1
    SLICE_X89Y94         FDRE                                         r  control_parametros_1/delay_ID220_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y94         FDRE (Prop_fdre_C_Q)         0.128    -0.429 r  control_parametros_1/delay_ID220_reg[3]/Q
                         net (fo=1, routed)           0.527     0.097    Acc011/ID220_0/delay_reg_reg[31]_0[3]
    SLICE_X73Y94         FDRE                                         r  Acc011/ID220_0/delay_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.867    -0.806    Acc011/ID220_0/clk_out2
    SLICE_X73Y94         FDRE                                         r  Acc011/ID220_0/delay_reg_reg[3]/C
                         clock pessimism              0.557    -0.250    
                         clock uncertainty            0.201    -0.049    
    SLICE_X73Y94         FDRE (Hold_fdre_C_D)         0.007    -0.042    Acc011/ID220_0/delay_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 Acc011/rsclr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.141ns (21.935%)  route 0.502ns (78.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.596    -0.568    Acc011/clk_out1
    SLICE_X73Y99         FDRE                                         r  Acc011/rsclr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Acc011/rsclr_reg/Q
                         net (fo=224, routed)         0.502     0.075    Acc011/counter_ADP_6/rsclr
    SLICE_X66Y98         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.841    -0.832    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y98         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[24]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.201    -0.075    
    SLICE_X66Y98         FDRE (Hold_fdre_C_R)         0.009    -0.066    Acc011/counter_ADP_6/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 Acc011/rsclr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.141ns (21.935%)  route 0.502ns (78.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.596    -0.568    Acc011/clk_out1
    SLICE_X73Y99         FDRE                                         r  Acc011/rsclr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Acc011/rsclr_reg/Q
                         net (fo=224, routed)         0.502     0.075    Acc011/counter_ADP_6/rsclr
    SLICE_X66Y98         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.841    -0.832    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y98         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[25]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.201    -0.075    
    SLICE_X66Y98         FDRE (Hold_fdre_C_R)         0.009    -0.066    Acc011/counter_ADP_6/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.141    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :           65  Failing Endpoints,  Worst Slack       -1.508ns,  Total Violation      -52.152ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.508ns  (required time - arrival time)
  Source:                 Acc011/ID220_0/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/ID220_0/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 1.333ns (35.282%)  route 2.445ns (64.718%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 1.074 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    -0.840    Acc011/ID220_0/clk_out2
    SLICE_X72Y100        FDRE                                         r  Acc011/ID220_0/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.384 r  Acc011/ID220_0/count_reg[14]/Q
                         net (fo=5, routed)           1.050     0.666    Acc011/ID220_0/count_reg_n_0_[14]
    SLICE_X72Y95         LUT4 (Prop_lut4_I1_O)        0.124     0.790 r  Acc011/ID220_0/count1__15_carry__0_i_5/O
                         net (fo=1, routed)           0.000     0.790    Acc011/ID220_0/count1__15_carry__0_i_5_n_0
    SLICE_X72Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.191 r  Acc011/ID220_0/count1__15_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.191    Acc011/ID220_0/count1__15_carry__0_n_0
    SLICE_X72Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.305 r  Acc011/ID220_0/count1__15_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.305    Acc011/ID220_0/count1__15_carry__1_n_0
    SLICE_X72Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.419 r  Acc011/ID220_0/count1__15_carry__2/CO[3]
                         net (fo=36, routed)          1.055     2.473    Acc011/ID220_0/p_0_in__6
    SLICE_X75Y93         LUT5 (Prop_lut5_I0_O)        0.124     2.597 r  Acc011/ID220_0/count[1]_i_1/O
                         net (fo=1, routed)           0.341     2.938    Acc011/ID220_0/count[1]_i_1_n_0
    SLICE_X73Y92         FDRE                                         r  Acc011/ID220_0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.594     1.074    Acc011/ID220_0/clk_out2
    SLICE_X73Y92         FDRE                                         r  Acc011/ID220_0/count_reg[1]/C
                         clock pessimism              0.480     1.554    
                         clock uncertainty           -0.066     1.488    
    SLICE_X73Y92         FDRE (Setup_fdre_C_D)       -0.058     1.430    Acc011/ID220_0/count_reg[1]
  -------------------------------------------------------------------
                         required time                          1.430    
                         arrival time                          -2.938    
  -------------------------------------------------------------------
                         slack                                 -1.508    

Slack (VIOLATED) :        -1.357ns  (required time - arrival time)
  Source:                 Acc011/ID220_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/ID220_0/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 1.568ns (42.577%)  route 2.115ns (57.423%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 1.059 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.717    -0.823    Acc011/ID220_0/clk_out2
    SLICE_X75Y93         FDRE                                         r  Acc011/ID220_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  Acc011/ID220_0/count_reg[0]/Q
                         net (fo=6, routed)           0.870     0.503    Acc011/ID220_0/count_reg_n_0_[0]
    SLICE_X74Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.627 r  Acc011/ID220_0/count1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.627    Acc011/ID220_0/count1_carry_i_8_n_0
    SLICE_X74Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.140 r  Acc011/ID220_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.140    Acc011/ID220_0/count1_carry_n_0
    SLICE_X74Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.257 r  Acc011/ID220_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.257    Acc011/ID220_0/count1_carry__0_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.374 r  Acc011/ID220_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.374    Acc011/ID220_0/count1_carry__1_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.491 r  Acc011/ID220_0/count1_carry__2/CO[3]
                         net (fo=36, routed)          1.245     2.736    Acc011/ID220_0/count1_carry__2_n_0
    SLICE_X72Y100        LUT5 (Prop_lut5_I2_O)        0.124     2.860 r  Acc011/ID220_0/count[14]_i_1/O
                         net (fo=1, routed)           0.000     2.860    Acc011/ID220_0/count[14]_i_1_n_0
    SLICE_X72Y100        FDRE                                         r  Acc011/ID220_0/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.580     1.059    Acc011/ID220_0/clk_out2
    SLICE_X72Y100        FDRE                                         r  Acc011/ID220_0/count_reg[14]/C
                         clock pessimism              0.480     1.540    
                         clock uncertainty           -0.066     1.474    
    SLICE_X72Y100        FDRE (Setup_fdre_C_D)        0.029     1.503    Acc011/ID220_0/count_reg[14]
  -------------------------------------------------------------------
                         required time                          1.503    
                         arrival time                          -2.860    
  -------------------------------------------------------------------
                         slack                                 -1.357    

Slack (VIOLATED) :        -1.346ns  (required time - arrival time)
  Source:                 Acc011/ID220_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/ID220_0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 1.568ns (41.615%)  route 2.200ns (58.385%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 1.075 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.717    -0.823    Acc011/ID220_0/clk_out2
    SLICE_X75Y93         FDRE                                         r  Acc011/ID220_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  Acc011/ID220_0/count_reg[0]/Q
                         net (fo=6, routed)           0.870     0.503    Acc011/ID220_0/count_reg_n_0_[0]
    SLICE_X74Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.627 r  Acc011/ID220_0/count1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.627    Acc011/ID220_0/count1_carry_i_8_n_0
    SLICE_X74Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.140 r  Acc011/ID220_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.140    Acc011/ID220_0/count1_carry_n_0
    SLICE_X74Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.257 r  Acc011/ID220_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.257    Acc011/ID220_0/count1_carry__0_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.374 r  Acc011/ID220_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.374    Acc011/ID220_0/count1_carry__1_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.491 r  Acc011/ID220_0/count1_carry__2/CO[3]
                         net (fo=36, routed)          1.330     2.821    Acc011/ID220_0/count1_carry__2_n_0
    SLICE_X72Y93         LUT5 (Prop_lut5_I2_O)        0.124     2.945 r  Acc011/ID220_0/count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.945    Acc011/ID220_0/count[3]_i_1_n_0
    SLICE_X72Y93         FDRE                                         r  Acc011/ID220_0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.595     1.075    Acc011/ID220_0/clk_out2
    SLICE_X72Y93         FDRE                                         r  Acc011/ID220_0/count_reg[3]/C
                         clock pessimism              0.559     1.634    
                         clock uncertainty           -0.066     1.568    
    SLICE_X72Y93         FDRE (Setup_fdre_C_D)        0.031     1.599    Acc011/ID220_0/count_reg[3]
  -------------------------------------------------------------------
                         required time                          1.599    
                         arrival time                          -2.945    
  -------------------------------------------------------------------
                         slack                                 -1.346    

Slack (VIOLATED) :        -1.330ns  (required time - arrival time)
  Source:                 Acc011/ID220_0/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/ID220_0/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.693ns  (logic 1.333ns (36.096%)  route 2.360ns (63.904%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 1.076 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    -0.840    Acc011/ID220_0/clk_out2
    SLICE_X72Y100        FDRE                                         r  Acc011/ID220_0/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.384 r  Acc011/ID220_0/count_reg[14]/Q
                         net (fo=5, routed)           1.050     0.666    Acc011/ID220_0/count_reg_n_0_[14]
    SLICE_X72Y95         LUT4 (Prop_lut4_I1_O)        0.124     0.790 r  Acc011/ID220_0/count1__15_carry__0_i_5/O
                         net (fo=1, routed)           0.000     0.790    Acc011/ID220_0/count1__15_carry__0_i_5_n_0
    SLICE_X72Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.191 r  Acc011/ID220_0/count1__15_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.191    Acc011/ID220_0/count1__15_carry__0_n_0
    SLICE_X72Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.305 r  Acc011/ID220_0/count1__15_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.305    Acc011/ID220_0/count1__15_carry__1_n_0
    SLICE_X72Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.419 r  Acc011/ID220_0/count1__15_carry__2/CO[3]
                         net (fo=36, routed)          1.310     2.729    Acc011/ID220_0/p_0_in__6
    SLICE_X72Y99         LUT5 (Prop_lut5_I0_O)        0.124     2.853 r  Acc011/ID220_0/count[30]_i_1/O
                         net (fo=1, routed)           0.000     2.853    Acc011/ID220_0/count[30]_i_1_n_0
    SLICE_X72Y99         FDRE                                         r  Acc011/ID220_0/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.596     1.076    Acc011/ID220_0/clk_out2
    SLICE_X72Y99         FDRE                                         r  Acc011/ID220_0/count_reg[30]/C
                         clock pessimism              0.480     1.556    
                         clock uncertainty           -0.066     1.490    
    SLICE_X72Y99         FDRE (Setup_fdre_C_D)        0.032     1.522    Acc011/ID220_0/count_reg[30]
  -------------------------------------------------------------------
                         required time                          1.522    
                         arrival time                          -2.853    
  -------------------------------------------------------------------
                         slack                                 -1.330    

Slack (VIOLATED) :        -1.261ns  (required time - arrival time)
  Source:                 Acc011/ID220_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/ID220_0/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 1.568ns (42.392%)  route 2.131ns (57.608%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 1.077 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.717    -0.823    Acc011/ID220_0/clk_out2
    SLICE_X75Y93         FDRE                                         r  Acc011/ID220_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  Acc011/ID220_0/count_reg[0]/Q
                         net (fo=6, routed)           0.870     0.503    Acc011/ID220_0/count_reg_n_0_[0]
    SLICE_X74Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.627 r  Acc011/ID220_0/count1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.627    Acc011/ID220_0/count1_carry_i_8_n_0
    SLICE_X74Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.140 r  Acc011/ID220_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.140    Acc011/ID220_0/count1_carry_n_0
    SLICE_X74Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.257 r  Acc011/ID220_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.257    Acc011/ID220_0/count1_carry__0_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.374 r  Acc011/ID220_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.374    Acc011/ID220_0/count1_carry__1_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.491 r  Acc011/ID220_0/count1_carry__2/CO[3]
                         net (fo=36, routed)          1.261     2.752    Acc011/ID220_0/count1_carry__2_n_0
    SLICE_X75Y95         LUT5 (Prop_lut5_I2_O)        0.124     2.876 r  Acc011/ID220_0/count[9]_i_1/O
                         net (fo=1, routed)           0.000     2.876    Acc011/ID220_0/count[9]_i_1_n_0
    SLICE_X75Y95         FDRE                                         r  Acc011/ID220_0/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.597     1.077    Acc011/ID220_0/clk_out2
    SLICE_X75Y95         FDRE                                         r  Acc011/ID220_0/count_reg[9]/C
                         clock pessimism              0.575     1.652    
                         clock uncertainty           -0.066     1.586    
    SLICE_X75Y95         FDRE (Setup_fdre_C_D)        0.029     1.615    Acc011/ID220_0/count_reg[9]
  -------------------------------------------------------------------
                         required time                          1.615    
                         arrival time                          -2.876    
  -------------------------------------------------------------------
                         slack                                 -1.261    

Slack (VIOLATED) :        -1.259ns  (required time - arrival time)
  Source:                 Acc011/ID220_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/ID220_0/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 1.568ns (42.392%)  route 2.131ns (57.608%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 1.077 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.717    -0.823    Acc011/ID220_0/clk_out2
    SLICE_X75Y93         FDRE                                         r  Acc011/ID220_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  Acc011/ID220_0/count_reg[0]/Q
                         net (fo=6, routed)           0.870     0.503    Acc011/ID220_0/count_reg_n_0_[0]
    SLICE_X74Y94         LUT4 (Prop_lut4_I1_O)        0.124     0.627 r  Acc011/ID220_0/count1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.627    Acc011/ID220_0/count1_carry_i_8_n_0
    SLICE_X74Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.140 r  Acc011/ID220_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.140    Acc011/ID220_0/count1_carry_n_0
    SLICE_X74Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.257 r  Acc011/ID220_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.257    Acc011/ID220_0/count1_carry__0_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.374 r  Acc011/ID220_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.374    Acc011/ID220_0/count1_carry__1_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.491 r  Acc011/ID220_0/count1_carry__2/CO[3]
                         net (fo=36, routed)          1.261     2.752    Acc011/ID220_0/count1_carry__2_n_0
    SLICE_X75Y95         LUT5 (Prop_lut5_I2_O)        0.124     2.876 r  Acc011/ID220_0/count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.876    Acc011/ID220_0/count[5]_i_1_n_0
    SLICE_X75Y95         FDRE                                         r  Acc011/ID220_0/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.597     1.077    Acc011/ID220_0/clk_out2
    SLICE_X75Y95         FDRE                                         r  Acc011/ID220_0/count_reg[5]/C
                         clock pessimism              0.575     1.652    
                         clock uncertainty           -0.066     1.586    
    SLICE_X75Y95         FDRE (Setup_fdre_C_D)        0.031     1.617    Acc011/ID220_0/count_reg[5]
  -------------------------------------------------------------------
                         required time                          1.617    
                         arrival time                          -2.876    
  -------------------------------------------------------------------
                         slack                                 -1.259    

Slack (VIOLATED) :        -1.247ns  (required time - arrival time)
  Source:                 Acc011/ID220_0/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/ID220_0/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.659ns  (logic 1.333ns (36.435%)  route 2.326ns (63.565%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 1.078 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    -0.840    Acc011/ID220_0/clk_out2
    SLICE_X72Y100        FDRE                                         r  Acc011/ID220_0/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.384 r  Acc011/ID220_0/count_reg[14]/Q
                         net (fo=5, routed)           1.050     0.666    Acc011/ID220_0/count_reg_n_0_[14]
    SLICE_X72Y95         LUT4 (Prop_lut4_I1_O)        0.124     0.790 r  Acc011/ID220_0/count1__15_carry__0_i_5/O
                         net (fo=1, routed)           0.000     0.790    Acc011/ID220_0/count1__15_carry__0_i_5_n_0
    SLICE_X72Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.191 r  Acc011/ID220_0/count1__15_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.191    Acc011/ID220_0/count1__15_carry__0_n_0
    SLICE_X72Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.305 r  Acc011/ID220_0/count1__15_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.305    Acc011/ID220_0/count1__15_carry__1_n_0
    SLICE_X72Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.419 r  Acc011/ID220_0/count1__15_carry__2/CO[3]
                         net (fo=36, routed)          1.276     2.695    Acc011/ID220_0/p_0_in__6
    SLICE_X74Y98         LUT5 (Prop_lut5_I0_O)        0.124     2.819 r  Acc011/ID220_0/count[28]_i_1/O
                         net (fo=1, routed)           0.000     2.819    Acc011/ID220_0/count[28]_i_1_n_0
    SLICE_X74Y98         FDRE                                         r  Acc011/ID220_0/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.598     1.078    Acc011/ID220_0/clk_out2
    SLICE_X74Y98         FDRE                                         r  Acc011/ID220_0/count_reg[28]/C
                         clock pessimism              0.480     1.558    
                         clock uncertainty           -0.066     1.492    
    SLICE_X74Y98         FDRE (Setup_fdre_C_D)        0.079     1.571    Acc011/ID220_0/count_reg[28]
  -------------------------------------------------------------------
                         required time                          1.571    
                         arrival time                          -2.819    
  -------------------------------------------------------------------
                         slack                                 -1.247    

Slack (VIOLATED) :        -1.230ns  (required time - arrival time)
  Source:                 Acc011/ID220_0/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/ID220_0/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 1.333ns (36.605%)  route 2.309ns (63.395%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 1.078 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    -0.840    Acc011/ID220_0/clk_out2
    SLICE_X72Y100        FDRE                                         r  Acc011/ID220_0/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.384 r  Acc011/ID220_0/count_reg[14]/Q
                         net (fo=5, routed)           1.050     0.666    Acc011/ID220_0/count_reg_n_0_[14]
    SLICE_X72Y95         LUT4 (Prop_lut4_I1_O)        0.124     0.790 r  Acc011/ID220_0/count1__15_carry__0_i_5/O
                         net (fo=1, routed)           0.000     0.790    Acc011/ID220_0/count1__15_carry__0_i_5_n_0
    SLICE_X72Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.191 r  Acc011/ID220_0/count1__15_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.191    Acc011/ID220_0/count1__15_carry__0_n_0
    SLICE_X72Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.305 r  Acc011/ID220_0/count1__15_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.305    Acc011/ID220_0/count1__15_carry__1_n_0
    SLICE_X72Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.419 r  Acc011/ID220_0/count1__15_carry__2/CO[3]
                         net (fo=36, routed)          1.259     2.678    Acc011/ID220_0/p_0_in__6
    SLICE_X74Y98         LUT5 (Prop_lut5_I0_O)        0.124     2.802 r  Acc011/ID220_0/count[23]_i_1/O
                         net (fo=1, routed)           0.000     2.802    Acc011/ID220_0/count[23]_i_1_n_0
    SLICE_X74Y98         FDRE                                         r  Acc011/ID220_0/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.598     1.078    Acc011/ID220_0/clk_out2
    SLICE_X74Y98         FDRE                                         r  Acc011/ID220_0/count_reg[23]/C
                         clock pessimism              0.480     1.558    
                         clock uncertainty           -0.066     1.492    
    SLICE_X74Y98         FDRE (Setup_fdre_C_D)        0.079     1.571    Acc011/ID220_0/count_reg[23]
  -------------------------------------------------------------------
                         required time                          1.571    
                         arrival time                          -2.802    
  -------------------------------------------------------------------
                         slack                                 -1.230    

Slack (VIOLATED) :        -1.230ns  (required time - arrival time)
  Source:                 Acc011/ID220_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/ID220_0/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 2.337ns (64.771%)  route 1.271ns (35.229%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 1.061 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.714    -0.826    Acc011/ID220_0/clk_out2
    SLICE_X73Y92         FDRE                                         r  Acc011/ID220_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  Acc011/ID220_0/count_reg[1]/Q
                         net (fo=5, routed)           0.664     0.294    Acc011/ID220_0/count_reg_n_0_[1]
    SLICE_X73Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.950 r  Acc011/ID220_0/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.950    Acc011/ID220_0/count_reg[4]_i_2_n_0
    SLICE_X73Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.064 r  Acc011/ID220_0/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.064    Acc011/ID220_0/count_reg[8]_i_2_n_0
    SLICE_X73Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.178 r  Acc011/ID220_0/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.178    Acc011/ID220_0/count_reg[12]_i_2_n_0
    SLICE_X73Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.292 r  Acc011/ID220_0/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.292    Acc011/ID220_0/count_reg[16]_i_2_n_0
    SLICE_X73Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  Acc011/ID220_0/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.406    Acc011/ID220_0/count_reg[20]_i_2_n_0
    SLICE_X73Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  Acc011/ID220_0/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.520    Acc011/ID220_0/count_reg[24]_i_2_n_0
    SLICE_X73Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  Acc011/ID220_0/count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.635    Acc011/ID220_0/count_reg[28]_i_2_n_0
    SLICE_X73Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.874 r  Acc011/ID220_0/count_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.606     2.480    Acc011/ID220_0/count_reg[31]_i_2_n_5
    SLICE_X74Y100        LUT5 (Prop_lut5_I3_O)        0.302     2.782 r  Acc011/ID220_0/count[31]_i_1/O
                         net (fo=1, routed)           0.000     2.782    Acc011/ID220_0/count[31]_i_1_n_0
    SLICE_X74Y100        FDRE                                         r  Acc011/ID220_0/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.582     1.061    Acc011/ID220_0/clk_out2
    SLICE_X74Y100        FDRE                                         r  Acc011/ID220_0/count_reg[31]/C
                         clock pessimism              0.480     1.542    
                         clock uncertainty           -0.066     1.476    
    SLICE_X74Y100        FDRE (Setup_fdre_C_D)        0.077     1.553    Acc011/ID220_0/count_reg[31]
  -------------------------------------------------------------------
                         required time                          1.553    
                         arrival time                          -2.782    
  -------------------------------------------------------------------
                         slack                                 -1.230    

Slack (VIOLATED) :        -1.228ns  (required time - arrival time)
  Source:                 Acc011/ID220_0/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/ID220_0/gate_ID220_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 1.333ns (38.020%)  route 2.173ns (61.980%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 0.993 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.700    -0.840    Acc011/ID220_0/clk_out2
    SLICE_X72Y100        FDRE                                         r  Acc011/ID220_0/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.384 r  Acc011/ID220_0/count_reg[14]/Q
                         net (fo=5, routed)           1.050     0.666    Acc011/ID220_0/count_reg_n_0_[14]
    SLICE_X72Y95         LUT4 (Prop_lut4_I1_O)        0.124     0.790 r  Acc011/ID220_0/count1__15_carry__0_i_5/O
                         net (fo=1, routed)           0.000     0.790    Acc011/ID220_0/count1__15_carry__0_i_5_n_0
    SLICE_X72Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.191 r  Acc011/ID220_0/count1__15_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.191    Acc011/ID220_0/count1__15_carry__0_n_0
    SLICE_X72Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.305 r  Acc011/ID220_0/count1__15_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.305    Acc011/ID220_0/count1__15_carry__1_n_0
    SLICE_X72Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.419 f  Acc011/ID220_0/count1__15_carry__2/CO[3]
                         net (fo=36, routed)          1.123     2.542    Acc011/ID220_0/p_0_in__6
    SLICE_X71Y97         LUT5 (Prop_lut5_I0_O)        0.124     2.666 r  Acc011/ID220_0/gate_ID220_i_1/O
                         net (fo=1, routed)           0.000     2.666    Acc011/ID220_0/gate_ID220_i_1_n_0
    SLICE_X71Y97         FDRE                                         r  Acc011/ID220_0/gate_ID220_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.513     0.993    Acc011/ID220_0/clk_out2
    SLICE_X71Y97         FDRE                                         r  Acc011/ID220_0/gate_ID220_reg/C
                         clock pessimism              0.480     1.473    
                         clock uncertainty           -0.066     1.407    
    SLICE_X71Y97         FDRE (Setup_fdre_C_D)        0.031     1.438    Acc011/ID220_0/gate_ID220_reg
  -------------------------------------------------------------------
                         required time                          1.438    
                         arrival time                          -2.666    
  -------------------------------------------------------------------
                         slack                                 -1.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Acc011/ID220_0/o1/monitor_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/ID220_0/o1/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.598    -0.566    Acc011/ID220_0/o1/clk_out2
    SLICE_X75Y99         FDRE                                         r  Acc011/ID220_0/o1/monitor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  Acc011/ID220_0/o1/monitor_reg[0]/Q
                         net (fo=2, routed)           0.069    -0.370    Acc011/ID220_0/o1/monitor[0]
    SLICE_X75Y99         LUT2 (Prop_lut2_I0_O)        0.099    -0.271 r  Acc011/ID220_0/o1/trigger_i_1/O
                         net (fo=1, routed)           0.000    -0.271    Acc011/ID220_0/o1/trigger_i_1_n_0
    SLICE_X75Y99         FDRE                                         r  Acc011/ID220_0/o1/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.871    -0.802    Acc011/ID220_0/o1/clk_out2
    SLICE_X75Y99         FDRE                                         r  Acc011/ID220_0/o1/trigger_reg/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.066    -0.500    
    SLICE_X75Y99         FDRE (Hold_fdre_C_D)         0.091    -0.409    Acc011/ID220_0/o1/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 Acc011/Pre002/o1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/Pre002/o1/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.950%)  route 0.152ns (45.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.568    -0.596    Acc011/Pre002/o1/clk_out2
    SLICE_X67Y94         FDRE                                         r  Acc011/Pre002/o1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Acc011/Pre002/o1/counter_reg[0]/Q
                         net (fo=7, routed)           0.152    -0.303    Acc011/Pre002/o1/counter_reg[7]_0[0]
    SLICE_X68Y94         LUT6 (Prop_lut6_I2_O)        0.045    -0.258 r  Acc011/Pre002/o1/counter[5]_i_2__5/O
                         net (fo=1, routed)           0.000    -0.258    Acc011/Pre002/o1/p_0_in__5[5]
    SLICE_X68Y94         FDRE                                         r  Acc011/Pre002/o1/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.840    -0.833    Acc011/Pre002/o1/clk_out2
    SLICE_X68Y94         FDRE                                         r  Acc011/Pre002/o1/counter_reg[5]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.066    -0.492    
    SLICE_X68Y94         FDRE (Hold_fdre_C_D)         0.091    -0.401    Acc011/Pre002/o1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Acc011/Pre002/o1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/Pre002/o1/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.737%)  route 0.147ns (41.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.568    -0.596    Acc011/Pre002/o1/clk_out2
    SLICE_X70Y93         FDRE                                         r  Acc011/Pre002/o1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.432 f  Acc011/Pre002/o1/count_reg[1]/Q
                         net (fo=4, routed)           0.147    -0.285    Acc011/Pre002/o1/count[1]
    SLICE_X70Y93         LUT3 (Prop_lut3_I0_O)        0.045    -0.240 r  Acc011/Pre002/o1/out_i_1__5/O
                         net (fo=1, routed)           0.000    -0.240    Acc011/Pre002/o1/out_i_1__5_n_0
    SLICE_X70Y93         FDRE                                         r  Acc011/Pre002/o1/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.840    -0.833    Acc011/Pre002/o1/clk_out2
    SLICE_X70Y93         FDRE                                         r  Acc011/Pre002/o1/out_reg/C
                         clock pessimism              0.237    -0.596    
                         clock uncertainty            0.066    -0.530    
    SLICE_X70Y93         FDRE (Hold_fdre_C_D)         0.121    -0.409    Acc011/Pre002/o1/out_reg
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Acc011/Pre002/o1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/Pre002/o1/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.409%)  route 0.149ns (41.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.568    -0.596    Acc011/Pre002/o1/clk_out2
    SLICE_X70Y93         FDRE                                         r  Acc011/Pre002/o1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  Acc011/Pre002/o1/count_reg[1]/Q
                         net (fo=4, routed)           0.149    -0.283    Acc011/Pre002/o1/count[1]
    SLICE_X70Y93         LUT3 (Prop_lut3_I2_O)        0.045    -0.238 r  Acc011/Pre002/o1/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    Acc011/Pre002/o1/count[1]_i_1_n_0
    SLICE_X70Y93         FDRE                                         r  Acc011/Pre002/o1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.840    -0.833    Acc011/Pre002/o1/clk_out2
    SLICE_X70Y93         FDRE                                         r  Acc011/Pre002/o1/count_reg[1]/C
                         clock pessimism              0.237    -0.596    
                         clock uncertainty            0.066    -0.530    
    SLICE_X70Y93         FDRE (Hold_fdre_C_D)         0.121    -0.409    Acc011/Pre002/o1/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Acc011/Pre002/o1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/Pre002/o1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.534%)  route 0.168ns (47.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.568    -0.596    Acc011/Pre002/o1/clk_out2
    SLICE_X69Y93         FDRE                                         r  Acc011/Pre002/o1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Acc011/Pre002/o1/counter_reg[1]/Q
                         net (fo=6, routed)           0.168    -0.287    Acc011/Pre002/o1/counter_reg_n_0_[1]
    SLICE_X69Y93         LUT5 (Prop_lut5_I1_O)        0.045    -0.242 r  Acc011/Pre002/o1/counter[3]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.242    Acc011/Pre002/o1/counter[3]_i_1__5_n_0
    SLICE_X69Y93         FDRE                                         r  Acc011/Pre002/o1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.840    -0.833    Acc011/Pre002/o1/clk_out2
    SLICE_X69Y93         FDRE                                         r  Acc011/Pre002/o1/counter_reg[3]/C
                         clock pessimism              0.237    -0.596    
                         clock uncertainty            0.066    -0.530    
    SLICE_X69Y93         FDRE (Hold_fdre_C_D)         0.092    -0.438    Acc011/Pre002/o1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.569    -0.595    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  Acc011/counter_ADP_6/counter_reg[22]/Q
                         net (fo=2, routed)           0.127    -0.305    Acc011/counter_ADP_6/D[22]
    SLICE_X66Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.195 r  Acc011/counter_ADP_6/counter_reg[20]_i_1__6/O[2]
                         net (fo=1, routed)           0.000    -0.195    Acc011/counter_ADP_6/counter_reg[20]_i_1__6_n_5
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.841    -0.832    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[22]/C
                         clock pessimism              0.237    -0.595    
                         clock uncertainty            0.066    -0.529    
    SLICE_X66Y97         FDRE (Hold_fdre_C_D)         0.134    -0.395    Acc011/counter_ADP_6/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.274ns (68.173%)  route 0.128ns (31.827%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.569    -0.595    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y98         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  Acc011/counter_ADP_6/counter_reg[26]/Q
                         net (fo=2, routed)           0.128    -0.303    Acc011/counter_ADP_6/D[26]
    SLICE_X66Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.193 r  Acc011/counter_ADP_6/counter_reg[24]_i_1__6/O[2]
                         net (fo=1, routed)           0.000    -0.193    Acc011/counter_ADP_6/counter_reg[24]_i_1__6_n_5
    SLICE_X66Y98         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.841    -0.832    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y98         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[26]/C
                         clock pessimism              0.237    -0.595    
                         clock uncertainty            0.066    -0.529    
    SLICE_X66Y98         FDRE (Hold_fdre_C_D)         0.134    -0.395    Acc011/counter_ADP_6/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.033%)  route 0.129ns (31.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.568    -0.596    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  Acc011/counter_ADP_6/counter_reg[18]/Q
                         net (fo=2, routed)           0.129    -0.304    Acc011/counter_ADP_6/D[18]
    SLICE_X66Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.194 r  Acc011/counter_ADP_6/counter_reg[16]_i_1__6/O[2]
                         net (fo=1, routed)           0.000    -0.194    Acc011/counter_ADP_6/counter_reg[16]_i_1__6_n_5
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.840    -0.833    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[18]/C
                         clock pessimism              0.237    -0.596    
                         clock uncertainty            0.066    -0.530    
    SLICE_X66Y96         FDRE (Hold_fdre_C_D)         0.134    -0.396    Acc011/counter_ADP_6/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Acc011/counter_ADP_6/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.033%)  route 0.129ns (31.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.569    -0.595    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y99         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  Acc011/counter_ADP_6/counter_reg[30]/Q
                         net (fo=2, routed)           0.129    -0.303    Acc011/counter_ADP_6/D[30]
    SLICE_X66Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.193 r  Acc011/counter_ADP_6/counter_reg[28]_i_1__6/O[2]
                         net (fo=1, routed)           0.000    -0.193    Acc011/counter_ADP_6/counter_reg[28]_i_1__6_n_5
    SLICE_X66Y99         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.841    -0.832    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y99         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[30]/C
                         clock pessimism              0.237    -0.595    
                         clock uncertainty            0.066    -0.529    
    SLICE_X66Y99         FDRE (Hold_fdre_C_D)         0.134    -0.395    Acc011/counter_ADP_6/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Acc011/Pre002/o1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Acc011/Pre002/o1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.568    -0.596    Acc011/Pre002/o1/clk_out2
    SLICE_X67Y94         FDRE                                         r  Acc011/Pre002/o1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 f  Acc011/Pre002/o1/counter_reg[0]/Q
                         net (fo=7, routed)           0.180    -0.275    control_parametros_1/control1_carry_4[0]
    SLICE_X67Y94         LUT2 (Prop_lut2_I1_O)        0.045    -0.230 r  control_parametros_1/counter[0]_i_1__13/O
                         net (fo=1, routed)           0.000    -0.230    Acc011/Pre002/o1/counter_reg[0]_0[0]
    SLICE_X67Y94         FDRE                                         r  Acc011/Pre002/o1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.840    -0.833    Acc011/Pre002/o1/clk_out2
    SLICE_X67Y94         FDRE                                         r  Acc011/Pre002/o1/counter_reg[0]/C
                         clock pessimism              0.237    -0.596    
                         clock uncertainty            0.066    -0.530    
    SLICE_X67Y94         FDRE (Hold_fdre_C_D)         0.091    -0.439    Acc011/Pre002/o1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.209    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :           85  Failing Endpoints,  Worst Slack       -1.207ns,  Total Violation      -22.953ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.207ns  (required time - arrival time)
  Source:                 control_parametros_1/dead_time_APD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/Pre002/o1/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 1.526ns (53.133%)  route 1.346ns (46.867%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 0.992 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.633    -0.907    control_parametros_1/clk_out1
    SLICE_X69Y94         FDRE                                         r  control_parametros_1/dead_time_APD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  control_parametros_1/dead_time_APD_reg[2]/Q
                         net (fo=14, routed)          0.667     0.217    control_parametros_1/dead_time_APD[2]
    SLICE_X69Y94         LUT4 (Prop_lut4_I0_O)        0.124     0.341 r  control_parametros_1/control1_carry_i_5__5/O
                         net (fo=1, routed)           0.000     0.341    Acc011/Pre002/o1/counter_reg[5]_1[1]
    SLICE_X69Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     0.981 r  Acc011/Pre002/o1/control1_carry/O[3]
                         net (fo=9, routed)           0.343     1.324    Acc011/Pre002/o1/O[0]
    SLICE_X71Y94         LUT2 (Prop_lut2_I1_O)        0.306     1.630 r  Acc011/Pre002/o1/counter[5]_i_1__5/O
                         net (fo=1, routed)           0.336     1.965    Acc011/Pre002/o1/counter[5]_i_1__5_n_0
    SLICE_X68Y94         FDRE                                         r  Acc011/Pre002/o1/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.512     0.992    Acc011/Pre002/o1/clk_out2
    SLICE_X68Y94         FDRE                                         r  Acc011/Pre002/o1/counter_reg[5]/C
                         clock pessimism              0.395     1.387    
                         clock uncertainty           -0.200     1.187    
    SLICE_X68Y94         FDRE (Setup_fdre_C_R)       -0.429     0.758    Acc011/Pre002/o1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.758    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                 -1.207    

Slack (VIOLATED) :        -0.578ns  (required time - arrival time)
  Source:                 Acc011/rsclr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.456ns (22.075%)  route 1.610ns (77.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 0.992 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.716    -0.824    Acc011/clk_out1
    SLICE_X73Y99         FDRE                                         r  Acc011/rsclr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  Acc011/rsclr_reg/Q
                         net (fo=224, routed)         1.610     1.242    Acc011/counter_ADP_6/rsclr
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.512     0.992    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[16]/C
                         clock pessimism              0.395     1.387    
                         clock uncertainty           -0.200     1.187    
    SLICE_X66Y96         FDRE (Setup_fdre_C_R)       -0.524     0.663    Acc011/counter_ADP_6/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -1.242    
  -------------------------------------------------------------------
                         slack                                 -0.578    

Slack (VIOLATED) :        -0.578ns  (required time - arrival time)
  Source:                 Acc011/rsclr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.456ns (22.075%)  route 1.610ns (77.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 0.992 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.716    -0.824    Acc011/clk_out1
    SLICE_X73Y99         FDRE                                         r  Acc011/rsclr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  Acc011/rsclr_reg/Q
                         net (fo=224, routed)         1.610     1.242    Acc011/counter_ADP_6/rsclr
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.512     0.992    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[17]/C
                         clock pessimism              0.395     1.387    
                         clock uncertainty           -0.200     1.187    
    SLICE_X66Y96         FDRE (Setup_fdre_C_R)       -0.524     0.663    Acc011/counter_ADP_6/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -1.242    
  -------------------------------------------------------------------
                         slack                                 -0.578    

Slack (VIOLATED) :        -0.578ns  (required time - arrival time)
  Source:                 Acc011/rsclr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.456ns (22.075%)  route 1.610ns (77.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 0.992 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.716    -0.824    Acc011/clk_out1
    SLICE_X73Y99         FDRE                                         r  Acc011/rsclr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  Acc011/rsclr_reg/Q
                         net (fo=224, routed)         1.610     1.242    Acc011/counter_ADP_6/rsclr
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.512     0.992    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[18]/C
                         clock pessimism              0.395     1.387    
                         clock uncertainty           -0.200     1.187    
    SLICE_X66Y96         FDRE (Setup_fdre_C_R)       -0.524     0.663    Acc011/counter_ADP_6/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -1.242    
  -------------------------------------------------------------------
                         slack                                 -0.578    

Slack (VIOLATED) :        -0.578ns  (required time - arrival time)
  Source:                 Acc011/rsclr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.456ns (22.075%)  route 1.610ns (77.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 0.992 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.716    -0.824    Acc011/clk_out1
    SLICE_X73Y99         FDRE                                         r  Acc011/rsclr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  Acc011/rsclr_reg/Q
                         net (fo=224, routed)         1.610     1.242    Acc011/counter_ADP_6/rsclr
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.512     0.992    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y96         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[19]/C
                         clock pessimism              0.395     1.387    
                         clock uncertainty           -0.200     1.187    
    SLICE_X66Y96         FDRE (Setup_fdre_C_R)       -0.524     0.663    Acc011/counter_ADP_6/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -1.242    
  -------------------------------------------------------------------
                         slack                                 -0.578    

Slack (VIOLATED) :        -0.558ns  (required time - arrival time)
  Source:                 control_parametros_1/dead_time_APD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/Pre002/o1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.684ns  (logic 1.526ns (56.865%)  route 1.158ns (43.135%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 0.992 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.633    -0.907    control_parametros_1/clk_out1
    SLICE_X69Y94         FDRE                                         r  control_parametros_1/dead_time_APD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  control_parametros_1/dead_time_APD_reg[2]/Q
                         net (fo=14, routed)          0.667     0.217    control_parametros_1/dead_time_APD[2]
    SLICE_X69Y94         LUT4 (Prop_lut4_I0_O)        0.124     0.341 r  control_parametros_1/control1_carry_i_5__5/O
                         net (fo=1, routed)           0.000     0.341    Acc011/Pre002/o1/counter_reg[5]_1[1]
    SLICE_X69Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     0.981 f  Acc011/Pre002/o1/control1_carry/O[3]
                         net (fo=9, routed)           0.490     1.471    Acc011/Pre002/o1/O[0]
    SLICE_X69Y93         LUT5 (Prop_lut5_I0_O)        0.306     1.777 r  Acc011/Pre002/o1/counter[3]_i_1__5/O
                         net (fo=1, routed)           0.000     1.777    Acc011/Pre002/o1/counter[3]_i_1__5_n_0
    SLICE_X69Y93         FDRE                                         r  Acc011/Pre002/o1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.512     0.992    Acc011/Pre002/o1/clk_out2
    SLICE_X69Y93         FDRE                                         r  Acc011/Pre002/o1/counter_reg[3]/C
                         clock pessimism              0.395     1.387    
                         clock uncertainty           -0.200     1.187    
    SLICE_X69Y93         FDRE (Setup_fdre_C_D)        0.031     1.218    Acc011/Pre002/o1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          1.218    
                         arrival time                          -1.777    
  -------------------------------------------------------------------
                         slack                                 -0.558    

Slack (VIOLATED) :        -0.556ns  (required time - arrival time)
  Source:                 control_parametros_1/dead_time_APD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/Pre002/o1/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 1.526ns (56.886%)  route 1.157ns (43.114%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 0.992 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.633    -0.907    control_parametros_1/clk_out1
    SLICE_X69Y94         FDRE                                         r  control_parametros_1/dead_time_APD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  control_parametros_1/dead_time_APD_reg[2]/Q
                         net (fo=14, routed)          0.667     0.217    control_parametros_1/dead_time_APD[2]
    SLICE_X69Y94         LUT4 (Prop_lut4_I0_O)        0.124     0.341 r  control_parametros_1/control1_carry_i_5__5/O
                         net (fo=1, routed)           0.000     0.341    Acc011/Pre002/o1/counter_reg[5]_1[1]
    SLICE_X69Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     0.981 f  Acc011/Pre002/o1/control1_carry/O[3]
                         net (fo=9, routed)           0.489     1.470    Acc011/Pre002/o1/O[0]
    SLICE_X69Y93         LUT3 (Prop_lut3_I0_O)        0.306     1.776 r  Acc011/Pre002/o1/counter[6]_i_1__5/O
                         net (fo=1, routed)           0.000     1.776    Acc011/Pre002/o1/counter[6]_i_1__5_n_0
    SLICE_X69Y93         FDRE                                         r  Acc011/Pre002/o1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.512     0.992    Acc011/Pre002/o1/clk_out2
    SLICE_X69Y93         FDRE                                         r  Acc011/Pre002/o1/counter_reg[6]/C
                         clock pessimism              0.395     1.387    
                         clock uncertainty           -0.200     1.187    
    SLICE_X69Y93         FDRE (Setup_fdre_C_D)        0.032     1.219    Acc011/Pre002/o1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          1.219    
                         arrival time                          -1.776    
  -------------------------------------------------------------------
                         slack                                 -0.556    

Slack (VIOLATED) :        -0.541ns  (required time - arrival time)
  Source:                 Acc011/rsclr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 0.456ns (22.469%)  route 1.573ns (77.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 0.993 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.716    -0.824    Acc011/clk_out1
    SLICE_X73Y99         FDRE                                         r  Acc011/rsclr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  Acc011/rsclr_reg/Q
                         net (fo=224, routed)         1.573     1.206    Acc011/counter_ADP_6/rsclr
    SLICE_X66Y99         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.513     0.993    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y99         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[28]/C
                         clock pessimism              0.395     1.388    
                         clock uncertainty           -0.200     1.188    
    SLICE_X66Y99         FDRE (Setup_fdre_C_R)       -0.524     0.664    Acc011/counter_ADP_6/counter_reg[28]
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                          -1.206    
  -------------------------------------------------------------------
                         slack                                 -0.541    

Slack (VIOLATED) :        -0.541ns  (required time - arrival time)
  Source:                 Acc011/rsclr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 0.456ns (22.469%)  route 1.573ns (77.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 0.993 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.716    -0.824    Acc011/clk_out1
    SLICE_X73Y99         FDRE                                         r  Acc011/rsclr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  Acc011/rsclr_reg/Q
                         net (fo=224, routed)         1.573     1.206    Acc011/counter_ADP_6/rsclr
    SLICE_X66Y99         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.513     0.993    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y99         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[29]/C
                         clock pessimism              0.395     1.388    
                         clock uncertainty           -0.200     1.188    
    SLICE_X66Y99         FDRE (Setup_fdre_C_R)       -0.524     0.664    Acc011/counter_ADP_6/counter_reg[29]
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                          -1.206    
  -------------------------------------------------------------------
                         slack                                 -0.541    

Slack (VIOLATED) :        -0.541ns  (required time - arrival time)
  Source:                 Acc011/rsclr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 0.456ns (22.469%)  route 1.573ns (77.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 0.993 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.716    -0.824    Acc011/clk_out1
    SLICE_X73Y99         FDRE                                         r  Acc011/rsclr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  Acc011/rsclr_reg/Q
                         net (fo=224, routed)         1.573     1.206    Acc011/counter_ADP_6/rsclr
    SLICE_X66Y99         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.073    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -2.251 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.612    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.521 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         1.513     0.993    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y99         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[30]/C
                         clock pessimism              0.395     1.388    
                         clock uncertainty           -0.200     1.188    
    SLICE_X66Y99         FDRE (Setup_fdre_C_R)       -0.524     0.664    Acc011/counter_ADP_6/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                          -1.206    
  -------------------------------------------------------------------
                         slack                                 -0.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 control_parametros_1/delay_ID220_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/ID220_0/delay_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.141ns (20.412%)  route 0.550ns (79.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.607    -0.557    control_parametros_1/clk_out1
    SLICE_X85Y97         FDRE                                         r  control_parametros_1/delay_ID220_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  control_parametros_1/delay_ID220_reg[23]/Q
                         net (fo=1, routed)           0.550     0.134    Acc011/ID220_0/delay_reg_reg[31]_0[23]
    SLICE_X73Y96         FDRE                                         r  Acc011/ID220_0/delay_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.867    -0.806    Acc011/ID220_0/clk_out2
    SLICE_X73Y96         FDRE                                         r  Acc011/ID220_0/delay_reg_reg[23]/C
                         clock pessimism              0.557    -0.250    
                         clock uncertainty            0.200    -0.050    
    SLICE_X73Y96         FDRE (Hold_fdre_C_D)         0.055     0.005    Acc011/ID220_0/delay_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 control_parametros_1/dead_time_APD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/Pre002/o1/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.445ns (60.078%)  route 0.296ns (39.922%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.568    -0.596    control_parametros_1/clk_out1
    SLICE_X69Y94         FDRE                                         r  control_parametros_1/dead_time_APD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  control_parametros_1/dead_time_APD_reg[0]/Q
                         net (fo=14, routed)          0.150    -0.305    control_parametros_1/dead_time_APD[0]
    SLICE_X69Y94         LUT4 (Prop_lut4_I0_O)        0.048    -0.257 r  control_parametros_1/control1_carry_i_3__5/O
                         net (fo=1, routed)           0.000    -0.257    Acc011/Pre002/o1/counter_reg[5]_0[0]
    SLICE_X69Y94         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.146    -0.111 f  Acc011/Pre002/o1/control1_carry/O[3]
                         net (fo=9, routed)           0.145     0.034    Acc011/Pre002/o1/O[0]
    SLICE_X71Y93         LUT4 (Prop_lut4_I0_O)        0.110     0.144 r  Acc011/Pre002/o1/counter[2]_i_1__5/O
                         net (fo=1, routed)           0.000     0.144    Acc011/Pre002/o1/counter[2]_i_1__5_n_0
    SLICE_X71Y93         FDRE                                         r  Acc011/Pre002/o1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.840    -0.833    Acc011/Pre002/o1/clk_out2
    SLICE_X71Y93         FDRE                                         r  Acc011/Pre002/o1/counter_reg[2]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.200    -0.077    
    SLICE_X71Y93         FDRE (Hold_fdre_C_D)         0.092     0.015    Acc011/Pre002/o1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/en_count_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.186ns (29.118%)  route 0.453ns (70.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.567    -0.597    controlPhase_Trigger1/clk_out1
    SLICE_X71Y92         FDRE                                         r  controlPhase_Trigger1/en_count_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  controlPhase_Trigger1/en_count_reg/Q
                         net (fo=8, routed)           0.290    -0.166    Acc011/ID220_0/EnAcc
    SLICE_X70Y97         LUT3 (Prop_lut3_I1_O)        0.045    -0.121 r  Acc011/ID220_0/counter[0]_i_1__5/O
                         net (fo=32, routed)          0.162     0.041    Acc011/counter_ADP_6/counter_reg[0]_0
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.841    -0.832    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[20]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.200    -0.076    
    SLICE_X66Y97         FDRE (Hold_fdre_C_CE)       -0.016    -0.092    Acc011/counter_ADP_6/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/en_count_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.186ns (29.118%)  route 0.453ns (70.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.567    -0.597    controlPhase_Trigger1/clk_out1
    SLICE_X71Y92         FDRE                                         r  controlPhase_Trigger1/en_count_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  controlPhase_Trigger1/en_count_reg/Q
                         net (fo=8, routed)           0.290    -0.166    Acc011/ID220_0/EnAcc
    SLICE_X70Y97         LUT3 (Prop_lut3_I1_O)        0.045    -0.121 r  Acc011/ID220_0/counter[0]_i_1__5/O
                         net (fo=32, routed)          0.162     0.041    Acc011/counter_ADP_6/counter_reg[0]_0
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.841    -0.832    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[21]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.200    -0.076    
    SLICE_X66Y97         FDRE (Hold_fdre_C_CE)       -0.016    -0.092    Acc011/counter_ADP_6/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/en_count_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.186ns (29.118%)  route 0.453ns (70.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.567    -0.597    controlPhase_Trigger1/clk_out1
    SLICE_X71Y92         FDRE                                         r  controlPhase_Trigger1/en_count_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  controlPhase_Trigger1/en_count_reg/Q
                         net (fo=8, routed)           0.290    -0.166    Acc011/ID220_0/EnAcc
    SLICE_X70Y97         LUT3 (Prop_lut3_I1_O)        0.045    -0.121 r  Acc011/ID220_0/counter[0]_i_1__5/O
                         net (fo=32, routed)          0.162     0.041    Acc011/counter_ADP_6/counter_reg[0]_0
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.841    -0.832    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[22]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.200    -0.076    
    SLICE_X66Y97         FDRE (Hold_fdre_C_CE)       -0.016    -0.092    Acc011/counter_ADP_6/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/en_count_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.186ns (29.118%)  route 0.453ns (70.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.567    -0.597    controlPhase_Trigger1/clk_out1
    SLICE_X71Y92         FDRE                                         r  controlPhase_Trigger1/en_count_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  controlPhase_Trigger1/en_count_reg/Q
                         net (fo=8, routed)           0.290    -0.166    Acc011/ID220_0/EnAcc
    SLICE_X70Y97         LUT3 (Prop_lut3_I1_O)        0.045    -0.121 r  Acc011/ID220_0/counter[0]_i_1__5/O
                         net (fo=32, routed)          0.162     0.041    Acc011/counter_ADP_6/counter_reg[0]_0
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.841    -0.832    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y97         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[23]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.200    -0.076    
    SLICE_X66Y97         FDRE (Hold_fdre_C_CE)       -0.016    -0.092    Acc011/counter_ADP_6/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 control_parametros_1/delay_ID220_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/ID220_0/delay_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.141ns (19.959%)  route 0.565ns (80.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.607    -0.557    control_parametros_1/clk_out1
    SLICE_X89Y94         FDRE                                         r  control_parametros_1/delay_ID220_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  control_parametros_1/delay_ID220_reg[11]/Q
                         net (fo=1, routed)           0.565     0.149    Acc011/ID220_0/delay_reg_reg[31]_0[11]
    SLICE_X73Y95         FDRE                                         r  Acc011/ID220_0/delay_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.867    -0.806    Acc011/ID220_0/clk_out2
    SLICE_X73Y95         FDRE                                         r  Acc011/ID220_0/delay_reg_reg[11]/C
                         clock pessimism              0.557    -0.250    
                         clock uncertainty            0.200    -0.050    
    SLICE_X73Y95         FDRE (Hold_fdre_C_D)         0.061     0.011    Acc011/ID220_0/delay_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 control_parametros_1/delay_ID220_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/ID220_0/delay_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.128ns (19.554%)  route 0.527ns (80.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.607    -0.557    control_parametros_1/clk_out1
    SLICE_X89Y94         FDRE                                         r  control_parametros_1/delay_ID220_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y94         FDRE (Prop_fdre_C_Q)         0.128    -0.429 r  control_parametros_1/delay_ID220_reg[3]/Q
                         net (fo=1, routed)           0.527     0.097    Acc011/ID220_0/delay_reg_reg[31]_0[3]
    SLICE_X73Y94         FDRE                                         r  Acc011/ID220_0/delay_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.867    -0.806    Acc011/ID220_0/clk_out2
    SLICE_X73Y94         FDRE                                         r  Acc011/ID220_0/delay_reg_reg[3]/C
                         clock pessimism              0.557    -0.250    
                         clock uncertainty            0.200    -0.050    
    SLICE_X73Y94         FDRE (Hold_fdre_C_D)         0.007    -0.043    Acc011/ID220_0/delay_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.043    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Acc011/rsclr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.141ns (21.935%)  route 0.502ns (78.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.596    -0.568    Acc011/clk_out1
    SLICE_X73Y99         FDRE                                         r  Acc011/rsclr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Acc011/rsclr_reg/Q
                         net (fo=224, routed)         0.502     0.075    Acc011/counter_ADP_6/rsclr
    SLICE_X66Y98         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.841    -0.832    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y98         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[24]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.200    -0.076    
    SLICE_X66Y98         FDRE (Hold_fdre_C_R)         0.009    -0.067    Acc011/counter_ADP_6/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Acc011/rsclr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Acc011/counter_ADP_6/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.141ns (21.935%)  route 0.502ns (78.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.596    -0.568    Acc011/clk_out1
    SLICE_X73Y99         FDRE                                         r  Acc011/rsclr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Acc011/rsclr_reg/Q
                         net (fo=224, routed)         0.502     0.075    Acc011/counter_ADP_6/rsclr
    SLICE_X66Y98         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout2_buf/O
                         net (fo=147, routed)         0.841    -0.832    Acc011/counter_ADP_6/clk_out2
    SLICE_X66Y98         FDRE                                         r  Acc011/counter_ADP_6/counter_reg[25]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.200    -0.076    
    SLICE_X66Y98         FDRE (Hold_fdre_C_R)         0.009    -0.067    Acc011/counter_ADP_6/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.142    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.972ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.972ns  (required time - arrival time)
  Source:                 controlPhase_Trigger1/DAC3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.686ns  (logic 0.704ns (19.097%)  route 2.982ns (80.903%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 38.570 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.832ns = ( 29.168 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    27.460 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.708    29.168    controlPhase_Trigger1/clk_out1
    SLICE_X75Y82         FDRE                                         r  controlPhase_Trigger1/DAC3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y82         FDRE (Prop_fdre_C_Q)         0.456    29.624 r  controlPhase_Trigger1/DAC3_reg[6]/Q
                         net (fo=2, routed)           2.038    31.663    DAC_control_1/data_in_reg[15]_1[6]
    SLICE_X74Y82         LUT5 (Prop_lut5_I0_O)        0.124    31.787 r  DAC_control_1/data_in[6]_i_2/O
                         net (fo=1, routed)           0.944    32.731    DAC_control_1/data_in[6]_i_2_n_0
    SLICE_X74Y83         LUT6 (Prop_lut6_I5_O)        0.124    32.855 r  DAC_control_1/data_in[6]_i_1/O
                         net (fo=1, routed)           0.000    32.855    DAC_control_1/data_in0_in[6]
    SLICE_X74Y83         FDRE                                         r  DAC_control_1/data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.590    38.570    DAC_control_1/clk_out3
    SLICE_X74Y83         FDRE                                         r  DAC_control_1/data_in_reg[6]/C
                         clock pessimism              0.395    38.965    
                         clock uncertainty           -0.219    38.746    
    SLICE_X74Y83         FDRE (Setup_fdre_C_D)        0.081    38.827    DAC_control_1/data_in_reg[6]
  -------------------------------------------------------------------
                         required time                         38.827    
                         arrival time                         -32.855    
  -------------------------------------------------------------------
                         slack                                  5.972    

Slack (MET) :             6.026ns  (required time - arrival time)
  Source:                 controlPhase_Trigger1/startDAC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.334ns  (logic 0.642ns (19.256%)  route 2.692ns (80.744%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.565 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 29.175 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    27.460 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.715    29.175    controlPhase_Trigger1/clk_out1
    SLICE_X74Y90         FDRE                                         r  controlPhase_Trigger1/startDAC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y90         FDRE (Prop_fdre_C_Q)         0.518    29.693 r  controlPhase_Trigger1/startDAC_reg/Q
                         net (fo=5, routed)           0.787    30.480    DAC_control_1/startDAC
    SLICE_X72Y86         LUT5 (Prop_lut5_I0_O)        0.124    30.604 r  DAC_control_1/data_in[20]_i_1/O
                         net (fo=19, routed)          1.905    32.509    DAC_control_1/data_in
    SLICE_X72Y81         FDRE                                         r  DAC_control_1/data_in_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.585    38.565    DAC_control_1/clk_out3
    SLICE_X72Y81         FDRE                                         r  DAC_control_1/data_in_reg[0]/C
                         clock pessimism              0.395    38.960    
                         clock uncertainty           -0.219    38.741    
    SLICE_X72Y81         FDRE (Setup_fdre_C_CE)      -0.205    38.536    DAC_control_1/data_in_reg[0]
  -------------------------------------------------------------------
                         required time                         38.536    
                         arrival time                         -32.509    
  -------------------------------------------------------------------
                         slack                                  6.026    

Slack (MET) :             6.026ns  (required time - arrival time)
  Source:                 controlPhase_Trigger1/startDAC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.334ns  (logic 0.642ns (19.256%)  route 2.692ns (80.744%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.565 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 29.175 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    27.460 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.715    29.175    controlPhase_Trigger1/clk_out1
    SLICE_X74Y90         FDRE                                         r  controlPhase_Trigger1/startDAC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y90         FDRE (Prop_fdre_C_Q)         0.518    29.693 r  controlPhase_Trigger1/startDAC_reg/Q
                         net (fo=5, routed)           0.787    30.480    DAC_control_1/startDAC
    SLICE_X72Y86         LUT5 (Prop_lut5_I0_O)        0.124    30.604 r  DAC_control_1/data_in[20]_i_1/O
                         net (fo=19, routed)          1.905    32.509    DAC_control_1/data_in
    SLICE_X72Y81         FDRE                                         r  DAC_control_1/data_in_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.585    38.565    DAC_control_1/clk_out3
    SLICE_X72Y81         FDRE                                         r  DAC_control_1/data_in_reg[3]/C
                         clock pessimism              0.395    38.960    
                         clock uncertainty           -0.219    38.741    
    SLICE_X72Y81         FDRE (Setup_fdre_C_CE)      -0.205    38.536    DAC_control_1/data_in_reg[3]
  -------------------------------------------------------------------
                         required time                         38.536    
                         arrival time                         -32.509    
  -------------------------------------------------------------------
                         slack                                  6.026    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 controlPhase_Trigger1/startDAC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.364ns  (logic 0.642ns (19.083%)  route 2.722ns (80.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 38.569 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 29.175 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    27.460 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.715    29.175    controlPhase_Trigger1/clk_out1
    SLICE_X74Y90         FDRE                                         r  controlPhase_Trigger1/startDAC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y90         FDRE (Prop_fdre_C_Q)         0.518    29.693 r  controlPhase_Trigger1/startDAC_reg/Q
                         net (fo=5, routed)           0.787    30.480    DAC_control_1/startDAC
    SLICE_X72Y86         LUT5 (Prop_lut5_I0_O)        0.124    30.604 r  DAC_control_1/data_in[20]_i_1/O
                         net (fo=19, routed)          1.935    32.540    DAC_control_1/data_in
    SLICE_X74Y82         FDRE                                         r  DAC_control_1/data_in_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.589    38.569    DAC_control_1/clk_out3
    SLICE_X74Y82         FDRE                                         r  DAC_control_1/data_in_reg[4]/C
                         clock pessimism              0.395    38.964    
                         clock uncertainty           -0.219    38.745    
    SLICE_X74Y82         FDRE (Setup_fdre_C_CE)      -0.169    38.576    DAC_control_1/data_in_reg[4]
  -------------------------------------------------------------------
                         required time                         38.576    
                         arrival time                         -32.540    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.054ns  (required time - arrival time)
  Source:                 controlPhase_Trigger1/startDAC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.348ns  (logic 0.642ns (19.173%)  route 2.706ns (80.827%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.571 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 29.175 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    27.460 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.715    29.175    controlPhase_Trigger1/clk_out1
    SLICE_X74Y90         FDRE                                         r  controlPhase_Trigger1/startDAC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y90         FDRE (Prop_fdre_C_Q)         0.518    29.693 r  controlPhase_Trigger1/startDAC_reg/Q
                         net (fo=5, routed)           0.787    30.480    DAC_control_1/startDAC
    SLICE_X72Y86         LUT5 (Prop_lut5_I0_O)        0.124    30.604 r  DAC_control_1/data_in[20]_i_1/O
                         net (fo=19, routed)          1.919    32.524    DAC_control_1/data_in
    SLICE_X74Y84         FDRE                                         r  DAC_control_1/data_in_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.591    38.571    DAC_control_1/clk_out3
    SLICE_X74Y84         FDRE                                         r  DAC_control_1/data_in_reg[7]/C
                         clock pessimism              0.395    38.966    
                         clock uncertainty           -0.219    38.747    
    SLICE_X74Y84         FDRE (Setup_fdre_C_CE)      -0.169    38.578    DAC_control_1/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         38.578    
                         arrival time                         -32.524    
  -------------------------------------------------------------------
                         slack                                  6.054    

Slack (MET) :             6.054ns  (required time - arrival time)
  Source:                 controlPhase_Trigger1/startDAC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.348ns  (logic 0.642ns (19.173%)  route 2.706ns (80.827%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.571 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 29.175 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    27.460 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.715    29.175    controlPhase_Trigger1/clk_out1
    SLICE_X74Y90         FDRE                                         r  controlPhase_Trigger1/startDAC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y90         FDRE (Prop_fdre_C_Q)         0.518    29.693 r  controlPhase_Trigger1/startDAC_reg/Q
                         net (fo=5, routed)           0.787    30.480    DAC_control_1/startDAC
    SLICE_X72Y86         LUT5 (Prop_lut5_I0_O)        0.124    30.604 r  DAC_control_1/data_in[20]_i_1/O
                         net (fo=19, routed)          1.919    32.524    DAC_control_1/data_in
    SLICE_X74Y84         FDRE                                         r  DAC_control_1/data_in_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.591    38.571    DAC_control_1/clk_out3
    SLICE_X74Y84         FDRE                                         r  DAC_control_1/data_in_reg[8]/C
                         clock pessimism              0.395    38.966    
                         clock uncertainty           -0.219    38.747    
    SLICE_X74Y84         FDRE (Setup_fdre_C_CE)      -0.169    38.578    DAC_control_1/data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         38.578    
                         arrival time                         -32.524    
  -------------------------------------------------------------------
                         slack                                  6.054    

Slack (MET) :             6.067ns  (required time - arrival time)
  Source:                 controlPhase_Trigger1/startDAC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.296ns  (logic 0.642ns (19.478%)  route 2.654ns (80.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.568 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 29.175 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    27.460 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.715    29.175    controlPhase_Trigger1/clk_out1
    SLICE_X74Y90         FDRE                                         r  controlPhase_Trigger1/startDAC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y90         FDRE (Prop_fdre_C_Q)         0.518    29.693 r  controlPhase_Trigger1/startDAC_reg/Q
                         net (fo=5, routed)           0.787    30.480    DAC_control_1/startDAC
    SLICE_X72Y86         LUT5 (Prop_lut5_I0_O)        0.124    30.604 r  DAC_control_1/data_in[20]_i_1/O
                         net (fo=19, routed)          1.867    32.471    DAC_control_1/data_in
    SLICE_X72Y83         FDRE                                         r  DAC_control_1/data_in_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.588    38.568    DAC_control_1/clk_out3
    SLICE_X72Y83         FDRE                                         r  DAC_control_1/data_in_reg[16]/C
                         clock pessimism              0.395    38.963    
                         clock uncertainty           -0.219    38.744    
    SLICE_X72Y83         FDRE (Setup_fdre_C_CE)      -0.205    38.539    DAC_control_1/data_in_reg[16]
  -------------------------------------------------------------------
                         required time                         38.539    
                         arrival time                         -32.471    
  -------------------------------------------------------------------
                         slack                                  6.067    

Slack (MET) :             6.067ns  (required time - arrival time)
  Source:                 controlPhase_Trigger1/startDAC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.296ns  (logic 0.642ns (19.478%)  route 2.654ns (80.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.568 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 29.175 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    27.460 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.715    29.175    controlPhase_Trigger1/clk_out1
    SLICE_X74Y90         FDRE                                         r  controlPhase_Trigger1/startDAC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y90         FDRE (Prop_fdre_C_Q)         0.518    29.693 r  controlPhase_Trigger1/startDAC_reg/Q
                         net (fo=5, routed)           0.787    30.480    DAC_control_1/startDAC
    SLICE_X72Y86         LUT5 (Prop_lut5_I0_O)        0.124    30.604 r  DAC_control_1/data_in[20]_i_1/O
                         net (fo=19, routed)          1.867    32.471    DAC_control_1/data_in
    SLICE_X72Y83         FDRE                                         r  DAC_control_1/data_in_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.588    38.568    DAC_control_1/clk_out3
    SLICE_X72Y83         FDRE                                         r  DAC_control_1/data_in_reg[20]/C
                         clock pessimism              0.395    38.963    
                         clock uncertainty           -0.219    38.744    
    SLICE_X72Y83         FDRE (Setup_fdre_C_CE)      -0.205    38.539    DAC_control_1/data_in_reg[20]
  -------------------------------------------------------------------
                         required time                         38.539    
                         arrival time                         -32.471    
  -------------------------------------------------------------------
                         slack                                  6.067    

Slack (MET) :             6.067ns  (required time - arrival time)
  Source:                 controlPhase_Trigger1/startDAC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.296ns  (logic 0.642ns (19.478%)  route 2.654ns (80.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.568 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 29.175 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    27.460 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.715    29.175    controlPhase_Trigger1/clk_out1
    SLICE_X74Y90         FDRE                                         r  controlPhase_Trigger1/startDAC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y90         FDRE (Prop_fdre_C_Q)         0.518    29.693 r  controlPhase_Trigger1/startDAC_reg/Q
                         net (fo=5, routed)           0.787    30.480    DAC_control_1/startDAC
    SLICE_X72Y86         LUT5 (Prop_lut5_I0_O)        0.124    30.604 r  DAC_control_1/data_in[20]_i_1/O
                         net (fo=19, routed)          1.867    32.471    DAC_control_1/data_in
    SLICE_X72Y83         FDRE                                         r  DAC_control_1/data_in_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.588    38.568    DAC_control_1/clk_out3
    SLICE_X72Y83         FDRE                                         r  DAC_control_1/data_in_reg[2]/C
                         clock pessimism              0.395    38.963    
                         clock uncertainty           -0.219    38.744    
    SLICE_X72Y83         FDRE (Setup_fdre_C_CE)      -0.205    38.539    DAC_control_1/data_in_reg[2]
  -------------------------------------------------------------------
                         required time                         38.539    
                         arrival time                         -32.471    
  -------------------------------------------------------------------
                         slack                                  6.067    

Slack (MET) :             6.083ns  (required time - arrival time)
  Source:                 controlPhase_Trigger1/DAC3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.570ns  (logic 0.704ns (19.719%)  route 2.866ns (80.281%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 38.574 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( 29.177 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    27.460 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.717    29.177    controlPhase_Trigger1/clk_out1
    SLICE_X79Y87         FDRE                                         r  controlPhase_Trigger1/DAC3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y87         FDRE (Prop_fdre_C_Q)         0.456    29.633 r  controlPhase_Trigger1/DAC3_reg[15]/Q
                         net (fo=2, routed)           1.711    31.345    DAC_control_1/data_in_reg[15]_1[15]
    SLICE_X74Y88         LUT5 (Prop_lut5_I0_O)        0.124    31.469 r  DAC_control_1/data_in[15]_i_2/O
                         net (fo=1, routed)           1.155    32.623    DAC_control_1/data_in[15]_i_2_n_0
    SLICE_X74Y88         LUT6 (Prop_lut6_I5_O)        0.124    32.747 r  DAC_control_1/data_in[15]_i_1/O
                         net (fo=1, routed)           0.000    32.747    DAC_control_1/data_in0_in[15]
    SLICE_X74Y88         FDRE                                         r  DAC_control_1/data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.594    38.574    DAC_control_1/clk_out3
    SLICE_X74Y88         FDRE                                         r  DAC_control_1/data_in_reg[15]/C
                         clock pessimism              0.395    38.969    
                         clock uncertainty           -0.219    38.750    
    SLICE_X74Y88         FDRE (Setup_fdre_C_D)        0.081    38.831    DAC_control_1/data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         38.831    
                         arrival time                         -32.747    
  -------------------------------------------------------------------
                         slack                                  6.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/DAC3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.292ns (39.925%)  route 0.439ns (60.075%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.591    -0.573    controlPhase_Trigger1/clk_out1
    SLICE_X75Y82         FDRE                                         r  controlPhase_Trigger1/DAC3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  controlPhase_Trigger1/DAC3_reg[0]/Q
                         net (fo=2, routed)           0.293    -0.140    DAC_control_1/data_in_reg[15]_1[0]
    SLICE_X72Y81         LUT5 (Prop_lut5_I0_O)        0.044    -0.096 r  DAC_control_1/data_in[0]_i_2/O
                         net (fo=1, routed)           0.147     0.051    DAC_control_1/data_in[0]_i_2_n_0
    SLICE_X72Y81         LUT6 (Prop_lut6_I5_O)        0.107     0.158 r  DAC_control_1/data_in[0]_i_1/O
                         net (fo=1, routed)           0.000     0.158    DAC_control_1/data_in0_in[0]
    SLICE_X72Y81         FDRE                                         r  DAC_control_1/data_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.858    -0.815    DAC_control_1/clk_out3
    SLICE_X72Y81         FDRE                                         r  DAC_control_1/data_in_reg[0]/C
                         clock pessimism              0.557    -0.259    
                         clock uncertainty            0.219    -0.039    
    SLICE_X72Y81         FDRE (Hold_fdre_C_D)         0.092     0.053    DAC_control_1/data_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/DAC4_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.399%)  route 0.609ns (76.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.602    -0.562    controlPhase_Trigger1/clk_out1
    SLICE_X86Y83         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  controlPhase_Trigger1/DAC4_reg[7]/Q
                         net (fo=2, routed)           0.609     0.188    DAC_control_1/Q[7]
    SLICE_X74Y84         LUT6 (Prop_lut6_I0_O)        0.045     0.233 r  DAC_control_1/data_in[7]_i_1/O
                         net (fo=1, routed)           0.000     0.233    DAC_control_1/data_in0_in[7]
    SLICE_X74Y84         FDRE                                         r  DAC_control_1/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.864    -0.809    DAC_control_1/clk_out3
    SLICE_X74Y84         FDRE                                         r  DAC_control_1/data_in_reg[7]/C
                         clock pessimism              0.557    -0.253    
                         clock uncertainty            0.219    -0.033    
    SLICE_X74Y84         FDRE (Hold_fdre_C_D)         0.120     0.087    DAC_control_1/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/startDAC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.209ns (31.212%)  route 0.461ns (68.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.596    -0.568    controlPhase_Trigger1/clk_out1
    SLICE_X74Y90         FDRE                                         r  controlPhase_Trigger1/startDAC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  controlPhase_Trigger1/startDAC_reg/Q
                         net (fo=5, routed)           0.290    -0.114    DAC_control_1/startDAC
    SLICE_X72Y86         LUT5 (Prop_lut5_I0_O)        0.045    -0.069 r  DAC_control_1/data_in[20]_i_1/O
                         net (fo=19, routed)          0.171     0.101    DAC_control_1/data_in
    SLICE_X76Y86         FDRE                                         r  DAC_control_1/data_in_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.865    -0.808    DAC_control_1/clk_out3
    SLICE_X76Y86         FDRE                                         r  DAC_control_1/data_in_reg[10]/C
                         clock pessimism              0.557    -0.252    
                         clock uncertainty            0.219    -0.032    
    SLICE_X76Y86         FDRE (Hold_fdre_C_CE)       -0.016    -0.048    DAC_control_1/data_in_reg[10]
  -------------------------------------------------------------------
                         required time                          0.048    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/startDAC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.209ns (31.212%)  route 0.461ns (68.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.596    -0.568    controlPhase_Trigger1/clk_out1
    SLICE_X74Y90         FDRE                                         r  controlPhase_Trigger1/startDAC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  controlPhase_Trigger1/startDAC_reg/Q
                         net (fo=5, routed)           0.290    -0.114    DAC_control_1/startDAC
    SLICE_X72Y86         LUT5 (Prop_lut5_I0_O)        0.045    -0.069 r  DAC_control_1/data_in[20]_i_1/O
                         net (fo=19, routed)          0.171     0.101    DAC_control_1/data_in
    SLICE_X76Y86         FDRE                                         r  DAC_control_1/data_in_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.865    -0.808    DAC_control_1/clk_out3
    SLICE_X76Y86         FDRE                                         r  DAC_control_1/data_in_reg[9]/C
                         clock pessimism              0.557    -0.252    
                         clock uncertainty            0.219    -0.032    
    SLICE_X76Y86         FDRE (Hold_fdre_C_CE)       -0.016    -0.048    DAC_control_1/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                          0.048    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/DAC4_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.209ns (25.925%)  route 0.597ns (74.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.602    -0.562    controlPhase_Trigger1/clk_out1
    SLICE_X84Y84         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  controlPhase_Trigger1/DAC4_reg[9]/Q
                         net (fo=2, routed)           0.597     0.199    DAC_control_1/Q[9]
    SLICE_X76Y86         LUT6 (Prop_lut6_I0_O)        0.045     0.244 r  DAC_control_1/data_in[9]_i_1/O
                         net (fo=1, routed)           0.000     0.244    DAC_control_1/data_in0_in[9]
    SLICE_X76Y86         FDRE                                         r  DAC_control_1/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.865    -0.808    DAC_control_1/clk_out3
    SLICE_X76Y86         FDRE                                         r  DAC_control_1/data_in_reg[9]/C
                         clock pessimism              0.557    -0.252    
                         clock uncertainty            0.219    -0.032    
    SLICE_X76Y86         FDRE (Hold_fdre_C_D)         0.121     0.089    DAC_control_1/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/DAC4_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.924%)  route 0.591ns (76.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.604    -0.560    controlPhase_Trigger1/clk_out1
    SLICE_X85Y89         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  controlPhase_Trigger1/DAC4_reg[14]/Q
                         net (fo=2, routed)           0.591     0.172    DAC_control_1/Q[14]
    SLICE_X75Y87         LUT6 (Prop_lut6_I0_O)        0.045     0.217 r  DAC_control_1/data_in[14]_i_1/O
                         net (fo=1, routed)           0.000     0.217    DAC_control_1/data_in0_in[14]
    SLICE_X75Y87         FDRE                                         r  DAC_control_1/data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.866    -0.807    DAC_control_1/clk_out3
    SLICE_X75Y87         FDRE                                         r  DAC_control_1/data_in_reg[14]/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.219    -0.031    
    SLICE_X75Y87         FDRE (Hold_fdre_C_D)         0.091     0.060    DAC_control_1/data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/DAC4_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.186ns (22.638%)  route 0.636ns (77.362%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.602    -0.562    controlPhase_Trigger1/clk_out1
    SLICE_X86Y83         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  controlPhase_Trigger1/DAC4_reg[8]/Q
                         net (fo=2, routed)           0.636     0.214    DAC_control_1/Q[8]
    SLICE_X74Y84         LUT6 (Prop_lut6_I0_O)        0.045     0.259 r  DAC_control_1/data_in[8]_i_1/O
                         net (fo=1, routed)           0.000     0.259    DAC_control_1/data_in0_in[8]
    SLICE_X74Y84         FDRE                                         r  DAC_control_1/data_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.864    -0.809    DAC_control_1/clk_out3
    SLICE_X74Y84         FDRE                                         r  DAC_control_1/data_in_reg[8]/C
                         clock pessimism              0.557    -0.253    
                         clock uncertainty            0.219    -0.033    
    SLICE_X74Y84         FDRE (Hold_fdre_C_D)         0.121     0.088    DAC_control_1/data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/DAC4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.209ns (26.217%)  route 0.588ns (73.783%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.599    -0.565    controlPhase_Trigger1/clk_out1
    SLICE_X84Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  controlPhase_Trigger1/DAC4_reg[3]/Q
                         net (fo=2, routed)           0.588     0.187    DAC_control_1/Q[3]
    SLICE_X72Y81         LUT6 (Prop_lut6_I0_O)        0.045     0.232 r  DAC_control_1/data_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.232    DAC_control_1/data_in0_in[3]
    SLICE_X72Y81         FDRE                                         r  DAC_control_1/data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.858    -0.815    DAC_control_1/clk_out3
    SLICE_X72Y81         FDRE                                         r  DAC_control_1/data_in_reg[3]/C
                         clock pessimism              0.557    -0.259    
                         clock uncertainty            0.219    -0.039    
    SLICE_X72Y81         FDRE (Hold_fdre_C_D)         0.092     0.053    DAC_control_1/data_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/DAC4_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.209ns (24.982%)  route 0.628ns (75.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.603    -0.561    controlPhase_Trigger1/clk_out1
    SLICE_X84Y87         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  controlPhase_Trigger1/DAC4_reg[15]/Q
                         net (fo=2, routed)           0.628     0.230    DAC_control_1/Q[15]
    SLICE_X74Y88         LUT6 (Prop_lut6_I0_O)        0.045     0.275 r  DAC_control_1/data_in[15]_i_1/O
                         net (fo=1, routed)           0.000     0.275    DAC_control_1/data_in0_in[15]
    SLICE_X74Y88         FDRE                                         r  DAC_control_1/data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.868    -0.805    DAC_control_1/clk_out3
    SLICE_X74Y88         FDRE                                         r  DAC_control_1/data_in_reg[15]/C
                         clock pessimism              0.557    -0.249    
                         clock uncertainty            0.219    -0.029    
    SLICE_X74Y88         FDRE (Hold_fdre_C_D)         0.121     0.092    DAC_control_1/data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/DAC2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.186ns (22.856%)  route 0.628ns (77.144%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.591    -0.573    controlPhase_Trigger1/clk_out1
    SLICE_X77Y82         FDRE                                         r  controlPhase_Trigger1/DAC2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  controlPhase_Trigger1/DAC2_reg[2]/Q
                         net (fo=2, routed)           0.628     0.196    DAC_control_1/data_in_reg[15]_0[2]
    SLICE_X72Y83         LUT6 (Prop_lut6_I4_O)        0.045     0.241 r  DAC_control_1/data_in[2]_i_1/O
                         net (fo=1, routed)           0.000     0.241    DAC_control_1/data_in0_in[2]
    SLICE_X72Y83         FDRE                                         r  DAC_control_1/data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.860    -0.813    DAC_control_1/clk_out3
    SLICE_X72Y83         FDRE                                         r  DAC_control_1/data_in_reg[2]/C
                         clock pessimism              0.557    -0.257    
                         clock uncertainty            0.219    -0.037    
    SLICE_X72Y83         FDRE (Hold_fdre_C_D)         0.091     0.054    DAC_control_1/data_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.187    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.517ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.517ns  (required time - arrival time)
  Source:                 DAC_control_1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0_1 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.964ns (24.393%)  route 2.988ns (75.607%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 38.570 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.710    -0.830    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  DAC_control_1/count_reg[3]/Q
                         net (fo=8, routed)           1.072     0.661    DAC_control_1/count_reg_n_0_[3]
    SLICE_X71Y85         LUT6 (Prop_lut6_I5_O)        0.297     0.958 f  DAC_control_1/FSM_sequential_control[3]_i_5__0/O
                         net (fo=2, routed)           1.042     2.000    DAC_control_1/FSM_sequential_control[3]_i_5__0_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.124     2.124 f  DAC_control_1/count[5]_i_4/O
                         net (fo=1, routed)           0.162     2.286    DAC_control_1/count[5]_i_4_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I5_O)        0.124     2.410 r  DAC_control_1/count[5]_i_1/O
                         net (fo=6, routed)           0.712     3.122    DAC_control_1/count[5]_i_1_n_0
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.590    38.570    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[0]/C
                         clock pessimism              0.600    39.170    
                         clock uncertainty           -0.102    39.068    
    SLICE_X72Y85         FDRE (Setup_fdre_C_R)       -0.429    38.639    DAC_control_1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.639    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                 35.517    

Slack (MET) :             35.517ns  (required time - arrival time)
  Source:                 DAC_control_1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0_1 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.964ns (24.393%)  route 2.988ns (75.607%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 38.570 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.710    -0.830    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  DAC_control_1/count_reg[3]/Q
                         net (fo=8, routed)           1.072     0.661    DAC_control_1/count_reg_n_0_[3]
    SLICE_X71Y85         LUT6 (Prop_lut6_I5_O)        0.297     0.958 f  DAC_control_1/FSM_sequential_control[3]_i_5__0/O
                         net (fo=2, routed)           1.042     2.000    DAC_control_1/FSM_sequential_control[3]_i_5__0_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.124     2.124 f  DAC_control_1/count[5]_i_4/O
                         net (fo=1, routed)           0.162     2.286    DAC_control_1/count[5]_i_4_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I5_O)        0.124     2.410 r  DAC_control_1/count[5]_i_1/O
                         net (fo=6, routed)           0.712     3.122    DAC_control_1/count[5]_i_1_n_0
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.590    38.570    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[1]/C
                         clock pessimism              0.600    39.170    
                         clock uncertainty           -0.102    39.068    
    SLICE_X72Y85         FDRE (Setup_fdre_C_R)       -0.429    38.639    DAC_control_1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.639    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                 35.517    

Slack (MET) :             35.517ns  (required time - arrival time)
  Source:                 DAC_control_1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0_1 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.964ns (24.393%)  route 2.988ns (75.607%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 38.570 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.710    -0.830    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  DAC_control_1/count_reg[3]/Q
                         net (fo=8, routed)           1.072     0.661    DAC_control_1/count_reg_n_0_[3]
    SLICE_X71Y85         LUT6 (Prop_lut6_I5_O)        0.297     0.958 f  DAC_control_1/FSM_sequential_control[3]_i_5__0/O
                         net (fo=2, routed)           1.042     2.000    DAC_control_1/FSM_sequential_control[3]_i_5__0_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.124     2.124 f  DAC_control_1/count[5]_i_4/O
                         net (fo=1, routed)           0.162     2.286    DAC_control_1/count[5]_i_4_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I5_O)        0.124     2.410 r  DAC_control_1/count[5]_i_1/O
                         net (fo=6, routed)           0.712     3.122    DAC_control_1/count[5]_i_1_n_0
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.590    38.570    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[2]/C
                         clock pessimism              0.600    39.170    
                         clock uncertainty           -0.102    39.068    
    SLICE_X72Y85         FDRE (Setup_fdre_C_R)       -0.429    38.639    DAC_control_1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.639    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                 35.517    

Slack (MET) :             35.517ns  (required time - arrival time)
  Source:                 DAC_control_1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0_1 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.964ns (24.393%)  route 2.988ns (75.607%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 38.570 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.710    -0.830    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  DAC_control_1/count_reg[3]/Q
                         net (fo=8, routed)           1.072     0.661    DAC_control_1/count_reg_n_0_[3]
    SLICE_X71Y85         LUT6 (Prop_lut6_I5_O)        0.297     0.958 f  DAC_control_1/FSM_sequential_control[3]_i_5__0/O
                         net (fo=2, routed)           1.042     2.000    DAC_control_1/FSM_sequential_control[3]_i_5__0_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.124     2.124 f  DAC_control_1/count[5]_i_4/O
                         net (fo=1, routed)           0.162     2.286    DAC_control_1/count[5]_i_4_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I5_O)        0.124     2.410 r  DAC_control_1/count[5]_i_1/O
                         net (fo=6, routed)           0.712     3.122    DAC_control_1/count[5]_i_1_n_0
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.590    38.570    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[3]/C
                         clock pessimism              0.600    39.170    
                         clock uncertainty           -0.102    39.068    
    SLICE_X72Y85         FDRE (Setup_fdre_C_R)       -0.429    38.639    DAC_control_1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.639    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                 35.517    

Slack (MET) :             35.517ns  (required time - arrival time)
  Source:                 DAC_control_1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0_1 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.964ns (24.393%)  route 2.988ns (75.607%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 38.570 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.710    -0.830    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  DAC_control_1/count_reg[3]/Q
                         net (fo=8, routed)           1.072     0.661    DAC_control_1/count_reg_n_0_[3]
    SLICE_X71Y85         LUT6 (Prop_lut6_I5_O)        0.297     0.958 f  DAC_control_1/FSM_sequential_control[3]_i_5__0/O
                         net (fo=2, routed)           1.042     2.000    DAC_control_1/FSM_sequential_control[3]_i_5__0_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.124     2.124 f  DAC_control_1/count[5]_i_4/O
                         net (fo=1, routed)           0.162     2.286    DAC_control_1/count[5]_i_4_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I5_O)        0.124     2.410 r  DAC_control_1/count[5]_i_1/O
                         net (fo=6, routed)           0.712     3.122    DAC_control_1/count[5]_i_1_n_0
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.590    38.570    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[4]/C
                         clock pessimism              0.600    39.170    
                         clock uncertainty           -0.102    39.068    
    SLICE_X72Y85         FDRE (Setup_fdre_C_R)       -0.429    38.639    DAC_control_1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.639    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                 35.517    

Slack (MET) :             35.517ns  (required time - arrival time)
  Source:                 DAC_control_1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0_1 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.964ns (24.393%)  route 2.988ns (75.607%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 38.570 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.710    -0.830    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  DAC_control_1/count_reg[3]/Q
                         net (fo=8, routed)           1.072     0.661    DAC_control_1/count_reg_n_0_[3]
    SLICE_X71Y85         LUT6 (Prop_lut6_I5_O)        0.297     0.958 f  DAC_control_1/FSM_sequential_control[3]_i_5__0/O
                         net (fo=2, routed)           1.042     2.000    DAC_control_1/FSM_sequential_control[3]_i_5__0_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.124     2.124 f  DAC_control_1/count[5]_i_4/O
                         net (fo=1, routed)           0.162     2.286    DAC_control_1/count[5]_i_4_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I5_O)        0.124     2.410 r  DAC_control_1/count[5]_i_1/O
                         net (fo=6, routed)           0.712     3.122    DAC_control_1/count[5]_i_1_n_0
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.590    38.570    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[5]/C
                         clock pessimism              0.600    39.170    
                         clock uncertainty           -0.102    39.068    
    SLICE_X72Y85         FDRE (Setup_fdre_C_R)       -0.429    38.639    DAC_control_1/count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.639    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                 35.517    

Slack (MET) :             35.705ns  (required time - arrival time)
  Source:                 DAC_control_1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/FSM_sequential_control_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0_1 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 1.090ns (27.963%)  route 2.808ns (72.037%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.710    -0.830    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  DAC_control_1/count_reg[1]/Q
                         net (fo=16, routed)          1.037     0.627    DAC_control_1/count_reg_n_0_[1]
    SLICE_X71Y84         LUT6 (Prop_lut6_I0_O)        0.299     0.926 f  DAC_control_1/FSM_sequential_control[3]_i_3__0/O
                         net (fo=6, routed)           0.824     1.750    DAC_control_1/count1
    SLICE_X70Y84         LUT6 (Prop_lut6_I4_O)        0.124     1.874 r  DAC_control_1/FSM_sequential_control[3]_i_6/O
                         net (fo=1, routed)           0.162     2.036    DAC_control_1/FSM_sequential_control[3]_i_6_n_0
    SLICE_X70Y84         LUT6 (Prop_lut6_I4_O)        0.124     2.160 r  DAC_control_1/FSM_sequential_control[3]_i_4__0/O
                         net (fo=1, routed)           0.452     2.612    DAC_control_1/FSM_sequential_control[3]_i_4__0_n_0
    SLICE_X70Y84         LUT6 (Prop_lut6_I5_O)        0.124     2.736 r  DAC_control_1/FSM_sequential_control[3]_i_1__0/O
                         net (fo=4, routed)           0.332     3.068    DAC_control_1/FSM_sequential_control[3]_i_1__0_n_0
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.505    38.485    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[0]/C
                         clock pessimism              0.559    39.044    
                         clock uncertainty           -0.102    38.942    
    SLICE_X70Y83         FDRE (Setup_fdre_C_CE)      -0.169    38.773    DAC_control_1/FSM_sequential_control_reg[0]
  -------------------------------------------------------------------
                         required time                         38.773    
                         arrival time                          -3.068    
  -------------------------------------------------------------------
                         slack                                 35.705    

Slack (MET) :             35.705ns  (required time - arrival time)
  Source:                 DAC_control_1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/FSM_sequential_control_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0_1 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 1.090ns (27.963%)  route 2.808ns (72.037%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.710    -0.830    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  DAC_control_1/count_reg[1]/Q
                         net (fo=16, routed)          1.037     0.627    DAC_control_1/count_reg_n_0_[1]
    SLICE_X71Y84         LUT6 (Prop_lut6_I0_O)        0.299     0.926 f  DAC_control_1/FSM_sequential_control[3]_i_3__0/O
                         net (fo=6, routed)           0.824     1.750    DAC_control_1/count1
    SLICE_X70Y84         LUT6 (Prop_lut6_I4_O)        0.124     1.874 r  DAC_control_1/FSM_sequential_control[3]_i_6/O
                         net (fo=1, routed)           0.162     2.036    DAC_control_1/FSM_sequential_control[3]_i_6_n_0
    SLICE_X70Y84         LUT6 (Prop_lut6_I4_O)        0.124     2.160 r  DAC_control_1/FSM_sequential_control[3]_i_4__0/O
                         net (fo=1, routed)           0.452     2.612    DAC_control_1/FSM_sequential_control[3]_i_4__0_n_0
    SLICE_X70Y84         LUT6 (Prop_lut6_I5_O)        0.124     2.736 r  DAC_control_1/FSM_sequential_control[3]_i_1__0/O
                         net (fo=4, routed)           0.332     3.068    DAC_control_1/FSM_sequential_control[3]_i_1__0_n_0
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.505    38.485    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[1]/C
                         clock pessimism              0.559    39.044    
                         clock uncertainty           -0.102    38.942    
    SLICE_X70Y83         FDRE (Setup_fdre_C_CE)      -0.169    38.773    DAC_control_1/FSM_sequential_control_reg[1]
  -------------------------------------------------------------------
                         required time                         38.773    
                         arrival time                          -3.068    
  -------------------------------------------------------------------
                         slack                                 35.705    

Slack (MET) :             35.705ns  (required time - arrival time)
  Source:                 DAC_control_1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/FSM_sequential_control_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0_1 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 1.090ns (27.963%)  route 2.808ns (72.037%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.710    -0.830    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  DAC_control_1/count_reg[1]/Q
                         net (fo=16, routed)          1.037     0.627    DAC_control_1/count_reg_n_0_[1]
    SLICE_X71Y84         LUT6 (Prop_lut6_I0_O)        0.299     0.926 f  DAC_control_1/FSM_sequential_control[3]_i_3__0/O
                         net (fo=6, routed)           0.824     1.750    DAC_control_1/count1
    SLICE_X70Y84         LUT6 (Prop_lut6_I4_O)        0.124     1.874 r  DAC_control_1/FSM_sequential_control[3]_i_6/O
                         net (fo=1, routed)           0.162     2.036    DAC_control_1/FSM_sequential_control[3]_i_6_n_0
    SLICE_X70Y84         LUT6 (Prop_lut6_I4_O)        0.124     2.160 r  DAC_control_1/FSM_sequential_control[3]_i_4__0/O
                         net (fo=1, routed)           0.452     2.612    DAC_control_1/FSM_sequential_control[3]_i_4__0_n_0
    SLICE_X70Y84         LUT6 (Prop_lut6_I5_O)        0.124     2.736 r  DAC_control_1/FSM_sequential_control[3]_i_1__0/O
                         net (fo=4, routed)           0.332     3.068    DAC_control_1/FSM_sequential_control[3]_i_1__0_n_0
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.505    38.485    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[2]/C
                         clock pessimism              0.559    39.044    
                         clock uncertainty           -0.102    38.942    
    SLICE_X70Y83         FDRE (Setup_fdre_C_CE)      -0.169    38.773    DAC_control_1/FSM_sequential_control_reg[2]
  -------------------------------------------------------------------
                         required time                         38.773    
                         arrival time                          -3.068    
  -------------------------------------------------------------------
                         slack                                 35.705    

Slack (MET) :             35.705ns  (required time - arrival time)
  Source:                 DAC_control_1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/FSM_sequential_control_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0_1 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 1.090ns (27.963%)  route 2.808ns (72.037%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.710    -0.830    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  DAC_control_1/count_reg[1]/Q
                         net (fo=16, routed)          1.037     0.627    DAC_control_1/count_reg_n_0_[1]
    SLICE_X71Y84         LUT6 (Prop_lut6_I0_O)        0.299     0.926 f  DAC_control_1/FSM_sequential_control[3]_i_3__0/O
                         net (fo=6, routed)           0.824     1.750    DAC_control_1/count1
    SLICE_X70Y84         LUT6 (Prop_lut6_I4_O)        0.124     1.874 r  DAC_control_1/FSM_sequential_control[3]_i_6/O
                         net (fo=1, routed)           0.162     2.036    DAC_control_1/FSM_sequential_control[3]_i_6_n_0
    SLICE_X70Y84         LUT6 (Prop_lut6_I4_O)        0.124     2.160 r  DAC_control_1/FSM_sequential_control[3]_i_4__0/O
                         net (fo=1, routed)           0.452     2.612    DAC_control_1/FSM_sequential_control[3]_i_4__0_n_0
    SLICE_X70Y84         LUT6 (Prop_lut6_I5_O)        0.124     2.736 r  DAC_control_1/FSM_sequential_control[3]_i_1__0/O
                         net (fo=4, routed)           0.332     3.068    DAC_control_1/FSM_sequential_control[3]_i_1__0_n_0
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.505    38.485    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[3]/C
                         clock pessimism              0.559    39.044    
                         clock uncertainty           -0.102    38.942    
    SLICE_X70Y83         FDRE (Setup_fdre_C_CE)      -0.169    38.773    DAC_control_1/FSM_sequential_control_reg[3]
  -------------------------------------------------------------------
                         required time                         38.773    
                         arrival time                          -3.068    
  -------------------------------------------------------------------
                         slack                                 35.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 DAC_control_1/FSM_sequential_control_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/FSM_sequential_control_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.043%)  route 0.199ns (48.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.601    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  DAC_control_1/FSM_sequential_control_reg[0]/Q
                         net (fo=16, routed)          0.199    -0.239    DAC_control_1/control[0]
    SLICE_X70Y83         LUT4 (Prop_lut4_I1_O)        0.043    -0.196 r  DAC_control_1/FSM_sequential_control[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.196    DAC_control_1/control__0[1]
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.833    -0.840    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[1]/C
                         clock pessimism              0.239    -0.601    
                         clock uncertainty            0.102    -0.499    
    SLICE_X70Y83         FDRE (Hold_fdre_C_D)         0.131    -0.368    DAC_control_1/FSM_sequential_control_reg[1]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 DAC_control_1/FSM_sequential_control_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/FSM_sequential_control_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.043%)  route 0.199ns (48.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.601    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  DAC_control_1/FSM_sequential_control_reg[0]/Q
                         net (fo=16, routed)          0.199    -0.239    DAC_control_1/control[0]
    SLICE_X70Y83         LUT4 (Prop_lut4_I0_O)        0.043    -0.196 r  DAC_control_1/FSM_sequential_control[3]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.196    DAC_control_1/control__0[3]
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.833    -0.840    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[3]/C
                         clock pessimism              0.239    -0.601    
                         clock uncertainty            0.102    -0.499    
    SLICE_X70Y83         FDRE (Hold_fdre_C_D)         0.131    -0.368    DAC_control_1/FSM_sequential_control_reg[3]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 DAC_control_1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.683%)  route 0.181ns (49.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.591    -0.573    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  DAC_control_1/count_reg[0]/Q
                         net (fo=17, routed)          0.181    -0.251    DAC_control_1/count_reg_n_0_[0]
    SLICE_X72Y85         LUT6 (Prop_lut6_I2_O)        0.045    -0.206 r  DAC_control_1/count[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.206    DAC_control_1/count[5]_i_3_n_0
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.862    -0.811    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[5]/C
                         clock pessimism              0.238    -0.573    
                         clock uncertainty            0.102    -0.471    
    SLICE_X72Y85         FDRE (Hold_fdre_C_D)         0.092    -0.379    DAC_control_1/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 DAC_control_1/FSM_sequential_control_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/FSM_sequential_control_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.601    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  DAC_control_1/FSM_sequential_control_reg[0]/Q
                         net (fo=16, routed)          0.199    -0.239    DAC_control_1/control[0]
    SLICE_X70Y83         LUT4 (Prop_lut4_I1_O)        0.045    -0.194 r  DAC_control_1/FSM_sequential_control[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.194    DAC_control_1/control__0[2]
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.833    -0.840    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[2]/C
                         clock pessimism              0.239    -0.601    
                         clock uncertainty            0.102    -0.499    
    SLICE_X70Y83         FDRE (Hold_fdre_C_D)         0.121    -0.378    DAC_control_1/FSM_sequential_control_reg[2]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 DAC_control_1/FSM_sequential_control_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/FSM_sequential_control_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.601    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  DAC_control_1/FSM_sequential_control_reg[0]/Q
                         net (fo=16, routed)          0.199    -0.239    DAC_control_1/control[0]
    SLICE_X70Y83         LUT1 (Prop_lut1_I0_O)        0.045    -0.194 r  DAC_control_1/FSM_sequential_control[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.194    DAC_control_1/control__0[0]
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.833    -0.840    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[0]/C
                         clock pessimism              0.239    -0.601    
                         clock uncertainty            0.102    -0.499    
    SLICE_X70Y83         FDRE (Hold_fdre_C_D)         0.120    -0.379    DAC_control_1/FSM_sequential_control_reg[0]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 DAC_control_1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.183ns (44.182%)  route 0.231ns (55.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.591    -0.573    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  DAC_control_1/count_reg[0]/Q
                         net (fo=17, routed)          0.231    -0.201    DAC_control_1/count_reg_n_0_[0]
    SLICE_X72Y85         LUT2 (Prop_lut2_I0_O)        0.042    -0.159 r  DAC_control_1/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    DAC_control_1/count[1]_i_1_n_0
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.862    -0.811    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[1]/C
                         clock pessimism              0.238    -0.573    
                         clock uncertainty            0.102    -0.471    
    SLICE_X72Y85         FDRE (Hold_fdre_C_D)         0.107    -0.364    DAC_control_1/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 DAC_control_1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.782%)  route 0.220ns (54.218%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.591    -0.573    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  DAC_control_1/count_reg[0]/Q
                         net (fo=17, routed)          0.220    -0.212    DAC_control_1/count_reg_n_0_[0]
    SLICE_X72Y85         LUT3 (Prop_lut3_I1_O)        0.045    -0.167 r  DAC_control_1/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    DAC_control_1/count[2]_i_1_n_0
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.862    -0.811    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[2]/C
                         clock pessimism              0.238    -0.573    
                         clock uncertainty            0.102    -0.471    
    SLICE_X72Y85         FDRE (Hold_fdre_C_D)         0.092    -0.379    DAC_control_1/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 DAC_control_1/FSM_sequential_control_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/CS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.246ns (53.700%)  route 0.212ns (46.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.601    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDRE (Prop_fdre_C_Q)         0.148    -0.453 r  DAC_control_1/FSM_sequential_control_reg[1]/Q
                         net (fo=48, routed)          0.212    -0.241    DAC_control_1/control[1]
    SLICE_X70Y85         LUT4 (Prop_lut4_I2_O)        0.098    -0.143 r  DAC_control_1/CS_i_2/O
                         net (fo=1, routed)           0.000    -0.143    DAC_control_1/CS_i_2_n_0
    SLICE_X70Y85         FDRE                                         r  DAC_control_1/CS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.835    -0.838    DAC_control_1/clk_out3
    SLICE_X70Y85         FDRE                                         r  DAC_control_1/CS_reg/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.102    -0.483    
    SLICE_X70Y85         FDRE (Hold_fdre_C_D)         0.120    -0.363    DAC_control_1/CS_reg
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 DAC_control_1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.584%)  route 0.231ns (55.416%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.591    -0.573    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.432 f  DAC_control_1/count_reg[0]/Q
                         net (fo=17, routed)          0.231    -0.201    DAC_control_1/count_reg_n_0_[0]
    SLICE_X72Y85         LUT1 (Prop_lut1_I0_O)        0.045    -0.156 r  DAC_control_1/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    DAC_control_1/count[0]_i_1_n_0
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.862    -0.811    DAC_control_1/clk_out3
    SLICE_X72Y85         FDRE                                         r  DAC_control_1/count_reg[0]/C
                         clock pessimism              0.238    -0.573    
                         clock uncertainty            0.102    -0.471    
    SLICE_X72Y85         FDRE (Hold_fdre_C_D)         0.091    -0.380    DAC_control_1/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 DAC_control_1/FSM_sequential_control_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DAC_control_1/data_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.246ns (48.658%)  route 0.260ns (51.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.601    DAC_control_1/clk_out3
    SLICE_X70Y83         FDRE                                         r  DAC_control_1/FSM_sequential_control_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDRE (Prop_fdre_C_Q)         0.148    -0.453 r  DAC_control_1/FSM_sequential_control_reg[1]/Q
                         net (fo=48, routed)          0.260    -0.194    DAC_control_1/control[1]
    SLICE_X72Y83         LUT6 (Prop_lut6_I2_O)        0.098    -0.096 r  DAC_control_1/data_in[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.096    DAC_control_1/data_in0_in[2]
    SLICE_X72Y83         FDRE                                         r  DAC_control_1/data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.860    -0.813    DAC_control_1/clk_out3
    SLICE_X72Y83         FDRE                                         r  DAC_control_1/data_in_reg[2]/C
                         clock pessimism              0.275    -0.538    
                         clock uncertainty            0.102    -0.436    
    SLICE_X72Y83         FDRE (Hold_fdre_C_D)         0.091    -0.345    DAC_control_1/data_in_reg[2]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.249    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.972ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.972ns  (required time - arrival time)
  Source:                 controlPhase_Trigger1/DAC3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.686ns  (logic 0.704ns (19.097%)  route 2.982ns (80.903%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 38.570 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.832ns = ( 29.168 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    27.460 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.708    29.168    controlPhase_Trigger1/clk_out1
    SLICE_X75Y82         FDRE                                         r  controlPhase_Trigger1/DAC3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y82         FDRE (Prop_fdre_C_Q)         0.456    29.624 r  controlPhase_Trigger1/DAC3_reg[6]/Q
                         net (fo=2, routed)           2.038    31.663    DAC_control_1/data_in_reg[15]_1[6]
    SLICE_X74Y82         LUT5 (Prop_lut5_I0_O)        0.124    31.787 r  DAC_control_1/data_in[6]_i_2/O
                         net (fo=1, routed)           0.944    32.731    DAC_control_1/data_in[6]_i_2_n_0
    SLICE_X74Y83         LUT6 (Prop_lut6_I5_O)        0.124    32.855 r  DAC_control_1/data_in[6]_i_1/O
                         net (fo=1, routed)           0.000    32.855    DAC_control_1/data_in0_in[6]
    SLICE_X74Y83         FDRE                                         r  DAC_control_1/data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.590    38.570    DAC_control_1/clk_out3
    SLICE_X74Y83         FDRE                                         r  DAC_control_1/data_in_reg[6]/C
                         clock pessimism              0.395    38.965    
                         clock uncertainty           -0.219    38.746    
    SLICE_X74Y83         FDRE (Setup_fdre_C_D)        0.081    38.827    DAC_control_1/data_in_reg[6]
  -------------------------------------------------------------------
                         required time                         38.827    
                         arrival time                         -32.855    
  -------------------------------------------------------------------
                         slack                                  5.972    

Slack (MET) :             6.026ns  (required time - arrival time)
  Source:                 controlPhase_Trigger1/startDAC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.334ns  (logic 0.642ns (19.256%)  route 2.692ns (80.744%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.565 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 29.175 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    27.460 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.715    29.175    controlPhase_Trigger1/clk_out1
    SLICE_X74Y90         FDRE                                         r  controlPhase_Trigger1/startDAC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y90         FDRE (Prop_fdre_C_Q)         0.518    29.693 r  controlPhase_Trigger1/startDAC_reg/Q
                         net (fo=5, routed)           0.787    30.480    DAC_control_1/startDAC
    SLICE_X72Y86         LUT5 (Prop_lut5_I0_O)        0.124    30.604 r  DAC_control_1/data_in[20]_i_1/O
                         net (fo=19, routed)          1.905    32.509    DAC_control_1/data_in
    SLICE_X72Y81         FDRE                                         r  DAC_control_1/data_in_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.585    38.565    DAC_control_1/clk_out3
    SLICE_X72Y81         FDRE                                         r  DAC_control_1/data_in_reg[0]/C
                         clock pessimism              0.395    38.960    
                         clock uncertainty           -0.219    38.741    
    SLICE_X72Y81         FDRE (Setup_fdre_C_CE)      -0.205    38.536    DAC_control_1/data_in_reg[0]
  -------------------------------------------------------------------
                         required time                         38.536    
                         arrival time                         -32.509    
  -------------------------------------------------------------------
                         slack                                  6.026    

Slack (MET) :             6.026ns  (required time - arrival time)
  Source:                 controlPhase_Trigger1/startDAC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.334ns  (logic 0.642ns (19.256%)  route 2.692ns (80.744%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.565 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 29.175 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    27.460 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.715    29.175    controlPhase_Trigger1/clk_out1
    SLICE_X74Y90         FDRE                                         r  controlPhase_Trigger1/startDAC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y90         FDRE (Prop_fdre_C_Q)         0.518    29.693 r  controlPhase_Trigger1/startDAC_reg/Q
                         net (fo=5, routed)           0.787    30.480    DAC_control_1/startDAC
    SLICE_X72Y86         LUT5 (Prop_lut5_I0_O)        0.124    30.604 r  DAC_control_1/data_in[20]_i_1/O
                         net (fo=19, routed)          1.905    32.509    DAC_control_1/data_in
    SLICE_X72Y81         FDRE                                         r  DAC_control_1/data_in_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.585    38.565    DAC_control_1/clk_out3
    SLICE_X72Y81         FDRE                                         r  DAC_control_1/data_in_reg[3]/C
                         clock pessimism              0.395    38.960    
                         clock uncertainty           -0.219    38.741    
    SLICE_X72Y81         FDRE (Setup_fdre_C_CE)      -0.205    38.536    DAC_control_1/data_in_reg[3]
  -------------------------------------------------------------------
                         required time                         38.536    
                         arrival time                         -32.509    
  -------------------------------------------------------------------
                         slack                                  6.026    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 controlPhase_Trigger1/startDAC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.364ns  (logic 0.642ns (19.083%)  route 2.722ns (80.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 38.569 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 29.175 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    27.460 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.715    29.175    controlPhase_Trigger1/clk_out1
    SLICE_X74Y90         FDRE                                         r  controlPhase_Trigger1/startDAC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y90         FDRE (Prop_fdre_C_Q)         0.518    29.693 r  controlPhase_Trigger1/startDAC_reg/Q
                         net (fo=5, routed)           0.787    30.480    DAC_control_1/startDAC
    SLICE_X72Y86         LUT5 (Prop_lut5_I0_O)        0.124    30.604 r  DAC_control_1/data_in[20]_i_1/O
                         net (fo=19, routed)          1.935    32.540    DAC_control_1/data_in
    SLICE_X74Y82         FDRE                                         r  DAC_control_1/data_in_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.589    38.569    DAC_control_1/clk_out3
    SLICE_X74Y82         FDRE                                         r  DAC_control_1/data_in_reg[4]/C
                         clock pessimism              0.395    38.964    
                         clock uncertainty           -0.219    38.745    
    SLICE_X74Y82         FDRE (Setup_fdre_C_CE)      -0.169    38.576    DAC_control_1/data_in_reg[4]
  -------------------------------------------------------------------
                         required time                         38.576    
                         arrival time                         -32.540    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.054ns  (required time - arrival time)
  Source:                 controlPhase_Trigger1/startDAC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.348ns  (logic 0.642ns (19.173%)  route 2.706ns (80.827%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.571 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 29.175 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    27.460 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.715    29.175    controlPhase_Trigger1/clk_out1
    SLICE_X74Y90         FDRE                                         r  controlPhase_Trigger1/startDAC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y90         FDRE (Prop_fdre_C_Q)         0.518    29.693 r  controlPhase_Trigger1/startDAC_reg/Q
                         net (fo=5, routed)           0.787    30.480    DAC_control_1/startDAC
    SLICE_X72Y86         LUT5 (Prop_lut5_I0_O)        0.124    30.604 r  DAC_control_1/data_in[20]_i_1/O
                         net (fo=19, routed)          1.919    32.524    DAC_control_1/data_in
    SLICE_X74Y84         FDRE                                         r  DAC_control_1/data_in_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.591    38.571    DAC_control_1/clk_out3
    SLICE_X74Y84         FDRE                                         r  DAC_control_1/data_in_reg[7]/C
                         clock pessimism              0.395    38.966    
                         clock uncertainty           -0.219    38.747    
    SLICE_X74Y84         FDRE (Setup_fdre_C_CE)      -0.169    38.578    DAC_control_1/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         38.578    
                         arrival time                         -32.524    
  -------------------------------------------------------------------
                         slack                                  6.054    

Slack (MET) :             6.054ns  (required time - arrival time)
  Source:                 controlPhase_Trigger1/startDAC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.348ns  (logic 0.642ns (19.173%)  route 2.706ns (80.827%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.571 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 29.175 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    27.460 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.715    29.175    controlPhase_Trigger1/clk_out1
    SLICE_X74Y90         FDRE                                         r  controlPhase_Trigger1/startDAC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y90         FDRE (Prop_fdre_C_Q)         0.518    29.693 r  controlPhase_Trigger1/startDAC_reg/Q
                         net (fo=5, routed)           0.787    30.480    DAC_control_1/startDAC
    SLICE_X72Y86         LUT5 (Prop_lut5_I0_O)        0.124    30.604 r  DAC_control_1/data_in[20]_i_1/O
                         net (fo=19, routed)          1.919    32.524    DAC_control_1/data_in
    SLICE_X74Y84         FDRE                                         r  DAC_control_1/data_in_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.591    38.571    DAC_control_1/clk_out3
    SLICE_X74Y84         FDRE                                         r  DAC_control_1/data_in_reg[8]/C
                         clock pessimism              0.395    38.966    
                         clock uncertainty           -0.219    38.747    
    SLICE_X74Y84         FDRE (Setup_fdre_C_CE)      -0.169    38.578    DAC_control_1/data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         38.578    
                         arrival time                         -32.524    
  -------------------------------------------------------------------
                         slack                                  6.054    

Slack (MET) :             6.067ns  (required time - arrival time)
  Source:                 controlPhase_Trigger1/startDAC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.296ns  (logic 0.642ns (19.478%)  route 2.654ns (80.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.568 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 29.175 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    27.460 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.715    29.175    controlPhase_Trigger1/clk_out1
    SLICE_X74Y90         FDRE                                         r  controlPhase_Trigger1/startDAC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y90         FDRE (Prop_fdre_C_Q)         0.518    29.693 r  controlPhase_Trigger1/startDAC_reg/Q
                         net (fo=5, routed)           0.787    30.480    DAC_control_1/startDAC
    SLICE_X72Y86         LUT5 (Prop_lut5_I0_O)        0.124    30.604 r  DAC_control_1/data_in[20]_i_1/O
                         net (fo=19, routed)          1.867    32.471    DAC_control_1/data_in
    SLICE_X72Y83         FDRE                                         r  DAC_control_1/data_in_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.588    38.568    DAC_control_1/clk_out3
    SLICE_X72Y83         FDRE                                         r  DAC_control_1/data_in_reg[16]/C
                         clock pessimism              0.395    38.963    
                         clock uncertainty           -0.219    38.744    
    SLICE_X72Y83         FDRE (Setup_fdre_C_CE)      -0.205    38.539    DAC_control_1/data_in_reg[16]
  -------------------------------------------------------------------
                         required time                         38.539    
                         arrival time                         -32.471    
  -------------------------------------------------------------------
                         slack                                  6.067    

Slack (MET) :             6.067ns  (required time - arrival time)
  Source:                 controlPhase_Trigger1/startDAC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.296ns  (logic 0.642ns (19.478%)  route 2.654ns (80.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.568 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 29.175 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    27.460 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.715    29.175    controlPhase_Trigger1/clk_out1
    SLICE_X74Y90         FDRE                                         r  controlPhase_Trigger1/startDAC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y90         FDRE (Prop_fdre_C_Q)         0.518    29.693 r  controlPhase_Trigger1/startDAC_reg/Q
                         net (fo=5, routed)           0.787    30.480    DAC_control_1/startDAC
    SLICE_X72Y86         LUT5 (Prop_lut5_I0_O)        0.124    30.604 r  DAC_control_1/data_in[20]_i_1/O
                         net (fo=19, routed)          1.867    32.471    DAC_control_1/data_in
    SLICE_X72Y83         FDRE                                         r  DAC_control_1/data_in_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.588    38.568    DAC_control_1/clk_out3
    SLICE_X72Y83         FDRE                                         r  DAC_control_1/data_in_reg[20]/C
                         clock pessimism              0.395    38.963    
                         clock uncertainty           -0.219    38.744    
    SLICE_X72Y83         FDRE (Setup_fdre_C_CE)      -0.205    38.539    DAC_control_1/data_in_reg[20]
  -------------------------------------------------------------------
                         required time                         38.539    
                         arrival time                         -32.471    
  -------------------------------------------------------------------
                         slack                                  6.067    

Slack (MET) :             6.067ns  (required time - arrival time)
  Source:                 controlPhase_Trigger1/startDAC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.296ns  (logic 0.642ns (19.478%)  route 2.654ns (80.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.568 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 29.175 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    27.460 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.715    29.175    controlPhase_Trigger1/clk_out1
    SLICE_X74Y90         FDRE                                         r  controlPhase_Trigger1/startDAC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y90         FDRE (Prop_fdre_C_Q)         0.518    29.693 r  controlPhase_Trigger1/startDAC_reg/Q
                         net (fo=5, routed)           0.787    30.480    DAC_control_1/startDAC
    SLICE_X72Y86         LUT5 (Prop_lut5_I0_O)        0.124    30.604 r  DAC_control_1/data_in[20]_i_1/O
                         net (fo=19, routed)          1.867    32.471    DAC_control_1/data_in
    SLICE_X72Y83         FDRE                                         r  DAC_control_1/data_in_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.588    38.568    DAC_control_1/clk_out3
    SLICE_X72Y83         FDRE                                         r  DAC_control_1/data_in_reg[2]/C
                         clock pessimism              0.395    38.963    
                         clock uncertainty           -0.219    38.744    
    SLICE_X72Y83         FDRE (Setup_fdre_C_CE)      -0.205    38.539    DAC_control_1/data_in_reg[2]
  -------------------------------------------------------------------
                         required time                         38.539    
                         arrival time                         -32.471    
  -------------------------------------------------------------------
                         slack                                  6.067    

Slack (MET) :             6.083ns  (required time - arrival time)
  Source:                 controlPhase_Trigger1/DAC3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.570ns  (logic 0.704ns (19.719%)  route 2.866ns (80.281%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 38.574 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( 29.177 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    27.460 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        1.717    29.177    controlPhase_Trigger1/clk_out1
    SLICE_X79Y87         FDRE                                         r  controlPhase_Trigger1/DAC3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y87         FDRE (Prop_fdre_C_Q)         0.456    29.633 r  controlPhase_Trigger1/DAC3_reg[15]/Q
                         net (fo=2, routed)           1.711    31.345    DAC_control_1/data_in_reg[15]_1[15]
    SLICE_X74Y88         LUT5 (Prop_lut5_I0_O)        0.124    31.469 r  DAC_control_1/data_in[15]_i_2/O
                         net (fo=1, routed)           1.155    32.623    DAC_control_1/data_in[15]_i_2_n_0
    SLICE_X74Y88         LUT6 (Prop_lut6_I5_O)        0.124    32.747 r  DAC_control_1/data_in[15]_i_1/O
                         net (fo=1, routed)           0.000    32.747    DAC_control_1/data_in0_in[15]
    SLICE_X74Y88         FDRE                                         r  DAC_control_1/data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          1.594    38.574    DAC_control_1/clk_out3
    SLICE_X74Y88         FDRE                                         r  DAC_control_1/data_in_reg[15]/C
                         clock pessimism              0.395    38.969    
                         clock uncertainty           -0.219    38.750    
    SLICE_X74Y88         FDRE (Setup_fdre_C_D)        0.081    38.831    DAC_control_1/data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         38.831    
                         arrival time                         -32.747    
  -------------------------------------------------------------------
                         slack                                  6.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/DAC3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.292ns (39.925%)  route 0.439ns (60.075%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.591    -0.573    controlPhase_Trigger1/clk_out1
    SLICE_X75Y82         FDRE                                         r  controlPhase_Trigger1/DAC3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  controlPhase_Trigger1/DAC3_reg[0]/Q
                         net (fo=2, routed)           0.293    -0.140    DAC_control_1/data_in_reg[15]_1[0]
    SLICE_X72Y81         LUT5 (Prop_lut5_I0_O)        0.044    -0.096 r  DAC_control_1/data_in[0]_i_2/O
                         net (fo=1, routed)           0.147     0.051    DAC_control_1/data_in[0]_i_2_n_0
    SLICE_X72Y81         LUT6 (Prop_lut6_I5_O)        0.107     0.158 r  DAC_control_1/data_in[0]_i_1/O
                         net (fo=1, routed)           0.000     0.158    DAC_control_1/data_in0_in[0]
    SLICE_X72Y81         FDRE                                         r  DAC_control_1/data_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.858    -0.815    DAC_control_1/clk_out3
    SLICE_X72Y81         FDRE                                         r  DAC_control_1/data_in_reg[0]/C
                         clock pessimism              0.557    -0.259    
                         clock uncertainty            0.219    -0.039    
    SLICE_X72Y81         FDRE (Hold_fdre_C_D)         0.092     0.053    DAC_control_1/data_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/DAC4_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.399%)  route 0.609ns (76.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.602    -0.562    controlPhase_Trigger1/clk_out1
    SLICE_X86Y83         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  controlPhase_Trigger1/DAC4_reg[7]/Q
                         net (fo=2, routed)           0.609     0.188    DAC_control_1/Q[7]
    SLICE_X74Y84         LUT6 (Prop_lut6_I0_O)        0.045     0.233 r  DAC_control_1/data_in[7]_i_1/O
                         net (fo=1, routed)           0.000     0.233    DAC_control_1/data_in0_in[7]
    SLICE_X74Y84         FDRE                                         r  DAC_control_1/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.864    -0.809    DAC_control_1/clk_out3
    SLICE_X74Y84         FDRE                                         r  DAC_control_1/data_in_reg[7]/C
                         clock pessimism              0.557    -0.253    
                         clock uncertainty            0.219    -0.033    
    SLICE_X74Y84         FDRE (Hold_fdre_C_D)         0.120     0.087    DAC_control_1/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/startDAC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.209ns (31.212%)  route 0.461ns (68.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.596    -0.568    controlPhase_Trigger1/clk_out1
    SLICE_X74Y90         FDRE                                         r  controlPhase_Trigger1/startDAC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  controlPhase_Trigger1/startDAC_reg/Q
                         net (fo=5, routed)           0.290    -0.114    DAC_control_1/startDAC
    SLICE_X72Y86         LUT5 (Prop_lut5_I0_O)        0.045    -0.069 r  DAC_control_1/data_in[20]_i_1/O
                         net (fo=19, routed)          0.171     0.101    DAC_control_1/data_in
    SLICE_X76Y86         FDRE                                         r  DAC_control_1/data_in_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.865    -0.808    DAC_control_1/clk_out3
    SLICE_X76Y86         FDRE                                         r  DAC_control_1/data_in_reg[10]/C
                         clock pessimism              0.557    -0.252    
                         clock uncertainty            0.219    -0.032    
    SLICE_X76Y86         FDRE (Hold_fdre_C_CE)       -0.016    -0.048    DAC_control_1/data_in_reg[10]
  -------------------------------------------------------------------
                         required time                          0.048    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/startDAC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.209ns (31.212%)  route 0.461ns (68.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.596    -0.568    controlPhase_Trigger1/clk_out1
    SLICE_X74Y90         FDRE                                         r  controlPhase_Trigger1/startDAC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  controlPhase_Trigger1/startDAC_reg/Q
                         net (fo=5, routed)           0.290    -0.114    DAC_control_1/startDAC
    SLICE_X72Y86         LUT5 (Prop_lut5_I0_O)        0.045    -0.069 r  DAC_control_1/data_in[20]_i_1/O
                         net (fo=19, routed)          0.171     0.101    DAC_control_1/data_in
    SLICE_X76Y86         FDRE                                         r  DAC_control_1/data_in_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.865    -0.808    DAC_control_1/clk_out3
    SLICE_X76Y86         FDRE                                         r  DAC_control_1/data_in_reg[9]/C
                         clock pessimism              0.557    -0.252    
                         clock uncertainty            0.219    -0.032    
    SLICE_X76Y86         FDRE (Hold_fdre_C_CE)       -0.016    -0.048    DAC_control_1/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                          0.048    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/DAC4_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.209ns (25.925%)  route 0.597ns (74.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.602    -0.562    controlPhase_Trigger1/clk_out1
    SLICE_X84Y84         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  controlPhase_Trigger1/DAC4_reg[9]/Q
                         net (fo=2, routed)           0.597     0.199    DAC_control_1/Q[9]
    SLICE_X76Y86         LUT6 (Prop_lut6_I0_O)        0.045     0.244 r  DAC_control_1/data_in[9]_i_1/O
                         net (fo=1, routed)           0.000     0.244    DAC_control_1/data_in0_in[9]
    SLICE_X76Y86         FDRE                                         r  DAC_control_1/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.865    -0.808    DAC_control_1/clk_out3
    SLICE_X76Y86         FDRE                                         r  DAC_control_1/data_in_reg[9]/C
                         clock pessimism              0.557    -0.252    
                         clock uncertainty            0.219    -0.032    
    SLICE_X76Y86         FDRE (Hold_fdre_C_D)         0.121     0.089    DAC_control_1/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/DAC4_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.924%)  route 0.591ns (76.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.604    -0.560    controlPhase_Trigger1/clk_out1
    SLICE_X85Y89         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  controlPhase_Trigger1/DAC4_reg[14]/Q
                         net (fo=2, routed)           0.591     0.172    DAC_control_1/Q[14]
    SLICE_X75Y87         LUT6 (Prop_lut6_I0_O)        0.045     0.217 r  DAC_control_1/data_in[14]_i_1/O
                         net (fo=1, routed)           0.000     0.217    DAC_control_1/data_in0_in[14]
    SLICE_X75Y87         FDRE                                         r  DAC_control_1/data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.866    -0.807    DAC_control_1/clk_out3
    SLICE_X75Y87         FDRE                                         r  DAC_control_1/data_in_reg[14]/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.219    -0.031    
    SLICE_X75Y87         FDRE (Hold_fdre_C_D)         0.091     0.060    DAC_control_1/data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/DAC4_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.186ns (22.638%)  route 0.636ns (77.362%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.602    -0.562    controlPhase_Trigger1/clk_out1
    SLICE_X86Y83         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  controlPhase_Trigger1/DAC4_reg[8]/Q
                         net (fo=2, routed)           0.636     0.214    DAC_control_1/Q[8]
    SLICE_X74Y84         LUT6 (Prop_lut6_I0_O)        0.045     0.259 r  DAC_control_1/data_in[8]_i_1/O
                         net (fo=1, routed)           0.000     0.259    DAC_control_1/data_in0_in[8]
    SLICE_X74Y84         FDRE                                         r  DAC_control_1/data_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.864    -0.809    DAC_control_1/clk_out3
    SLICE_X74Y84         FDRE                                         r  DAC_control_1/data_in_reg[8]/C
                         clock pessimism              0.557    -0.253    
                         clock uncertainty            0.219    -0.033    
    SLICE_X74Y84         FDRE (Hold_fdre_C_D)         0.121     0.088    DAC_control_1/data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/DAC4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.209ns (26.217%)  route 0.588ns (73.783%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.599    -0.565    controlPhase_Trigger1/clk_out1
    SLICE_X84Y81         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  controlPhase_Trigger1/DAC4_reg[3]/Q
                         net (fo=2, routed)           0.588     0.187    DAC_control_1/Q[3]
    SLICE_X72Y81         LUT6 (Prop_lut6_I0_O)        0.045     0.232 r  DAC_control_1/data_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.232    DAC_control_1/data_in0_in[3]
    SLICE_X72Y81         FDRE                                         r  DAC_control_1/data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.858    -0.815    DAC_control_1/clk_out3
    SLICE_X72Y81         FDRE                                         r  DAC_control_1/data_in_reg[3]/C
                         clock pessimism              0.557    -0.259    
                         clock uncertainty            0.219    -0.039    
    SLICE_X72Y81         FDRE (Hold_fdre_C_D)         0.092     0.053    DAC_control_1/data_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/DAC4_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.209ns (24.982%)  route 0.628ns (75.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.603    -0.561    controlPhase_Trigger1/clk_out1
    SLICE_X84Y87         FDRE                                         r  controlPhase_Trigger1/DAC4_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  controlPhase_Trigger1/DAC4_reg[15]/Q
                         net (fo=2, routed)           0.628     0.230    DAC_control_1/Q[15]
    SLICE_X74Y88         LUT6 (Prop_lut6_I0_O)        0.045     0.275 r  DAC_control_1/data_in[15]_i_1/O
                         net (fo=1, routed)           0.000     0.275    DAC_control_1/data_in0_in[15]
    SLICE_X74Y88         FDRE                                         r  DAC_control_1/data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.868    -0.805    DAC_control_1/clk_out3
    SLICE_X74Y88         FDRE                                         r  DAC_control_1/data_in_reg[15]/C
                         clock pessimism              0.557    -0.249    
                         clock uncertainty            0.219    -0.029    
    SLICE_X74Y88         FDRE (Hold_fdre_C_D)         0.121     0.092    DAC_control_1/data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 controlPhase_Trigger1/DAC2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_control_1/data_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.186ns (22.856%)  route 0.628ns (77.144%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_MASTER/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_MASTER/inst/clkout1_buf/O
                         net (fo=1771, routed)        0.591    -0.573    controlPhase_Trigger1/clk_out1
    SLICE_X77Y82         FDRE                                         r  controlPhase_Trigger1/DAC2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  controlPhase_Trigger1/DAC2_reg[2]/Q
                         net (fo=2, routed)           0.628     0.196    DAC_control_1/data_in_reg[15]_0[2]
    SLICE_X72Y83         LUT6 (Prop_lut6_I4_O)        0.045     0.241 r  DAC_control_1/data_in[2]_i_1/O
                         net (fo=1, routed)           0.000     0.241    DAC_control_1/data_in0_in[2]
    SLICE_X72Y83         FDRE                                         r  DAC_control_1/data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_MASTER/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_MASTER/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_MASTER/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  CLOCK_MASTER/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    CLOCK_MASTER/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_MASTER/inst/clkout3_buf/O
                         net (fo=33, routed)          0.860    -0.813    DAC_control_1/clk_out3
    SLICE_X72Y83         FDRE                                         r  DAC_control_1/data_in_reg[2]/C
                         clock pessimism              0.557    -0.257    
                         clock uncertainty            0.219    -0.037    
    SLICE_X72Y83         FDRE (Hold_fdre_C_D)         0.091     0.054    DAC_control_1/data_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.187    





