/******************************************************************************
*  Copyright 2017 - 2022, Opulinks Technology Ltd.
*  ----------------------------------------------------------------------------
*  Statement:
*  ----------
*  This software is protected by Copyright and the information contained
*  herein is confidential. The software may not be copied and the information
*  contained herein may not be used or disclosed except with the written
*  permission of Opulinks Technology Ltd. (C) 2022
******************************************************************************/
/**
 ****************************************************************************** 
 * @file opl2500.h
 * @author Opulinks Software Team
 * @version V1.1.0
 * @date Jun 1, 2022
 * @brief CMSIS Cortex-M4 Device Peripheral Access Layer Header file.
 *        This file includes all peripheral registers definitions and memory mapping.
 *        Add patch header
 */
#ifndef _OPL2500_H_
#define _OPL2500_H_

/** @addtogroup CMSIS
  * @{
  */

/** @addtogroup opl2500
  * @{
  */
 

#ifdef __cplusplus
extern "C" {
#endif


/* -------------------------  Interrupt Number Definition  ------------------------ */
/** @addtogroup Peripheral_IRQ_number
  * @{
  */
typedef enum IRQn
{
/* -------------------  Cortex-M4 Processor Exceptions Numbers  ------------------- */
    NonMaskableInt_IRQn         = -14,    /*!<  2 Non Maskable Interrupt            */
    HardFault_IRQn              = -13,    /*!<  3 HardFault Interrupt               */
    MemoryManagement_IRQn       = -12,    /*!<  4 Memory Management Interrupt       */
    BusFault_IRQn               = -11,    /*!<  5 Bus Fault Interrupt               */
    UsageFault_IRQn             = -10,    /*!<  6 Usage Fault Interrupt             */
    SVCall_IRQn                 =  -5,    /*!< 11 SV Call Interrupt                 */
    DebugMonitor_IRQn           =  -4,    /*!< 12 Debug Monitor Interrupt           */
    PendSV_IRQn                 =  -2,    /*!< 14 Pend SV Interrupt                 */
    SysTick_IRQn                =  -1,    /*!< 15 System Tick Interrupt             */

/* ----------------------  OPL2500 Specific Interrupt Numbers  -------------------- */
    IPC0_IRQn                   = 0,        /*!< MSQ to APS IPC 0 Interrupt         */
    IPC1_IRQn                   = 1,        /*!< MSQ to APS IPC 1 Interrupt         */
    IPC2_IRQn                   = 2,        /*!< MSQ to APS IPC 2 Interrupt         */
    IPC3_IRQn                   = 3,        /*!< MSQ to APS IPC 3 Interrupt         */
    GPIO_IRQn                   = 4,        /* TODO: Check GPIO IRQ exist           */
    SCRT_IRQn                   = 5,        /*!< Security IP Interrupt              */
    MSQ2APS_IRQn                = 6,        /*!< MSQ to APS Interrupt               */
    DBG_UART_IRQn               = 7,        /*!< APS DEBUG UART Interrupt           */
    UART0_IRQn                  = 8,        /*!< APS UART0 Interrupt                */
    UART1_IRQn                  = 9,        /*!< APS UART1 Interrupt                */
    I2C_IRQn                    = 10,       /*!< APS I2C Interrupt                  */
    SPI0_IRQn                   = 11,       /*!< APS SPI0 Interrupt                 */
    SPI1_IRQn                   = 12,       /*!< APS SPI1 Interrupt                 */
    SPI2_IRQn                   = 13,       /*!< APS SPI2 Interrupt                 */
    TMR0_IRQn                   = 14,       /*!< APS Timer0 Interrupt               */
    TMR1_IRQn                   = 15,       /*!< APS Timer1 Interrupt               */
    WDT_IRQn                    = 16,       /*!< APS Watchdog Interrupt             */
    JTAG_IRQn                   = 17,       /*!< JTAG Debug Port Interrupt          */
    APS_DMA_IRQn                = 18,       /*!< APS DMA Interrupt                  */
    I2S_IRQn                    = 19,       /*!< I2S Interrupt                      */
    SPI3_IRQn                   = 20,       /*!< APS SPI3 Interrupt                 */
    MSQ_DMA_IRQn                = 21,       /*!< MSQ DMA Interrupt                  */
    DET_XTAL_IRQn               = 22,       /*!< Detect XTAL Interrupt              */
    PDM_IRQn                    = 23,       /*!< PDM Interrupt                      */
    AUXADC_IRQn                 = 24,       /*!< AUX ADC Interrupt                  */
    IRQn_MAX
} IRQn_Type;
/** @}
  * //Peripheral_IRQ_number
  */

 
 
/** @addtogroup Configuration_for_CMSIS
  * @{
  */
/* --------  Configuration of the Cortex-M4 Processor and Core Peripherals  ------- */
#define __CM4_REV                   0x0001U     /* Core revision r0p1 */
#define __MPU_PRESENT               0U          /* MPU present */
#define __VTOR_PRESENT              1U          /* VTOR present */
#define __NVIC_PRIO_BITS            4U          /* Number of Bits used for Priority Levels */
#define __Vendor_SysTickConfig      0U          /* Set to 1 if different SysTick Config is used */
#define __FPU_PRESENT               1U          /* FPU present */
#define __FPU_USED                  1U          /* Use FPU */
/** @}
  * //Configuration_for_CMSIS
  */

#include "core_cm4.h"                       /* Processor and core peripherals */
#include "system_opl2500.h"                  /* System Header */
#include <stdint.h>

/** @addtogroup Exported_typedef
  * @{
  */  
typedef enum {RESET = 0, SET = !RESET} E_FLAG_STS, E_INT_STS;

typedef enum {DISABLE = 0, ENABLE = !DISABLE} E_FUNC_ST;
#define IS_FUNC_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))

typedef enum {
    RESULT_SUCCESS=0,
    RESULT_FAIL,
}E_RESULT_COMMON;

/** @}
  * //Exported_typedef
  */

/** @addtogroup Peripheral_registers_structures
  * @{
  */ 

#pragma push
#pragma anon_unions
/** @brief Universal Asynchronous Receiver/Transmitter (UART) */
typedef struct
{
    union {
    __IM  uint32_t RBR;                                     /* Offset: 0x000 (R/ ) Receive Buffer Register. (When LCR[7] == 0)                                      */
    __OM  uint32_t THR;                                     /* Offset: 0x000 ( /W) Transmit Holding Register. (When LCR[7] == 0)                                    */
    __IOM uint32_t DLL;                                     /* Offset: 0x000 (R/W) Divisor Latch(Low). (When LCR[7] == 1)                                           */
    };
    union {
    __IOM uint32_t DLH;                                     /* Offset: 0x004 (R/W) Divisor Latch(High). (When LCR[7] == 1)                                          */
    __IOM uint32_t IER;                                     /* Offset: 0x004 (R/W) Interrupt Enable Register. (When LCR[7] == 0)                                    */
    };
    union {
    __IM  uint32_t IIR;                                     /* Offset: 0x008 (R/ ) Interrupt Identification Register                                                */
    __OM  uint32_t FCR;                                     /* Offset: 0x008 ( /W) FIFO Control Register                                                            */
    };
    __IOM uint32_t LCR;                                     /* Offset: 0x00C (R/W) Line Control Register                                                            */
    __IOM uint32_t MCR;                                     /* Offset: 0x010 (R/W) Modem Control Register                                                           */
    __IM  uint32_t LSR;                                     /* Offset: 0x014 (R/ ) Line Status Register                                                             */
    __IM  uint32_t MSR;                                     /* Offset: 0x018 (R/ ) Modem Status Register                                                            */
    __IOM uint32_t SCR;                                     /* Offset: 0x01C (R/W) Scratchpad Register                                                              */
    __IOM uint32_t LPDLL;                                   /* Offset: 0x020 (R/W) Low Power Divisor Latch Low Register                                             */
    __IOM uint32_t LPDLH;                                   /* Offset: 0x024 (R/W) Low Power Divisor Latch High Register                                            */
          uint32_t RESERVED0[18];                           /* Offset: 0x028 ~ 0x06C                                                                                */
    __IOM uint32_t FAR;                                     /* Offset: 0x070 (R/W) FIFO Access Register                                                             */
    __IM  uint32_t TFR;                                     /* Offset: 0x074 (R/ ) Transmit FIFO Read                                                               */
    __OM  uint32_t RFW;                                     /* Offset: 0x078 ( /W) Receive FIFO Write Data                                                          */
    __IM  uint32_t USR;                                     /* Offset: 0x07C (R/ ) UART Status Register                                                             */
    __IM  uint32_t TFL;                                     /* Offset: 0x080 (R/ ) Transmit FIFO Level                                                              */
    __IM  uint32_t RFL;                                     /* Offset: 0x084 (R/ ) Receive FIFO Level                                                               */
          uint32_t RESERVED1[7];                            /* Offset: 0x088 ~ 0x0A0                                                                                */
    __IOM uint32_t HTX;                                     /* Offset: 0x0A4 (R/W) Halt TX                                                                          */
    __OM  uint32_t DMASA;                                   /* Offset: 0x0A8 ( /W) DMA Software Acknowledge Register                                                */
          uint32_t RESERVED2[5];                            /* Offset: 0x0AC ~ 0x0BC                                                                                */
    __IOM uint32_t DLF;                                     /* Offset: 0x0C0 (R/W) Divisor Latch Fraction Register                                                  */
          uint32_t RESERVED3[13];                           /* Offset: 0x0C4 ~ 0x0F4                                                                                */
    __IM  uint32_t UCV;                                     /* Offset: 0x0F8 (R/ ) UART Component Version                                                           */
    __IM  uint32_t CTR;                                     /* Offset: 0x0FC (R/ ) Component Type Register                                                          */
} S_UART_Reg_t;

/** @brief One time programming data */
typedef struct
{
    __IM  uint32_t DATA[128];                               /* Offset: 0x000 ~ 0x1FC (R/ ) OTP data                                                                 */
} S_OTP_Reg_t;

/** @brief Inter-integrated Circuit (I2C) Interface */
typedef struct
{
    __IOM uint32_t CON;                                     /* Offset: 0x000 (R/W) Enable I2C master                                                                */
    __IOM uint32_t TAR;                                     /* Offset: 0x004 (R/W) I2C Target Address Register                                                      */
    __IOM uint32_t SAR;                                     /* Offset: 0x008 (R/W) I2C Slave Address Register                                                       */
    __IOM uint32_t HS_MADDR;                                /* Offset: 0x00C (R/W) I2C High Speed Master Mode Code Address Register                                 */
    __IOM uint32_t DATA_CMD;                                /* Offset: 0x010 (R/W) I2C Rx/Tx Data Buffer and Command Register                                       */
    __IOM uint32_t SS_SCL_HCNT;                             /* Offset: 0x014 (R/W) Standard Speed I2C Clock SCL High Count Register                                 */
    __IOM uint32_t SS_SCL_LCNT;                             /* Offset: 0x018 (R/W) Standard Speed I2C Clock SCL Low Count Register                                  */
    __IOM uint32_t FS_SCL_HCNT;                             /* Offset: 0x01C (R/W) Fast Mode I2C Clock SCL High Count Register                                      */
    __IOM uint32_t FS_SCL_LCNT;                             /* Offset: 0x020 (R/W) Fast Mode I2C Clock SCL Low Count Register                                       */
    __IOM uint32_t HS_SCL_HCNT;                             /* Offset: 0x024 (R/W) High Speed I2C Clock SCL High Count Register                                     */
    __IOM uint32_t HS_SCL_LCNT;                             /* Offset: 0x028 (R/W) High Speed I2C Clock SCL Low Count Register                                      */
    __IM  uint32_t INTR_STAT;                               /* Offset: 0x02C (R/ ) I2C Interrupt Status Register                                                    */
    __IOM uint32_t INTR_MASK;                               /* Offset: 0x030 (R/W) I2C Interrupt Mask Register                                                      */
    __IM  uint32_t RAW_INTR_STAT;                           /* Offset: 0x034 (R/ ) I2C Raw Interrupt Status Register                                                */
    __IOM uint32_t RX_TL;                                   /* Offset: 0x038 (R/W) I2C Receive FIFO Threshold Register                                              */
    __IOM uint32_t TX_TL;                                   /* Offset: 0x03C (R/W) I2C Transmit FIFO Threshold Register                                             */
    __IM  uint32_t CLR_INTR;                                /* Offset: 0x040 (R/ ) Clear Combined and Individual Interrupt Register                                 */
    __IM  uint32_t CLR_RX_UNDER;                            /* Offset: 0x044 (R/ ) Clear RX_UNDER Interrupt Register                                                */
    __IM  uint32_t CLR_RX_OVER;                             /* Offset: 0x048 (R/ ) Clear RX_OVER Interrupt Register                                                 */
    __IM  uint32_t CLR_TX_OVER;                             /* Offset: 0x04C (R/ ) Clear TX_OVER Interrupt Register                                                 */
    __IM  uint32_t CLR_RD_REQ;                              /* Offset: 0x050 (R/ ) Clear RD_REQ Interrupt Register                                                  */
    __IM  uint32_t CLR_TX_ABRT;                             /* Offset: 0x054 (R/ ) Clear TX_ABRT Interrupt Register                                                 */
    __IM  uint32_t CLR_RX_DONE;                             /* Offset: 0x058 (R/ ) Clear RX_DONE Interrupt Register                                                 */
    __IM  uint32_t CLR_ACTIVITY;                            /* Offset: 0x05C (R/ ) Clear ACTIVITY Interrupt Register                                                */
    __IM  uint32_t CLR_STOP_DET;                            /* Offset: 0x060 (R/ ) Clear STOP_DET Interrupt Register                                                */
    __IM  uint32_t CLR_START_DET;                           /* Offset: 0x064 (R/ ) Clear START_DET Interrupt Register                                               */
    __IM  uint32_t CLR_GEN_CALL;                            /* Offset: 0x068 (R/ ) Clear GEN_CALL Interrupt Register                                                */
    __IOM uint32_t ENABLE;                                  /* Offset: 0x06C (R/W) I2C Enable Register                                                              */
    __IM  uint32_t STATUS;                                  /* Offset: 0x070 (R/ ) I2C STATUS Register                                                              */
    __IM  uint32_t TXFLR;                                   /* Offset: 0x074 (R/ ) I2C Transmit FIFO Level Register                                                 */
    __IM  uint32_t RXFLR;                                   /* Offset: 0x078 (R/ ) I2C Receive FIFO Level Register                                                  */
    __IOM uint32_t SDA_HOLD;                                /* Offset: 0x07C (R/W) I2C SDA Hold Time Length Register                                                */
    __IM  uint32_t TX_ABRT_SOURCE;                          /* Offset: 0x080 (R/ ) I2C Transmit Abort Source Register                                               */
    __IOM uint32_t SLV_DATA_NACK_ONLY;                      /* Offset: 0x084 (R/W) Generate Slave Data NACK Register                                                */
    __IOM uint32_t DMA_CR;                                  /* Offset: 0x088 (R/W) DMA Control Register                                                             */
    __IOM uint32_t DMA_TDLR;                                /* Offset: 0x08C (R/W) DMA Transmit Data Level Register                                                 */
    __IOM uint32_t DMA_RDLR;                                /* Offset: 0x090 (R/W) DMA Receive Data Level Register                                                  */
    __IOM uint32_t SDA_SETUP;                               /* Offset: 0x094 (R/W) I2C SDA Setup Register                                                           */
    __IOM uint32_t ACK_GENERAL_CALL;                        /* Offset: 0x098 (R/W) I2C ACK General Call Register                                                    */
    __IM  uint32_t ENABLE_STATUS;                           /* Offset: 0x09C (R/ ) I2C Enable Status Register                                                       */
    __IOM uint32_t FS_SPKLEN;                               /* Offset: 0x0A0 (R/W) I2C SS and FS Spike Suppression Limit Register                                   */
    __IOM uint32_t HS_SPKLEN;                               /* Offset: 0x0A4 (R/W) I2C HS Spike Suppression Limit Register                                          */
    __IM  uint32_t CLR_RESTART_DET;                         /* Offset: 0x0A8 (R/ ) Clear RESTART_DET Interrupt Register                                             */
          uint32_t RESERVED0[18];                           /* Offset: 0x0AC ~ 0x0F0                                                                                */
    __IM  uint32_t PARAM1;                                  /* Offset: 0x0F4 (R/ ) Component Parameter Register 1                                                   */
    __IM  uint32_t COMP_VER;                                /* Offset: 0x0F8 (R/ ) I2C Component Version Register                                                   */
    __IM  uint32_t COMP_TYPE;                               /* Offset: 0x0FC (R/ ) I2C Component Type Register                                                      */
} S_I2C_Reg_t;

/** @brief Execute in place (XIP) control */
typedef struct
{
    __IOM uint32_t QCR;                                     /* Offset: 0x000 (R/W) QSPI Configuration Register                                                      */
    __IOM uint32_t DRIR;                                    /* Offset: 0x004 (R/W) Device Read Instruction Register                                                 */
    __IOM uint32_t DWIR;                                    /* Offset: 0x008 (R/W) Device Write Instruction Configuration Register                                  */
    __IOM uint32_t QDDR;                                    /* Offset: 0x00C (R/W) QSPI Device Delay Register                                                       */
    __IOM uint32_t RDCR;                                    /* Offset: 0x010 (R/W) Read Data Capture Register                                                       */
    __IOM uint32_t DSR;                                     /* Offset: 0x014 (R/W) Device Size Configuration Register                                               */
    __IOM uint32_t SPCR;                                    /* Offset: 0x018 (R/W) SRAM Partition Configuration Register                                            */
    __IOM uint32_t IAATR;                                   /* Offset: 0x01C (R/W) Indirect AHB Address Trigger register                                            */
    __IOM uint32_t DPR;                                     /* Offset: 0x020 (R/W) DMA Peripheral Configuration Register                                            */
    __IOM uint32_t RAR;                                     /* Offset: 0x024 (R/W) Remap Address Register                                                           */
    __IOM uint32_t MBR;                                     /* Offset: 0x028 (R/W) Mode Bit Configuration Register                                                  */
    __IM  uint32_t SFLR;                                    /* Offset: 0x02C (R/ ) SRAM Fill Level Register                                                         */
    __IOM uint32_t TTR;                                     /* Offset: 0x030 (R/W) TX Threshold Register                                                            */
    __IOM uint32_t RTR;                                     /* Offset: 0x034 (R/W) RX Threshold Register                                                            */
    __IOM uint32_t WCCR;                                    /* Offset: 0x038 (R/W) Write Completion Control Register                                                */
    __IOM uint32_t PER;                                     /* Offset: 0x03C (R/W) Polling Expiration Register                                                      */
    __IOM uint32_t ISR;                                     /* Offset: 0x040 (R/W) Interrupt Status Register                                                        */
    __IOM uint32_t IMR;                                     /* Offset: 0x044 (R/W) Interrupt Mask Register                                                          */
          uint32_t RESERVED0[2];                            /* Offset: 0x048 ~ 0x04C                                                                                */
    __IOM uint32_t LWPR;                                    /* Offset: 0x050 (R/W) Lower Write Protection Register                                                  */
    __IOM uint32_t UWPR;                                    /* Offset: 0x054 (R/W) Upper Write Protection Register                                                  */
    __IOM uint32_t WPR;                                     /* Offset: 0x058 (R/W) Write Protection Register                                                        */
          uint32_t RESERVED1;                               /* Offset: 0x05C                                                                                        */
    __IOM uint32_t IRTR;                                    /* Offset: 0x060 (R/W) Indirect Read Transfer Control Register                                          */
    __IOM uint32_t IRTWR;                                   /* Offset: 0x064 (R/W) Indirect Read Transfer Watermark Register                                        */
    __IOM uint32_t IRTSAR;                                  /* Offset: 0x068 (R/W) Indirect Read Transfer Start Address Register                                    */
    __IOM uint32_t IRTNBR;                                  /* Offset: 0x06C (R/W) Indirect Read Transfer Number Bytes Register                                     */
    __IOM uint32_t IWTR;                                    /* Offset: 0x070 (R/W) Indirect Write Transfer Control Register                                         */
    __IOM uint32_t IWTWR;                                   /* Offset: 0x074 (R/W) Indirect Write Transfer Watermark Register                                       */
    __IOM uint32_t IWTSAR;                                  /* Offset: 0x078 (R/W) Indirect Write Transfer Start Address Register                                   */
    __IOM uint32_t IWTCR;                                   /* Offset: 0x07C (R/W) Indirect Write Transfer Number Bytes Register                                    */
    __IOM uint32_t IATARR;                                  /* Offset: 0x080 (R/W) Indirect Trigger Address Range Register                                          */
          uint32_t RESERVED2[3];                            /* Offset: 0x084 ~ 0x08C                                                                                */
    __IOM uint32_t FCR;                                     /* Offset: 0x090 (R/W) Flash Command Control Register (Using STIG)                                      */
    __IOM uint32_t FCAR;                                    /* Offset: 0x094 (R/W) Flash Command Address Register                                                   */
          uint32_t RESERVED3[2];                            /* Offset: 0x098 ~ 0x09C                                                                                */
    __IM  uint32_t FCRDRL;                                  /* Offset: 0x0A0 (R/ ) Flash Command Read Data Register (Lower)                                         */
    __IM  uint32_t FCRDRU;                                  /* Offset: 0x0A4 (R/ ) Flash Command Read Data Register (Upper)                                         */
    __IOM uint32_t FCWDRL;                                  /* Offset: 0x0A8 (R/W) Flash Command Write Data Register (Lower)                                        */
    __IOM uint32_t FCWDRU;                                  /* Offset: 0x0AC (R/W) Flash Command Write Data Register (Upper)                                        */
    __IM  uint32_t PFSR;                                    /* Offset: 0x0B0 (R/ ) Polling Flash Status Register                                                    */
          uint32_t RESERVED4;                               /* Offset: 0x0B4                                                                                        */
    __IOM uint32_t UPDATES_EN;                              /* Offset: 0x0B8 (R/W) UPDATES_EN                                                                       */
    __IOM uint32_t FLASH_OR_PSRAM;                          /* Offset: 0x0BC (R/W) Flash or PSRAM                                                                   */
    __IOM uint32_t AHB_DEC_ACCESS;                          /* Offset: 0x0C0 (R/W) AHB_DEC_ACCESS                                                                   */
    __IOM uint32_t PSRAM_DRIR;                              /* Offset: 0x0C4 (R/W) PSRAM Device Read Instruction Register                                           */
    __IOM uint32_t PSRAM_DWIR;                              /* Offset: 0x0C8 (R/W) PSRAM Device Write Instruction Configuration Register                            */
          uint32_t RESERVED5[12];                           /* Offset: 0x0CC ~ 0x0F8                                                                                */
    __IM  uint32_t MID;                                     /* Offset: 0x0FC (R/ ) Module ID Register                                                               */
} S_XIP_Reg_t;

/** @brief Serial Peripheral Interface (SPI) Master controller */
typedef struct
{
    __IOM uint32_t CTRLR0;                                  /* Offset: 0x000 (R/W) Control Register 0                                                               */
    __IOM uint32_t CTRLR1;                                  /* Offset: 0x004 (R/W) Control Register 1                                                               */
    __IOM uint32_t SSIENR;                                  /* Offset: 0x008 (R/W) SSI Enable Register                                                              */
    __IOM uint32_t MWCR;                                    /* Offset: 0x00C (R/W) Microwire Control Register                                                       */
    __IOM uint32_t SER;                                     /* Offset: 0x010 (R/W) Slave Enable Register                                                            */
    __IOM uint32_t BAUDR;                                   /* Offset: 0x014 (R/W) Baud Rate Select                                                                 */
    __IOM uint32_t TXFTLR;                                  /* Offset: 0x018 (R/W) Transmit FIFO Threshold Level                                                    */
    __IOM uint32_t RXFTLR;                                  /* Offset: 0x01C (R/W) Receive FIFO Threshold Level                                                     */
    __IM  uint32_t TXFLR;                                   /* Offset: 0x020 (R/ ) Transmit FIFO Level Register                                                     */
    __IM  uint32_t RXFLR;                                   /* Offset: 0x024 (R/ ) Receive FIFO Level Register                                                      */
    __IM  uint32_t SR;                                      /* Offset: 0x028 (R/ ) Status Register                                                                  */
    __IOM uint32_t IMR;                                     /* Offset: 0x02C (R/W) Interrupt Mask Register                                                          */
    __IM  uint32_t ISR;                                     /* Offset: 0x030 (R/ ) Interrupt Status Register                                                        */
    __IM  uint32_t RISR;                                    /* Offset: 0x034 (R/ ) Raw Interrupt Status Register                                                    */
    __IM  uint32_t TXOICR;                                  /* Offset: 0x038 (R/ ) Transmit FIFO Overflow Interrupt Clear Register                                  */
    __IM  uint32_t RXOICR;                                  /* Offset: 0x03C (R/ ) Receive FIFO Overflow Interrupt Clear Register                                   */
    __IM  uint32_t RXUICR;                                  /* Offset: 0x040 (R/ ) Receive FIFO Underflow Interrupt Clear Register                                  */
    __IM  uint32_t MSTICR;                                  /* Offset: 0x044 (R/ ) Multi-Master Interrupt Clear Register                                            */
    __IM  uint32_t ICR;                                     /* Offset: 0x048 (R/ ) Interrupt Clear Register                                                         */
    __IOM uint32_t DMACR;                                   /* Offset: 0x04C (R/W) DMA Control Register                                                             */
    __IOM uint32_t DMATDLR;                                 /* Offset: 0x050 (R/W) DMA Transmit Data Level                                                          */
    __IOM uint32_t DMARDLR;                                 /* Offset: 0x054 (R/W) DMA Receive Data Level                                                           */
    __IM  uint32_t IDR;                                     /* Offset: 0x058 (R/ ) Identification Register                                                          */
    __IM  uint32_t SSI_VER;                                 /* Offset: 0x05C (R/ ) coreKit version ID Register                                                      */
    __IOM uint32_t DR[36];                                  /* Offset: 0x060 ~ 0x0EC (R/W) Data Register                                                            */
    __IOM uint32_t RX_SAMPLE_DLY;                           /* Offset: 0x0F0 (R/W) RX Sample Delay Register                                                         */
    __IOM uint32_t SPI_CTRLR0;                              /* Offset: 0x0F4 (R/W) SPI Control Register                                                             */
    __IOM uint32_t SPI_OPLR0;                               /* Offset: 0x0F8 (R/W) SPI Opulinks Proprietary Register                                                */
} S_SPI_MST_Reg_t;

/** @brief Serial Peripheral Interface (SPI) Slave controller */
typedef struct
{
    __IOM uint32_t CTRLR0;                                  /* Offset: 0x000 (R/W) Control Register 0                                                               */
          uint32_t RESERVED0;                               /* Offset: 0x004                                                                                        */
    __IOM uint32_t SSIENR;                                  /* Offset: 0x008 (R/W) SSI Enable Register                                                              */
    __IOM uint32_t MWCR;                                    /* Offset: 0x00C (R/W) Microwire Control Register                                                       */
          uint32_t RESERVED1[2];                            /* Offset: 0x010 ~ 0x014                                                                                */
    __IOM uint32_t TXFTLR;                                  /* Offset: 0x018 (R/W) Transmit FIFO Threshold Level                                                    */
    __IOM uint32_t RXFTLR;                                  /* Offset: 0x01C (R/W) Receive FIFO Threshold Level                                                     */
    __IM  uint32_t TXFLR;                                   /* Offset: 0x020 (R/ ) Transmit FIFO Level Register                                                     */
    __IM  uint32_t RXFLR;                                   /* Offset: 0x024 (R/ ) Receive FIFO Level Register                                                      */
    __IM  uint32_t SR;                                      /* Offset: 0x028 (R/ ) Status Register                                                                  */
    __IOM uint32_t IMR;                                     /* Offset: 0x02C (R/W) Interrupt Mask Register                                                          */
    __IM  uint32_t ISR;                                     /* Offset: 0x030 (R/ ) Interrupt Status Register                                                        */
    __IM  uint32_t RISR;                                    /* Offset: 0x034 (R/ ) Raw Interrupt Status Register                                                    */
    __IM  uint32_t TXOICR;                                  /* Offset: 0x038 (R/ ) Transmit FIFO Overflow Interrupt Clear Register                                  */
    __IM  uint32_t RXOICR;                                  /* Offset: 0x03C (R/ ) Receive FIFO Overflow Interrupt Clear Register                                   */
    __IM  uint32_t RXUICR;                                  /* Offset: 0x040 (R/ ) Receive FIFO Underflow Interrupt Clear Register                                  */
    __IM  uint32_t MSTICR;                                  /* Offset: 0x044 (R/ ) Multi-Master Interrupt Clear Register                                            */
    __IM  uint32_t ICR;                                     /* Offset: 0x048 (R/ ) Interrupt Clear Register                                                         */
    __IOM uint32_t DMACR;                                   /* Offset: 0x04C (R/W) DMA Control Register                                                             */
    __IOM uint32_t DMATDLR;                                 /* Offset: 0x050 (R/W) DMA Transmit Data Level                                                          */
    __IOM uint32_t DMARDLR;                                 /* Offset: 0x054 (R/W) DMA Receive Data Level                                                           */
    __IM  uint32_t IDR;                                     /* Offset: 0x058 (R/ ) Identification Register                                                          */
    __IM  uint32_t SSI_VER;                                 /* Offset: 0x05C (R/ ) coreKit version ID Register                                                      */
    __IOM uint32_t DR[36];                                  /* Offset: 0x060 ~ 0x0EC (R/W) Data Register                                                            */
} S_SPI_SLV_Reg_t;

/** @brief Camera interface controller */
typedef struct
{
          uint32_t RESERVED0[64];                           /* Offset: 0x000 ~ 0x0FC                                                                                */
    __IOM uint32_t CAM_ENABLE;                              /* Offset: 0x100 (R/W)                                                                                  */
    __IOM uint32_t CAM_MODE;                                /* Offset: 0x104 (R/W)                                                                                  */
    __IOM uint32_t CAM_WIDTH;                               /* Offset: 0x108 (R/W)                                                                                  */
    __IOM uint32_t FREX;                                    /* Offset: 0x10C (R/W)                                                                                  */
    __IOM uint32_t EXP_CTRL_0;                              /* Offset: 0x110 (R/W)                                                                                  */
    __IOM uint32_t EXP_CTRL_1;                              /* Offset: 0x114 (R/W)                                                                                  */
    __IOM uint32_t EXP_CTRL_2;                              /* Offset: 0x118 (R/W)                                                                                  */
    __IOM uint32_t EXP_CTRL_3;                              /* Offset: 0x11C (R/W)                                                                                  */
    __IOM uint32_t EXP_CTRL_4;                              /* Offset: 0x120 (R/W)                                                                                  */
    __IM  uint32_t IMG_PIXEL_COUNT;                         /* Offset: 0x124 (R/ )                                                                                  */
    __IM  uint32_t IMG_CAM_PCLK_COUNT;                      /* Offset: 0x128 (R/ )                                                                                  */
    __IM  uint32_t IMG_ROW_COUNT;                           /* Offset: 0x12C (R/ )                                                                                  */
    __IM  uint32_t VID_PIXEL_COUNT;                         /* Offset: 0x130 (R/ )                                                                                  */
    __IM  uint32_t VID_CAM_PCLK_COUNT;                      /* Offset: 0x134 (R/ )                                                                                  */
    __IM  uint32_t VID_ROW_COUNT;                           /* Offset: 0x138 (R/ )                                                                                  */
    __IM  uint32_t VID_FRAME_COUNT;                         /* Offset: 0x13C (R/ )                                                                                  */
    __IM  uint32_t VSYNC_WIDTH;                             /* Offset: 0x140 (R/ )                                                                                  */
} S_CAM_Reg_t;

/** @brief Timer */
typedef struct
{
    __IOM uint32_t CTRL;                                    /* Offset: 0x000 (R/W) Control register                                                                 */
    __IOM uint32_t VALUE;                                   /* Offset: 0x004 (R/W) Current value register                                                           */
    __IOM uint32_t LOAD;                                    /* Offset: 0x008 (R/W) Reload value register                                                            */
    __IOM uint32_t INTSTATUS;                               /* Offset: 0x00C (R/W) Interrupt status register. Write one to clear.                                   */
} S_TMR_Reg_t;

/** @brief Watch dog */
typedef struct
{
    __IOM uint32_t LOAD;                                    /* Offset: 0x000 (R/W) Watchdog Load Register                                                           */
    __IM  uint32_t VALUE;                                   /* Offset: 0x004 (R/ ) Watchdog Value Register                                                          */
    __IOM uint32_t CTRL;                                    /* Offset: 0x008 (R/W) Watchdog Control Register                                                        */
    __OM  uint32_t INTCLR;                                  /* Offset: 0x00C ( /W) Watchdog Clear Interrupt Register                                                */
    __IM  uint32_t RAWINTSTAT;                              /* Offset: 0x010 (R/ ) Watchdog Raw Interrupt Status Register                                           */
    __IM  uint32_t MASKINTSTAT;                             /* Offset: 0x014 (R/ ) Watchdog Interrupt Status Register                                               */
          uint32_t RESERVED0[762];                          /* Offset: 0x018 ~ 0xBFC                                                                                */
    __IOM uint32_t LOCK;                                    /* Offset: 0xC00 (R/W) Watchdog Lock Register                                                           */
} S_WDT_Reg_t;

/** @brief Vectored Interrupt Controller (VIC) */
typedef struct
{
    __IOM uint32_t IPC_INT;                                 /* Offset: 0x000 (R/W) IPC interrupt                                                                    */
    __IOM uint32_t CTRL0_INT_INV;                           /* Offset: 0x004 (R/W) Interrupt invert                                                                 */
    __IOM uint32_t CTRL1_INT_DIS;                           /* Offset: 0x008 (R/W) Interrupt disable                                                                */
    __IOM uint32_t CTRL2_INT_TYPE0;                         /* Offset: 0x00C (R/W) Interrupt type IRQ 0~15                                                          */
    __IOM uint32_t CTRL3_INT_TYPE1;                         /* Offset: 0x010 (R/W) Interrupt type IRQ 16~31                                                         */
    __OM  uint32_t CTRL4_INT_CLR;                           /* Offset: 0x014 ( /W) Interrupt clear                                                                  */
    __IOM uint32_t CTRL5_INT_MSK;                           /* Offset: 0x018 (R/W) Interrupt mask                                                                   */
    __IM  uint32_t CTRL6_INT_STS;                           /* Offset: 0x01C (R/ ) Interrupt status                                                                 */
    __IOM uint32_t CTRL7_GINT_INV_L;                        /* Offset: 0x020 (R/W) GPIO interrupt invert                                                            */
    __IOM uint32_t CTRL8_GINT_DIS_L;                        /* Offset: 0x024 (R/W) GPIO interrupt disable                                                           */
    __IOM uint32_t CTRL9_GINT_TYPE0;                        /* Offset: 0x028 (R/W) GPIO interrupt type IRQ 0~15                                                     */
    __IOM uint32_t CTRLA_GINT_TYPE1;                        /* Offset: 0x02C (R/W) GPIO interrupt type IRQ 16~31                                                    */
    __OM  uint32_t CTRLB_GINT_CLR_L;                        /* Offset: 0x030 ( /W) GPIO interrupt clear                                                             */
    __IOM uint32_t CTRLC_GINT_MSK_L;                        /* Offset: 0x034 (R/W) GPIO interrupt mask                                                              */
    __IM  uint32_t CTRLD_GINT_STS_L;                        /* Offset: 0x038 (R/ ) GPIO interrupt status                                                            */
    __IOM uint32_t CTRLE_GINT_MMF_L;                        /* Offset: 0x03C (R/W) GPIO interrupt to resume mmfactor                                                */
    __IOM uint32_t CTRLF_IINT_MMF;                          /* Offset: 0x040 (R/W) IPC interrupt to resume mmfactor                                                 */
    __IOM uint32_t CTRL10_GINT_INV_H;                       /* Offset: 0x044 (R/W) GPIO interrupt invert signal                                                     */
    __IOM uint32_t CTRL11_GINT_DIS_H;                       /* Offset: 0x048 (R/W) GPIO interrupt disable 32~38                                                     */
    __IOM uint32_t CTRL12_GINT_TYPE2;                       /* Offset: 0x04C (R/W) GPIO interrupt type IRQ 32~38                                                    */
          uint32_t RESERVED0;                               /* Offset: 0x050                                                                                        */
    __OM  uint32_t CTRL14_GINT_CLR_H;                       /* Offset: 0x054 ( /W) GPIO interrupt clear 32~38                                                       */
    __IOM uint32_t CTRL15_GINT_MSK_H;                       /* Offset: 0x058 (R/W) GPIO interrupt mask 32~38                                                        */
    __IM  uint32_t CTRL16_GINT_STS_H;                       /* Offset: 0x05C (R/ ) GPIO interrupt status 32~38                                                      */
    __IOM uint32_t CTRL17_GINT_MMF_H;                       /* Offset: 0x060 (R/W) GPIO interrupt to resume mmfactor 32~38                                          */
} S_VIC_Reg_t;

/** @brief System control register (SYS) */
typedef struct
{
          uint32_t RESERVED0[3];                            /* Offset: 0x000 ~ 0x008                                                                                */
    __IOM uint32_t SRAM_BYPASS;                             /* Offset: 0x00C (R/W) Bypass SRAM                                                                      */
    __IOM uint32_t SW_RESET_EN;                             /* Offset: 0x010 (R/W) Software reset enable                                                            */
    __IOM uint32_t SW_DBG_EN;                               /* Offset: 0x014 (R/W) Software debug enable                                                            */
    __IM  uint32_t BOOT_STS;                                /* Offset: 0x018 (R/ ) Boot status for ROM code                                                         */
    __IM  uint32_t CHIP_ID;                                 /* Offset: 0x01C (R/ ) Chip identification                                                              */
    __IOM uint32_t DMA_DBG_SEL;                             /* Offset: 0x020 (R/W) DMA debug enable                                                                 */
    __IOM uint32_t DET_XTAL;                                /* Offset: 0x024 (R/W) Detect XTAL clock                                                                */
    __IM  uint32_t DET_XTAL_STS;                            /* Offset: 0x028 (R/ ) Detect XTAL state                                                                */
    __IM  uint32_t TOP_DBG_O;                               /* Offset: 0x02C (R/ )                                                                                  */
          uint32_t RESERVED1[40];                           /* Offset: 0x030 ~ 0x0CC                                                                                */
    __IOM uint32_t APS_I_PATCH[32];                         /* Offset: 0x0D0 ~ 0x14C (R/W) APS i-Bus patch                                                          */
          uint32_t RESERVED2[66];                           /* Offset: 0x150 ~ 0x254                                                                                */
    __IOM uint32_t APS_I_PATCH_EN;                          /* Offset: 0x258 (R/W) APS i-Bus patch eanble                                                           */
          uint32_t RESERVED3[2];                            /* Offset: 0x25C ~ 0x260                                                                                */
    __IOM uint32_t SPARE;                                   /* Offset: 0x264 (R/W)                                                                                  */
    __IOM uint32_t SPARE1;                                  /* Offset: 0x268 (R/W)                                                                                  */
    __IOM uint32_t SPARE2;                                  /* Offset: 0x26C (R/W)                                                                                  */
    __IOM uint32_t SPARE3;                                  /* Offset: 0x270 (R/W)                                                                                  */
    __IOM uint32_t SPARE4;                                  /* Offset: 0x274 (R/W)                                                                                  */
    __IOM uint32_t SPARE5;                                  /* Offset: 0x278 (R/W)                                                                                  */
    __IOM uint32_t SPARE6;                                  /* Offset: 0x27C (R/W)                                                                                  */
    __IOM uint32_t SPARE7;                                  /* Offset: 0x280 (R/W)                                                                                  */
    __IOM uint32_t SPARE8;                                  /* Offset: 0x284 (R/W)                                                                                  */
          uint32_t RESERVED4[70];                           /* Offset: 0x288 ~ 0x39C                                                                                */
    __IOM uint32_t MSQ_I_PATCH[64];                         /* Offset: 0x3A0 ~ 0x49C (R/W) MSQ i-Bus patch                                                          */
          uint32_t RESERVED5[3];                            /* Offset: 0x4A0 ~ 0x4A8                                                                                */
    __IOM uint32_t MSQ_I_PATCH_EN[2];                       /* Offset: 0x4AC ~ 0x4B0 (R/W) MSQ i-Bus patch enable                                                   */
          uint32_t RESERVED6[21];                           /* Offset: 0x4B4 ~ 0x504                                                                                */
    __IOM uint32_t ARB_ENABLE;                              /* Offset: 0x508 (R/W) Enable ARB                                                                       */
          uint32_t RESERVED7[61];                           /* Offset: 0x50C ~ 0x5FC                                                                                */
    __IOM uint32_t ABR_CTRL;                                /* Offset: 0x600 (R/W)                                                                                  */
    __IM  uint32_t ABR_STATUS;                              /* Offset: 0x604 (R/ )                                                                                  */
    __IM  uint32_t ABR_P_MIN_T1;                            /* Offset: 0x608 (R/ )                                                                                  */
    __IM  uint32_t ABR_P_MIN_T2;                            /* Offset: 0x60C (R/ )                                                                                  */
    __IM  uint32_t ABR_N_MIN_T1;                            /* Offset: 0x610 (R/ )                                                                                  */
    __IM  uint32_t ABR_N_MIN_T2;                            /* Offset: 0x614 (R/ )                                                                                  */
    __IM  uint32_t ABR_N_MAX_T1;                            /* Offset: 0x618 (R/ )                                                                                  */
    __IM  uint32_t ABR_N_MAX_T2;                            /* Offset: 0x61C (R/ )                                                                                  */
    __IOM uint32_t ABR_2_CTRL;                              /* Offset: 0x620 (R/W)                                                                                  */
    __IM  uint32_t ABR_2_T0;                                /* Offset: 0x624 (R/ )                                                                                  */
    __IM  uint32_t ABR_2_T1;                                /* Offset: 0x628 (R/ )                                                                                  */
    __IM  uint32_t ABR_2_T2;                                /* Offset: 0x62C (R/ )                                                                                  */
    __IM  uint32_t ABR_2_T3;                                /* Offset: 0x630 (R/ )                                                                                  */
    __IM  uint32_t ABR_2_T4;                                /* Offset: 0x634 (R/ )                                                                                  */
    __IM  uint32_t ABR_2_T5;                                /* Offset: 0x638 (R/ )                                                                                  */
    __IM  uint32_t ABR_2_T6;                                /* Offset: 0x63C (R/ )                                                                                  */
    __IM  uint32_t ABR_2_T7;                                /* Offset: 0x640 (R/ )                                                                                  */
    __IM  uint32_t ABR_2_T8;                                /* Offset: 0x644 (R/ )                                                                                  */
    __IM  uint32_t ABR_2_T9;                                /* Offset: 0x648 (R/ )                                                                                  */
    __IM  uint32_t ABR_2_T10;                               /* Offset: 0x64C (R/ )                                                                                  */
    __IM  uint32_t ABR_2_T11;                               /* Offset: 0x650 (R/ )                                                                                  */
    __IOM uint32_t XIP_CACHE_CONTROL;                       /* Offset: 0x654 (R/W)                                                                                  */
    __IM  uint32_t XIP_CACHE_HIT;                           /* Offset: 0x658 (R/ )                                                                                  */
    __IM  uint32_t XIP_CACHE_MISS;                          /* Offset: 0x65C (R/ )                                                                                  */
    __IM  uint32_t XIP_PREFETCH_HIT;                        /* Offset: 0x660 (R/ )                                                                                  */
    __IM  uint32_t XIP_PREFETCH_MISS;                       /* Offset: 0x664 (R/ )                                                                                  */
    __IM  uint32_t XIP_CACHE_HSEL_COUNT;                    /* Offset: 0x668 (R/ )                                                                                  */
    __IM  uint32_t XIP_CACHE_HSEL_WAIT_COUNT;               /* Offset: 0x66C (R/ )                                                                                  */
          uint32_t RESERVED8[100];                          /* Offset: 0x670 ~ 0x7FC                                                                                */
    __IOM uint32_t PDM_CFG0;                                /* Offset: 0x800 (R/W)                                                                                  */
    __IOM uint32_t PDM_CIC;                                 /* Offset: 0x804 (R/W)                                                                                  */
    __IOM uint32_t PDM_FIR_CFG;                             /* Offset: 0x808 (R/W)                                                                                  */
    __IOM uint32_t PDM_COEFF_CFG;                           /* Offset: 0x80C (R/W)                                                                                  */
    __IOM uint32_t PDM_SRAM_STR_ADDR;                       /* Offset: 0x810 (R/W)                                                                                  */
    __IOM uint32_t PDM_SRAM_WR_DLY;                         /* Offset: 0x814 (R/W)                                                                                  */
    __IOM uint32_t PDM_SRAM_FORCE;                          /* Offset: 0x818 (R/W)                                                                                  */
          uint32_t RESERVED9;                               /* Offset: 0x81C                                                                                        */
    __IM  uint32_t PDM_STS0;                                /* Offset: 0x820 (R/ )                                                                                  */
    __IM  uint32_t PDM_STS1;                                /* Offset: 0x824 (R/ )                                                                                  */
} S_SYS_Reg_t;

/** @brief I2S controller */
typedef struct
{
    __IOM uint32_t IER;                                     /* Offset: 0x000 (R/W) I2S Enable Register                                                              */
    __IOM uint32_t IRER;                                    /* Offset: 0x004 (R/W) I2S Receiver Block Enable Register                                               */
    __IOM uint32_t ITER;                                    /* Offset: 0x008 (R/W) Transmitter block enable                                                         */
    __IOM uint32_t CER;                                     /* Offset: 0x00C (R/W) Clock Enable Register                                                            */
    __IOM uint32_t CCR;                                     /* Offset: 0x010 (R/W) Clock Configuration Register                                                     */
    __OM  uint32_t RXFFR;                                   /* Offset: 0x014 ( /W) Receiver Block FIFO Reset Register                                               */
    __OM  uint32_t TXFFR;                                   /* Offset: 0x018 ( /W) Transmitter Block FIFO Reset Register                                            */
          uint32_t RESERVED0;                               /* Offset: 0x01C                                                                                        */
    union {
    __IM  uint32_t LRBR0;                                   /* Offset: 0x020 (R/ ) Left Receive Buffer Register 0                                                   */
    __OM  uint32_t LTHR0;                                   /* Offset: 0x020 ( /W) Left Transmit Holding Register 0                                                 */
    };
    union {
    __IM  uint32_t RRBR0;                                   /* Offset: 0x024 (R/ ) Right Transmit Holding Register 0                                                */
    __OM  uint32_t RTHR0;                                   /* Offset: 0x024 ( /W) Right Transmit Holding Register 0                                                */
    };
    __IOM uint32_t RER0;                                    /* Offset: 0x028 (R/W) Receive Enable Register 0                                                        */
    __IOM uint32_t TER0;                                    /* Offset: 0x02C (R/W) Transmit Enable Register 0                                                       */
    __IOM uint32_t RCR0;                                    /* Offset: 0x030 (R/W) Receive Configuration Register 0                                                 */
    __IOM uint32_t TCR0;                                    /* Offset: 0x034 (R/W) Transmit Configuration Register 0                                                */
    __IM  uint32_t ISR0;                                    /* Offset: 0x038 (R/ ) Interrupt status Register 0                                                      */
    __IOM uint32_t IMR0;                                    /* Offset: 0x03C (R/W) Interrupt Mask Register 0                                                        */
    __IM  uint32_t ROR0;                                    /* Offset: 0x040 (R/ ) Receive Overrun Register 0                                                       */
    __IM  uint32_t TOR0;                                    /* Offset: 0x044 (R/ ) Transmit Overrun Register 0                                                      */
    __IOM uint32_t RFCR0;                                   /* Offset: 0x048 (R/W) Receive FIFO Configuration Register 0                                            */
    __IOM uint32_t TFCR0;                                   /* Offset: 0x04C (R/W) Transmit FIFO Configuration Register 0                                           */
    __OM  uint32_t RFF0;                                    /* Offset: 0x050 ( /W) Receive FIFO Flush Register 0                                                    */
    __OM  uint32_t TFF0;                                    /* Offset: 0x054 ( /W) Transmit FIFO Flush Register 0                                                   */
          uint32_t RESERVED1[2];                            /* Offset: 0x058 ~ 0x05C                                                                                */
    union {
    __IM  uint32_t LRBR1;                                   /* Offset: 0x060 (R/ ) Left Receive Buffer Register 1                                                   */
    __OM  uint32_t LTHR1;                                   /* Offset: 0x060 ( /W) Left Transmit Holding Register 1                                                 */
    };
    union {
    __IM  uint32_t RRBR1;                                   /* Offset: 0x064 (R/ ) Right Transmit Holding Register 1                                                */
    __OM  uint32_t RTHR1;                                   /* Offset: 0x064 ( /W) Right Transmit Holding Register 1                                                */
    };
    __IOM uint32_t RER1;                                    /* Offset: 0x068 (R/W) Receive Enable Register 1                                                        */
    __IOM uint32_t TER1;                                    /* Offset: 0x06C (R/W) Transmit Enable Register 1                                                       */
    __IOM uint32_t RCR1;                                    /* Offset: 0x070 (R/W) Receive Configuration Register 1                                                 */
    __IOM uint32_t TCR1;                                    /* Offset: 0x074 (R/W) Transmit Configuration Register 1                                                */
    __IM  uint32_t ISR1;                                    /* Offset: 0x078 (R/ ) Interrupt status Register 1                                                      */
    __IOM uint32_t IMR1;                                    /* Offset: 0x07C (R/W) Interrupt Mask Register 1                                                        */
    __IM  uint32_t ROR1;                                    /* Offset: 0x080 (R/ ) Receive Overrun Register 1                                                       */
    __IM  uint32_t TOR1;                                    /* Offset: 0x084 (R/ ) Transmit Overrun Register 1                                                      */
    __IOM uint32_t RFCR1;                                   /* Offset: 0x088 (R/W) Receive FIFO Configuration Register 1                                            */
    __IOM uint32_t TFCR1;                                   /* Offset: 0x08C (R/W) Transmit FIFO Configuration Register 1                                           */
    __OM  uint32_t RFF1;                                    /* Offset: 0x090 ( /W) Receive FIFO Flush Register 1                                                    */
    __OM  uint32_t TFF1;                                    /* Offset: 0x094 ( /W) Transmit FIFO Flush Register 1                                                   */
          uint32_t RESERVED2[2];                            /* Offset: 0x098 ~ 0x09C                                                                                */
    union {
    __IM  uint32_t LRBR2;                                   /* Offset: 0x0A0 (R/ ) Left Receive Buffer Register 2                                                   */
    __OM  uint32_t LTHR2;                                   /* Offset: 0x0A0 ( /W) Left Transmit Holding Register 2                                                 */
    };
    union {
    __IM  uint32_t RRBR2;                                   /* Offset: 0x0A4 (R/ ) Right Transmit Holding Register 2                                                */
    __OM  uint32_t RTHR2;                                   /* Offset: 0x0A4 ( /W) Right Transmit Holding Register 2                                                */
    };
    __IOM uint32_t RER2;                                    /* Offset: 0x0A8 (R/W) Receive Enable Register 2                                                        */
    __IOM uint32_t TER2;                                    /* Offset: 0x0AC (R/W) Transmit Enable Register 2                                                       */
    __IOM uint32_t RCR2;                                    /* Offset: 0x0B0 (R/W) Receive Configuration Register 2                                                 */
    __IOM uint32_t TCR2;                                    /* Offset: 0x0B4 (R/W) Transmit Configuration Register 2                                                */
    __IM  uint32_t ISR2;                                    /* Offset: 0x0B8 (R/ ) Interrupt status Register 2                                                      */
    __IOM uint32_t IMR2;                                    /* Offset: 0x0BC (R/W) Interrupt Mask Register 2                                                        */
    __IM  uint32_t ROR2;                                    /* Offset: 0x0C0 (R/ ) Receive Overrun Register 2                                                       */
    __IM  uint32_t TOR2;                                    /* Offset: 0x0C4 (R/ ) Transmit Overrun Register 2                                                      */
    __IOM uint32_t RFCR2;                                   /* Offset: 0x0C8 (R/W) Receive FIFO Configuration Register 2                                            */
    __IOM uint32_t TFCR2;                                   /* Offset: 0x0CC (R/W) Transmit FIFO Configuration Register 2                                           */
    __OM  uint32_t RFF2;                                    /* Offset: 0x0D0 ( /W) Receive FIFO Flush Register 2                                                    */
    __OM  uint32_t TFF2;                                    /* Offset: 0x0D4 ( /W) Transmit FIFO Flush Register 2                                                   */
          uint32_t RESERVED3[2];                            /* Offset: 0x0D8 ~ 0x0DC                                                                                */
    union {
    __IM  uint32_t LRBR3;                                   /* Offset: 0x0E0 (R/ ) Left Receive Buffer Register 3                                                   */
    __OM  uint32_t LTHR3;                                   /* Offset: 0x0E0 ( /W) Left Transmit Holding Register 3                                                 */
    };
    union {
    __IM  uint32_t RRBR3;                                   /* Offset: 0x0E4 (R/ ) Right Transmit Holding Register 3                                                */
    __OM  uint32_t RTHR3;                                   /* Offset: 0x0E4 ( /W) Right Transmit Holding Register 3                                                */
    };
    __IOM uint32_t RER3;                                    /* Offset: 0x0E8 (R/W) Receive Enable Register 3                                                        */
    __IOM uint32_t TER3;                                    /* Offset: 0x0EC (R/W) Transmit Enable Register 3                                                       */
    __IOM uint32_t RCR3;                                    /* Offset: 0x0F0 (R/W) Receive Configuration Register 3                                                 */
    __IOM uint32_t TCR3;                                    /* Offset: 0x0F4 (R/W) Transmit Configuration Register 3                                                */
    __IM  uint32_t ISR3;                                    /* Offset: 0x0F8 (R/ ) Interrupt status Register 3                                                      */
    __IOM uint32_t IMR3;                                    /* Offset: 0x0FC (R/W) Interrupt Mask Register 3                                                        */
    __IM  uint32_t ROR3;                                    /* Offset: 0x100 (R/ ) Receive Overrun Register 3                                                       */
    __IM  uint32_t TOR3;                                    /* Offset: 0x104 (R/ ) Transmit Overrun Register 3                                                      */
    __IOM uint32_t RFCR3;                                   /* Offset: 0x108 (R/W) Receive FIFO Configuration Register 3                                            */
    __IOM uint32_t TFCR3;                                   /* Offset: 0x10C (R/W) Transmit FIFO Configuration Register 3                                           */
    __OM  uint32_t RFF3;                                    /* Offset: 0x110 ( /W) Receive FIFO Flush Register 3                                                    */
    __OM  uint32_t TFF3;                                    /* Offset: 0x114 ( /W) Transmit FIFO Flush Register 3                                                   */
          uint32_t RESERVED4[42];                           /* Offset: 0x118 ~ 0x1BC                                                                                */
    __IM  uint32_t RXDMA;                                   /* Offset: 0x1C0 (R/ ) Receiver Block DMA Register                                                      */
    __OM  uint32_t RRXDMA;                                  /* Offset: 0x1C4 ( /W) Reset Receiver Block DMA Register                                                */
    __OM  uint32_t TXDMA;                                   /* Offset: 0x1C8 ( /W) Transmitter Block DMA Register                                                   */
    __OM  uint32_t RTXDMA;                                  /* Offset: 0x1CC ( /W) Reset Transmitter Block DMA Register                                             */
          uint32_t RESERVED5[8];                            /* Offset: 0x1D0 ~ 0x1EC                                                                                */
    __IM  uint32_t PARAM2;                                  /* Offset: 0x1F0 (R/ ) Component Parameter Register 2                                                   */
    __IM  uint32_t PARAM1;                                  /* Offset: 0x1F4 (R/ ) Component Parameter Register 1                                                   */
} S_I2S_Reg_t;

/** @brief Security */
typedef struct
{
    __IOM uint32_t INS_SCRT_CTRL;                           /* Offset: 0x000 (R/W)                                                                                  */
    __IOM uint32_t INS_SCRT_GATED_TIMING;                   /* Offset: 0x004 (R/W)                                                                                  */
    __IM  uint32_t INS_SCRT_STATUS;                         /* Offset: 0x008 (R/ )                                                                                  */
    __IOM uint32_t FRO_CTRL;                                /* Offset: 0x00C (R/W)                                                                                  */
    __IM  uint32_t FRO_DBG1;                                /* Offset: 0x010 (R/ )                                                                                  */
    __IM  uint32_t FRO_DBG2;                                /* Offset: 0x014 (R/ )                                                                                  */
    __IM  uint32_t OTP_DBG;                                 /* Offset: 0x018 (R/ )                                                                                  */
    __IOM uint32_t DBG_CTRL;                                /* Offset: 0x01C (R/W)                                                                                  */
} S_SCRT_Reg_t;

/** @brief Pulse Width Modulation (PWM) */
typedef struct
{
    __IOM uint32_t PWM_REG0;                                /* Offset: 0x000 (R/W)                                                                                  */
    __IOM uint32_t PWM_REG1;                                /* Offset: 0x004 (R/W)                                                                                  */
    __IOM uint32_t PWM_REG2;                                /* Offset: 0x008 (R/W)                                                                                  */
    __IOM uint32_t PWM_REG3;                                /* Offset: 0x00C (R/W)                                                                                  */
    __IOM uint32_t PWM_REG4;                                /* Offset: 0x010 (R/W)                                                                                  */
    __IOM uint32_t PWM_REG5;                                /* Offset: 0x014 (R/W)                                                                                  */
    __IOM uint32_t PWM_REG6;                                /* Offset: 0x018 (R/W)                                                                                  */
    __IOM uint32_t PWM_REG7;                                /* Offset: 0x01C (R/W)                                                                                  */
    __IOM uint32_t PWM_REG8;                                /* Offset: 0x020 (R/W)                                                                                  */
    __IOM uint32_t PWM_REG9;                                /* Offset: 0x024 (R/W)                                                                                  */
    __IOM uint32_t PWM_REG10;                               /* Offset: 0x028 (R/W)                                                                                  */
    __IOM uint32_t PWM_REG11;                               /* Offset: 0x02C (R/W)                                                                                  */
    __IOM uint32_t PWM_REG12;                               /* Offset: 0x030 (R/W)                                                                                  */
    __IOM uint32_t PWM_REG13;                               /* Offset: 0x034 (R/W)                                                                                  */
    __IOM uint32_t PWM_REG14;                               /* Offset: 0x038 (R/W)                                                                                  */
    __IOM uint32_t PWM_REG15;                               /* Offset: 0x03C (R/W)                                                                                  */
    __IOM uint32_t PWM_REG16;                               /* Offset: 0x040 (R/W)                                                                                  */
    __IOM uint32_t PWM_REG17;                               /* Offset: 0x044 (R/W)                                                                                  */
    __IOM uint32_t PWM_REG18;                               /* Offset: 0x048 (R/W)                                                                                  */
    __IOM uint32_t PWM_REG19;                               /* Offset: 0x04C (R/W)                                                                                  */
    __IOM uint32_t PWM_REG20;                               /* Offset: 0x050 (R/W)                                                                                  */
    __IOM uint32_t PWM_REG21;                               /* Offset: 0x054 (R/W)                                                                                  */
    __IOM uint32_t PWM_REG22;                               /* Offset: 0x058 (R/W)                                                                                  */
    __IOM uint32_t PWM_REG23;                               /* Offset: 0x05C (R/W)                                                                                  */
    __IOM uint32_t PWM_REG24;                               /* Offset: 0x060 (R/W)                                                                                  */
} S_PWM_Reg_t;



/** @brief APS DMA controller */
typedef struct
{

    /* Channel 0 */
    __IOM uint32_t SAR0;                                    /* Offset: 0x000 (R/W) Source Address for Channel 0                                                     */
          uint32_t RESERVED0;                               /* Offset: 0x004                                                                                        */
    __IOM uint32_t DAR0;                                    /* Offset: 0x008 (R/W) Destination Address Register for Channel 0                                       */
          uint32_t RESERVED1;                               /* Offset: 0x00C                                                                                        */
    __IOM uint32_t LLP0;                                    /* Offset: 0x010 (R/W) Linked List Pointer Register for Channel 0                                       */
          uint32_t RESERVED2;                               /* Offset: 0x014                                                                                        */
    __IOM uint32_t CTL0_L;                                  /* Offset: 0x018 (R/W) Control Register for Channel 0 (LOW)                                             */
    __IOM uint32_t CTL0_H;                                  /* Offset: 0x01C (R/W) Control Register for Channel 0 (HIGH)                                            */
    __IOM uint32_t SSTAT0;                                  /* Offset: 0x020 (R/W) Source Status Register for Channel 0                                             */
          uint32_t RESERVED3;                               /* Offset: 0x024                                                                                        */
    __IOM uint32_t DSTAT0;                                  /* Offset: 0x028 (R/W) Destination Status Register for Channel 0                                        */
          uint32_t RESERVED4;                               /* Offset: 0x02C                                                                                        */
    __IOM uint32_t SSTATAR0;                                /* Offset: 0x030 (R/W) Source Status Address Register for Channel 0                                     */
          uint32_t RESERVED5;                               /* Offset: 0x034                                                                                        */
    __IOM uint32_t DSTATAR0;                                /* Offset: 0x038 (R/W) Destination Status Address Register for Channel 0                                */
          uint32_t RESERVED6;                               /* Offset: 0x03C                                                                                        */
    __IOM uint32_t CFG0_L;                                  /* Offset: 0x040 (R/W) Configuration Register for Channel 0 (LOW)                                       */
    __IOM uint32_t CFG0_H;                                  /* Offset: 0x044 (R/W) Configuration Register for Channel 0 (HIGH)                                      */
    __IOM uint32_t SGR0;                                    /* Offset: 0x048 (R/W) Source Gather Register for Channel 0                                             */
          uint32_t RESERVED7;                               /* Offset: 0x04C                                                                                        */
    __IOM uint32_t DSR0;                                    /* Offset: 0x050 (R/W) Destination Scatter Register for Channel 0                                       */
          uint32_t RESERVED8;                               /* Offset: 0x054                                                                                        */

    /* Channel 1 */
    __IOM uint32_t SAR1;                                    /* Offset: 0x058 (R/W) Source Address for Channel 1                                                     */
          uint32_t RESERVED9;                               /* Offset: 0x05C                                                                                        */
    __IOM uint32_t DAR1;                                    /* Offset: 0x060 (R/W) Destination Address Register for Channel 1                                       */
          uint32_t RESERVED10;                              /* Offset: 0x064                                                                                        */
    __IOM uint32_t LLP1;                                    /* Offset: 0x068 (R/W) Linked List Pointer Register for Channel 1                                       */
          uint32_t RESERVED11;                              /* Offset: 0x06C                                                                                        */
    __IOM uint32_t CTL1_L;                                  /* Offset: 0x070 (R/W) Control Register for Channel 1 (LOW)                                             */
    __IOM uint32_t CTL1_H;                                  /* Offset: 0x074 (R/W) Control Register for Channel 1 (HIGH)                                            */
    __IOM uint32_t SSTAT1;                                  /* Offset: 0x078 (R/W) Source Status Register for Channel 1                                             */
          uint32_t RESERVED12;                              /* Offset: 0x07C                                                                                        */
    __IOM uint32_t DSTAT1;                                  /* Offset: 0x080 (R/W) Destination Status Register for Channel 1                                        */
          uint32_t RESERVED13;                              /* Offset: 0x084                                                                                        */
    __IOM uint32_t SSTATAR1;                                /* Offset: 0x088 (R/W) Source Status Address Register for Channel 1                                     */
          uint32_t RESERVED14;                              /* Offset: 0x08C                                                                                        */
    __IOM uint32_t DSTATAR1;                                /* Offset: 0x090 (R/W) Destination Status Address Register for Channel 1                                */
          uint32_t RESERVED15;                              /* Offset: 0x094                                                                                        */
    __IOM uint32_t CFG1_L;                                  /* Offset: 0x098 (R/W) Configuration Register for Channel 1 (LOW)                                       */
    __IOM uint32_t CFG1_H;                                  /* Offset: 0x09C (R/W) Configuration Register for Channel 1 (HIGH)                                      */
    __IOM uint32_t SGR1;                                    /* Offset: 0x0A0 (R/W) Source Gather Register for Channel 1                                             */
          uint32_t RESERVED16;                              /* Offset: 0x0A4                                                                                        */
    __IOM uint32_t DSR1;                                    /* Offset: 0x0A8 (R/W) Destination Scatter Register for Channel 1                                       */
          uint32_t RESERVED17;                              /* Offset: 0x0AC                                                                                        */

    /* Channel 2 */
    __IOM uint32_t SAR2;                                    /* Offset: 0x0B0 (R/W) Source Address for Channel 2                                                     */
          uint32_t RESERVED18;                              /* Offset: 0x0B4                                                                                        */
    __IOM uint32_t DAR2;                                    /* Offset: 0x0B8 (R/W) Destination Address Register for Channel 2                                       */
          uint32_t RESERVED19;                              /* Offset: 0x0BC                                                                                        */
    __IOM uint32_t LLP2;                                    /* Offset: 0x0C0 (R/W) Linked List Pointer Register for Channel 2                                       */
          uint32_t RESERVED20;                              /* Offset: 0x0C4                                                                                        */
    __IOM uint32_t CTL2_L;                                  /* Offset: 0x0C8 (R/W) Control Register for Channel 2 (LOW)                                             */
    __IOM uint32_t CTL2_H;                                  /* Offset: 0x0CC (R/W) Control Register for Channel 2 (HIGH)                                            */
    __IOM uint32_t SSTAT2;                                  /* Offset: 0x0D0 (R/W) Source Status Register for Channel 2                                             */
          uint32_t RESERVED21;                              /* Offset: 0x0D4                                                                                        */
    __IOM uint32_t DSTAT2;                                  /* Offset: 0x0D8 (R/W) Destination Status Register for Channel 2                                        */
          uint32_t RESERVED22;                              /* Offset: 0x0DC                                                                                        */
    __IOM uint32_t SSTATAR2;                                /* Offset: 0x0E0 (R/W) Source Status Address Register for Channel 2                                     */
          uint32_t RESERVED23;                              /* Offset: 0x0E4                                                                                        */
    __IOM uint32_t DSTATAR2;                                /* Offset: 0x0E8 (R/W) Destination Status Address Register for Channel 2                                */
          uint32_t RESERVED24;                              /* Offset: 0x0EC                                                                                        */
    __IOM uint32_t CFG2_L;                                  /* Offset: 0x0F0 (R/W) Configuration Register for Channel 2 (LOW)                                       */
    __IOM uint32_t CFG2_H;                                  /* Offset: 0x0F4 (R/W) Configuration Register for Channel 2 (HIGH)                                      */
    __IOM uint32_t SGR2;                                    /* Offset: 0x0F8 (R/W) Source Gather Register for Channel 2                                             */
          uint32_t RESERVED25;                              /* Offset: 0x0FC                                                                                        */
    __IOM uint32_t DSR2;                                    /* Offset: 0x100 (R/W) Destination Scatter Register for Channel 2                                       */
          uint32_t RESERVED26;                              /* Offset: 0x104                                                                                        */

    /* Channel 3 */
    __IOM uint32_t SAR3;                                    /* Offset: 0x108 (R/W) Source Address for Channel 3                                                     */
          uint32_t RESERVED27;                              /* Offset: 0x10C                                                                                        */
    __IOM uint32_t DAR3;                                    /* Offset: 0x110 (R/W) Destination Address Register for Channel 3                                       */
          uint32_t RESERVED28;                              /* Offset: 0x114                                                                                        */
    __IOM uint32_t LLP3;                                    /* Offset: 0x118 (R/W) Linked List Pointer Register for Channel 3                                       */
          uint32_t RESERVED29;                              /* Offset: 0x11C                                                                                        */
    __IOM uint32_t CTL3_L;                                  /* Offset: 0x120 (R/W) Control Register for Channel 3 (LOW)                                             */
    __IOM uint32_t CTL3_H;                                  /* Offset: 0x124 (R/W) Control Register for Channel 3 (HIGH)                                            */
    __IOM uint32_t SSTAT3;                                  /* Offset: 0x128 (R/W) Source Status Register for Channel 3                                             */
          uint32_t RESERVED30;                              /* Offset: 0x12C                                                                                        */
    __IOM uint32_t DSTAT3;                                  /* Offset: 0x130 (R/W) Destination Status Register for Channel 3                                        */
          uint32_t RESERVED31;                              /* Offset: 0x134                                                                                        */
    __IOM uint32_t SSTATAR3;                                /* Offset: 0x138 (R/W) Source Status Address Register for Channel 3                                     */
          uint32_t RESERVED32;                              /* Offset: 0x13C                                                                                        */
    __IOM uint32_t DSTATAR3;                                /* Offset: 0x140 (R/W) Destination Status Address Register for Channel 3                                */
          uint32_t RESERVED33;                              /* Offset: 0x144                                                                                        */
    __IOM uint32_t CFG3_L;                                  /* Offset: 0x148 (R/W) Configuration Register for Channel 3 (LOW)                                       */
    __IOM uint32_t CFG3_H;                                  /* Offset: 0x14C (R/W) Configuration Register for Channel 3 (HIGH)                                      */
    __IOM uint32_t SGR3;                                    /* Offset: 0x150 (R/W) Source Gather Register for Channel 3                                             */
          uint32_t RESERVED34;                              /* Offset: 0x154                                                                                        */
    __IOM uint32_t DSR3;                                    /* Offset: 0x158 (R/W) Destination Scatter Register for Channel 3                                       */
          uint32_t RESERVED35[89];                          /* Offset: 0x15C ~ 0x2BC                                                                                */

    /* Interrupt */
    __IOM uint32_t RAW_TFR;                                 /* Offset: 0x2C0 (R/W) Raw Status for IntTfr Interrupt                                                  */
          uint32_t RESERVED36;                              /* Offset: 0x2C4                                                                                        */
    __IOM uint32_t RAW_BLK;                                 /* Offset: 0x2C8 (R/W) Raw Status for IntBlock Interrupt                                                */
          uint32_t RESERVED37;                              /* Offset: 0x2CC                                                                                        */
    __IOM uint32_t RAW_SRC_TRAN;                            /* Offset: 0x2D0 (R/W) Raw Status for IntSrcTran Interrupt                                              */
          uint32_t RESERVED38;                              /* Offset: 0x2D4                                                                                        */
    __IOM uint32_t RAW_DST_TRAN;                            /* Offset: 0x2D8 (R/W) Raw Status for IntDstTran Interrupt                                              */
          uint32_t RESERVED39;                              /* Offset: 0x2DC                                                                                        */
    __IOM uint32_t RAW_ERR;                                 /* Offset: 0x2E0 (R/W) Raw Status for IntTfr Interrupt                                                  */
          uint32_t RESERVED40;                              /* Offset: 0x2E4                                                                                        */
    __IM  uint32_t STS_TFR;                                 /* Offset: 0x2E8 (R/ ) Status for IntTfr Interrupt                                                      */
          uint32_t RESERVED41;                              /* Offset: 0x2EC                                                                                        */
    __IM  uint32_t STS_BLK;                                 /* Offset: 0x2F0 (R/ ) Status for IntBlock Interrupt                                                    */
          uint32_t RESERVED42;                              /* Offset: 0x2F4                                                                                        */
    __IM  uint32_t STS_SRC_TRAN;                            /* Offset: 0x2F8 (R/ ) Status for IntSrcTran Interrupt                                                  */
          uint32_t RESERVED43;                              /* Offset: 0x2FC                                                                                        */
    __IM  uint32_t STS_DST_TRAN;                            /* Offset: 0x300 (R/ ) Status for IntDstTran Interrupt                                                  */
          uint32_t RESERVED44;                              /* Offset: 0x304                                                                                        */
    __IM  uint32_t STS_ERR;                                 /* Offset: 0x308 (R/ ) Status for IntErr Interrupt                                                      */
          uint32_t RESERVED45;                              /* Offset: 0x30C                                                                                        */
    __IOM uint32_t MSK_TFR;                                 /* Offset: 0x310 (R/W) Mask for IntTfr Interrupt                                                        */
          uint32_t RESERVED46;                              /* Offset: 0x314                                                                                        */
    __IOM uint32_t MSK_BLK;                                 /* Offset: 0x318 (R/W) Mask for IntBlock Interrupt                                                      */
          uint32_t RESERVED47;                              /* Offset: 0x31C                                                                                        */
    __IOM uint32_t MSK_SRC_TRAN;                            /* Offset: 0x320 (R/W) Mask for IntSrcTran Interrupt                                                    */
          uint32_t RESERVED48;                              /* Offset: 0x324                                                                                        */
    __IOM uint32_t MSK_DST_TRAN;                            /* Offset: 0x328 (R/W) Mask for IntDstTran Interrupt                                                    */
          uint32_t RESERVED49;                              /* Offset: 0x32C                                                                                        */
    __IOM uint32_t MSK_ERR;                                 /* Offset: 0x330 (R/W) Mask for IntErr Interrupt                                                        */
          uint32_t RESERVED50;                              /* Offset: 0x334                                                                                        */
    __OM  uint32_t CLR_TFR;                                 /* Offset: 0x338 ( /W) Clear for IntTfr Interrupt                                                       */
          uint32_t RESERVED51;                              /* Offset: 0x33C                                                                                        */
    __OM  uint32_t CLR_BLK;                                 /* Offset: 0x340 ( /W) Clear for IntBlock Interrupt                                                     */
          uint32_t RESERVED52;                              /* Offset: 0x344                                                                                        */
    __OM  uint32_t CLR_SRC_TRAN;                            /* Offset: 0x348 ( /W) Clear for IntSrcTran Interrupt                                                   */
          uint32_t RESERVED53;                              /* Offset: 0x34C                                                                                        */
    __OM  uint32_t CLR_DST_TRAN;                            /* Offset: 0x350 ( /W) Clear for IntDstTran Interrupt                                                   */
          uint32_t RESERVED54;                              /* Offset: 0x354                                                                                        */
    __OM  uint32_t CLR_ERR;                                 /* Offset: 0x358 ( /W) Clear for IntErr Interrupt                                                       */
          uint32_t RESERVED55;                              /* Offset: 0x35C                                                                                        */
    __IM  uint32_t STS_INT;                                 /* Offset: 0x360 (R/ ) Status for each Interrupt type                                                   */
          uint32_t RESERVED56;                              /* Offset: 0x364                                                                                        */

    /* Software Handshake */
    __IOM uint32_t REQ_SRC;                                 /* Offset: 0x368 (R/W) Source Software Transaction Request Register                                     */
          uint32_t RESERVED57;                              /* Offset: 0x36C                                                                                        */
    __IOM uint32_t REQ_DST;                                 /* Offset: 0x370 (R/W) Destination Software Transaction Request Register                                */
          uint32_t RESERVED58;                              /* Offset: 0x374                                                                                        */
    __IOM uint32_t SGL_RQ_SRC;                              /* Offset: 0x378 (R/W) Source Single Transaction Request Register                                       */
          uint32_t RESERVED59;                              /* Offset: 0x37C                                                                                        */
    __IOM uint32_t SGL_RQ_DST;                              /* Offset: 0x380 (R/W) Destination Single Transaction Request Register                                  */
          uint32_t RESERVED60;                              /* Offset: 0x384                                                                                        */
    __IOM uint32_t LST_SRC;                                 /* Offset: 0x388 (R/W) Source Last Transaction Request Register                                         */
          uint32_t RESERVED61;                              /* Offset: 0x38C                                                                                        */
    __IOM uint32_t LST_DST;                                 /* Offset: 0x390 (R/W) Destination Last Transaction Request Register                                    */
          uint32_t RESERVED62;                              /* Offset: 0x394                                                                                        */

    /* Miscellaneous */
    __IOM uint32_t CFG;                                     /* Offset: 0x398 (R/W) DMA Configuration Register                                                       */
          uint32_t RESERVED63;                              /* Offset: 0x39C                                                                                        */
    __IOM uint32_t CH_EN;                                   /* Offset: 0x3A0 (R/W) DMA Channel Enable Register                                                      */
          uint32_t RESERVED64;                              /* Offset: 0x3A4                                                                                        */
    __IM  uint32_t ID;                                      /* Offset: 0x3A8 (R/ ) DMA ID Register                                                                  */
} S_APS_DMA_Reg_t;

/** @brief Aux DSADC */
typedef struct
{
    __IOM uint32_t AUX_DSADC_CFG;                           /* Offset: 0x000 (R/W)                                                                                  */
    __IOM uint32_t FILTER_CFG;                              /* Offset: 0x004 (R/W)                                                                                  */
    __IOM uint32_t DUMP_CFG;                                /* Offset: 0x008 (R/W)                                                                                  */
    __IM  uint32_t STS_FILTER_OUT;                          /* Offset: 0x00C (R/ )                                                                                  */
    __IOM uint32_t DSADC_OUTPUT_CFG;                        /* Offset: 0x010 (R/W)                                                                                  */
    __IM  uint32_t STS_DSADC_INFO;                          /* Offset: 0x014 (R/ )                                                                                  */
} S_AUXDSADC_Reg_t;

/** @brief Pulse Density Modulation (PDM) */
typedef struct
{
    __IOM uint32_t PDM_CFG0;                                /* Offset: 0x000 (R/W)                                                                                  */
    __IOM uint32_t PDM_CIC;                                 /* Offset: 0x004 (R/W)                                                                                  */
    __IOM uint32_t PDM_FIR_CFG;                             /* Offset: 0x008 (R/W)                                                                                  */
    __IOM uint32_t PDM_COEFF_CFG;                           /* Offset: 0x00C (R/W)                                                                                  */
    __IOM uint32_t PDM_SRAM_STR_ADDR;                       /* Offset: 0x010 (R/W)                                                                                  */
    __IOM uint32_t PDM_SRAM_WR_DLY;                         /* Offset: 0x014 (R/W)                                                                                  */
    __IOM uint32_t PDM_SRAM_FORCE;                          /* Offset: 0x018 (R/W)                                                                                  */
          uint32_t RESERVED0;                               /* Offset: 0x01C                                                                                        */
    __IM  uint32_t PDM_STS0;                                /* Offset: 0x020 (R/ )                                                                                  */
    __IM  uint32_t PDM_STS1;                                /* Offset: 0x024 (R/ )                                                                                  */
} S_PDM_Reg_t;

/** @brief MSQ DMA controller */
typedef struct
{

    /* Channel 0 */
    __IOM uint32_t SAR0;                                    /* Offset: 0x000 (R/W) Source Address for Channel 0                                                     */
          uint32_t RESERVED0;                               /* Offset: 0x004                                                                                        */
    __IOM uint32_t DAR0;                                    /* Offset: 0x008 (R/W) Destination Address Register for Channel 0                                       */
          uint32_t RESERVED1;                               /* Offset: 0x00C                                                                                        */
    __IOM uint32_t LLP0;                                    /* Offset: 0x010 (R/W) Linked List Pointer Register for Channel 0                                       */
          uint32_t RESERVED2;                               /* Offset: 0x014                                                                                        */
    __IOM uint32_t CTL0_L;                                  /* Offset: 0x018 (R/W) Control Register for Channel 0 (LOW)                                             */
    __IOM uint32_t CTL0_H;                                  /* Offset: 0x01C (R/W) Control Register for Channel 0 (HIGH)                                            */
          uint32_t RESERVED3[8];                            /* Offset: 0x020 ~ 0x03C                                                                                */
    __IOM uint32_t CFG0_L;                                  /* Offset: 0x040 (R/W) Configuration Register for Channel 0 (LOW)                                       */
    __IOM uint32_t CFG0_H;                                  /* Offset: 0x044 (R/W) Configuration Register for Channel 0 (HIGH)                                      */
    __IOM uint32_t SGR0;                                    /* Offset: 0x048 (R/W) Source Gather Register for Channel 0                                             */
          uint32_t RESERVED4;                               /* Offset: 0x04C                                                                                        */
    __IOM uint32_t DSR0;                                    /* Offset: 0x050 (R/W) Destination Scatter Register for Channel 0                                       */
          uint32_t RESERVED5[155];                          /* Offset: 0x054 ~ 0x2BC                                                                                */

    /* Interrupt */
    __IOM uint32_t RAW_TFR;                                 /* Offset: 0x2C0 (R/W) Raw Status for IntTfr Interrupt                                                  */
          uint32_t RESERVED6;                               /* Offset: 0x2C4                                                                                        */
    __IOM uint32_t RAW_BLK;                                 /* Offset: 0x2C8 (R/W) Raw Status for IntBlock Interrupt                                                */
          uint32_t RESERVED7;                               /* Offset: 0x2CC                                                                                        */
    __IOM uint32_t RAW_SRC_TRAN;                            /* Offset: 0x2D0 (R/W) Raw Status for IntSrcTran Interrupt                                              */
          uint32_t RESERVED8;                               /* Offset: 0x2D4                                                                                        */
    __IOM uint32_t RAW_DST_TRAN;                            /* Offset: 0x2D8 (R/W) Raw Status for IntDstTran Interrupt                                              */
          uint32_t RESERVED9;                               /* Offset: 0x2DC                                                                                        */
    __IOM uint32_t RAW_ERR;                                 /* Offset: 0x2E0 (R/W) Raw Status for IntErr Interrupt                                                  */
          uint32_t RESERVED10;                              /* Offset: 0x2E4                                                                                        */
    __IM  uint32_t STS_TFR;                                 /* Offset: 0x2E8 (R/ ) Status for IntTfr Interrupt                                                      */
          uint32_t RESERVED11;                              /* Offset: 0x2EC                                                                                        */
    __IM  uint32_t STS_BLK;                                 /* Offset: 0x2F0 (R/ ) Status for IntBlock Interrupt                                                    */
          uint32_t RESERVED12;                              /* Offset: 0x2F4                                                                                        */
    __IM  uint32_t STS_SRC_TRAN;                            /* Offset: 0x2F8 (R/ ) Status for IntSrcTran Interrupt                                                  */
          uint32_t RESERVED13;                              /* Offset: 0x2FC                                                                                        */
    __IM  uint32_t STS_DST_TRAN;                            /* Offset: 0x300 (R/ ) Status for IntDstTran Interrupt                                                  */
          uint32_t RESERVED14;                              /* Offset: 0x304                                                                                        */
    __IM  uint32_t STS_ERR;                                 /* Offset: 0x308 (R/ ) Status for IntErr Interrupt                                                      */
          uint32_t RESERVED15;                              /* Offset: 0x30C                                                                                        */
    __IOM uint32_t MSK_TFR;                                 /* Offset: 0x310 (R/W) Mask for IntTfr Interrupt                                                        */
          uint32_t RESERVED16;                              /* Offset: 0x314                                                                                        */
    __IOM uint32_t MSK_BLK;                                 /* Offset: 0x318 (R/W) Mask for IntBlock Interrupt                                                      */
          uint32_t RESERVED17;                              /* Offset: 0x31C                                                                                        */
    __IOM uint32_t MSK_SRC_TRAN;                            /* Offset: 0x320 (R/W) Mask for IntSrcTran Interrupt                                                    */
          uint32_t RESERVED18;                              /* Offset: 0x324                                                                                        */
    __IOM uint32_t MSK_DST_TRAN;                            /* Offset: 0x328 (R/W) Mask for IntDstTran Interrupt                                                    */
          uint32_t RESERVED19;                              /* Offset: 0x32C                                                                                        */
    __IOM uint32_t MSK_ERR;                                 /* Offset: 0x330 (R/W) Mask for IntErr Interrupt                                                        */
          uint32_t RESERVED20;                              /* Offset: 0x334                                                                                        */
    __OM  uint32_t CLR_TFR;                                 /* Offset: 0x338 ( /W) Clear for IntTfr Interrupt                                                       */
          uint32_t RESERVED21;                              /* Offset: 0x33C                                                                                        */
    __OM  uint32_t CLR_BLK;                                 /* Offset: 0x340 ( /W) Clear for IntBlock Interrupt                                                     */
          uint32_t RESERVED22;                              /* Offset: 0x344                                                                                        */
    __OM  uint32_t CLR_SRC_TRAN;                            /* Offset: 0x348 ( /W) Clear for IntSrcTran Interrupt                                                   */
          uint32_t RESERVED23;                              /* Offset: 0x34C                                                                                        */
    __OM  uint32_t CLR_DST_TRAN;                            /* Offset: 0x350 ( /W) Clear for IntDstTran Interrupt                                                   */
          uint32_t RESERVED24;                              /* Offset: 0x354                                                                                        */
    __OM  uint32_t CLR_ERR;                                 /* Offset: 0x358 ( /W) Clear for IntErr Interrupt                                                       */
          uint32_t RESERVED25;                              /* Offset: 0x35C                                                                                        */
    __IM  uint32_t STS_INT;                                 /* Offset: 0x360 (R/ ) Status for each Interrupt type                                                   */
          uint32_t RESERVED26;                              /* Offset: 0x364                                                                                        */

    /* Software Handshake */
    __IOM uint32_t REQ_SRC;                                 /* Offset: 0x368 (R/W) Source Software Transaction Request Register                                     */
          uint32_t RESERVED27;                              /* Offset: 0x36C                                                                                        */
    __IOM uint32_t REQ_DST;                                 /* Offset: 0x370 (R/W) Destination Software Transaction Request Register                                */
          uint32_t RESERVED28;                              /* Offset: 0x374                                                                                        */
    __IOM uint32_t SGL_RQ_SRC;                              /* Offset: 0x378 (R/W) Source Single Transaction Request Register                                       */
          uint32_t RESERVED29;                              /* Offset: 0x37C                                                                                        */
    __IOM uint32_t SGL_RQ_DST;                              /* Offset: 0x380 (R/W) Destination Single Transaction Request Register                                  */
          uint32_t RESERVED30;                              /* Offset: 0x384                                                                                        */
    __IOM uint32_t LST_SRC;                                 /* Offset: 0x388 (R/W) Source Last Transaction Request Register                                         */
          uint32_t RESERVED31;                              /* Offset: 0x38C                                                                                        */
    __IOM uint32_t LST_DST;                                 /* Offset: 0x390 (R/W) Destination Last Transaction Request Register                                    */
          uint32_t RESERVED32;                              /* Offset: 0x394                                                                                        */

    /* Miscellaneous */
    __IOM uint32_t CFG;                                     /* Offset: 0x398 (R/W) DMA Configuration Register                                                       */
          uint32_t RESERVED33;                              /* Offset: 0x39C                                                                                        */
    __IOM uint32_t CH_EN;                                   /* Offset: 0x3A0 (R/W) DMA Channel Enable Register                                                      */
          uint32_t RESERVED34;                              /* Offset: 0x3A4                                                                                        */
    __IOM uint32_t ID;                                      /* Offset: 0x3A8 (R/W) DMA ID Register                                                                  */
} S_MSQ_DMA_Reg_t;

/** @brief Always On System (AOS) controller */
typedef struct
{
    __IOM uint32_t RET_MUX;                                 /* Offset: 0x000 (R/W) AOS register control MUX                                                         */
    __IOM uint32_t MODE_CTL;                                /* Offset: 0x004 (R/W) Sleep mode control                                                               */
    __IOM uint32_t OSC_SEL;                                 /* Offset: 0x008 (R/W) Oscillator selection                                                             */
    __IM  uint32_t SLP_TIMER_CURR_L;                        /* Offset: 0x00C (R/ ) Sleep timer current count - Low 32 bits                                          */
    __IM  uint32_t SLP_TIMER_CURR_H;                        /* Offset: 0x010 (R/ ) Sleep timer current count - High 5 bits                                          */
    __IOM uint32_t SLP_TIMER_PRESET_L;                      /* Offset: 0x014 (R/W) Sleep timer present - Low 32 bits                                                */
    __IOM uint32_t SLP_TIMER_PRESET_H;                      /* Offset: 0x018 (R/W) Sleep timer present - High 5 bits                                                */
    __IOM uint32_t PS_TIMER_PRESET;                         /* Offset: 0x01C (R/W) Power-saving timer present                                                       */
    __IOM uint32_t RET_SF_VAL_CTL;                          /* Offset: 0x020 (R/W) RET_SF output voltage                                                            */
    __IOM uint32_t PMU_SF_VAL_CTL;                          /* Offset: 0x024 (R/W) PMU_SF output voltage                                                            */
    __IOM uint32_t HPBG_CTL;                                /* Offset: 0x028 (R/W) HPBG control                                                                     */
    __IOM uint32_t LPBG_CTL;                                /* Offset: 0x02C (R/W) LPBG control                                                                     */
    __IOM uint32_t BUCK_CTL;                                /* Offset: 0x030 (R/W) BUCK control                                                                     */
    __IOM uint32_t ON1_TIME;                                /* Offset: 0x034 (R/W) On time for the event in the warmup duration                                     */
    __IOM uint32_t ON2_TIME;                                /* Offset: 0x038 (R/W) On time for the event in the warmup duration                                     */
    __IOM uint32_t ON3_TIME;                                /* Offset: 0x03C (R/W) On time for the event in the warmup duration                                     */
    __IOM uint32_t ON4_TIME;                                /* Offset: 0x040 (R/W) On time for the event in the warmup duration                                     */
    __IOM uint32_t ON5_TIME;                                /* Offset: 0x044 (R/W) On time for the event in the warmup duration                                     */
    __IOM uint32_t ON6_TIME;                                /* Offset: 0x048 (R/W) On time for the event in the warmup duration                                     */
    __IOM uint32_t ON7_TIME;                                /* Offset: 0x04C (R/W) On time for the event in the warmup duration                                     */
    __IOM uint32_t CPOR_N_ON_TIME;                          /* Offset: 0x050 (R/W) Control CPOR_N on time when warmup                                               */
          uint32_t RESERVED0;                               /* Offset: 0x054                                                                                        */
    __IOM uint32_t SPS_TIMER_PRESET;                        /* Offset: 0x058 (R/W) SPS Timer present                                                                */
    __IOM uint32_t SON1_TIME;                               /* Offset: 0x05C (R/W) On time control when entering sleep state                                        */
    __IOM uint32_t SON2_TIME;                               /* Offset: 0x060 (R/W) On time control when entering sleep state                                        */
    __IOM uint32_t SON3_TIME;                               /* Offset: 0x064 (R/W) On time control when entering sleep state                                        */
    __IOM uint32_t SON4_TIME;                               /* Offset: 0x068 (R/W) On time control when entering sleep state                                        */
    __IOM uint32_t SON5_TIME;                               /* Offset: 0x06C (R/W) On time control when entering sleep state                                        */
    __IOM uint32_t SON6_TIME;                               /* Offset: 0x070 (R/W) On time control when entering sleep state                                        */
    __IOM uint32_t SON7_TIME;                               /* Offset: 0x074 (R/W) On time control when entering sleep state                                        */
    __IOM uint32_t SCPOR_N_ON_TIME;                         /* Offset: 0x078 (R/W) SCPOR_N on time when entering sleep state                                        */
    __IOM uint32_t PU_CTL;                                  /* Offset: 0x07C (R/W) PU control                                                                       */
    __IOM uint32_t OSC_CTL;                                 /* Offset: 0x080 (R/W) Oscillator control                                                               */
    __IOM uint32_t PMS_SPARE;                               /* Offset: 0x084 (R/W)                                                                                  */
    __IOM uint32_t ADC_CTL;                                 /* Offset: 0x088 (R/W) ADC control                                                                      */
    __IOM uint32_t LDO_CTL;                                 /* Offset: 0x08C (R/W) LDO control                                                                      */
    __IM  uint32_t APS_SWRST_ST;                            /* Offset: 0x090 (R/ ) APS software reset status                                                        */
    __IM  uint32_t MSQ_SWRST_ST;                            /* Offset: 0x094 (R/ ) MSQ software reset status                                                        */
    __IOM uint32_t SARADC_CTL;                              /* Offset: 0x098 (R/W)                                                                                  */
          uint32_t RESERVED1;                               /* Offset: 0x09C                                                                                        */
    __IOM uint32_t ON0_TIME;                                /* Offset: 0x0A0 (R/W)                                                                                  */
    __IOM uint32_t SON0_TIME;                               /* Offset: 0x0A4 (R/W)                                                                                  */
    __IOM uint32_t PMU_CTRL;                                /* Offset: 0x0A8 (R/W)                                                                                  */
    __IOM uint32_t PMU_BUCKC;                               /* Offset: 0x0AC (R/W)                                                                                  */
    __IOM uint32_t DBG_SEQ;                                 /* Offset: 0x0B0 (R/W)                                                                                  */
    __IOM uint32_t PMU_CSA_SEL;                             /* Offset: 0x0B4 (R/W)                                                                                  */
          uint32_t RESERVED2[10];                           /* Offset: 0x0B8 ~ 0x0DC                                                                                */
    __IOM uint32_t SRAM_ISO_EN;                             /* Offset: 0x0E0 (R/W) SRAM isolation enable                                                            */
    __IOM uint32_t SRAM_PSD;                                /* Offset: 0x0E4 (R/W) SRAM power domain control 0-8                                                    */
    __IOM uint32_t PHY_WR_SRAM;                             /* Offset: 0x0E8 (R/W) Control SRAM macro 27-0 to store PHY data for PHY capture mode                   */
    __IOM uint32_t PHY_RD_SRAM;                             /* Offset: 0x0EC (R/W) Control SRAM macro 27-0 to store PHY data for PHY TX test                        */
    __IOM uint32_t CAL_CEN;                                 /* Offset: 0x0F0 (R/W) Calibration input                                                                */
    __IOM uint32_t CAL_STR;                                 /* Offset: 0x0F4 (R/W) Crystal fast startup starting point                                              */
    __IOM uint32_t SDM_PT_SEL;                              /* Offset: 0x0F8 (R/W)                                                                                  */
    __IOM uint32_t SDM_CTL;                                 /* Offset: 0x0FC (R/W)                                                                                  */
    __IOM uint32_t STRAP_MODE_CTL;                          /* Offset: 0x100 (R/W) Strap mode control                                                               */
    __OM  uint32_t APS_SWRST;                               /* Offset: 0x104 ( /W) APS software reset and status bit definition                                     */
    __OM  uint32_t MSQ_SWRST;                               /* Offset: 0x108 ( /W) MSQ software reset                                                               */
    __IOM uint32_t SPARE0;                                  /* Offset: 0x10C (R/W) Spare register for software use                                                  */
    __IOM uint32_t SPARE_1_WR;                              /* Offset: 0x110 (R/W)                                                                                  */
    __IM  uint32_t SPARE_1_RD;                              /* Offset: 0x114 (R/ )                                                                                  */
    __IM  uint32_t SRAM_RET_ACK;                            /* Offset: 0x118 (R/ ) SRAM retention ACK                                                               */
    __IOM uint32_t MSQ_ROM_MAP;                             /* Offset: 0x11C (R/W) MSQ ROM address remap                                                            */
    __IM  uint32_t AOS_ID;                                  /* Offset: 0x120 (R/ ) AOS ID                                                                           */
    __IOM uint32_t SPARE1;                                  /* Offset: 0x124 (R/W) Spare register for software use                                                  */
    __IOM uint32_t RSTS;                                    /* Offset: 0x128 (R/W) Reset status                                                                     */
    __IOM uint32_t SPARE2;                                  /* Offset: 0x12C (R/W) Spare register for software use                                                  */
    __IOM uint32_t SPARE3;                                  /* Offset: 0x130 (R/W) Spare register for software use                                                  */
    __IOM uint32_t APS_CLK_SEL;                             /* Offset: 0x134 (R/W) APS clock source selection                                                       */
    __IOM uint32_t MSQ_CLK_SEL;                             /* Offset: 0x138 (R/W) MSQ clock source selection                                                       */
    __IOM uint32_t RFPHY_CLK_SEL1;                          /* Offset: 0x13C (R/W) RF/PHY clock source selection 1                                                  */
    __IOM uint32_t APS_DOMAIN_EN;                           /* Offset: 0x140 (R/W)                                                                                  */
    __IOM uint32_t RFPHY_CLK_SEL2;                          /* Offset: 0x144 (R/W) RF/PHY clock source selection 2                                                  */
    __IOM uint32_t RFPHY_11B_CLKGC_VAL0;                    /* Offset: 0x148 (R/W)                                                                                  */
    __IOM uint32_t RFPHY_11B_CLKGC_VAL1;                    /* Offset: 0x14C (R/W)                                                                                  */
    __IOM uint32_t RFPHY_11B_CLKGC_CFG;                     /* Offset: 0x150 (R/W)                                                                                  */
    __IOM uint32_t MSQ_UART;                                /* Offset: 0x154 (R/W)                                                                                  */
    __IOM uint32_t SCRT_CLK_APS;                            /* Offset: 0x158 (R/W)                                                                                  */
    __IOM uint32_t SCRT_CLK_MSQ;                            /* Offset: 0x15C (R/W)                                                                                  */
          uint32_t RESERVED3[13];                           /* Offset: 0x160 ~ 0x190                                                                                */
    __IOM uint32_t APS_STCLK;                               /* Offset: 0x194 (R/W) APS STCLK                                                                        */
    __IOM uint32_t MISC_CTL;                                /* Offset: 0x198 (R/W) MISC control                                                                     */
    __IOM uint32_t CLK_MMFACTOR_APS;                        /* Offset: 0x19C (R/W) APS clock MMF control                                                            */
          uint32_t RESERVED4;                               /* Offset: 0x1A0                                                                                        */
    __IOM uint32_t SPI_CLK_SEL;                             /* Offset: 0x1A4 (R/W) SPI clock seletion                                                               */
    __IOM uint32_t APS_DM_CLK_SEL;                          /* Offset: 0x1A8 (R/W) APS domain clock seletion                                                        */
    __IOM uint32_t MPSYNC_CTL;                              /* Offset: 0x1AC (R/W)                                                                                  */
    __IOM uint32_t CAM_XVCLK_SEL;                           /* Offset: 0x1B0 (R/W)                                                                                  */
    __IOM uint32_t PMS_CTRL_ADD;                            /* Offset: 0x1B4 (R/W)                                                                                  */
    __IOM uint32_t WDT_RST_MASK_CTRL1;                      /* Offset: 0x1B8 (R/W)                                                                                  */
    __IOM uint32_t WDT_RST_MASK_CTRL2;                      /* Offset: 0x1BC (R/W)                                                                                  */
    __IOM uint32_t WDT_RST_MASK_CTRL3;                      /* Offset: 0x1C0 (R/W)                                                                                  */
    __IOM uint32_t WDT_RST_MASK_CTRL4;                      /* Offset: 0x1C4 (R/W)                                                                                  */
    __IOM uint32_t SRAM_RET;                                /* Offset: 0x1C8 (R/W) SRAM power domain control 0-8                                                    */
          uint32_t RESERVED5;                               /* Offset: 0x1CC                                                                                        */
    __IOM uint32_t APS_I_PATCH[32];                         /* Offset: 0x1D0 ~ 0x24C (R/W) APS i-Bus patch                                                          */
    __IOM uint32_t APS_I_PATCH_ST;                          /* Offset: 0x250 (R/W) APS i-Bus patch start address                                                    */
    __IOM uint32_t APS_I_PATCH_EN;                          /* Offset: 0x254 (R/W) APS i-Bus patch eanble                                                           */
          uint32_t RESERVED6[2];                            /* Offset: 0x258 ~ 0x25C                                                                                */
    __IOM uint32_t MSQ_I_PATCH[64];                         /* Offset: 0x260 ~ 0x35C (R/W) MSQ i-Bus patch                                                          */
    __IOM uint32_t MSQ_I_PATCH_ST;                          /* Offset: 0x360 (R/W) MSQ i-Bus patch start address                                                    */
    __IOM uint32_t MSQ_I_PATCH_EN[2];                       /* Offset: 0x364 ~ 0x368 (R/W) MSQ i-Bus patch enable                                                   */
          uint32_t RESERVED7[2];                            /* Offset: 0x36C ~ 0x370                                                                                */
    __IOM uint32_t APS_ORIG_ADDR[4];                        /* Offset: 0x374 ~ 0x380 (R/W) APS remap origin address                                                 */
    __IOM uint32_t APS_TAG_ADDR[4];                         /* Offset: 0x384 ~ 0x390 (R/W) APS remap target address                                                 */
    __IOM uint32_t APS_RMP_MSK[4];                          /* Offset: 0x394 ~ 0x3A0 (R/W) APS remap mask                                                           */
    __IOM uint32_t MSQ_ORIG_ADDR[3];                        /* Offset: 0x3A4 ~ 0x3AC (R/W) MSQ remap origin address                                                 */
    __IOM uint32_t MSQ_TAG_ADDR[3];                         /* Offset: 0x3B0 ~ 0x3B8 (R/W) MSQ remap target address                                                 */
    __IOM uint32_t MSQ_RMP_MSK[3];                          /* Offset: 0x3BC ~ 0x3C4 (R/W) MSQ remap mask                                                           */
    __IOM uint32_t CLK200M_CTRL;                            /* Offset: 0x3C8 (R/W)                                                                                  */
    __IOM uint32_t CLK180M_CTRL;                            /* Offset: 0x3CC (R/W)                                                                                  */
    __IOM uint32_t CLK150M_CTRL;                            /* Offset: 0x3D0 (R/W)                                                                                  */
    __IOM uint32_t MSQ_WAIT_STATE_EN;                       /* Offset: 0x3D4 (R/W)                                                                                  */
} S_AOS_Reg_t;

/** @brief GPIO Pinmux controller */
typedef struct
{
    __IOM uint32_t PD_IE[2];                                /* Offset: 0x000 ~ 0x004 (R/W) Input enable                                                             */
    __IOM uint32_t PD_PE[2];                                /* Offset: 0x008 ~ 0x00C (R/W) Pull resistor enable                                                     */
    __IOM uint32_t PD_O_INV[2];                             /* Offset: 0x010 ~ 0x014 (R/W) Input inverter                                                           */
    __IOM uint32_t PD_DS[2];                                /* Offset: 0x018 ~ 0x01C (R/W) Output driving stength                                                   */
    __IOM uint32_t PD_I_INV[2];                             /* Offset: 0x020 ~ 0x024 (R/W) Output inverter                                                          */
    __IOM uint32_t PDOV_MODE[2];                            /* Offset: 0x028 ~ 0x02C (R/W) Select output GPIO or peripheral                                         */
    __IOM uint32_t PD_DIR[2];                               /* Offset: 0x030 ~ 0x034 (R/W) GPIO output enable                                                       */
    __IOM uint32_t PD_OEN_INV[2];                           /* Offset: 0x038 ~ 0x03C (R/W) Inverter output enable from peripheral                                   */
    __IOM uint32_t PDOC_MODE[2];                            /* Offset: 0x040 ~ 0x044 (R/W) Select output enable by GPIO or peripheral                               */
    __IM  uint32_t GPI[2];                                  /* Offset: 0x048 ~ 0x04C (R/ ) Input value from pad                                                     */
    __OM  uint32_t GPO_HIGH[2];                             /* Offset: 0x050 ~ 0x054 ( /W) Output HIGH level                                                        */
    __OM  uint32_t GPO_LOW[2];                              /* Offset: 0x058 ~ 0x05C ( /W) Output LOW level                                                         */
    __IM  uint32_t GPO_ST[2];                               /* Offset: 0x060 ~ 0x064 (R/ ) Read GPIO output setting status                                          */
    __IOM uint32_t CPU_ICE_IO;                              /* Offset: 0x068 (R/W) Control CPU ICE input signal source                                              */
    __IOM uint32_t PDI_SRC_IO[5];                           /* Offset: 0x06C ~ 0x07C (R/W) Output source control                                                    */
    __IOM uint32_t PD_I_SEQ_SEL;                            /* Offset: 0x080 (R/W) SEQ_DBG_OUT selection                                                            */
    __IOM uint32_t PD_I_SEQ_SET[2];                         /* Offset: 0x084 ~ 0x088 (R/W) Set debug signal for pad                                                 */
    __IOM uint32_t STRAP_MODE_SET;                          /* Offset: 0x08C (R/W) Control ICE mode and JTAG mode behavior                                          */
    __IOM uint32_t PTS_INMUX_A;                             /* Offset: 0x090 (R/W) Peripheral input signal control                                                  */
    __IOM uint32_t PTS_INMUX_B;                             /* Offset: 0x094 (R/W) Peripheral input signal control                                                  */
    __IOM uint32_t PTS_INMUX_C;                             /* Offset: 0x098 (R/W) Peripheral input signal control                                                  */
    __IOM uint32_t PTS_INMUX_D;                             /* Offset: 0x09C (R/W) Peripheral input signal control                                                  */
    __IOM uint32_t PTS_INMUX_E;                             /* Offset: 0x0A0 (R/W) Peripheral input signal control                                                  */
    __IOM uint32_t PTS_INMUX_F;                             /* Offset: 0x0A4 (R/W) Peripheral input signal control                                                  */
    __IOM uint32_t SW_TOP_DBG_SEL;                          /* Offset: 0x0A8 (R/W)                                                                                  */
          uint32_t RESERVED0;                               /* Offset: 0x0AC                                                                                        */
    __IOM uint32_t SPARE_1_WR;                              /* Offset: 0x0B0 (R/W)                                                                                  */
    __IOM uint32_t SPARE_2_WR;                              /* Offset: 0x0B4 (R/W)                                                                                  */
    __IOM uint32_t SPARE_3_WR;                              /* Offset: 0x0B8 (R/W)                                                                                  */
    __IM  uint32_t SPARE_1_RD;                              /* Offset: 0x0BC (R/ )                                                                                  */
    __IM  uint32_t SPARE_2_RD;                              /* Offset: 0x0C0 (R/ )                                                                                  */
    __IM  uint32_t SPARE_3_RD;                              /* Offset: 0x0C4 (R/ )                                                                                  */
    __IOM uint32_t PSRAM_CONTROL_1;                         /* Offset: 0x0C8 (R/W)                                                                                  */
    __IOM uint32_t PSRAM_CONTROL_2;                         /* Offset: 0x0CC (R/W)                                                                                  */
    __IOM uint32_t PSRAM_CONTROL_3;                         /* Offset: 0x0D0 (R/W)                                                                                  */
    __IOM uint32_t CAMERA_INMUX_A;                          /* Offset: 0x0D4 (R/W)                                                                                  */
    __IOM uint32_t CAMERA_INMUX_B;                          /* Offset: 0x0D8 (R/W)                                                                                  */
    __IOM uint32_t CAMERA_INMUX_C;                          /* Offset: 0x0DC (R/W)                                                                                  */
} S_PIN_Reg_t;

/** @brief RF controller */
typedef struct
{
    __IOM uint32_t RX_FE_LNA;                               /* Offset: 0x000 (R/W)                                                                                  */
    __IOM uint32_t RX_FILT;                                 /* Offset: 0x004 (R/W)                                                                                  */
    __IOM uint32_t RX_EN_CONF;                              /* Offset: 0x008 (R/W)                                                                                  */
    __IOM uint32_t RX_DCOCRSSI;                             /* Offset: 0x00C (R/W)                                                                                  */
          uint32_t RESERVED0[4];                            /* Offset: 0x010 ~ 0x01C                                                                                */
    __IOM uint32_t TX_GMMX_BPA_TSSI;                        /* Offset: 0x020 (R/W)                                                                                  */
    __IOM uint32_t TX_WPA_HPPA_SP2T;                        /* Offset: 0x024 (R/W)                                                                                  */
    __IOM uint32_t TXDAC;                                   /* Offset: 0x028 (R/W)                                                                                  */
    __IOM uint32_t PLL_LPF_RC0;                             /* Offset: 0x02C (R/W)                                                                                  */
    __IOM uint32_t PLL_LPF_RC1;                             /* Offset: 0x030 (R/W)                                                                                  */
    __IOM uint32_t PLL_CP_PFD;                              /* Offset: 0x034 (R/W)                                                                                  */
    __IOM uint32_t PLL_MOD_SELECT_CTL;                      /* Offset: 0x038 (R/W)                                                                                  */
    __IOM uint32_t CALADC_VCTRL;                            /* Offset: 0x03C (R/W)                                                                                  */
    __IOM uint32_t VCO_CORE;                                /* Offset: 0x040 (R/W)                                                                                  */
    __IOM uint32_t VCO_COMP;                                /* Offset: 0x044 (R/W)                                                                                  */
    __IOM uint32_t CLKGEN_CTL0;                             /* Offset: 0x048 (R/W)                                                                                  */
    __IOM uint32_t BB_PLL;                                  /* Offset: 0x04C (R/W)                                                                                  */
    __IOM uint32_t SARADC_CTRL;                             /* Offset: 0x050 (R/W)                                                                                  */
    __IOM uint32_t SARADC_DELAY;                            /* Offset: 0x054 (R/W)                                                                                  */
    __IOM uint32_t DSADC_0;                                 /* Offset: 0x058 (R/W)                                                                                  */
    __IOM uint32_t AUXADC_CTRL0;                            /* Offset: 0x05C (R/W)                                                                                  */
    __IOM uint32_t AUXADC_CTRL1;                            /* Offset: 0x060 (R/W)                                                                                  */
    __IOM uint32_t AUXADC_IN_SEL;                           /* Offset: 0x064 (R/W)                                                                                  */
    __IOM uint32_t AUDIO_CTRL;                              /* Offset: 0x068 (R/W)                                                                                  */
    __IOM uint32_t SPARE4;                                  /* Offset: 0x06C (R/W)                                                                                  */
    __IOM uint32_t LO_CTL1;                                 /* Offset: 0x070 (R/W)                                                                                  */
    __IOM uint32_t CLK_XTAL_RC;                             /* Offset: 0x074 (R/W)                                                                                  */
    __IM  uint32_t AUX_READ;                                /* Offset: 0x078 (R/ )                                                                                  */
    __OM  uint32_t CK_GATE_CTRL;                            /* Offset: 0x07C ( /W)                                                                                  */
          uint32_t RESERVED1;                               /* Offset: 0x080                                                                                        */
    __IOM uint32_t TEST_MUX0;                               /* Offset: 0x084 (R/W)                                                                                  */
    __IM  uint32_t CAL_ADC;                                 /* Offset: 0x088 (R/ )                                                                                  */
          uint32_t RESERVED2;                               /* Offset: 0x08C                                                                                        */
    __IOM uint32_t PU_VAL;                                  /* Offset: 0x090 (R/W)                                                                                  */
    __IOM uint32_t PU_OVR_CTL;                              /* Offset: 0x094 (R/W)                                                                                  */
    __IOM uint32_t DYN_AGC0_OVR_CTL;                        /* Offset: 0x098 (R/W)                                                                                  */
          uint32_t RESERVED3;                               /* Offset: 0x09C                                                                                        */
    __IOM uint32_t DYN_AGC1_OVR_CTL;                        /* Offset: 0x0A0 (R/W)                                                                                  */
    __IOM uint32_t DYN_MODE_TRX_OVR_CTL;                    /* Offset: 0x0A4 (R/W)                                                                                  */
    __IOM uint32_t DCOC;                                    /* Offset: 0x0A8 (R/W)                                                                                  */
    __IOM uint32_t RF_RSSI_X0;                              /* Offset: 0x0AC (R/W)                                                                                  */
          uint32_t RESERVED4[4];                            /* Offset: 0x0B0 ~ 0x0BC                                                                                */
    __IOM uint32_t RC_OSC_CAL_CTL;                          /* Offset: 0x0C0 (R/W)                                                                                  */
    __IM  uint32_t RC_OSC_CAL_OUTPUT;                       /* Offset: 0x0C4 (R/ )                                                                                  */
    __IM  uint32_t XTAL_SDM_XTAL_CLK_READY;                 /* Offset: 0x0C8 (R/ )                                                                                  */
    __IOM uint32_t AUX_ADC_CK_GEN_CTL;                      /* Offset: 0x0CC (R/W)                                                                                  */
    __IM  uint32_t AUX_ADC_ECL;                             /* Offset: 0x0D0 (R/ )                                                                                  */
    __IOM uint32_t VCO_CAL_START;                           /* Offset: 0x0D4 (R/W)                                                                                  */
    __IOM uint32_t VCO_CAL_COUNT_CYCLE;                     /* Offset: 0x0D8 (R/W)                                                                                  */
    __IM  uint32_t VCO_CAL_FREQ_CNT_OUTPUT;                 /* Offset: 0x0DC (R/ )                                                                                  */
    __IOM uint32_t NL_CLK_DOUB_CTRL;                        /* Offset: 0x0E0 (R/W)                                                                                  */
    __IM  uint32_t NL_CLK_DOUB_STATUS;                      /* Offset: 0x0E4 (R/ )                                                                                  */
    __IOM uint32_t DIG_WRAP_DBG_MUX_SEL;                    /* Offset: 0x0E8 (R/W)                                                                                  */
    __IM  uint32_t SPARE;                                   /* Offset: 0x0EC (R/ )                                                                                  */
    __IOM uint32_t AUXADC_SPARE1;                           /* Offset: 0x0F0 (R/W)                                                                                  */
    __IOM uint32_t AUXADC_SPARE2;                           /* Offset: 0x0F4 (R/W)                                                                                  */
    __IOM uint32_t AUXADC_SPARE3;                           /* Offset: 0x0F8 (R/W)                                                                                  */
    __IOM uint32_t AUXADC_SPARE4;                           /* Offset: 0x0FC (R/W)                                                                                  */
    __IOM uint32_t AUXADC_AWD_0;                            /* Offset: 0x100 (R/W)                                                                                  */
    __IOM uint32_t AUXADC_AWD_1;                            /* Offset: 0x104 (R/W)                                                                                  */
    __IOM uint32_t AUXADC_AWD_2;                            /* Offset: 0x108 (R/W)                                                                                  */
    __IOM uint32_t AUXADC_AWD_3;                            /* Offset: 0x10C (R/W)                                                                                  */
    __IOM uint32_t AUXADC_INJ;                              /* Offset: 0x110 (R/W)                                                                                  */
    __IOM uint32_t AUXADC_CH_1;                             /* Offset: 0x114 (R/W)                                                                                  */
    __IOM uint32_t AUXADC_CH_2;                             /* Offset: 0x118 (R/W)                                                                                  */
    __IOM uint32_t AUXADC_CH_3;                             /* Offset: 0x11C (R/W)                                                                                  */
          uint32_t RESERVED5[40];                           /* Offset: 0x120 ~ 0x1BC                                                                                */
    __IM  uint32_t ID_RF;                                   /* Offset: 0x1C0 (R/ )                                                                                  */
    __IM  uint32_t ID_SM;                                   /* Offset: 0x1C4 (R/ )                                                                                  */
    __IOM uint32_t TX_LO_CTRL;                              /* Offset: 0x1C8 (R/W)                                                                                  */
    __IOM uint32_t DSAUX_CTRL11;                            /* Offset: 0x1CC (R/W)                                                                                  */
    __IOM uint32_t DSAUX_CTRL2;                             /* Offset: 0x1D0 (R/W)                                                                                  */
    __IOM uint32_t CALADC_LO_CTRL;                          /* Offset: 0x1D4 (R/W)                                                                                  */
} S_RF_Reg_t;



#pragma pop

/** @}
  * //Peripheral_registers_structures
  */


/* ================================================================================ */
/* ================              Peripheral memory map             ================ */
/* ================================================================================ */
/** @addtogroup Peripheral_memory_map
  * @{
  */
#define APS_SRAM_BASE           ((uint32_t)0x00400000)      /*!< APS SRAM base address */
#define APS_SRAM_SIZE           ((uint32_t)0x00054000)      /*!< APS SRAM size 368 - 32 KB */
#define APS_SRAM_CAHCHE_SIZE    ((uint32_t)0x00008000)      /*!< APS SRAM last block can be assigned to cache */
#define SHARE_RAM_BASE          ((uint32_t)0x00500000)      /*!< Shared memory base address */
#define SHARE_RAM_SIZE          ((uint32_t)0x00010000)      /*!< Shared memory size 64 KB */
#define APS_XIP_MEM_RO_BASE     ((uint32_t)0x01000000)      /*!< APS XIP memory base address, with cache, for exectuion use */
#define APS_XIP_MEM_RW_BASE     ((uint32_t)0x03000000)      /*!< APS XIP memory base address, without cache, for writing use */
#define APS_XIP_MEM_BASE        APS_XIP_MEM_RW_BASE
#define MSQ_SRAM_BASE           ((uint32_t)0x20600000)      /*!< MSQ SRAM base address in the alias region */
#define MSQ_SRAM_SIZE           ((uint32_t)0x00018000)      /*!< MSQ SRAM size 96 KB */
#define APS_PERIPH_BASE         ((uint32_t)0x30000000)      /*!< APS peripherals base address */
#define MSQ_PERIPH_BASE         ((uint32_t)0x40000000)      /*!< MSQ peripherals base address */

/* APS (M4)*/
#define DBG_UART_BASE           (APS_PERIPH_BASE + 0x00001000)
#define OTP_BASE                (APS_PERIPH_BASE + 0x00002000)
#define UART0_BASE              (APS_PERIPH_BASE + 0x00004000)
#define UART1_BASE              (APS_PERIPH_BASE + 0x00005000)
#define I2C_BASE                (APS_PERIPH_BASE + 0x00006000)
#define SPI0_BASE               (APS_PERIPH_BASE + 0x00007000)
#define XIP_CTRL_BASE           SPI0_BASE
#define SPI1_BASE               (APS_PERIPH_BASE + 0x00008000)
#define SPI2_BASE               (APS_PERIPH_BASE + 0x00009000)
#define TMR0_BASE               (APS_PERIPH_BASE + 0x0000A000)
#define TMR1_BASE               (APS_PERIPH_BASE + 0x0000B000)
#define WDT_BASE                (APS_PERIPH_BASE + 0x0000C000)
#define VIC_BASE                (APS_PERIPH_BASE + 0x0000D000)
#define SYS_BASE                (APS_PERIPH_BASE + 0x0000E000)
#define PWM_BASE                (APS_PERIPH_BASE + 0x0000F000)
#define SCRT1_BASE              (APS_PERIPH_BASE + 0x00010000)
#define I2S_BASE                (APS_PERIPH_BASE + 0x00011000)
#define SPI3_BASE               (APS_PERIPH_BASE + 0x00012000)
#define PDM_BASE                (APS_PERIPH_BASE + 0x00013000)
#define DSADC_BASE              (APS_PERIPH_BASE + 0x00014000)
#define DMA_BASE                (APS_PERIPH_BASE + 0x00020000)

/* MSQ (M0) */
#define AOS_BASE                (MSQ_PERIPH_BASE + 0x00001000)
#define MSQ_DMA_BASE            (MSQ_PERIPH_BASE + 0x00010000)
#define RF_BASE                 (MSQ_PERIPH_BASE + 0x00009000)

#define PIN_BASE                (MSQ_PERIPH_BASE + 0x0000C000)


/** @}
  * //Peripheral_memory_map
  */

  
/** @addtogroup Peripheral_declaration
  * @{
  */
#define DBG_UART                ((S_UART_Reg_t *)DBG_UART_BASE)
#define OTP                     ((S_OTP_Reg_t *)OTP_BASE)
#define UART0                   ((S_UART_Reg_t *)UART0_BASE)
#define UART1                   ((S_UART_Reg_t *)UART1_BASE)
#define I2C                     ((S_I2C_Reg_t *)I2C_BASE)
#define XIP                     ((S_XIP_Reg_t *)XIP_CTRL_BASE)
#define SPI1                    ((S_SPI_MST_Reg_t *)SPI1_BASE)
#define SPI2                    ((S_SPI_SLV_Reg_t *)SPI2_BASE)
#define TMR0                    ((S_TMR_Reg_t *)TMR0_BASE)
#define TMR1                    ((S_TMR_Reg_t *)TMR1_BASE)
#define WDT                     ((S_WDT_Reg_t *)WDT_BASE)
#define VIC                     ((S_VIC_Reg_t *)VIC_BASE)
#define SYS                     ((S_SYS_Reg_t *)SYS_BASE)
#define PWM                     ((S_PWM_Reg_t *)PWM_BASE)
#define I2S                     ((S_I2S_Reg_t *)I2S_BASE)
#define SPI3                    ((S_SPI_MST_Reg_t *)SPI3_BASE)
#define CAM_IF                  ((S_CAM_Reg_t *)SPI3_BASE)
#define DMA                     ((S_APS_DMA_Reg_t *)DMA_BASE)
#define SCRT                    ((S_SCRT_Reg_t *)SCRT1_BASE)

#define AOS                     ((S_AOS_Reg_t *)AOS_BASE)
#define MSQ_DMA                 ((S_MSQ_DMA_Reg_t *)MSQ_DMA_BASE)
#define RF                      ((S_RF_Reg_t *)RF_BASE)
#define PIN                     ((S_PIN_Reg_t *)PIN_BASE)
/** @}
  * //Peripheral_declaration
  */
  
  
/** @addtogroup Peripheral_Registers_Bits_Definition
  * @{
  */
/******************************************************************************/
/*                         Peripheral Registers_Bits_Definition               */
/******************************************************************************/



/******************************************************************************/
/*                                                                            */
/*             Universal Asynchronous Receiver/Transmitter (UART)             */
/*                                                                            */
/******************************************************************************/

/***************  Bit definition for UART_RBR (0x000) register  ***************/
#define UART_RBR_RBR_Pos                                                        (0U)
#define UART_RBR_RBR_Msk                                                        (0x000000FFU << UART_RBR_RBR_Pos)                                                         /*!< 0x000000FF */
#define UART_RBR_RBR                                                            UART_RBR_RBR_Msk                                                                          /*!< Receive Buffer Register */

/***************  Bit definition for UART_THR (0x000) register  ***************/
#define UART_THR_THR_Pos                                                        (0U)
#define UART_THR_THR_Msk                                                        (0x000000FFU << UART_THR_THR_Pos)                                                         /*!< 0x000000FF */
#define UART_THR_THR                                                            UART_THR_THR_Msk                                                                          /*!< Transmit Holding Register */

/***************  Bit definition for UART_DLL (0x000) register  ***************/
#define UART_DLL_DLL_Pos                                                        (0U)
#define UART_DLL_DLL_Msk                                                        (0x000000FFU << UART_DLL_DLL_Pos)                                                         /*!< 0x000000FF */
#define UART_DLL_DLL                                                            UART_DLL_DLL_Msk                                                                          /*!< Divisor Latch Low */

/***************  Bit definition for UART_DLH (0x004) register  ***************/
#define UART_DLH_DLH_Pos                                                        (0U)
#define UART_DLH_DLH_Msk                                                        (0x000000FFU << UART_DLH_DLH_Pos)                                                         /*!< 0x000000FF */
#define UART_DLH_DLH                                                            UART_DLH_DLH_Msk                                                                          /*!< Divisor Latch High */

/***************  Bit definition for UART_IER (0x004) register  ***************/
#define UART_IER_ERBFI_Pos                                                      (0U)
#define UART_IER_ERBFI_Msk                                                      (0x00000001U << UART_IER_ERBFI_Pos)                                                       /*!< 0x00000001 */
#define UART_IER_ERBFI                                                          UART_IER_ERBFI_Msk                                                                        /*!< Interrupt Enable Register */
#define UART_IER_ETBEI_Pos                                                      (1U)
#define UART_IER_ETBEI_Msk                                                      (0x00000001U << UART_IER_ETBEI_Pos)                                                       /*!< 0x00000002 */
#define UART_IER_ETBEI                                                          UART_IER_ETBEI_Msk                                                                        /*!< Enable Transmit Holding Register Empty Interrupt */
#define UART_IER_ELSI_Pos                                                       (2U)
#define UART_IER_ELSI_Msk                                                       (0x00000001U << UART_IER_ELSI_Pos)                                                        /*!< 0x00000004 */
#define UART_IER_ELSI                                                           UART_IER_ELSI_Msk                                                                         /*!< Enable Receiver Line Status Interrupt */
#define UART_IER_EDSSI_Pos                                                      (3U)
#define UART_IER_EDSSI_Msk                                                      (0x00000001U << UART_IER_EDSSI_Pos)                                                       /*!< 0x00000008 */
#define UART_IER_EDSSI                                                          UART_IER_EDSSI_Msk                                                                        /*!< Enable Modem Status Interrupt */
#define UART_IER_ELCOLR_Pos                                                     (4U)
#define UART_IER_ELCOLR_Msk                                                     (0x00000001U << UART_IER_ELCOLR_Pos)                                                      /*!< 0x00000010 */
#define UART_IER_ELCOLR                                                         UART_IER_ELCOLR_Msk                                                                       /*!< ALC enable */
#define UART_IER_PTIME_Pos                                                      (7U)
#define UART_IER_PTIME_Msk                                                      (0x00000001U << UART_IER_PTIME_Pos)                                                       /*!< 0x00000080 */
#define UART_IER_PTIME                                                          UART_IER_PTIME_Msk                                                                        /*!< Programmable THRE Interrupt Mode Enable */

/***************  Bit definition for UART_IIR (0x008) register  ***************/
#define UART_IIR_IID_Pos                                                        (0U)
#define UART_IIR_IID_Msk                                                        (0x0000000FU << UART_IIR_IID_Pos)                                                         /*!< 0x0000000F */
#define UART_IIR_IID                                                            UART_IIR_IID_Msk                                                                          /*!< Interrupt ID */
#define UART_IIR_FIFOSE_Pos                                                     (6U)
#define UART_IIR_FIFOSE_Msk                                                     (0x00000003U << UART_IIR_FIFOSE_Pos)                                                      /*!< 0x000000C0 */
#define UART_IIR_FIFOSE                                                         UART_IIR_FIFOSE_Msk                                                                       /*!< FIFOs Enabled. */

/***************  Bit definition for UART_FCR (0x008) register  ***************/
#define UART_FCR_FIFOE_Pos                                                      (0U)
#define UART_FCR_FIFOE_Msk                                                      (0x00000001U << UART_FCR_FIFOE_Pos)                                                       /*!< 0x00000001 */
#define UART_FCR_FIFOE                                                          UART_FCR_FIFOE_Msk                                                                        /*!< FIFO Enable */
#define UART_FCR_RFIFOR_Pos                                                     (1U)
#define UART_FCR_RFIFOR_Msk                                                     (0x00000001U << UART_FCR_RFIFOR_Pos)                                                      /*!< 0x00000002 */
#define UART_FCR_RFIFOR                                                         UART_FCR_RFIFOR_Msk                                                                       /*!< RCVR FIFO Reset */
#define UART_FCR_XFIFOR_Pos                                                     (2U)
#define UART_FCR_XFIFOR_Msk                                                     (0x00000001U << UART_FCR_XFIFOR_Pos)                                                      /*!< 0x00000004 */
#define UART_FCR_XFIFOR                                                         UART_FCR_XFIFOR_Msk                                                                       /*!< XMIT FIFO Reset */
#define UART_FCR_DMAM_Pos                                                       (3U)
#define UART_FCR_DMAM_Msk                                                       (0x00000001U << UART_FCR_DMAM_Pos)                                                        /*!< 0x00000008 */
#define UART_FCR_DMAM                                                           UART_FCR_DMAM_Msk                                                                         /*!< DMA Mode */
#define UART_FCR_TET_Pos                                                        (4U)
#define UART_FCR_TET_Msk                                                        (0x00000003U << UART_FCR_TET_Pos)                                                         /*!< 0x00000030 */
#define UART_FCR_TET                                                            UART_FCR_TET_Msk                                                                          /*!< TX Empty Trigger */
#define UART_FCR_RT_Pos                                                         (6U)
#define UART_FCR_RT_Msk                                                         (0x00000003U << UART_FCR_RT_Pos)                                                          /*!< 0x000000C0 */
#define UART_FCR_RT                                                             UART_FCR_RT_Msk                                                                           /*!< RCVR Trigger */

/***************  Bit definition for UART_LCR (0x00C) register  ***************/
#define UART_LCR_DLS_Pos                                                        (0U)
#define UART_LCR_DLS_Msk                                                        (0x00000003U << UART_LCR_DLS_Pos)                                                         /*!< 0x00000003 */
#define UART_LCR_DLS                                                            UART_LCR_DLS_Msk                                                                          /*!< Data Length Select */
#define UART_LCR_STOP_Pos                                                       (2U)
#define UART_LCR_STOP_Msk                                                       (0x00000001U << UART_LCR_STOP_Pos)                                                        /*!< 0x00000004 */
#define UART_LCR_STOP                                                           UART_LCR_STOP_Msk                                                                         /*!< Number of stop bits */
#define UART_LCR_PEN_Pos                                                        (3U)
#define UART_LCR_PEN_Msk                                                        (0x00000001U << UART_LCR_PEN_Pos)                                                         /*!< 0x00000008 */
#define UART_LCR_PEN                                                            UART_LCR_PEN_Msk                                                                          /*!< Parity Enable */
#define UART_LCR_EPS_Pos                                                        (4U)
#define UART_LCR_EPS_Msk                                                        (0x00000001U << UART_LCR_EPS_Pos)                                                         /*!< 0x00000010 */
#define UART_LCR_EPS                                                            UART_LCR_EPS_Msk                                                                          /*!< Even Parity Select */
#define UART_LCR_SP_Pos                                                         (5U)
#define UART_LCR_SP_Msk                                                         (0x00000001U << UART_LCR_SP_Pos)                                                          /*!< 0x00000020 */
#define UART_LCR_SP                                                             UART_LCR_SP_Msk                                                                           /*!< Stick Parity */
#define UART_LCR_BC_Pos                                                         (6U)
#define UART_LCR_BC_Msk                                                         (0x00000001U << UART_LCR_BC_Pos)                                                          /*!< 0x00000040 */
#define UART_LCR_BC                                                             UART_LCR_BC_Msk                                                                           /*!< Break Control Bit */
#define UART_LCR_DLAB_Pos                                                       (7U)
#define UART_LCR_DLAB_Msk                                                       (0x00000001U << UART_LCR_DLAB_Pos)                                                        /*!< 0x00000080 */
#define UART_LCR_DLAB                                                           UART_LCR_DLAB_Msk                                                                         /*!< Divisor Latch Access Bit */

/***************  Bit definition for UART_MCR (0x010) register  ***************/
#define UART_MCR_DTR_Pos                                                        (0U)
#define UART_MCR_DTR_Msk                                                        (0x00000001U << UART_MCR_DTR_Pos)                                                         /*!< 0x00000001 */
#define UART_MCR_DTR                                                            UART_MCR_DTR_Msk                                                                          /*!< Data Terminal Ready */
#define UART_MCR_RTS_Pos                                                        (1U)
#define UART_MCR_RTS_Msk                                                        (0x00000001U << UART_MCR_RTS_Pos)                                                         /*!< 0x00000002 */
#define UART_MCR_RTS                                                            UART_MCR_RTS_Msk                                                                          /*!< Request to Send */
#define UART_MCR_OUT1_Pos                                                       (2U)
#define UART_MCR_OUT1_Msk                                                       (0x00000001U << UART_MCR_OUT1_Pos)                                                        /*!< 0x00000004 */
#define UART_MCR_OUT1                                                           UART_MCR_OUT1_Msk                                                                         /*!< OUT1 */
#define UART_MCR_OUT2_Pos                                                       (3U)
#define UART_MCR_OUT2_Msk                                                       (0x00000001U << UART_MCR_OUT2_Pos)                                                        /*!< 0x00000008 */
#define UART_MCR_OUT2                                                           UART_MCR_OUT2_Msk                                                                         /*!< OUT2 */
#define UART_MCR_LOOP_BACK_Pos                                                  (4U)
#define UART_MCR_LOOP_BACK_Msk                                                  (0x00000001U << UART_MCR_LOOP_BACK_Pos)                                                   /*!< 0x00000010 */
#define UART_MCR_LOOP_BACK                                                      UART_MCR_LOOP_BACK_Msk                                                                    /*!< LoopBack Bit */
#define UART_MCR_AFCE_Pos                                                       (5U)
#define UART_MCR_AFCE_Msk                                                       (0x00000001U << UART_MCR_AFCE_Pos)                                                        /*!< 0x00000020 */
#define UART_MCR_AFCE                                                           UART_MCR_AFCE_Msk                                                                         /*!< Auto Flow Control Enable */
#define UART_MCR_SIRE_Pos                                                       (6U)
#define UART_MCR_SIRE_Msk                                                       (0x00000001U << UART_MCR_SIRE_Pos)                                                        /*!< 0x00000040 */
#define UART_MCR_SIRE                                                           UART_MCR_SIRE_Msk                                                                         /*!< SIR Mode Enable */

/***************  Bit definition for UART_LSR (0x014) register  ***************/
#define UART_LSR_DR_Pos                                                         (0U)
#define UART_LSR_DR_Msk                                                         (0x00000001U << UART_LSR_DR_Pos)                                                          /*!< 0x00000001 */
#define UART_LSR_DR                                                             UART_LSR_DR_Msk                                                                           /*!< Data Ready bit */
#define UART_LSR_OE_Pos                                                         (1U)
#define UART_LSR_OE_Msk                                                         (0x00000001U << UART_LSR_OE_Pos)                                                          /*!< 0x00000002 */
#define UART_LSR_OE                                                             UART_LSR_OE_Msk                                                                           /*!< Overrun error bit */
#define UART_LSR_PE_Pos                                                         (2U)
#define UART_LSR_PE_Msk                                                         (0x00000001U << UART_LSR_PE_Pos)                                                          /*!< 0x00000004 */
#define UART_LSR_PE                                                             UART_LSR_PE_Msk                                                                           /*!< Parity Error bit */
#define UART_LSR_FE_Pos                                                         (3U)
#define UART_LSR_FE_Msk                                                         (0x00000001U << UART_LSR_FE_Pos)                                                          /*!< 0x00000008 */
#define UART_LSR_FE                                                             UART_LSR_FE_Msk                                                                           /*!< Framing Error bit */
#define UART_LSR_BI_Pos                                                         (4U)
#define UART_LSR_BI_Msk                                                         (0x00000001U << UART_LSR_BI_Pos)                                                          /*!< 0x00000010 */
#define UART_LSR_BI                                                             UART_LSR_BI_Msk                                                                           /*!< Break Interrupt bit */
#define UART_LSR_THRE_Pos                                                       (5U)
#define UART_LSR_THRE_Msk                                                       (0x00000001U << UART_LSR_THRE_Pos)                                                        /*!< 0x00000020 */
#define UART_LSR_THRE                                                           UART_LSR_THRE_Msk                                                                         /*!< Transmit Holding Register Empty bit */
#define UART_LSR_TEMT_Pos                                                       (6U)
#define UART_LSR_TEMT_Msk                                                       (0x00000001U << UART_LSR_TEMT_Pos)                                                        /*!< 0x00000040 */
#define UART_LSR_TEMT                                                           UART_LSR_TEMT_Msk                                                                         /*!< Transmitter Empty bit */
#define UART_LSR_REF_Pos                                                        (7U)
#define UART_LSR_REF_Msk                                                        (0x00000001U << UART_LSR_REF_Pos)                                                         /*!< 0x00000080 */
#define UART_LSR_REF                                                            UART_LSR_REF_Msk                                                                          /*!< Receiver FIFO Error bit */

/***************  Bit definition for UART_MSR (0x018) register  ***************/
#define UART_MSR_DCTS_Pos                                                       (0U)
#define UART_MSR_DCTS_Msk                                                       (0x00000001U << UART_MSR_DCTS_Pos)                                                        /*!< 0x00000001 */
#define UART_MSR_DCTS                                                           UART_MSR_DCTS_Msk                                                                         /*!< Delta Clear to Send */
#define UART_MSR_DDSR_Pos                                                       (1U)
#define UART_MSR_DDSR_Msk                                                       (0x00000001U << UART_MSR_DDSR_Pos)                                                        /*!< 0x00000002 */
#define UART_MSR_DDSR                                                           UART_MSR_DDSR_Msk                                                                         /*!< Delta Data Set Ready */
#define UART_MSR_TERI_Pos                                                       (2U)
#define UART_MSR_TERI_Msk                                                       (0x00000001U << UART_MSR_TERI_Pos)                                                        /*!< 0x00000004 */
#define UART_MSR_TERI                                                           UART_MSR_TERI_Msk                                                                         /*!< Trailing Edge of Ring Indicator */
#define UART_MSR_DDCD_Pos                                                       (3U)
#define UART_MSR_DDCD_Msk                                                       (0x00000001U << UART_MSR_DDCD_Pos)                                                        /*!< 0x00000008 */
#define UART_MSR_DDCD                                                           UART_MSR_DDCD_Msk                                                                         /*!< Delta Data Carrier Detect */
#define UART_MSR_CTS_Pos                                                        (4U)
#define UART_MSR_CTS_Msk                                                        (0x00000001U << UART_MSR_CTS_Pos)                                                         /*!< 0x00000010 */
#define UART_MSR_CTS                                                            UART_MSR_CTS_Msk                                                                          /*!< Clear to Send */
#define UART_MSR_DSR_Pos                                                        (5U)
#define UART_MSR_DSR_Msk                                                        (0x00000001U << UART_MSR_DSR_Pos)                                                         /*!< 0x00000020 */
#define UART_MSR_DSR                                                            UART_MSR_DSR_Msk                                                                          /*!< Data Set Ready */
#define UART_MSR_RI_Pos                                                         (6U)
#define UART_MSR_RI_Msk                                                         (0x00000001U << UART_MSR_RI_Pos)                                                          /*!< 0x00000040 */
#define UART_MSR_RI                                                             UART_MSR_RI_Msk                                                                           /*!< Ring Indicator */
#define UART_MSR_DCD_Pos                                                        (7U)
#define UART_MSR_DCD_Msk                                                        (0x00000001U << UART_MSR_DCD_Pos)                                                         /*!< 0x00000080 */
#define UART_MSR_DCD                                                            UART_MSR_DCD_Msk                                                                          /*!< Data Carrier Detect */

/***************  Bit definition for UART_SCR (0x01C) register  ***************/
#define UART_SCR_SCR_Pos                                                        (0U)
#define UART_SCR_SCR_Msk                                                        (0x000000FFU << UART_SCR_SCR_Pos)                                                         /*!< 0x000000FF */
#define UART_SCR_SCR                                                            UART_SCR_SCR_Msk                                                                          /*!< Scratchpad Register */

/**************  Bit definition for UART_LPDLL (0x020) register  **************/
#define UART_LPDLL_LPDLL_Pos                                                    (0U)
#define UART_LPDLL_LPDLL_Msk                                                    (0x000000FFU << UART_LPDLL_LPDLL_Pos)                                                     /*!< 0x000000FF */
#define UART_LPDLL_LPDLL                                                        UART_LPDLL_LPDLL_Msk                                                                      /*!< Low Power Divisor Latch Low Register */

/**************  Bit definition for UART_LPDLH (0x024) register  **************/
#define UART_LPDLH_LPDLH_Pos                                                    (0U)
#define UART_LPDLH_LPDLH_Msk                                                    (0x000000FFU << UART_LPDLH_LPDLH_Pos)                                                     /*!< 0x000000FF */
#define UART_LPDLH_LPDLH                                                        UART_LPDLH_LPDLH_Msk                                                                      /*!< Low Power Divisor Latch High Register */

/***************  Bit definition for UART_FAR (0x070) register  ***************/
#define UART_FAR_FAR_Pos                                                        (0U)
#define UART_FAR_FAR_Msk                                                        (0x00000001U << UART_FAR_FAR_Pos)                                                         /*!< 0x00000001 */
#define UART_FAR_FAR                                                            UART_FAR_FAR_Msk                                                                          /*!< enable a FIFO access mode for testing */

/***************  Bit definition for UART_TFR (0x074) register  ***************/
#define UART_TFR_TFR_Pos                                                        (0U)
#define UART_TFR_TFR_Msk                                                        (0x000000FFU << UART_TFR_TFR_Pos)                                                         /*!< 0x000000FF */
#define UART_TFR_TFR                                                            UART_TFR_TFR_Msk                                                                          /*!< Transmit FIFO Read */

/***************  Bit definition for UART_RFW (0x078) register  ***************/
#define UART_RFW_RFWD_Pos                                                       (0U)
#define UART_RFW_RFWD_Msk                                                       (0x000000FFU << UART_RFW_RFWD_Pos)                                                        /*!< 0x000000FF */
#define UART_RFW_RFWD                                                           UART_RFW_RFWD_Msk                                                                         /*!< Receive FIFO Write Data */
#define UART_RFW_RFPE_Pos                                                       (8U)
#define UART_RFW_RFPE_Msk                                                       (0x00000001U << UART_RFW_RFPE_Pos)                                                        /*!< 0x00000100 */
#define UART_RFW_RFPE                                                           UART_RFW_RFPE_Msk                                                                         /*!< Receive FIFO Parity Error */
#define UART_RFW_RFFE_Pos                                                       (9U)
#define UART_RFW_RFFE_Msk                                                       (0x00000001U << UART_RFW_RFFE_Pos)                                                        /*!< 0x00000200 */
#define UART_RFW_RFFE                                                           UART_RFW_RFFE_Msk                                                                         /*!< Receive FIFO Framing Error */

/***************  Bit definition for UART_USR (0x07C) register  ***************/
#define UART_USR_BUSY_Pos                                                       (0U)
#define UART_USR_BUSY_Msk                                                       (0x00000001U << UART_USR_BUSY_Pos)                                                        /*!< 0x00000001 */
#define UART_USR_BUSY                                                           UART_USR_BUSY_Msk                                                                         /*!< UART Busy */
#define UART_USR_TFNF_Pos                                                       (1U)
#define UART_USR_TFNF_Msk                                                       (0x00000001U << UART_USR_TFNF_Pos)                                                        /*!< 0x00000002 */
#define UART_USR_TFNF                                                           UART_USR_TFNF_Msk                                                                         /*!< Transmit FIFO Not Full */
#define UART_USR_TFE_Pos                                                        (2U)
#define UART_USR_TFE_Msk                                                        (0x00000001U << UART_USR_TFE_Pos)                                                         /*!< 0x00000004 */
#define UART_USR_TFE                                                            UART_USR_TFE_Msk                                                                          /*!< Transmit FIFO Empty */
#define UART_USR_RFNE_Pos                                                       (3U)
#define UART_USR_RFNE_Msk                                                       (0x00000001U << UART_USR_RFNE_Pos)                                                        /*!< 0x00000008 */
#define UART_USR_RFNE                                                           UART_USR_RFNE_Msk                                                                         /*!< Receive FIFO Not Empty */
#define UART_USR_RFF_Pos                                                        (4U)
#define UART_USR_RFF_Msk                                                        (0x00000001U << UART_USR_RFF_Pos)                                                         /*!< 0x00000010 */
#define UART_USR_RFF                                                            UART_USR_RFF_Msk                                                                          /*!< Receive FIFO Full */

/***************  Bit definition for UART_TFL (0x080) register  ***************/
#define UART_TFL_TFL_Pos                                                        (0U)
#define UART_TFL_TFL_Msk                                                        (0x0000007FU << UART_TFL_TFL_Pos)                                                         /*!< 0x0000007F */
#define UART_TFL_TFL                                                            UART_TFL_TFL_Msk                                                                          /*!< Transmit FIFO Level */

/***************  Bit definition for UART_RFL (0x084) register  ***************/
#define UART_RFL_RFL_Pos                                                        (0U)
#define UART_RFL_RFL_Msk                                                        (0x0000007FU << UART_RFL_RFL_Pos)                                                         /*!< 0x0000007F */
#define UART_RFL_RFL                                                            UART_RFL_RFL_Msk                                                                          /*!< Receive FIFO Level */

/***************  Bit definition for UART_HTX (0x0A4) register  ***************/
#define UART_HTX_HTX_Pos                                                        (0U)
#define UART_HTX_HTX_Msk                                                        (0x00000001U << UART_HTX_HTX_Pos)                                                         /*!< 0x00000001 */
#define UART_HTX_HTX                                                            UART_HTX_HTX_Msk                                                                          /*!< Halt TX */

/**************  Bit definition for UART_DMASA (0x0A8) register  **************/
#define UART_DMASA_DMA_SW_ACK_Pos                                               (0U)
#define UART_DMASA_DMA_SW_ACK_Msk                                               (0x00000001U << UART_DMASA_DMA_SW_ACK_Pos)                                                /*!< 0x00000001 */
#define UART_DMASA_DMA_SW_ACK                                                   UART_DMASA_DMA_SW_ACK_Msk                                                                 /*!< DMA Software Acknowledge */

/***************  Bit definition for UART_DLF (0x0C0) register  ***************/
#define UART_DLF_DLF_Pos                                                        (0U)
#define UART_DLF_DLF_Msk                                                        (0x0000003FU << UART_DLF_DLF_Pos)                                                         /*!< 0x0000003F */
#define UART_DLF_DLF                                                            UART_DLF_DLF_Msk                                                                          /*!< Fractional part of divisor */

/***************  Bit definition for UART_UCV (0x0F8) register  ***************/
#define UART_UCV_VER_Pos                                                        (0U)
#define UART_UCV_VER_Msk                                                        (0xFFFFFFFFU << UART_UCV_VER_Pos)                                                         /*!< 0xFFFFFFFF */
#define UART_UCV_VER                                                            UART_UCV_VER_Msk                                                                          /*!< UART Component Version */

/***************  Bit definition for UART_CTR (0x0FC) register  ***************/
#define UART_CTR_ID_Pos                                                         (0U)
#define UART_CTR_ID_Msk                                                         (0xFFFFFFFFU << UART_CTR_ID_Pos)                                                          /*!< 0xFFFFFFFF */
#define UART_CTR_ID                                                             UART_CTR_ID_Msk                                                                           /*!< Peripheral_ID */



/******************************************************************************/
/*                                                                            */
/*                         One time programming data                          */
/*                                                                            */
/******************************************************************************/

/***************  Bit definition for OTP_DATA (0x000) register  ***************/
#define OTP_DATA_DATA_Pos                                                       (0U)
#define OTP_DATA_DATA_Msk                                                       (0xFFFFFFFFU << OTP_DATA_DATA_Pos)                                                        /*!< 0xFFFFFFFF */
#define OTP_DATA_DATA                                                           OTP_DATA_DATA_Msk                                                                         /*!< OTP data */



/******************************************************************************/
/*                                                                            */
/*                  Inter-integrated Circuit (I2C) Interface                  */
/*                                                                            */
/******************************************************************************/

/***************  Bit definition for I2C_CON (0x000) register  ****************/
#define I2C_CON_MASTER_MODE_Pos                                                 (0U)
#define I2C_CON_MASTER_MODE_Msk                                                 (0x00000001U << I2C_CON_MASTER_MODE_Pos)                                                  /*!< 0x00000001 */
#define I2C_CON_MASTER_MODE                                                     I2C_CON_MASTER_MODE_Msk                                                                   /*!< Enable I2C master */
#define I2C_CON_SPEED_Pos                                                       (1U)
#define I2C_CON_SPEED_Msk                                                       (0x00000003U << I2C_CON_SPEED_Pos)                                                        /*!< 0x00000006 */
#define I2C_CON_SPEED                                                           I2C_CON_SPEED_Msk                                                                         /*!< Set I2C speed */
#define I2C_CON_10BITADDR_SLAVE_Pos                                             (3U)
#define I2C_CON_10BITADDR_SLAVE_Msk                                             (0x00000001U << I2C_CON_10BITADDR_SLAVE_Pos)                                              /*!< 0x00000008 */
#define I2C_CON_10BITADDR_SLAVE                                                 I2C_CON_10BITADDR_SLAVE_Msk                                                               /*!< Set 7-bit or 10-bit address for slave mode */
#define I2C_CON_10BITADDR_MASTER_Pos                                            (4U)
#define I2C_CON_10BITADDR_MASTER_Msk                                            (0x00000001U << I2C_CON_10BITADDR_MASTER_Pos)                                             /*!< 0x00000010 */
#define I2C_CON_10BITADDR_MASTER                                                I2C_CON_10BITADDR_MASTER_Msk                                                              /*!< Set 7-bit or 10-bit address for master mode */
#define I2C_CON_RESTART_EN_Pos                                                  (5U)
#define I2C_CON_RESTART_EN_Msk                                                  (0x00000001U << I2C_CON_RESTART_EN_Pos)                                                   /*!< 0x00000020 */
#define I2C_CON_RESTART_EN                                                      I2C_CON_RESTART_EN_Msk                                                                    /*!< Enable RESTART for master mode */
#define I2C_CON_SLAVE_DISABLE_Pos                                               (6U)
#define I2C_CON_SLAVE_DISABLE_Msk                                               (0x00000001U << I2C_CON_SLAVE_DISABLE_Pos)                                                /*!< 0x00000040 */
#define I2C_CON_SLAVE_DISABLE                                                   I2C_CON_SLAVE_DISABLE_Msk                                                                 /*!< Disable salve */
#define I2C_CON_STOP_DEF_IFADDR_Pos                                             (7U)
#define I2C_CON_STOP_DEF_IFADDR_Msk                                             (0x00000001U << I2C_CON_STOP_DEF_IFADDR_Pos)                                              /*!< 0x00000080 */
#define I2C_CON_STOP_DEF_IFADDR                                                 I2C_CON_STOP_DEF_IFADDR_Msk                                                               /*!< Control STOP_DET interrupt when addressed */
#define I2C_CON_TX_EMPTY_CTRL_Pos                                               (8U)
#define I2C_CON_TX_EMPTY_CTRL_Msk                                               (0x00000001U << I2C_CON_TX_EMPTY_CTRL_Pos)                                                /*!< 0x00000100 */
#define I2C_CON_TX_EMPTY_CTRL                                                   I2C_CON_TX_EMPTY_CTRL_Msk                                                                 /*!< Control TX_EMPTY interrupt */
#define I2C_CON_RX_FIFO_FULL_HLD_CTRL_Pos                                       (9U)
#define I2C_CON_RX_FIFO_FULL_HLD_CTRL_Msk                                       (0x00000001U << I2C_CON_RX_FIFO_FULL_HLD_CTRL_Pos)                                        /*!< 0x00000200 */
#define I2C_CON_RX_FIFO_FULL_HLD_CTRL                                           I2C_CON_RX_FIFO_FULL_HLD_CTRL_Msk                                                         /*!< Hold BUS when RX FIFO full */
#define I2C_CON_STOP_DET_IF_MASTER_ACTIVE_Pos                                   (10U)
#define I2C_CON_STOP_DET_IF_MASTER_ACTIVE_Msk                                   (0x00000001U << I2C_CON_STOP_DET_IF_MASTER_ACTIVE_Pos)                                    /*!< 0x00000400 */
#define I2C_CON_STOP_DET_IF_MASTER_ACTIVE                                       I2C_CON_STOP_DET_IF_MASTER_ACTIVE_Msk                                                     /*!< Master issues the STOP_DET interrupt only when master is active, or whether master is active or not. */

/***************  Bit definition for I2C_TAR (0x004) register  ****************/
#define I2C_TAR_TAR_Pos                                                         (0U)
#define I2C_TAR_TAR_Msk                                                         (0x000003FFU << I2C_TAR_TAR_Pos)                                                          /*!< 0x000003FF */
#define I2C_TAR_TAR                                                             I2C_TAR_TAR_Msk                                                                           /*!< I2C Target Address */
#define I2C_TAR_GC_OR_START_Pos                                                 (10U)
#define I2C_TAR_GC_OR_START_Msk                                                 (0x00000001U << I2C_TAR_GC_OR_START_Pos)                                                  /*!< 0x00000400 */
#define I2C_TAR_GC_OR_START                                                     I2C_TAR_GC_OR_START_Msk                                                                   /*!< General Call or START byte command */
#define I2C_TAR_SPECIAL_Pos                                                     (11U)
#define I2C_TAR_SPECIAL_Msk                                                     (0x00000001U << I2C_TAR_SPECIAL_Pos)                                                      /*!< 0x00000800 */
#define I2C_TAR_SPECIAL                                                         I2C_TAR_SPECIAL_Msk                                                                       /*!< Special command */

/***************  Bit definition for I2C_SAR (0x008) register  ****************/
#define I2C_SAR_IC_SAR_Pos                                                      (0U)
#define I2C_SAR_IC_SAR_Msk                                                      (0x000003FFU << I2C_SAR_IC_SAR_Pos)                                                       /*!< 0x000003FF */
#define I2C_SAR_IC_SAR                                                          I2C_SAR_IC_SAR_Msk                                                                        /*!< I2C Slave Address Register */

/*************  Bit definition for I2C_HS_MADDR (0x00C) register  *************/
#define I2C_HS_MADDR_IC_HS_MAR_Pos                                              (0U)
#define I2C_HS_MADDR_IC_HS_MAR_Msk                                              (0x00000007U << I2C_HS_MADDR_IC_HS_MAR_Pos)                                               /*!< 0x00000007 */
#define I2C_HS_MADDR_IC_HS_MAR                                                  I2C_HS_MADDR_IC_HS_MAR_Msk                                                                /*!< I2C HS mode master code */

/*************  Bit definition for I2C_DATA_CMD (0x010) register  *************/
#define I2C_DATA_CMD_DAT_Pos                                                    (0U)
#define I2C_DATA_CMD_DAT_Msk                                                    (0x000000FFU << I2C_DATA_CMD_DAT_Pos)                                                     /*!< 0x000000FF */
#define I2C_DATA_CMD_DAT                                                        I2C_DATA_CMD_DAT_Msk                                                                      /*!< I2C Rx/Tx Data Buffer */
#define I2C_DATA_CMD_CMD_Pos                                                    (8U)
#define I2C_DATA_CMD_CMD_Msk                                                    (0x00000001U << I2C_DATA_CMD_CMD_Pos)                                                     /*!< 0x00000100 */
#define I2C_DATA_CMD_CMD                                                        I2C_DATA_CMD_CMD_Msk                                                                      /*!< I2C Read/Write command */
#define I2C_DATA_CMD_STOP_Pos                                                   (9U)
#define I2C_DATA_CMD_STOP_Msk                                                   (0x00000001U << I2C_DATA_CMD_STOP_Pos)                                                    /*!< 0x00000200 */
#define I2C_DATA_CMD_STOP                                                       I2C_DATA_CMD_STOP_Msk                                                                     /*!< Issue STOP after a byte sent or received */
#define I2C_DATA_CMD_RESTART_Pos                                                (10U)
#define I2C_DATA_CMD_RESTART_Msk                                                (0x00000001U << I2C_DATA_CMD_RESTART_Pos)                                                 /*!< 0x00000400 */
#define I2C_DATA_CMD_RESTART                                                    I2C_DATA_CMD_RESTART_Msk                                                                  /*!< Issue RESTART after a byte sent or received */
#define I2C_DATA_CMD_FIRST_DATA_BYTE_Pos                                        (11U)
#define I2C_DATA_CMD_FIRST_DATA_BYTE_Msk                                        (0x00000001U << I2C_DATA_CMD_FIRST_DATA_BYTE_Pos)                                         /*!< 0x00000800 */
#define I2C_DATA_CMD_FIRST_DATA_BYTE                                            I2C_DATA_CMD_FIRST_DATA_BYTE_Msk                                                          /*!< First bytes received */

/***********  Bit definition for I2C_SS_SCL_HCNT (0x014) register  ************/
#define I2C_SS_SCL_HCNT_SS_SCL_HCNT_Pos                                         (0U)
#define I2C_SS_SCL_HCNT_SS_SCL_HCNT_Msk                                         (0x0000FFFFU << I2C_SS_SCL_HCNT_SS_SCL_HCNT_Pos)                                          /*!< 0x0000FFFF */
#define I2C_SS_SCL_HCNT_SS_SCL_HCNT                                             I2C_SS_SCL_HCNT_SS_SCL_HCNT_Msk                                                           /*!< SCL clock high-period count for standard speed */

/***********  Bit definition for I2C_SS_SCL_LCNT (0x018) register  ************/
#define I2C_SS_SCL_LCNT_SS_SCL_LCNT_Pos                                         (0U)
#define I2C_SS_SCL_LCNT_SS_SCL_LCNT_Msk                                         (0x0000FFFFU << I2C_SS_SCL_LCNT_SS_SCL_LCNT_Pos)                                          /*!< 0x0000FFFF */
#define I2C_SS_SCL_LCNT_SS_SCL_LCNT                                             I2C_SS_SCL_LCNT_SS_SCL_LCNT_Msk                                                           /*!< Standard Speed I2C Clock SCL Low Count Register */

/***********  Bit definition for I2C_FS_SCL_HCNT (0x01C) register  ************/
#define I2C_FS_SCL_HCNT_FS_SCL_HCNT_Pos                                         (0U)
#define I2C_FS_SCL_HCNT_FS_SCL_HCNT_Msk                                         (0x0000FFFFU << I2C_FS_SCL_HCNT_FS_SCL_HCNT_Pos)                                          /*!< 0x0000FFFF */
#define I2C_FS_SCL_HCNT_FS_SCL_HCNT                                             I2C_FS_SCL_HCNT_FS_SCL_HCNT_Msk                                                           /*!< SCL clock high-period count for fast mode or fast mode plus */

/***********  Bit definition for I2C_FS_SCL_LCNT (0x020) register  ************/
#define I2C_FS_SCL_LCNT_FS_SCL_LCNT_Pos                                         (0U)
#define I2C_FS_SCL_LCNT_FS_SCL_LCNT_Msk                                         (0x0000FFFFU << I2C_FS_SCL_LCNT_FS_SCL_LCNT_Pos)                                          /*!< 0x0000FFFF */
#define I2C_FS_SCL_LCNT_FS_SCL_LCNT                                             I2C_FS_SCL_LCNT_FS_SCL_LCNT_Msk                                                           /*!< SCL clock low period count for fast speed */

/***********  Bit definition for I2C_HS_SCL_HCNT (0x024) register  ************/
#define I2C_HS_SCL_HCNT_HS_SCL_HCNT_Pos                                         (0U)
#define I2C_HS_SCL_HCNT_HS_SCL_HCNT_Msk                                         (0x0000FFFFU << I2C_HS_SCL_HCNT_HS_SCL_HCNT_Pos)                                          /*!< 0x0000FFFF */
#define I2C_HS_SCL_HCNT_HS_SCL_HCNT                                             I2C_HS_SCL_HCNT_HS_SCL_HCNT_Msk                                                           /*!< SCL clock high period count for high speed */

/***********  Bit definition for I2C_HS_SCL_LCNT (0x028) register  ************/
#define I2C_HS_SCL_LCNT_HS_SCL_LCNT_Pos                                         (0U)
#define I2C_HS_SCL_LCNT_HS_SCL_LCNT_Msk                                         (0x0000FFFFU << I2C_HS_SCL_LCNT_HS_SCL_LCNT_Pos)                                          /*!< 0x0000FFFF */
#define I2C_HS_SCL_LCNT_HS_SCL_LCNT                                             I2C_HS_SCL_LCNT_HS_SCL_LCNT_Msk                                                           /*!< SCL clock low period count for high speed */

/************  Bit definition for I2C_INTR_STAT (0x02C) register  *************/
#define I2C_INTR_STAT_RX_UNDER_Pos                                              (0U)
#define I2C_INTR_STAT_RX_UNDER_Msk                                              (0x00000001U << I2C_INTR_STAT_RX_UNDER_Pos)                                               /*!< 0x00000001 */
#define I2C_INTR_STAT_RX_UNDER                                                  I2C_INTR_STAT_RX_UNDER_Msk                                                                /*!< RX underflow interrupt */
#define I2C_INTR_STAT_RX_OVER_Pos                                               (1U)
#define I2C_INTR_STAT_RX_OVER_Msk                                               (0x00000001U << I2C_INTR_STAT_RX_OVER_Pos)                                                /*!< 0x00000002 */
#define I2C_INTR_STAT_RX_OVER                                                   I2C_INTR_STAT_RX_OVER_Msk                                                                 /*!< RX overflow interrupt */
#define I2C_INTR_STAT_RX_FULL_Pos                                               (2U)
#define I2C_INTR_STAT_RX_FULL_Msk                                               (0x00000001U << I2C_INTR_STAT_RX_FULL_Pos)                                                /*!< 0x00000004 */
#define I2C_INTR_STAT_RX_FULL                                                   I2C_INTR_STAT_RX_FULL_Msk                                                                 /*!< RX buffer reach threshold interrupt */
#define I2C_INTR_STAT_TX_OVER_Pos                                               (3U)
#define I2C_INTR_STAT_TX_OVER_Msk                                               (0x00000001U << I2C_INTR_STAT_TX_OVER_Pos)                                                /*!< 0x00000008 */
#define I2C_INTR_STAT_TX_OVER                                                   I2C_INTR_STAT_TX_OVER_Msk                                                                 /*!< TX over flow interrupt */
#define I2C_INTR_STAT_TX_EMPTY_Pos                                              (4U)
#define I2C_INTR_STAT_TX_EMPTY_Msk                                              (0x00000001U << I2C_INTR_STAT_TX_EMPTY_Pos)                                               /*!< 0x00000010 */
#define I2C_INTR_STAT_TX_EMPTY                                                  I2C_INTR_STAT_TX_EMPTY_Msk                                                                /*!< TX empty interrupt */
#define I2C_INTR_STAT_RD_REQ_Pos                                                (5U)
#define I2C_INTR_STAT_RD_REQ_Msk                                                (0x00000001U << I2C_INTR_STAT_RD_REQ_Pos)                                                 /*!< 0x00000020 */
#define I2C_INTR_STAT_RD_REQ                                                    I2C_INTR_STAT_RD_REQ_Msk                                                                  /*!< Read request interrupt */
#define I2C_INTR_STAT_TX_ABRT_Pos                                               (6U)
#define I2C_INTR_STAT_TX_ABRT_Msk                                               (0x00000001U << I2C_INTR_STAT_TX_ABRT_Pos)                                                /*!< 0x00000040 */
#define I2C_INTR_STAT_TX_ABRT                                                   I2C_INTR_STAT_TX_ABRT_Msk                                                                 /*!< TX abort interrupt */
#define I2C_INTR_STAT_RX_DONE_Pos                                               (7U)
#define I2C_INTR_STAT_RX_DONE_Msk                                               (0x00000001U << I2C_INTR_STAT_RX_DONE_Pos)                                                /*!< 0x00000080 */
#define I2C_INTR_STAT_RX_DONE                                                   I2C_INTR_STAT_RX_DONE_Msk                                                                 /*!< RX done interrupt */
#define I2C_INTR_STAT_ACTIVITY_Pos                                              (8U)
#define I2C_INTR_STAT_ACTIVITY_Msk                                              (0x00000001U << I2C_INTR_STAT_ACTIVITY_Pos)                                               /*!< 0x00000100 */
#define I2C_INTR_STAT_ACTIVITY                                                  I2C_INTR_STAT_ACTIVITY_Msk                                                                /*!< Activity interupt */
#define I2C_INTR_STAT_STOP_DET_Pos                                              (9U)
#define I2C_INTR_STAT_STOP_DET_Msk                                              (0x00000001U << I2C_INTR_STAT_STOP_DET_Pos)                                               /*!< 0x00000200 */
#define I2C_INTR_STAT_STOP_DET                                                  I2C_INTR_STAT_STOP_DET_Msk                                                                /*!< Stop detect interrupt */
#define I2C_INTR_STAT_START_DET_Pos                                             (10U)
#define I2C_INTR_STAT_START_DET_Msk                                             (0x00000001U << I2C_INTR_STAT_START_DET_Pos)                                              /*!< 0x00000400 */
#define I2C_INTR_STAT_START_DET                                                 I2C_INTR_STAT_START_DET_Msk                                                               /*!< Start detect interrupt */
#define I2C_INTR_STAT_GEN_CALL_Pos                                              (11U)
#define I2C_INTR_STAT_GEN_CALL_Msk                                              (0x00000001U << I2C_INTR_STAT_GEN_CALL_Pos)                                               /*!< 0x00000800 */
#define I2C_INTR_STAT_GEN_CALL                                                  I2C_INTR_STAT_GEN_CALL_Msk                                                                /*!< General call interrupt */
#define I2C_INTR_STAT_RESTART_DET_Pos                                           (12U)
#define I2C_INTR_STAT_RESTART_DET_Msk                                           (0x00000001U << I2C_INTR_STAT_RESTART_DET_Pos)                                            /*!< 0x00001000 */
#define I2C_INTR_STAT_RESTART_DET                                               I2C_INTR_STAT_RESTART_DET_Msk                                                             /*!< Restart detect interrupt */
#define I2C_INTR_STAT_MASTER_ON_HOLD_Pos                                        (13U)
#define I2C_INTR_STAT_MASTER_ON_HOLD_Msk                                        (0x00000001U << I2C_INTR_STAT_MASTER_ON_HOLD_Pos)                                         /*!< 0x00002000 */
#define I2C_INTR_STAT_MASTER_ON_HOLD                                            I2C_INTR_STAT_MASTER_ON_HOLD_Msk                                                          /*!< Master is holding the bus and TX FIFO is empty interrupt */

/************  Bit definition for I2C_INTR_MASK (0x030) register  *************/
#define I2C_INTR_MASK_RX_UNDER_Pos                                              (0U)
#define I2C_INTR_MASK_RX_UNDER_Msk                                              (0x00000001U << I2C_INTR_MASK_RX_UNDER_Pos)                                               /*!< 0x00000001 */
#define I2C_INTR_MASK_RX_UNDER                                                  I2C_INTR_MASK_RX_UNDER_Msk                                                                /*!< RX underflow interrupt mask */
#define I2C_INTR_MASK_RX_OVER_Pos                                               (1U)
#define I2C_INTR_MASK_RX_OVER_Msk                                               (0x00000001U << I2C_INTR_MASK_RX_OVER_Pos)                                                /*!< 0x00000002 */
#define I2C_INTR_MASK_RX_OVER                                                   I2C_INTR_MASK_RX_OVER_Msk                                                                 /*!< RX overflow interrupt mask */
#define I2C_INTR_MASK_RX_FULL_Pos                                               (2U)
#define I2C_INTR_MASK_RX_FULL_Msk                                               (0x00000001U << I2C_INTR_MASK_RX_FULL_Pos)                                                /*!< 0x00000004 */
#define I2C_INTR_MASK_RX_FULL                                                   I2C_INTR_MASK_RX_FULL_Msk                                                                 /*!< RX buffer reach threshold interrupt mask */
#define I2C_INTR_MASK_TX_OVER_Pos                                               (3U)
#define I2C_INTR_MASK_TX_OVER_Msk                                               (0x00000001U << I2C_INTR_MASK_TX_OVER_Pos)                                                /*!< 0x00000008 */
#define I2C_INTR_MASK_TX_OVER                                                   I2C_INTR_MASK_TX_OVER_Msk                                                                 /*!< TX over flow interrupt mask */
#define I2C_INTR_MASK_TX_EMPTY_Pos                                              (4U)
#define I2C_INTR_MASK_TX_EMPTY_Msk                                              (0x00000001U << I2C_INTR_MASK_TX_EMPTY_Pos)                                               /*!< 0x00000010 */
#define I2C_INTR_MASK_TX_EMPTY                                                  I2C_INTR_MASK_TX_EMPTY_Msk                                                                /*!< TX empty interrupt mask */
#define I2C_INTR_MASK_RD_REQ_Pos                                                (5U)
#define I2C_INTR_MASK_RD_REQ_Msk                                                (0x00000001U << I2C_INTR_MASK_RD_REQ_Pos)                                                 /*!< 0x00000020 */
#define I2C_INTR_MASK_RD_REQ                                                    I2C_INTR_MASK_RD_REQ_Msk                                                                  /*!< Read request interrupt mask */
#define I2C_INTR_MASK_TX_ABRT_Pos                                               (6U)
#define I2C_INTR_MASK_TX_ABRT_Msk                                               (0x00000001U << I2C_INTR_MASK_TX_ABRT_Pos)                                                /*!< 0x00000040 */
#define I2C_INTR_MASK_TX_ABRT                                                   I2C_INTR_MASK_TX_ABRT_Msk                                                                 /*!< TX abort interrupt mask */
#define I2C_INTR_MASK_RX_DONE_Pos                                               (7U)
#define I2C_INTR_MASK_RX_DONE_Msk                                               (0x00000001U << I2C_INTR_MASK_RX_DONE_Pos)                                                /*!< 0x00000080 */
#define I2C_INTR_MASK_RX_DONE                                                   I2C_INTR_MASK_RX_DONE_Msk                                                                 /*!< RX done interrupt mask */
#define I2C_INTR_MASK_ACTIVITY_Pos                                              (8U)
#define I2C_INTR_MASK_ACTIVITY_Msk                                              (0x00000001U << I2C_INTR_MASK_ACTIVITY_Pos)                                               /*!< 0x00000100 */
#define I2C_INTR_MASK_ACTIVITY                                                  I2C_INTR_MASK_ACTIVITY_Msk                                                                /*!< Activity interupt mask */
#define I2C_INTR_MASK_STOP_DET_Pos                                              (9U)
#define I2C_INTR_MASK_STOP_DET_Msk                                              (0x00000001U << I2C_INTR_MASK_STOP_DET_Pos)                                               /*!< 0x00000200 */
#define I2C_INTR_MASK_STOP_DET                                                  I2C_INTR_MASK_STOP_DET_Msk                                                                /*!< Stop detect interrupt mask */
#define I2C_INTR_MASK_START_DET_Pos                                             (10U)
#define I2C_INTR_MASK_START_DET_Msk                                             (0x00000001U << I2C_INTR_MASK_START_DET_Pos)                                              /*!< 0x00000400 */
#define I2C_INTR_MASK_START_DET                                                 I2C_INTR_MASK_START_DET_Msk                                                               /*!< Start detect interrupt mask */
#define I2C_INTR_MASK_GEN_CALL_Pos                                              (11U)
#define I2C_INTR_MASK_GEN_CALL_Msk                                              (0x00000001U << I2C_INTR_MASK_GEN_CALL_Pos)                                               /*!< 0x00000800 */
#define I2C_INTR_MASK_GEN_CALL                                                  I2C_INTR_MASK_GEN_CALL_Msk                                                                /*!< General call interrupt mask */
#define I2C_INTR_MASK_RESTART_DET_Pos                                           (12U)
#define I2C_INTR_MASK_RESTART_DET_Msk                                           (0x00000001U << I2C_INTR_MASK_RESTART_DET_Pos)                                            /*!< 0x00001000 */
#define I2C_INTR_MASK_RESTART_DET                                               I2C_INTR_MASK_RESTART_DET_Msk                                                             /*!< Restart detect interrupt mask */
#define I2C_INTR_MASK_MASTER_ON_HOLD_Pos                                        (13U)
#define I2C_INTR_MASK_MASTER_ON_HOLD_Msk                                        (0x00000001U << I2C_INTR_MASK_MASTER_ON_HOLD_Pos)                                         /*!< 0x00002000 */
#define I2C_INTR_MASK_MASTER_ON_HOLD                                            I2C_INTR_MASK_MASTER_ON_HOLD_Msk                                                          /*!< Master is holding the bus and TX FIFO is empty interrupt */

/**********  Bit definition for I2C_RAW_INTR_STAT (0x034) register  ***********/
#define I2C_RAW_INTR_STAT_RX_UNDER_Pos                                          (0U)
#define I2C_RAW_INTR_STAT_RX_UNDER_Msk                                          (0x00000001U << I2C_RAW_INTR_STAT_RX_UNDER_Pos)                                           /*!< 0x00000001 */
#define I2C_RAW_INTR_STAT_RX_UNDER                                              I2C_RAW_INTR_STAT_RX_UNDER_Msk                                                            /*!< RX underflow interrupt mask */
#define I2C_RAW_INTR_STAT_RX_OVER_Pos                                           (1U)
#define I2C_RAW_INTR_STAT_RX_OVER_Msk                                           (0x00000001U << I2C_RAW_INTR_STAT_RX_OVER_Pos)                                            /*!< 0x00000002 */
#define I2C_RAW_INTR_STAT_RX_OVER                                               I2C_RAW_INTR_STAT_RX_OVER_Msk                                                             /*!< RX overflow interrupt mask */
#define I2C_RAW_INTR_STAT_RX_FULL_Pos                                           (2U)
#define I2C_RAW_INTR_STAT_RX_FULL_Msk                                           (0x00000001U << I2C_RAW_INTR_STAT_RX_FULL_Pos)                                            /*!< 0x00000004 */
#define I2C_RAW_INTR_STAT_RX_FULL                                               I2C_RAW_INTR_STAT_RX_FULL_Msk                                                             /*!< RX buffer reach threshold interrupt mask */
#define I2C_RAW_INTR_STAT_TX_OVER_Pos                                           (3U)
#define I2C_RAW_INTR_STAT_TX_OVER_Msk                                           (0x00000001U << I2C_RAW_INTR_STAT_TX_OVER_Pos)                                            /*!< 0x00000008 */
#define I2C_RAW_INTR_STAT_TX_OVER                                               I2C_RAW_INTR_STAT_TX_OVER_Msk                                                             /*!< TX over flow interrupt mask */
#define I2C_RAW_INTR_STAT_TX_EMPTY_Pos                                          (4U)
#define I2C_RAW_INTR_STAT_TX_EMPTY_Msk                                          (0x00000001U << I2C_RAW_INTR_STAT_TX_EMPTY_Pos)                                           /*!< 0x00000010 */
#define I2C_RAW_INTR_STAT_TX_EMPTY                                              I2C_RAW_INTR_STAT_TX_EMPTY_Msk                                                            /*!< TX empty interrupt mask */
#define I2C_RAW_INTR_STAT_RD_REQ_Pos                                            (5U)
#define I2C_RAW_INTR_STAT_RD_REQ_Msk                                            (0x00000001U << I2C_RAW_INTR_STAT_RD_REQ_Pos)                                             /*!< 0x00000020 */
#define I2C_RAW_INTR_STAT_RD_REQ                                                I2C_RAW_INTR_STAT_RD_REQ_Msk                                                              /*!< Read request interrupt mask */
#define I2C_RAW_INTR_STAT_TX_ABRT_Pos                                           (6U)
#define I2C_RAW_INTR_STAT_TX_ABRT_Msk                                           (0x00000001U << I2C_RAW_INTR_STAT_TX_ABRT_Pos)                                            /*!< 0x00000040 */
#define I2C_RAW_INTR_STAT_TX_ABRT                                               I2C_RAW_INTR_STAT_TX_ABRT_Msk                                                             /*!< TX abort interrupt mask */
#define I2C_RAW_INTR_STAT_RX_DONE_Pos                                           (7U)
#define I2C_RAW_INTR_STAT_RX_DONE_Msk                                           (0x00000001U << I2C_RAW_INTR_STAT_RX_DONE_Pos)                                            /*!< 0x00000080 */
#define I2C_RAW_INTR_STAT_RX_DONE                                               I2C_RAW_INTR_STAT_RX_DONE_Msk                                                             /*!< RX done interrupt mask */
#define I2C_RAW_INTR_STAT_ACTIVITY_Pos                                          (8U)
#define I2C_RAW_INTR_STAT_ACTIVITY_Msk                                          (0x00000001U << I2C_RAW_INTR_STAT_ACTIVITY_Pos)                                           /*!< 0x00000100 */
#define I2C_RAW_INTR_STAT_ACTIVITY                                              I2C_RAW_INTR_STAT_ACTIVITY_Msk                                                            /*!< Activity interupt mask */
#define I2C_RAW_INTR_STAT_STOP_DET_Pos                                          (9U)
#define I2C_RAW_INTR_STAT_STOP_DET_Msk                                          (0x00000001U << I2C_RAW_INTR_STAT_STOP_DET_Pos)                                           /*!< 0x00000200 */
#define I2C_RAW_INTR_STAT_STOP_DET                                              I2C_RAW_INTR_STAT_STOP_DET_Msk                                                            /*!< Stop detect interrupt mask */
#define I2C_RAW_INTR_STAT_START_DET_Pos                                         (10U)
#define I2C_RAW_INTR_STAT_START_DET_Msk                                         (0x00000001U << I2C_RAW_INTR_STAT_START_DET_Pos)                                          /*!< 0x00000400 */
#define I2C_RAW_INTR_STAT_START_DET                                             I2C_RAW_INTR_STAT_START_DET_Msk                                                           /*!< Start detect interrupt mask */
#define I2C_RAW_INTR_STAT_GEN_CALL_Pos                                          (11U)
#define I2C_RAW_INTR_STAT_GEN_CALL_Msk                                          (0x00000001U << I2C_RAW_INTR_STAT_GEN_CALL_Pos)                                           /*!< 0x00000800 */
#define I2C_RAW_INTR_STAT_GEN_CALL                                              I2C_RAW_INTR_STAT_GEN_CALL_Msk                                                            /*!< General call interrupt mask */
#define I2C_RAW_INTR_STAT_RESTART_DET_Pos                                       (12U)
#define I2C_RAW_INTR_STAT_RESTART_DET_Msk                                       (0x00000001U << I2C_RAW_INTR_STAT_RESTART_DET_Pos)                                        /*!< 0x00001000 */
#define I2C_RAW_INTR_STAT_RESTART_DET                                           I2C_RAW_INTR_STAT_RESTART_DET_Msk                                                         /*!< Restart detect interrupt mask */
#define I2C_RAW_INTR_STAT_MASTER_ON_HOLD_Pos                                    (13U)
#define I2C_RAW_INTR_STAT_MASTER_ON_HOLD_Msk                                    (0x00000001U << I2C_RAW_INTR_STAT_MASTER_ON_HOLD_Pos)                                     /*!< 0x00002000 */
#define I2C_RAW_INTR_STAT_MASTER_ON_HOLD                                        I2C_RAW_INTR_STAT_MASTER_ON_HOLD_Msk                                                      /*!< Master is holding the bus and TX FIFO is empty interrupt */

/**************  Bit definition for I2C_RX_TL (0x038) register  ***************/
#define I2C_RX_TL_RX_TL_Pos                                                     (0U)
#define I2C_RX_TL_RX_TL_Msk                                                     (0x000000FFU << I2C_RX_TL_RX_TL_Pos)                                                      /*!< 0x000000FF */
#define I2C_RX_TL_RX_TL                                                         I2C_RX_TL_RX_TL_Msk                                                                       /*!< Receive FIFO Threshold Level */

/**************  Bit definition for I2C_TX_TL (0x03C) register  ***************/
#define I2C_TX_TL_TX_TL_Pos                                                     (0U)
#define I2C_TX_TL_TX_TL_Msk                                                     (0x000000FFU << I2C_TX_TL_TX_TL_Pos)                                                      /*!< 0x000000FF */
#define I2C_TX_TL_TX_TL                                                         I2C_TX_TL_TX_TL_Msk                                                                       /*!< Transmit FIFO Threshold Level */

/*************  Bit definition for I2C_CLR_INTR (0x040) register  *************/
#define I2C_CLR_INTR_CLR_INTR_Pos                                               (0U)
#define I2C_CLR_INTR_CLR_INTR_Msk                                               (0x00000001U << I2C_CLR_INTR_CLR_INTR_Pos)                                                /*!< 0x00000001 */
#define I2C_CLR_INTR_CLR_INTR                                                   I2C_CLR_INTR_CLR_INTR_Msk                                                                 /*!< Read this register to clear the combined interrupt */

/***********  Bit definition for I2C_CLR_RX_UNDER (0x044) register  ***********/
#define I2C_CLR_RX_UNDER_CLR_RX_UNDER_Pos                                       (0U)
#define I2C_CLR_RX_UNDER_CLR_RX_UNDER_Msk                                       (0x00000001U << I2C_CLR_RX_UNDER_CLR_RX_UNDER_Pos)                                        /*!< 0x00000001 */
#define I2C_CLR_RX_UNDER_CLR_RX_UNDER                                           I2C_CLR_RX_UNDER_CLR_RX_UNDER_Msk                                                         /*!< Read this register to clear the RX_UNDER interrupt */

/***********  Bit definition for I2C_CLR_RX_OVER (0x048) register  ************/
#define I2C_CLR_RX_OVER_CLR_RX_OVER_Pos                                         (0U)
#define I2C_CLR_RX_OVER_CLR_RX_OVER_Msk                                         (0x00000001U << I2C_CLR_RX_OVER_CLR_RX_OVER_Pos)                                          /*!< 0x00000001 */
#define I2C_CLR_RX_OVER_CLR_RX_OVER                                             I2C_CLR_RX_OVER_CLR_RX_OVER_Msk                                                           /*!< Read this register to clear the RX_OVER interrupt */

/***********  Bit definition for I2C_CLR_TX_OVER (0x04C) register  ************/
#define I2C_CLR_TX_OVER_CLR_TX_OVER_Pos                                         (0U)
#define I2C_CLR_TX_OVER_CLR_TX_OVER_Msk                                         (0x00000001U << I2C_CLR_TX_OVER_CLR_TX_OVER_Pos)                                          /*!< 0x00000001 */
#define I2C_CLR_TX_OVER_CLR_TX_OVER                                             I2C_CLR_TX_OVER_CLR_TX_OVER_Msk                                                           /*!< Read this register to clear the TX_OVER interrupt */

/************  Bit definition for I2C_CLR_RD_REQ (0x050) register  ************/
#define I2C_CLR_RD_REQ_CLR_RD_REQ_Pos                                           (0U)
#define I2C_CLR_RD_REQ_CLR_RD_REQ_Msk                                           (0x00000001U << I2C_CLR_RD_REQ_CLR_RD_REQ_Pos)                                            /*!< 0x00000001 */
#define I2C_CLR_RD_REQ_CLR_RD_REQ                                               I2C_CLR_RD_REQ_CLR_RD_REQ_Msk                                                             /*!< Read this register to clear the RD_REQ interrupt */

/***********  Bit definition for I2C_CLR_TX_ABRT (0x054) register  ************/
#define I2C_CLR_TX_ABRT_CLR_TX_ABRT_Pos                                         (0U)
#define I2C_CLR_TX_ABRT_CLR_TX_ABRT_Msk                                         (0x00000001U << I2C_CLR_TX_ABRT_CLR_TX_ABRT_Pos)                                          /*!< 0x00000001 */
#define I2C_CLR_TX_ABRT_CLR_TX_ABRT                                             I2C_CLR_TX_ABRT_CLR_TX_ABRT_Msk                                                           /*!< Read this register to clear the TX_ABRT interrupt */

/***********  Bit definition for I2C_CLR_RX_DONE (0x058) register  ************/
#define I2C_CLR_RX_DONE_CLR_RX_DONE_Pos                                         (0U)
#define I2C_CLR_RX_DONE_CLR_RX_DONE_Msk                                         (0x00000001U << I2C_CLR_RX_DONE_CLR_RX_DONE_Pos)                                          /*!< 0x00000001 */
#define I2C_CLR_RX_DONE_CLR_RX_DONE                                             I2C_CLR_RX_DONE_CLR_RX_DONE_Msk                                                           /*!< Read this register to clear the RX_DONE interrupt */

/***********  Bit definition for I2C_CLR_ACTIVITY (0x05C) register  ***********/
#define I2C_CLR_ACTIVITY_CLR_ACTIVITY_Pos                                       (0U)
#define I2C_CLR_ACTIVITY_CLR_ACTIVITY_Msk                                       (0x00000001U << I2C_CLR_ACTIVITY_CLR_ACTIVITY_Pos)                                        /*!< 0x00000001 */
#define I2C_CLR_ACTIVITY_CLR_ACTIVITY                                           I2C_CLR_ACTIVITY_CLR_ACTIVITY_Msk                                                         /*!< Reading this register clears the ACTIVITY interrupt if the I2C is not active anymore. */

/***********  Bit definition for I2C_CLR_STOP_DET (0x060) register  ***********/
#define I2C_CLR_STOP_DET_CLR_STOP_DET_Pos                                       (0U)
#define I2C_CLR_STOP_DET_CLR_STOP_DET_Msk                                       (0x00000001U << I2C_CLR_STOP_DET_CLR_STOP_DET_Pos)                                        /*!< 0x00000001 */
#define I2C_CLR_STOP_DET_CLR_STOP_DET                                           I2C_CLR_STOP_DET_CLR_STOP_DET_Msk                                                         /*!< Read this register to clear the STOP_DET interrupt */

/**********  Bit definition for I2C_CLR_START_DET (0x064) register  ***********/
#define I2C_CLR_START_DET_CLR_START_DET_Pos                                     (0U)
#define I2C_CLR_START_DET_CLR_START_DET_Msk                                     (0x00000001U << I2C_CLR_START_DET_CLR_START_DET_Pos)                                      /*!< 0x00000001 */
#define I2C_CLR_START_DET_CLR_START_DET                                         I2C_CLR_START_DET_CLR_START_DET_Msk                                                       /*!< Read this register to clear the START_DET interrupt */

/***********  Bit definition for I2C_CLR_GEN_CALL (0x068) register  ***********/
#define I2C_CLR_GEN_CALL_CLR_GEN_CALL_Pos                                       (0U)
#define I2C_CLR_GEN_CALL_CLR_GEN_CALL_Msk                                       (0x00000001U << I2C_CLR_GEN_CALL_CLR_GEN_CALL_Pos)                                        /*!< 0x00000001 */
#define I2C_CLR_GEN_CALL_CLR_GEN_CALL                                           I2C_CLR_GEN_CALL_CLR_GEN_CALL_Msk                                                         /*!< Read this register to clear the GEN_CALL interrupt */

/**************  Bit definition for I2C_ENABLE (0x06C) register  **************/
#define I2C_ENABLE_ENABLE_Pos                                                   (0U)
#define I2C_ENABLE_ENABLE_Msk                                                   (0x00000001U << I2C_ENABLE_ENABLE_Pos)                                                    /*!< 0x00000001 */
#define I2C_ENABLE_ENABLE                                                       I2C_ENABLE_ENABLE_Msk                                                                     /*!< I2C Enable */
#define I2C_ENABLE_ABORT_Pos                                                    (1U)
#define I2C_ENABLE_ABORT_Msk                                                    (0x00000001U << I2C_ENABLE_ABORT_Pos)                                                     /*!< 0x00000002 */
#define I2C_ENABLE_ABORT                                                        I2C_ENABLE_ABORT_Msk                                                                      /*!< ABORT control */
#define I2C_ENABLE_TX_CMD_BLOCK_Pos                                             (2U)
#define I2C_ENABLE_TX_CMD_BLOCK_Msk                                             (0x00000001U << I2C_ENABLE_TX_CMD_BLOCK_Pos)                                              /*!< 0x00000004 */
#define I2C_ENABLE_TX_CMD_BLOCK                                                 I2C_ENABLE_TX_CMD_BLOCK_Msk                                                               /*!< Tx command block */

/**************  Bit definition for I2C_STATUS (0x070) register  **************/
#define I2C_STATUS_ACTIVITY_Pos                                                 (0U)
#define I2C_STATUS_ACTIVITY_Msk                                                 (0x00000001U << I2C_STATUS_ACTIVITY_Pos)                                                  /*!< 0x00000001 */
#define I2C_STATUS_ACTIVITY                                                     I2C_STATUS_ACTIVITY_Msk                                                                   /*!< I2C Activity Status */
#define I2C_STATUS_TNFN_Pos                                                     (1U)
#define I2C_STATUS_TNFN_Msk                                                     (0x00000001U << I2C_STATUS_TNFN_Pos)                                                      /*!< 0x00000002 */
#define I2C_STATUS_TNFN                                                         I2C_STATUS_TNFN_Msk                                                                       /*!< Transmit FIFO Not Full */
#define I2C_STATUS_TFE_Pos                                                      (2U)
#define I2C_STATUS_TFE_Msk                                                      (0x00000001U << I2C_STATUS_TFE_Pos)                                                       /*!< 0x00000004 */
#define I2C_STATUS_TFE                                                          I2C_STATUS_TFE_Msk                                                                        /*!< Transmit FIFO Completely Empty */
#define I2C_STATUS_RFNE_Pos                                                     (3U)
#define I2C_STATUS_RFNE_Msk                                                     (0x00000001U << I2C_STATUS_RFNE_Pos)                                                      /*!< 0x00000008 */
#define I2C_STATUS_RFNE                                                         I2C_STATUS_RFNE_Msk                                                                       /*!< Receive FIFO Not Empty */
#define I2C_STATUS_RFF_Pos                                                      (4U)
#define I2C_STATUS_RFF_Msk                                                      (0x00000001U << I2C_STATUS_RFF_Pos)                                                       /*!< 0x00000010 */
#define I2C_STATUS_RFF                                                          I2C_STATUS_RFF_Msk                                                                        /*!< Receive FIFO Completely Full */
#define I2C_STATUS_MST_ACTIVITY_Pos                                             (5U)
#define I2C_STATUS_MST_ACTIVITY_Msk                                             (0x00000001U << I2C_STATUS_MST_ACTIVITY_Pos)                                              /*!< 0x00000020 */
#define I2C_STATUS_MST_ACTIVITY                                                 I2C_STATUS_MST_ACTIVITY_Msk                                                               /*!< Master FSM Activity Status. */
#define I2C_STATUS_SLV_ACTIVITY_Pos                                             (6U)
#define I2C_STATUS_SLV_ACTIVITY_Msk                                             (0x00000001U << I2C_STATUS_SLV_ACTIVITY_Pos)                                              /*!< 0x00000040 */
#define I2C_STATUS_SLV_ACTIVITY                                                 I2C_STATUS_SLV_ACTIVITY_Msk                                                               /*!< Slave FSM Activity Status. */
#define I2C_STATUS_MST_HOLD_TX_FIFO_EMPTY_Pos                                   (7U)
#define I2C_STATUS_MST_HOLD_TX_FIFO_EMPTY_Msk                                   (0x00000001U << I2C_STATUS_MST_HOLD_TX_FIFO_EMPTY_Pos)                                    /*!< 0x00000080 */
#define I2C_STATUS_MST_HOLD_TX_FIFO_EMPTY                                       I2C_STATUS_MST_HOLD_TX_FIFO_EMPTY_Msk                                                     /*!< Master hold when TX FIFO empty */
#define I2C_STATUS_MST_HOLD_RX_FIFO_FULL_Pos                                    (8U)
#define I2C_STATUS_MST_HOLD_RX_FIFO_FULL_Msk                                    (0x00000001U << I2C_STATUS_MST_HOLD_RX_FIFO_FULL_Pos)                                     /*!< 0x00000100 */
#define I2C_STATUS_MST_HOLD_RX_FIFO_FULL                                        I2C_STATUS_MST_HOLD_RX_FIFO_FULL_Msk                                                      /*!< Bus Hold because RX FIFO full when master mode */
#define I2C_STATUS_SLV_HOLD_TX_FIFO_EMPTY_Pos                                   (9U)
#define I2C_STATUS_SLV_HOLD_TX_FIFO_EMPTY_Msk                                   (0x00000001U << I2C_STATUS_SLV_HOLD_TX_FIFO_EMPTY_Pos)                                    /*!< 0x00000200 */
#define I2C_STATUS_SLV_HOLD_TX_FIFO_EMPTY                                       I2C_STATUS_SLV_HOLD_TX_FIFO_EMPTY_Msk                                                     /*!< Slave hold when TX FIFO empty */
#define I2C_STATUS_SLV_HOLD_RX_FIFO_FULL_Pos                                    (10U)
#define I2C_STATUS_SLV_HOLD_RX_FIFO_FULL_Msk                                    (0x00000001U << I2C_STATUS_SLV_HOLD_RX_FIFO_FULL_Pos)                                     /*!< 0x00000400 */
#define I2C_STATUS_SLV_HOLD_RX_FIFO_FULL                                        I2C_STATUS_SLV_HOLD_RX_FIFO_FULL_Msk                                                      /*!< Bus Hold because RX FIFO full when slave mode */

/**************  Bit definition for I2C_TXFLR (0x074) register  ***************/
#define I2C_TXFLR_TXFLR_Pos                                                     (0U)
#define I2C_TXFLR_TXFLR_Msk                                                     (0x0000000FU << I2C_TXFLR_TXFLR_Pos)                                                      /*!< 0x0000000F */
#define I2C_TXFLR_TXFLR                                                         I2C_TXFLR_TXFLR_Msk                                                                       /*!< Transmit FIFO Level */

/**************  Bit definition for I2C_RXFLR (0x078) register  ***************/
#define I2C_RXFLR_RXFLR_Pos                                                     (0U)
#define I2C_RXFLR_RXFLR_Msk                                                     (0x0000000FU << I2C_RXFLR_RXFLR_Pos)                                                      /*!< 0x0000000F */
#define I2C_RXFLR_RXFLR                                                         I2C_RXFLR_RXFLR_Msk                                                                       /*!< Receive FIFO Level */

/*************  Bit definition for I2C_SDA_HOLD (0x07C) register  *************/
#define I2C_SDA_HOLD_SDA_TX_HOLD_Pos                                            (0U)
#define I2C_SDA_HOLD_SDA_TX_HOLD_Msk                                            (0x0000FFFFU << I2C_SDA_HOLD_SDA_TX_HOLD_Pos)                                             /*!< 0x0000FFFF */
#define I2C_SDA_HOLD_SDA_TX_HOLD                                                I2C_SDA_HOLD_SDA_TX_HOLD_Msk                                                              /*!< I2C SDA TX Hold Time in units of ic_clk period */
#define I2C_SDA_HOLD_SDA_RX_HOLD_Pos                                            (16U)
#define I2C_SDA_HOLD_SDA_RX_HOLD_Msk                                            (0x000000FFU << I2C_SDA_HOLD_SDA_RX_HOLD_Pos)                                             /*!< 0x00FF0000 */
#define I2C_SDA_HOLD_SDA_RX_HOLD                                                I2C_SDA_HOLD_SDA_RX_HOLD_Msk                                                              /*!< I2C SDA RX Hold Time in units of ic_clk period */

/**********  Bit definition for I2C_TX_ABRT_SOURCE (0x080) register  **********/
#define I2C_TX_ABRT_SOURCE_ABRT_7B_ADDR_NOACK_Pos                               (0U)
#define I2C_TX_ABRT_SOURCE_ABRT_7B_ADDR_NOACK_Msk                               (0x00000001U << I2C_TX_ABRT_SOURCE_ABRT_7B_ADDR_NOACK_Pos)                                /*!< 0x00000001 */
#define I2C_TX_ABRT_SOURCE_ABRT_7B_ADDR_NOACK                                   I2C_TX_ABRT_SOURCE_ABRT_7B_ADDR_NOACK_Msk                                                 /*!< Abort when No ACK of 7-bit address for Master mode */
#define I2C_TX_ABRT_SOURCE_ABRT_10ADDR1_NOACK_Pos                               (1U)
#define I2C_TX_ABRT_SOURCE_ABRT_10ADDR1_NOACK_Msk                               (0x00000001U << I2C_TX_ABRT_SOURCE_ABRT_10ADDR1_NOACK_Pos)                                /*!< 0x00000002 */
#define I2C_TX_ABRT_SOURCE_ABRT_10ADDR1_NOACK                                   I2C_TX_ABRT_SOURCE_ABRT_10ADDR1_NOACK_Msk                                                 /*!< Abort when byte 1 of 10-bit address not ACKed for Master mode */
#define I2C_TX_ABRT_SOURCE_ABRT_10ADDR2_NOACK_Pos                               (2U)
#define I2C_TX_ABRT_SOURCE_ABRT_10ADDR2_NOACK_Msk                               (0x00000001U << I2C_TX_ABRT_SOURCE_ABRT_10ADDR2_NOACK_Pos)                                /*!< 0x00000004 */
#define I2C_TX_ABRT_SOURCE_ABRT_10ADDR2_NOACK                                   I2C_TX_ABRT_SOURCE_ABRT_10ADDR2_NOACK_Msk                                                 /*!< Abort when byte 2 of 10-bit address not ACKed for Master mode */
#define I2C_TX_ABRT_SOURCE_ABRT_TXDATA_NOACK_Pos                                (3U)
#define I2C_TX_ABRT_SOURCE_ABRT_TXDATA_NOACK_Msk                                (0x00000001U << I2C_TX_ABRT_SOURCE_ABRT_TXDATA_NOACK_Pos)                                 /*!< 0x00000008 */
#define I2C_TX_ABRT_SOURCE_ABRT_TXDATA_NOACK                                    I2C_TX_ABRT_SOURCE_ABRT_TXDATA_NOACK_Msk                                                  /*!< Abort when TX Data no ACKed */
#define I2C_TX_ABRT_SOURCE_ABRT_GCALL_NOACK_Pos                                 (4U)
#define I2C_TX_ABRT_SOURCE_ABRT_GCALL_NOACK_Msk                                 (0x00000001U << I2C_TX_ABRT_SOURCE_ABRT_GCALL_NOACK_Pos)                                  /*!< 0x00000010 */
#define I2C_TX_ABRT_SOURCE_ABRT_GCALL_NOACK                                     I2C_TX_ABRT_SOURCE_ABRT_GCALL_NOACK_Msk                                                   /*!< Abort when GCALL no ACKed */
#define I2C_TX_ABRT_SOURCE_ABRT_GCALL_READ_Pos                                  (5U)
#define I2C_TX_ABRT_SOURCE_ABRT_GCALL_READ_Msk                                  (0x00000001U << I2C_TX_ABRT_SOURCE_ABRT_GCALL_READ_Pos)                                   /*!< 0x00000020 */
#define I2C_TX_ABRT_SOURCE_ABRT_GCALL_READ                                      I2C_TX_ABRT_SOURCE_ABRT_GCALL_READ_Msk                                                    /*!< Abort when GCALL and read */
#define I2C_TX_ABRT_SOURCE_ABRT_HS_ACKDET_Pos                                   (6U)
#define I2C_TX_ABRT_SOURCE_ABRT_HS_ACKDET_Msk                                   (0x00000001U << I2C_TX_ABRT_SOURCE_ABRT_HS_ACKDET_Pos)                                    /*!< 0x00000040 */
#define I2C_TX_ABRT_SOURCE_ABRT_HS_ACKDET                                       I2C_TX_ABRT_SOURCE_ABRT_HS_ACKDET_Msk                                                     /*!< Abort when ACK detect in High Speed mode */
#define I2C_TX_ABRT_SOURCE_ABRT_SBYTE_ACKDET_Pos                                (7U)
#define I2C_TX_ABRT_SOURCE_ABRT_SBYTE_ACKDET_Msk                                (0x00000001U << I2C_TX_ABRT_SOURCE_ABRT_SBYTE_ACKDET_Pos)                                 /*!< 0x00000080 */
#define I2C_TX_ABRT_SOURCE_ABRT_SBYTE_ACKDET                                    I2C_TX_ABRT_SOURCE_ABRT_SBYTE_ACKDET_Msk                                                  /*!< Abort when TX START byte ACKed */
#define I2C_TX_ABRT_SOURCE_ABRT_HS_NORSTRT_Pos                                  (8U)
#define I2C_TX_ABRT_SOURCE_ABRT_HS_NORSTRT_Msk                                  (0x00000001U << I2C_TX_ABRT_SOURCE_ABRT_HS_NORSTRT_Pos)                                   /*!< 0x00000100 */
#define I2C_TX_ABRT_SOURCE_ABRT_HS_NORSTRT                                      I2C_TX_ABRT_SOURCE_ABRT_HS_NORSTRT_Msk                                                    /*!< When RESTART disabled, abort when switch to HS mode */
#define I2C_TX_ABRT_SOURCE_ABRT_SBYTE_NORSTRT_Pos                               (9U)
#define I2C_TX_ABRT_SOURCE_ABRT_SBYTE_NORSTRT_Msk                               (0x00000001U << I2C_TX_ABRT_SOURCE_ABRT_SBYTE_NORSTRT_Pos)                                /*!< 0x00000200 */
#define I2C_TX_ABRT_SOURCE_ABRT_SBYTE_NORSTRT                                   I2C_TX_ABRT_SOURCE_ABRT_SBYTE_NORSTRT_Msk                                                 /*!< When RESTART disabled, abort when sending START byte */
#define I2C_TX_ABRT_SOURCE_ABRT_10B_RD_NORSTRT_Pos                              (10U)
#define I2C_TX_ABRT_SOURCE_ABRT_10B_RD_NORSTRT_Msk                              (0x00000001U << I2C_TX_ABRT_SOURCE_ABRT_10B_RD_NORSTRT_Pos)                               /*!< 0x00000400 */
#define I2C_TX_ABRT_SOURCE_ABRT_10B_RD_NORSTRT                                  I2C_TX_ABRT_SOURCE_ABRT_10B_RD_NORSTRT_Msk                                                /*!< When RESTART disabled, abort when read in 10-bit address mode */
#define I2C_TX_ABRT_SOURCE_ABRT_MASTER_DIS_Pos                                  (11U)
#define I2C_TX_ABRT_SOURCE_ABRT_MASTER_DIS_Msk                                  (0x00000001U << I2C_TX_ABRT_SOURCE_ABRT_MASTER_DIS_Pos)                                   /*!< 0x00000800 */
#define I2C_TX_ABRT_SOURCE_ABRT_MASTER_DIS                                      I2C_TX_ABRT_SOURCE_ABRT_MASTER_DIS_Msk                                                    /*!< Abort when Master disabled and to initiate a Master operation */
#define I2C_TX_ABRT_SOURCE_ARB_LOST_Pos                                         (12U)
#define I2C_TX_ABRT_SOURCE_ARB_LOST_Msk                                         (0x00000001U << I2C_TX_ABRT_SOURCE_ARB_LOST_Pos)                                          /*!< 0x00001000 */
#define I2C_TX_ABRT_SOURCE_ARB_LOST                                             I2C_TX_ABRT_SOURCE_ARB_LOST_Msk                                                           /*!< Abort when lost arbitration */
#define I2C_TX_ABRT_SOURCE_ABRT_SLVFLUSH_TXFIFO_Pos                             (13U)
#define I2C_TX_ABRT_SOURCE_ABRT_SLVFLUSH_TXFIFO_Msk                             (0x00000001U << I2C_TX_ABRT_SOURCE_ABRT_SLVFLUSH_TXFIFO_Pos)                              /*!< 0x00002000 */
#define I2C_TX_ABRT_SOURCE_ABRT_SLVFLUSH_TXFIFO                                 I2C_TX_ABRT_SOURCE_ABRT_SLVFLUSH_TXFIFO_Msk                                               /*!< Abort when Slave reading data and to flush TX FIFO */
#define I2C_TX_ABRT_SOURCE_ABRT_SLV_ARBLOST_Pos                                 (14U)
#define I2C_TX_ABRT_SOURCE_ABRT_SLV_ARBLOST_Msk                                 (0x00000001U << I2C_TX_ABRT_SOURCE_ABRT_SLV_ARBLOST_Pos)                                  /*!< 0x00004000 */
#define I2C_TX_ABRT_SOURCE_ABRT_SLV_ARBLOST                                     I2C_TX_ABRT_SOURCE_ABRT_SLV_ARBLOST_Msk                                                   /*!< Abort Slave lost arbitration to remote master */
#define I2C_TX_ABRT_SOURCE_ABRT_SLVRD_INTX_Pos                                  (15U)
#define I2C_TX_ABRT_SOURCE_ABRT_SLVRD_INTX_Msk                                  (0x00000001U << I2C_TX_ABRT_SOURCE_ABRT_SLVRD_INTX_Pos)                                   /*!< 0x00008000 */
#define I2C_TX_ABRT_SOURCE_ABRT_SLVRD_INTX                                      I2C_TX_ABRT_SOURCE_ABRT_SLVRD_INTX_Msk                                                    /*!< Abort Slave to TX in read mode */
#define I2C_TX_ABRT_SOURCE_ABRT_USER_ABRT_Pos                                   (16U)
#define I2C_TX_ABRT_SOURCE_ABRT_USER_ABRT_Msk                                   (0x00000001U << I2C_TX_ABRT_SOURCE_ABRT_USER_ABRT_Pos)                                    /*!< 0x00010000 */
#define I2C_TX_ABRT_SOURCE_ABRT_USER_ABRT                                       I2C_TX_ABRT_SOURCE_ABRT_USER_ABRT_Msk                                                     /*!< TX abort detect by master */
#define I2C_TX_ABRT_SOURCE_TX_FLUSH_CNT_Pos                                     (23U)
#define I2C_TX_ABRT_SOURCE_TX_FLUSH_CNT_Msk                                     (0x000001FFU << I2C_TX_ABRT_SOURCE_TX_FLUSH_CNT_Pos)                                      /*!< 0xFF800000 */
#define I2C_TX_ABRT_SOURCE_TX_FLUSH_CNT                                         I2C_TX_ABRT_SOURCE_TX_FLUSH_CNT_Msk                                                       /*!< Flush TX FIFO Data counts when TX_ABRT */

/********  Bit definition for I2C_SLV_DATA_NACK_ONLY (0x084) register  ********/
#define I2C_SLV_DATA_NACK_ONLY_NACK_Pos                                         (0U)
#define I2C_SLV_DATA_NACK_ONLY_NACK_Msk                                         (0x00000001U << I2C_SLV_DATA_NACK_ONLY_NACK_Pos)                                          /*!< 0x00000001 */
#define I2C_SLV_DATA_NACK_ONLY_NACK                                             I2C_SLV_DATA_NACK_ONLY_NACK_Msk                                                           /*!< Slave reciever generates NACK upon data reception only */

/**************  Bit definition for I2C_DMA_CR (0x088) register  **************/
#define I2C_DMA_CR_RDMAE_Pos                                                    (0U)
#define I2C_DMA_CR_RDMAE_Msk                                                    (0x00000001U << I2C_DMA_CR_RDMAE_Pos)                                                     /*!< 0x00000001 */
#define I2C_DMA_CR_RDMAE                                                        I2C_DMA_CR_RDMAE_Msk                                                                      /*!< Receive DMA Enable */
#define I2C_DMA_CR_TDMAE_Pos                                                    (1U)
#define I2C_DMA_CR_TDMAE_Msk                                                    (0x00000001U << I2C_DMA_CR_TDMAE_Pos)                                                     /*!< 0x00000002 */
#define I2C_DMA_CR_TDMAE                                                        I2C_DMA_CR_TDMAE_Msk                                                                      /*!< Transmit DMA Enable */

/*************  Bit definition for I2C_DMA_TDLR (0x08C) register  *************/
#define I2C_DMA_TDLR_DMATDL_Pos                                                 (0U)
#define I2C_DMA_TDLR_DMATDL_Msk                                                 (0x0000000FU << I2C_DMA_TDLR_DMATDL_Pos)                                                  /*!< 0x0000000F */
#define I2C_DMA_TDLR_DMATDL                                                     I2C_DMA_TDLR_DMATDL_Msk                                                                   /*!< Transmit Data Level */

/*************  Bit definition for I2C_DMA_RDLR (0x090) register  *************/
#define I2C_DMA_RDLR_DMARDL_Pos                                                 (0U)
#define I2C_DMA_RDLR_DMARDL_Msk                                                 (0x0000000FU << I2C_DMA_RDLR_DMARDL_Pos)                                                  /*!< 0x0000000F */
#define I2C_DMA_RDLR_DMARDL                                                     I2C_DMA_RDLR_DMARDL_Msk                                                                   /*!< Receive Data Level */

/************  Bit definition for I2C_SDA_SETUP (0x094) register  *************/
#define I2C_SDA_SETUP_SDA_SETUP_Pos                                             (0U)
#define I2C_SDA_SETUP_SDA_SETUP_Msk                                             (0x000000FFU << I2C_SDA_SETUP_SDA_SETUP_Pos)                                              /*!< 0x000000FF */
#define I2C_SDA_SETUP_SDA_SETUP                                                 I2C_SDA_SETUP_SDA_SETUP_Msk                                                               /*!< SDA Setup */

/*********  Bit definition for I2C_ACK_GENERAL_CALL (0x098) register  *********/
#define I2C_ACK_GENERAL_CALL_ACK_GEN_CALL_Pos                                   (0U)
#define I2C_ACK_GENERAL_CALL_ACK_GEN_CALL_Msk                                   (0x00000001U << I2C_ACK_GENERAL_CALL_ACK_GEN_CALL_Pos)                                    /*!< 0x00000001 */
#define I2C_ACK_GENERAL_CALL_ACK_GEN_CALL                                       I2C_ACK_GENERAL_CALL_ACK_GEN_CALL_Msk                                                     /*!< ACK General Call */

/**********  Bit definition for I2C_ENABLE_STATUS (0x09C) register  ***********/
#define I2C_ENABLE_STATUS_IC_EN_Pos                                             (0U)
#define I2C_ENABLE_STATUS_IC_EN_Msk                                             (0x00000001U << I2C_ENABLE_STATUS_IC_EN_Pos)                                              /*!< 0x00000001 */
#define I2C_ENABLE_STATUS_IC_EN                                                 I2C_ENABLE_STATUS_IC_EN_Msk                                                               /*!< ic_en Status */
#define I2C_ENABLE_STATUS_SLV_DIS_WHILE_BUSY_Pos                                (1U)
#define I2C_ENABLE_STATUS_SLV_DIS_WHILE_BUSY_Msk                                (0x00000001U << I2C_ENABLE_STATUS_SLV_DIS_WHILE_BUSY_Pos)                                 /*!< 0x00000002 */
#define I2C_ENABLE_STATUS_SLV_DIS_WHILE_BUSY                                    I2C_ENABLE_STATUS_SLV_DIS_WHILE_BUSY_Msk                                                  /*!< Slave Disabled While Busy */
#define I2C_ENABLE_STATUS_SLV_RX_DATA_LOST_Pos                                  (2U)
#define I2C_ENABLE_STATUS_SLV_RX_DATA_LOST_Msk                                  (0x00000001U << I2C_ENABLE_STATUS_SLV_RX_DATA_LOST_Pos)                                   /*!< 0x00000004 */
#define I2C_ENABLE_STATUS_SLV_RX_DATA_LOST                                      I2C_ENABLE_STATUS_SLV_RX_DATA_LOST_Msk                                                    /*!< Slave Received Data Lost */

/************  Bit definition for I2C_FS_SPKLEN (0x0A0) register  *************/
#define I2C_FS_SPKLEN_FS_SPKLEN_Pos                                             (0U)
#define I2C_FS_SPKLEN_FS_SPKLEN_Msk                                             (0x000000FFU << I2C_FS_SPKLEN_FS_SPKLEN_Pos)                                              /*!< 0x000000FF */
#define I2C_FS_SPKLEN_FS_SPKLEN                                                 I2C_FS_SPKLEN_FS_SPKLEN_Msk                                                               /*!< Duration of the longest spike in the SCL or SDA lines */

/************  Bit definition for I2C_HS_SPKLEN (0x0A4) register  *************/
#define I2C_HS_SPKLEN_HS_SPKLEN_Pos                                             (0U)
#define I2C_HS_SPKLEN_HS_SPKLEN_Msk                                             (0x000000FFU << I2C_HS_SPKLEN_HS_SPKLEN_Pos)                                              /*!< 0x000000FF */
#define I2C_HS_SPKLEN_HS_SPKLEN                                                 I2C_HS_SPKLEN_HS_SPKLEN_Msk                                                               /*!< Duration of the longest spike in the SCL or SDA lines */

/*********  Bit definition for I2C_CLR_RESTART_DET (0x0A8) register  **********/
#define I2C_CLR_RESTART_DET_CLR_RESTART_DET_Pos                                 (0U)
#define I2C_CLR_RESTART_DET_CLR_RESTART_DET_Msk                                 (0x00000001U << I2C_CLR_RESTART_DET_CLR_RESTART_DET_Pos)                                  /*!< 0x00000001 */
#define I2C_CLR_RESTART_DET_CLR_RESTART_DET                                     I2C_CLR_RESTART_DET_CLR_RESTART_DET_Msk                                                   /*!< RESTART_DET interrupt */

/**************  Bit definition for I2C_PARAM1 (0x0F4) register  **************/
#define I2C_PARAM1_APB_DATA_WIDTH_Pos                                           (0U)
#define I2C_PARAM1_APB_DATA_WIDTH_Msk                                           (0x00000003U << I2C_PARAM1_APB_DATA_WIDTH_Pos)                                            /*!< 0x00000003 */
#define I2C_PARAM1_APB_DATA_WIDTH                                               I2C_PARAM1_APB_DATA_WIDTH_Msk                                                             /*!< APB data bus width */
#define I2C_PARAM1_MAX_SPEED_MODE_Pos                                           (2U)
#define I2C_PARAM1_MAX_SPEED_MODE_Msk                                           (0x00000003U << I2C_PARAM1_MAX_SPEED_MODE_Pos)                                            /*!< 0x0000000C */
#define I2C_PARAM1_MAX_SPEED_MODE                                               I2C_PARAM1_MAX_SPEED_MODE_Msk                                                             /*!< Max speed mode */
#define I2C_PARAM1_HC_COUNT_VALUES_Pos                                          (4U)
#define I2C_PARAM1_HC_COUNT_VALUES_Msk                                          (0x00000001U << I2C_PARAM1_HC_COUNT_VALUES_Pos)                                           /*!< 0x00000010 */
#define I2C_PARAM1_HC_COUNT_VALUES                                              I2C_PARAM1_HC_COUNT_VALUES_Msk                                                            /*!< Hard code or programmable count value for each mode */
#define I2C_PARAM1_INTR_IO_Pos                                                  (5U)
#define I2C_PARAM1_INTR_IO_Msk                                                  (0x00000001U << I2C_PARAM1_INTR_IO_Pos)                                                   /*!< 0x00000020 */
#define I2C_PARAM1_INTR_IO                                                      I2C_PARAM1_INTR_IO_Msk                                                                    /*!< Combined or individual interrupt output */
#define I2C_PARAM1_HAS_DMA_Pos                                                  (6U)
#define I2C_PARAM1_HAS_DMA_Msk                                                  (0x00000001U << I2C_PARAM1_HAS_DMA_Pos)                                                   /*!< 0x00000040 */
#define I2C_PARAM1_HAS_DMA                                                      I2C_PARAM1_HAS_DMA_Msk                                                                    /*!< DMA handshaking signal enabled */
#define I2C_PARAM1_ADD_ENCODED_PARAMS_Pos                                       (7U)
#define I2C_PARAM1_ADD_ENCODED_PARAMS_Msk                                       (0x00000001U << I2C_PARAM1_ADD_ENCODED_PARAMS_Pos)                                        /*!< 0x00000080 */
#define I2C_PARAM1_ADD_ENCODED_PARAMS                                           I2C_PARAM1_ADD_ENCODED_PARAMS_Msk                                                         /*!< Capability of reading encoded paramters enabled */
#define I2C_PARAM1_RX_BUFFER_DEPTH_Pos                                          (8U)
#define I2C_PARAM1_RX_BUFFER_DEPTH_Msk                                          (0x000000FFU << I2C_PARAM1_RX_BUFFER_DEPTH_Pos)                                           /*!< 0x0000FF00 */
#define I2C_PARAM1_RX_BUFFER_DEPTH                                              I2C_PARAM1_RX_BUFFER_DEPTH_Msk                                                            /*!< Rx buffer depth */
#define I2C_PARAM1_TX_BUFFER_DEPTH_Pos                                          (16U)
#define I2C_PARAM1_TX_BUFFER_DEPTH_Msk                                          (0x000000FFU << I2C_PARAM1_TX_BUFFER_DEPTH_Pos)                                           /*!< 0x00FF0000 */
#define I2C_PARAM1_TX_BUFFER_DEPTH                                              I2C_PARAM1_TX_BUFFER_DEPTH_Msk                                                            /*!< Tx buffer depth */

/*************  Bit definition for I2C_COMP_VER (0x0F8) register  *************/
#define I2C_COMP_VER_VER_Pos                                                    (0U)
#define I2C_COMP_VER_VER_Msk                                                    (0xFFFFFFFFU << I2C_COMP_VER_VER_Pos)                                                     /*!< 0xFFFFFFFF */
#define I2C_COMP_VER_VER                                                        I2C_COMP_VER_VER_Msk                                                                      /*!< I2C version */

/************  Bit definition for I2C_COMP_TYPE (0x0FC) register  *************/
#define I2C_COMP_TYPE_TYPE_Pos                                                  (0U)
#define I2C_COMP_TYPE_TYPE_Msk                                                  (0xFFFFFFFFU << I2C_COMP_TYPE_TYPE_Pos)                                                   /*!< 0xFFFFFFFF */
#define I2C_COMP_TYPE_TYPE                                                      I2C_COMP_TYPE_TYPE_Msk                                                                    /*!< Component type number */



/******************************************************************************/
/*                                                                            */
/*                       Execute in place (XIP) control                       */
/*                                                                            */
/******************************************************************************/

/***************  Bit definition for XIP_QCR (0x000) register  ****************/
#define XIP_QCR_QEN_Pos                                                         (0U)
#define XIP_QCR_QEN_Msk                                                         (0x00000001U << XIP_QCR_QEN_Pos)                                                          /*!< 0x00000001 */
#define XIP_QCR_QEN                                                             XIP_QCR_QEN_Msk                                                                           /*!< QSPI Enable */
#define XIP_QCR_CPOL_Pos                                                        (1U)
#define XIP_QCR_CPOL_Msk                                                        (0x00000001U << XIP_QCR_CPOL_Pos)                                                         /*!< 0x00000002 */
#define XIP_QCR_CPOL                                                            XIP_QCR_CPOL_Msk                                                                          /*!< Clock polarity outside SPI word */
#define XIP_QCR_CLPH_Pos                                                        (2U)
#define XIP_QCR_CLPH_Msk                                                        (0x00000001U << XIP_QCR_CLPH_Pos)                                                         /*!< 0x00000004 */
#define XIP_QCR_CLPH                                                            XIP_QCR_CLPH_Msk                                                                          /*!< Clock phase */
#define XIP_QCR_PEN_Pos                                                         (3U)
#define XIP_QCR_PEN_Msk                                                         (0x00000001U << XIP_QCR_PEN_Pos)                                                          /*!< 0x00000008 */
#define XIP_QCR_PEN                                                             XIP_QCR_PEN_Msk                                                                           /*!< PHY Mode enable */
#define XIP_QCR_DACEN_Pos                                                       (7U)
#define XIP_QCR_DACEN_Msk                                                       (0x00000001U << XIP_QCR_DACEN_Pos)                                                        /*!< 0x00000080 */
#define XIP_QCR_DACEN                                                           XIP_QCR_DACEN_Msk                                                                         /*!< Enable Direct Access Controller */
#define XIP_QCR_LIPEN_Pos                                                       (8U)
#define XIP_QCR_LIPEN_Msk                                                       (0x00000001U << XIP_QCR_LIPEN_Pos)                                                        /*!< 0x00000100 */
#define XIP_QCR_LIPEN                                                           XIP_QCR_LIPEN_Msk                                                                         /*!< Legacy IP Mode Enable */
#define XIP_QCR_PSDEC_Pos                                                       (9U)
#define XIP_QCR_PSDEC_Msk                                                       (0x00000001U << XIP_QCR_PSDEC_Pos)                                                        /*!< 0x00000200 */
#define XIP_QCR_PSDEC                                                           XIP_QCR_PSDEC_Msk                                                                         /*!< Peripheral select decode */
#define XIP_QCR_PCSL_Pos                                                        (10U)
#define XIP_QCR_PCSL_Msk                                                        (0x0000000FU << XIP_QCR_PCSL_Pos)                                                         /*!< 0x00003C00 */
#define XIP_QCR_PCSL                                                            XIP_QCR_PCSL_Msk                                                                          /*!< Peripheral chip select lines */
#define XIP_QCR_WP_Pos                                                          (14U)
#define XIP_QCR_WP_Msk                                                          (0x00000001U << XIP_QCR_WP_Pos)                                                           /*!< 0x00004000 */
#define XIP_QCR_WP                                                              XIP_QCR_WP_Msk                                                                            /*!< Drive Write Protect pin */
#define XIP_QCR_DMAEN_Pos                                                       (15U)
#define XIP_QCR_DMAEN_Msk                                                       (0x00000001U << XIP_QCR_DMAEN_Pos)                                                        /*!< 0x00008000 */
#define XIP_QCR_DMAEN                                                           XIP_QCR_DMAEN_Msk                                                                         /*!< Enable DMA Peripheral Interface */
#define XIP_QCR_AAREN_Pos                                                       (16U)
#define XIP_QCR_AAREN_Msk                                                       (0x00000001U << XIP_QCR_AAREN_Pos)                                                        /*!< 0x00010000 */
#define XIP_QCR_AAREN                                                           XIP_QCR_AAREN_Msk                                                                         /*!< Enable AHB Address Re-mapping */
#define XIP_QCR_XIPNXT_Pos                                                      (17U)
#define XIP_QCR_XIPNXT_Msk                                                      (0x00000001U << XIP_QCR_XIPNXT_Pos)                                                       /*!< 0x00020000 */
#define XIP_QCR_XIPNXT                                                          XIP_QCR_XIPNXT_Msk                                                                        /*!< Enter XIP Mode on next READ */
#define XIP_QCR_XIPIMM_Pos                                                      (18U)
#define XIP_QCR_XIPIMM_Msk                                                      (0x00000001U << XIP_QCR_XIPIMM_Pos)                                                       /*!< 0x00040000 */
#define XIP_QCR_XIPIMM                                                          XIP_QCR_XIPIMM_Msk                                                                        /*!< Enter XIP Mode immediately */
#define XIP_QCR_BAUD_Pos                                                        (19U)
#define XIP_QCR_BAUD_Msk                                                        (0x0000000FU << XIP_QCR_BAUD_Pos)                                                         /*!< 0x00780000 */
#define XIP_QCR_BAUD                                                            XIP_QCR_BAUD_Msk                                                                          /*!< Master mode baud rate divisor */
#define XIP_QCR_ADEN_Pos                                                        (23U)
#define XIP_QCR_ADEN_Msk                                                        (0x00000001U << XIP_QCR_ADEN_Pos)                                                         /*!< 0x00800000 */
#define XIP_QCR_ADEN                                                            XIP_QCR_ADEN_Msk                                                                          /*!< Enable AHB Decoder */
#define XIP_QCR_DTREN_Pos                                                       (24U)
#define XIP_QCR_DTREN_Msk                                                       (0x00000001U << XIP_QCR_DTREN_Pos)                                                        /*!< 0x01000000 */
#define XIP_QCR_DTREN                                                           XIP_QCR_DTREN_Msk                                                                         /*!< Enable DTR Protocol */
#define XIP_QCR_PPMEN_Pos                                                       (25U)
#define XIP_QCR_PPMEN_Msk                                                       (0x00000001U << XIP_QCR_PPMEN_Pos)                                                        /*!< 0x02000000 */
#define XIP_QCR_PPMEN                                                           XIP_QCR_PPMEN_Msk                                                                         /*!< Enable Pipeline PHY Mode */
#define XIP_QCR_IDLE_Pos                                                        (31U)
#define XIP_QCR_IDLE_Msk                                                        (0x00000001U << XIP_QCR_IDLE_Pos)                                                         /*!< 0x80000000 */
#define XIP_QCR_IDLE                                                            XIP_QCR_IDLE_Msk                                                                          /*!< Serial Interface and QSPI pipeline is IDLE */

/***************  Bit definition for XIP_DRIR (0x004) register  ***************/
#define XIP_DRIR_ROP_Pos                                                        (0U)
#define XIP_DRIR_ROP_Msk                                                        (0x000000FFU << XIP_DRIR_ROP_Pos)                                                         /*!< 0x000000FF */
#define XIP_DRIR_ROP                                                            XIP_DRIR_ROP_Msk                                                                          /*!< Read Opcode to use when not in XIP mode */
#define XIP_DRIR_ITYPE_Pos                                                      (8U)
#define XIP_DRIR_ITYPE_Msk                                                      (0x00000003U << XIP_DRIR_ITYPE_Pos)                                                       /*!< 0x00000300 */
#define XIP_DRIR_ITYPE                                                          XIP_DRIR_ITYPE_Msk                                                                        /*!< Instruction Type */
#define XIP_DRIR_DDRBEN_Pos                                                     (10U)
#define XIP_DRIR_DDRBEN_Msk                                                     (0x00000001U << XIP_DRIR_DDRBEN_Pos)                                                      /*!< 0x00000400 */
#define XIP_DRIR_DDRBEN                                                         XIP_DRIR_DDRBEN_Msk                                                                       /*!< DDR Bit Enable */
#define XIP_DRIR_ATT_Pos                                                        (12U)
#define XIP_DRIR_ATT_Msk                                                        (0x00000003U << XIP_DRIR_ATT_Pos)                                                         /*!< 0x00003000 */
#define XIP_DRIR_ATT                                                            XIP_DRIR_ATT_Msk                                                                          /*!< Address Transfer Type for Standard SPI modes */
#define XIP_DRIR_DTT_Pos                                                        (16U)
#define XIP_DRIR_DTT_Msk                                                        (0x00000003U << XIP_DRIR_DTT_Pos)                                                         /*!< 0x00030000 */
#define XIP_DRIR_DTT                                                            XIP_DRIR_DTT_Msk                                                                          /*!< Data Transfer Type for Standard SPI modes */
#define XIP_DRIR_MBEN_Pos                                                       (20U)
#define XIP_DRIR_MBEN_Msk                                                       (0x00000001U << XIP_DRIR_MBEN_Pos)                                                        /*!< 0x00100000 */
#define XIP_DRIR_MBEN                                                           XIP_DRIR_MBEN_Msk                                                                         /*!< Mode Bit EN */
#define XIP_DRIR_DCC_Pos                                                        (24U)
#define XIP_DRIR_DCC_Msk                                                        (0x0000001FU << XIP_DRIR_DCC_Pos)                                                         /*!< 0x1F000000 */
#define XIP_DRIR_DCC                                                            XIP_DRIR_DCC_Msk                                                                          /*!< Number of Dummy Clock Cycles */

/***************  Bit definition for XIP_DWIR (0x008) register  ***************/
#define XIP_DWIR_WOP_Pos                                                        (0U)
#define XIP_DWIR_WOP_Msk                                                        (0x000000FFU << XIP_DWIR_WOP_Pos)                                                         /*!< 0x000000FF */
#define XIP_DWIR_WOP                                                            XIP_DWIR_WOP_Msk                                                                          /*!< Write Opcode */
#define XIP_DWIR_WDIS_Pos                                                       (8U)
#define XIP_DWIR_WDIS_Msk                                                       (0x00000001U << XIP_DWIR_WDIS_Pos)                                                        /*!< 0x00000100 */
#define XIP_DWIR_WDIS                                                           XIP_DWIR_WDIS_Msk                                                                         /*!< WEL Disable */
#define XIP_DWIR_ATT_Pos                                                        (12U)
#define XIP_DWIR_ATT_Msk                                                        (0x00000003U << XIP_DWIR_ATT_Pos)                                                         /*!< 0x00003000 */
#define XIP_DWIR_ATT                                                            XIP_DWIR_ATT_Msk                                                                          /*!< Address Transfer Type for Standard SPI modes */
#define XIP_DWIR_DTT_Pos                                                        (16U)
#define XIP_DWIR_DTT_Msk                                                        (0x00000003U << XIP_DWIR_DTT_Pos)                                                         /*!< 0x00030000 */
#define XIP_DWIR_DTT                                                            XIP_DWIR_DTT_Msk                                                                          /*!< Data Transfer Type for Standard SPI modes */
#define XIP_DWIR_DCC_Pos                                                        (24U)
#define XIP_DWIR_DCC_Msk                                                        (0x0000001FU << XIP_DWIR_DCC_Pos)                                                         /*!< 0x1F000000 */
#define XIP_DWIR_DCC                                                            XIP_DWIR_DCC_Msk                                                                          /*!< Number of Dummy Clock Cycles */

/***************  Bit definition for XIP_QDDR (0x00C) register  ***************/
#define XIP_QDDR_CSSOT_Pos                                                      (0U)
#define XIP_QDDR_CSSOT_Msk                                                      (0x000000FFU << XIP_QDDR_CSSOT_Pos)                                                       /*!< 0x000000FF */
#define XIP_QDDR_CSSOT                                                          XIP_QDDR_CSSOT_Msk                                                                        /*!< Chip Select Start Of Transfer */
#define XIP_QDDR_CSEOT_Pos                                                      (8U)
#define XIP_QDDR_CSEOT_Msk                                                      (0x000000FFU << XIP_QDDR_CSEOT_Pos)                                                       /*!< 0x0000FF00 */
#define XIP_QDDR_CSEOT                                                          XIP_QDDR_CSEOT_Msk                                                                        /*!< Chip Select End Of Transfer */
#define XIP_QDDR_CSDADS_Pos                                                     (16U)
#define XIP_QDDR_CSDADS_Msk                                                     (0x000000FFU << XIP_QDDR_CSDADS_Pos)                                                      /*!< 0x00FF0000 */
#define XIP_QDDR_CSDADS                                                         XIP_QDDR_CSDADS_Msk                                                                       /*!< Chip Select De-Assert Different Slaves */
#define XIP_QDDR_CSDA_Pos                                                       (24U)
#define XIP_QDDR_CSDA_Msk                                                       (0x000000FFU << XIP_QDDR_CSDA_Pos)                                                        /*!< 0xFF000000 */
#define XIP_QDDR_CSDA                                                           XIP_QDDR_CSDA_Msk                                                                         /*!< Chip Select De-Assert */

/***************  Bit definition for XIP_RDCR (0x010) register  ***************/
#define XIP_RDCR_BOALCC_Pos                                                     (0U)
#define XIP_RDCR_BOALCC_Msk                                                     (0x00000001U << XIP_RDCR_BOALCC_Pos)                                                      /*!< 0x00000001 */
#define XIP_RDCR_BOALCC                                                         XIP_RDCR_BOALCC_Msk                                                                       /*!< Bypass of the adapted loopback clock circuit */
#define XIP_RDCR_DRDCL_Pos                                                      (1U)
#define XIP_RDCR_DRDCL_Msk                                                      (0x0000000FU << XIP_RDCR_DRDCL_Pos)                                                       /*!< 0x0000001E */
#define XIP_RDCR_DRDCL                                                          XIP_RDCR_DRDCL_Msk                                                                        /*!< Delay the read data capturing logic */
#define XIP_RDCR_SES_Pos                                                        (5U)
#define XIP_RDCR_SES_Msk                                                        (0x00000001U << XIP_RDCR_SES_Pos)                                                         /*!< 0x00000020 */
#define XIP_RDCR_SES                                                            XIP_RDCR_SES_Msk                                                                          /*!< Sample edge selection */
#define XIP_RDCR_PDRDCL_Pos                                                     (9U)
#define XIP_RDCR_PDRDCL_Msk                                                     (0x0000000FU << XIP_RDCR_PDRDCL_Pos)                                                      /*!< 0x00001E00 */
#define XIP_RDCR_PDRDCL                                                         XIP_RDCR_PDRDCL_Msk                                                                       /*!< PSRAM delay the read data capturing logic */
#define XIP_RDCR_PSES_Pos                                                       (13U)
#define XIP_RDCR_PSES_Msk                                                       (0x00000001U << XIP_RDCR_PSES_Pos)                                                        /*!< 0x00002000 */
#define XIP_RDCR_PSES                                                           XIP_RDCR_PSES_Msk                                                                         /*!< PSRAM sample edge selection */
#define XIP_RDCR_DTD_Pos                                                        (16U)
#define XIP_RDCR_DTD_Msk                                                        (0x0000000FU << XIP_RDCR_DTD_Pos)                                                         /*!< 0x000F0000 */
#define XIP_RDCR_DTD                                                            XIP_RDCR_DTD_Msk                                                                          /*!< Delay the transmitted data */

/***************  Bit definition for XIP_DSR (0x014) register  ****************/
#define XIP_DSR_NADDR_Pos                                                       (0U)
#define XIP_DSR_NADDR_Msk                                                       (0x0000000FU << XIP_DSR_NADDR_Pos)                                                        /*!< 0x0000000F */
#define XIP_DSR_NADDR                                                           XIP_DSR_NADDR_Msk                                                                         /*!< Number of address bytes */
#define XIP_DSR_NPG_Pos                                                         (4U)
#define XIP_DSR_NPG_Msk                                                         (0x00000FFFU << XIP_DSR_NPG_Pos)                                                          /*!< 0x0000FFF0 */
#define XIP_DSR_NPG                                                             XIP_DSR_NPG_Msk                                                                           /*!< Number of bytes per device page */
#define XIP_DSR_NBLK_Pos                                                        (16U)
#define XIP_DSR_NBLK_Msk                                                        (0x0000001FU << XIP_DSR_NBLK_Pos)                                                         /*!< 0x001F0000 */
#define XIP_DSR_NBLK                                                            XIP_DSR_NBLK_Msk                                                                          /*!< Number of bytes per block */
#define XIP_DSR_SD0_Pos                                                         (21U)
#define XIP_DSR_SD0_Msk                                                         (0x00000003U << XIP_DSR_SD0_Pos)                                                          /*!< 0x00600000 */
#define XIP_DSR_SD0                                                             XIP_DSR_SD0_Msk                                                                           /*!< Size of Flash Device connected to CS[0] pin */
#define XIP_DSR_SD1_Pos                                                         (23U)
#define XIP_DSR_SD1_Msk                                                         (0x00000003U << XIP_DSR_SD1_Pos)                                                          /*!< 0x01800000 */
#define XIP_DSR_SD1                                                             XIP_DSR_SD1_Msk                                                                           /*!< Size of Flash Device connected to CS[1] pin */
#define XIP_DSR_SD2_Pos                                                         (25U)
#define XIP_DSR_SD2_Msk                                                         (0x00000003U << XIP_DSR_SD2_Pos)                                                          /*!< 0x06000000 */
#define XIP_DSR_SD2                                                             XIP_DSR_SD2_Msk                                                                           /*!< Size of Flash Device connected to CS[2] pin */
#define XIP_DSR_SD3_Pos                                                         (27U)
#define XIP_DSR_SD3_Msk                                                         (0x00000003U << XIP_DSR_SD3_Pos)                                                          /*!< 0x18000000 */
#define XIP_DSR_SD3                                                             XIP_DSR_SD3_Msk                                                                           /*!< Size of Flash Device connected to CS[3] pin */

/***************  Bit definition for XIP_SPCR (0x018) register  ***************/
#define XIP_SPCR_IDRP_Pos                                                       (0U)
#define XIP_SPCR_IDRP_Msk                                                       (0x00000FFFU << XIP_SPCR_IDRP_Pos)                                                        /*!< 0x00000FFF */
#define XIP_SPCR_IDRP                                                           XIP_SPCR_IDRP_Msk                                                                         /*!< Size of the indirect read partition in the SRAM */

/**************  Bit definition for XIP_IAATR (0x01C) register  ***************/
#define XIP_IAATR_ITA_Pos                                                       (0U)
#define XIP_IAATR_ITA_Msk                                                       (0xFFFFFFFFU << XIP_IAATR_ITA_Pos)                                                        /*!< 0xFFFFFFFF */
#define XIP_IAATR_ITA                                                           XIP_IAATR_ITA_Msk                                                                         /*!< Indirect Trigger Address */

/***************  Bit definition for XIP_DPR (0x020) register  ****************/
#define XIP_DPR_NSGL_Pos                                                        (0U)
#define XIP_DPR_NSGL_Msk                                                        (0x0000000FU << XIP_DPR_NSGL_Pos)                                                         /*!< 0x0000000F */
#define XIP_DPR_NSGL                                                            XIP_DPR_NSGL_Msk                                                                          /*!< Number of single type DMA request */
#define XIP_DPR_NBRST_Pos                                                       (8U)
#define XIP_DPR_NBRST_Msk                                                       (0x0000000FU << XIP_DPR_NBRST_Pos)                                                        /*!< 0x00000F00 */
#define XIP_DPR_NBRST                                                           XIP_DPR_NBRST_Msk                                                                         /*!< Number of burst type DMA request */

/***************  Bit definition for XIP_RAR (0x024) register  ****************/
#define XIP_RAR_RMP_Pos                                                         (0U)
#define XIP_RAR_RMP_Msk                                                         (0xFFFFFFFFU << XIP_RAR_RMP_Pos)                                                          /*!< 0xFFFFFFFF */
#define XIP_RAR_RMP                                                             XIP_RAR_RMP_Msk                                                                           /*!< Remapping AHB address */

/***************  Bit definition for XIP_MBR (0x028) register  ****************/
#define XIP_MBR_MBITS_Pos                                                       (0U)
#define XIP_MBR_MBITS_Msk                                                       (0x000000FFU << XIP_MBR_MBITS_Pos)                                                        /*!< 0x000000FF */
#define XIP_MBR_MBITS                                                           XIP_MBR_MBITS_Msk                                                                         /*!< Mode bits */

/***************  Bit definition for XIP_SFLR (0x02C) register  ***************/
#define XIP_SFLR_IWPW_Pos                                                       (0U)
#define XIP_SFLR_IWPW_Msk                                                       (0x0000FFFFU << XIP_SFLR_IWPW_Pos)                                                        /*!< 0x0000FFFF */
#define XIP_SFLR_IWPW                                                           XIP_SFLR_IWPW_Msk                                                                         /*!< Indirect Write Partition words */
#define XIP_SFLR_IRPW_Pos                                                       (16U)
#define XIP_SFLR_IRPW_Msk                                                       (0x0000FFFFU << XIP_SFLR_IRPW_Pos)                                                        /*!< 0xFFFF0000 */
#define XIP_SFLR_IRPW                                                           XIP_SFLR_IRPW_Msk                                                                         /*!< Indirect Read Partition words */

/***************  Bit definition for XIP_TTR (0x030) register  ****************/
#define XIP_TTR_TXTH_Pos                                                        (0U)
#define XIP_TTR_TXTH_Msk                                                        (0x0000001FU << XIP_TTR_TXTH_Pos)                                                         /*!< 0x0000001F */
#define XIP_TTR_TXTH                                                            XIP_TTR_TXTH_Msk                                                                          /*!< TX FIFO not full interrupt level */

/***************  Bit definition for XIP_RTR (0x034) register  ****************/
#define XIP_RTR_RXTH_Pos                                                        (0U)
#define XIP_RTR_RXTH_Msk                                                        (0x0000001FU << XIP_RTR_RXTH_Pos)                                                         /*!< 0x0000001F */
#define XIP_RTR_RXTH                                                            XIP_RTR_RXTH_Msk                                                                          /*!< RX FIFO not empty interrupt level */

/***************  Bit definition for XIP_WCCR (0x038) register  ***************/
#define XIP_WCCR_OPCODE_Pos                                                     (0U)
#define XIP_WCCR_OPCODE_Msk                                                     (0x000000FFU << XIP_WCCR_OPCODE_Pos)                                                      /*!< 0x000000FF */
#define XIP_WCCR_OPCODE                                                         XIP_WCCR_OPCODE_Msk                                                                       /*!< Opcode */
#define XIP_WCCR_PLBI_Pos                                                       (8U)
#define XIP_WCCR_PLBI_Msk                                                       (0x00000007U << XIP_WCCR_PLBI_Pos)                                                        /*!< 0x00000700 */
#define XIP_WCCR_PLBI                                                           XIP_WCCR_PLBI_Msk                                                                         /*!< Polling bit index */
#define XIP_WCCR_PLPOL_Pos                                                      (13U)
#define XIP_WCCR_PLPOL_Msk                                                      (0x00000001U << XIP_WCCR_PLPOL_Pos)                                                       /*!< 0x00002000 */
#define XIP_WCCR_PLPOL                                                          XIP_WCCR_PLPOL_Msk                                                                        /*!< Polling polarity */
#define XIP_WCCR_DISPL_Pos                                                      (14U)
#define XIP_WCCR_DISPL_Msk                                                      (0x00000001U << XIP_WCCR_DISPL_Pos)                                                       /*!< 0x00004000 */
#define XIP_WCCR_DISPL                                                          XIP_WCCR_DISPL_Msk                                                                        /*!< Disable polling */
#define XIP_WCCR_PLCNT_Pos                                                      (16U)
#define XIP_WCCR_PLCNT_Msk                                                      (0x000000FFU << XIP_WCCR_PLCNT_Pos)                                                       /*!< 0x00FF0000 */
#define XIP_WCCR_PLCNT                                                          XIP_WCCR_PLCNT_Msk                                                                        /*!< Poll count */
#define XIP_WCCR_PLREPDLY_Pos                                                   (24U)
#define XIP_WCCR_PLREPDLY_Msk                                                   (0x000000FFU << XIP_WCCR_PLREPDLY_Pos)                                                    /*!< 0xFF000000 */
#define XIP_WCCR_PLREPDLY                                                       XIP_WCCR_PLREPDLY_Msk                                                                     /*!< Polling repetition delay */

/***************  Bit definition for XIP_PER (0x03C) register  ****************/
#define XIP_PER_PLCYC_Pos                                                       (0U)
#define XIP_PER_PLCYC_Msk                                                       (0xFFFFFFFFU << XIP_PER_PLCYC_Pos)                                                        /*!< 0xFFFFFFFF */
#define XIP_PER_PLCYC                                                           XIP_PER_PLCYC_Msk                                                                         /*!< Polls cycels after polling expiration */

/***************  Bit definition for XIP_ISR (0x040) register  ****************/
#define XIP_ISR_UFDET_Pos                                                       (1U)
#define XIP_ISR_UFDET_Msk                                                       (0x00000001U << XIP_ISR_UFDET_Pos)                                                        /*!< 0x00000002 */
#define XIP_ISR_UFDET                                                           XIP_ISR_UFDET_Msk                                                                         /*!< Underflow Detected */
#define XIP_ISR_CMPLST_Pos                                                      (2U)
#define XIP_ISR_CMPLST_Msk                                                      (0x00000001U << XIP_ISR_CMPLST_Pos)                                                       /*!< 0x00000004 */
#define XIP_ISR_CMPLST                                                          XIP_ISR_CMPLST_Msk                                                                        /*!< Complete last triggered indirect operation */
#define XIP_ISR_IONAC_Pos                                                       (3U)
#define XIP_ISR_IONAC_Msk                                                       (0x00000001U << XIP_ISR_IONAC_Pos)                                                        /*!< 0x00000008 */
#define XIP_ISR_IONAC                                                           XIP_ISR_IONAC_Msk                                                                         /*!< Indirect operation not accepted */
#define XIP_ISR_WPRT_Pos                                                        (4U)
#define XIP_ISR_WPRT_Msk                                                        (0x00000001U << XIP_ISR_WPRT_Pos)                                                         /*!< 0x00000010 */
#define XIP_ISR_WPRT                                                            XIP_ISR_WPRT_Msk                                                                          /*!< Write to protected area */
#define XIP_ISR_IAAD_Pos                                                        (5U)
#define XIP_ISR_IAAD_Msk                                                        (0x00000001U << XIP_ISR_IAAD_Pos)                                                         /*!< 0x00000020 */
#define XIP_ISR_IAAD                                                            XIP_ISR_IAAD_Msk                                                                          /*!< Illegal AHB Access Detected */
#define XIP_ISR_ITWLB_Pos                                                       (6U)
#define XIP_ISR_ITWLB_Msk                                                       (0x00000001U << XIP_ISR_ITWLB_Pos)                                                        /*!< 0x00000040 */
#define XIP_ISR_ITWLB                                                           XIP_ISR_ITWLB_Msk                                                                         /*!< Indirect Transfer Watermark Level Breached */
#define XIP_ISR_RXOF_Pos                                                        (7U)
#define XIP_ISR_RXOF_Msk                                                        (0x00000001U << XIP_ISR_RXOF_Pos)                                                         /*!< 0x00000080 */
#define XIP_ISR_RXOF                                                            XIP_ISR_RXOF_Msk                                                                          /*!< Receive Overflow */
#define XIP_ISR_TXNF_Pos                                                        (8U)
#define XIP_ISR_TXNF_Msk                                                        (0x00000001U << XIP_ISR_TXNF_Pos)                                                         /*!< 0x00000100 */
#define XIP_ISR_TXNF                                                            XIP_ISR_TXNF_Msk                                                                          /*!< Small TX FIFO not full */
#define XIP_ISR_TXF_Pos                                                         (9U)
#define XIP_ISR_TXF_Msk                                                         (0x00000001U << XIP_ISR_TXF_Pos)                                                          /*!< 0x00000200 */
#define XIP_ISR_TXF                                                             XIP_ISR_TXF_Msk                                                                           /*!< Small TX FIFO full */
#define XIP_ISR_RXNE_Pos                                                        (10U)
#define XIP_ISR_RXNE_Msk                                                        (0x00000001U << XIP_ISR_RXNE_Pos)                                                         /*!< 0x00000400 */
#define XIP_ISR_RXNE                                                            XIP_ISR_RXNE_Msk                                                                          /*!< Small RX FIFO not empty */
#define XIP_ISR_RXF_Pos                                                         (11U)
#define XIP_ISR_RXF_Msk                                                         (0x00000001U << XIP_ISR_RXF_Pos)                                                          /*!< 0x00000800 */
#define XIP_ISR_RXF                                                             XIP_ISR_RXF_Msk                                                                           /*!< Small RX FIFO full */
#define XIP_ISR_IRPF_Pos                                                        (12U)
#define XIP_ISR_IRPF_Msk                                                        (0x00000001U << XIP_ISR_IRPF_Pos)                                                         /*!< 0x00001000 */
#define XIP_ISR_IRPF                                                            XIP_ISR_IRPF_Msk                                                                          /*!< Indirect Read partition of SRAM is full */
#define XIP_ISR_PLEPR_Pos                                                       (13U)
#define XIP_ISR_PLEPR_Msk                                                       (0x00000001U << XIP_ISR_PLEPR_Pos)                                                        /*!< 0x00002000 */
#define XIP_ISR_PLEPR                                                           XIP_ISR_PLEPR_Msk                                                                         /*!< Maximum polls cycles expires */

/***************  Bit definition for XIP_IMR (0x044) register  ****************/
#define XIP_IMR_UFDET_Pos                                                       (1U)
#define XIP_IMR_UFDET_Msk                                                       (0x00000001U << XIP_IMR_UFDET_Pos)                                                        /*!< 0x00000002 */
#define XIP_IMR_UFDET                                                           XIP_IMR_UFDET_Msk                                                                         /*!< Underflow Detected */
#define XIP_IMR_CMPLST_Pos                                                      (2U)
#define XIP_IMR_CMPLST_Msk                                                      (0x00000001U << XIP_IMR_CMPLST_Pos)                                                       /*!< 0x00000004 */
#define XIP_IMR_CMPLST                                                          XIP_IMR_CMPLST_Msk                                                                        /*!< Complete last triggered indirect operation */
#define XIP_IMR_IONAC_Pos                                                       (3U)
#define XIP_IMR_IONAC_Msk                                                       (0x00000001U << XIP_IMR_IONAC_Pos)                                                        /*!< 0x00000008 */
#define XIP_IMR_IONAC                                                           XIP_IMR_IONAC_Msk                                                                         /*!< Indirect operation not accepted */
#define XIP_IMR_WPRT_Pos                                                        (4U)
#define XIP_IMR_WPRT_Msk                                                        (0x00000001U << XIP_IMR_WPRT_Pos)                                                         /*!< 0x00000010 */
#define XIP_IMR_WPRT                                                            XIP_IMR_WPRT_Msk                                                                          /*!< Write to protected area */
#define XIP_IMR_IAAD_Pos                                                        (5U)
#define XIP_IMR_IAAD_Msk                                                        (0x00000001U << XIP_IMR_IAAD_Pos)                                                         /*!< 0x00000020 */
#define XIP_IMR_IAAD                                                            XIP_IMR_IAAD_Msk                                                                          /*!< Illegal AHB Access Detected */
#define XIP_IMR_ITWLB_Pos                                                       (6U)
#define XIP_IMR_ITWLB_Msk                                                       (0x00000001U << XIP_IMR_ITWLB_Pos)                                                        /*!< 0x00000040 */
#define XIP_IMR_ITWLB                                                           XIP_IMR_ITWLB_Msk                                                                         /*!< Indirect Transfer Watermark Level Breached */
#define XIP_IMR_RXOF_Pos                                                        (7U)
#define XIP_IMR_RXOF_Msk                                                        (0x00000001U << XIP_IMR_RXOF_Pos)                                                         /*!< 0x00000080 */
#define XIP_IMR_RXOF                                                            XIP_IMR_RXOF_Msk                                                                          /*!< Receive Overflow */
#define XIP_IMR_TXNF_Pos                                                        (8U)
#define XIP_IMR_TXNF_Msk                                                        (0x00000001U << XIP_IMR_TXNF_Pos)                                                         /*!< 0x00000100 */
#define XIP_IMR_TXNF                                                            XIP_IMR_TXNF_Msk                                                                          /*!< Small TX FIFO not full */
#define XIP_IMR_TXF_Pos                                                         (9U)
#define XIP_IMR_TXF_Msk                                                         (0x00000001U << XIP_IMR_TXF_Pos)                                                          /*!< 0x00000200 */
#define XIP_IMR_TXF                                                             XIP_IMR_TXF_Msk                                                                           /*!< Small TX FIFO full */
#define XIP_IMR_RXNE_Pos                                                        (10U)
#define XIP_IMR_RXNE_Msk                                                        (0x00000001U << XIP_IMR_RXNE_Pos)                                                         /*!< 0x00000400 */
#define XIP_IMR_RXNE                                                            XIP_IMR_RXNE_Msk                                                                          /*!< Small RX FIFO not empty */
#define XIP_IMR_RXF_Pos                                                         (11U)
#define XIP_IMR_RXF_Msk                                                         (0x00000001U << XIP_IMR_RXF_Pos)                                                          /*!< 0x00000800 */
#define XIP_IMR_RXF                                                             XIP_IMR_RXF_Msk                                                                           /*!< Small RX FIFO full */
#define XIP_IMR_IRPF_Pos                                                        (12U)
#define XIP_IMR_IRPF_Msk                                                        (0x00000001U << XIP_IMR_IRPF_Pos)                                                         /*!< 0x00001000 */
#define XIP_IMR_IRPF                                                            XIP_IMR_IRPF_Msk                                                                          /*!< Indirect Read partition of SRAM is full */
#define XIP_IMR_PLEPR_Pos                                                       (13U)
#define XIP_IMR_PLEPR_Msk                                                       (0x00000001U << XIP_IMR_PLEPR_Pos)                                                        /*!< 0x00002000 */
#define XIP_IMR_PLEPR                                                           XIP_IMR_PLEPR_Msk                                                                         /*!< Maximum polls cycles expires */

/***************  Bit definition for XIP_LWPR (0x050) register  ***************/
#define XIP_LWPR_BLKNO_Pos                                                      (0U)
#define XIP_LWPR_BLKNO_Msk                                                      (0xFFFFFFFFU << XIP_LWPR_BLKNO_Pos)                                                       /*!< 0xFFFFFFFF */
#define XIP_LWPR_BLKNO                                                          XIP_LWPR_BLKNO_Msk                                                                        /*!< Block number to be protected for lower block */

/***************  Bit definition for XIP_UWPR (0x054) register  ***************/
#define XIP_UWPR_BLKNO_Pos                                                      (0U)
#define XIP_UWPR_BLKNO_Msk                                                      (0xFFFFFFFFU << XIP_UWPR_BLKNO_Pos)                                                       /*!< 0xFFFFFFFF */
#define XIP_UWPR_BLKNO                                                          XIP_UWPR_BLKNO_Msk                                                                        /*!< Block number to be protected for upper block */

/***************  Bit definition for XIP_WPR (0x058) register  ****************/
#define XIP_WPR_WPI_Pos                                                         (0U)
#define XIP_WPR_WPI_Msk                                                         (0x00000001U << XIP_WPR_WPI_Pos)                                                          /*!< 0x00000001 */
#define XIP_WPR_WPI                                                             XIP_WPR_WPI_Msk                                                                           /*!< Write Protection Inversion */
#define XIP_WPR_WPE_Pos                                                         (1U)
#define XIP_WPR_WPE_Msk                                                         (0x00000001U << XIP_WPR_WPE_Pos)                                                          /*!< 0x00000002 */
#define XIP_WPR_WPE                                                             XIP_WPR_WPE_Msk                                                                           /*!< Write Protection Enable */

/***************  Bit definition for XIP_IRTR (0x060) register  ***************/
#define XIP_IRTR_SIR_Pos                                                        (0U)
#define XIP_IRTR_SIR_Msk                                                        (0x00000001U << XIP_IRTR_SIR_Pos)                                                         /*!< 0x00000001 */
#define XIP_IRTR_SIR                                                            XIP_IRTR_SIR_Msk                                                                          /*!< Start indirect read (control) */
#define XIP_IRTR_CIR_Pos                                                        (1U)
#define XIP_IRTR_CIR_Msk                                                        (0x00000001U << XIP_IRTR_CIR_Pos)                                                         /*!< 0x00000002 */
#define XIP_IRTR_CIR                                                            XIP_IRTR_CIR_Msk                                                                          /*!< Cancel indirect read (control) */
#define XIP_IRTR_IROIP_Pos                                                      (2U)
#define XIP_IRTR_IROIP_Msk                                                      (0x00000001U << XIP_IRTR_IROIP_Pos)                                                       /*!< 0x00000004 */
#define XIP_IRTR_IROIP                                                          XIP_IRTR_IROIP_Msk                                                                        /*!< Indirect read operation in progress (status) */
#define XIP_IRTR_SFL_Pos                                                        (3U)
#define XIP_IRTR_SFL_Msk                                                        (0x00000001U << XIP_IRTR_SFL_Pos)                                                         /*!< 0x00000008 */
#define XIP_IRTR_SFL                                                            XIP_IRTR_SFL_Msk                                                                          /*!< SRAM full (status) */
#define XIP_IRTR_Q2IRO_Pos                                                      (4U)
#define XIP_IRTR_Q2IRO_Msk                                                      (0x00000001U << XIP_IRTR_Q2IRO_Pos)                                                       /*!< 0x00000010 */
#define XIP_IRTR_Q2IRO                                                          XIP_IRTR_Q2IRO_Msk                                                                        /*!< Two indirect read operations queued (status) */
#define XIP_IRTR_ICS_Pos                                                        (5U)
#define XIP_IRTR_ICS_Msk                                                        (0x00000001U << XIP_IRTR_ICS_Pos)                                                         /*!< 0x00000020 */
#define XIP_IRTR_ICS                                                            XIP_IRTR_ICS_Msk                                                                          /*!< Indirect Completion Status (status) */
#define XIP_IRTR_NCMP_Pos                                                       (6U)
#define XIP_IRTR_NCMP_Msk                                                       (0x00000003U << XIP_IRTR_NCMP_Pos)                                                        /*!< 0x000000C0 */
#define XIP_IRTR_NCMP                                                           XIP_IRTR_NCMP_Msk                                                                         /*!< Number of indirect operations completed */

/**************  Bit definition for XIP_IRTWR (0x064) register  ***************/
#define XIP_IRTWR_WTMK_Pos                                                      (0U)
#define XIP_IRTWR_WTMK_Msk                                                      (0xFFFFFFFFU << XIP_IRTWR_WTMK_Pos)                                                       /*!< 0xFFFFFFFF */
#define XIP_IRTWR_WTMK                                                          XIP_IRTWR_WTMK_Msk                                                                        /*!< Watermark value */

/**************  Bit definition for XIP_IRTSAR (0x068) register  **************/
#define XIP_IRTSAR_SIA_Pos                                                      (0U)
#define XIP_IRTSAR_SIA_Msk                                                      (0xFFFFFFFFU << XIP_IRTSAR_SIA_Pos)                                                       /*!< 0xFFFFFFFF */
#define XIP_IRTSAR_SIA                                                          XIP_IRTSAR_SIA_Msk                                                                        /*!< Start of Indirect Access */

/**************  Bit definition for XIP_IRTNBR (0x06C) register  **************/
#define XIP_IRTNBR_INB_Pos                                                      (0U)
#define XIP_IRTNBR_INB_Msk                                                      (0xFFFFFFFFU << XIP_IRTNBR_INB_Pos)                                                       /*!< 0xFFFFFFFF */
#define XIP_IRTNBR_INB                                                          XIP_IRTNBR_INB_Msk                                                                        /*!< Indirect Number of Bytes */

/***************  Bit definition for XIP_IWTR (0x070) register  ***************/
#define XIP_IWTR_SIW_Pos                                                        (0U)
#define XIP_IWTR_SIW_Msk                                                        (0x00000001U << XIP_IWTR_SIW_Pos)                                                         /*!< 0x00000001 */
#define XIP_IWTR_SIW                                                            XIP_IWTR_SIW_Msk                                                                          /*!< Start indirect write (control) */
#define XIP_IWTR_CIW_Pos                                                        (1U)
#define XIP_IWTR_CIW_Msk                                                        (0x00000001U << XIP_IWTR_CIW_Pos)                                                         /*!< 0x00000002 */
#define XIP_IWTR_CIW                                                            XIP_IWTR_CIW_Msk                                                                          /*!< Cancel indirect write (control) */
#define XIP_IWTR_IWOIP_Pos                                                      (2U)
#define XIP_IWTR_IWOIP_Msk                                                      (0x00000001U << XIP_IWTR_IWOIP_Pos)                                                       /*!< 0x00000004 */
#define XIP_IWTR_IWOIP                                                          XIP_IWTR_IWOIP_Msk                                                                        /*!< Indirect write operation in progress (status) */
#define XIP_IWTR_Q2IWO_Pos                                                      (4U)
#define XIP_IWTR_Q2IWO_Msk                                                      (0x00000001U << XIP_IWTR_Q2IWO_Pos)                                                       /*!< 0x00000010 */
#define XIP_IWTR_Q2IWO                                                          XIP_IWTR_Q2IWO_Msk                                                                        /*!< Two indirect write operations have been queued (status) */
#define XIP_IWTR_ICS_Pos                                                        (5U)
#define XIP_IWTR_ICS_Msk                                                        (0x00000001U << XIP_IWTR_ICS_Pos)                                                         /*!< 0x00000020 */
#define XIP_IWTR_ICS                                                            XIP_IWTR_ICS_Msk                                                                          /*!< Indirect Completion Status (status) */
#define XIP_IWTR_NCMP_Pos                                                       (6U)
#define XIP_IWTR_NCMP_Msk                                                       (0x00000003U << XIP_IWTR_NCMP_Pos)                                                        /*!< 0x000000C0 */
#define XIP_IWTR_NCMP                                                           XIP_IWTR_NCMP_Msk                                                                         /*!< Number of indirect operations completed */

/**************  Bit definition for XIP_IWTWR (0x074) register  ***************/
#define XIP_IWTWR_WTMK_Pos                                                      (0U)
#define XIP_IWTWR_WTMK_Msk                                                      (0xFFFFFFFFU << XIP_IWTWR_WTMK_Pos)                                                       /*!< 0xFFFFFFFF */
#define XIP_IWTWR_WTMK                                                          XIP_IWTWR_WTMK_Msk                                                                        /*!< Watermark value */

/**************  Bit definition for XIP_IWTSAR (0x078) register  **************/
#define XIP_IWTSAR_SIA_Pos                                                      (0U)
#define XIP_IWTSAR_SIA_Msk                                                      (0xFFFFFFFFU << XIP_IWTSAR_SIA_Pos)                                                       /*!< 0xFFFFFFFF */
#define XIP_IWTSAR_SIA                                                          XIP_IWTSAR_SIA_Msk                                                                        /*!< Start of Indirect Access */

/**************  Bit definition for XIP_IWTCR (0x07C) register  ***************/
#define XIP_IWTCR_INB_Pos                                                       (0U)
#define XIP_IWTCR_INB_Msk                                                       (0xFFFFFFFFU << XIP_IWTCR_INB_Pos)                                                        /*!< 0xFFFFFFFF */
#define XIP_IWTCR_INB                                                           XIP_IWTCR_INB_Msk                                                                         /*!< Indirect Number of Bytes */

/**************  Bit definition for XIP_IATARR (0x080) register  **************/
#define XIP_IATARR_IRW_Pos                                                      (0U)
#define XIP_IATARR_IRW_Msk                                                      (0x0000000FU << XIP_IATARR_IRW_Pos)                                                       /*!< 0x0000000F */
#define XIP_IATARR_IRW                                                          XIP_IATARR_IRW_Msk                                                                        /*!< Indirect Range Width */

/***************  Bit definition for XIP_FCR (0x090) register  ****************/
#define XIP_FCR_EXCMD_Pos                                                       (0U)
#define XIP_FCR_EXCMD_Msk                                                       (0x00000001U << XIP_FCR_EXCMD_Pos)                                                        /*!< 0x00000001 */
#define XIP_FCR_EXCMD                                                           XIP_FCR_EXCMD_Msk                                                                         /*!< Execute the command */
#define XIP_FCR_EIP_Pos                                                         (1U)
#define XIP_FCR_EIP_Msk                                                         (0x00000001U << XIP_FCR_EIP_Pos)                                                          /*!< 0x00000002 */
#define XIP_FCR_EIP                                                             XIP_FCR_EIP_Msk                                                                           /*!< Command execution in progress */
#define XIP_FCR_NDB_Pos                                                         (7U)
#define XIP_FCR_NDB_Msk                                                         (0x0000001FU << XIP_FCR_NDB_Pos)                                                          /*!< 0x00000F80 */
#define XIP_FCR_NDB                                                             XIP_FCR_NDB_Msk                                                                           /*!< Number of Dummy Bytes */
#define XIP_FCR_NWDB_Pos                                                        (12U)
#define XIP_FCR_NWDB_Msk                                                        (0x00000007U << XIP_FCR_NWDB_Pos)                                                         /*!< 0x00007000 */
#define XIP_FCR_NWDB                                                            XIP_FCR_NWDB_Msk                                                                          /*!< Number of Write Data Bytes */
#define XIP_FCR_WE_Pos                                                          (15U)
#define XIP_FCR_WE_Msk                                                          (0x00000001U << XIP_FCR_WE_Pos)                                                           /*!< 0x00008000 */
#define XIP_FCR_WE                                                              XIP_FCR_WE_Msk                                                                            /*!< Write Data Enable */
#define XIP_FCR_NAB_Pos                                                         (16U)
#define XIP_FCR_NAB_Msk                                                         (0x00000003U << XIP_FCR_NAB_Pos)                                                          /*!< 0x00030000 */
#define XIP_FCR_NAB                                                             XIP_FCR_NAB_Msk                                                                           /*!< Number of Address Bytes */
#define XIP_FCR_MBEN_Pos                                                        (18U)
#define XIP_FCR_MBEN_Msk                                                        (0x00000001U << XIP_FCR_MBEN_Pos)                                                         /*!< 0x00040000 */
#define XIP_FCR_MBEN                                                            XIP_FCR_MBEN_Msk                                                                          /*!< Mode Bit Enable */
#define XIP_FCR_CAEN_Pos                                                        (19U)
#define XIP_FCR_CAEN_Msk                                                        (0x00000001U << XIP_FCR_CAEN_Pos)                                                         /*!< 0x00080000 */
#define XIP_FCR_CAEN                                                            XIP_FCR_CAEN_Msk                                                                          /*!< Command Address Enable */
#define XIP_FCR_NRDB_Pos                                                        (20U)
#define XIP_FCR_NRDB_Msk                                                        (0x00000007U << XIP_FCR_NRDB_Pos)                                                         /*!< 0x00700000 */
#define XIP_FCR_NRDB                                                            XIP_FCR_NRDB_Msk                                                                          /*!< Number of Read Data Bytes */
#define XIP_FCR_RDEN_Pos                                                        (23U)
#define XIP_FCR_RDEN_Msk                                                        (0x00000001U << XIP_FCR_RDEN_Pos)                                                         /*!< 0x00800000 */
#define XIP_FCR_RDEN                                                            XIP_FCR_RDEN_Msk                                                                          /*!< Read Data Enable */
#define XIP_FCR_CMDOP_Pos                                                       (24U)
#define XIP_FCR_CMDOP_Msk                                                       (0x000000FFU << XIP_FCR_CMDOP_Pos)                                                        /*!< 0xFF000000 */
#define XIP_FCR_CMDOP                                                           XIP_FCR_CMDOP_Msk                                                                         /*!< Command Opcode */

/***************  Bit definition for XIP_FCAR (0x094) register  ***************/
#define XIP_FCAR_ADDR_Pos                                                       (0U)
#define XIP_FCAR_ADDR_Msk                                                       (0xFFFFFFFFU << XIP_FCAR_ADDR_Pos)                                                        /*!< 0xFFFFFFFF */
#define XIP_FCAR_ADDR                                                           XIP_FCAR_ADDR_Msk                                                                         /*!< Command Address */

/**************  Bit definition for XIP_FCRDRL (0x0A0) register  **************/
#define XIP_FCRDRL_DATA_Pos                                                     (0U)
#define XIP_FCRDRL_DATA_Msk                                                     (0xFFFFFFFFU << XIP_FCRDRL_DATA_Pos)                                                      /*!< 0xFFFFFFFF */
#define XIP_FCRDRL_DATA                                                         XIP_FCRDRL_DATA_Msk                                                                       /*!< Command Read Data (Lower byte) */

/**************  Bit definition for XIP_FCRDRU (0x0A4) register  **************/
#define XIP_FCRDRU_DATA_Pos                                                     (0U)
#define XIP_FCRDRU_DATA_Msk                                                     (0xFFFFFFFFU << XIP_FCRDRU_DATA_Pos)                                                      /*!< 0xFFFFFFFF */
#define XIP_FCRDRU_DATA                                                         XIP_FCRDRU_DATA_Msk                                                                       /*!< Command Read Data (Upper byte) */

/**************  Bit definition for XIP_FCWDRL (0x0A8) register  **************/
#define XIP_FCWDRL_DATA_Pos                                                     (0U)
#define XIP_FCWDRL_DATA_Msk                                                     (0xFFFFFFFFU << XIP_FCWDRL_DATA_Pos)                                                      /*!< 0xFFFFFFFF */
#define XIP_FCWDRL_DATA                                                         XIP_FCWDRL_DATA_Msk                                                                       /*!< Command Write Data Lower Byte */

/**************  Bit definition for XIP_FCWDRU (0x0AC) register  **************/
#define XIP_FCWDRU_DATA_Pos                                                     (0U)
#define XIP_FCWDRU_DATA_Msk                                                     (0xFFFFFFFFU << XIP_FCWDRU_DATA_Pos)                                                      /*!< 0xFFFFFFFF */
#define XIP_FCWDRU_DATA                                                         XIP_FCWDRU_DATA_Msk                                                                       /*!< Command Write Data  Upper byte */

/***************  Bit definition for XIP_PFSR (0x0B0) register  ***************/
#define XIP_PFSR_STATUS_Pos                                                     (0U)
#define XIP_PFSR_STATUS_Msk                                                     (0x000000FFU << XIP_PFSR_STATUS_Pos)                                                      /*!< 0x000000FF */
#define XIP_PFSR_STATUS                                                         XIP_PFSR_STATUS_Msk                                                                       /*!< Flash Status */
#define XIP_PFSR_VLD_Pos                                                        (8U)
#define XIP_PFSR_VLD_Msk                                                        (0x00000001U << XIP_PFSR_VLD_Pos)                                                         /*!< 0x00000100 */
#define XIP_PFSR_VLD                                                            XIP_PFSR_VLD_Msk                                                                          /*!< Polling Status Valid */

/************  Bit definition for XIP_UPDATES_EN (0x0B8) register  ************/
#define XIP_UPDATES_EN_OEN_Pos                                                  (0U)
#define XIP_UPDATES_EN_OEN_Msk                                                  (0x00000001U << XIP_UPDATES_EN_OEN_Pos)                                                   /*!< 0x00000001 */
#define XIP_UPDATES_EN_OEN                                                      XIP_UPDATES_EN_OEN_Msk                                                                    /*!< Enable change in OEN */
#define XIP_UPDATES_EN_DEV_SIZE_Pos                                             (1U)
#define XIP_UPDATES_EN_DEV_SIZE_Msk                                             (0x00000001U << XIP_UPDATES_EN_DEV_SIZE_Pos)                                              /*!< 0x00000002 */
#define XIP_UPDATES_EN_DEV_SIZE                                                 XIP_UPDATES_EN_DEV_SIZE_Msk                                                               /*!< Enable change in device size */
#define XIP_UPDATES_EN_CALC_CS_Pos                                              (2U)
#define XIP_UPDATES_EN_CALC_CS_Msk                                              (0x00000001U << XIP_UPDATES_EN_CALC_CS_Pos)                                               /*!< 0x00000004 */
#define XIP_UPDATES_EN_CALC_CS                                                  XIP_UPDATES_EN_CALC_CS_Msk                                                                /*!< Enable change in RTL driving CS */

/**********  Bit definition for XIP_FLASH_OR_PSRAM (0x0BC) register  **********/
#define XIP_FLASH_OR_PSRAM_PSRAM_IND_Pos                                        (0U)
#define XIP_FLASH_OR_PSRAM_PSRAM_IND_Msk                                        (0x0000000FU << XIP_FLASH_OR_PSRAM_PSRAM_IND_Pos)                                         /*!< 0x0000000F */
#define XIP_FLASH_OR_PSRAM_PSRAM_IND                                            XIP_FLASH_OR_PSRAM_PSRAM_IND_Msk                                                          /*!< Slave is Flash(0) or PSRAM(1) */

/**********  Bit definition for XIP_AHB_DEC_ACCESS (0x0C0) register  **********/
#define XIP_AHB_DEC_ACCESS_ACCESS_Pos                                           (0U)
#define XIP_AHB_DEC_ACCESS_ACCESS_Msk                                           (0x00000001U << XIP_AHB_DEC_ACCESS_ACCESS_Pos)                                            /*!< 0x00000001 */
#define XIP_AHB_DEC_ACCESS_ACCESS                                               XIP_AHB_DEC_ACCESS_ACCESS_Msk                                                             /*!< Set the bit before AHB-accesses begin */

/************  Bit definition for XIP_PSRAM_DRIR (0x0C4) register  ************/
#define XIP_PSRAM_DRIR_ROP_Pos                                                  (0U)
#define XIP_PSRAM_DRIR_ROP_Msk                                                  (0x000000FFU << XIP_PSRAM_DRIR_ROP_Pos)                                                   /*!< 0x000000FF */
#define XIP_PSRAM_DRIR_ROP                                                      XIP_PSRAM_DRIR_ROP_Msk                                                                    /*!< Read Opcode to use when not in XIP mode */
#define XIP_PSRAM_DRIR_ITYPE_Pos                                                (8U)
#define XIP_PSRAM_DRIR_ITYPE_Msk                                                (0x00000003U << XIP_PSRAM_DRIR_ITYPE_Pos)                                                 /*!< 0x00000300 */
#define XIP_PSRAM_DRIR_ITYPE                                                    XIP_PSRAM_DRIR_ITYPE_Msk                                                                  /*!< Instruction Type */
#define XIP_PSRAM_DRIR_DDRBEN_Pos                                               (10U)
#define XIP_PSRAM_DRIR_DDRBEN_Msk                                               (0x00000001U << XIP_PSRAM_DRIR_DDRBEN_Pos)                                                /*!< 0x00000400 */
#define XIP_PSRAM_DRIR_DDRBEN                                                   XIP_PSRAM_DRIR_DDRBEN_Msk                                                                 /*!< DDR Bit Enable */
#define XIP_PSRAM_DRIR_ATT_Pos                                                  (12U)
#define XIP_PSRAM_DRIR_ATT_Msk                                                  (0x00000003U << XIP_PSRAM_DRIR_ATT_Pos)                                                   /*!< 0x00003000 */
#define XIP_PSRAM_DRIR_ATT                                                      XIP_PSRAM_DRIR_ATT_Msk                                                                    /*!< Address Transfer Type for Standard SPI modes */
#define XIP_PSRAM_DRIR_DTT_Pos                                                  (16U)
#define XIP_PSRAM_DRIR_DTT_Msk                                                  (0x00000003U << XIP_PSRAM_DRIR_DTT_Pos)                                                   /*!< 0x00030000 */
#define XIP_PSRAM_DRIR_DTT                                                      XIP_PSRAM_DRIR_DTT_Msk                                                                    /*!< Data Transfer Type for Standard SPI modes */
#define XIP_PSRAM_DRIR_MBEN_Pos                                                 (20U)
#define XIP_PSRAM_DRIR_MBEN_Msk                                                 (0x00000001U << XIP_PSRAM_DRIR_MBEN_Pos)                                                  /*!< 0x00100000 */
#define XIP_PSRAM_DRIR_MBEN                                                     XIP_PSRAM_DRIR_MBEN_Msk                                                                   /*!< Mode Bit EN */
#define XIP_PSRAM_DRIR_DCC_Pos                                                  (24U)
#define XIP_PSRAM_DRIR_DCC_Msk                                                  (0x0000001FU << XIP_PSRAM_DRIR_DCC_Pos)                                                   /*!< 0x1F000000 */
#define XIP_PSRAM_DRIR_DCC                                                      XIP_PSRAM_DRIR_DCC_Msk                                                                    /*!< Number of Dummy Clock Cycles */

/************  Bit definition for XIP_PSRAM_DWIR (0x0C8) register  ************/
#define XIP_PSRAM_DWIR_WOP_Pos                                                  (0U)
#define XIP_PSRAM_DWIR_WOP_Msk                                                  (0x000000FFU << XIP_PSRAM_DWIR_WOP_Pos)                                                   /*!< 0x000000FF */
#define XIP_PSRAM_DWIR_WOP                                                      XIP_PSRAM_DWIR_WOP_Msk                                                                    /*!< Write Opcode */
#define XIP_PSRAM_DWIR_WDIS_Pos                                                 (8U)
#define XIP_PSRAM_DWIR_WDIS_Msk                                                 (0x00000001U << XIP_PSRAM_DWIR_WDIS_Pos)                                                  /*!< 0x00000100 */
#define XIP_PSRAM_DWIR_WDIS                                                     XIP_PSRAM_DWIR_WDIS_Msk                                                                   /*!< WEL Disable */
#define XIP_PSRAM_DWIR_ATT_Pos                                                  (12U)
#define XIP_PSRAM_DWIR_ATT_Msk                                                  (0x00000003U << XIP_PSRAM_DWIR_ATT_Pos)                                                   /*!< 0x00003000 */
#define XIP_PSRAM_DWIR_ATT                                                      XIP_PSRAM_DWIR_ATT_Msk                                                                    /*!< Address Transfer Type for Standard SPI modes */
#define XIP_PSRAM_DWIR_DTT_Pos                                                  (16U)
#define XIP_PSRAM_DWIR_DTT_Msk                                                  (0x00000003U << XIP_PSRAM_DWIR_DTT_Pos)                                                   /*!< 0x00030000 */
#define XIP_PSRAM_DWIR_DTT                                                      XIP_PSRAM_DWIR_DTT_Msk                                                                    /*!< Data Transfer Type for Standard SPI modes */
#define XIP_PSRAM_DWIR_DCC_Pos                                                  (24U)
#define XIP_PSRAM_DWIR_DCC_Msk                                                  (0x0000001FU << XIP_PSRAM_DWIR_DCC_Pos)                                                   /*!< 0x1F000000 */
#define XIP_PSRAM_DWIR_DCC                                                      XIP_PSRAM_DWIR_DCC_Msk                                                                    /*!< Number of Dummy Clock Cycles */

/***************  Bit definition for XIP_MID (0x0FC) register  ****************/
#define XIP_MID_REV_Pos                                                         (0U)
#define XIP_MID_REV_Msk                                                         (0x00FFFFFFU << XIP_MID_REV_Pos)                                                          /*!< 0x00FFFFFF */
#define XIP_MID_REV                                                             XIP_MID_REV_Msk                                                                           /*!< Revision number */
#define XIP_MID_ID_Pos                                                          (24U)
#define XIP_MID_ID_Msk                                                          (0x000000FFU << XIP_MID_ID_Pos)                                                           /*!< 0xFF000000 */
#define XIP_MID_ID                                                              XIP_MID_ID_Msk                                                                            /*!< Module/Revision ID */



/******************************************************************************/
/*                                                                            */
/*            Serial Peripheral Interface (SPI) Master controller             */
/*                                                                            */
/******************************************************************************/

/************  Bit definition for SPI_MST_CTRLR0 (0x000) register  ************/
#define SPI_MST_CTRLR0_DFS_Pos                                                  (0U)
#define SPI_MST_CTRLR0_DFS_Msk                                                  (0x0000000FU << SPI_MST_CTRLR0_DFS_Pos)                                                   /*!< 0x0000000F */
#define SPI_MST_CTRLR0_DFS                                                      SPI_MST_CTRLR0_DFS_Msk                                                                    /*!< Data Frame Size for 16-bit transfer size mode */
#define SPI_MST_CTRLR0_FRF_Pos                                                  (4U)
#define SPI_MST_CTRLR0_FRF_Msk                                                  (0x00000003U << SPI_MST_CTRLR0_FRF_Pos)                                                   /*!< 0x00000030 */
#define SPI_MST_CTRLR0_FRF                                                      SPI_MST_CTRLR0_FRF_Msk                                                                    /*!< Frame Format */
#define SPI_MST_CTRLR0_SCPH_Pos                                                 (6U)
#define SPI_MST_CTRLR0_SCPH_Msk                                                 (0x00000001U << SPI_MST_CTRLR0_SCPH_Pos)                                                  /*!< 0x00000040 */
#define SPI_MST_CTRLR0_SCPH                                                     SPI_MST_CTRLR0_SCPH_Msk                                                                   /*!< Serial Clock Phase */
#define SPI_MST_CTRLR0_SCPOL_Pos                                                (7U)
#define SPI_MST_CTRLR0_SCPOL_Msk                                                (0x00000001U << SPI_MST_CTRLR0_SCPOL_Pos)                                                 /*!< 0x00000080 */
#define SPI_MST_CTRLR0_SCPOL                                                    SPI_MST_CTRLR0_SCPOL_Msk                                                                  /*!< Serial Clock Polarity */
#define SPI_MST_CTRLR0_TMOD_Pos                                                 (8U)
#define SPI_MST_CTRLR0_TMOD_Msk                                                 (0x00000003U << SPI_MST_CTRLR0_TMOD_Pos)                                                  /*!< 0x00000300 */
#define SPI_MST_CTRLR0_TMOD                                                     SPI_MST_CTRLR0_TMOD_Msk                                                                   /*!< Transfer Mode */
#define SPI_MST_CTRLR0_SRL_Pos                                                  (11U)
#define SPI_MST_CTRLR0_SRL_Msk                                                  (0x00000001U << SPI_MST_CTRLR0_SRL_Pos)                                                   /*!< 0x00000800 */
#define SPI_MST_CTRLR0_SRL                                                      SPI_MST_CTRLR0_SRL_Msk                                                                    /*!< Shift Register Loop */
#define SPI_MST_CTRLR0_CFS_Pos                                                  (12U)
#define SPI_MST_CTRLR0_CFS_Msk                                                  (0x0000000FU << SPI_MST_CTRLR0_CFS_Pos)                                                   /*!< 0x0000F000 */
#define SPI_MST_CTRLR0_CFS                                                      SPI_MST_CTRLR0_CFS_Msk                                                                    /*!< Control Frame Size */
#define SPI_MST_CTRLR0_DFS_32_Pos                                               (16U)
#define SPI_MST_CTRLR0_DFS_32_Msk                                               (0x0000001FU << SPI_MST_CTRLR0_DFS_32_Pos)                                                /*!< 0x001F0000 */
#define SPI_MST_CTRLR0_DFS_32                                                   SPI_MST_CTRLR0_DFS_32_Msk                                                                 /*!< Data Frame Size in 32-bit transfer size mode */
#define SPI_MST_CTRLR0_SPI_FRF_Pos                                              (21U)
#define SPI_MST_CTRLR0_SPI_FRF_Msk                                              (0x00000003U << SPI_MST_CTRLR0_SPI_FRF_Pos)                                               /*!< 0x00600000 */
#define SPI_MST_CTRLR0_SPI_FRF                                                  SPI_MST_CTRLR0_SPI_FRF_Msk                                                                /*!< SPI Frame format */
#define SPI_MST_CTRLR0_SSTE_Pos                                                 (24U)
#define SPI_MST_CTRLR0_SSTE_Msk                                                 (0x00000001U << SPI_MST_CTRLR0_SSTE_Pos)                                                  /*!< 0x01000000 */
#define SPI_MST_CTRLR0_SSTE                                                     SPI_MST_CTRLR0_SSTE_Msk                                                                   /*!< Slave Select Toggle Enable. */

/************  Bit definition for SPI_MST_CTRLR1 (0x004) register  ************/
#define SPI_MST_CTRLR1_NDF_Pos                                                  (0U)
#define SPI_MST_CTRLR1_NDF_Msk                                                  (0x0000FFFFU << SPI_MST_CTRLR1_NDF_Pos)                                                   /*!< 0x0000FFFF */
#define SPI_MST_CTRLR1_NDF                                                      SPI_MST_CTRLR1_NDF_Msk                                                                    /*!< Number of Data Frames */

/************  Bit definition for SPI_MST_SSIENR (0x008) register  ************/
#define SPI_MST_SSIENR_SSI_EN_Pos                                               (0U)
#define SPI_MST_SSIENR_SSI_EN_Msk                                               (0x00000001U << SPI_MST_SSIENR_SSI_EN_Pos)                                                /*!< 0x00000001 */
#define SPI_MST_SSIENR_SSI_EN                                                   SPI_MST_SSIENR_SSI_EN_Msk                                                                 /*!< SSI Enable */

/*************  Bit definition for SPI_MST_MWCR (0x00C) register  *************/
#define SPI_MST_MWCR_MWMOD_Pos                                                  (0U)
#define SPI_MST_MWCR_MWMOD_Msk                                                  (0x00000001U << SPI_MST_MWCR_MWMOD_Pos)                                                   /*!< 0x00000001 */
#define SPI_MST_MWCR_MWMOD                                                      SPI_MST_MWCR_MWMOD_Msk                                                                    /*!< Microwire Transfer Mode */
#define SPI_MST_MWCR_MDD_Pos                                                    (1U)
#define SPI_MST_MWCR_MDD_Msk                                                    (0x00000001U << SPI_MST_MWCR_MDD_Pos)                                                     /*!< 0x00000002 */
#define SPI_MST_MWCR_MDD                                                        SPI_MST_MWCR_MDD_Msk                                                                      /*!< Microwire Control */
#define SPI_MST_MWCR_MHS_Pos                                                    (2U)
#define SPI_MST_MWCR_MHS_Msk                                                    (0x00000001U << SPI_MST_MWCR_MHS_Pos)                                                     /*!< 0x00000004 */
#define SPI_MST_MWCR_MHS                                                        SPI_MST_MWCR_MHS_Msk                                                                      /*!< Microwire Handshaking */

/*************  Bit definition for SPI_MST_SER (0x010) register  **************/
#define SPI_MST_SER_SER_Pos                                                     (0U)
#define SPI_MST_SER_SER_Msk                                                     (0x0000000FU << SPI_MST_SER_SER_Pos)                                                      /*!< 0x0000000F */
#define SPI_MST_SER_SER                                                         SPI_MST_SER_SER_Msk                                                                       /*!< Slave Select Enable Flag (Master only) */

/************  Bit definition for SPI_MST_BAUDR (0x014) register  *************/
#define SPI_MST_BAUDR_SCKDV_Pos                                                 (0U)
#define SPI_MST_BAUDR_SCKDV_Msk                                                 (0x0000FFFFU << SPI_MST_BAUDR_SCKDV_Pos)                                                  /*!< 0x0000FFFF */
#define SPI_MST_BAUDR_SCKDV                                                     SPI_MST_BAUDR_SCKDV_Msk                                                                   /*!< SSI Clock Divider (Master only) */

/************  Bit definition for SPI_MST_TXFTLR (0x018) register  ************/
#define SPI_MST_TXFTLR_TFT_Pos                                                  (0U)
#define SPI_MST_TXFTLR_TFT_Msk                                                  (0x0000001FU << SPI_MST_TXFTLR_TFT_Pos)                                                   /*!< 0x0000001F */
#define SPI_MST_TXFTLR_TFT                                                      SPI_MST_TXFTLR_TFT_Msk                                                                    /*!< Transmit FIFO Threshold */

/************  Bit definition for SPI_MST_RXFTLR (0x01C) register  ************/
#define SPI_MST_RXFTLR_RFT_Pos                                                  (0U)
#define SPI_MST_RXFTLR_RFT_Msk                                                  (0x0000001FU << SPI_MST_RXFTLR_RFT_Pos)                                                   /*!< 0x0000001F */
#define SPI_MST_RXFTLR_RFT                                                      SPI_MST_RXFTLR_RFT_Msk                                                                    /*!< Receive FIFO Threshold */

/************  Bit definition for SPI_MST_TXFLR (0x020) register  *************/
#define SPI_MST_TXFLR_TXTFL_Pos                                                 (0U)
#define SPI_MST_TXFLR_TXTFL_Msk                                                 (0x0000003FU << SPI_MST_TXFLR_TXTFL_Pos)                                                  /*!< 0x0000003F */
#define SPI_MST_TXFLR_TXTFL                                                     SPI_MST_TXFLR_TXTFL_Msk                                                                   /*!< Transmit FIFO Level */

/************  Bit definition for SPI_MST_RXFLR (0x024) register  *************/
#define SPI_MST_RXFLR_RXTFL_Pos                                                 (0U)
#define SPI_MST_RXFLR_RXTFL_Msk                                                 (0x0000003FU << SPI_MST_RXFLR_RXTFL_Pos)                                                  /*!< 0x0000003F */
#define SPI_MST_RXFLR_RXTFL                                                     SPI_MST_RXFLR_RXTFL_Msk                                                                   /*!< Receive FIFO Level */

/**************  Bit definition for SPI_MST_SR (0x028) register  **************/
#define SPI_MST_SR_BUSY_Pos                                                     (0U)
#define SPI_MST_SR_BUSY_Msk                                                     (0x00000001U << SPI_MST_SR_BUSY_Pos)                                                      /*!< 0x00000001 */
#define SPI_MST_SR_BUSY                                                         SPI_MST_SR_BUSY_Msk                                                                       /*!< SSI Busy Flag */
#define SPI_MST_SR_TFNF_Pos                                                     (1U)
#define SPI_MST_SR_TFNF_Msk                                                     (0x00000001U << SPI_MST_SR_TFNF_Pos)                                                      /*!< 0x00000002 */
#define SPI_MST_SR_TFNF                                                         SPI_MST_SR_TFNF_Msk                                                                       /*!< Transmit FIFO Not Full */
#define SPI_MST_SR_TFE_Pos                                                      (2U)
#define SPI_MST_SR_TFE_Msk                                                      (0x00000001U << SPI_MST_SR_TFE_Pos)                                                       /*!< 0x00000004 */
#define SPI_MST_SR_TFE                                                          SPI_MST_SR_TFE_Msk                                                                        /*!< Transmit FIFO Empty */
#define SPI_MST_SR_RFNE_Pos                                                     (3U)
#define SPI_MST_SR_RFNE_Msk                                                     (0x00000001U << SPI_MST_SR_RFNE_Pos)                                                      /*!< 0x00000008 */
#define SPI_MST_SR_RFNE                                                         SPI_MST_SR_RFNE_Msk                                                                       /*!< Receive FIFO Not Empty */
#define SPI_MST_SR_RFF_Pos                                                      (4U)
#define SPI_MST_SR_RFF_Msk                                                      (0x00000001U << SPI_MST_SR_RFF_Pos)                                                       /*!< 0x00000010 */
#define SPI_MST_SR_RFF                                                          SPI_MST_SR_RFF_Msk                                                                        /*!< Receive FIFO Full */
#define SPI_MST_SR_DCOL_Pos                                                     (6U)
#define SPI_MST_SR_DCOL_Msk                                                     (0x00000001U << SPI_MST_SR_DCOL_Pos)                                                      /*!< 0x00000040 */
#define SPI_MST_SR_DCOL                                                         SPI_MST_SR_DCOL_Msk                                                                       /*!< Data Collision Error */

/*************  Bit definition for SPI_MST_IMR (0x02C) register  **************/
#define SPI_MST_IMR_TXEIM_Pos                                                   (0U)
#define SPI_MST_IMR_TXEIM_Msk                                                   (0x00000001U << SPI_MST_IMR_TXEIM_Pos)                                                    /*!< 0x00000001 */
#define SPI_MST_IMR_TXEIM                                                       SPI_MST_IMR_TXEIM_Msk                                                                     /*!< TX FIFO Empty Interrupt Mask */
#define SPI_MST_IMR_TXOIM_Pos                                                   (1U)
#define SPI_MST_IMR_TXOIM_Msk                                                   (0x00000001U << SPI_MST_IMR_TXOIM_Pos)                                                    /*!< 0x00000002 */
#define SPI_MST_IMR_TXOIM                                                       SPI_MST_IMR_TXOIM_Msk                                                                     /*!< TX FIFO Overflow Interrupt Mask */
#define SPI_MST_IMR_RXUIM_Pos                                                   (2U)
#define SPI_MST_IMR_RXUIM_Msk                                                   (0x00000001U << SPI_MST_IMR_RXUIM_Pos)                                                    /*!< 0x00000004 */
#define SPI_MST_IMR_RXUIM                                                       SPI_MST_IMR_RXUIM_Msk                                                                     /*!< RX FIFO Underflow Interrupt Mask */
#define SPI_MST_IMR_RXOIM_Pos                                                   (3U)
#define SPI_MST_IMR_RXOIM_Msk                                                   (0x00000001U << SPI_MST_IMR_RXOIM_Pos)                                                    /*!< 0x00000008 */
#define SPI_MST_IMR_RXOIM                                                       SPI_MST_IMR_RXOIM_Msk                                                                     /*!< RX FIFO Overflow Interrupt Mask */
#define SPI_MST_IMR_RXFIM_Pos                                                   (4U)
#define SPI_MST_IMR_RXFIM_Msk                                                   (0x00000001U << SPI_MST_IMR_RXFIM_Pos)                                                    /*!< 0x00000010 */
#define SPI_MST_IMR_RXFIM                                                       SPI_MST_IMR_RXFIM_Msk                                                                     /*!< RX FIFO Full Interrupt Mask */
#define SPI_MST_IMR_MSTIM_Pos                                                   (5U)
#define SPI_MST_IMR_MSTIM_Msk                                                   (0x00000001U << SPI_MST_IMR_MSTIM_Pos)                                                    /*!< 0x00000020 */
#define SPI_MST_IMR_MSTIM                                                       SPI_MST_IMR_MSTIM_Msk                                                                     /*!< Multi-Master Contention Interrupt Mask */

/*************  Bit definition for SPI_MST_ISR (0x030) register  **************/
#define SPI_MST_ISR_TXEIS_Pos                                                   (0U)
#define SPI_MST_ISR_TXEIS_Msk                                                   (0x00000001U << SPI_MST_ISR_TXEIS_Pos)                                                    /*!< 0x00000001 */
#define SPI_MST_ISR_TXEIS                                                       SPI_MST_ISR_TXEIS_Msk                                                                     /*!< TX FIFO Empty Interrupt Status */
#define SPI_MST_ISR_TXOIS_Pos                                                   (1U)
#define SPI_MST_ISR_TXOIS_Msk                                                   (0x00000001U << SPI_MST_ISR_TXOIS_Pos)                                                    /*!< 0x00000002 */
#define SPI_MST_ISR_TXOIS                                                       SPI_MST_ISR_TXOIS_Msk                                                                     /*!< TX FIFO Overflow Interrupt Status */
#define SPI_MST_ISR_RXUIS_Pos                                                   (2U)
#define SPI_MST_ISR_RXUIS_Msk                                                   (0x00000001U << SPI_MST_ISR_RXUIS_Pos)                                                    /*!< 0x00000004 */
#define SPI_MST_ISR_RXUIS                                                       SPI_MST_ISR_RXUIS_Msk                                                                     /*!< RX FIFO Underflow Interrupt Status */
#define SPI_MST_ISR_RXOIS_Pos                                                   (3U)
#define SPI_MST_ISR_RXOIS_Msk                                                   (0x00000001U << SPI_MST_ISR_RXOIS_Pos)                                                    /*!< 0x00000008 */
#define SPI_MST_ISR_RXOIS                                                       SPI_MST_ISR_RXOIS_Msk                                                                     /*!< RX FIFO Overflow Interrupt Status */
#define SPI_MST_ISR_RXFIS_Pos                                                   (4U)
#define SPI_MST_ISR_RXFIS_Msk                                                   (0x00000001U << SPI_MST_ISR_RXFIS_Pos)                                                    /*!< 0x00000010 */
#define SPI_MST_ISR_RXFIS                                                       SPI_MST_ISR_RXFIS_Msk                                                                     /*!< RX FIFO Full Interrupt Status */
#define SPI_MST_ISR_MSTIS_Pos                                                   (5U)
#define SPI_MST_ISR_MSTIS_Msk                                                   (0x00000001U << SPI_MST_ISR_MSTIS_Pos)                                                    /*!< 0x00000020 */
#define SPI_MST_ISR_MSTIS                                                       SPI_MST_ISR_MSTIS_Msk                                                                     /*!< Multi-Master Contention Interrupt Status */

/*************  Bit definition for SPI_MST_RISR (0x034) register  *************/
#define SPI_MST_RISR_TXEIR_Pos                                                  (0U)
#define SPI_MST_RISR_TXEIR_Msk                                                  (0x00000001U << SPI_MST_RISR_TXEIR_Pos)                                                   /*!< 0x00000001 */
#define SPI_MST_RISR_TXEIR                                                      SPI_MST_RISR_TXEIR_Msk                                                                    /*!< TX FIFO Empty Raw Interrupt Status */
#define SPI_MST_RISR_TXOIR_Pos                                                  (1U)
#define SPI_MST_RISR_TXOIR_Msk                                                  (0x00000001U << SPI_MST_RISR_TXOIR_Pos)                                                   /*!< 0x00000002 */
#define SPI_MST_RISR_TXOIR                                                      SPI_MST_RISR_TXOIR_Msk                                                                    /*!< TX FIFO Overflow Raw Interrupt Status */
#define SPI_MST_RISR_RXUIR_Pos                                                  (2U)
#define SPI_MST_RISR_RXUIR_Msk                                                  (0x00000001U << SPI_MST_RISR_RXUIR_Pos)                                                   /*!< 0x00000004 */
#define SPI_MST_RISR_RXUIR                                                      SPI_MST_RISR_RXUIR_Msk                                                                    /*!< RX FIFO Underflow Raw Interrupt Status */
#define SPI_MST_RISR_RXOIR_Pos                                                  (3U)
#define SPI_MST_RISR_RXOIR_Msk                                                  (0x00000001U << SPI_MST_RISR_RXOIR_Pos)                                                   /*!< 0x00000008 */
#define SPI_MST_RISR_RXOIR                                                      SPI_MST_RISR_RXOIR_Msk                                                                    /*!< RX FIFO Overflow Raw Interrupt Status */
#define SPI_MST_RISR_RXFIR_Pos                                                  (4U)
#define SPI_MST_RISR_RXFIR_Msk                                                  (0x00000001U << SPI_MST_RISR_RXFIR_Pos)                                                   /*!< 0x00000010 */
#define SPI_MST_RISR_RXFIR                                                      SPI_MST_RISR_RXFIR_Msk                                                                    /*!< RX FIFO Full Raw Interrupt Status */
#define SPI_MST_RISR_MSTIR_Pos                                                  (5U)
#define SPI_MST_RISR_MSTIR_Msk                                                  (0x00000001U << SPI_MST_RISR_MSTIR_Pos)                                                   /*!< 0x00000020 */
#define SPI_MST_RISR_MSTIR                                                      SPI_MST_RISR_MSTIR_Msk                                                                    /*!< Multi-Master Contention Raw Interrupt Status (Master only) */

/************  Bit definition for SPI_MST_TXOICR (0x038) register  ************/
#define SPI_MST_TXOICR_TXOICR_Pos                                               (0U)
#define SPI_MST_TXOICR_TXOICR_Msk                                               (0x00000001U << SPI_MST_TXOICR_TXOICR_Pos)                                                /*!< 0x00000001 */
#define SPI_MST_TXOICR_TXOICR                                                   SPI_MST_TXOICR_TXOICR_Msk                                                                 /*!< Clear TX FIFO Overflow Interrupt */

/************  Bit definition for SPI_MST_RXOICR (0x03C) register  ************/
#define SPI_MST_RXOICR_RXOICR_Pos                                               (0U)
#define SPI_MST_RXOICR_RXOICR_Msk                                               (0x00000001U << SPI_MST_RXOICR_RXOICR_Pos)                                                /*!< 0x00000001 */
#define SPI_MST_RXOICR_RXOICR                                                   SPI_MST_RXOICR_RXOICR_Msk                                                                 /*!< Clear RX FIFO Overflow Interrupt */

/************  Bit definition for SPI_MST_RXUICR (0x040) register  ************/
#define SPI_MST_RXUICR_RXUICR_Pos                                               (0U)
#define SPI_MST_RXUICR_RXUICR_Msk                                               (0x00000001U << SPI_MST_RXUICR_RXUICR_Pos)                                                /*!< 0x00000001 */
#define SPI_MST_RXUICR_RXUICR                                                   SPI_MST_RXUICR_RXUICR_Msk                                                                 /*!< Clear RX FIFO Underflow Interrupt */

/************  Bit definition for SPI_MST_MSTICR (0x044) register  ************/
#define SPI_MST_MSTICR_MSTICR_Pos                                               (0U)
#define SPI_MST_MSTICR_MSTICR_Msk                                               (0x00000001U << SPI_MST_MSTICR_MSTICR_Pos)                                                /*!< 0x00000001 */
#define SPI_MST_MSTICR_MSTICR                                                   SPI_MST_MSTICR_MSTICR_Msk                                                                 /*!< Clear Multi-Master Contention Interrupt */

/*************  Bit definition for SPI_MST_ICR (0x048) register  **************/
#define SPI_MST_ICR_ICR_Pos                                                     (0U)
#define SPI_MST_ICR_ICR_Msk                                                     (0x00000001U << SPI_MST_ICR_ICR_Pos)                                                      /*!< 0x00000001 */
#define SPI_MST_ICR_ICR                                                         SPI_MST_ICR_ICR_Msk                                                                       /*!< Clear Interrupts */

/************  Bit definition for SPI_MST_DMACR (0x04C) register  *************/
#define SPI_MST_DMACR_RDMAE_Pos                                                 (0U)
#define SPI_MST_DMACR_RDMAE_Msk                                                 (0x00000001U << SPI_MST_DMACR_RDMAE_Pos)                                                  /*!< 0x00000001 */
#define SPI_MST_DMACR_RDMAE                                                     SPI_MST_DMACR_RDMAE_Msk                                                                   /*!< Receive DMA Enable */
#define SPI_MST_DMACR_TDMAE_Pos                                                 (1U)
#define SPI_MST_DMACR_TDMAE_Msk                                                 (0x00000001U << SPI_MST_DMACR_TDMAE_Pos)                                                  /*!< 0x00000002 */
#define SPI_MST_DMACR_TDMAE                                                     SPI_MST_DMACR_TDMAE_Msk                                                                   /*!< Transmit DMA Enable */

/***********  Bit definition for SPI_MST_DMATDLR (0x050) register  ************/
#define SPI_MST_DMATDLR_DMATDL_Pos                                              (0U)
#define SPI_MST_DMATDLR_DMATDL_Msk                                              (0x0000001FU << SPI_MST_DMATDLR_DMATDL_Pos)                                               /*!< 0x0000001F */
#define SPI_MST_DMATDLR_DMATDL                                                  SPI_MST_DMATDLR_DMATDL_Msk                                                                /*!< DMA Transmit Data Level */

/***********  Bit definition for SPI_MST_DMARDLR (0x054) register  ************/
#define SPI_MST_DMARDLR_DMARDL_Pos                                              (0U)
#define SPI_MST_DMARDLR_DMARDL_Msk                                              (0x0000001FU << SPI_MST_DMARDLR_DMARDL_Pos)                                               /*!< 0x0000001F */
#define SPI_MST_DMARDLR_DMARDL                                                  SPI_MST_DMARDLR_DMARDL_Msk                                                                /*!< Receive Data Level */

/*************  Bit definition for SPI_MST_IDR (0x058) register  **************/
#define SPI_MST_IDR_IDCODE_Pos                                                  (0U)
#define SPI_MST_IDR_IDCODE_Msk                                                  (0xFFFFFFFFU << SPI_MST_IDR_IDCODE_Pos)                                                   /*!< 0xFFFFFFFF */
#define SPI_MST_IDR_IDCODE                                                      SPI_MST_IDR_IDCODE_Msk                                                                    /*!< Identification Code */

/***********  Bit definition for SPI_MST_SSI_VER (0x05C) register  ************/
#define SPI_MST_SSI_VER_SSI_COMP_VER_Pos                                        (0U)
#define SPI_MST_SSI_VER_SSI_COMP_VER_Msk                                        (0xFFFFFFFFU << SPI_MST_SSI_VER_SSI_COMP_VER_Pos)                                         /*!< 0xFFFFFFFF */
#define SPI_MST_SSI_VER_SSI_COMP_VER                                            SPI_MST_SSI_VER_SSI_COMP_VER_Msk                                                          /*!< Component version */

/**************  Bit definition for SPI_MST_DR (0x060) register  **************/
#define SPI_MST_DR_DR_Pos                                                       (0U)
#define SPI_MST_DR_DR_Msk                                                       (0xFFFFFFFFU << SPI_MST_DR_DR_Pos)                                                        /*!< 0xFFFFFFFF */
#define SPI_MST_DR_DR                                                           SPI_MST_DR_DR_Msk                                                                         /*!< Data Register */

/********  Bit definition for SPI_MST_RX_SAMPLE_DLY (0x0F0) register  *********/
#define SPI_MST_RX_SAMPLE_DLY_RSD_Pos                                           (0U)
#define SPI_MST_RX_SAMPLE_DLY_RSD_Msk                                           (0x000000FFU << SPI_MST_RX_SAMPLE_DLY_RSD_Pos)                                            /*!< 0x000000FF */
#define SPI_MST_RX_SAMPLE_DLY_RSD                                               SPI_MST_RX_SAMPLE_DLY_RSD_Msk                                                             /*!< Rxd Sample Delay */

/**********  Bit definition for SPI_MST_SPI_CTRLR0 (0x0F4) register  **********/
#define SPI_MST_SPI_CTRLR0_TRANS_TYPE_Pos                                       (0U)
#define SPI_MST_SPI_CTRLR0_TRANS_TYPE_Msk                                       (0x00000003U << SPI_MST_SPI_CTRLR0_TRANS_TYPE_Pos)                                        /*!< 0x00000003 */
#define SPI_MST_SPI_CTRLR0_TRANS_TYPE                                           SPI_MST_SPI_CTRLR0_TRANS_TYPE_Msk                                                         /*!< Address and instruction transfer format */
#define SPI_MST_SPI_CTRLR0_ADDR_L_Pos                                           (2U)
#define SPI_MST_SPI_CTRLR0_ADDR_L_Msk                                           (0x0000000FU << SPI_MST_SPI_CTRLR0_ADDR_L_Pos)                                            /*!< 0x0000003C */
#define SPI_MST_SPI_CTRLR0_ADDR_L                                               SPI_MST_SPI_CTRLR0_ADDR_L_Msk                                                             /*!< Address Length */
#define SPI_MST_SPI_CTRLR0_INST_L_Pos                                           (8U)
#define SPI_MST_SPI_CTRLR0_INST_L_Msk                                           (0x00000003U << SPI_MST_SPI_CTRLR0_INST_L_Pos)                                            /*!< 0x00000300 */
#define SPI_MST_SPI_CTRLR0_INST_L                                               SPI_MST_SPI_CTRLR0_INST_L_Msk                                                             /*!< Instruction Length */
#define SPI_MST_SPI_CTRLR0_WAIT_CYCLES_Pos                                      (11U)
#define SPI_MST_SPI_CTRLR0_WAIT_CYCLES_Msk                                      (0x0000001FU << SPI_MST_SPI_CTRLR0_WAIT_CYCLES_Pos)                                       /*!< 0x0000F800 */
#define SPI_MST_SPI_CTRLR0_WAIT_CYCLES                                          SPI_MST_SPI_CTRLR0_WAIT_CYCLES_Msk                                                        /*!< Wait cycles */

/**********  Bit definition for SPI_MST_SPI_OPLR0 (0x0F8) register  ***********/
#define SPI_MST_SPI_OPLR0_BYTE_REVERSE_EN_Pos                                   (0U)
#define SPI_MST_SPI_OPLR0_BYTE_REVERSE_EN_Msk                                   (0x00000001U << SPI_MST_SPI_OPLR0_BYTE_REVERSE_EN_Pos)                                    /*!< 0x00000001 */
#define SPI_MST_SPI_OPLR0_BYTE_REVERSE_EN                                       SPI_MST_SPI_OPLR0_BYTE_REVERSE_EN_Msk                                                     /*!< Reverse byte endian for DFS 16-bit and 32-bit */
#define SPI_MST_SPI_OPLR0_CS_ASSERT_EN_Pos                                      (1U)
#define SPI_MST_SPI_OPLR0_CS_ASSERT_EN_Msk                                      (0x00000001U << SPI_MST_SPI_OPLR0_CS_ASSERT_EN_Pos)                                       /*!< 0x00000002 */
#define SPI_MST_SPI_OPLR0_CS_ASSERT_EN                                          SPI_MST_SPI_OPLR0_CS_ASSERT_EN_Msk                                                        /*!<  */
#define SPI_MST_SPI_OPLR0_READ_FREEZE_EN_Pos                                    (2U)
#define SPI_MST_SPI_OPLR0_READ_FREEZE_EN_Msk                                    (0x00000001U << SPI_MST_SPI_OPLR0_READ_FREEZE_EN_Pos)                                     /*!< 0x00000004 */
#define SPI_MST_SPI_OPLR0_READ_FREEZE_EN                                        SPI_MST_SPI_OPLR0_READ_FREEZE_EN_Msk                                                      /*!<  */



/******************************************************************************/
/*                                                                            */
/*             Serial Peripheral Interface (SPI) Slave controller             */
/*                                                                            */
/******************************************************************************/

/************  Bit definition for SPI_SLV_CTRLR0 (0x000) register  ************/
#define SPI_SLV_CTRLR0_DFS_Pos                                                  (0U)
#define SPI_SLV_CTRLR0_DFS_Msk                                                  (0x0000000FU << SPI_SLV_CTRLR0_DFS_Pos)                                                   /*!< 0x0000000F */
#define SPI_SLV_CTRLR0_DFS                                                      SPI_SLV_CTRLR0_DFS_Msk                                                                    /*!< Data Frame Size for 16-bit transfer size mode */
#define SPI_SLV_CTRLR0_FRF_Pos                                                  (4U)
#define SPI_SLV_CTRLR0_FRF_Msk                                                  (0x00000003U << SPI_SLV_CTRLR0_FRF_Pos)                                                   /*!< 0x00000030 */
#define SPI_SLV_CTRLR0_FRF                                                      SPI_SLV_CTRLR0_FRF_Msk                                                                    /*!< Frame Format */
#define SPI_SLV_CTRLR0_SCPH_Pos                                                 (6U)
#define SPI_SLV_CTRLR0_SCPH_Msk                                                 (0x00000001U << SPI_SLV_CTRLR0_SCPH_Pos)                                                  /*!< 0x00000040 */
#define SPI_SLV_CTRLR0_SCPH                                                     SPI_SLV_CTRLR0_SCPH_Msk                                                                   /*!< Serial Clock Phase */
#define SPI_SLV_CTRLR0_SCPOL_Pos                                                (7U)
#define SPI_SLV_CTRLR0_SCPOL_Msk                                                (0x00000001U << SPI_SLV_CTRLR0_SCPOL_Pos)                                                 /*!< 0x00000080 */
#define SPI_SLV_CTRLR0_SCPOL                                                    SPI_SLV_CTRLR0_SCPOL_Msk                                                                  /*!< Serial Clock Polarity */
#define SPI_SLV_CTRLR0_TMOD_Pos                                                 (8U)
#define SPI_SLV_CTRLR0_TMOD_Msk                                                 (0x00000003U << SPI_SLV_CTRLR0_TMOD_Pos)                                                  /*!< 0x00000300 */
#define SPI_SLV_CTRLR0_TMOD                                                     SPI_SLV_CTRLR0_TMOD_Msk                                                                   /*!< Transfer Mode */
#define SPI_SLV_CTRLR0_SLV_OE_Pos                                               (10U)
#define SPI_SLV_CTRLR0_SLV_OE_Msk                                               (0x00000001U << SPI_SLV_CTRLR0_SLV_OE_Pos)                                                /*!< 0x00000400 */
#define SPI_SLV_CTRLR0_SLV_OE                                                   SPI_SLV_CTRLR0_SLV_OE_Msk                                                                 /*!< Slave Output Enable */
#define SPI_SLV_CTRLR0_SRL_Pos                                                  (11U)
#define SPI_SLV_CTRLR0_SRL_Msk                                                  (0x00000001U << SPI_SLV_CTRLR0_SRL_Pos)                                                   /*!< 0x00000800 */
#define SPI_SLV_CTRLR0_SRL                                                      SPI_SLV_CTRLR0_SRL_Msk                                                                    /*!< Shift Register Loop */
#define SPI_SLV_CTRLR0_CFS_Pos                                                  (12U)
#define SPI_SLV_CTRLR0_CFS_Msk                                                  (0x0000000FU << SPI_SLV_CTRLR0_CFS_Pos)                                                   /*!< 0x0000F000 */
#define SPI_SLV_CTRLR0_CFS                                                      SPI_SLV_CTRLR0_CFS_Msk                                                                    /*!< Control Frame Size */
#define SPI_SLV_CTRLR0_DFS_32_Pos                                               (16U)
#define SPI_SLV_CTRLR0_DFS_32_Msk                                               (0x0000001FU << SPI_SLV_CTRLR0_DFS_32_Pos)                                                /*!< 0x001F0000 */
#define SPI_SLV_CTRLR0_DFS_32                                                   SPI_SLV_CTRLR0_DFS_32_Msk                                                                 /*!< Data Frame Size in 32-bit transfer size mode */
#define SPI_SLV_CTRLR0_SPI_FRF_Pos                                              (21U)
#define SPI_SLV_CTRLR0_SPI_FRF_Msk                                              (0x00000003U << SPI_SLV_CTRLR0_SPI_FRF_Pos)                                               /*!< 0x00600000 */
#define SPI_SLV_CTRLR0_SPI_FRF                                                  SPI_SLV_CTRLR0_SPI_FRF_Msk                                                                /*!< SPI Frame format */
#define SPI_SLV_CTRLR0_SSTE_Pos                                                 (24U)
#define SPI_SLV_CTRLR0_SSTE_Msk                                                 (0x00000001U << SPI_SLV_CTRLR0_SSTE_Pos)                                                  /*!< 0x01000000 */
#define SPI_SLV_CTRLR0_SSTE                                                     SPI_SLV_CTRLR0_SSTE_Msk                                                                   /*!< Slave Select Toggle Enable. */

/************  Bit definition for SPI_SLV_SSIENR (0x008) register  ************/
#define SPI_SLV_SSIENR_SSI_EN_Pos                                               (0U)
#define SPI_SLV_SSIENR_SSI_EN_Msk                                               (0x00000001U << SPI_SLV_SSIENR_SSI_EN_Pos)                                                /*!< 0x00000001 */
#define SPI_SLV_SSIENR_SSI_EN                                                   SPI_SLV_SSIENR_SSI_EN_Msk                                                                 /*!< SSI Enable */

/*************  Bit definition for SPI_SLV_MWCR (0x00C) register  *************/
#define SPI_SLV_MWCR_MWMOD_Pos                                                  (0U)
#define SPI_SLV_MWCR_MWMOD_Msk                                                  (0x00000001U << SPI_SLV_MWCR_MWMOD_Pos)                                                   /*!< 0x00000001 */
#define SPI_SLV_MWCR_MWMOD                                                      SPI_SLV_MWCR_MWMOD_Msk                                                                    /*!< Microwire Transfer Mode */
#define SPI_SLV_MWCR_MDD_Pos                                                    (1U)
#define SPI_SLV_MWCR_MDD_Msk                                                    (0x00000001U << SPI_SLV_MWCR_MDD_Pos)                                                     /*!< 0x00000002 */
#define SPI_SLV_MWCR_MDD                                                        SPI_SLV_MWCR_MDD_Msk                                                                      /*!< Microwire Control */

/************  Bit definition for SPI_SLV_TXFTLR (0x018) register  ************/
#define SPI_SLV_TXFTLR_TFT_Pos                                                  (0U)
#define SPI_SLV_TXFTLR_TFT_Msk                                                  (0x0000001FU << SPI_SLV_TXFTLR_TFT_Pos)                                                   /*!< 0x0000001F */
#define SPI_SLV_TXFTLR_TFT                                                      SPI_SLV_TXFTLR_TFT_Msk                                                                    /*!< Transmit FIFO Threshold */

/************  Bit definition for SPI_SLV_RXFTLR (0x01C) register  ************/
#define SPI_SLV_RXFTLR_RFT_Pos                                                  (0U)
#define SPI_SLV_RXFTLR_RFT_Msk                                                  (0x0000001FU << SPI_SLV_RXFTLR_RFT_Pos)                                                   /*!< 0x0000001F */
#define SPI_SLV_RXFTLR_RFT                                                      SPI_SLV_RXFTLR_RFT_Msk                                                                    /*!< Receive FIFO Threshold */

/************  Bit definition for SPI_SLV_TXFLR (0x020) register  *************/
#define SPI_SLV_TXFLR_TXTFL_Pos                                                 (0U)
#define SPI_SLV_TXFLR_TXTFL_Msk                                                 (0x0000003FU << SPI_SLV_TXFLR_TXTFL_Pos)                                                  /*!< 0x0000003F */
#define SPI_SLV_TXFLR_TXTFL                                                     SPI_SLV_TXFLR_TXTFL_Msk                                                                   /*!< Transmit FIFO Level */

/************  Bit definition for SPI_SLV_RXFLR (0x024) register  *************/
#define SPI_SLV_RXFLR_RXTFL_Pos                                                 (0U)
#define SPI_SLV_RXFLR_RXTFL_Msk                                                 (0x0000003FU << SPI_SLV_RXFLR_RXTFL_Pos)                                                  /*!< 0x0000003F */
#define SPI_SLV_RXFLR_RXTFL                                                     SPI_SLV_RXFLR_RXTFL_Msk                                                                   /*!< Receive FIFO Level */

/**************  Bit definition for SPI_SLV_SR (0x028) register  **************/
#define SPI_SLV_SR_BUSY_Pos                                                     (0U)
#define SPI_SLV_SR_BUSY_Msk                                                     (0x00000001U << SPI_SLV_SR_BUSY_Pos)                                                      /*!< 0x00000001 */
#define SPI_SLV_SR_BUSY                                                         SPI_SLV_SR_BUSY_Msk                                                                       /*!< SSI Busy Flag */
#define SPI_SLV_SR_TFNF_Pos                                                     (1U)
#define SPI_SLV_SR_TFNF_Msk                                                     (0x00000001U << SPI_SLV_SR_TFNF_Pos)                                                      /*!< 0x00000002 */
#define SPI_SLV_SR_TFNF                                                         SPI_SLV_SR_TFNF_Msk                                                                       /*!< Transmit FIFO Not Full */
#define SPI_SLV_SR_TFE_Pos                                                      (2U)
#define SPI_SLV_SR_TFE_Msk                                                      (0x00000001U << SPI_SLV_SR_TFE_Pos)                                                       /*!< 0x00000004 */
#define SPI_SLV_SR_TFE                                                          SPI_SLV_SR_TFE_Msk                                                                        /*!< Transmit FIFO Empty */
#define SPI_SLV_SR_RFNE_Pos                                                     (3U)
#define SPI_SLV_SR_RFNE_Msk                                                     (0x00000001U << SPI_SLV_SR_RFNE_Pos)                                                      /*!< 0x00000008 */
#define SPI_SLV_SR_RFNE                                                         SPI_SLV_SR_RFNE_Msk                                                                       /*!< Receive FIFO Not Empty */
#define SPI_SLV_SR_RFF_Pos                                                      (4U)
#define SPI_SLV_SR_RFF_Msk                                                      (0x00000001U << SPI_SLV_SR_RFF_Pos)                                                       /*!< 0x00000010 */
#define SPI_SLV_SR_RFF                                                          SPI_SLV_SR_RFF_Msk                                                                        /*!< Receive FIFO Full */
#define SPI_SLV_SR_TXE_Pos                                                      (5U)
#define SPI_SLV_SR_TXE_Msk                                                      (0x00000001U << SPI_SLV_SR_TXE_Pos)                                                       /*!< 0x00000020 */
#define SPI_SLV_SR_TXE                                                          SPI_SLV_SR_TXE_Msk                                                                        /*!< Transmission Error */

/*************  Bit definition for SPI_SLV_IMR (0x02C) register  **************/
#define SPI_SLV_IMR_TXEIM_Pos                                                   (0U)
#define SPI_SLV_IMR_TXEIM_Msk                                                   (0x00000001U << SPI_SLV_IMR_TXEIM_Pos)                                                    /*!< 0x00000001 */
#define SPI_SLV_IMR_TXEIM                                                       SPI_SLV_IMR_TXEIM_Msk                                                                     /*!< TX FIFO Empty Interrupt Mask */
#define SPI_SLV_IMR_TXOIM_Pos                                                   (1U)
#define SPI_SLV_IMR_TXOIM_Msk                                                   (0x00000001U << SPI_SLV_IMR_TXOIM_Pos)                                                    /*!< 0x00000002 */
#define SPI_SLV_IMR_TXOIM                                                       SPI_SLV_IMR_TXOIM_Msk                                                                     /*!< TX FIFO Overflow Interrupt Mask */
#define SPI_SLV_IMR_RXUIM_Pos                                                   (2U)
#define SPI_SLV_IMR_RXUIM_Msk                                                   (0x00000001U << SPI_SLV_IMR_RXUIM_Pos)                                                    /*!< 0x00000004 */
#define SPI_SLV_IMR_RXUIM                                                       SPI_SLV_IMR_RXUIM_Msk                                                                     /*!< RX FIFO Underflow Interrupt Mask */
#define SPI_SLV_IMR_RXOIM_Pos                                                   (3U)
#define SPI_SLV_IMR_RXOIM_Msk                                                   (0x00000001U << SPI_SLV_IMR_RXOIM_Pos)                                                    /*!< 0x00000008 */
#define SPI_SLV_IMR_RXOIM                                                       SPI_SLV_IMR_RXOIM_Msk                                                                     /*!< RX FIFO Overflow Interrupt Mask */
#define SPI_SLV_IMR_RXFIM_Pos                                                   (4U)
#define SPI_SLV_IMR_RXFIM_Msk                                                   (0x00000001U << SPI_SLV_IMR_RXFIM_Pos)                                                    /*!< 0x00000010 */
#define SPI_SLV_IMR_RXFIM                                                       SPI_SLV_IMR_RXFIM_Msk                                                                     /*!< RX FIFO Full Interrupt Mask */

/*************  Bit definition for SPI_SLV_ISR (0x030) register  **************/
#define SPI_SLV_ISR_TXEIS_Pos                                                   (0U)
#define SPI_SLV_ISR_TXEIS_Msk                                                   (0x00000001U << SPI_SLV_ISR_TXEIS_Pos)                                                    /*!< 0x00000001 */
#define SPI_SLV_ISR_TXEIS                                                       SPI_SLV_ISR_TXEIS_Msk                                                                     /*!< TX FIFO Empty Interrupt Status */
#define SPI_SLV_ISR_TXOIS_Pos                                                   (1U)
#define SPI_SLV_ISR_TXOIS_Msk                                                   (0x00000001U << SPI_SLV_ISR_TXOIS_Pos)                                                    /*!< 0x00000002 */
#define SPI_SLV_ISR_TXOIS                                                       SPI_SLV_ISR_TXOIS_Msk                                                                     /*!< TX FIFO Overflow Interrupt Status */
#define SPI_SLV_ISR_RXUIS_Pos                                                   (2U)
#define SPI_SLV_ISR_RXUIS_Msk                                                   (0x00000001U << SPI_SLV_ISR_RXUIS_Pos)                                                    /*!< 0x00000004 */
#define SPI_SLV_ISR_RXUIS                                                       SPI_SLV_ISR_RXUIS_Msk                                                                     /*!< RX FIFO Underflow Interrupt Status */
#define SPI_SLV_ISR_RXOIS_Pos                                                   (3U)
#define SPI_SLV_ISR_RXOIS_Msk                                                   (0x00000001U << SPI_SLV_ISR_RXOIS_Pos)                                                    /*!< 0x00000008 */
#define SPI_SLV_ISR_RXOIS                                                       SPI_SLV_ISR_RXOIS_Msk                                                                     /*!< RX FIFO Overflow Interrupt Status */
#define SPI_SLV_ISR_RXFIS_Pos                                                   (4U)
#define SPI_SLV_ISR_RXFIS_Msk                                                   (0x00000001U << SPI_SLV_ISR_RXFIS_Pos)                                                    /*!< 0x00000010 */
#define SPI_SLV_ISR_RXFIS                                                       SPI_SLV_ISR_RXFIS_Msk                                                                     /*!< RX FIFO Full Interrupt Status */

/*************  Bit definition for SPI_SLV_RISR (0x034) register  *************/
#define SPI_SLV_RISR_TXEIR_Pos                                                  (0U)
#define SPI_SLV_RISR_TXEIR_Msk                                                  (0x00000001U << SPI_SLV_RISR_TXEIR_Pos)                                                   /*!< 0x00000001 */
#define SPI_SLV_RISR_TXEIR                                                      SPI_SLV_RISR_TXEIR_Msk                                                                    /*!< TX FIFO Empty Raw Interrupt Status */
#define SPI_SLV_RISR_TXOIR_Pos                                                  (1U)
#define SPI_SLV_RISR_TXOIR_Msk                                                  (0x00000001U << SPI_SLV_RISR_TXOIR_Pos)                                                   /*!< 0x00000002 */
#define SPI_SLV_RISR_TXOIR                                                      SPI_SLV_RISR_TXOIR_Msk                                                                    /*!< TX FIFO Overflow Raw Interrupt Status */
#define SPI_SLV_RISR_RXUIR_Pos                                                  (2U)
#define SPI_SLV_RISR_RXUIR_Msk                                                  (0x00000001U << SPI_SLV_RISR_RXUIR_Pos)                                                   /*!< 0x00000004 */
#define SPI_SLV_RISR_RXUIR                                                      SPI_SLV_RISR_RXUIR_Msk                                                                    /*!< RX FIFO Underflow Raw Interrupt Status */
#define SPI_SLV_RISR_RXOIR_Pos                                                  (3U)
#define SPI_SLV_RISR_RXOIR_Msk                                                  (0x00000001U << SPI_SLV_RISR_RXOIR_Pos)                                                   /*!< 0x00000008 */
#define SPI_SLV_RISR_RXOIR                                                      SPI_SLV_RISR_RXOIR_Msk                                                                    /*!< RX FIFO Overflow Raw Interrupt Status */
#define SPI_SLV_RISR_RXFIR_Pos                                                  (4U)
#define SPI_SLV_RISR_RXFIR_Msk                                                  (0x00000001U << SPI_SLV_RISR_RXFIR_Pos)                                                   /*!< 0x00000010 */
#define SPI_SLV_RISR_RXFIR                                                      SPI_SLV_RISR_RXFIR_Msk                                                                    /*!< RX FIFO Full Raw Interrupt Status */

/************  Bit definition for SPI_SLV_TXOICR (0x038) register  ************/
#define SPI_SLV_TXOICR_TXOICR_Pos                                               (0U)
#define SPI_SLV_TXOICR_TXOICR_Msk                                               (0x00000001U << SPI_SLV_TXOICR_TXOICR_Pos)                                                /*!< 0x00000001 */
#define SPI_SLV_TXOICR_TXOICR                                                   SPI_SLV_TXOICR_TXOICR_Msk                                                                 /*!< Clear TX FIFO Overflow Interrupt */

/************  Bit definition for SPI_SLV_RXOICR (0x03C) register  ************/
#define SPI_SLV_RXOICR_RXOICR_Pos                                               (0U)
#define SPI_SLV_RXOICR_RXOICR_Msk                                               (0x00000001U << SPI_SLV_RXOICR_RXOICR_Pos)                                                /*!< 0x00000001 */
#define SPI_SLV_RXOICR_RXOICR                                                   SPI_SLV_RXOICR_RXOICR_Msk                                                                 /*!< Clear RX FIFO Overflow Interrupt */

/************  Bit definition for SPI_SLV_RXUICR (0x040) register  ************/
#define SPI_SLV_RXUICR_RXUICR_Pos                                               (0U)
#define SPI_SLV_RXUICR_RXUICR_Msk                                               (0x00000001U << SPI_SLV_RXUICR_RXUICR_Pos)                                                /*!< 0x00000001 */
#define SPI_SLV_RXUICR_RXUICR                                                   SPI_SLV_RXUICR_RXUICR_Msk                                                                 /*!< Clear RX FIFO Underflow Interrupt */

/************  Bit definition for SPI_SLV_MSTICR (0x044) register  ************/
#define SPI_SLV_MSTICR_MSTICR_Pos                                               (0U)
#define SPI_SLV_MSTICR_MSTICR_Msk                                               (0x00000001U << SPI_SLV_MSTICR_MSTICR_Pos)                                                /*!< 0x00000001 */
#define SPI_SLV_MSTICR_MSTICR                                                   SPI_SLV_MSTICR_MSTICR_Msk                                                                 /*!< Clear Multi-Master Contention Interrupt */

/*************  Bit definition for SPI_SLV_ICR (0x048) register  **************/
#define SPI_SLV_ICR_ICR_Pos                                                     (0U)
#define SPI_SLV_ICR_ICR_Msk                                                     (0x00000001U << SPI_SLV_ICR_ICR_Pos)                                                      /*!< 0x00000001 */
#define SPI_SLV_ICR_ICR                                                         SPI_SLV_ICR_ICR_Msk                                                                       /*!< Clear Interrupts */

/************  Bit definition for SPI_SLV_DMACR (0x04C) register  *************/
#define SPI_SLV_DMACR_RDMAE_Pos                                                 (0U)
#define SPI_SLV_DMACR_RDMAE_Msk                                                 (0x00000001U << SPI_SLV_DMACR_RDMAE_Pos)                                                  /*!< 0x00000001 */
#define SPI_SLV_DMACR_RDMAE                                                     SPI_SLV_DMACR_RDMAE_Msk                                                                   /*!< Receive DMA Enable */
#define SPI_SLV_DMACR_TDMAE_Pos                                                 (1U)
#define SPI_SLV_DMACR_TDMAE_Msk                                                 (0x00000001U << SPI_SLV_DMACR_TDMAE_Pos)                                                  /*!< 0x00000002 */
#define SPI_SLV_DMACR_TDMAE                                                     SPI_SLV_DMACR_TDMAE_Msk                                                                   /*!< Transmit DMA Enable */

/***********  Bit definition for SPI_SLV_DMATDLR (0x050) register  ************/
#define SPI_SLV_DMATDLR_DMATDL_Pos                                              (0U)
#define SPI_SLV_DMATDLR_DMATDL_Msk                                              (0x0000001FU << SPI_SLV_DMATDLR_DMATDL_Pos)                                               /*!< 0x0000001F */
#define SPI_SLV_DMATDLR_DMATDL                                                  SPI_SLV_DMATDLR_DMATDL_Msk                                                                /*!< DMA Transmit Data Level */

/***********  Bit definition for SPI_SLV_DMARDLR (0x054) register  ************/
#define SPI_SLV_DMARDLR_DMARDL_Pos                                              (0U)
#define SPI_SLV_DMARDLR_DMARDL_Msk                                              (0x0000001FU << SPI_SLV_DMARDLR_DMARDL_Pos)                                               /*!< 0x0000001F */
#define SPI_SLV_DMARDLR_DMARDL                                                  SPI_SLV_DMARDLR_DMARDL_Msk                                                                /*!< Receive Data Level */

/*************  Bit definition for SPI_SLV_IDR (0x058) register  **************/
#define SPI_SLV_IDR_IDCODE_Pos                                                  (0U)
#define SPI_SLV_IDR_IDCODE_Msk                                                  (0xFFFFFFFFU << SPI_SLV_IDR_IDCODE_Pos)                                                   /*!< 0xFFFFFFFF */
#define SPI_SLV_IDR_IDCODE                                                      SPI_SLV_IDR_IDCODE_Msk                                                                    /*!< Identification Code */

/***********  Bit definition for SPI_SLV_SSI_VER (0x05C) register  ************/
#define SPI_SLV_SSI_VER_SSI_COMP_VER_Pos                                        (0U)
#define SPI_SLV_SSI_VER_SSI_COMP_VER_Msk                                        (0xFFFFFFFFU << SPI_SLV_SSI_VER_SSI_COMP_VER_Pos)                                         /*!< 0xFFFFFFFF */
#define SPI_SLV_SSI_VER_SSI_COMP_VER                                            SPI_SLV_SSI_VER_SSI_COMP_VER_Msk                                                          /*!< Component version */

/**************  Bit definition for SPI_SLV_DR (0x060) register  **************/
#define SPI_SLV_DR_DR_Pos                                                       (0U)
#define SPI_SLV_DR_DR_Msk                                                       (0xFFFFFFFFU << SPI_SLV_DR_DR_Pos)                                                        /*!< 0xFFFFFFFF */
#define SPI_SLV_DR_DR                                                           SPI_SLV_DR_DR_Msk                                                                         /*!< Data Register */



/******************************************************************************/
/*                                                                            */
/*                        Camera interface controller                         */
/*                                                                            */
/******************************************************************************/

/************  Bit definition for CAM_CAM_ENABLE (0x100) register  ************/
#define CAM_CAM_ENABLE_CAM_ENABLE_Pos                                           (0U)
#define CAM_CAM_ENABLE_CAM_ENABLE_Msk                                           (0x00000001U << CAM_CAM_ENABLE_CAM_ENABLE_Pos)                                            /*!< 0x00000001 */
#define CAM_CAM_ENABLE_CAM_ENABLE                                               CAM_CAM_ENABLE_CAM_ENABLE_Msk                                                             /*!< 0 - Camera mode disabled 1 - Camera mode enabled */

/*************  Bit definition for CAM_CAM_MODE (0x104) register  *************/
#define CAM_CAM_MODE_CAM_MODE_Pos                                               (0U)
#define CAM_CAM_MODE_CAM_MODE_Msk                                               (0x00000001U << CAM_CAM_MODE_CAM_MODE_Pos)                                                /*!< 0x00000001 */
#define CAM_CAM_MODE_CAM_MODE                                                   CAM_CAM_MODE_CAM_MODE_Msk                                                                 /*!< 0 - Camera is master (default) 1 - Camera is slave */

/************  Bit definition for CAM_CAM_WIDTH (0x108) register  *************/
#define CAM_CAM_WIDTH_CAM_WIDTH_Pos                                             (0U)
#define CAM_CAM_WIDTH_CAM_WIDTH_Msk                                             (0x0000000FU << CAM_CAM_WIDTH_CAM_WIDTH_Pos)                                              /*!< 0x0000000F */
#define CAM_CAM_WIDTH_CAM_WIDTH                                                 CAM_CAM_WIDTH_CAM_WIDTH_Msk                                                               /*!< Number of data pins over which camera I/F is receiving data 0 => 1 IO-port 1 => 2 IO-ports . . . 15 => 16 IO-ports (maximum is 16) */

/***************  Bit definition for CAM_FREX (0x10C) register  ***************/
#define CAM_FREX_FREX_ASSERT_Pos                                                (0U)
#define CAM_FREX_FREX_ASSERT_Msk                                                (0x00000001U << CAM_FREX_FREX_ASSERT_Pos)                                                 /*!< 0x00000001 */
#define CAM_FREX_FREX_ASSERT                                                    CAM_FREX_FREX_ASSERT_Msk                                                                  /*!< Assert FREX (Should be cleared by hardware.) */

/************  Bit definition for CAM_EXP_CTRL_0 (0x110) register  ************/
#define CAM_EXP_CTRL_0_FRAME_EXP_MODE_Pos                                       (0U)
#define CAM_EXP_CTRL_0_FRAME_EXP_MODE_Msk                                       (0x00000001U << CAM_EXP_CTRL_0_FRAME_EXP_MODE_Pos)                                        /*!< 0x00000001 */
#define CAM_EXP_CTRL_0_FRAME_EXP_MODE                                           CAM_EXP_CTRL_0_FRAME_EXP_MODE_Msk                                                         /*!< 0 - EXPST_B stays low (automatic exposure control). 1 - EXPST_B is asserted. */

/************  Bit definition for CAM_EXP_CTRL_1 (0x114) register  ************/
#define CAM_EXP_CTRL_1_FRAME_EXP_T1_Pos                                         (0U)
#define CAM_EXP_CTRL_1_FRAME_EXP_T1_Msk                                         (0x00FFFFFFU << CAM_EXP_CTRL_1_FRAME_EXP_T1_Pos)                                          /*!< 0x00FFFFFF */
#define CAM_EXP_CTRL_1_FRAME_EXP_T1                                             CAM_EXP_CTRL_1_FRAME_EXP_T1_Msk                                                           /*!< When frame_exp_mode = 1, number of ssi_clk cycles after FREX is asserted, when EXPST_B should be asserted. */

/************  Bit definition for CAM_EXP_CTRL_2 (0x118) register  ************/
#define CAM_EXP_CTRL_2_FRAME_EXP_T2_Pos                                         (0U)
#define CAM_EXP_CTRL_2_FRAME_EXP_T2_Msk                                         (0x00FFFFFFU << CAM_EXP_CTRL_2_FRAME_EXP_T2_Pos)                                          /*!< 0x00FFFFFF */
#define CAM_EXP_CTRL_2_FRAME_EXP_T2                                             CAM_EXP_CTRL_2_FRAME_EXP_T2_Msk                                                           /*!< When frame_exp_mode = 1, number of ssi_clk cycles for which EXPST_B should stay asserted. */

/************  Bit definition for CAM_EXP_CTRL_3 (0x11C) register  ************/
#define CAM_EXP_CTRL_3_FRAME_EXP_T3_Pos                                         (0U)
#define CAM_EXP_CTRL_3_FRAME_EXP_T3_Msk                                         (0x00FFFFFFU << CAM_EXP_CTRL_3_FRAME_EXP_T3_Pos)                                          /*!< 0x00FFFFFF */
#define CAM_EXP_CTRL_3_FRAME_EXP_T3                                             CAM_EXP_CTRL_3_FRAME_EXP_T3_Msk                                                           /*!< When frame_exp_mode = 1, number of ssi_clk cycles for which FREX should remain asserted, after EXPST_B is de-asserted. */

/************  Bit definition for CAM_EXP_CTRL_4 (0x120) register  ************/
#define CAM_EXP_CTRL_4_FRAME_EXP_T4_Pos                                         (0U)
#define CAM_EXP_CTRL_4_FRAME_EXP_T4_Msk                                         (0x00FFFFFFU << CAM_EXP_CTRL_4_FRAME_EXP_T4_Pos)                                          /*!< 0x00FFFFFF */
#define CAM_EXP_CTRL_4_FRAME_EXP_T4                                             CAM_EXP_CTRL_4_FRAME_EXP_T4_Msk                                                           /*!< When frame_exp_mode = 1, number of ssi_clk cycles for which shutter should remain open, after FREX is de-asserted. */

/*********  Bit definition for CAM_IMG_PIXEL_COUNT (0x124) register  **********/
#define CAM_IMG_PIXEL_COUNT_IMG_PIXEL_COUNT_Pos                                 (0U)
#define CAM_IMG_PIXEL_COUNT_IMG_PIXEL_COUNT_Msk                                 (0xFFFFFFFFU << CAM_IMG_PIXEL_COUNT_IMG_PIXEL_COUNT_Pos)                                  /*!< 0xFFFFFFFF */
#define CAM_IMG_PIXEL_COUNT_IMG_PIXEL_COUNT                                     CAM_IMG_PIXEL_COUNT_IMG_PIXEL_COUNT_Msk                                                   /*!< Counter for number of valid pixels (HREF is high). Each pixel is indicated by rising/falling edge on PCLK. Resets on falling edge of VSYNC. */

/********  Bit definition for CAM_IMG_CAM_PCLK_COUNT (0x128) register  ********/
#define CAM_IMG_CAM_PCLK_COUNT_IMG_CAM_PCLK_COUNT_Pos                           (0U)
#define CAM_IMG_CAM_PCLK_COUNT_IMG_CAM_PCLK_COUNT_Msk                           (0xFFFFFFFFU << CAM_IMG_CAM_PCLK_COUNT_IMG_CAM_PCLK_COUNT_Pos)                            /*!< 0xFFFFFFFF */
#define CAM_IMG_CAM_PCLK_COUNT_IMG_CAM_PCLK_COUNT                               CAM_IMG_CAM_PCLK_COUNT_IMG_CAM_PCLK_COUNT_Msk                                             /*!< Count number of edges on PCLK from camera, irrespective of HREF. Resets on falling edge of VSYNC. */

/**********  Bit definition for CAM_IMG_ROW_COUNT (0x12C) register  ***********/
#define CAM_IMG_ROW_COUNT_IMG_ROW_COUNT_Pos                                     (0U)
#define CAM_IMG_ROW_COUNT_IMG_ROW_COUNT_Msk                                     (0x0000FFFFU << CAM_IMG_ROW_COUNT_IMG_ROW_COUNT_Pos)                                      /*!< 0x0000FFFF */
#define CAM_IMG_ROW_COUNT_IMG_ROW_COUNT                                         CAM_IMG_ROW_COUNT_IMG_ROW_COUNT_Msk                                                       /*!< Row counter. Each row is indicated by falling edge of HREF. Resets on falling edge of VSYNC. */

/*********  Bit definition for CAM_VID_PIXEL_COUNT (0x130) register  **********/
#define CAM_VID_PIXEL_COUNT_VID_PIXEL_COUNT_Pos                                 (0U)
#define CAM_VID_PIXEL_COUNT_VID_PIXEL_COUNT_Msk                                 (0xFFFFFFFFU << CAM_VID_PIXEL_COUNT_VID_PIXEL_COUNT_Pos)                                  /*!< 0xFFFFFFFF */
#define CAM_VID_PIXEL_COUNT_VID_PIXEL_COUNT                                     CAM_VID_PIXEL_COUNT_VID_PIXEL_COUNT_Msk                                                   /*!< Counter for number of valid pixels (HREF is high). Each pixel is indicated by rising/falling edge on PCLK. Resets on write. */

/********  Bit definition for CAM_VID_CAM_PCLK_COUNT (0x134) register  ********/
#define CAM_VID_CAM_PCLK_COUNT_VID_CAM_PCLK_COUNT_Pos                           (0U)
#define CAM_VID_CAM_PCLK_COUNT_VID_CAM_PCLK_COUNT_Msk                           (0xFFFFFFFFU << CAM_VID_CAM_PCLK_COUNT_VID_CAM_PCLK_COUNT_Pos)                            /*!< 0xFFFFFFFF */
#define CAM_VID_CAM_PCLK_COUNT_VID_CAM_PCLK_COUNT                               CAM_VID_CAM_PCLK_COUNT_VID_CAM_PCLK_COUNT_Msk                                             /*!< Count number of edges on PCLK from camera, irrespective of HREF. Resets on write. */

/**********  Bit definition for CAM_VID_ROW_COUNT (0x138) register  ***********/
#define CAM_VID_ROW_COUNT_VID_ROW_COUNT_Pos                                     (0U)
#define CAM_VID_ROW_COUNT_VID_ROW_COUNT_Msk                                     (0xFFFFFFFFU << CAM_VID_ROW_COUNT_VID_ROW_COUNT_Pos)                                      /*!< 0xFFFFFFFF */
#define CAM_VID_ROW_COUNT_VID_ROW_COUNT                                         CAM_VID_ROW_COUNT_VID_ROW_COUNT_Msk                                                       /*!< Row counter. Each row is indicated by falling edge of HREF. Resets on write. */

/*********  Bit definition for CAM_VID_FRAME_COUNT (0x13C) register  **********/
#define CAM_VID_FRAME_COUNT_VID_FRAME_COUNT_Pos                                 (0U)
#define CAM_VID_FRAME_COUNT_VID_FRAME_COUNT_Msk                                 (0xFFFFFFFFU << CAM_VID_FRAME_COUNT_VID_FRAME_COUNT_Pos)                                  /*!< 0xFFFFFFFF */
#define CAM_VID_FRAME_COUNT_VID_FRAME_COUNT                                     CAM_VID_FRAME_COUNT_VID_FRAME_COUNT_Msk                                                   /*!< Frame counter. Each frame is indicated by falling edge of VSYNC. Resets on write. */

/***********  Bit definition for CAM_VSYNC_WIDTH (0x140) register  ************/
#define CAM_VSYNC_WIDTH_VSYNC_WIDTH_Pos                                         (0U)
#define CAM_VSYNC_WIDTH_VSYNC_WIDTH_Msk                                         (0x0000FFFFU << CAM_VSYNC_WIDTH_VSYNC_WIDTH_Pos)                                          /*!< 0x0000FFFF */
#define CAM_VSYNC_WIDTH_VSYNC_WIDTH                                             CAM_VSYNC_WIDTH_VSYNC_WIDTH_Msk                                                           /*!< Count number of edges on PCLK during VSYNC high. Resets on write. */



/******************************************************************************/
/*                                                                            */
/*                                   Timer                                    */
/*                                                                            */
/******************************************************************************/

/***************  Bit definition for TMR_CTRL (0x000) register  ***************/
#define TMR_CTRL_ENABLE_Pos                                                     (0U)
#define TMR_CTRL_ENABLE_Msk                                                     (0x00000001U << TMR_CTRL_ENABLE_Pos)                                                      /*!< 0x00000001 */
#define TMR_CTRL_ENABLE                                                         TMR_CTRL_ENABLE_Msk                                                                       /*!< Enable */
#define TMR_CTRL_EXT_ENABLE_Pos                                                 (1U)
#define TMR_CTRL_EXT_ENABLE_Msk                                                 (0x00000001U << TMR_CTRL_EXT_ENABLE_Pos)                                                  /*!< 0x00000002 */
#define TMR_CTRL_EXT_ENABLE                                                     TMR_CTRL_EXT_ENABLE_Msk                                                                   /*!< Select external input as enable. */
#define TMR_CTRL_EXT_CLOCK_Pos                                                  (2U)
#define TMR_CTRL_EXT_CLOCK_Msk                                                  (0x00000001U << TMR_CTRL_EXT_CLOCK_Pos)                                                   /*!< 0x00000004 */
#define TMR_CTRL_EXT_CLOCK                                                      TMR_CTRL_EXT_CLOCK_Msk                                                                    /*!< Select external input as clock. */
#define TMR_CTRL_INT_ENABLE_Pos                                                 (3U)
#define TMR_CTRL_INT_ENABLE_Msk                                                 (0x00000001U << TMR_CTRL_INT_ENABLE_Pos)                                                  /*!< 0x00000008 */
#define TMR_CTRL_INT_ENABLE                                                     TMR_CTRL_INT_ENABLE_Msk                                                                   /*!< Timer interrupt enable. */

/**************  Bit definition for TMR_VALUE (0x004) register  ***************/
#define TMR_VALUE_VALUE_Pos                                                     (0U)
#define TMR_VALUE_VALUE_Msk                                                     (0xFFFFFFFFU << TMR_VALUE_VALUE_Pos)                                                      /*!< 0xFFFFFFFF */
#define TMR_VALUE_VALUE                                                         TMR_VALUE_VALUE_Msk                                                                       /*!< Current value */

/***************  Bit definition for TMR_LOAD (0x008) register  ***************/
#define TMR_LOAD_RELOAD_Pos                                                     (0U)
#define TMR_LOAD_RELOAD_Msk                                                     (0x00000001U << TMR_LOAD_RELOAD_Pos)                                                      /*!< 0x00000001 */
#define TMR_LOAD_RELOAD                                                         TMR_LOAD_RELOAD_Msk                                                                       /*!< Reload value */

/************  Bit definition for TMR_INTSTATUS (0x00C) register  *************/
#define TMR_INTSTATUS_INT_Pos                                                   (0U)
#define TMR_INTSTATUS_INT_Msk                                                   (0x00000001U << TMR_INTSTATUS_INT_Pos)                                                    /*!< 0x00000001 */
#define TMR_INTSTATUS_INT                                                       TMR_INTSTATUS_INT_Msk                                                                     /*!< Timer interrupt. Write one to clear. */



/******************************************************************************/
/*                                                                            */
/*                                 Watch dog                                  */
/*                                                                            */
/******************************************************************************/

/***************  Bit definition for WDT_LOAD (0x000) register  ***************/
#define WDT_LOAD_LOAD_Pos                                                       (0U)
#define WDT_LOAD_LOAD_Msk                                                       (0xFFFFFFFFU << WDT_LOAD_LOAD_Pos)                                                        /*!< 0xFFFFFFFF */
#define WDT_LOAD_LOAD                                                           WDT_LOAD_LOAD_Msk                                                                         /*!< Watchdog load value */

/**************  Bit definition for WDT_VALUE (0x004) register  ***************/
#define WDT_VALUE_VALUE_Pos                                                     (0U)
#define WDT_VALUE_VALUE_Msk                                                     (0xFFFFFFFFU << WDT_VALUE_VALUE_Pos)                                                      /*!< 0xFFFFFFFF */
#define WDT_VALUE_VALUE                                                         WDT_VALUE_VALUE_Msk                                                                       /*!< Watchdog current value */

/***************  Bit definition for WDT_CTRL (0x008) register  ***************/
#define WDT_CTRL_INTEN_Pos                                                      (0U)
#define WDT_CTRL_INTEN_Msk                                                      (0x00000001U << WDT_CTRL_INTEN_Pos)                                                       /*!< 0x00000001 */
#define WDT_CTRL_INTEN                                                          WDT_CTRL_INTEN_Msk                                                                        /*!< Enable watchdog interrupt */
#define WDT_CTRL_RESEN_Pos                                                      (1U)
#define WDT_CTRL_RESEN_Msk                                                      (0x00000001U << WDT_CTRL_RESEN_Pos)                                                       /*!< 0x00000002 */
#define WDT_CTRL_RESEN                                                          WDT_CTRL_RESEN_Msk                                                                        /*!< Enable Watchdog reset output */

/**************  Bit definition for WDT_INTCLR (0x00C) register  **************/
#define WDT_INTCLR_STS_Pos                                                      (0U)
#define WDT_INTCLR_STS_Msk                                                      (0x00000001U << WDT_INTCLR_STS_Pos)                                                       /*!< 0x00000001 */
#define WDT_INTCLR_STS                                                          WDT_INTCLR_STS_Msk                                                                        /*!< Clear interrupt status */

/************  Bit definition for WDT_RAWINTSTAT (0x010) register  ************/
#define WDT_RAWINTSTAT_STS_Pos                                                  (0U)
#define WDT_RAWINTSTAT_STS_Msk                                                  (0x00000001U << WDT_RAWINTSTAT_STS_Pos)                                                   /*!< 0x00000001 */
#define WDT_RAWINTSTAT_STS                                                      WDT_RAWINTSTAT_STS_Msk                                                                    /*!< Raw interrupt status from the counter */

/***********  Bit definition for WDT_MASKINTSTAT (0x014) register  ************/
#define WDT_MASKINTSTAT_MSK_Pos                                                 (0U)
#define WDT_MASKINTSTAT_MSK_Msk                                                 (0x00000001U << WDT_MASKINTSTAT_MSK_Pos)                                                  /*!< 0x00000001 */
#define WDT_MASKINTSTAT_MSK                                                     WDT_MASKINTSTAT_MSK_Msk                                                                   /*!< Enabled interrupt status from the counter */

/***************  Bit definition for WDT_LOCK (0xC00) register  ***************/
#define WDT_LOCK_WENS_Pos                                                       (0U)
#define WDT_LOCK_WENS_Msk                                                       (0x00000001U << WDT_LOCK_WENS_Pos)                                                        /*!< 0x00000001 */
#define WDT_LOCK_WENS                                                           WDT_LOCK_WENS_Msk                                                                         /*!< Write access enable status */
#define WDT_LOCK_WEN_Pos                                                        (1U)
#define WDT_LOCK_WEN_Msk                                                        (0x7FFFFFFFU << WDT_LOCK_WEN_Pos)                                                         /*!< 0xFFFFFFFE */
#define WDT_LOCK_WEN                                                            WDT_LOCK_WEN_Msk                                                                          /*!< Write enable */



/******************************************************************************/
/*                                                                            */
/*                    Vectored Interrupt Controller (VIC)                     */
/*                                                                            */
/******************************************************************************/

/*************  Bit definition for VIC_IPC_INT (0x000) register  **************/
#define VIC_IPC_INT_SET_INT0_Pos                                                (0U)
#define VIC_IPC_INT_SET_INT0_Msk                                                (0x00000001U << VIC_IPC_INT_SET_INT0_Pos)                                                 /*!< 0x00000001 */
#define VIC_IPC_INT_SET_INT0                                                    VIC_IPC_INT_SET_INT0_Msk                                                                  /*!< IPC notification */
#define VIC_IPC_INT_SET_INT1_Pos                                                (1U)
#define VIC_IPC_INT_SET_INT1_Msk                                                (0x00000001U << VIC_IPC_INT_SET_INT1_Pos)                                                 /*!< 0x00000002 */
#define VIC_IPC_INT_SET_INT1                                                    VIC_IPC_INT_SET_INT1_Msk                                                                  /*!< IPC notification */
#define VIC_IPC_INT_SET_INT2_Pos                                                (2U)
#define VIC_IPC_INT_SET_INT2_Msk                                                (0x00000001U << VIC_IPC_INT_SET_INT2_Pos)                                                 /*!< 0x00000004 */
#define VIC_IPC_INT_SET_INT2                                                    VIC_IPC_INT_SET_INT2_Msk                                                                  /*!< IPC notification */
#define VIC_IPC_INT_SET_INT3_Pos                                                (3U)
#define VIC_IPC_INT_SET_INT3_Msk                                                (0x00000001U << VIC_IPC_INT_SET_INT3_Pos)                                                 /*!< 0x00000008 */
#define VIC_IPC_INT_SET_INT3                                                    VIC_IPC_INT_SET_INT3_Msk                                                                  /*!< IPC notification */
#define VIC_IPC_INT_IPC_STATUS_Pos                                              (16U)
#define VIC_IPC_INT_IPC_STATUS_Msk                                              (0x0000000FU << VIC_IPC_INT_IPC_STATUS_Pos)                                               /*!< 0x000F0000 */
#define VIC_IPC_INT_IPC_STATUS                                                  VIC_IPC_INT_IPC_STATUS_Msk                                                                /*!< IPC interrupt status */
/*************  Bit definition for VIC_IPC_INT (0x000) register  **************/
#define VIC_IPC_INT_SET_INT0_Pos                                                (0U)
#define VIC_IPC_INT_SET_INT0_Msk                                                (0x00000001U << VIC_IPC_INT_SET_INT0_Pos)                                                 /*!< 0x00000001 */
#define VIC_IPC_INT_SET_INT0                                                    VIC_IPC_INT_SET_INT0_Msk                                                                  /*!< IPC0 notification */
#define VIC_IPC_INT_SET_INT1_Pos                                                (1U)
#define VIC_IPC_INT_SET_INT1_Msk                                                (0x00000001U << VIC_IPC_INT_SET_INT1_Pos)                                                 /*!< 0x00000002 */
#define VIC_IPC_INT_SET_INT1                                                    VIC_IPC_INT_SET_INT1_Msk                                                                  /*!< IPC1 notification */
#define VIC_IPC_INT_SET_INT2_Pos                                                (2U)
#define VIC_IPC_INT_SET_INT2_Msk                                                (0x00000001U << VIC_IPC_INT_SET_INT2_Pos)                                                 /*!< 0x00000004 */
#define VIC_IPC_INT_SET_INT2                                                    VIC_IPC_INT_SET_INT2_Msk                                                                  /*!< IPC2 notification */
#define VIC_IPC_INT_SET_INT3_Pos                                                (3U)
#define VIC_IPC_INT_SET_INT3_Msk                                                (0x00000001U << VIC_IPC_INT_SET_INT3_Pos)                                                 /*!< 0x00000008 */
#define VIC_IPC_INT_SET_INT3                                                    VIC_IPC_INT_SET_INT3_Msk                                                                  /*!< IPC3 notification */
#define VIC_IPC_INT_IPC_STS0_Pos                                                (16U)
#define VIC_IPC_INT_IPC_STS0_Msk                                                (0x00000001U << VIC_IPC_INT_IPC_STS0_Pos)                                                 /*!< 0x00010000 */
#define VIC_IPC_INT_IPC_STS0                                                    VIC_IPC_INT_IPC_STS0_Msk                                                                  /*!< IPC0 interrupt status */
#define VIC_IPC_INT_IPC_STS1_Pos                                                (17U)
#define VIC_IPC_INT_IPC_STS1_Msk                                                (0x00000001U << VIC_IPC_INT_IPC_STS1_Pos)                                                 /*!< 0x00020000 */
#define VIC_IPC_INT_IPC_STS1                                                    VIC_IPC_INT_IPC_STS1_Msk                                                                  /*!< IPC1 interrupt status */
#define VIC_IPC_INT_IPC_STS2_Pos                                                (18U)
#define VIC_IPC_INT_IPC_STS2_Msk                                                (0x00000001U << VIC_IPC_INT_IPC_STS2_Pos)                                                 /*!< 0x00040000 */
#define VIC_IPC_INT_IPC_STS2                                                    VIC_IPC_INT_IPC_STS2_Msk                                                                  /*!< IPC2 interrupt status */
#define VIC_IPC_INT_IPC_STS3_Pos                                                (19U)
#define VIC_IPC_INT_IPC_STS3_Msk                                                (0x00000001U << VIC_IPC_INT_IPC_STS3_Pos)                                                 /*!< 0x00080000 */
#define VIC_IPC_INT_IPC_STS3                                                    VIC_IPC_INT_IPC_STS3_Msk                                                                  /*!< IPC3 interrupt status */

/**********  Bit definition for VIC_CTRL0_INT_INV (0x004) register  ***********/
#define VIC_CTRL0_INT_INV_INT_INV_Pos                                           (0U)
#define VIC_CTRL0_INT_INV_INT_INV_Msk                                           (0xFFFFFFFFU << VIC_CTRL0_INT_INV_INT_INV_Pos)                                            /*!< 0xFFFFFFFF */
#define VIC_CTRL0_INT_INV_INT_INV                                               VIC_CTRL0_INT_INV_INT_INV_Msk                                                             /*!< invert interrupt signal */

/**********  Bit definition for VIC_CTRL1_INT_DIS (0x008) register  ***********/
#define VIC_CTRL1_INT_DIS_INT_DISABLE_Pos                                       (0U)
#define VIC_CTRL1_INT_DIS_INT_DISABLE_Msk                                       (0xFFFFFFFFU << VIC_CTRL1_INT_DIS_INT_DISABLE_Pos)                                        /*!< 0xFFFFFFFF */
#define VIC_CTRL1_INT_DIS_INT_DISABLE                                           VIC_CTRL1_INT_DIS_INT_DISABLE_Msk                                                         /*!< mask interrupt signal before translating to level sensitive interrupt */

/*********  Bit definition for VIC_CTRL2_INT_TYPE0 (0x00C) register  **********/
#define VIC_CTRL2_INT_TYPE0_INT_TYPE0_Pos                                       (0U)
#define VIC_CTRL2_INT_TYPE0_INT_TYPE0_Msk                                       (0xFFFFFFFFU << VIC_CTRL2_INT_TYPE0_INT_TYPE0_Pos)                                        /*!< 0xFFFFFFFF */
#define VIC_CTRL2_INT_TYPE0_INT_TYPE0                                           VIC_CTRL2_INT_TYPE0_INT_TYPE0_Msk                                                         /*!< int15~int0 2-bit interrupt type select 2'b00 : level sensitive interrupt 2'b01 : rising edge trigger interrupt 2'b10 : falling edge trigger interrupt 2'b11 : rising and falling trigger interrupt */

/*********  Bit definition for VIC_CTRL3_INT_TYPE1 (0x010) register  **********/
#define VIC_CTRL3_INT_TYPE1_INT_TYPE1_Pos                                       (0U)
#define VIC_CTRL3_INT_TYPE1_INT_TYPE1_Msk                                       (0xFFFFFFFFU << VIC_CTRL3_INT_TYPE1_INT_TYPE1_Pos)                                        /*!< 0xFFFFFFFF */
#define VIC_CTRL3_INT_TYPE1_INT_TYPE1                                           VIC_CTRL3_INT_TYPE1_INT_TYPE1_Msk                                                         /*!< int31~int16 2-bit interrupt type select 2'b00 : level sensitive interrupt 2'b01 : rising edge trigger interrupt 2'b10 : falling edge trigger interrupt 2'b11 : rising and falling trigger interrupt */

/**********  Bit definition for VIC_CTRL4_INT_CLR (0x014) register  ***********/
#define VIC_CTRL4_INT_CLR_CLR_INT0_Pos                                          (0U)
#define VIC_CTRL4_INT_CLR_CLR_INT0_Msk                                          (0x00000001U << VIC_CTRL4_INT_CLR_CLR_INT0_Pos)                                           /*!< 0x00000001 */
#define VIC_CTRL4_INT_CLR_CLR_INT0                                              VIC_CTRL4_INT_CLR_CLR_INT0_Msk                                                            /*!< clear interrupt */
#define VIC_CTRL4_INT_CLR_CLR_INT1_Pos                                          (1U)
#define VIC_CTRL4_INT_CLR_CLR_INT1_Msk                                          (0x00000001U << VIC_CTRL4_INT_CLR_CLR_INT1_Pos)                                           /*!< 0x00000002 */
#define VIC_CTRL4_INT_CLR_CLR_INT1                                              VIC_CTRL4_INT_CLR_CLR_INT1_Msk                                                            /*!< clear interrupt */
#define VIC_CTRL4_INT_CLR_CLR_INT2_Pos                                          (2U)
#define VIC_CTRL4_INT_CLR_CLR_INT2_Msk                                          (0x00000001U << VIC_CTRL4_INT_CLR_CLR_INT2_Pos)                                           /*!< 0x00000004 */
#define VIC_CTRL4_INT_CLR_CLR_INT2                                              VIC_CTRL4_INT_CLR_CLR_INT2_Msk                                                            /*!< clear interrupt */
#define VIC_CTRL4_INT_CLR_CLR_INT3_Pos                                          (3U)
#define VIC_CTRL4_INT_CLR_CLR_INT3_Msk                                          (0x00000001U << VIC_CTRL4_INT_CLR_CLR_INT3_Pos)                                           /*!< 0x00000008 */
#define VIC_CTRL4_INT_CLR_CLR_INT3                                              VIC_CTRL4_INT_CLR_CLR_INT3_Msk                                                            /*!< clear interrupt */
#define VIC_CTRL4_INT_CLR_CLR_INT4_Pos                                          (4U)
#define VIC_CTRL4_INT_CLR_CLR_INT4_Msk                                          (0x00000001U << VIC_CTRL4_INT_CLR_CLR_INT4_Pos)                                           /*!< 0x00000010 */
#define VIC_CTRL4_INT_CLR_CLR_INT4                                              VIC_CTRL4_INT_CLR_CLR_INT4_Msk                                                            /*!< clear interrupt */
#define VIC_CTRL4_INT_CLR_CLR_INT5_Pos                                          (5U)
#define VIC_CTRL4_INT_CLR_CLR_INT5_Msk                                          (0x00000001U << VIC_CTRL4_INT_CLR_CLR_INT5_Pos)                                           /*!< 0x00000020 */
#define VIC_CTRL4_INT_CLR_CLR_INT5                                              VIC_CTRL4_INT_CLR_CLR_INT5_Msk                                                            /*!< clear interrupt */
#define VIC_CTRL4_INT_CLR_CLR_INT6_Pos                                          (6U)
#define VIC_CTRL4_INT_CLR_CLR_INT6_Msk                                          (0x00000001U << VIC_CTRL4_INT_CLR_CLR_INT6_Pos)                                           /*!< 0x00000040 */
#define VIC_CTRL4_INT_CLR_CLR_INT6                                              VIC_CTRL4_INT_CLR_CLR_INT6_Msk                                                            /*!< clear interrupt */
#define VIC_CTRL4_INT_CLR_CLR_INT7_Pos                                          (7U)
#define VIC_CTRL4_INT_CLR_CLR_INT7_Msk                                          (0x00000001U << VIC_CTRL4_INT_CLR_CLR_INT7_Pos)                                           /*!< 0x00000080 */
#define VIC_CTRL4_INT_CLR_CLR_INT7                                              VIC_CTRL4_INT_CLR_CLR_INT7_Msk                                                            /*!< clear interrupt */
#define VIC_CTRL4_INT_CLR_CLR_INT8_Pos                                          (8U)
#define VIC_CTRL4_INT_CLR_CLR_INT8_Msk                                          (0x00000001U << VIC_CTRL4_INT_CLR_CLR_INT8_Pos)                                           /*!< 0x00000100 */
#define VIC_CTRL4_INT_CLR_CLR_INT8                                              VIC_CTRL4_INT_CLR_CLR_INT8_Msk                                                            /*!< clear interrupt */
#define VIC_CTRL4_INT_CLR_CLR_INT9_Pos                                          (9U)
#define VIC_CTRL4_INT_CLR_CLR_INT9_Msk                                          (0x00000001U << VIC_CTRL4_INT_CLR_CLR_INT9_Pos)                                           /*!< 0x00000200 */
#define VIC_CTRL4_INT_CLR_CLR_INT9                                              VIC_CTRL4_INT_CLR_CLR_INT9_Msk                                                            /*!< clear interrupt */
#define VIC_CTRL4_INT_CLR_CLR_INT10_Pos                                         (10U)
#define VIC_CTRL4_INT_CLR_CLR_INT10_Msk                                         (0x00000001U << VIC_CTRL4_INT_CLR_CLR_INT10_Pos)                                          /*!< 0x00000400 */
#define VIC_CTRL4_INT_CLR_CLR_INT10                                             VIC_CTRL4_INT_CLR_CLR_INT10_Msk                                                           /*!< clear interrupt */
#define VIC_CTRL4_INT_CLR_CLR_INT11_Pos                                         (11U)
#define VIC_CTRL4_INT_CLR_CLR_INT11_Msk                                         (0x00000001U << VIC_CTRL4_INT_CLR_CLR_INT11_Pos)                                          /*!< 0x00000800 */
#define VIC_CTRL4_INT_CLR_CLR_INT11                                             VIC_CTRL4_INT_CLR_CLR_INT11_Msk                                                           /*!< clear interrupt */
#define VIC_CTRL4_INT_CLR_CLR_INT12_Pos                                         (12U)
#define VIC_CTRL4_INT_CLR_CLR_INT12_Msk                                         (0x00000001U << VIC_CTRL4_INT_CLR_CLR_INT12_Pos)                                          /*!< 0x00001000 */
#define VIC_CTRL4_INT_CLR_CLR_INT12                                             VIC_CTRL4_INT_CLR_CLR_INT12_Msk                                                           /*!< clear interrupt */
#define VIC_CTRL4_INT_CLR_CLR_INT13_Pos                                         (13U)
#define VIC_CTRL4_INT_CLR_CLR_INT13_Msk                                         (0x00000001U << VIC_CTRL4_INT_CLR_CLR_INT13_Pos)                                          /*!< 0x00002000 */
#define VIC_CTRL4_INT_CLR_CLR_INT13                                             VIC_CTRL4_INT_CLR_CLR_INT13_Msk                                                           /*!< clear interrupt */
#define VIC_CTRL4_INT_CLR_CLR_INT14_Pos                                         (14U)
#define VIC_CTRL4_INT_CLR_CLR_INT14_Msk                                         (0x00000001U << VIC_CTRL4_INT_CLR_CLR_INT14_Pos)                                          /*!< 0x00004000 */
#define VIC_CTRL4_INT_CLR_CLR_INT14                                             VIC_CTRL4_INT_CLR_CLR_INT14_Msk                                                           /*!< clear interrupt */
#define VIC_CTRL4_INT_CLR_CLR_INT15_Pos                                         (15U)
#define VIC_CTRL4_INT_CLR_CLR_INT15_Msk                                         (0x00000001U << VIC_CTRL4_INT_CLR_CLR_INT15_Pos)                                          /*!< 0x00008000 */
#define VIC_CTRL4_INT_CLR_CLR_INT15                                             VIC_CTRL4_INT_CLR_CLR_INT15_Msk                                                           /*!< clear interrupt */
#define VIC_CTRL4_INT_CLR_CLR_INT16_Pos                                         (16U)
#define VIC_CTRL4_INT_CLR_CLR_INT16_Msk                                         (0x00000001U << VIC_CTRL4_INT_CLR_CLR_INT16_Pos)                                          /*!< 0x00010000 */
#define VIC_CTRL4_INT_CLR_CLR_INT16                                             VIC_CTRL4_INT_CLR_CLR_INT16_Msk                                                           /*!< clear interrupt */
#define VIC_CTRL4_INT_CLR_CLR_INT17_Pos                                         (17U)
#define VIC_CTRL4_INT_CLR_CLR_INT17_Msk                                         (0x00000001U << VIC_CTRL4_INT_CLR_CLR_INT17_Pos)                                          /*!< 0x00020000 */
#define VIC_CTRL4_INT_CLR_CLR_INT17                                             VIC_CTRL4_INT_CLR_CLR_INT17_Msk                                                           /*!< clear interrupt */
#define VIC_CTRL4_INT_CLR_CLR_INT18_Pos                                         (18U)
#define VIC_CTRL4_INT_CLR_CLR_INT18_Msk                                         (0x00000001U << VIC_CTRL4_INT_CLR_CLR_INT18_Pos)                                          /*!< 0x00040000 */
#define VIC_CTRL4_INT_CLR_CLR_INT18                                             VIC_CTRL4_INT_CLR_CLR_INT18_Msk                                                           /*!< clear interrupt */
#define VIC_CTRL4_INT_CLR_CLR_INT19_Pos                                         (19U)
#define VIC_CTRL4_INT_CLR_CLR_INT19_Msk                                         (0x00000001U << VIC_CTRL4_INT_CLR_CLR_INT19_Pos)                                          /*!< 0x00080000 */
#define VIC_CTRL4_INT_CLR_CLR_INT19                                             VIC_CTRL4_INT_CLR_CLR_INT19_Msk                                                           /*!< clear interrupt */
#define VIC_CTRL4_INT_CLR_CLR_INT20_Pos                                         (20U)
#define VIC_CTRL4_INT_CLR_CLR_INT20_Msk                                         (0x00000001U << VIC_CTRL4_INT_CLR_CLR_INT20_Pos)                                          /*!< 0x00100000 */
#define VIC_CTRL4_INT_CLR_CLR_INT20                                             VIC_CTRL4_INT_CLR_CLR_INT20_Msk                                                           /*!< clear interrupt */
#define VIC_CTRL4_INT_CLR_CLR_INT21_Pos                                         (21U)
#define VIC_CTRL4_INT_CLR_CLR_INT21_Msk                                         (0x00000001U << VIC_CTRL4_INT_CLR_CLR_INT21_Pos)                                          /*!< 0x00200000 */
#define VIC_CTRL4_INT_CLR_CLR_INT21                                             VIC_CTRL4_INT_CLR_CLR_INT21_Msk                                                           /*!< clear interrupt */
#define VIC_CTRL4_INT_CLR_CLR_INT22_Pos                                         (22U)
#define VIC_CTRL4_INT_CLR_CLR_INT22_Msk                                         (0x00000001U << VIC_CTRL4_INT_CLR_CLR_INT22_Pos)                                          /*!< 0x00400000 */
#define VIC_CTRL4_INT_CLR_CLR_INT22                                             VIC_CTRL4_INT_CLR_CLR_INT22_Msk                                                           /*!< clear interrupt */
#define VIC_CTRL4_INT_CLR_CLR_INT23_Pos                                         (23U)
#define VIC_CTRL4_INT_CLR_CLR_INT23_Msk                                         (0x00000001U << VIC_CTRL4_INT_CLR_CLR_INT23_Pos)                                          /*!< 0x00800000 */
#define VIC_CTRL4_INT_CLR_CLR_INT23                                             VIC_CTRL4_INT_CLR_CLR_INT23_Msk                                                           /*!< clear interrupt */
#define VIC_CTRL4_INT_CLR_CLR_INT24_Pos                                         (24U)
#define VIC_CTRL4_INT_CLR_CLR_INT24_Msk                                         (0x00000001U << VIC_CTRL4_INT_CLR_CLR_INT24_Pos)                                          /*!< 0x01000000 */
#define VIC_CTRL4_INT_CLR_CLR_INT24                                             VIC_CTRL4_INT_CLR_CLR_INT24_Msk                                                           /*!< clear interrupt */
#define VIC_CTRL4_INT_CLR_CLR_INT25_Pos                                         (25U)
#define VIC_CTRL4_INT_CLR_CLR_INT25_Msk                                         (0x00000001U << VIC_CTRL4_INT_CLR_CLR_INT25_Pos)                                          /*!< 0x02000000 */
#define VIC_CTRL4_INT_CLR_CLR_INT25                                             VIC_CTRL4_INT_CLR_CLR_INT25_Msk                                                           /*!< clear interrupt */
#define VIC_CTRL4_INT_CLR_CLR_INT26_Pos                                         (26U)
#define VIC_CTRL4_INT_CLR_CLR_INT26_Msk                                         (0x00000001U << VIC_CTRL4_INT_CLR_CLR_INT26_Pos)                                          /*!< 0x04000000 */
#define VIC_CTRL4_INT_CLR_CLR_INT26                                             VIC_CTRL4_INT_CLR_CLR_INT26_Msk                                                           /*!< clear interrupt */
#define VIC_CTRL4_INT_CLR_CLR_INT27_Pos                                         (27U)
#define VIC_CTRL4_INT_CLR_CLR_INT27_Msk                                         (0x00000001U << VIC_CTRL4_INT_CLR_CLR_INT27_Pos)                                          /*!< 0x08000000 */
#define VIC_CTRL4_INT_CLR_CLR_INT27                                             VIC_CTRL4_INT_CLR_CLR_INT27_Msk                                                           /*!< clear interrupt */
#define VIC_CTRL4_INT_CLR_CLR_INT28_Pos                                         (28U)
#define VIC_CTRL4_INT_CLR_CLR_INT28_Msk                                         (0x00000001U << VIC_CTRL4_INT_CLR_CLR_INT28_Pos)                                          /*!< 0x10000000 */
#define VIC_CTRL4_INT_CLR_CLR_INT28                                             VIC_CTRL4_INT_CLR_CLR_INT28_Msk                                                           /*!< clear interrupt */
#define VIC_CTRL4_INT_CLR_CLR_INT29_Pos                                         (29U)
#define VIC_CTRL4_INT_CLR_CLR_INT29_Msk                                         (0x00000001U << VIC_CTRL4_INT_CLR_CLR_INT29_Pos)                                          /*!< 0x20000000 */
#define VIC_CTRL4_INT_CLR_CLR_INT29                                             VIC_CTRL4_INT_CLR_CLR_INT29_Msk                                                           /*!< clear interrupt */
#define VIC_CTRL4_INT_CLR_CLR_INT30_Pos                                         (30U)
#define VIC_CTRL4_INT_CLR_CLR_INT30_Msk                                         (0x00000001U << VIC_CTRL4_INT_CLR_CLR_INT30_Pos)                                          /*!< 0x40000000 */
#define VIC_CTRL4_INT_CLR_CLR_INT30                                             VIC_CTRL4_INT_CLR_CLR_INT30_Msk                                                           /*!< clear interrupt */
#define VIC_CTRL4_INT_CLR_CLR_INT31_Pos                                         (31U)
#define VIC_CTRL4_INT_CLR_CLR_INT31_Msk                                         (0x00000001U << VIC_CTRL4_INT_CLR_CLR_INT31_Pos)                                          /*!< 0x80000000 */
#define VIC_CTRL4_INT_CLR_CLR_INT31                                             VIC_CTRL4_INT_CLR_CLR_INT31_Msk                                                           /*!< clear interrupt */

/**********  Bit definition for VIC_CTRL5_INT_MSK (0x018) register  ***********/
#define VIC_CTRL5_INT_MSK_MASK_INT_Pos                                          (0U)
#define VIC_CTRL5_INT_MSK_MASK_INT_Msk                                          (0xFFFFFFFFU << VIC_CTRL5_INT_MSK_MASK_INT_Pos)                                           /*!< 0xFFFFFFFF */
#define VIC_CTRL5_INT_MSK_MASK_INT                                              VIC_CTRL5_INT_MSK_MASK_INT_Msk                                                            /*!< mask interrupt */

/**********  Bit definition for VIC_CTRL6_INT_STS (0x01C) register  ***********/
#define VIC_CTRL6_INT_STS_INT_STATUS_Pos                                        (0U)
#define VIC_CTRL6_INT_STS_INT_STATUS_Msk                                        (0xFFFFFFFFU << VIC_CTRL6_INT_STS_INT_STATUS_Pos)                                         /*!< 0xFFFFFFFF */
#define VIC_CTRL6_INT_STS_INT_STATUS                                            VIC_CTRL6_INT_STS_INT_STATUS_Msk                                                          /*!< interrupt status */

/*********  Bit definition for VIC_CTRL7_GINT_INV_L (0x020) register  *********/
#define VIC_CTRL7_GINT_INV_L_GPIO_INT_INV_Pos                                   (0U)
#define VIC_CTRL7_GINT_INV_L_GPIO_INT_INV_Msk                                   (0xFFFFFFFFU << VIC_CTRL7_GINT_INV_L_GPIO_INT_INV_Pos)                                    /*!< 0xFFFFFFFF */
#define VIC_CTRL7_GINT_INV_L_GPIO_INT_INV                                       VIC_CTRL7_GINT_INV_L_GPIO_INT_INV_Msk                                                     /*!< invert interrupt signal */

/*********  Bit definition for VIC_CTRL8_GINT_DIS_L (0x024) register  *********/
#define VIC_CTRL8_GINT_DIS_L_GPIO_INT_DISABLE_Pos                               (0U)
#define VIC_CTRL8_GINT_DIS_L_GPIO_INT_DISABLE_Msk                               (0xFFFFFFFFU << VIC_CTRL8_GINT_DIS_L_GPIO_INT_DISABLE_Pos)                                /*!< 0xFFFFFFFF */
#define VIC_CTRL8_GINT_DIS_L_GPIO_INT_DISABLE                                   VIC_CTRL8_GINT_DIS_L_GPIO_INT_DISABLE_Msk                                                 /*!< mask interrupt signal before translating to level sensitive interrupt */

/*********  Bit definition for VIC_CTRL9_GINT_TYPE0 (0x028) register  *********/
#define VIC_CTRL9_GINT_TYPE0_GPIO_INT_TYPE0_Pos                                 (0U)
#define VIC_CTRL9_GINT_TYPE0_GPIO_INT_TYPE0_Msk                                 (0xFFFFFFFFU << VIC_CTRL9_GINT_TYPE0_GPIO_INT_TYPE0_Pos)                                  /*!< 0xFFFFFFFF */
#define VIC_CTRL9_GINT_TYPE0_GPIO_INT_TYPE0                                     VIC_CTRL9_GINT_TYPE0_GPIO_INT_TYPE0_Msk                                                   /*!< gpio15~gpio0 2-bit interrupt type select 2'b00 : level sensitive interrupt 2'b01 : rising edge trigger interrupt 2'b10 : falling edge trigger interrupt 2'b11 : rising and falling trigger interrupt */

/*********  Bit definition for VIC_CTRLA_GINT_TYPE1 (0x02C) register  *********/
#define VIC_CTRLA_GINT_TYPE1_GPIO_INT_TYPE1_Pos                                 (0U)
#define VIC_CTRLA_GINT_TYPE1_GPIO_INT_TYPE1_Msk                                 (0xFFFFFFFFU << VIC_CTRLA_GINT_TYPE1_GPIO_INT_TYPE1_Pos)                                  /*!< 0xFFFFFFFF */
#define VIC_CTRLA_GINT_TYPE1_GPIO_INT_TYPE1                                     VIC_CTRLA_GINT_TYPE1_GPIO_INT_TYPE1_Msk                                                   /*!< gpio31~gpio16 2-bit interrupt type select 2'b00 : level sensitive interrupt 2'b01 : rising edge trigger interrupt 2'b10 : falling edge trigger interrupt 2'b11 : rising and falling trigger interrupt */

/*********  Bit definition for VIC_CTRLB_GINT_CLR_L (0x030) register  *********/
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT0_Pos                                  (0U)
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT0_Msk                                  (0x00000001U << VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT0_Pos)                                   /*!< 0x00000001 */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT0                                      VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT0_Msk                                                    /*!< clear interrupt */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT1_Pos                                  (1U)
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT1_Msk                                  (0x00000001U << VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT1_Pos)                                   /*!< 0x00000002 */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT1                                      VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT1_Msk                                                    /*!< clear interrupt */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT2_Pos                                  (2U)
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT2_Msk                                  (0x00000001U << VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT2_Pos)                                   /*!< 0x00000004 */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT2                                      VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT2_Msk                                                    /*!< clear interrupt */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT3_Pos                                  (3U)
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT3_Msk                                  (0x00000001U << VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT3_Pos)                                   /*!< 0x00000008 */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT3                                      VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT3_Msk                                                    /*!< clear interrupt */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT4_Pos                                  (4U)
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT4_Msk                                  (0x00000001U << VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT4_Pos)                                   /*!< 0x00000010 */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT4                                      VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT4_Msk                                                    /*!< clear interrupt */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT5_Pos                                  (5U)
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT5_Msk                                  (0x00000001U << VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT5_Pos)                                   /*!< 0x00000020 */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT5                                      VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT5_Msk                                                    /*!< clear interrupt */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT6_Pos                                  (6U)
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT6_Msk                                  (0x00000001U << VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT6_Pos)                                   /*!< 0x00000040 */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT6                                      VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT6_Msk                                                    /*!< clear interrupt */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT7_Pos                                  (7U)
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT7_Msk                                  (0x00000001U << VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT7_Pos)                                   /*!< 0x00000080 */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT7                                      VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT7_Msk                                                    /*!< clear interrupt */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT8_Pos                                  (8U)
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT8_Msk                                  (0x00000001U << VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT8_Pos)                                   /*!< 0x00000100 */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT8                                      VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT8_Msk                                                    /*!< clear interrupt */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT9_Pos                                  (9U)
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT9_Msk                                  (0x00000001U << VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT9_Pos)                                   /*!< 0x00000200 */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT9                                      VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT9_Msk                                                    /*!< clear interrupt */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT10_Pos                                 (10U)
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT10_Msk                                 (0x00000001U << VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT10_Pos)                                  /*!< 0x00000400 */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT10                                     VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT10_Msk                                                   /*!< clear interrupt */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT11_Pos                                 (11U)
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT11_Msk                                 (0x00000001U << VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT11_Pos)                                  /*!< 0x00000800 */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT11                                     VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT11_Msk                                                   /*!< clear interrupt */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT12_Pos                                 (12U)
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT12_Msk                                 (0x00000001U << VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT12_Pos)                                  /*!< 0x00001000 */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT12                                     VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT12_Msk                                                   /*!< clear interrupt */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT13_Pos                                 (13U)
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT13_Msk                                 (0x00000001U << VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT13_Pos)                                  /*!< 0x00002000 */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT13                                     VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT13_Msk                                                   /*!< clear interrupt */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT14_Pos                                 (14U)
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT14_Msk                                 (0x00000001U << VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT14_Pos)                                  /*!< 0x00004000 */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT14                                     VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT14_Msk                                                   /*!< clear interrupt */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT15_Pos                                 (15U)
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT15_Msk                                 (0x00000001U << VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT15_Pos)                                  /*!< 0x00008000 */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT15                                     VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT15_Msk                                                   /*!< clear interrupt */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT16_Pos                                 (16U)
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT16_Msk                                 (0x00000001U << VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT16_Pos)                                  /*!< 0x00010000 */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT16                                     VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT16_Msk                                                   /*!< clear interrupt */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT17_Pos                                 (17U)
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT17_Msk                                 (0x00000001U << VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT17_Pos)                                  /*!< 0x00020000 */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT17                                     VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT17_Msk                                                   /*!< clear interrupt */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT18_Pos                                 (18U)
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT18_Msk                                 (0x00000001U << VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT18_Pos)                                  /*!< 0x00040000 */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT18                                     VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT18_Msk                                                   /*!< clear interrupt */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT19_Pos                                 (19U)
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT19_Msk                                 (0x00000001U << VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT19_Pos)                                  /*!< 0x00080000 */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT19                                     VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT19_Msk                                                   /*!< clear interrupt */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT20_Pos                                 (20U)
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT20_Msk                                 (0x00000001U << VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT20_Pos)                                  /*!< 0x00100000 */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT20                                     VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT20_Msk                                                   /*!< clear interrupt */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT21_Pos                                 (21U)
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT21_Msk                                 (0x00000001U << VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT21_Pos)                                  /*!< 0x00200000 */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT21                                     VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT21_Msk                                                   /*!< clear interrupt */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT22_Pos                                 (22U)
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT22_Msk                                 (0x00000001U << VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT22_Pos)                                  /*!< 0x00400000 */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT22                                     VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT22_Msk                                                   /*!< clear interrupt */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT23_Pos                                 (23U)
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT23_Msk                                 (0x00000001U << VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT23_Pos)                                  /*!< 0x00800000 */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT23                                     VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT23_Msk                                                   /*!< clear interrupt */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT24_Pos                                 (24U)
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT24_Msk                                 (0x00000001U << VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT24_Pos)                                  /*!< 0x01000000 */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT24                                     VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT24_Msk                                                   /*!< clear interrupt */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT25_Pos                                 (25U)
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT25_Msk                                 (0x00000001U << VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT25_Pos)                                  /*!< 0x02000000 */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT25                                     VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT25_Msk                                                   /*!< clear interrupt */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT26_Pos                                 (26U)
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT26_Msk                                 (0x00000001U << VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT26_Pos)                                  /*!< 0x04000000 */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT26                                     VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT26_Msk                                                   /*!< clear interrupt */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT27_Pos                                 (27U)
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT27_Msk                                 (0x00000001U << VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT27_Pos)                                  /*!< 0x08000000 */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT27                                     VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT27_Msk                                                   /*!< clear interrupt */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT28_Pos                                 (28U)
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT28_Msk                                 (0x00000001U << VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT28_Pos)                                  /*!< 0x10000000 */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT28                                     VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT28_Msk                                                   /*!< clear interrupt */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT29_Pos                                 (29U)
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT29_Msk                                 (0x00000001U << VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT29_Pos)                                  /*!< 0x20000000 */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT29                                     VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT29_Msk                                                   /*!< clear interrupt */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT30_Pos                                 (30U)
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT30_Msk                                 (0x00000001U << VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT30_Pos)                                  /*!< 0x40000000 */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT30                                     VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT30_Msk                                                   /*!< clear interrupt */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT31_Pos                                 (31U)
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT31_Msk                                 (0x00000001U << VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT31_Pos)                                  /*!< 0x80000000 */
#define VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT31                                     VIC_CTRLB_GINT_CLR_L_GPIO_CLR_INT31_Msk                                                   /*!< clear interrupt */

/*********  Bit definition for VIC_CTRLC_GINT_MSK_L (0x034) register  *********/
#define VIC_CTRLC_GINT_MSK_L_GPIO_MASK_INT_Pos                                  (0U)
#define VIC_CTRLC_GINT_MSK_L_GPIO_MASK_INT_Msk                                  (0xFFFFFFFFU << VIC_CTRLC_GINT_MSK_L_GPIO_MASK_INT_Pos)                                   /*!< 0xFFFFFFFF */
#define VIC_CTRLC_GINT_MSK_L_GPIO_MASK_INT                                      VIC_CTRLC_GINT_MSK_L_GPIO_MASK_INT_Msk                                                    /*!< mask interrupt */

/*********  Bit definition for VIC_CTRLD_GINT_STS_L (0x038) register  *********/
#define VIC_CTRLD_GINT_STS_L_GPIO_INT_STATUS_Pos                                (0U)
#define VIC_CTRLD_GINT_STS_L_GPIO_INT_STATUS_Msk                                (0xFFFFFFFFU << VIC_CTRLD_GINT_STS_L_GPIO_INT_STATUS_Pos)                                 /*!< 0xFFFFFFFF */
#define VIC_CTRLD_GINT_STS_L_GPIO_INT_STATUS                                    VIC_CTRLD_GINT_STS_L_GPIO_INT_STATUS_Msk                                                  /*!< interrupt status */

/*********  Bit definition for VIC_CTRLE_GINT_MMF_L (0x03C) register  *********/
#define VIC_CTRLE_GINT_MMF_L_CLK_FSP_GPIO_INT_EN_Pos                            (0U)
#define VIC_CTRLE_GINT_MMF_L_CLK_FSP_GPIO_INT_EN_Msk                            (0xFFFFFFFFU << VIC_CTRLE_GINT_MMF_L_CLK_FSP_GPIO_INT_EN_Pos)                             /*!< 0xFFFFFFFF */
#define VIC_CTRLE_GINT_MMF_L_CLK_FSP_GPIO_INT_EN                                VIC_CTRLE_GINT_MMF_L_CLK_FSP_GPIO_INT_EN_Msk                                              /*!< gpio notify clock modulator at full speed enable */

/**********  Bit definition for VIC_CTRLF_IINT_MMF (0x040) register  **********/
#define VIC_CTRLF_IINT_MMF_CLK_FSP_INT_EN_Pos                                   (0U)
#define VIC_CTRLF_IINT_MMF_CLK_FSP_INT_EN_Msk                                   (0xFFFFFFFFU << VIC_CTRLF_IINT_MMF_CLK_FSP_INT_EN_Pos)                                    /*!< 0xFFFFFFFF */
#define VIC_CTRLF_IINT_MMF_CLK_FSP_INT_EN                                       VIC_CTRLF_IINT_MMF_CLK_FSP_INT_EN_Msk                                                     /*!< [3:0] : IPC notify clock modulator at full speed enable [31:4] : reserved */

/********  Bit definition for VIC_CTRL10_GINT_INV_H (0x044) register  *********/
#define VIC_CTRL10_GINT_INV_H_GPIO_INT_INV_H_Pos                                (0U)
#define VIC_CTRL10_GINT_INV_H_GPIO_INT_INV_H_Msk                                (0x000001FFU << VIC_CTRL10_GINT_INV_H_GPIO_INT_INV_H_Pos)                                 /*!< 0x000001FF */
#define VIC_CTRL10_GINT_INV_H_GPIO_INT_INV_H                                    VIC_CTRL10_GINT_INV_H_GPIO_INT_INV_H_Msk                                                  /*!< invert interrupt signal */

/********  Bit definition for VIC_CTRL11_GINT_DIS_H (0x048) register  *********/
#define VIC_CTRL11_GINT_DIS_H_GPIO_INT_DISABLE_H_Pos                            (0U)
#define VIC_CTRL11_GINT_DIS_H_GPIO_INT_DISABLE_H_Msk                            (0x000001FFU << VIC_CTRL11_GINT_DIS_H_GPIO_INT_DISABLE_H_Pos)                             /*!< 0x000001FF */
#define VIC_CTRL11_GINT_DIS_H_GPIO_INT_DISABLE_H                                VIC_CTRL11_GINT_DIS_H_GPIO_INT_DISABLE_H_Msk                                              /*!< mask interrupt signal before translating to level sensitive interrupt */

/********  Bit definition for VIC_CTRL12_GINT_TYPE2 (0x04C) register  *********/
#define VIC_CTRL12_GINT_TYPE2_GPIO_INT_TYPE_H0_Pos                              (0U)
#define VIC_CTRL12_GINT_TYPE2_GPIO_INT_TYPE_H0_Msk                              (0x0003FFFFU << VIC_CTRL12_GINT_TYPE2_GPIO_INT_TYPE_H0_Pos)                               /*!< 0x0003FFFF */
#define VIC_CTRL12_GINT_TYPE2_GPIO_INT_TYPE_H0                                  VIC_CTRL12_GINT_TYPE2_GPIO_INT_TYPE_H0_Msk                                                /*!< gpio15~gpio0 2-bit interrupt type select 2'b00 : level sensitive interrupt 2'b01 : rising edge trigger interrupt 2'b10 : falling edge trigger interrupt 2'b11 : rising and falling trigger interrupt */

/********  Bit definition for VIC_CTRL14_GINT_CLR_H (0x054) register  *********/
#define VIC_CTRL14_GINT_CLR_H_GPIO_CLR_INT32_Pos                                (0U)
#define VIC_CTRL14_GINT_CLR_H_GPIO_CLR_INT32_Msk                                (0x00000001U << VIC_CTRL14_GINT_CLR_H_GPIO_CLR_INT32_Pos)                                 /*!< 0x00000001 */
#define VIC_CTRL14_GINT_CLR_H_GPIO_CLR_INT32                                    VIC_CTRL14_GINT_CLR_H_GPIO_CLR_INT32_Msk                                                  /*!< clear interrupt */
#define VIC_CTRL14_GINT_CLR_H_GPIO_CLR_INT33_Pos                                (1U)
#define VIC_CTRL14_GINT_CLR_H_GPIO_CLR_INT33_Msk                                (0x00000001U << VIC_CTRL14_GINT_CLR_H_GPIO_CLR_INT33_Pos)                                 /*!< 0x00000002 */
#define VIC_CTRL14_GINT_CLR_H_GPIO_CLR_INT33                                    VIC_CTRL14_GINT_CLR_H_GPIO_CLR_INT33_Msk                                                  /*!< clear interrupt */
#define VIC_CTRL14_GINT_CLR_H_GPIO_CLR_INT34_Pos                                (2U)
#define VIC_CTRL14_GINT_CLR_H_GPIO_CLR_INT34_Msk                                (0x00000001U << VIC_CTRL14_GINT_CLR_H_GPIO_CLR_INT34_Pos)                                 /*!< 0x00000004 */
#define VIC_CTRL14_GINT_CLR_H_GPIO_CLR_INT34                                    VIC_CTRL14_GINT_CLR_H_GPIO_CLR_INT34_Msk                                                  /*!< clear interrupt */
#define VIC_CTRL14_GINT_CLR_H_GPIO_CLR_INT35_Pos                                (3U)
#define VIC_CTRL14_GINT_CLR_H_GPIO_CLR_INT35_Msk                                (0x00000001U << VIC_CTRL14_GINT_CLR_H_GPIO_CLR_INT35_Pos)                                 /*!< 0x00000008 */
#define VIC_CTRL14_GINT_CLR_H_GPIO_CLR_INT35                                    VIC_CTRL14_GINT_CLR_H_GPIO_CLR_INT35_Msk                                                  /*!< clear interrupt */
#define VIC_CTRL14_GINT_CLR_H_GPIO_CLR_INT36_Pos                                (4U)
#define VIC_CTRL14_GINT_CLR_H_GPIO_CLR_INT36_Msk                                (0x00000001U << VIC_CTRL14_GINT_CLR_H_GPIO_CLR_INT36_Pos)                                 /*!< 0x00000010 */
#define VIC_CTRL14_GINT_CLR_H_GPIO_CLR_INT36                                    VIC_CTRL14_GINT_CLR_H_GPIO_CLR_INT36_Msk                                                  /*!< clear interrupt */
#define VIC_CTRL14_GINT_CLR_H_GPIO_CLR_INT37_Pos                                (5U)
#define VIC_CTRL14_GINT_CLR_H_GPIO_CLR_INT37_Msk                                (0x00000001U << VIC_CTRL14_GINT_CLR_H_GPIO_CLR_INT37_Pos)                                 /*!< 0x00000020 */
#define VIC_CTRL14_GINT_CLR_H_GPIO_CLR_INT37                                    VIC_CTRL14_GINT_CLR_H_GPIO_CLR_INT37_Msk                                                  /*!< clear interrupt */
#define VIC_CTRL14_GINT_CLR_H_GPIO_CLR_INT38_Pos                                (6U)
#define VIC_CTRL14_GINT_CLR_H_GPIO_CLR_INT38_Msk                                (0x00000001U << VIC_CTRL14_GINT_CLR_H_GPIO_CLR_INT38_Pos)                                 /*!< 0x00000040 */
#define VIC_CTRL14_GINT_CLR_H_GPIO_CLR_INT38                                    VIC_CTRL14_GINT_CLR_H_GPIO_CLR_INT38_Msk                                                  /*!< clear interrupt */
#define VIC_CTRL14_GINT_CLR_H_GPIO_CLR_INT39_Pos                                (7U)
#define VIC_CTRL14_GINT_CLR_H_GPIO_CLR_INT39_Msk                                (0x00000001U << VIC_CTRL14_GINT_CLR_H_GPIO_CLR_INT39_Pos)                                 /*!< 0x00000080 */
#define VIC_CTRL14_GINT_CLR_H_GPIO_CLR_INT39                                    VIC_CTRL14_GINT_CLR_H_GPIO_CLR_INT39_Msk                                                  /*!< clear interrupt */
#define VIC_CTRL14_GINT_CLR_H_GPIO_CLR_INT40_Pos                                (8U)
#define VIC_CTRL14_GINT_CLR_H_GPIO_CLR_INT40_Msk                                (0x00000001U << VIC_CTRL14_GINT_CLR_H_GPIO_CLR_INT40_Pos)                                 /*!< 0x00000100 */
#define VIC_CTRL14_GINT_CLR_H_GPIO_CLR_INT40                                    VIC_CTRL14_GINT_CLR_H_GPIO_CLR_INT40_Msk                                                  /*!< clear interrupt */

/********  Bit definition for VIC_CTRL15_GINT_MSK_H (0x058) register  *********/
#define VIC_CTRL15_GINT_MSK_H_GPIO_MASK_INT_H_Pos                               (0U)
#define VIC_CTRL15_GINT_MSK_H_GPIO_MASK_INT_H_Msk                               (0x000001FFU << VIC_CTRL15_GINT_MSK_H_GPIO_MASK_INT_H_Pos)                                /*!< 0x000001FF */
#define VIC_CTRL15_GINT_MSK_H_GPIO_MASK_INT_H                                   VIC_CTRL15_GINT_MSK_H_GPIO_MASK_INT_H_Msk                                                 /*!< mask interrupt */

/********  Bit definition for VIC_CTRL16_GINT_STS_H (0x05C) register  *********/
#define VIC_CTRL16_GINT_STS_H_GPIO_INT_STATUS_H_Pos                             (0U)
#define VIC_CTRL16_GINT_STS_H_GPIO_INT_STATUS_H_Msk                             (0x000001FFU << VIC_CTRL16_GINT_STS_H_GPIO_INT_STATUS_H_Pos)                              /*!< 0x000001FF */
#define VIC_CTRL16_GINT_STS_H_GPIO_INT_STATUS_H                                 VIC_CTRL16_GINT_STS_H_GPIO_INT_STATUS_H_Msk                                               /*!< interrupt status */

/********  Bit definition for VIC_CTRL17_GINT_MMF_H (0x060) register  *********/
#define VIC_CTRL17_GINT_MMF_H_CLK_FSP_GPIO_INT_EN_H_Pos                         (0U)
#define VIC_CTRL17_GINT_MMF_H_CLK_FSP_GPIO_INT_EN_H_Msk                         (0x000001FFU << VIC_CTRL17_GINT_MMF_H_CLK_FSP_GPIO_INT_EN_H_Pos)                          /*!< 0x000001FF */
#define VIC_CTRL17_GINT_MMF_H_CLK_FSP_GPIO_INT_EN_H                             VIC_CTRL17_GINT_MMF_H_CLK_FSP_GPIO_INT_EN_H_Msk                                           /*!< gpio notify clock modulator at full speed enable */



/******************************************************************************/
/*                                                                            */
/*                       System control register (SYS)                        */
/*                                                                            */
/******************************************************************************/

/***********  Bit definition for SYS_SRAM_BYPASS (0x00C) register  ************/
#define SYS_SRAM_BYPASS_APS_SRAM_RD_WS1_BYPASS_Pos                              (0U)
#define SYS_SRAM_BYPASS_APS_SRAM_RD_WS1_BYPASS_Msk                              (0x00000001U << SYS_SRAM_BYPASS_APS_SRAM_RD_WS1_BYPASS_Pos)                               /*!< 0x00000001 */
#define SYS_SRAM_BYPASS_APS_SRAM_RD_WS1_BYPASS                                  SYS_SRAM_BYPASS_APS_SRAM_RD_WS1_BYPASS_Msk                                                /*!< 1: bypass WS (Wait State) 0: not bypass WS */
#define SYS_SRAM_BYPASS_APS_SRAM_RD_WS2_BYPASS_Pos                              (1U)
#define SYS_SRAM_BYPASS_APS_SRAM_RD_WS2_BYPASS_Msk                              (0x00000001U << SYS_SRAM_BYPASS_APS_SRAM_RD_WS2_BYPASS_Pos)                               /*!< 0x00000002 */
#define SYS_SRAM_BYPASS_APS_SRAM_RD_WS2_BYPASS                                  SYS_SRAM_BYPASS_APS_SRAM_RD_WS2_BYPASS_Msk                                                /*!< 1: bypass WS 0: not bypass WS */
#define SYS_SRAM_BYPASS_APS_SRAM_WR_WS_BYPASS_Pos                               (2U)
#define SYS_SRAM_BYPASS_APS_SRAM_WR_WS_BYPASS_Msk                               (0x00000001U << SYS_SRAM_BYPASS_APS_SRAM_WR_WS_BYPASS_Pos)                                /*!< 0x00000004 */
#define SYS_SRAM_BYPASS_APS_SRAM_WR_WS_BYPASS                                   SYS_SRAM_BYPASS_APS_SRAM_WR_WS_BYPASS_Msk                                                 /*!< 1: bypass WS  0: not bypass WS */
#define SYS_SRAM_BYPASS_SHARE_SRAM_RD_WS1_BYPASS_Pos                            (3U)
#define SYS_SRAM_BYPASS_SHARE_SRAM_RD_WS1_BYPASS_Msk                            (0x00000001U << SYS_SRAM_BYPASS_SHARE_SRAM_RD_WS1_BYPASS_Pos)                             /*!< 0x00000008 */
#define SYS_SRAM_BYPASS_SHARE_SRAM_RD_WS1_BYPASS                                SYS_SRAM_BYPASS_SHARE_SRAM_RD_WS1_BYPASS_Msk                                              /*!< 1: bypass WS 0: not bypass WS */
#define SYS_SRAM_BYPASS_SHARE_SRAM_RD_WS2_BYPASS_Pos                            (4U)
#define SYS_SRAM_BYPASS_SHARE_SRAM_RD_WS2_BYPASS_Msk                            (0x00000001U << SYS_SRAM_BYPASS_SHARE_SRAM_RD_WS2_BYPASS_Pos)                             /*!< 0x00000010 */
#define SYS_SRAM_BYPASS_SHARE_SRAM_RD_WS2_BYPASS                                SYS_SRAM_BYPASS_SHARE_SRAM_RD_WS2_BYPASS_Msk                                              /*!< 1: bypass WS 0: not bypass WS */
#define SYS_SRAM_BYPASS_SHARE_SRAM_WR_WS_BYPASS_Pos                             (5U)
#define SYS_SRAM_BYPASS_SHARE_SRAM_WR_WS_BYPASS_Msk                             (0x00000001U << SYS_SRAM_BYPASS_SHARE_SRAM_WR_WS_BYPASS_Pos)                              /*!< 0x00000020 */
#define SYS_SRAM_BYPASS_SHARE_SRAM_WR_WS_BYPASS                                 SYS_SRAM_BYPASS_SHARE_SRAM_WR_WS_BYPASS_Msk                                               /*!< 1: bypass WS 0: not bypass WS */
#define SYS_SRAM_BYPASS_APS_ROM_RD_WS_BYPASS_Pos                                (6U)
#define SYS_SRAM_BYPASS_APS_ROM_RD_WS_BYPASS_Msk                                (0x00000001U << SYS_SRAM_BYPASS_APS_ROM_RD_WS_BYPASS_Pos)                                 /*!< 0x00000040 */
#define SYS_SRAM_BYPASS_APS_ROM_RD_WS_BYPASS                                    SYS_SRAM_BYPASS_APS_ROM_RD_WS_BYPASS_Msk                                                  /*!< 1: bypass WS 0: not bypass WS */
#define SYS_SRAM_BYPASS_QSPI_RD_WS_BYPASS_Pos                                   (7U)
#define SYS_SRAM_BYPASS_QSPI_RD_WS_BYPASS_Msk                                   (0x00000001U << SYS_SRAM_BYPASS_QSPI_RD_WS_BYPASS_Pos)                                    /*!< 0x00000080 */
#define SYS_SRAM_BYPASS_QSPI_RD_WS_BYPASS                                       SYS_SRAM_BYPASS_QSPI_RD_WS_BYPASS_Msk                                                     /*!< 1: bypass WS  0: not bypass WS */
#define SYS_SRAM_BYPASS_APS_SRAM_RD_FF1_BYPASS_Pos                              (8U)
#define SYS_SRAM_BYPASS_APS_SRAM_RD_FF1_BYPASS_Msk                              (0x00000001U << SYS_SRAM_BYPASS_APS_SRAM_RD_FF1_BYPASS_Pos)                               /*!< 0x00000100 */
#define SYS_SRAM_BYPASS_APS_SRAM_RD_FF1_BYPASS                                  SYS_SRAM_BYPASS_APS_SRAM_RD_FF1_BYPASS_Msk                                                /*!< 1: bypass DFF 0: not bypass DFF */
#define SYS_SRAM_BYPASS_APS_SRAM_RD_FF2_BYPASS_Pos                              (9U)
#define SYS_SRAM_BYPASS_APS_SRAM_RD_FF2_BYPASS_Msk                              (0x00000001U << SYS_SRAM_BYPASS_APS_SRAM_RD_FF2_BYPASS_Pos)                               /*!< 0x00000200 */
#define SYS_SRAM_BYPASS_APS_SRAM_RD_FF2_BYPASS                                  SYS_SRAM_BYPASS_APS_SRAM_RD_FF2_BYPASS_Msk                                                /*!< 1: bypass DFF 0: not bypass DFF */
#define SYS_SRAM_BYPASS_APS_SRAM_WR_FF_BYPASS_Pos                               (10U)
#define SYS_SRAM_BYPASS_APS_SRAM_WR_FF_BYPASS_Msk                               (0x00000001U << SYS_SRAM_BYPASS_APS_SRAM_WR_FF_BYPASS_Pos)                                /*!< 0x00000400 */
#define SYS_SRAM_BYPASS_APS_SRAM_WR_FF_BYPASS                                   SYS_SRAM_BYPASS_APS_SRAM_WR_FF_BYPASS_Msk                                                 /*!< 1: bypass DFF  0: not bypass DFF */
#define SYS_SRAM_BYPASS_SHARE_SRAM_RD_FF1_BYPASS_Pos                            (11U)
#define SYS_SRAM_BYPASS_SHARE_SRAM_RD_FF1_BYPASS_Msk                            (0x00000001U << SYS_SRAM_BYPASS_SHARE_SRAM_RD_FF1_BYPASS_Pos)                             /*!< 0x00000800 */
#define SYS_SRAM_BYPASS_SHARE_SRAM_RD_FF1_BYPASS                                SYS_SRAM_BYPASS_SHARE_SRAM_RD_FF1_BYPASS_Msk                                              /*!< 1: bypass DFF 0: not bypass DFF */
#define SYS_SRAM_BYPASS_SHARE_SRAM_RD_FF2_BYPASS_Pos                            (12U)
#define SYS_SRAM_BYPASS_SHARE_SRAM_RD_FF2_BYPASS_Msk                            (0x00000001U << SYS_SRAM_BYPASS_SHARE_SRAM_RD_FF2_BYPASS_Pos)                             /*!< 0x00001000 */
#define SYS_SRAM_BYPASS_SHARE_SRAM_RD_FF2_BYPASS                                SYS_SRAM_BYPASS_SHARE_SRAM_RD_FF2_BYPASS_Msk                                              /*!< 1: bypass DFF  0: not bypass DFF */
#define SYS_SRAM_BYPASS_SHARE_SRAM_WR_FF_BYPASS_Pos                             (13U)
#define SYS_SRAM_BYPASS_SHARE_SRAM_WR_FF_BYPASS_Msk                             (0x00000001U << SYS_SRAM_BYPASS_SHARE_SRAM_WR_FF_BYPASS_Pos)                              /*!< 0x00002000 */
#define SYS_SRAM_BYPASS_SHARE_SRAM_WR_FF_BYPASS                                 SYS_SRAM_BYPASS_SHARE_SRAM_WR_FF_BYPASS_Msk                                               /*!< 1: bypass DFF 0: not bypass DFF */
#define SYS_SRAM_BYPASS_APS_ROM_RD_FF_BYPASS_Pos                                (14U)
#define SYS_SRAM_BYPASS_APS_ROM_RD_FF_BYPASS_Msk                                (0x00000001U << SYS_SRAM_BYPASS_APS_ROM_RD_FF_BYPASS_Pos)                                 /*!< 0x00004000 */
#define SYS_SRAM_BYPASS_APS_ROM_RD_FF_BYPASS                                    SYS_SRAM_BYPASS_APS_ROM_RD_FF_BYPASS_Msk                                                  /*!< 1: bypass DFF 0: not bypass DFF */
#define SYS_SRAM_BYPASS_QSPI_RD_FF_BYPASS_Pos                                   (15U)
#define SYS_SRAM_BYPASS_QSPI_RD_FF_BYPASS_Msk                                   (0x00000001U << SYS_SRAM_BYPASS_QSPI_RD_FF_BYPASS_Pos)                                    /*!< 0x00008000 */
#define SYS_SRAM_BYPASS_QSPI_RD_FF_BYPASS                                       SYS_SRAM_BYPASS_QSPI_RD_FF_BYPASS_Msk                                                     /*!< 1: bypass DFF  0: not bypass DFF */

/***********  Bit definition for SYS_SW_RESET_EN (0x010) register  ************/
#define SYS_SW_RESET_EN_SWRST_EN_Pos                                            (0U)
#define SYS_SW_RESET_EN_SWRST_EN_Msk                                            (0x00000001U << SYS_SW_RESET_EN_SWRST_EN_Pos)                                             /*!< 0x00000001 */
#define SYS_SW_RESET_EN_SWRST_EN                                                SYS_SW_RESET_EN_SWRST_EN_Msk                                                              /*!< Software reset enable */

/************  Bit definition for SYS_SW_DBG_EN (0x014) register  *************/
#define SYS_SW_DBG_EN_APS_DBGEN_Pos                                             (2U)
#define SYS_SW_DBG_EN_APS_DBGEN_Msk                                             (0x00000001U << SYS_SW_DBG_EN_APS_DBGEN_Pos)                                              /*!< 0x00000004 */
#define SYS_SW_DBG_EN_APS_DBGEN                                                 SYS_SW_DBG_EN_APS_DBGEN_Msk                                                               /*!< APS Debug enable */

/*************  Bit definition for SYS_BOOT_STS (0x018) register  *************/
#define SYS_BOOT_STS_STRAP_MODE_ROM_Pos                                         (0U)
#define SYS_BOOT_STS_STRAP_MODE_ROM_Msk                                         (0x0000000FU << SYS_BOOT_STS_STRAP_MODE_ROM_Pos)                                          /*!< 0x0000000F */
#define SYS_BOOT_STS_STRAP_MODE_ROM                                             SYS_BOOT_STS_STRAP_MODE_ROM_Msk                                                           /*!< Boot strap mode selection for rom code */
#define SYS_BOOT_STS_DET_DONE_ROM_Pos                                           (6U)
#define SYS_BOOT_STS_DET_DONE_ROM_Msk                                           (0x00000001U << SYS_BOOT_STS_DET_DONE_ROM_Pos)                                            /*!< 0x00000040 */
#define SYS_BOOT_STS_DET_DONE_ROM                                               SYS_BOOT_STS_DET_DONE_ROM_Msk                                                             /*!< Detect strap mode done */
#define SYS_BOOT_STS_PKG_DET_Pos                                                (7U)
#define SYS_BOOT_STS_PKG_DET_Msk                                                (0x00000003U << SYS_BOOT_STS_PKG_DET_Pos)                                                 /*!< 0x00000180 */
#define SYS_BOOT_STS_PKG_DET                                                    SYS_BOOT_STS_PKG_DET_Msk                                                                  /*!< Detect package. 2'b00: 68 pins, 2'b01: 64 pins, 2'b10: 56 pins, 2'b11: 48 pins */
#define SYS_BOOT_STS_STRAP_MODE_PIN_Pos                                         (16U)
#define SYS_BOOT_STS_STRAP_MODE_PIN_Msk                                         (0x0000000FU << SYS_BOOT_STS_STRAP_MODE_PIN_Pos)                                          /*!< 0x000F0000 */
#define SYS_BOOT_STS_STRAP_MODE_PIN                                             SYS_BOOT_STS_STRAP_MODE_PIN_Msk                                                           /*!< Boot strap mode selection for HW pinmux */
#define SYS_BOOT_STS_DET_DONE_PIN_Pos                                           (22U)
#define SYS_BOOT_STS_DET_DONE_PIN_Msk                                           (0x00000001U << SYS_BOOT_STS_DET_DONE_PIN_Pos)                                            /*!< 0x00400000 */
#define SYS_BOOT_STS_DET_DONE_PIN                                               SYS_BOOT_STS_DET_DONE_PIN_Msk                                                             /*!< Detect strap mode done for HW pinmux */

/*************  Bit definition for SYS_CHIP_ID (0x01C) register  **************/
#define SYS_CHIP_ID_PRJ_ID_Pos                                                  (0U)
#define SYS_CHIP_ID_PRJ_ID_Msk                                                  (0x0000FFFFU << SYS_CHIP_ID_PRJ_ID_Pos)                                                   /*!< 0x0000FFFF */
#define SYS_CHIP_ID_PRJ_ID                                                      SYS_CHIP_ID_PRJ_ID_Msk                                                                    /*!< Project ID. 0x2000 for OPL2000 */
#define SYS_CHIP_ID_HW_REV_Pos                                                  (16U)
#define SYS_CHIP_ID_HW_REV_Msk                                                  (0x000000FFU << SYS_CHIP_ID_HW_REV_Pos)                                                   /*!< 0x00FF0000 */
#define SYS_CHIP_ID_HW_REV                                                      SYS_CHIP_ID_HW_REV_Msk                                                                    /*!< 0x01 for A0. (Will be incremented for any hardware change including analog, rf or digital.) */
#define SYS_CHIP_ID_SW_REV_Pos                                                  (24U)
#define SYS_CHIP_ID_SW_REV_Msk                                                  (0x000000FFU << SYS_CHIP_ID_SW_REV_Pos)                                                   /*!< 0xFF000000 */
#define SYS_CHIP_ID_SW_REV                                                      SYS_CHIP_ID_SW_REV_Msk                                                                    /*!< 0x01 for A0. (Will be incremented for ROM code version change.) */

/***********  Bit definition for SYS_DMA_DBG_SEL (0x020) register  ************/
#define SYS_DMA_DBG_SEL_APS_DMA_DEBUG1_SEL_Pos                                  (0U)
#define SYS_DMA_DBG_SEL_APS_DMA_DEBUG1_SEL_Msk                                  (0x0000000FU << SYS_DMA_DBG_SEL_APS_DMA_DEBUG1_SEL_Pos)                                   /*!< 0x0000000F */
#define SYS_DMA_DBG_SEL_APS_DMA_DEBUG1_SEL                                      SYS_DMA_DBG_SEL_APS_DMA_DEBUG1_SEL_Msk                                                    /*!< APS DMA Debug Bus source 1 selection */
#define SYS_DMA_DBG_SEL_APS_DMA_DEBUG2_SEL_Pos                                  (4U)
#define SYS_DMA_DBG_SEL_APS_DMA_DEBUG2_SEL_Msk                                  (0x0000000FU << SYS_DMA_DBG_SEL_APS_DMA_DEBUG2_SEL_Pos)                                   /*!< 0x000000F0 */
#define SYS_DMA_DBG_SEL_APS_DMA_DEBUG2_SEL                                      SYS_DMA_DBG_SEL_APS_DMA_DEBUG2_SEL_Msk                                                    /*!< APS DMA Debug Bus source 2 selection */
#define SYS_DMA_DBG_SEL_MSQ_DMA_DEBUG1_SEL_Pos                                  (8U)
#define SYS_DMA_DBG_SEL_MSQ_DMA_DEBUG1_SEL_Msk                                  (0x00000001U << SYS_DMA_DBG_SEL_MSQ_DMA_DEBUG1_SEL_Pos)                                   /*!< 0x00000100 */
#define SYS_DMA_DBG_SEL_MSQ_DMA_DEBUG1_SEL                                      SYS_DMA_DBG_SEL_MSQ_DMA_DEBUG1_SEL_Msk                                                    /*!< MSQ DMA Debug Bus source 1 selection */
#define SYS_DMA_DBG_SEL_MSQ_DMA_DEBUG2_SEL_Pos                                  (9U)
#define SYS_DMA_DBG_SEL_MSQ_DMA_DEBUG2_SEL_Msk                                  (0x00000001U << SYS_DMA_DBG_SEL_MSQ_DMA_DEBUG2_SEL_Pos)                                   /*!< 0x00000200 */
#define SYS_DMA_DBG_SEL_MSQ_DMA_DEBUG2_SEL                                      SYS_DMA_DBG_SEL_MSQ_DMA_DEBUG2_SEL_Msk                                                    /*!< MSQ DMA Debug Bus source 2 selection */

/*************  Bit definition for SYS_DET_XTAL (0x024) register  *************/
#define SYS_DET_XTAL_PRE_DET_32K_TO_CNT_Pos                                     (0U)
#define SYS_DET_XTAL_PRE_DET_32K_TO_CNT_Msk                                     (0x00001FFFU << SYS_DET_XTAL_PRE_DET_32K_TO_CNT_Pos)                                      /*!< 0x00001FFF */
#define SYS_DET_XTAL_PRE_DET_32K_TO_CNT                                         SYS_DET_XTAL_PRE_DET_32K_TO_CNT_Msk                                                       /*!< Set 12~26MHz XTAL clock cycle to detect 32kHz XTAL clock  timeout cycle */
#define SYS_DET_XTAL_DET_32K_CNT_Pos                                            (16U)
#define SYS_DET_XTAL_DET_32K_CNT_Msk                                            (0x000000FFU << SYS_DET_XTAL_DET_32K_CNT_Pos)                                             /*!< 0x00FF0000 */
#define SYS_DET_XTAL_DET_32K_CNT                                                SYS_DET_XTAL_DET_32K_CNT_Msk                                                              /*!< Set XTAL 32kHz cycle to detect 12MHz ~ 26MHz XTAL clock  The minimum value must be >= 8'd1 8'd1 : 1 cycle 32k clock. 8'd : 2 cycle 32k clock. 8'd3 : 3 cycle 32k clock. .... 8'd255 : 255 cycle 32k clock. */
#define SYS_DET_XTAL_DET_XTAL_CLK_EN_Pos                                        (28U)
#define SYS_DET_XTAL_DET_XTAL_CLK_EN_Msk                                        (0x00000001U << SYS_DET_XTAL_DET_XTAL_CLK_EN_Pos)                                         /*!< 0x10000000 */
#define SYS_DET_XTAL_DET_XTAL_CLK_EN                                            SYS_DET_XTAL_DET_XTAL_CLK_EN_Msk                                                          /*!< 0 :Gate  12MHz ~ 26MHz XTAL clock detection  Clock. 1: enable detect clock. 32k and 12m~26mHz xtal clock */
#define SYS_DET_XTAL_DET_XTAL_EN_Pos                                            (29U)
#define SYS_DET_XTAL_DET_XTAL_EN_Msk                                            (0x00000001U << SYS_DET_XTAL_DET_XTAL_EN_Pos)                                             /*!< 0x20000000 */
#define SYS_DET_XTAL_DET_XTAL_EN                                                SYS_DET_XTAL_DET_XTAL_EN_Msk                                                              /*!< 12MHz ~ 26MHz XTAL clock detection enable. 1 : XTAL clock detection enable    (default = 1'b0) */
#define SYS_DET_XTAL_DET_XTAL_INT_CLR_Pos                                       (30U)
#define SYS_DET_XTAL_DET_XTAL_INT_CLR_Msk                                       (0x00000001U << SYS_DET_XTAL_DET_XTAL_INT_CLR_Pos)                                        /*!< 0x40000000 */
#define SYS_DET_XTAL_DET_XTAL_INT_CLR                                           SYS_DET_XTAL_DET_XTAL_INT_CLR_Msk                                                         /*!< Clean detect 32k xtal and 12~26MHz Xtal intrrupt */
#define SYS_DET_XTAL_PRE_DET_32K_BYPS_Pos                                       (31U)
#define SYS_DET_XTAL_PRE_DET_32K_BYPS_Msk                                       (0x00000001U << SYS_DET_XTAL_PRE_DET_32K_BYPS_Pos)                                        /*!< 0x80000000 */
#define SYS_DET_XTAL_PRE_DET_32K_BYPS                                           SYS_DET_XTAL_PRE_DET_32K_BYPS_Msk                                                         /*!< 1: Bypass detect XTAL 32kHz, directly detect 12MHz ~ 26MHz XTAL */

/***********  Bit definition for SYS_DET_XTAL_STS (0x028) register  ***********/
#define SYS_DET_XTAL_STS_PRE_DET_32K_DONE_Pos                                   (0U)
#define SYS_DET_XTAL_STS_PRE_DET_32K_DONE_Msk                                   (0x00000001U << SYS_DET_XTAL_STS_PRE_DET_32K_DONE_Pos)                                    /*!< 0x00000001 */
#define SYS_DET_XTAL_STS_PRE_DET_32K_DONE                                       SYS_DET_XTAL_STS_PRE_DET_32K_DONE_Msk                                                     /*!< 1 : Detect 32KHz clock active Done, when 'r_xtal_det_en' is 1 */
#define SYS_DET_XTAL_STS_PRE_DET_32K_ACTIVE_Pos                                 (1U)
#define SYS_DET_XTAL_STS_PRE_DET_32K_ACTIVE_Msk                                 (0x00000001U << SYS_DET_XTAL_STS_PRE_DET_32K_ACTIVE_Pos)                                  /*!< 0x00000002 */
#define SYS_DET_XTAL_STS_PRE_DET_32K_ACTIVE                                     SYS_DET_XTAL_STS_PRE_DET_32K_ACTIVE_Msk                                                   /*!< 1 : Detect 32KHz clock active, when 'r_xtal_det_en' is 1 */
#define SYS_DET_XTAL_STS_DET_XTAL_DONE_Pos                                      (2U)
#define SYS_DET_XTAL_STS_DET_XTAL_DONE_Msk                                      (0x00000001U << SYS_DET_XTAL_STS_DET_XTAL_DONE_Pos)                                       /*!< 0x00000004 */
#define SYS_DET_XTAL_STS_DET_XTAL_DONE                                          SYS_DET_XTAL_STS_DET_XTAL_DONE_Msk                                                        /*!< 1: 12MHz ~ 26MHz XTAL clock detect down flag */
#define SYS_DET_XTAL_STS_DET_XTAL_DISTORTION_Pos                                (3U)
#define SYS_DET_XTAL_STS_DET_XTAL_DISTORTION_Msk                                (0x00000001U << SYS_DET_XTAL_STS_DET_XTAL_DISTORTION_Pos)                                 /*!< 0x00000008 */
#define SYS_DET_XTAL_STS_DET_XTAL_DISTORTION                                    SYS_DET_XTAL_STS_DET_XTAL_DISTORTION_Msk                                                  /*!< 1: 12M ~ 26MHz XTAL frequency distortion */
#define SYS_DET_XTAL_STS_DET_XTAL_CNT_Pos                                       (8U)
#define SYS_DET_XTAL_STS_DET_XTAL_CNT_Msk                                       (0x0003FFFFU << SYS_DET_XTAL_STS_DET_XTAL_CNT_Pos)                                        /*!< 0x03FFFF00 */
#define SYS_DET_XTAL_STS_DET_XTAL_CNT                                           SYS_DET_XTAL_STS_DET_XTAL_CNT_Msk                                                         /*!< 12MHz ~ 26MHz XTAL clock counter number with 32kHz, Depend on reg_xtal_det_down is '1' */

/************  Bit definition for SYS_TOP_DBG_O (0x02C) register  *************/
#define SYS_TOP_DBG_O_TOP_DBG_O_Pos                                             (0U)
#define SYS_TOP_DBG_O_TOP_DBG_O_Msk                                             (0xFFFFFFFFU << SYS_TOP_DBG_O_TOP_DBG_O_Pos)                                              /*!< 0xFFFFFFFF */
#define SYS_TOP_DBG_O_TOP_DBG_O                                                 SYS_TOP_DBG_O_TOP_DBG_O_Msk                                                               /*!< Debug Bus Read(top_glue) */

/***********  Bit definition for SYS_APS_I_PATCH (0x0D0) register  ************/
#define SYS_APS_I_PATCH_ADDR_Pos                                                (0U)
#define SYS_APS_I_PATCH_ADDR_Msk                                                (0x000FFFFFU << SYS_APS_I_PATCH_ADDR_Pos)                                                 /*!< 0x000FFFFF */
#define SYS_APS_I_PATCH_ADDR                                                    SYS_APS_I_PATCH_ADDR_Msk                                                                  /*!< Patch instruction entry address */

/**********  Bit definition for SYS_APS_I_PATCH_EN (0x258) register  **********/
#define SYS_APS_I_PATCH_EN_EN_Pos                                               (0U)
#define SYS_APS_I_PATCH_EN_EN_Msk                                               (0xFFFFFFFFU << SYS_APS_I_PATCH_EN_EN_Pos)                                                /*!< 0xFFFFFFFF */
#define SYS_APS_I_PATCH_EN_EN                                                   SYS_APS_I_PATCH_EN_EN_Msk                                                                 /*!< APS i-Bus patch eanble */

/**************  Bit definition for SYS_SPARE (0x264) register  ***************/
#define SYS_SPARE_SPARE_Pos                                                     (0U)
#define SYS_SPARE_SPARE_Msk                                                     (0xFFFFFFFFU << SYS_SPARE_SPARE_Pos)                                                      /*!< 0xFFFFFFFF */
#define SYS_SPARE_SPARE                                                         SYS_SPARE_SPARE_Msk                                                                       /*!< Spare register for software use */

/**************  Bit definition for SYS_SPARE1 (0x268) register  **************/
#define SYS_SPARE1_SPARE1_Pos                                                   (0U)
#define SYS_SPARE1_SPARE1_Msk                                                   (0xFFFFFFFFU << SYS_SPARE1_SPARE1_Pos)                                                    /*!< 0xFFFFFFFF */
#define SYS_SPARE1_SPARE1                                                       SYS_SPARE1_SPARE1_Msk                                                                     /*!< Spare register for software use */

/**************  Bit definition for SYS_SPARE2 (0x26C) register  **************/
#define SYS_SPARE2_SPARE2_Pos                                                   (0U)
#define SYS_SPARE2_SPARE2_Msk                                                   (0xFFFFFFFFU << SYS_SPARE2_SPARE2_Pos)                                                    /*!< 0xFFFFFFFF */
#define SYS_SPARE2_SPARE2                                                       SYS_SPARE2_SPARE2_Msk                                                                     /*!< Spare register for software use */

/**************  Bit definition for SYS_SPARE3 (0x270) register  **************/
#define SYS_SPARE3_SPARE3_Pos                                                   (0U)
#define SYS_SPARE3_SPARE3_Msk                                                   (0xFFFFFFFFU << SYS_SPARE3_SPARE3_Pos)                                                    /*!< 0xFFFFFFFF */
#define SYS_SPARE3_SPARE3                                                       SYS_SPARE3_SPARE3_Msk                                                                     /*!< Spare register for software use */

/**************  Bit definition for SYS_SPARE4 (0x274) register  **************/
#define SYS_SPARE4_SPARE4_Pos                                                   (0U)
#define SYS_SPARE4_SPARE4_Msk                                                   (0xFFFFFFFFU << SYS_SPARE4_SPARE4_Pos)                                                    /*!< 0xFFFFFFFF */
#define SYS_SPARE4_SPARE4                                                       SYS_SPARE4_SPARE4_Msk                                                                     /*!< Spare register for software use */

/**************  Bit definition for SYS_SPARE5 (0x278) register  **************/
#define SYS_SPARE5_SPARE5_Pos                                                   (0U)
#define SYS_SPARE5_SPARE5_Msk                                                   (0xFFFFFFFFU << SYS_SPARE5_SPARE5_Pos)                                                    /*!< 0xFFFFFFFF */
#define SYS_SPARE5_SPARE5                                                       SYS_SPARE5_SPARE5_Msk                                                                     /*!< Spare register for software use */

/**************  Bit definition for SYS_SPARE6 (0x27C) register  **************/
#define SYS_SPARE6_SPARE6_Pos                                                   (0U)
#define SYS_SPARE6_SPARE6_Msk                                                   (0xFFFFFFFFU << SYS_SPARE6_SPARE6_Pos)                                                    /*!< 0xFFFFFFFF */
#define SYS_SPARE6_SPARE6                                                       SYS_SPARE6_SPARE6_Msk                                                                     /*!< Spare register for software use */

/**************  Bit definition for SYS_SPARE7 (0x280) register  **************/
#define SYS_SPARE7_SPARE7_Pos                                                   (0U)
#define SYS_SPARE7_SPARE7_Msk                                                   (0xFFFFFFFFU << SYS_SPARE7_SPARE7_Pos)                                                    /*!< 0xFFFFFFFF */
#define SYS_SPARE7_SPARE7                                                       SYS_SPARE7_SPARE7_Msk                                                                     /*!< Spare register for software use */

/**************  Bit definition for SYS_SPARE8 (0x284) register  **************/
#define SYS_SPARE8_SPARE8_Pos                                                   (0U)
#define SYS_SPARE8_SPARE8_Msk                                                   (0xFFFFFFFFU << SYS_SPARE8_SPARE8_Pos)                                                    /*!< 0xFFFFFFFF */
#define SYS_SPARE8_SPARE8                                                       SYS_SPARE8_SPARE8_Msk                                                                     /*!< Spare register for software use */

/***********  Bit definition for SYS_MSQ_I_PATCH (0x3A0) register  ************/
#define SYS_MSQ_I_PATCH_ADDR_Pos                                                (0U)
#define SYS_MSQ_I_PATCH_ADDR_Msk                                                (0x0003FFFFU << SYS_MSQ_I_PATCH_ADDR_Pos)                                                 /*!< 0x0003FFFF */
#define SYS_MSQ_I_PATCH_ADDR                                                    SYS_MSQ_I_PATCH_ADDR_Msk                                                                  /*!< Patch instruction entry address */

/**********  Bit definition for SYS_MSQ_I_PATCH_EN (0x4AC) register  **********/
#define SYS_MSQ_I_PATCH_EN_EN_Pos                                               (0U)
#define SYS_MSQ_I_PATCH_EN_EN_Msk                                               (0xFFFFFFFFU << SYS_MSQ_I_PATCH_EN_EN_Pos)                                                /*!< 0xFFFFFFFF */
#define SYS_MSQ_I_PATCH_EN_EN                                                   SYS_MSQ_I_PATCH_EN_EN_Msk                                                                 /*!< MSQ i-Bus patch enable */

/************  Bit definition for SYS_ARB_ENABLE (0x508) register  ************/
#define SYS_ARB_ENABLE_MSQ_ICM_ARB_EN_Pos                                       (0U)
#define SYS_ARB_ENABLE_MSQ_ICM_ARB_EN_Msk                                       (0x00000007U << SYS_ARB_ENABLE_MSQ_ICM_ARB_EN_Pos)                                        /*!< 0x00000007 */
#define SYS_ARB_ENABLE_MSQ_ICM_ARB_EN                                           SYS_ARB_ENABLE_MSQ_ICM_ARB_EN_Msk                                                         /*!< msq_icm_arb_en : [0] : for MSQ S3 [1] : for MSQ mux7 [2] : for MSQ mux2 */
#define SYS_ARB_ENABLE_APS_ICM_ARB_EN_Pos                                       (16U)
#define SYS_ARB_ENABLE_APS_ICM_ARB_EN_Msk                                       (0x000000FFU << SYS_ARB_ENABLE_APS_ICM_ARB_EN_Pos)                                        /*!< 0x00FF0000 */
#define SYS_ARB_ENABLE_APS_ICM_ARB_EN                                           SYS_ARB_ENABLE_APS_ICM_ARB_EN_Msk                                                         /*!< aps_icm_arb_en : [16] : for APS S0 [17] : for APS S1 [18] : for APS S2 [19] : for APS S4 [20] : for APS S6 [21] : for APS mux [22] : for APS S3 [23] : for XIP Cache */

/*************  Bit definition for SYS_ABR_CTRL (0x600) register  *************/
#define SYS_ABR_CTRL_ABR_DETECT_EN_Pos                                          (0U)
#define SYS_ABR_CTRL_ABR_DETECT_EN_Msk                                          (0x00000001U << SYS_ABR_CTRL_ABR_DETECT_EN_Pos)                                           /*!< 0x00000001 */
#define SYS_ABR_CTRL_ABR_DETECT_EN                                              SYS_ABR_CTRL_ABR_DETECT_EN_Msk                                                            /*!< 1: enable the function of UART auto baud rate detection 0 => 1: clear the status of detection result */
#define SYS_ABR_CTRL_ABR_SOURCE_SEL_Pos                                         (4U)
#define SYS_ABR_CTRL_ABR_SOURCE_SEL_Msk                                         (0x00000003U << SYS_ABR_CTRL_ABR_SOURCE_SEL_Pos)                                          /*!< 0x00000030 */
#define SYS_ABR_CTRL_ABR_SOURCE_SEL                                             SYS_ABR_CTRL_ABR_SOURCE_SEL_Msk                                                           /*!< Select the uart rx data from one of the 4 UARTs */
#define SYS_ABR_CTRL_ABR_MON_CNT_Pos                                            (16U)
#define SYS_ABR_CTRL_ABR_MON_CNT_Msk                                            (0x0000FFFFU << SYS_ABR_CTRL_ABR_MON_CNT_Pos)                                             /*!< 0xFFFF0000 */
#define SYS_ABR_CTRL_ABR_MON_CNT                                                SYS_ABR_CTRL_ABR_MON_CNT_Msk                                                              /*!< Used to indicate how many pulses   will be monitor before finish the auto baud rate detection */

/************  Bit definition for SYS_ABR_STATUS (0x604) register  ************/
#define SYS_ABR_STATUS_ABR_DETECT_DONE_Pos                                      (0U)
#define SYS_ABR_STATUS_ABR_DETECT_DONE_Msk                                      (0x00000001U << SYS_ABR_STATUS_ABR_DETECT_DONE_Pos)                                       /*!< 0x00000001 */
#define SYS_ABR_STATUS_ABR_DETECT_DONE                                          SYS_ABR_STATUS_ABR_DETECT_DONE_Msk                                                        /*!< Indicate the auto baud rate detection is done */
#define SYS_ABR_STATUS_ABR_P_MIN_T1_VALID_Pos                                   (2U)
#define SYS_ABR_STATUS_ABR_P_MIN_T1_VALID_Msk                                   (0x00000001U << SYS_ABR_STATUS_ABR_P_MIN_T1_VALID_Pos)                                    /*!< 0x00000004 */
#define SYS_ABR_STATUS_ABR_P_MIN_T1_VALID                                       SYS_ABR_STATUS_ABR_P_MIN_T1_VALID_Msk                                                     /*!< indicate that r_apb_p_min_t1 and r_apb_p_min_t1_cnt are valid */
#define SYS_ABR_STATUS_ABR_P_MIN_T2_VALID_Pos                                   (3U)
#define SYS_ABR_STATUS_ABR_P_MIN_T2_VALID_Msk                                   (0x00000001U << SYS_ABR_STATUS_ABR_P_MIN_T2_VALID_Pos)                                    /*!< 0x00000008 */
#define SYS_ABR_STATUS_ABR_P_MIN_T2_VALID                                       SYS_ABR_STATUS_ABR_P_MIN_T2_VALID_Msk                                                     /*!< indicate that r_apb_p_min_t2 and r_apb_p_min_t2_cnt are valid */
#define SYS_ABR_STATUS_ABR_N_MIN_T1_VALID_Pos                                   (4U)
#define SYS_ABR_STATUS_ABR_N_MIN_T1_VALID_Msk                                   (0x00000001U << SYS_ABR_STATUS_ABR_N_MIN_T1_VALID_Pos)                                    /*!< 0x00000010 */
#define SYS_ABR_STATUS_ABR_N_MIN_T1_VALID                                       SYS_ABR_STATUS_ABR_N_MIN_T1_VALID_Msk                                                     /*!< indicate that r_apb_n_min_t1 and r_apb_n_min_t1_cnt are valid */
#define SYS_ABR_STATUS_ABR_N_MIN_T2_VALID_Pos                                   (5U)
#define SYS_ABR_STATUS_ABR_N_MIN_T2_VALID_Msk                                   (0x00000001U << SYS_ABR_STATUS_ABR_N_MIN_T2_VALID_Pos)                                    /*!< 0x00000020 */
#define SYS_ABR_STATUS_ABR_N_MIN_T2_VALID                                       SYS_ABR_STATUS_ABR_N_MIN_T2_VALID_Msk                                                     /*!< indicate that r_apb_n_min_t2 and r_apb_n_min_t2_cnt are valid */
#define SYS_ABR_STATUS_ABR_N_MAX_T1_VALID_Pos                                   (6U)
#define SYS_ABR_STATUS_ABR_N_MAX_T1_VALID_Msk                                   (0x00000001U << SYS_ABR_STATUS_ABR_N_MAX_T1_VALID_Pos)                                    /*!< 0x00000040 */
#define SYS_ABR_STATUS_ABR_N_MAX_T1_VALID                                       SYS_ABR_STATUS_ABR_N_MAX_T1_VALID_Msk                                                     /*!< indicate that r_apb_n_max_t1 and r_apb_n_max_t1_cnt are valid */
#define SYS_ABR_STATUS_ABR_N_MAX_T2_VALID_Pos                                   (7U)
#define SYS_ABR_STATUS_ABR_N_MAX_T2_VALID_Msk                                   (0x00000001U << SYS_ABR_STATUS_ABR_N_MAX_T2_VALID_Pos)                                    /*!< 0x00000080 */
#define SYS_ABR_STATUS_ABR_N_MAX_T2_VALID                                       SYS_ABR_STATUS_ABR_N_MAX_T2_VALID_Msk                                                     /*!< indicate that r_apb_n_max_t2 and r_apb_n_max_t2_cnt are valid */
#define SYS_ABR_STATUS_ABR_SHORT_PULSE_CNT_Pos                                  (8U)
#define SYS_ABR_STATUS_ABR_SHORT_PULSE_CNT_Msk                                  (0x000000FFU << SYS_ABR_STATUS_ABR_SHORT_PULSE_CNT_Pos)                                   /*!< 0x0000FF00 */
#define SYS_ABR_STATUS_ABR_SHORT_PULSE_CNT                                      SYS_ABR_STATUS_ABR_SHORT_PULSE_CNT_Msk                                                    /*!< Indicate the pulse which is less than 8 clock cycles of detection clock */

/***********  Bit definition for SYS_ABR_P_MIN_T1 (0x608) register  ***********/
#define SYS_ABR_P_MIN_T1_ABR_P_MIN_T1_Pos                                       (0U)
#define SYS_ABR_P_MIN_T1_ABR_P_MIN_T1_Msk                                       (0x0000FFFFU << SYS_ABR_P_MIN_T1_ABR_P_MIN_T1_Pos)                                        /*!< 0x0000FFFF */
#define SYS_ABR_P_MIN_T1_ABR_P_MIN_T1                                           SYS_ABR_P_MIN_T1_ABR_P_MIN_T1_Msk                                                         /*!< indicate the clock period of the minimum positive pulse */
#define SYS_ABR_P_MIN_T1_ABR_P_MIN_T1_CNT_Pos                                   (16U)
#define SYS_ABR_P_MIN_T1_ABR_P_MIN_T1_CNT_Msk                                   (0x0000FFFFU << SYS_ABR_P_MIN_T1_ABR_P_MIN_T1_CNT_Pos)                                    /*!< 0xFFFF0000 */
#define SYS_ABR_P_MIN_T1_ABR_P_MIN_T1_CNT                                       SYS_ABR_P_MIN_T1_ABR_P_MIN_T1_CNT_Msk                                                     /*!< Indicate the numbers of the minimum positive pulse */

/***********  Bit definition for SYS_ABR_P_MIN_T2 (0x60C) register  ***********/
#define SYS_ABR_P_MIN_T2_ABR_P_MIN_T2_Pos                                       (0U)
#define SYS_ABR_P_MIN_T2_ABR_P_MIN_T2_Msk                                       (0x0000FFFFU << SYS_ABR_P_MIN_T2_ABR_P_MIN_T2_Pos)                                        /*!< 0x0000FFFF */
#define SYS_ABR_P_MIN_T2_ABR_P_MIN_T2                                           SYS_ABR_P_MIN_T2_ABR_P_MIN_T2_Msk                                                         /*!< indicate the clock period of the second minimum positive pulse */
#define SYS_ABR_P_MIN_T2_ABR_P_MIN_T2_CNT_Pos                                   (16U)
#define SYS_ABR_P_MIN_T2_ABR_P_MIN_T2_CNT_Msk                                   (0x0000FFFFU << SYS_ABR_P_MIN_T2_ABR_P_MIN_T2_CNT_Pos)                                    /*!< 0xFFFF0000 */
#define SYS_ABR_P_MIN_T2_ABR_P_MIN_T2_CNT                                       SYS_ABR_P_MIN_T2_ABR_P_MIN_T2_CNT_Msk                                                     /*!< Indicate the numbers of the second minimum positive pulse */

/***********  Bit definition for SYS_ABR_N_MIN_T1 (0x610) register  ***********/
#define SYS_ABR_N_MIN_T1_ABR_N_MIN_T1_Pos                                       (0U)
#define SYS_ABR_N_MIN_T1_ABR_N_MIN_T1_Msk                                       (0x0000FFFFU << SYS_ABR_N_MIN_T1_ABR_N_MIN_T1_Pos)                                        /*!< 0x0000FFFF */
#define SYS_ABR_N_MIN_T1_ABR_N_MIN_T1                                           SYS_ABR_N_MIN_T1_ABR_N_MIN_T1_Msk                                                         /*!< indicate the clock period of the minimum negative pulse */
#define SYS_ABR_N_MIN_T1_ABR_N_MIN_T1_CNT_Pos                                   (16U)
#define SYS_ABR_N_MIN_T1_ABR_N_MIN_T1_CNT_Msk                                   (0x0000FFFFU << SYS_ABR_N_MIN_T1_ABR_N_MIN_T1_CNT_Pos)                                    /*!< 0xFFFF0000 */
#define SYS_ABR_N_MIN_T1_ABR_N_MIN_T1_CNT                                       SYS_ABR_N_MIN_T1_ABR_N_MIN_T1_CNT_Msk                                                     /*!< Indicate the numbers of the minimum negative pulse */

/***********  Bit definition for SYS_ABR_N_MIN_T2 (0x614) register  ***********/
#define SYS_ABR_N_MIN_T2_ABR_N_MIN_T2_Pos                                       (0U)
#define SYS_ABR_N_MIN_T2_ABR_N_MIN_T2_Msk                                       (0x0000FFFFU << SYS_ABR_N_MIN_T2_ABR_N_MIN_T2_Pos)                                        /*!< 0x0000FFFF */
#define SYS_ABR_N_MIN_T2_ABR_N_MIN_T2                                           SYS_ABR_N_MIN_T2_ABR_N_MIN_T2_Msk                                                         /*!< indicate the clock period of the minimum negative pulse */
#define SYS_ABR_N_MIN_T2_ABR_N_MIN_T2_CNT_Pos                                   (16U)
#define SYS_ABR_N_MIN_T2_ABR_N_MIN_T2_CNT_Msk                                   (0x0000FFFFU << SYS_ABR_N_MIN_T2_ABR_N_MIN_T2_CNT_Pos)                                    /*!< 0xFFFF0000 */
#define SYS_ABR_N_MIN_T2_ABR_N_MIN_T2_CNT                                       SYS_ABR_N_MIN_T2_ABR_N_MIN_T2_CNT_Msk                                                     /*!< Indicate the numbers of the minimum negative pulse */

/***********  Bit definition for SYS_ABR_N_MAX_T1 (0x618) register  ***********/
#define SYS_ABR_N_MAX_T1_ABR_N_MAX_T1_Pos                                       (0U)
#define SYS_ABR_N_MAX_T1_ABR_N_MAX_T1_Msk                                       (0x0000FFFFU << SYS_ABR_N_MAX_T1_ABR_N_MAX_T1_Pos)                                        /*!< 0x0000FFFF */
#define SYS_ABR_N_MAX_T1_ABR_N_MAX_T1                                           SYS_ABR_N_MAX_T1_ABR_N_MAX_T1_Msk                                                         /*!< indicate the clock period of the maximum negative pulse */
#define SYS_ABR_N_MAX_T1_ABR_N_MAX_T1_CNT_Pos                                   (16U)
#define SYS_ABR_N_MAX_T1_ABR_N_MAX_T1_CNT_Msk                                   (0x0000FFFFU << SYS_ABR_N_MAX_T1_ABR_N_MAX_T1_CNT_Pos)                                    /*!< 0xFFFF0000 */
#define SYS_ABR_N_MAX_T1_ABR_N_MAX_T1_CNT                                       SYS_ABR_N_MAX_T1_ABR_N_MAX_T1_CNT_Msk                                                     /*!< Indicate the numbers of the maximum negative pulse */

/***********  Bit definition for SYS_ABR_N_MAX_T2 (0x61C) register  ***********/
#define SYS_ABR_N_MAX_T2_ABR_N_MAX_T2_Pos                                       (0U)
#define SYS_ABR_N_MAX_T2_ABR_N_MAX_T2_Msk                                       (0x0000FFFFU << SYS_ABR_N_MAX_T2_ABR_N_MAX_T2_Pos)                                        /*!< 0x0000FFFF */
#define SYS_ABR_N_MAX_T2_ABR_N_MAX_T2                                           SYS_ABR_N_MAX_T2_ABR_N_MAX_T2_Msk                                                         /*!< indicate the clock period of the second maximum negative pulse */
#define SYS_ABR_N_MAX_T2_ABR_N_MAX_T2_CNT_Pos                                   (16U)
#define SYS_ABR_N_MAX_T2_ABR_N_MAX_T2_CNT_Msk                                   (0x0000FFFFU << SYS_ABR_N_MAX_T2_ABR_N_MAX_T2_CNT_Pos)                                    /*!< 0xFFFF0000 */
#define SYS_ABR_N_MAX_T2_ABR_N_MAX_T2_CNT                                       SYS_ABR_N_MAX_T2_ABR_N_MAX_T2_CNT_Msk                                                     /*!< Indicate the numbers of the second maximum negative pulse */

/************  Bit definition for SYS_ABR_2_CTRL (0x620) register  ************/
#define SYS_ABR_2_CTRL_ABR_2_DETECT_EN_Pos                                      (0U)
#define SYS_ABR_2_CTRL_ABR_2_DETECT_EN_Msk                                      (0x00000001U << SYS_ABR_2_CTRL_ABR_2_DETECT_EN_Pos)                                       /*!< 0x00000001 */
#define SYS_ABR_2_CTRL_ABR_2_DETECT_EN                                          SYS_ABR_2_CTRL_ABR_2_DETECT_EN_Msk                                                        /*!< 1: enable the function of UART auto baud rate detection 0 => 1: clear the status of detection result */
#define SYS_ABR_2_CTRL_ABR_2_SOURCE_SEL_Pos                                     (4U)
#define SYS_ABR_2_CTRL_ABR_2_SOURCE_SEL_Msk                                     (0x00000003U << SYS_ABR_2_CTRL_ABR_2_SOURCE_SEL_Pos)                                      /*!< 0x00000030 */
#define SYS_ABR_2_CTRL_ABR_2_SOURCE_SEL                                         SYS_ABR_2_CTRL_ABR_2_SOURCE_SEL_Msk                                                       /*!< Select the uart rx data from one of the 4 UARTs */
#define SYS_ABR_2_CTRL_ABR_2_MON_CNT_Pos                                        (8U)
#define SYS_ABR_2_CTRL_ABR_2_MON_CNT_Msk                                        (0x0000000FU << SYS_ABR_2_CTRL_ABR_2_MON_CNT_Pos)                                         /*!< 0x00000F00 */
#define SYS_ABR_2_CTRL_ABR_2_MON_CNT                                            SYS_ABR_2_CTRL_ABR_2_MON_CNT_Msk                                                          /*!<  */
#define SYS_ABR_2_CTRL_ABR_2_DETECT_DONE_Pos                                    (12U)
#define SYS_ABR_2_CTRL_ABR_2_DETECT_DONE_Msk                                    (0x00000001U << SYS_ABR_2_CTRL_ABR_2_DETECT_DONE_Pos)                                     /*!< 0x00001000 */
#define SYS_ABR_2_CTRL_ABR_2_DETECT_DONE                                        SYS_ABR_2_CTRL_ABR_2_DETECT_DONE_Msk                                                      /*!< Indicate the auto baud rate detection is done */

/*************  Bit definition for SYS_ABR_2_T0 (0x624) register  *************/
#define SYS_ABR_2_T0_ABR_2_T0_Pos                                               (0U)
#define SYS_ABR_2_T0_ABR_2_T0_Msk                                               (0x0003FFFFU << SYS_ABR_2_T0_ABR_2_T0_Pos)                                                /*!< 0x0003FFFF */
#define SYS_ABR_2_T0_ABR_2_T0                                                   SYS_ABR_2_T0_ABR_2_T0_Msk                                                                 /*!< [15:0] indicate the clock period of the pulse [16] indicate the pulse is positive :1 or negative: 0 [17] indicate the record is valid or not */

/*************  Bit definition for SYS_ABR_2_T1 (0x628) register  *************/
#define SYS_ABR_2_T1_ABR_2_T1_Pos                                               (0U)
#define SYS_ABR_2_T1_ABR_2_T1_Msk                                               (0x0003FFFFU << SYS_ABR_2_T1_ABR_2_T1_Pos)                                                /*!< 0x0003FFFF */
#define SYS_ABR_2_T1_ABR_2_T1                                                   SYS_ABR_2_T1_ABR_2_T1_Msk                                                                 /*!< [15:0] indicate the clock period of the pulse [16] indicate the pulse is positive :1 or negative: 0 [17] indicate the record is valid or not */

/*************  Bit definition for SYS_ABR_2_T2 (0x62C) register  *************/
#define SYS_ABR_2_T2_ABR_2_T2_Pos                                               (0U)
#define SYS_ABR_2_T2_ABR_2_T2_Msk                                               (0x0003FFFFU << SYS_ABR_2_T2_ABR_2_T2_Pos)                                                /*!< 0x0003FFFF */
#define SYS_ABR_2_T2_ABR_2_T2                                                   SYS_ABR_2_T2_ABR_2_T2_Msk                                                                 /*!< [15:0] indicate the clock period of the pulse [16] indicate the pulse is positive :1 or negative: 0 [17] indicate the record is valid or not */

/*************  Bit definition for SYS_ABR_2_T3 (0x630) register  *************/
#define SYS_ABR_2_T3_ABR_2_T3_Pos                                               (0U)
#define SYS_ABR_2_T3_ABR_2_T3_Msk                                               (0x0003FFFFU << SYS_ABR_2_T3_ABR_2_T3_Pos)                                                /*!< 0x0003FFFF */
#define SYS_ABR_2_T3_ABR_2_T3                                                   SYS_ABR_2_T3_ABR_2_T3_Msk                                                                 /*!< [15:0] indicate the clock period of the pulse [16] indicate the pulse is positive :1 or negative: 0 [17] indicate the record is valid or not */

/*************  Bit definition for SYS_ABR_2_T4 (0x634) register  *************/
#define SYS_ABR_2_T4_ABR_2_T4_Pos                                               (0U)
#define SYS_ABR_2_T4_ABR_2_T4_Msk                                               (0x0003FFFFU << SYS_ABR_2_T4_ABR_2_T4_Pos)                                                /*!< 0x0003FFFF */
#define SYS_ABR_2_T4_ABR_2_T4                                                   SYS_ABR_2_T4_ABR_2_T4_Msk                                                                 /*!< [15:0] indicate the clock period of the pulse [16] indicate the pulse is positive :1 or negative: 0 [17] indicate the record is valid or not */

/*************  Bit definition for SYS_ABR_2_T5 (0x638) register  *************/
#define SYS_ABR_2_T5_ABR_2_T5_Pos                                               (0U)
#define SYS_ABR_2_T5_ABR_2_T5_Msk                                               (0x0003FFFFU << SYS_ABR_2_T5_ABR_2_T5_Pos)                                                /*!< 0x0003FFFF */
#define SYS_ABR_2_T5_ABR_2_T5                                                   SYS_ABR_2_T5_ABR_2_T5_Msk                                                                 /*!< [15:0] indicate the clock period of the pulse [16] indicate the pulse is positive :1 or negative: 0 [17] indicate the record is valid or not */

/*************  Bit definition for SYS_ABR_2_T6 (0x63C) register  *************/
#define SYS_ABR_2_T6_ABR_2_T6_Pos                                               (0U)
#define SYS_ABR_2_T6_ABR_2_T6_Msk                                               (0x0003FFFFU << SYS_ABR_2_T6_ABR_2_T6_Pos)                                                /*!< 0x0003FFFF */
#define SYS_ABR_2_T6_ABR_2_T6                                                   SYS_ABR_2_T6_ABR_2_T6_Msk                                                                 /*!< [15:0] indicate the clock period of the pulse [16] indicate the pulse is positive :1 or negative: 0 [17] indicate the record is valid or not */

/*************  Bit definition for SYS_ABR_2_T7 (0x640) register  *************/
#define SYS_ABR_2_T7_ABR_2_T7_Pos                                               (0U)
#define SYS_ABR_2_T7_ABR_2_T7_Msk                                               (0x0003FFFFU << SYS_ABR_2_T7_ABR_2_T7_Pos)                                                /*!< 0x0003FFFF */
#define SYS_ABR_2_T7_ABR_2_T7                                                   SYS_ABR_2_T7_ABR_2_T7_Msk                                                                 /*!< [15:0] indicate the clock period of the pulse [16] indicate the pulse is positive :1 or negative: 0 [17] indicate the record is valid or not */

/*************  Bit definition for SYS_ABR_2_T8 (0x644) register  *************/
#define SYS_ABR_2_T8_ABR_2_T8_Pos                                               (0U)
#define SYS_ABR_2_T8_ABR_2_T8_Msk                                               (0x0003FFFFU << SYS_ABR_2_T8_ABR_2_T8_Pos)                                                /*!< 0x0003FFFF */
#define SYS_ABR_2_T8_ABR_2_T8                                                   SYS_ABR_2_T8_ABR_2_T8_Msk                                                                 /*!< [15:0] indicate the clock period of the pulse [16] indicate the pulse is positive :1 or negative: 0 [17] indicate the record is valid or not */

/*************  Bit definition for SYS_ABR_2_T9 (0x648) register  *************/
#define SYS_ABR_2_T9_ABR_2_T9_Pos                                               (0U)
#define SYS_ABR_2_T9_ABR_2_T9_Msk                                               (0x0003FFFFU << SYS_ABR_2_T9_ABR_2_T9_Pos)                                                /*!< 0x0003FFFF */
#define SYS_ABR_2_T9_ABR_2_T9                                                   SYS_ABR_2_T9_ABR_2_T9_Msk                                                                 /*!< [15:0] indicate the clock period of the pulse [16] indicate the pulse is positive :1 or negative: 0 [17] indicate the record is valid or not */

/************  Bit definition for SYS_ABR_2_T10 (0x64C) register  *************/
#define SYS_ABR_2_T10_ABR_2_T10_Pos                                             (0U)
#define SYS_ABR_2_T10_ABR_2_T10_Msk                                             (0x0003FFFFU << SYS_ABR_2_T10_ABR_2_T10_Pos)                                              /*!< 0x0003FFFF */
#define SYS_ABR_2_T10_ABR_2_T10                                                 SYS_ABR_2_T10_ABR_2_T10_Msk                                                               /*!< [15:0] indicate the clock period of the pulse [16] indicate the pulse is positive :1 or negative: 0 [17] indicate the record is valid or not */

/************  Bit definition for SYS_ABR_2_T11 (0x650) register  *************/
#define SYS_ABR_2_T11_ABR_2_T11_Pos                                             (0U)
#define SYS_ABR_2_T11_ABR_2_T11_Msk                                             (0x0003FFFFU << SYS_ABR_2_T11_ABR_2_T11_Pos)                                              /*!< 0x0003FFFF */
#define SYS_ABR_2_T11_ABR_2_T11                                                 SYS_ABR_2_T11_ABR_2_T11_Msk                                                               /*!< [15:0] indicate the clock period of the pulse [16] indicate the pulse is positive :1 or negative: 0 [17] indicate the record is valid or not */

/********  Bit definition for SYS_XIP_CACHE_CONTROL (0x654) register  *********/
#define SYS_XIP_CACHE_CONTROL_XIP_PREF_CACHE_EN_Pos                             (0U)
#define SYS_XIP_CACHE_CONTROL_XIP_PREF_CACHE_EN_Msk                             (0x00000001U << SYS_XIP_CACHE_CONTROL_XIP_PREF_CACHE_EN_Pos)                              /*!< 0x00000001 */
#define SYS_XIP_CACHE_CONTROL_XIP_PREF_CACHE_EN                                 SYS_XIP_CACHE_CONTROL_XIP_PREF_CACHE_EN_Msk                                               /*!< 1: XIP's Prefetch and Cache enable signal */
#define SYS_XIP_CACHE_CONTROL_XIP_PREFETCH_BYPASS_Pos                           (1U)
#define SYS_XIP_CACHE_CONTROL_XIP_PREFETCH_BYPASS_Msk                           (0x00000001U << SYS_XIP_CACHE_CONTROL_XIP_PREFETCH_BYPASS_Pos)                            /*!< 0x00000002 */
#define SYS_XIP_CACHE_CONTROL_XIP_PREFETCH_BYPASS                               SYS_XIP_CACHE_CONTROL_XIP_PREFETCH_BYPASS_Msk                                             /*!< 1: Bypass XIP's Prefetch Module */
#define SYS_XIP_CACHE_CONTROL_XIP_CACHE_HIT_MISS_COUNT_EN_Pos                   (2U)
#define SYS_XIP_CACHE_CONTROL_XIP_CACHE_HIT_MISS_COUNT_EN_Msk                   (0x00000001U << SYS_XIP_CACHE_CONTROL_XIP_CACHE_HIT_MISS_COUNT_EN_Pos)                    /*!< 0x00000004 */
#define SYS_XIP_CACHE_CONTROL_XIP_CACHE_HIT_MISS_COUNT_EN                       SYS_XIP_CACHE_CONTROL_XIP_CACHE_HIT_MISS_COUNT_EN_Msk                                     /*!< 1:Enable count XIP Cache Hit or Miss number */
#define SYS_XIP_CACHE_CONTROL_XIP_CACHE_COUNT_FREEZE_Pos                        (3U)
#define SYS_XIP_CACHE_CONTROL_XIP_CACHE_COUNT_FREEZE_Msk                        (0x00000001U << SYS_XIP_CACHE_CONTROL_XIP_CACHE_COUNT_FREEZE_Pos)                         /*!< 0x00000008 */
#define SYS_XIP_CACHE_CONTROL_XIP_CACHE_COUNT_FREEZE                            SYS_XIP_CACHE_CONTROL_XIP_CACHE_COUNT_FREEZE_Msk                                          /*!< Before read XIP Cache Hit or Miss count number, you must set this bit to '1' */
#define SYS_XIP_CACHE_CONTROL_XIP_PREF_HIT_MISS_COUNT_EN_Pos                    (4U)
#define SYS_XIP_CACHE_CONTROL_XIP_PREF_HIT_MISS_COUNT_EN_Msk                    (0x00000001U << SYS_XIP_CACHE_CONTROL_XIP_PREF_HIT_MISS_COUNT_EN_Pos)                     /*!< 0x00000010 */
#define SYS_XIP_CACHE_CONTROL_XIP_PREF_HIT_MISS_COUNT_EN                        SYS_XIP_CACHE_CONTROL_XIP_PREF_HIT_MISS_COUNT_EN_Msk                                      /*!< 1:Enable count XIP Prefetch  Hit or Miss number */
#define SYS_XIP_CACHE_CONTROL_XIP_PREF_COUNT_FREEZE_Pos                         (5U)
#define SYS_XIP_CACHE_CONTROL_XIP_PREF_COUNT_FREEZE_Msk                         (0x00000001U << SYS_XIP_CACHE_CONTROL_XIP_PREF_COUNT_FREEZE_Pos)                          /*!< 0x00000020 */
#define SYS_XIP_CACHE_CONTROL_XIP_PREF_COUNT_FREEZE                             SYS_XIP_CACHE_CONTROL_XIP_PREF_COUNT_FREEZE_Msk                                           /*!< Before read XIP Prefetch Hit or Miss count number, you must set this bit to '1' */
#define SYS_XIP_CACHE_CONTROL_XIP_CACHE_HSEL_COUNT_EN_Pos                       (6U)
#define SYS_XIP_CACHE_CONTROL_XIP_CACHE_HSEL_COUNT_EN_Msk                       (0x00000001U << SYS_XIP_CACHE_CONTROL_XIP_CACHE_HSEL_COUNT_EN_Pos)                        /*!< 0x00000040 */
#define SYS_XIP_CACHE_CONTROL_XIP_CACHE_HSEL_COUNT_EN                           SYS_XIP_CACHE_CONTROL_XIP_CACHE_HSEL_COUNT_EN_Msk                                         /*!< Counter Cache HSEL input cycle number enable flag you must set this bit to '1' */
#define SYS_XIP_CACHE_CONTROL_XIP_CACHE_HSEL_COUNT_FREEZE_Pos                   (7U)
#define SYS_XIP_CACHE_CONTROL_XIP_CACHE_HSEL_COUNT_FREEZE_Msk                   (0x00000001U << SYS_XIP_CACHE_CONTROL_XIP_CACHE_HSEL_COUNT_FREEZE_Pos)                    /*!< 0x00000080 */
#define SYS_XIP_CACHE_CONTROL_XIP_CACHE_HSEL_COUNT_FREEZE                       SYS_XIP_CACHE_CONTROL_XIP_CACHE_HSEL_COUNT_FREEZE_Msk                                     /*!< Before read XIP Cache HSEL input cycle number, */
#define SYS_XIP_CACHE_CONTROL_XIP_PREF_OUT_PIPE_EN_Pos                          (8U)
#define SYS_XIP_CACHE_CONTROL_XIP_PREF_OUT_PIPE_EN_Msk                          (0x00000001U << SYS_XIP_CACHE_CONTROL_XIP_PREF_OUT_PIPE_EN_Pos)                           /*!< 0x00000100 */
#define SYS_XIP_CACHE_CONTROL_XIP_PREF_OUT_PIPE_EN                              SYS_XIP_CACHE_CONTROL_XIP_PREF_OUT_PIPE_EN_Msk                                            /*!< 1: XIP's Prefetch output to APS_BUS_MATRIX PIPE Line. */
#define SYS_XIP_CACHE_CONTROL_XIP_CACHE_MODE_Pos                                (12U)
#define SYS_XIP_CACHE_CONTROL_XIP_CACHE_MODE_Msk                                (0x00000001U << SYS_XIP_CACHE_CONTROL_XIP_CACHE_MODE_Pos)                                 /*!< 0x00001000 */
#define SYS_XIP_CACHE_CONTROL_XIP_CACHE_MODE                                    SYS_XIP_CACHE_CONTROL_XIP_CACHE_MODE_Msk                                                  /*!< 0 : Cache size 8K Word. 1 : Cache size 4K Word. */
#define SYS_XIP_CACHE_CONTROL_XIP_CACHE_TOP_DEBUG_SEL_Pos                       (16U)
#define SYS_XIP_CACHE_CONTROL_XIP_CACHE_TOP_DEBUG_SEL_Msk                       (0x00000003U << SYS_XIP_CACHE_CONTROL_XIP_CACHE_TOP_DEBUG_SEL_Pos)                        /*!< 0x00030000 */
#define SYS_XIP_CACHE_CONTROL_XIP_CACHE_TOP_DEBUG_SEL                           SYS_XIP_CACHE_CONTROL_XIP_CACHE_TOP_DEBUG_SEL_Msk                                         /*!< Cache TOP Debug Bus source selection. */
#define SYS_XIP_CACHE_CONTROL_XIP_CACHE_DEBUG_SEL_Pos                           (20U)
#define SYS_XIP_CACHE_CONTROL_XIP_CACHE_DEBUG_SEL_Msk                           (0x00000007U << SYS_XIP_CACHE_CONTROL_XIP_CACHE_DEBUG_SEL_Pos)                            /*!< 0x00700000 */
#define SYS_XIP_CACHE_CONTROL_XIP_CACHE_DEBUG_SEL                               SYS_XIP_CACHE_CONTROL_XIP_CACHE_DEBUG_SEL_Msk                                             /*!< Cache control Module Debug Bus source selection. */
#define SYS_XIP_CACHE_CONTROL_XIP_PREFETCH_DEBUG_SEL_Pos                        (24U)
#define SYS_XIP_CACHE_CONTROL_XIP_PREFETCH_DEBUG_SEL_Msk                        (0x0000000FU << SYS_XIP_CACHE_CONTROL_XIP_PREFETCH_DEBUG_SEL_Pos)                         /*!< 0x0F000000 */
#define SYS_XIP_CACHE_CONTROL_XIP_PREFETCH_DEBUG_SEL                            SYS_XIP_CACHE_CONTROL_XIP_PREFETCH_DEBUG_SEL_Msk                                          /*!< Prefetch Module Debug Bus source selection. */
#define SYS_XIP_CACHE_CONTROL_XIP_CACHE_INITIAL_DONE_Pos                        (31U)
#define SYS_XIP_CACHE_CONTROL_XIP_CACHE_INITIAL_DONE_Msk                        (0x00000001U << SYS_XIP_CACHE_CONTROL_XIP_CACHE_INITIAL_DONE_Pos)                         /*!< 0x80000000 */
#define SYS_XIP_CACHE_CONTROL_XIP_CACHE_INITIAL_DONE                            SYS_XIP_CACHE_CONTROL_XIP_CACHE_INITIAL_DONE_Msk                                          /*!< When After r_xip_cache_hit_miss_count_en = 1, Cache initial Tag Buffer Done flag. */

/**********  Bit definition for SYS_XIP_CACHE_HIT (0x658) register  ***********/
#define SYS_XIP_CACHE_HIT_XIP_CACHE_HIT_NUMBER_Pos                              (0U)
#define SYS_XIP_CACHE_HIT_XIP_CACHE_HIT_NUMBER_Msk                              (0xFFFFFFFFU << SYS_XIP_CACHE_HIT_XIP_CACHE_HIT_NUMBER_Pos)                               /*!< 0xFFFFFFFF */
#define SYS_XIP_CACHE_HIT_XIP_CACHE_HIT_NUMBER                                  SYS_XIP_CACHE_HIT_XIP_CACHE_HIT_NUMBER_Msk                                                /*!< When r_xip_cache_hit_miss_count_en = 1, to count XIP's Cache Hit number. */

/**********  Bit definition for SYS_XIP_CACHE_MISS (0x65C) register  **********/
#define SYS_XIP_CACHE_MISS_XIP_CACHE_MISS_NUMBER_Pos                            (0U)
#define SYS_XIP_CACHE_MISS_XIP_CACHE_MISS_NUMBER_Msk                            (0xFFFFFFFFU << SYS_XIP_CACHE_MISS_XIP_CACHE_MISS_NUMBER_Pos)                             /*!< 0xFFFFFFFF */
#define SYS_XIP_CACHE_MISS_XIP_CACHE_MISS_NUMBER                                SYS_XIP_CACHE_MISS_XIP_CACHE_MISS_NUMBER_Msk                                              /*!< When r_xip_cache_hit_miss_count_en = 1, to count XIP's Cache Miss number. */

/*********  Bit definition for SYS_XIP_PREFETCH_HIT (0x660) register  *********/
#define SYS_XIP_PREFETCH_HIT_XIP_PREF_HIT_NUMBER_Pos                            (0U)
#define SYS_XIP_PREFETCH_HIT_XIP_PREF_HIT_NUMBER_Msk                            (0xFFFFFFFFU << SYS_XIP_PREFETCH_HIT_XIP_PREF_HIT_NUMBER_Pos)                             /*!< 0xFFFFFFFF */
#define SYS_XIP_PREFETCH_HIT_XIP_PREF_HIT_NUMBER                                SYS_XIP_PREFETCH_HIT_XIP_PREF_HIT_NUMBER_Msk                                              /*!< When r_xip_pref_hit_miss_count_en = 1, to count XIP's Prefetch Hit number */

/********  Bit definition for SYS_XIP_PREFETCH_MISS (0x664) register  *********/
#define SYS_XIP_PREFETCH_MISS_XIP_PREF_MISS_NUMBER_Pos                          (0U)
#define SYS_XIP_PREFETCH_MISS_XIP_PREF_MISS_NUMBER_Msk                          (0xFFFFFFFFU << SYS_XIP_PREFETCH_MISS_XIP_PREF_MISS_NUMBER_Pos)                           /*!< 0xFFFFFFFF */
#define SYS_XIP_PREFETCH_MISS_XIP_PREF_MISS_NUMBER                              SYS_XIP_PREFETCH_MISS_XIP_PREF_MISS_NUMBER_Msk                                            /*!< When r_xip_pref_hit_miss_count_en = 1, to count XIP's Prefetch Miss number */

/*******  Bit definition for SYS_XIP_CACHE_HSEL_COUNT (0x668) register  *******/
#define SYS_XIP_CACHE_HSEL_COUNT_XIP_CACHE_HSEL_NUMBER_Pos                      (0U)
#define SYS_XIP_CACHE_HSEL_COUNT_XIP_CACHE_HSEL_NUMBER_Msk                      (0xFFFFFFFFU << SYS_XIP_CACHE_HSEL_COUNT_XIP_CACHE_HSEL_NUMBER_Pos)                       /*!< 0xFFFFFFFF */
#define SYS_XIP_CACHE_HSEL_COUNT_XIP_CACHE_HSEL_NUMBER                          SYS_XIP_CACHE_HSEL_COUNT_XIP_CACHE_HSEL_NUMBER_Msk                                        /*!< When r_xip_cache_hsel_count_en = 1, to count XIP cache HSEL input number */

/****  Bit definition for SYS_XIP_CACHE_HSEL_WAIT_COUNT (0x66C) register  *****/
#define SYS_XIP_CACHE_HSEL_WAIT_COUNT_XIP_CACHE_HSEL_WAIT_NUMBER_Pos            (0U)
#define SYS_XIP_CACHE_HSEL_WAIT_COUNT_XIP_CACHE_HSEL_WAIT_NUMBER_Msk            (0xFFFFFFFFU << SYS_XIP_CACHE_HSEL_WAIT_COUNT_XIP_CACHE_HSEL_WAIT_NUMBER_Pos)             /*!< 0xFFFFFFFF */
#define SYS_XIP_CACHE_HSEL_WAIT_COUNT_XIP_CACHE_HSEL_WAIT_NUMBER                SYS_XIP_CACHE_HSEL_WAIT_COUNT_XIP_CACHE_HSEL_WAIT_NUMBER_Msk                              /*!< When r_xip_cache_hsel_count_en = 1, to count XIP cache wait HSEL input cycle number */

/*************  Bit definition for SYS_PDM_CFG0 (0x800) register  *************/
#define SYS_PDM_CFG0_PDM_ENABLE_Pos                                             (0U)
#define SYS_PDM_CFG0_PDM_ENABLE_Msk                                             (0x00000001U << SYS_PDM_CFG0_PDM_ENABLE_Pos)                                              /*!< 0x00000001 */
#define SYS_PDM_CFG0_PDM_ENABLE                                                 SYS_PDM_CFG0_PDM_ENABLE_Msk                                                               /*!<  */
#define SYS_PDM_CFG0_PDM_ISWAP_Pos                                              (4U)
#define SYS_PDM_CFG0_PDM_ISWAP_Msk                                              (0x00000001U << SYS_PDM_CFG0_PDM_ISWAP_Pos)                                               /*!< 0x00000010 */
#define SYS_PDM_CFG0_PDM_ISWAP                                                  SYS_PDM_CFG0_PDM_ISWAP_Msk                                                                /*!<  */
#define SYS_PDM_CFG0_PDM_IMODE_Pos                                              (5U)
#define SYS_PDM_CFG0_PDM_IMODE_Msk                                              (0x00000001U << SYS_PDM_CFG0_PDM_IMODE_Pos)                                               /*!< 0x00000020 */
#define SYS_PDM_CFG0_PDM_IMODE                                                  SYS_PDM_CFG0_PDM_IMODE_Msk                                                                /*!<  */
#define SYS_PDM_CFG0_PDM_DAT0_INV_Pos                                           (6U)
#define SYS_PDM_CFG0_PDM_DAT0_INV_Msk                                           (0x00000001U << SYS_PDM_CFG0_PDM_DAT0_INV_Pos)                                            /*!< 0x00000040 */
#define SYS_PDM_CFG0_PDM_DAT0_INV                                               SYS_PDM_CFG0_PDM_DAT0_INV_Msk                                                             /*!<  */
#define SYS_PDM_CFG0_PDM_DAT1_INV_Pos                                           (7U)
#define SYS_PDM_CFG0_PDM_DAT1_INV_Msk                                           (0x00000001U << SYS_PDM_CFG0_PDM_DAT1_INV_Pos)                                            /*!< 0x00000080 */
#define SYS_PDM_CFG0_PDM_DAT1_INV                                               SYS_PDM_CFG0_PDM_DAT1_INV_Msk                                                             /*!<  */
#define SYS_PDM_CFG0_PDM_LATCH0_Pos                                             (16U)
#define SYS_PDM_CFG0_PDM_LATCH0_Msk                                             (0x000000FFU << SYS_PDM_CFG0_PDM_LATCH0_Pos)                                              /*!< 0x00FF0000 */
#define SYS_PDM_CFG0_PDM_LATCH0                                                 SYS_PDM_CFG0_PDM_LATCH0_Msk                                                               /*!<  */
#define SYS_PDM_CFG0_PDM_LATCH1_Pos                                             (24U)
#define SYS_PDM_CFG0_PDM_LATCH1_Msk                                             (0x000000FFU << SYS_PDM_CFG0_PDM_LATCH1_Pos)                                              /*!< 0xFF000000 */
#define SYS_PDM_CFG0_PDM_LATCH1                                                 SYS_PDM_CFG0_PDM_LATCH1_Msk                                                               /*!<  */

/*************  Bit definition for SYS_PDM_CIC (0x804) register  **************/
#define SYS_PDM_CIC_PDM_DUMP_ENA_Pos                                            (0U)
#define SYS_PDM_CIC_PDM_DUMP_ENA_Msk                                            (0x00000001U << SYS_PDM_CIC_PDM_DUMP_ENA_Pos)                                             /*!< 0x00000001 */
#define SYS_PDM_CIC_PDM_DUMP_ENA                                                SYS_PDM_CIC_PDM_DUMP_ENA_Msk                                                              /*!<  */
#define SYS_PDM_CIC_PDM_DUMP_MOD_Pos                                            (1U)
#define SYS_PDM_CIC_PDM_DUMP_MOD_Msk                                            (0x00000001U << SYS_PDM_CIC_PDM_DUMP_MOD_Pos)                                             /*!< 0x00000002 */
#define SYS_PDM_CIC_PDM_DUMP_MOD                                                SYS_PDM_CIC_PDM_DUMP_MOD_Msk                                                              /*!<  */
#define SYS_PDM_CIC_PDM_DUMP_SEL_Pos                                            (2U)
#define SYS_PDM_CIC_PDM_DUMP_SEL_Msk                                            (0x00000001U << SYS_PDM_CIC_PDM_DUMP_SEL_Pos)                                             /*!< 0x00000004 */
#define SYS_PDM_CIC_PDM_DUMP_SEL                                                SYS_PDM_CIC_PDM_DUMP_SEL_Msk                                                              /*!<  */
#define SYS_PDM_CIC_PDM_CIC_PRD_Pos                                             (8U)
#define SYS_PDM_CIC_PDM_CIC_PRD_Msk                                             (0x000000FFU << SYS_PDM_CIC_PDM_CIC_PRD_Pos)                                              /*!< 0x0000FF00 */
#define SYS_PDM_CIC_PDM_CIC_PRD                                                 SYS_PDM_CIC_PDM_CIC_PRD_Msk                                                               /*!<  */
#define SYS_PDM_CIC_PDM_CIC_GAIN0_Pos                                           (16U)
#define SYS_PDM_CIC_PDM_CIC_GAIN0_Msk                                           (0x00000007U << SYS_PDM_CIC_PDM_CIC_GAIN0_Pos)                                            /*!< 0x00070000 */
#define SYS_PDM_CIC_PDM_CIC_GAIN0                                               SYS_PDM_CIC_PDM_CIC_GAIN0_Msk                                                             /*!<  */
#define SYS_PDM_CIC_PDM_CIC_GAIN1_Pos                                           (20U)
#define SYS_PDM_CIC_PDM_CIC_GAIN1_Msk                                           (0x00000007U << SYS_PDM_CIC_PDM_CIC_GAIN1_Pos)                                            /*!< 0x00700000 */
#define SYS_PDM_CIC_PDM_CIC_GAIN1                                               SYS_PDM_CIC_PDM_CIC_GAIN1_Msk                                                             /*!<  */

/***********  Bit definition for SYS_PDM_FIR_CFG (0x808) register  ************/
#define SYS_PDM_FIR_CFG_PDM_FIR_CFG_Pos                                         (0U)
#define SYS_PDM_FIR_CFG_PDM_FIR_CFG_Msk                                         (0x0000000FU << SYS_PDM_FIR_CFG_PDM_FIR_CFG_Pos)                                          /*!< 0x0000000F */
#define SYS_PDM_FIR_CFG_PDM_FIR_CFG                                             SYS_PDM_FIR_CFG_PDM_FIR_CFG_Msk                                                           /*!< [0] reserved [1] initial sram [2] byp L [3] byp R */
#define SYS_PDM_FIR_CFG_PDM_FIR_VALID_DIV_Pos                                   (4U)
#define SYS_PDM_FIR_CFG_PDM_FIR_VALID_DIV_Msk                                   (0x00000003U << SYS_PDM_FIR_CFG_PDM_FIR_VALID_DIV_Pos)                                    /*!< 0x00000030 */
#define SYS_PDM_FIR_CFG_PDM_FIR_VALID_DIV                                       SYS_PDM_FIR_CFG_PDM_FIR_VALID_DIV_Msk                                                     /*!< div 1/2/4/8 */
#define SYS_PDM_FIR_CFG_PDM_FIR_TAP_NUM_Pos                                     (8U)
#define SYS_PDM_FIR_CFG_PDM_FIR_TAP_NUM_Msk                                     (0x000000FFU << SYS_PDM_FIR_CFG_PDM_FIR_TAP_NUM_Pos)                                      /*!< 0x0000FF00 */
#define SYS_PDM_FIR_CFG_PDM_FIR_TAP_NUM                                         SYS_PDM_FIR_CFG_PDM_FIR_TAP_NUM_Msk                                                       /*!<  */
#define SYS_PDM_FIR_CFG_PDM_FIR_GAIN_Pos                                        (16U)
#define SYS_PDM_FIR_CFG_PDM_FIR_GAIN_Msk                                        (0x00000003U << SYS_PDM_FIR_CFG_PDM_FIR_GAIN_Pos)                                         /*!< 0x00030000 */
#define SYS_PDM_FIR_CFG_PDM_FIR_GAIN                                            SYS_PDM_FIR_CFG_PDM_FIR_GAIN_Msk                                                          /*!< x1/2/4/8 */

/**********  Bit definition for SYS_PDM_COEFF_CFG (0x80C) register  ***********/
#define SYS_PDM_COEFF_CFG_PDM_FIR_COEFF_Pos                                     (0U)
#define SYS_PDM_COEFF_CFG_PDM_FIR_COEFF_Msk                                     (0x0000FFFFU << SYS_PDM_COEFF_CFG_PDM_FIR_COEFF_Pos)                                      /*!< 0x0000FFFF */
#define SYS_PDM_COEFF_CFG_PDM_FIR_COEFF                                         SYS_PDM_COEFF_CFG_PDM_FIR_COEFF_Msk                                                       /*!<  */

/********  Bit definition for SYS_PDM_SRAM_STR_ADDR (0x810) register  *********/
#define SYS_PDM_SRAM_STR_ADDR_PDM_SRAM_STR_ADDR_Pos                             (0U)
#define SYS_PDM_SRAM_STR_ADDR_PDM_SRAM_STR_ADDR_Msk                             (0xFFFFFFFFU << SYS_PDM_SRAM_STR_ADDR_PDM_SRAM_STR_ADDR_Pos)                              /*!< 0xFFFFFFFF */
#define SYS_PDM_SRAM_STR_ADDR_PDM_SRAM_STR_ADDR                                 SYS_PDM_SRAM_STR_ADDR_PDM_SRAM_STR_ADDR_Msk                                               /*!<  */

/*********  Bit definition for SYS_PDM_SRAM_WR_DLY (0x814) register  **********/
#define SYS_PDM_SRAM_WR_DLY_PDM_SRAM_WR_DLY_Pos                                 (0U)
#define SYS_PDM_SRAM_WR_DLY_PDM_SRAM_WR_DLY_Msk                                 (0x0000001FU << SYS_PDM_SRAM_WR_DLY_PDM_SRAM_WR_DLY_Pos)                                  /*!< 0x0000001F */
#define SYS_PDM_SRAM_WR_DLY_PDM_SRAM_WR_DLY                                     SYS_PDM_SRAM_WR_DLY_PDM_SRAM_WR_DLY_Msk                                                   /*!<  */
#define SYS_PDM_SRAM_WR_DLY_PDM_DMA_MOD_Pos                                     (8U)
#define SYS_PDM_SRAM_WR_DLY_PDM_DMA_MOD_Msk                                     (0x00000001U << SYS_PDM_SRAM_WR_DLY_PDM_DMA_MOD_Pos)                                      /*!< 0x00000100 */
#define SYS_PDM_SRAM_WR_DLY_PDM_DMA_MOD                                         SYS_PDM_SRAM_WR_DLY_PDM_DMA_MOD_Msk                                                       /*!<  */
#define SYS_PDM_SRAM_WR_DLY_PDM_INT_EN_Pos                                      (9U)
#define SYS_PDM_SRAM_WR_DLY_PDM_INT_EN_Msk                                      (0x00000001U << SYS_PDM_SRAM_WR_DLY_PDM_INT_EN_Pos)                                       /*!< 0x00000200 */
#define SYS_PDM_SRAM_WR_DLY_PDM_INT_EN                                          SYS_PDM_SRAM_WR_DLY_PDM_INT_EN_Msk                                                        /*!<  */
#define SYS_PDM_SRAM_WR_DLY_STS_PDM_DAT_VLD_Pos                                 (10U)
#define SYS_PDM_SRAM_WR_DLY_STS_PDM_DAT_VLD_Msk                                 (0x00000001U << SYS_PDM_SRAM_WR_DLY_STS_PDM_DAT_VLD_Pos)                                  /*!< 0x00000400 */
#define SYS_PDM_SRAM_WR_DLY_STS_PDM_DAT_VLD                                     SYS_PDM_SRAM_WR_DLY_STS_PDM_DAT_VLD_Msk                                                   /*!<  */

/**********  Bit definition for SYS_PDM_SRAM_FORCE (0x818) register  **********/
#define SYS_PDM_SRAM_FORCE_PDM_FORCE_SRAM_ENA_Pos                               (0U)
#define SYS_PDM_SRAM_FORCE_PDM_FORCE_SRAM_ENA_Msk                               (0x00000001U << SYS_PDM_SRAM_FORCE_PDM_FORCE_SRAM_ENA_Pos)                                /*!< 0x00000001 */
#define SYS_PDM_SRAM_FORCE_PDM_FORCE_SRAM_ENA                                   SYS_PDM_SRAM_FORCE_PDM_FORCE_SRAM_ENA_Msk                                                 /*!<  */
#define SYS_PDM_SRAM_FORCE_PDM_FORCE_SRAM_WEB_Pos                               (1U)
#define SYS_PDM_SRAM_FORCE_PDM_FORCE_SRAM_WEB_Msk                               (0x00000001U << SYS_PDM_SRAM_FORCE_PDM_FORCE_SRAM_WEB_Pos)                                /*!< 0x00000002 */
#define SYS_PDM_SRAM_FORCE_PDM_FORCE_SRAM_WEB                                   SYS_PDM_SRAM_FORCE_PDM_FORCE_SRAM_WEB_Msk                                                 /*!<  */
#define SYS_PDM_SRAM_FORCE_PDM_FORCE_SRAM_CEB_Pos                               (2U)
#define SYS_PDM_SRAM_FORCE_PDM_FORCE_SRAM_CEB_Msk                               (0x00000001U << SYS_PDM_SRAM_FORCE_PDM_FORCE_SRAM_CEB_Pos)                                /*!< 0x00000004 */
#define SYS_PDM_SRAM_FORCE_PDM_FORCE_SRAM_CEB                                   SYS_PDM_SRAM_FORCE_PDM_FORCE_SRAM_CEB_Msk                                                 /*!<  */
#define SYS_PDM_SRAM_FORCE_PDM_FORCE_SRAM_ADR_Pos                               (8U)
#define SYS_PDM_SRAM_FORCE_PDM_FORCE_SRAM_ADR_Msk                               (0x000000FFU << SYS_PDM_SRAM_FORCE_PDM_FORCE_SRAM_ADR_Pos)                                /*!< 0x0000FF00 */
#define SYS_PDM_SRAM_FORCE_PDM_FORCE_SRAM_ADR                                   SYS_PDM_SRAM_FORCE_PDM_FORCE_SRAM_ADR_Msk                                                 /*!<  */
#define SYS_PDM_SRAM_FORCE_PDM_FORCE_SRAM_DAT_Pos                               (16U)
#define SYS_PDM_SRAM_FORCE_PDM_FORCE_SRAM_DAT_Msk                               (0x0000FFFFU << SYS_PDM_SRAM_FORCE_PDM_FORCE_SRAM_DAT_Pos)                                /*!< 0xFFFF0000 */
#define SYS_PDM_SRAM_FORCE_PDM_FORCE_SRAM_DAT                                   SYS_PDM_SRAM_FORCE_PDM_FORCE_SRAM_DAT_Msk                                                 /*!<  */

/*************  Bit definition for SYS_PDM_STS0 (0x820) register  *************/
#define SYS_PDM_STS0_STS_PDM_L_DATA_Pos                                         (0U)
#define SYS_PDM_STS0_STS_PDM_L_DATA_Msk                                         (0x0000FFFFU << SYS_PDM_STS0_STS_PDM_L_DATA_Pos)                                          /*!< 0x0000FFFF */
#define SYS_PDM_STS0_STS_PDM_L_DATA                                             SYS_PDM_STS0_STS_PDM_L_DATA_Msk                                                           /*!<  */
#define SYS_PDM_STS0_STS_PDM_R_DATA_Pos                                         (16U)
#define SYS_PDM_STS0_STS_PDM_R_DATA_Msk                                         (0x0000FFFFU << SYS_PDM_STS0_STS_PDM_R_DATA_Pos)                                          /*!< 0xFFFF0000 */
#define SYS_PDM_STS0_STS_PDM_R_DATA                                             SYS_PDM_STS0_STS_PDM_R_DATA_Msk                                                           /*!<  */

/*************  Bit definition for SYS_PDM_STS1 (0x824) register  *************/
#define SYS_PDM_STS1_STS_PDM_RD_SRAM_DATA_Pos                                   (0U)
#define SYS_PDM_STS1_STS_PDM_RD_SRAM_DATA_Msk                                   (0x0000FFFFU << SYS_PDM_STS1_STS_PDM_RD_SRAM_DATA_Pos)                                    /*!< 0x0000FFFF */
#define SYS_PDM_STS1_STS_PDM_RD_SRAM_DATA                                       SYS_PDM_STS1_STS_PDM_RD_SRAM_DATA_Msk                                                     /*!<  */



/******************************************************************************/
/*                                                                            */
/*                               I2S controller                               */
/*                                                                            */
/******************************************************************************/

/***************  Bit definition for I2S_IER (0x000) register  ****************/
#define I2S_IER_IEN_Pos                                                         (0U)
#define I2S_IER_IEN_Msk                                                         (0x00000001U << I2S_IER_IEN_Pos)                                                          /*!< 0x00000001 */
#define I2S_IER_IEN                                                             I2S_IER_IEN_Msk                                                                           /*!< I2S Enable */

/***************  Bit definition for I2S_IRER (0x004) register  ***************/
#define I2S_IRER_RXEN_Pos                                                       (0U)
#define I2S_IRER_RXEN_Msk                                                       (0x00000001U << I2S_IRER_RXEN_Pos)                                                        /*!< 0x00000001 */
#define I2S_IRER_RXEN                                                           I2S_IRER_RXEN_Msk                                                                         /*!< Receiver block enable */

/***************  Bit definition for I2S_ITER (0x008) register  ***************/
#define I2S_ITER_TXEN_Pos                                                       (0U)
#define I2S_ITER_TXEN_Msk                                                       (0x00000001U << I2S_ITER_TXEN_Pos)                                                        /*!< 0x00000001 */
#define I2S_ITER_TXEN                                                           I2S_ITER_TXEN_Msk                                                                         /*!< I2S Transmitter Block Enable Register */

/***************  Bit definition for I2S_CER (0x00C) register  ****************/
#define I2S_CER_CLKEN_Pos                                                       (0U)
#define I2S_CER_CLKEN_Msk                                                       (0x00000001U << I2S_CER_CLKEN_Pos)                                                        /*!< 0x00000001 */
#define I2S_CER_CLKEN                                                           I2S_CER_CLKEN_Msk                                                                         /*!< Clock generation enable */

/***************  Bit definition for I2S_CCR (0x010) register  ****************/
#define I2S_CCR_SCLKG_Pos                                                       (0U)
#define I2S_CCR_SCLKG_Msk                                                       (0x00000007U << I2S_CCR_SCLKG_Pos)                                                        /*!< 0x00000007 */
#define I2S_CCR_SCLKG                                                           I2S_CCR_SCLKG_Msk                                                                         /*!< SCLK Gating */
#define I2S_CCR_WSS_Pos                                                         (3U)
#define I2S_CCR_WSS_Msk                                                         (0x00000003U << I2S_CCR_WSS_Pos)                                                          /*!< 0x00000018 */
#define I2S_CCR_WSS                                                             I2S_CCR_WSS_Msk                                                                           /*!< Word Select line sclk cycles */

/**************  Bit definition for I2S_RXFFR (0x014) register  ***************/
#define I2S_RXFFR_RXFFR_Pos                                                     (0U)
#define I2S_RXFFR_RXFFR_Msk                                                     (0x00000001U << I2S_RXFFR_RXFFR_Pos)                                                      /*!< 0x00000001 */
#define I2S_RXFFR_RXFFR                                                         I2S_RXFFR_RXFFR_Msk                                                                       /*!< Receiver FIFO Reset */

/**************  Bit definition for I2S_TXFFR (0x018) register  ***************/
#define I2S_TXFFR_TXFFR_Pos                                                     (0U)
#define I2S_TXFFR_TXFFR_Msk                                                     (0x00000001U << I2S_TXFFR_TXFFR_Pos)                                                      /*!< 0x00000001 */
#define I2S_TXFFR_TXFFR                                                         I2S_TXFFR_TXFFR_Msk                                                                       /*!< Transmitter FIFO Reset */

/**************  Bit definition for I2S_LRBR0 (0x020) register  ***************/
#define I2S_LRBR0_LRBR_Pos                                                      (0U)
#define I2S_LRBR0_LRBR_Msk                                                      (0xFFFFFFFFU << I2S_LRBR0_LRBR_Pos)                                                       /*!< 0xFFFFFFFF */
#define I2S_LRBR0_LRBR                                                          I2S_LRBR0_LRBR_Msk                                                                        /*!< Left stereo data read register */

/**************  Bit definition for I2S_LTHR0 (0x020) register  ***************/
#define I2S_LTHR0_LTHR_Pos                                                      (0U)
#define I2S_LTHR0_LTHR_Msk                                                      (0xFFFFFFFFU << I2S_LTHR0_LTHR_Pos)                                                       /*!< 0xFFFFFFFF */
#define I2S_LTHR0_LTHR                                                          I2S_LTHR0_LTHR_Msk                                                                        /*!< Left stereo data write register */

/**************  Bit definition for I2S_RRBR0 (0x024) register  ***************/
#define I2S_RRBR0_RRBR_Pos                                                      (0U)
#define I2S_RRBR0_RRBR_Msk                                                      (0xFFFFFFFFU << I2S_RRBR0_RRBR_Pos)                                                       /*!< 0xFFFFFFFF */
#define I2S_RRBR0_RRBR                                                          I2S_RRBR0_RRBR_Msk                                                                        /*!< Right stereo data read register */

/**************  Bit definition for I2S_RTHR0 (0x024) register  ***************/
#define I2S_RTHR0_RTHR_Pos                                                      (0U)
#define I2S_RTHR0_RTHR_Msk                                                      (0xFFFFFFFFU << I2S_RTHR0_RTHR_Pos)                                                       /*!< 0xFFFFFFFF */
#define I2S_RTHR0_RTHR                                                          I2S_RTHR0_RTHR_Msk                                                                        /*!< Right stereo data write register */

/***************  Bit definition for I2S_RER0 (0x028) register  ***************/
#define I2S_RER0_RXCHEN_Pos                                                     (0U)
#define I2S_RER0_RXCHEN_Msk                                                     (0x00000001U << I2S_RER0_RXCHEN_Pos)                                                      /*!< 0x00000001 */
#define I2S_RER0_RXCHEN                                                         I2S_RER0_RXCHEN_Msk                                                                       /*!< Receive channel enable */

/***************  Bit definition for I2S_TER0 (0x02C) register  ***************/
#define I2S_TER0_TXCHEN_Pos                                                     (0U)
#define I2S_TER0_TXCHEN_Msk                                                     (0x00000001U << I2S_TER0_TXCHEN_Pos)                                                      /*!< 0x00000001 */
#define I2S_TER0_TXCHEN                                                         I2S_TER0_TXCHEN_Msk                                                                       /*!< Transmit channel enable */

/***************  Bit definition for I2S_RCR0 (0x030) register  ***************/
#define I2S_RCR0_WLEN_Pos                                                       (0U)
#define I2S_RCR0_WLEN_Msk                                                       (0x00000007U << I2S_RCR0_WLEN_Pos)                                                        /*!< 0x00000007 */
#define I2S_RCR0_WLEN                                                           I2S_RCR0_WLEN_Msk                                                                         /*!< Receive data resolution */

/***************  Bit definition for I2S_TCR0 (0x034) register  ***************/
#define I2S_TCR0_WLEN_Pos                                                       (0U)
#define I2S_TCR0_WLEN_Msk                                                       (0x00000007U << I2S_TCR0_WLEN_Pos)                                                        /*!< 0x00000007 */
#define I2S_TCR0_WLEN                                                           I2S_TCR0_WLEN_Msk                                                                         /*!< Transmit data resolution */

/***************  Bit definition for I2S_ISR0 (0x038) register  ***************/
#define I2S_ISR0_RXDA_Pos                                                       (0U)
#define I2S_ISR0_RXDA_Msk                                                       (0x00000001U << I2S_ISR0_RXDA_Pos)                                                        /*!< 0x00000001 */
#define I2S_ISR0_RXDA                                                           I2S_ISR0_RXDA_Msk                                                                         /*!< Receive Data Available interrupt */
#define I2S_ISR0_RXFO_Pos                                                       (1U)
#define I2S_ISR0_RXFO_Msk                                                       (0x00000001U << I2S_ISR0_RXFO_Pos)                                                        /*!< 0x00000002 */
#define I2S_ISR0_RXFO                                                           I2S_ISR0_RXFO_Msk                                                                         /*!< RX Data Overrun interrupt */
#define I2S_ISR0_TXFE_Pos                                                       (4U)
#define I2S_ISR0_TXFE_Msk                                                       (0x00000001U << I2S_ISR0_TXFE_Pos)                                                        /*!< 0x00000010 */
#define I2S_ISR0_TXFE                                                           I2S_ISR0_TXFE_Msk                                                                         /*!< Transmit Empty Trigger interrupt */
#define I2S_ISR0_TXFO_Pos                                                       (5U)
#define I2S_ISR0_TXFO_Msk                                                       (0x00000001U << I2S_ISR0_TXFO_Pos)                                                        /*!< 0x00000020 */
#define I2S_ISR0_TXFO                                                           I2S_ISR0_TXFO_Msk                                                                         /*!< TX Data Overrun interrupt */

/***************  Bit definition for I2S_IMR0 (0x03C) register  ***************/
#define I2S_IMR0_RXDAM_Pos                                                      (0U)
#define I2S_IMR0_RXDAM_Msk                                                      (0x00000001U << I2S_IMR0_RXDAM_Pos)                                                       /*!< 0x00000001 */
#define I2S_IMR0_RXDAM                                                          I2S_IMR0_RXDAM_Msk                                                                        /*!< Mask RX FIFO Data Available interrupt */
#define I2S_IMR0_RXFOM_Pos                                                      (1U)
#define I2S_IMR0_RXFOM_Msk                                                      (0x00000001U << I2S_IMR0_RXFOM_Pos)                                                       /*!< 0x00000002 */
#define I2S_IMR0_RXFOM                                                          I2S_IMR0_RXFOM_Msk                                                                        /*!< Mask RX FIFO Overrun interrupt */
#define I2S_IMR0_TXFEM_Pos                                                      (4U)
#define I2S_IMR0_TXFEM_Msk                                                      (0x00000001U << I2S_IMR0_TXFEM_Pos)                                                       /*!< 0x00000010 */
#define I2S_IMR0_TXFEM                                                          I2S_IMR0_TXFEM_Msk                                                                        /*!< Mask TX FIFO Empty interrupt */
#define I2S_IMR0_TXFOM_Pos                                                      (5U)
#define I2S_IMR0_TXFOM_Msk                                                      (0x00000001U << I2S_IMR0_TXFOM_Pos)                                                       /*!< 0x00000020 */
#define I2S_IMR0_TXFOM                                                          I2S_IMR0_TXFOM_Msk                                                                        /*!< Mask TX FIFO Overrun interrupt */

/***************  Bit definition for I2S_ROR0 (0x040) register  ***************/
#define I2S_ROR0_RXCHO_Pos                                                      (0U)
#define I2S_ROR0_RXCHO_Msk                                                      (0x00000001U << I2S_ROR0_RXCHO_Pos)                                                       /*!< 0x00000001 */
#define I2S_ROR0_RXCHO                                                          I2S_ROR0_RXCHO_Msk                                                                        /*!< RX FIFO Data Overrun interrupt (RC) */

/***************  Bit definition for I2S_TOR0 (0x044) register  ***************/
#define I2S_TOR0_TXCHO_Pos                                                      (0U)
#define I2S_TOR0_TXCHO_Msk                                                      (0x00000001U << I2S_TOR0_TXCHO_Pos)                                                       /*!< 0x00000001 */
#define I2S_TOR0_TXCHO                                                          I2S_TOR0_TXCHO_Msk                                                                        /*!< TX FIFO Data Overrun interrupt (RC) */

/**************  Bit definition for I2S_RFCR0 (0x048) register  ***************/
#define I2S_RFCR0_RXCHDT_Pos                                                    (0U)
#define I2S_RFCR0_RXCHDT_Msk                                                    (0x0000000FU << I2S_RFCR0_RXCHDT_Pos)                                                     /*!< 0x0000000F */
#define I2S_RFCR0_RXCHDT                                                        I2S_RFCR0_RXCHDT_Msk                                                                      /*!< RX Data Available interrupt trigger level */

/**************  Bit definition for I2S_TFCR0 (0x04C) register  ***************/
#define I2S_TFCR0_TXCHET_Pos                                                    (0U)
#define I2S_TFCR0_TXCHET_Msk                                                    (0x0000000FU << I2S_TFCR0_TXCHET_Pos)                                                     /*!< 0x0000000F */
#define I2S_TFCR0_TXCHET                                                        I2S_TFCR0_TXCHET_Msk                                                                      /*!< TX Empty Threshold interrupt trigger level */

/***************  Bit definition for I2S_RFF0 (0x050) register  ***************/
#define I2S_RFF0_RXCHFR_Pos                                                     (0U)
#define I2S_RFF0_RXCHFR_Msk                                                     (0x00000001U << I2S_RFF0_RXCHFR_Pos)                                                      /*!< 0x00000001 */
#define I2S_RFF0_RXCHFR                                                         I2S_RFF0_RXCHFR_Msk                                                                       /*!< Receive Channel FIFO Reset */

/***************  Bit definition for I2S_TFF0 (0x054) register  ***************/
#define I2S_TFF0_TXCHFR_Pos                                                     (0U)
#define I2S_TFF0_TXCHFR_Msk                                                     (0x00000001U << I2S_TFF0_TXCHFR_Pos)                                                      /*!< 0x00000001 */
#define I2S_TFF0_TXCHFR                                                         I2S_TFF0_TXCHFR_Msk                                                                       /*!< Transmit Channel FIFO Reset */

/**************  Bit definition for I2S_LRBR1 (0x060) register  ***************/
#define I2S_LRBR1_LRBR1_Pos                                                     (0U)
#define I2S_LRBR1_LRBR1_Msk                                                     (0xFFFFFFFFU << I2S_LRBR1_LRBR1_Pos)                                                      /*!< 0xFFFFFFFF */
#define I2S_LRBR1_LRBR1                                                         I2S_LRBR1_LRBR1_Msk                                                                       /*!< The left stereo data received serially from the receive channel input (sdix) */

/**************  Bit definition for I2S_LTHR1 (0x060) register  ***************/
#define I2S_LTHR1_LTHR1_Pos                                                     (0U)
#define I2S_LTHR1_LTHR1_Msk                                                     (0xFFFFFFFFU << I2S_LTHR1_LTHR1_Pos)                                                      /*!< 0xFFFFFFFF */
#define I2S_LTHR1_LTHR1                                                         I2S_LTHR1_LTHR1_Msk                                                                       /*!< The left stereo data to be transmitted serially through the transmit channel output (sdox) is written through this register. */

/**************  Bit definition for I2S_RRBR1 (0x064) register  ***************/
#define I2S_RRBR1_RRBR1_Pos                                                     (0U)
#define I2S_RRBR1_RRBR1_Msk                                                     (0xFFFFFFFFU << I2S_RRBR1_RRBR1_Pos)                                                      /*!< 0xFFFFFFFF */
#define I2S_RRBR1_RRBR1                                                         I2S_RRBR1_RRBR1_Msk                                                                       /*!< The right stereo data received serially from the receive channel input (sdix) is read through this register. */

/**************  Bit definition for I2S_RTHR1 (0x064) register  ***************/
#define I2S_RTHR1_RTHR_Pos                                                      (0U)
#define I2S_RTHR1_RTHR_Msk                                                      (0xFFFFFFFFU << I2S_RTHR1_RTHR_Pos)                                                       /*!< 0xFFFFFFFF */
#define I2S_RTHR1_RTHR                                                          I2S_RTHR1_RTHR_Msk                                                                        /*!< Right stereo data write register */

/***************  Bit definition for I2S_RER1 (0x068) register  ***************/
#define I2S_RER1_RXCHEN_Pos                                                     (0U)
#define I2S_RER1_RXCHEN_Msk                                                     (0x00000001U << I2S_RER1_RXCHEN_Pos)                                                      /*!< 0x00000001 */
#define I2S_RER1_RXCHEN                                                         I2S_RER1_RXCHEN_Msk                                                                       /*!< Receive channel enable */

/***************  Bit definition for I2S_TER1 (0x06C) register  ***************/
#define I2S_TER1_TXCHEN_Pos                                                     (0U)
#define I2S_TER1_TXCHEN_Msk                                                     (0x00000001U << I2S_TER1_TXCHEN_Pos)                                                      /*!< 0x00000001 */
#define I2S_TER1_TXCHEN                                                         I2S_TER1_TXCHEN_Msk                                                                       /*!< Transmit channel enable */

/***************  Bit definition for I2S_RCR1 (0x070) register  ***************/
#define I2S_RCR1_WLEN_Pos                                                       (0U)
#define I2S_RCR1_WLEN_Msk                                                       (0x00000007U << I2S_RCR1_WLEN_Pos)                                                        /*!< 0x00000007 */
#define I2S_RCR1_WLEN                                                           I2S_RCR1_WLEN_Msk                                                                         /*!< Receive data resolution */

/***************  Bit definition for I2S_TCR1 (0x074) register  ***************/
#define I2S_TCR1_WLEN_Pos                                                       (0U)
#define I2S_TCR1_WLEN_Msk                                                       (0x00000007U << I2S_TCR1_WLEN_Pos)                                                        /*!< 0x00000007 */
#define I2S_TCR1_WLEN                                                           I2S_TCR1_WLEN_Msk                                                                         /*!< Transmit data resolution */

/***************  Bit definition for I2S_ISR1 (0x078) register  ***************/
#define I2S_ISR1_RXDA_Pos                                                       (0U)
#define I2S_ISR1_RXDA_Msk                                                       (0x00000001U << I2S_ISR1_RXDA_Pos)                                                        /*!< 0x00000001 */
#define I2S_ISR1_RXDA                                                           I2S_ISR1_RXDA_Msk                                                                         /*!< Receive Data Available interrupt */
#define I2S_ISR1_RXFO_Pos                                                       (1U)
#define I2S_ISR1_RXFO_Msk                                                       (0x00000001U << I2S_ISR1_RXFO_Pos)                                                        /*!< 0x00000002 */
#define I2S_ISR1_RXFO                                                           I2S_ISR1_RXFO_Msk                                                                         /*!< RX Data Overrun interrupt */
#define I2S_ISR1_TXFE_Pos                                                       (4U)
#define I2S_ISR1_TXFE_Msk                                                       (0x00000001U << I2S_ISR1_TXFE_Pos)                                                        /*!< 0x00000010 */
#define I2S_ISR1_TXFE                                                           I2S_ISR1_TXFE_Msk                                                                         /*!< Transmit Empty Trigger interrupt */
#define I2S_ISR1_TXFO_Pos                                                       (5U)
#define I2S_ISR1_TXFO_Msk                                                       (0x00000001U << I2S_ISR1_TXFO_Pos)                                                        /*!< 0x00000020 */
#define I2S_ISR1_TXFO                                                           I2S_ISR1_TXFO_Msk                                                                         /*!< TX Data Overrun interrupt */

/***************  Bit definition for I2S_IMR1 (0x07C) register  ***************/
#define I2S_IMR1_RXDAM_Pos                                                      (0U)
#define I2S_IMR1_RXDAM_Msk                                                      (0x00000001U << I2S_IMR1_RXDAM_Pos)                                                       /*!< 0x00000001 */
#define I2S_IMR1_RXDAM                                                          I2S_IMR1_RXDAM_Msk                                                                        /*!< Mask RX FIFO Data Available interrupt */
#define I2S_IMR1_RXFOM_Pos                                                      (1U)
#define I2S_IMR1_RXFOM_Msk                                                      (0x00000001U << I2S_IMR1_RXFOM_Pos)                                                       /*!< 0x00000002 */
#define I2S_IMR1_RXFOM                                                          I2S_IMR1_RXFOM_Msk                                                                        /*!< Mask RX FIFO Overrun interrupt */
#define I2S_IMR1_TXFEM_Pos                                                      (4U)
#define I2S_IMR1_TXFEM_Msk                                                      (0x00000001U << I2S_IMR1_TXFEM_Pos)                                                       /*!< 0x00000010 */
#define I2S_IMR1_TXFEM                                                          I2S_IMR1_TXFEM_Msk                                                                        /*!< Mask TX FIFO Empty interrupt */
#define I2S_IMR1_TXFOM_Pos                                                      (5U)
#define I2S_IMR1_TXFOM_Msk                                                      (0x00000001U << I2S_IMR1_TXFOM_Pos)                                                       /*!< 0x00000020 */
#define I2S_IMR1_TXFOM                                                          I2S_IMR1_TXFOM_Msk                                                                        /*!< Mask TX FIFO Overrun interrupt */

/***************  Bit definition for I2S_ROR1 (0x080) register  ***************/
#define I2S_ROR1_RXCHO_Pos                                                      (0U)
#define I2S_ROR1_RXCHO_Msk                                                      (0x00000001U << I2S_ROR1_RXCHO_Pos)                                                       /*!< 0x00000001 */
#define I2S_ROR1_RXCHO                                                          I2S_ROR1_RXCHO_Msk                                                                        /*!< RX FIFO Data Overrun interrupt (RC) */

/***************  Bit definition for I2S_TOR1 (0x084) register  ***************/
#define I2S_TOR1_TXCHO_Pos                                                      (0U)
#define I2S_TOR1_TXCHO_Msk                                                      (0x00000001U << I2S_TOR1_TXCHO_Pos)                                                       /*!< 0x00000001 */
#define I2S_TOR1_TXCHO                                                          I2S_TOR1_TXCHO_Msk                                                                        /*!< TX FIFO Data Overrun interrupt (RC) */

/**************  Bit definition for I2S_RFCR1 (0x088) register  ***************/
#define I2S_RFCR1_RXCHDT_Pos                                                    (0U)
#define I2S_RFCR1_RXCHDT_Msk                                                    (0x0000000FU << I2S_RFCR1_RXCHDT_Pos)                                                     /*!< 0x0000000F */
#define I2S_RFCR1_RXCHDT                                                        I2S_RFCR1_RXCHDT_Msk                                                                      /*!< RX Data Available interrupt trigger level */

/**************  Bit definition for I2S_TFCR1 (0x08C) register  ***************/
#define I2S_TFCR1_TXCHET_Pos                                                    (0U)
#define I2S_TFCR1_TXCHET_Msk                                                    (0x0000000FU << I2S_TFCR1_TXCHET_Pos)                                                     /*!< 0x0000000F */
#define I2S_TFCR1_TXCHET                                                        I2S_TFCR1_TXCHET_Msk                                                                      /*!< TX Empty Threshold interrupt trigger level */

/***************  Bit definition for I2S_RFF1 (0x090) register  ***************/
#define I2S_RFF1_RXCHFR_Pos                                                     (0U)
#define I2S_RFF1_RXCHFR_Msk                                                     (0x00000001U << I2S_RFF1_RXCHFR_Pos)                                                      /*!< 0x00000001 */
#define I2S_RFF1_RXCHFR                                                         I2S_RFF1_RXCHFR_Msk                                                                       /*!< Receive Channel FIFO Reset */

/***************  Bit definition for I2S_TFF1 (0x094) register  ***************/
#define I2S_TFF1_TXCHFR_Pos                                                     (0U)
#define I2S_TFF1_TXCHFR_Msk                                                     (0x00000001U << I2S_TFF1_TXCHFR_Pos)                                                      /*!< 0x00000001 */
#define I2S_TFF1_TXCHFR                                                         I2S_TFF1_TXCHFR_Msk                                                                       /*!< Transmit Channel FIFO Reset */

/**************  Bit definition for I2S_LRBR2 (0x0A0) register  ***************/
#define I2S_LRBR2_LRBR2_Pos                                                     (0U)
#define I2S_LRBR2_LRBR2_Msk                                                     (0x0000FFFFU << I2S_LRBR2_LRBR2_Pos)                                                      /*!< 0x0000FFFF */
#define I2S_LRBR2_LRBR2                                                         I2S_LRBR2_LRBR2_Msk                                                                       /*!< The left stereo data received serially from the receive channel input (sdix) */

/**************  Bit definition for I2S_LTHR2 (0x0A0) register  ***************/
#define I2S_LTHR2_LTHR2_Pos                                                     (0U)
#define I2S_LTHR2_LTHR2_Msk                                                     (0xFFFFFFFFU << I2S_LTHR2_LTHR2_Pos)                                                      /*!< 0xFFFFFFFF */
#define I2S_LTHR2_LTHR2                                                         I2S_LTHR2_LTHR2_Msk                                                                       /*!< The left stereo data to be transmitted serially through the transmit channel output (sdox) is written through this register. */

/**************  Bit definition for I2S_RRBR2 (0x0A4) register  ***************/
#define I2S_RRBR2_RRBR2_Pos                                                     (0U)
#define I2S_RRBR2_RRBR2_Msk                                                     (0x0000FFFFU << I2S_RRBR2_RRBR2_Pos)                                                      /*!< 0x0000FFFF */
#define I2S_RRBR2_RRBR2                                                         I2S_RRBR2_RRBR2_Msk                                                                       /*!< The right stereo data received serially from the receive channel input (sdix) is read through this register. */

/**************  Bit definition for I2S_RTHR2 (0x0A4) register  ***************/
#define I2S_RTHR2_RTHR_Pos                                                      (0U)
#define I2S_RTHR2_RTHR_Msk                                                      (0xFFFFFFFFU << I2S_RTHR2_RTHR_Pos)                                                       /*!< 0xFFFFFFFF */
#define I2S_RTHR2_RTHR                                                          I2S_RTHR2_RTHR_Msk                                                                        /*!< Right stereo data write register */

/***************  Bit definition for I2S_RER2 (0x0A8) register  ***************/
#define I2S_RER2_RXCHEN_Pos                                                     (0U)
#define I2S_RER2_RXCHEN_Msk                                                     (0x00000001U << I2S_RER2_RXCHEN_Pos)                                                      /*!< 0x00000001 */
#define I2S_RER2_RXCHEN                                                         I2S_RER2_RXCHEN_Msk                                                                       /*!< Receive channel enable */

/***************  Bit definition for I2S_TER2 (0x0AC) register  ***************/
#define I2S_TER2_TXCHEN_Pos                                                     (0U)
#define I2S_TER2_TXCHEN_Msk                                                     (0x00000001U << I2S_TER2_TXCHEN_Pos)                                                      /*!< 0x00000001 */
#define I2S_TER2_TXCHEN                                                         I2S_TER2_TXCHEN_Msk                                                                       /*!< Transmit channel enable */

/***************  Bit definition for I2S_RCR2 (0x0B0) register  ***************/
#define I2S_RCR2_WLEN_Pos                                                       (0U)
#define I2S_RCR2_WLEN_Msk                                                       (0x00000007U << I2S_RCR2_WLEN_Pos)                                                        /*!< 0x00000007 */
#define I2S_RCR2_WLEN                                                           I2S_RCR2_WLEN_Msk                                                                         /*!< Receive data resolution */

/***************  Bit definition for I2S_TCR2 (0x0B4) register  ***************/
#define I2S_TCR2_WLEN_Pos                                                       (0U)
#define I2S_TCR2_WLEN_Msk                                                       (0x00000007U << I2S_TCR2_WLEN_Pos)                                                        /*!< 0x00000007 */
#define I2S_TCR2_WLEN                                                           I2S_TCR2_WLEN_Msk                                                                         /*!< Transmit data resolution */

/***************  Bit definition for I2S_ISR2 (0x0B8) register  ***************/
#define I2S_ISR2_RXDA_Pos                                                       (0U)
#define I2S_ISR2_RXDA_Msk                                                       (0x00000001U << I2S_ISR2_RXDA_Pos)                                                        /*!< 0x00000001 */
#define I2S_ISR2_RXDA                                                           I2S_ISR2_RXDA_Msk                                                                         /*!< Receive Data Available interrupt */
#define I2S_ISR2_RXFO_Pos                                                       (1U)
#define I2S_ISR2_RXFO_Msk                                                       (0x00000001U << I2S_ISR2_RXFO_Pos)                                                        /*!< 0x00000002 */
#define I2S_ISR2_RXFO                                                           I2S_ISR2_RXFO_Msk                                                                         /*!< RX Data Overrun interrupt */
#define I2S_ISR2_TXFE_Pos                                                       (4U)
#define I2S_ISR2_TXFE_Msk                                                       (0x00000001U << I2S_ISR2_TXFE_Pos)                                                        /*!< 0x00000010 */
#define I2S_ISR2_TXFE                                                           I2S_ISR2_TXFE_Msk                                                                         /*!< Transmit Empty Trigger interrupt */
#define I2S_ISR2_TXFO_Pos                                                       (5U)
#define I2S_ISR2_TXFO_Msk                                                       (0x00000001U << I2S_ISR2_TXFO_Pos)                                                        /*!< 0x00000020 */
#define I2S_ISR2_TXFO                                                           I2S_ISR2_TXFO_Msk                                                                         /*!< TX Data Overrun interrupt */

/***************  Bit definition for I2S_IMR2 (0x0BC) register  ***************/
#define I2S_IMR2_RXDAM_Pos                                                      (0U)
#define I2S_IMR2_RXDAM_Msk                                                      (0x00000001U << I2S_IMR2_RXDAM_Pos)                                                       /*!< 0x00000001 */
#define I2S_IMR2_RXDAM                                                          I2S_IMR2_RXDAM_Msk                                                                        /*!< Mask RX FIFO Data Available interrupt */
#define I2S_IMR2_RXFOM_Pos                                                      (1U)
#define I2S_IMR2_RXFOM_Msk                                                      (0x00000001U << I2S_IMR2_RXFOM_Pos)                                                       /*!< 0x00000002 */
#define I2S_IMR2_RXFOM                                                          I2S_IMR2_RXFOM_Msk                                                                        /*!< Mask RX FIFO Overrun interrupt */
#define I2S_IMR2_TXFEM_Pos                                                      (4U)
#define I2S_IMR2_TXFEM_Msk                                                      (0x00000001U << I2S_IMR2_TXFEM_Pos)                                                       /*!< 0x00000010 */
#define I2S_IMR2_TXFEM                                                          I2S_IMR2_TXFEM_Msk                                                                        /*!< Mask TX FIFO Empty interrupt */
#define I2S_IMR2_TXFOM_Pos                                                      (5U)
#define I2S_IMR2_TXFOM_Msk                                                      (0x00000001U << I2S_IMR2_TXFOM_Pos)                                                       /*!< 0x00000020 */
#define I2S_IMR2_TXFOM                                                          I2S_IMR2_TXFOM_Msk                                                                        /*!< Mask TX FIFO Overrun interrupt */

/***************  Bit definition for I2S_ROR2 (0x0C0) register  ***************/
#define I2S_ROR2_RXCHO_Pos                                                      (0U)
#define I2S_ROR2_RXCHO_Msk                                                      (0x00000001U << I2S_ROR2_RXCHO_Pos)                                                       /*!< 0x00000001 */
#define I2S_ROR2_RXCHO                                                          I2S_ROR2_RXCHO_Msk                                                                        /*!< RX FIFO Data Overrun interrupt (RC) */

/***************  Bit definition for I2S_TOR2 (0x0C4) register  ***************/
#define I2S_TOR2_TXCHO_Pos                                                      (0U)
#define I2S_TOR2_TXCHO_Msk                                                      (0x00000001U << I2S_TOR2_TXCHO_Pos)                                                       /*!< 0x00000001 */
#define I2S_TOR2_TXCHO                                                          I2S_TOR2_TXCHO_Msk                                                                        /*!< TX FIFO Data Overrun interrupt (RC) */

/**************  Bit definition for I2S_RFCR2 (0x0C8) register  ***************/
#define I2S_RFCR2_RXCHDT_Pos                                                    (0U)
#define I2S_RFCR2_RXCHDT_Msk                                                    (0x0000000FU << I2S_RFCR2_RXCHDT_Pos)                                                     /*!< 0x0000000F */
#define I2S_RFCR2_RXCHDT                                                        I2S_RFCR2_RXCHDT_Msk                                                                      /*!< RX Data Available interrupt trigger level */

/**************  Bit definition for I2S_TFCR2 (0x0CC) register  ***************/
#define I2S_TFCR2_TXCHET_Pos                                                    (0U)
#define I2S_TFCR2_TXCHET_Msk                                                    (0x0000000FU << I2S_TFCR2_TXCHET_Pos)                                                     /*!< 0x0000000F */
#define I2S_TFCR2_TXCHET                                                        I2S_TFCR2_TXCHET_Msk                                                                      /*!< TX Empty Threshold interrupt trigger level */

/***************  Bit definition for I2S_RFF2 (0x0D0) register  ***************/
#define I2S_RFF2_RXCHFR_Pos                                                     (0U)
#define I2S_RFF2_RXCHFR_Msk                                                     (0x00000001U << I2S_RFF2_RXCHFR_Pos)                                                      /*!< 0x00000001 */
#define I2S_RFF2_RXCHFR                                                         I2S_RFF2_RXCHFR_Msk                                                                       /*!< Receive Channel FIFO Reset */

/***************  Bit definition for I2S_TFF2 (0x0D4) register  ***************/
#define I2S_TFF2_TXCHFR_Pos                                                     (0U)
#define I2S_TFF2_TXCHFR_Msk                                                     (0x00000001U << I2S_TFF2_TXCHFR_Pos)                                                      /*!< 0x00000001 */
#define I2S_TFF2_TXCHFR                                                         I2S_TFF2_TXCHFR_Msk                                                                       /*!< Transmit Channel FIFO Reset */

/**************  Bit definition for I2S_LRBR3 (0x0E0) register  ***************/
#define I2S_LRBR3_LRBR3_Pos                                                     (0U)
#define I2S_LRBR3_LRBR3_Msk                                                     (0x0000FFFFU << I2S_LRBR3_LRBR3_Pos)                                                      /*!< 0x0000FFFF */
#define I2S_LRBR3_LRBR3                                                         I2S_LRBR3_LRBR3_Msk                                                                       /*!< The left stereo data received serially from the receive channel input (sdix) */

/**************  Bit definition for I2S_LTHR3 (0x0E0) register  ***************/
#define I2S_LTHR3_LTHR3_Pos                                                     (0U)
#define I2S_LTHR3_LTHR3_Msk                                                     (0xFFFFFFFFU << I2S_LTHR3_LTHR3_Pos)                                                      /*!< 0xFFFFFFFF */
#define I2S_LTHR3_LTHR3                                                         I2S_LTHR3_LTHR3_Msk                                                                       /*!< The left stereo data to be transmitted serially through the transmit channel output (sdox) is written through this register. */

/**************  Bit definition for I2S_RRBR3 (0x0E4) register  ***************/
#define I2S_RRBR3_RRBR3_Pos                                                     (0U)
#define I2S_RRBR3_RRBR3_Msk                                                     (0x0000FFFFU << I2S_RRBR3_RRBR3_Pos)                                                      /*!< 0x0000FFFF */
#define I2S_RRBR3_RRBR3                                                         I2S_RRBR3_RRBR3_Msk                                                                       /*!< The right stereo data received serially from the receive channel input (sdix) is read through this register. */

/**************  Bit definition for I2S_RTHR3 (0x0E4) register  ***************/
#define I2S_RTHR3_RTHR_Pos                                                      (0U)
#define I2S_RTHR3_RTHR_Msk                                                      (0xFFFFFFFFU << I2S_RTHR3_RTHR_Pos)                                                       /*!< 0xFFFFFFFF */
#define I2S_RTHR3_RTHR                                                          I2S_RTHR3_RTHR_Msk                                                                        /*!< Right stereo data write register */

/***************  Bit definition for I2S_RER3 (0x0E8) register  ***************/
#define I2S_RER3_RXCHEN_Pos                                                     (0U)
#define I2S_RER3_RXCHEN_Msk                                                     (0x00000001U << I2S_RER3_RXCHEN_Pos)                                                      /*!< 0x00000001 */
#define I2S_RER3_RXCHEN                                                         I2S_RER3_RXCHEN_Msk                                                                       /*!< Receive channel enable */

/***************  Bit definition for I2S_TER3 (0x0EC) register  ***************/
#define I2S_TER3_TXCHEN_Pos                                                     (0U)
#define I2S_TER3_TXCHEN_Msk                                                     (0x00000001U << I2S_TER3_TXCHEN_Pos)                                                      /*!< 0x00000001 */
#define I2S_TER3_TXCHEN                                                         I2S_TER3_TXCHEN_Msk                                                                       /*!< Transmit channel enable */

/***************  Bit definition for I2S_RCR3 (0x0F0) register  ***************/
#define I2S_RCR3_WLEN_Pos                                                       (0U)
#define I2S_RCR3_WLEN_Msk                                                       (0x00000007U << I2S_RCR3_WLEN_Pos)                                                        /*!< 0x00000007 */
#define I2S_RCR3_WLEN                                                           I2S_RCR3_WLEN_Msk                                                                         /*!< Receive data resolution */

/***************  Bit definition for I2S_TCR3 (0x0F4) register  ***************/
#define I2S_TCR3_WLEN_Pos                                                       (0U)
#define I2S_TCR3_WLEN_Msk                                                       (0x00000007U << I2S_TCR3_WLEN_Pos)                                                        /*!< 0x00000007 */
#define I2S_TCR3_WLEN                                                           I2S_TCR3_WLEN_Msk                                                                         /*!< Transmit data resolution */

/***************  Bit definition for I2S_ISR3 (0x0F8) register  ***************/
#define I2S_ISR3_RXDA_Pos                                                       (0U)
#define I2S_ISR3_RXDA_Msk                                                       (0x00000001U << I2S_ISR3_RXDA_Pos)                                                        /*!< 0x00000001 */
#define I2S_ISR3_RXDA                                                           I2S_ISR3_RXDA_Msk                                                                         /*!< Receive Data Available interrupt */
#define I2S_ISR3_RXFO_Pos                                                       (1U)
#define I2S_ISR3_RXFO_Msk                                                       (0x00000001U << I2S_ISR3_RXFO_Pos)                                                        /*!< 0x00000002 */
#define I2S_ISR3_RXFO                                                           I2S_ISR3_RXFO_Msk                                                                         /*!< RX Data Overrun interrupt */
#define I2S_ISR3_TXFE_Pos                                                       (4U)
#define I2S_ISR3_TXFE_Msk                                                       (0x00000001U << I2S_ISR3_TXFE_Pos)                                                        /*!< 0x00000010 */
#define I2S_ISR3_TXFE                                                           I2S_ISR3_TXFE_Msk                                                                         /*!< Transmit Empty Trigger interrupt */
#define I2S_ISR3_TXFO_Pos                                                       (5U)
#define I2S_ISR3_TXFO_Msk                                                       (0x00000001U << I2S_ISR3_TXFO_Pos)                                                        /*!< 0x00000020 */
#define I2S_ISR3_TXFO                                                           I2S_ISR3_TXFO_Msk                                                                         /*!< TX Data Overrun interrupt */

/***************  Bit definition for I2S_IMR3 (0x0FC) register  ***************/
#define I2S_IMR3_RXDAM_Pos                                                      (0U)
#define I2S_IMR3_RXDAM_Msk                                                      (0x00000001U << I2S_IMR3_RXDAM_Pos)                                                       /*!< 0x00000001 */
#define I2S_IMR3_RXDAM                                                          I2S_IMR3_RXDAM_Msk                                                                        /*!< Mask RX FIFO Data Available interrupt */
#define I2S_IMR3_RXFOM_Pos                                                      (1U)
#define I2S_IMR3_RXFOM_Msk                                                      (0x00000001U << I2S_IMR3_RXFOM_Pos)                                                       /*!< 0x00000002 */
#define I2S_IMR3_RXFOM                                                          I2S_IMR3_RXFOM_Msk                                                                        /*!< Mask RX FIFO Overrun interrupt */
#define I2S_IMR3_TXFEM_Pos                                                      (4U)
#define I2S_IMR3_TXFEM_Msk                                                      (0x00000001U << I2S_IMR3_TXFEM_Pos)                                                       /*!< 0x00000010 */
#define I2S_IMR3_TXFEM                                                          I2S_IMR3_TXFEM_Msk                                                                        /*!< Mask TX FIFO Empty interrupt */
#define I2S_IMR3_TXFOM_Pos                                                      (5U)
#define I2S_IMR3_TXFOM_Msk                                                      (0x00000001U << I2S_IMR3_TXFOM_Pos)                                                       /*!< 0x00000020 */
#define I2S_IMR3_TXFOM                                                          I2S_IMR3_TXFOM_Msk                                                                        /*!< Mask TX FIFO Overrun interrupt */

/***************  Bit definition for I2S_ROR3 (0x100) register  ***************/
#define I2S_ROR3_RXCHO_Pos                                                      (0U)
#define I2S_ROR3_RXCHO_Msk                                                      (0x00000001U << I2S_ROR3_RXCHO_Pos)                                                       /*!< 0x00000001 */
#define I2S_ROR3_RXCHO                                                          I2S_ROR3_RXCHO_Msk                                                                        /*!< RX FIFO Data Overrun interrupt (RC) */

/***************  Bit definition for I2S_TOR3 (0x104) register  ***************/
#define I2S_TOR3_TXCHO_Pos                                                      (0U)
#define I2S_TOR3_TXCHO_Msk                                                      (0x00000001U << I2S_TOR3_TXCHO_Pos)                                                       /*!< 0x00000001 */
#define I2S_TOR3_TXCHO                                                          I2S_TOR3_TXCHO_Msk                                                                        /*!< TX FIFO Data Overrun interrupt (RC) */

/**************  Bit definition for I2S_RFCR3 (0x108) register  ***************/
#define I2S_RFCR3_RXCHDT_Pos                                                    (0U)
#define I2S_RFCR3_RXCHDT_Msk                                                    (0x0000000FU << I2S_RFCR3_RXCHDT_Pos)                                                     /*!< 0x0000000F */
#define I2S_RFCR3_RXCHDT                                                        I2S_RFCR3_RXCHDT_Msk                                                                      /*!< RX Data Available interrupt trigger level */

/**************  Bit definition for I2S_TFCR3 (0x10C) register  ***************/
#define I2S_TFCR3_TXCHET_Pos                                                    (0U)
#define I2S_TFCR3_TXCHET_Msk                                                    (0x0000000FU << I2S_TFCR3_TXCHET_Pos)                                                     /*!< 0x0000000F */
#define I2S_TFCR3_TXCHET                                                        I2S_TFCR3_TXCHET_Msk                                                                      /*!< TX Empty Threshold interrupt trigger level */

/***************  Bit definition for I2S_RFF3 (0x110) register  ***************/
#define I2S_RFF3_RXCHFR_Pos                                                     (0U)
#define I2S_RFF3_RXCHFR_Msk                                                     (0x00000001U << I2S_RFF3_RXCHFR_Pos)                                                      /*!< 0x00000001 */
#define I2S_RFF3_RXCHFR                                                         I2S_RFF3_RXCHFR_Msk                                                                       /*!< Receive Channel FIFO Reset */

/***************  Bit definition for I2S_TFF3 (0x114) register  ***************/
#define I2S_TFF3_TXCHFR_Pos                                                     (0U)
#define I2S_TFF3_TXCHFR_Msk                                                     (0x00000001U << I2S_TFF3_TXCHFR_Pos)                                                      /*!< 0x00000001 */
#define I2S_TFF3_TXCHFR                                                         I2S_TFF3_TXCHFR_Msk                                                                       /*!< Transmit Channel FIFO Reset */

/**************  Bit definition for I2S_RXDMA (0x1C0) register  ***************/
#define I2S_RXDMA_RXDMA_Pos                                                     (0U)
#define I2S_RXDMA_RXDMA_Msk                                                     (0xFFFFFFFFU << I2S_RXDMA_RXDMA_Pos)                                                      /*!< 0xFFFFFFFF */
#define I2S_RXDMA_RXDMA                                                         I2S_RXDMA_RXDMA_Msk                                                                       /*!< Receiver Block DMA Register */

/**************  Bit definition for I2S_RRXDMA (0x1C4) register  **************/
#define I2S_RRXDMA_RRXDMA_Pos                                                   (0U)
#define I2S_RRXDMA_RRXDMA_Msk                                                   (0x00000001U << I2S_RRXDMA_RRXDMA_Pos)                                                    /*!< 0x00000001 */
#define I2S_RRXDMA_RRXDMA                                                       I2S_RRXDMA_RRXDMA_Msk                                                                     /*!< Reset Receiver Block DMA Register */

/**************  Bit definition for I2S_TXDMA (0x1C8) register  ***************/
#define I2S_TXDMA_TXDMA_Pos                                                     (0U)
#define I2S_TXDMA_TXDMA_Msk                                                     (0xFFFFFFFFU << I2S_TXDMA_TXDMA_Pos)                                                      /*!< 0xFFFFFFFF */
#define I2S_TXDMA_TXDMA                                                         I2S_TXDMA_TXDMA_Msk                                                                       /*!< Transmitter Block DMA Register */

/**************  Bit definition for I2S_RTXDMA (0x1CC) register  **************/
#define I2S_RTXDMA_RTXDMA_Pos                                                   (0U)
#define I2S_RTXDMA_RTXDMA_Msk                                                   (0x00000001U << I2S_RTXDMA_RTXDMA_Pos)                                                    /*!< 0x00000001 */
#define I2S_RTXDMA_RTXDMA                                                       I2S_RTXDMA_RTXDMA_Msk                                                                     /*!< Reset Transmitter Block DMA Register */

/**************  Bit definition for I2S_PARAM2 (0x1F0) register  **************/
#define I2S_PARAM2_I2S_RX_WORDSIZE_0_Pos                                        (0U)
#define I2S_PARAM2_I2S_RX_WORDSIZE_0_Msk                                        (0x00000007U << I2S_PARAM2_I2S_RX_WORDSIZE_0_Pos)                                         /*!< 0x00000007 */
#define I2S_PARAM2_I2S_RX_WORDSIZE_0                                            I2S_PARAM2_I2S_RX_WORDSIZE_0_Msk                                                          /*!< RX resolution for WORDSIZE_0 */
#define I2S_PARAM2_I2S_RX_WORDSIZE_1_Pos                                        (3U)
#define I2S_PARAM2_I2S_RX_WORDSIZE_1_Msk                                        (0x00000007U << I2S_PARAM2_I2S_RX_WORDSIZE_1_Pos)                                         /*!< 0x00000038 */
#define I2S_PARAM2_I2S_RX_WORDSIZE_1                                            I2S_PARAM2_I2S_RX_WORDSIZE_1_Msk                                                          /*!< RX resolution for WORDSIZE_1 */
#define I2S_PARAM2_I2S_RX_WORDSIZE_2_Pos                                        (7U)
#define I2S_PARAM2_I2S_RX_WORDSIZE_2_Msk                                        (0x00000007U << I2S_PARAM2_I2S_RX_WORDSIZE_2_Pos)                                         /*!< 0x00000380 */
#define I2S_PARAM2_I2S_RX_WORDSIZE_2                                            I2S_PARAM2_I2S_RX_WORDSIZE_2_Msk                                                          /*!< RX resolution for WORDSIZE_2 */
#define I2S_PARAM2_I2S_RX_WORDSIZE_3_Pos                                        (10U)
#define I2S_PARAM2_I2S_RX_WORDSIZE_3_Msk                                        (0x00000007U << I2S_PARAM2_I2S_RX_WORDSIZE_3_Pos)                                         /*!< 0x00001C00 */
#define I2S_PARAM2_I2S_RX_WORDSIZE_3                                            I2S_PARAM2_I2S_RX_WORDSIZE_3_Msk                                                          /*!< RX resolution for WORDSIZE_3 */

/**************  Bit definition for I2S_PARAM1 (0x1F4) register  **************/
#define I2S_PARAM1_APB_DATA_WIDTH_Pos                                           (0U)
#define I2S_PARAM1_APB_DATA_WIDTH_Msk                                           (0x00000003U << I2S_PARAM1_APB_DATA_WIDTH_Pos)                                            /*!< 0x00000003 */
#define I2S_PARAM1_APB_DATA_WIDTH                                               I2S_PARAM1_APB_DATA_WIDTH_Msk                                                             /*!< APB Data width */
#define I2S_PARAM1_I2S_FIFO_DEPTH_GLOBAL_Pos                                    (2U)
#define I2S_PARAM1_I2S_FIFO_DEPTH_GLOBAL_Msk                                    (0x00000003U << I2S_PARAM1_I2S_FIFO_DEPTH_GLOBAL_Pos)                                     /*!< 0x0000000C */
#define I2S_PARAM1_I2S_FIFO_DEPTH_GLOBAL                                        I2S_PARAM1_I2S_FIFO_DEPTH_GLOBAL_Msk                                                      /*!< FIFO depth for TX and RX channels. */
#define I2S_PARAM1_I2S_MODE_EN_Pos                                              (4U)
#define I2S_PARAM1_I2S_MODE_EN_Msk                                              (0x00000001U << I2S_PARAM1_I2S_MODE_EN_Pos)                                               /*!< 0x00000010 */
#define I2S_PARAM1_I2S_MODE_EN                                                  I2S_PARAM1_I2S_MODE_EN_Msk                                                                /*!< Master mode enabled */
#define I2S_PARAM1_I2S_TRANSMITTER_BLOCK_Pos                                    (5U)
#define I2S_PARAM1_I2S_TRANSMITTER_BLOCK_Msk                                    (0x00000001U << I2S_PARAM1_I2S_TRANSMITTER_BLOCK_Pos)                                     /*!< 0x00000020 */
#define I2S_PARAM1_I2S_TRANSMITTER_BLOCK                                        I2S_PARAM1_I2S_TRANSMITTER_BLOCK_Msk                                                      /*!< Transmitter block enabled */
#define I2S_PARAM1_I2S_RECEIVER_BLOCK_Pos                                       (6U)
#define I2S_PARAM1_I2S_RECEIVER_BLOCK_Msk                                       (0x00000001U << I2S_PARAM1_I2S_RECEIVER_BLOCK_Pos)                                        /*!< 0x00000040 */
#define I2S_PARAM1_I2S_RECEIVER_BLOCK                                           I2S_PARAM1_I2S_RECEIVER_BLOCK_Msk                                                         /*!< Receiver block enabled */
#define I2S_PARAM1_I2S_RX_CHANNELS_Pos                                          (7U)
#define I2S_PARAM1_I2S_RX_CHANNELS_Msk                                          (0x00000003U << I2S_PARAM1_I2S_RX_CHANNELS_Pos)                                           /*!< 0x00000180 */
#define I2S_PARAM1_I2S_RX_CHANNELS                                              I2S_PARAM1_I2S_RX_CHANNELS_Msk                                                            /*!< The number of RX channels */
#define I2S_PARAM1_I2S_TX_CHANNELS_Pos                                          (9U)
#define I2S_PARAM1_I2S_TX_CHANNELS_Msk                                          (0x00000003U << I2S_PARAM1_I2S_TX_CHANNELS_Pos)                                           /*!< 0x00000600 */
#define I2S_PARAM1_I2S_TX_CHANNELS                                              I2S_PARAM1_I2S_TX_CHANNELS_Msk                                                            /*!< The number of TX channels */
#define I2S_PARAM1_I2S_TX_WORDSIZE_0_Pos                                        (16U)
#define I2S_PARAM1_I2S_TX_WORDSIZE_0_Msk                                        (0x00000007U << I2S_PARAM1_I2S_TX_WORDSIZE_0_Pos)                                         /*!< 0x00070000 */
#define I2S_PARAM1_I2S_TX_WORDSIZE_0                                            I2S_PARAM1_I2S_TX_WORDSIZE_0_Msk                                                          /*!< TX resolution for WORDSIZE_0 */
#define I2S_PARAM1_I2S_RX_WORDSIZE_1_Pos                                        (19U)
#define I2S_PARAM1_I2S_RX_WORDSIZE_1_Msk                                        (0x00000007U << I2S_PARAM1_I2S_RX_WORDSIZE_1_Pos)                                         /*!< 0x00380000 */
#define I2S_PARAM1_I2S_RX_WORDSIZE_1                                            I2S_PARAM1_I2S_RX_WORDSIZE_1_Msk                                                          /*!< TX resolution for WORDSIZE_1 */
#define I2S_PARAM1_I2S_RX_WORDSIZE_2_Pos                                        (22U)
#define I2S_PARAM1_I2S_RX_WORDSIZE_2_Msk                                        (0x00000007U << I2S_PARAM1_I2S_RX_WORDSIZE_2_Pos)                                         /*!< 0x01C00000 */
#define I2S_PARAM1_I2S_RX_WORDSIZE_2                                            I2S_PARAM1_I2S_RX_WORDSIZE_2_Msk                                                          /*!< TX resolution for WORDSIZE_2 */
#define I2S_PARAM1_I2S_RX_WORDSIZE_3_Pos                                        (25U)
#define I2S_PARAM1_I2S_RX_WORDSIZE_3_Msk                                        (0x00000007U << I2S_PARAM1_I2S_RX_WORDSIZE_3_Pos)                                         /*!< 0x0E000000 */
#define I2S_PARAM1_I2S_RX_WORDSIZE_3                                            I2S_PARAM1_I2S_RX_WORDSIZE_3_Msk                                                          /*!< TX resolution for WORDSIZE_3 */



/******************************************************************************/
/*                                                                            */
/*                                  Security                                  */
/*                                                                            */
/******************************************************************************/

/**********  Bit definition for SCRT_INS_SCRT_CTRL (0x000) register  **********/
#define SCRT_INS_SCRT_CTRL_POWER_MODE_IN_Pos                                    (0U)
#define SCRT_INS_SCRT_CTRL_POWER_MODE_IN_Msk                                    (0x00000001U << SCRT_INS_SCRT_CTRL_POWER_MODE_IN_Pos)                                     /*!< 0x00000001 */
#define SCRT_INS_SCRT_CTRL_POWER_MODE_IN                                        SCRT_INS_SCRT_CTRL_POWER_MODE_IN_Msk                                                      /*!< This bit is checked by the core during power up after Sleep Mode to see if the state information from data RAM must be restored. 0x0: Do not restore the state information from RAM after reset. 0x1: Restore the state information from RAM after reset. */
#define SCRT_INS_SCRT_CTRL_SOFT_RESET_Pos                                       (1U)
#define SCRT_INS_SCRT_CTRL_SOFT_RESET_Msk                                       (0x00000001U << SCRT_INS_SCRT_CTRL_SOFT_RESET_Pos)                                        /*!< 0x00000002 */
#define SCRT_INS_SCRT_CTRL_SOFT_RESET                                           SCRT_INS_SCRT_CTRL_SOFT_RESET_Msk                                                         /*!< Asserting this signal will clear all internal (state) registers and crypto engines. 0x0: No soft reset. 0x1: Assert soft reset. */
#define SCRT_INS_SCRT_CTRL_POS_DISABLE_Pos                                      (2U)
#define SCRT_INS_SCRT_CTRL_POS_DISABLE_Msk                                      (0x00000003U << SCRT_INS_SCRT_CTRL_POS_DISABLE_Pos)                                       /*!< 0x0000000C */
#define SCRT_INS_SCRT_CTRL_POS_DISABLE                                          SCRT_INS_SCRT_CTRL_POS_DISABLE_Msk                                                        /*!< Power-On self-test (POS) enable, this input must be static and may not change when SCRT is operational. 0x01: Disable POS. 0x10: Enable POS. */

/******  Bit definition for SCRT_INS_SCRT_GATED_TIMING (0x004) register  ******/
#define SCRT_INS_SCRT_GATED_TIMING_SLV_CLK_ACTIVE_HYST_Pos                      (0U)
#define SCRT_INS_SCRT_GATED_TIMING_SLV_CLK_ACTIVE_HYST_Msk                      (0x0000003FU << SCRT_INS_SCRT_GATED_TIMING_SLV_CLK_ACTIVE_HYST_Pos)                       /*!< 0x0000003F */
#define SCRT_INS_SCRT_GATED_TIMING_SLV_CLK_ACTIVE_HYST                          SCRT_INS_SCRT_GATED_TIMING_SLV_CLK_ACTIVE_HYST_Msk                                        /*!< Number of slv_clk cycles required to switch ACTIVE of slv_clk to low (slv_clk is will not become OFF when ACTIVE becomes low). */
#define SCRT_INS_SCRT_GATED_TIMING_SLV_CLK_HALT_HYST_Pos                        (8U)
#define SCRT_INS_SCRT_GATED_TIMING_SLV_CLK_HALT_HYST_Msk                        (0x0000003FU << SCRT_INS_SCRT_GATED_TIMING_SLV_CLK_HALT_HYST_Pos)                         /*!< 0x00003F00 */
#define SCRT_INS_SCRT_GATED_TIMING_SLV_CLK_HALT_HYST                            SCRT_INS_SCRT_GATED_TIMING_SLV_CLK_HALT_HYST_Msk                                          /*!< Number of slv_clk cycles required to switch slv_clk ENABLE to OFF after ACTIVE goes low (slv_clk will become OFF when ENABLE is switched off). */
#define SCRT_INS_SCRT_GATED_TIMING_CORE_CLK_ACTIVE_HYST_Pos                     (16U)
#define SCRT_INS_SCRT_GATED_TIMING_CORE_CLK_ACTIVE_HYST_Msk                     (0x0000003FU << SCRT_INS_SCRT_GATED_TIMING_CORE_CLK_ACTIVE_HYST_Pos)                      /*!< 0x003F0000 */
#define SCRT_INS_SCRT_GATED_TIMING_CORE_CLK_ACTIVE_HYST                         SCRT_INS_SCRT_GATED_TIMING_CORE_CLK_ACTIVE_HYST_Msk                                       /*!< Number of core_clk cycles required to switch ACTIVE of core_clk to low (core_clk is will not become OFF when ACTIVE becomes low). */
#define SCRT_INS_SCRT_GATED_TIMING_CORE_CLK_HALT_HYST_Pos                       (24U)
#define SCRT_INS_SCRT_GATED_TIMING_CORE_CLK_HALT_HYST_Msk                       (0x0000003FU << SCRT_INS_SCRT_GATED_TIMING_CORE_CLK_HALT_HYST_Pos)                        /*!< 0x3F000000 */
#define SCRT_INS_SCRT_GATED_TIMING_CORE_CLK_HALT_HYST                           SCRT_INS_SCRT_GATED_TIMING_CORE_CLK_HALT_HYST_Msk                                         /*!< Number of core_clk cycles required to switch core_clk ENABLE to OFF after ACTIVE goes low (core_clk will become OFF when ENABLE is switched off). */
#define SCRT_INS_SCRT_GATED_TIMING_SLV_CLK_FORCE_ON_Pos                         (30U)
#define SCRT_INS_SCRT_GATED_TIMING_SLV_CLK_FORCE_ON_Msk                         (0x00000001U << SCRT_INS_SCRT_GATED_TIMING_SLV_CLK_FORCE_ON_Pos)                          /*!< 0x40000000 */
#define SCRT_INS_SCRT_GATED_TIMING_SLV_CLK_FORCE_ON                             SCRT_INS_SCRT_GATED_TIMING_SLV_CLK_FORCE_ON_Msk                                           /*!< Enable free running slv_clk. */
#define SCRT_INS_SCRT_GATED_TIMING_CORE_CLK_FORCE_ON_Pos                        (31U)
#define SCRT_INS_SCRT_GATED_TIMING_CORE_CLK_FORCE_ON_Msk                        (0x00000001U << SCRT_INS_SCRT_GATED_TIMING_CORE_CLK_FORCE_ON_Pos)                         /*!< 0x80000000 */
#define SCRT_INS_SCRT_GATED_TIMING_CORE_CLK_FORCE_ON                            SCRT_INS_SCRT_GATED_TIMING_CORE_CLK_FORCE_ON_Msk                                          /*!< Enable free running core_clk. */

/*********  Bit definition for SCRT_INS_SCRT_STATUS (0x008) register  *********/
#define SCRT_INS_SCRT_STATUS_POWER_MODE_OUT_Pos                                 (0U)
#define SCRT_INS_SCRT_STATUS_POWER_MODE_OUT_Msk                                 (0x00000001U << SCRT_INS_SCRT_STATUS_POWER_MODE_OUT_Pos)                                  /*!< 0x00000001 */
#define SCRT_INS_SCRT_STATUS_POWER_MODE_OUT                                     SCRT_INS_SCRT_STATUS_POWER_MODE_OUT_Msk                                                   /*!< SCRT IP status 0x0: SCRT is operational 0x1: SCRT is ready to enter 'Sleep Mode'. */
#define SCRT_INS_SCRT_STATUS_POWER_MODE_WRITE_Pos                               (0U)
#define SCRT_INS_SCRT_STATUS_POWER_MODE_WRITE_Msk                               (0x00000001U << SCRT_INS_SCRT_STATUS_POWER_MODE_WRITE_Pos)                                /*!< 0x00000001 */
#define SCRT_INS_SCRT_STATUS_POWER_MODE_WRITE                                   SCRT_INS_SCRT_STATUS_POWER_MODE_WRITE_Msk                                                 /*!< When active it indicates the status of power_mode_out is valid. */

/************  Bit definition for SCRT_FRO_CTRL (0x00C) register  *************/
#define SCRT_FRO_CTRL_TST_FRO_IDDQ_Pos                                          (0U)
#define SCRT_FRO_CTRL_TST_FRO_IDDQ_Msk                                          (0x00000001U << SCRT_FRO_CTRL_TST_FRO_IDDQ_Pos)                                           /*!< 0x00000001 */
#define SCRT_FRO_CTRL_TST_FRO_IDDQ                                              SCRT_FRO_CTRL_TST_FRO_IDDQ_Msk                                                            /*!<  */
#define SCRT_FRO_CTRL_TST_FRO_CTRL_EN_Pos                                       (1U)
#define SCRT_FRO_CTRL_TST_FRO_CTRL_EN_Msk                                       (0x00000001U << SCRT_FRO_CTRL_TST_FRO_CTRL_EN_Pos)                                        /*!< 0x00000002 */
#define SCRT_FRO_CTRL_TST_FRO_CTRL_EN                                           SCRT_FRO_CTRL_TST_FRO_CTRL_EN_Msk                                                         /*!<  */
#define SCRT_FRO_CTRL_TST_FRO_SELECT_Pos                                        (2U)
#define SCRT_FRO_CTRL_TST_FRO_SELECT_Msk                                        (0x0000001FU << SCRT_FRO_CTRL_TST_FRO_SELECT_Pos)                                         /*!< 0x0000007C */
#define SCRT_FRO_CTRL_TST_FRO_SELECT                                            SCRT_FRO_CTRL_TST_FRO_SELECT_Msk                                                          /*!<  */
#define SCRT_FRO_CTRL_TST_FRO_ENABLE_Pos                                        (7U)
#define SCRT_FRO_CTRL_TST_FRO_ENABLE_Msk                                        (0x00000001U << SCRT_FRO_CTRL_TST_FRO_ENABLE_Pos)                                         /*!< 0x00000080 */
#define SCRT_FRO_CTRL_TST_FRO_ENABLE                                            SCRT_FRO_CTRL_TST_FRO_ENABLE_Msk                                                          /*!<  */
#define SCRT_FRO_CTRL_TST_FRO_DELAY_Pos                                         (8U)
#define SCRT_FRO_CTRL_TST_FRO_DELAY_Msk                                         (0x00000001U << SCRT_FRO_CTRL_TST_FRO_DELAY_Pos)                                          /*!< 0x00000100 */
#define SCRT_FRO_CTRL_TST_FRO_DELAY                                             SCRT_FRO_CTRL_TST_FRO_DELAY_Msk                                                           /*!<  */
#define SCRT_FRO_CTRL_FRO_CLK_NOSYNC_SEL_Pos                                    (9U)
#define SCRT_FRO_CTRL_FRO_CLK_NOSYNC_SEL_Msk                                    (0x0000000FU << SCRT_FRO_CTRL_FRO_CLK_NOSYNC_SEL_Pos)                                     /*!< 0x00001E00 */
#define SCRT_FRO_CTRL_FRO_CLK_NOSYNC_SEL                                        SCRT_FRO_CTRL_FRO_CLK_NOSYNC_SEL_Msk                                                      /*!<  */

/************  Bit definition for SCRT_FRO_DBG1 (0x010) register  *************/
#define SCRT_FRO_DBG1_FRO_ENABLE_Pos                                            (0U)
#define SCRT_FRO_DBG1_FRO_ENABLE_Msk                                            (0x000000FFU << SCRT_FRO_DBG1_FRO_ENABLE_Pos)                                             /*!< 0x000000FF */
#define SCRT_FRO_DBG1_FRO_ENABLE                                                SCRT_FRO_DBG1_FRO_ENABLE_Msk                                                              /*!<  */
#define SCRT_FRO_DBG1_FRO_DELAY_Pos                                             (8U)
#define SCRT_FRO_DBG1_FRO_DELAY_Msk                                             (0x000000FFU << SCRT_FRO_DBG1_FRO_DELAY_Pos)                                              /*!< 0x0000FF00 */
#define SCRT_FRO_DBG1_FRO_DELAY                                                 SCRT_FRO_DBG1_FRO_DELAY_Msk                                                               /*!<  */
#define SCRT_FRO_DBG1_FRO_TESTIN_Pos                                            (16U)
#define SCRT_FRO_DBG1_FRO_TESTIN_Msk                                            (0x000000FFU << SCRT_FRO_DBG1_FRO_TESTIN_Pos)                                             /*!< 0x00FF0000 */
#define SCRT_FRO_DBG1_FRO_TESTIN                                                SCRT_FRO_DBG1_FRO_TESTIN_Msk                                                              /*!<  */
#define SCRT_FRO_DBG1_FRO_TESTIN2_Pos                                           (24U)
#define SCRT_FRO_DBG1_FRO_TESTIN2_Msk                                           (0x00000001U << SCRT_FRO_DBG1_FRO_TESTIN2_Pos)                                            /*!< 0x01000000 */
#define SCRT_FRO_DBG1_FRO_TESTIN2                                               SCRT_FRO_DBG1_FRO_TESTIN2_Msk                                                             /*!<  */
#define SCRT_FRO_DBG1_FRO_TESTIN3_Pos                                           (25U)
#define SCRT_FRO_DBG1_FRO_TESTIN3_Msk                                           (0x00000001U << SCRT_FRO_DBG1_FRO_TESTIN3_Pos)                                            /*!< 0x02000000 */
#define SCRT_FRO_DBG1_FRO_TESTIN3                                               SCRT_FRO_DBG1_FRO_TESTIN3_Msk                                                             /*!<  */
#define SCRT_FRO_DBG1_FRO_TESTIN4_Pos                                           (26U)
#define SCRT_FRO_DBG1_FRO_TESTIN4_Msk                                           (0x00000001U << SCRT_FRO_DBG1_FRO_TESTIN4_Pos)                                            /*!< 0x04000000 */
#define SCRT_FRO_DBG1_FRO_TESTIN4                                               SCRT_FRO_DBG1_FRO_TESTIN4_Msk                                                             /*!<  */
#define SCRT_FRO_DBG1_TST_FRO_OUT_ENABLE_Pos                                    (27U)
#define SCRT_FRO_DBG1_TST_FRO_OUT_ENABLE_Msk                                    (0x00000001U << SCRT_FRO_DBG1_TST_FRO_OUT_ENABLE_Pos)                                     /*!< 0x08000000 */
#define SCRT_FRO_DBG1_TST_FRO_OUT_ENABLE                                        SCRT_FRO_DBG1_TST_FRO_OUT_ENABLE_Msk                                                      /*!<  */
#define SCRT_FRO_DBG1_EIP76_FSM_STATE_Pos                                       (28U)
#define SCRT_FRO_DBG1_EIP76_FSM_STATE_Msk                                       (0x00000007U << SCRT_FRO_DBG1_EIP76_FSM_STATE_Pos)                                        /*!< 0x70000000 */
#define SCRT_FRO_DBG1_EIP76_FSM_STATE                                           SCRT_FRO_DBG1_EIP76_FSM_STATE_Msk                                                         /*!<  */
#define SCRT_FRO_DBG1_FRO_CLK_NOSYNC_DIV16_OUT_Pos                              (31U)
#define SCRT_FRO_DBG1_FRO_CLK_NOSYNC_DIV16_OUT_Msk                              (0x00000001U << SCRT_FRO_DBG1_FRO_CLK_NOSYNC_DIV16_OUT_Pos)                               /*!< 0x80000000 */
#define SCRT_FRO_DBG1_FRO_CLK_NOSYNC_DIV16_OUT                                  SCRT_FRO_DBG1_FRO_CLK_NOSYNC_DIV16_OUT_Msk                                                /*!<  */

/************  Bit definition for SCRT_FRO_DBG2 (0x014) register  *************/
#define SCRT_FRO_DBG2_FRO_CLK_Pos                                               (0U)
#define SCRT_FRO_DBG2_FRO_CLK_Msk                                               (0x000000FFU << SCRT_FRO_DBG2_FRO_CLK_Pos)                                                /*!< 0x000000FF */
#define SCRT_FRO_DBG2_FRO_CLK                                                   SCRT_FRO_DBG2_FRO_CLK_Msk                                                                 /*!<  */
#define SCRT_FRO_DBG2_TST_FRO_XTEST_SELECT_Pos                                  (8U)
#define SCRT_FRO_DBG2_TST_FRO_XTEST_SELECT_Msk                                  (0x000000FFU << SCRT_FRO_DBG2_TST_FRO_XTEST_SELECT_Pos)                                   /*!< 0x0000FF00 */
#define SCRT_FRO_DBG2_TST_FRO_XTEST_SELECT                                      SCRT_FRO_DBG2_TST_FRO_XTEST_SELECT_Msk                                                    /*!<  */

/*************  Bit definition for SCRT_OTP_DBG (0x018) register  *************/
#define SCRT_OTP_DBG_OTP_TCM_CS_Pos                                             (0U)
#define SCRT_OTP_DBG_OTP_TCM_CS_Msk                                             (0x00000001U << SCRT_OTP_DBG_OTP_TCM_CS_Pos)                                              /*!< 0x00000001 */
#define SCRT_OTP_DBG_OTP_TCM_CS                                                 SCRT_OTP_DBG_OTP_TCM_CS_Msk                                                               /*!<  */
#define SCRT_OTP_DBG_OTP_TCM_WE_Pos                                             (1U)
#define SCRT_OTP_DBG_OTP_TCM_WE_Msk                                             (0x00000003U << SCRT_OTP_DBG_OTP_TCM_WE_Pos)                                              /*!< 0x00000006 */
#define SCRT_OTP_DBG_OTP_TCM_WE                                                 SCRT_OTP_DBG_OTP_TCM_WE_Msk                                                               /*!<  */
#define SCRT_OTP_DBG_OTP_TCM_WAIT_Pos                                           (3U)
#define SCRT_OTP_DBG_OTP_TCM_WAIT_Msk                                           (0x00000001U << SCRT_OTP_DBG_OTP_TCM_WAIT_Pos)                                            /*!< 0x00000008 */
#define SCRT_OTP_DBG_OTP_TCM_WAIT                                               SCRT_OTP_DBG_OTP_TCM_WAIT_Msk                                                             /*!<  */
#define SCRT_OTP_DBG_OTP_TCM_ADDR_Pos                                           (4U)
#define SCRT_OTP_DBG_OTP_TCM_ADDR_Msk                                           (0x000003FFU << SCRT_OTP_DBG_OTP_TCM_ADDR_Pos)                                            /*!< 0x00003FF0 */
#define SCRT_OTP_DBG_OTP_TCM_ADDR                                               SCRT_OTP_DBG_OTP_TCM_ADDR_Msk                                                             /*!<  */
#define SCRT_OTP_DBG_OTP_TCM_RDATA_Pos                                          (14U)
#define SCRT_OTP_DBG_OTP_TCM_RDATA_Msk                                          (0x0000FFFFU << SCRT_OTP_DBG_OTP_TCM_RDATA_Pos)                                           /*!< 0x3FFFC000 */
#define SCRT_OTP_DBG_OTP_TCM_RDATA                                              SCRT_OTP_DBG_OTP_TCM_RDATA_Msk                                                            /*!<  */

/************  Bit definition for SCRT_DBG_CTRL (0x01C) register  *************/
#define SCRT_DBG_CTRL_DBG_SEL_Pos                                               (0U)
#define SCRT_DBG_CTRL_DBG_SEL_Msk                                               (0x000000FFU << SCRT_DBG_CTRL_DBG_SEL_Pos)                                                /*!< 0x000000FF */
#define SCRT_DBG_CTRL_DBG_SEL                                                   SCRT_DBG_CTRL_DBG_SEL_Msk                                                                 /*!<  */



/******************************************************************************/
/*                                                                            */
/*                        Pulse Width Modulation (PWM)                        */
/*                                                                            */
/******************************************************************************/

/*************  Bit definition for PWM_PWM_REG0 (0x000) register  *************/
#define PWM_PWM_REG0_EN_MODE_Pos                                                (0U)
#define PWM_PWM_REG0_EN_MODE_Msk                                                (0x00000001U << PWM_PWM_REG0_EN_MODE_Pos)                                                 /*!< 0x00000001 */
#define PWM_PWM_REG0_EN_MODE                                                    PWM_PWM_REG0_EN_MODE_Msk                                                                  /*!< 0: Individually enable                                         PWM blocks only depend on rg_en_mode 1: synchronically enable PWM blocks depend on both rg_en_mode and rg_en_sync_ */
#define PWM_PWM_REG0_EN_SYNC_Pos                                                (1U)
#define PWM_PWM_REG0_EN_SYNC_Msk                                                (0x00000001U << PWM_PWM_REG0_EN_SYNC_Pos)                                                 /*!< 0x00000002 */
#define PWM_PWM_REG0_EN_SYNC                                                    PWM_PWM_REG0_EN_SYNC_Msk                                                                  /*!< 0: Individually enable                                         PWM blocks only depend on rg_en_mode 1: synchronically enable PWM blocks depend on both rg_en_mode and rg_en_sync */
#define PWM_PWM_REG0_PWM_CLK_SEL_Pos                                            (2U)
#define PWM_PWM_REG0_PWM_CLK_SEL_Msk                                            (0x00000001U << PWM_PWM_REG0_PWM_CLK_SEL_Pos)                                             /*!< 0x00000004 */
#define PWM_PWM_REG0_PWM_CLK_SEL                                                PWM_PWM_REG0_PWM_CLK_SEL_Msk                                                              /*!< select the PWM clock   0: from clkgen   1: from seq */
#define PWM_PWM_REG0_PWM_PER_EN_Pos                                             (8U)
#define PWM_PWM_REG0_PWM_PER_EN_Msk                                             (0x0000003FU << PWM_PWM_REG0_PWM_PER_EN_Pos)                                              /*!< 0x00003F00 */
#define PWM_PWM_REG0_PWM_PER_EN                                                 PWM_PWM_REG0_PWM_PER_EN_Msk                                                               /*!< Enable tp use for each PWM */

/*************  Bit definition for PWM_PWM_REG1 (0x004) register  *************/
#define PWM_PWM_REG1_TG_U_CNT_0_Pos                                             (0U)
#define PWM_PWM_REG1_TG_U_CNT_0_Msk                                             (0x00007FFFU << PWM_PWM_REG1_TG_U_CNT_0_Pos)                                              /*!< 0x00007FFF */
#define PWM_PWM_REG1_TG_U_CNT_0                                                 PWM_PWM_REG1_TG_U_CNT_0_Msk                                                               /*!< For pwm_fsm0. Ramp-up delta count to increase duty cycle from Dull mode to Bright mode.(Range: 0~32767; Unit: PWM cycle period) */
#define PWM_PWM_REG1_TG_D_CNT_0_Pos                                             (16U)
#define PWM_PWM_REG1_TG_D_CNT_0_Msk                                             (0x00007FFFU << PWM_PWM_REG1_TG_D_CNT_0_Pos)                                              /*!< 0x7FFF0000 */
#define PWM_PWM_REG1_TG_D_CNT_0                                                 PWM_PWM_REG1_TG_D_CNT_0_Msk                                                               /*!< For pwm_fsm0. Ramp-down delta count to decrease duty cycle from Bright mode to Dull mode. (Range: 0~32767; Unit: PWM cycle period) */

/*************  Bit definition for PWM_PWM_REG2 (0x008) register  *************/
#define PWM_PWM_REG2_PWM_PERIOD_0_Pos                                           (0U)
#define PWM_PWM_REG2_PWM_PERIOD_0_Msk                                           (0x00007FFFU << PWM_PWM_REG2_PWM_PERIOD_0_Pos)                                            /*!< 0x00007FFF */
#define PWM_PWM_REG2_PWM_PERIOD_0                                               PWM_PWM_REG2_PWM_PERIOD_0_Msk                                                             /*!< For pwm_fsm0. Period count of PWM state machine. 7FFF(32767) maps to 32768 cycles, 1 maps to 2 cycles  (Range: 1~32767; Unit: PWM cycle period) */
#define PWM_PWM_REG2_TG_HD_TIME_COUNT_0_Pos                                     (16U)
#define PWM_PWM_REG2_TG_HD_TIME_COUNT_0_Msk                                     (0x000001FFU << PWM_PWM_REG2_TG_HD_TIME_COUNT_0_Pos)                                      /*!< 0x01FF0000 */
#define PWM_PWM_REG2_TG_HD_TIME_COUNT_0                                         PWM_PWM_REG2_TG_HD_TIME_COUNT_0_Msk                                                       /*!< For pwm_fsm0. In toggle state, repeat cycle for each ramp up or dowm   (Range: 0~511; Unit: PWM cycle period) */
#define PWM_PWM_REG2_TG_HD_EN_0_Pos                                             (25U)
#define PWM_PWM_REG2_TG_HD_EN_0_Msk                                             (0x00000001U << PWM_PWM_REG2_TG_HD_EN_0_Pos)                                              /*!< 0x02000000 */
#define PWM_PWM_REG2_TG_HD_EN_0                                                 PWM_PWM_REG2_TG_HD_EN_0_Msk                                                               /*!< Enable repeat cycle function in toggle state for pwm_fsm0. */

/*************  Bit definition for PWM_PWM_REG3 (0x00C) register  *************/
#define PWM_PWM_REG3_TG_U_CNT_1_Pos                                             (0U)
#define PWM_PWM_REG3_TG_U_CNT_1_Msk                                             (0x00007FFFU << PWM_PWM_REG3_TG_U_CNT_1_Pos)                                              /*!< 0x00007FFF */
#define PWM_PWM_REG3_TG_U_CNT_1                                                 PWM_PWM_REG3_TG_U_CNT_1_Msk                                                               /*!< For pwm_fsm1. Ramp-up delta count to increase duty cycle from Dull mode to Bright mode.(Range: 0~32767; Unit: PWM cycle period) */
#define PWM_PWM_REG3_TG_D_CNT_1_Pos                                             (16U)
#define PWM_PWM_REG3_TG_D_CNT_1_Msk                                             (0x00007FFFU << PWM_PWM_REG3_TG_D_CNT_1_Pos)                                              /*!< 0x7FFF0000 */
#define PWM_PWM_REG3_TG_D_CNT_1                                                 PWM_PWM_REG3_TG_D_CNT_1_Msk                                                               /*!< For pwm_fsm1. Ramp-down delta count to decrease duty cycle from Bright mode to Dull mode. (Range: 0~32767; Unit: PWM cycle period) */

/*************  Bit definition for PWM_PWM_REG4 (0x010) register  *************/
#define PWM_PWM_REG4_PWM_PERIOD_1_Pos                                           (0U)
#define PWM_PWM_REG4_PWM_PERIOD_1_Msk                                           (0x00007FFFU << PWM_PWM_REG4_PWM_PERIOD_1_Pos)                                            /*!< 0x00007FFF */
#define PWM_PWM_REG4_PWM_PERIOD_1                                               PWM_PWM_REG4_PWM_PERIOD_1_Msk                                                             /*!< For pwm_fsm1. Period count of PWM state machine. 7FFF(32767) maps to 32768 cycles, 1 maps to 2 cycles  (Range: 1~32767; Unit: PWM cycle period) */
#define PWM_PWM_REG4_TG_HD_TIME_COUNT_1_Pos                                     (16U)
#define PWM_PWM_REG4_TG_HD_TIME_COUNT_1_Msk                                     (0x000001FFU << PWM_PWM_REG4_TG_HD_TIME_COUNT_1_Pos)                                      /*!< 0x01FF0000 */
#define PWM_PWM_REG4_TG_HD_TIME_COUNT_1                                         PWM_PWM_REG4_TG_HD_TIME_COUNT_1_Msk                                                       /*!< For pwm_fsm1. In toggle state, repeat cycle for each ramp up or dowm   (Range: 0~511; Unit: PWM cycle period) */
#define PWM_PWM_REG4_TG_HD_EN_1_Pos                                             (25U)
#define PWM_PWM_REG4_TG_HD_EN_1_Msk                                             (0x00000001U << PWM_PWM_REG4_TG_HD_EN_1_Pos)                                              /*!< 0x02000000 */
#define PWM_PWM_REG4_TG_HD_EN_1                                                 PWM_PWM_REG4_TG_HD_EN_1_Msk                                                               /*!< Enable repeat cycle function in toggle state for pwm_fsm1. */

/*************  Bit definition for PWM_PWM_REG5 (0x014) register  *************/
#define PWM_PWM_REG5_TG_U_CNT_2_Pos                                             (0U)
#define PWM_PWM_REG5_TG_U_CNT_2_Msk                                             (0x00007FFFU << PWM_PWM_REG5_TG_U_CNT_2_Pos)                                              /*!< 0x00007FFF */
#define PWM_PWM_REG5_TG_U_CNT_2                                                 PWM_PWM_REG5_TG_U_CNT_2_Msk                                                               /*!< For pwm_fsm2. Ramp-up delta count to increase duty cycle from Dull mode to Bright mode.(Range: 0~32767; Unit: PWM cycle period) */
#define PWM_PWM_REG5_TG_D_CNT_2_Pos                                             (16U)
#define PWM_PWM_REG5_TG_D_CNT_2_Msk                                             (0x00007FFFU << PWM_PWM_REG5_TG_D_CNT_2_Pos)                                              /*!< 0x7FFF0000 */
#define PWM_PWM_REG5_TG_D_CNT_2                                                 PWM_PWM_REG5_TG_D_CNT_2_Msk                                                               /*!< For pwm_fsm2. Ramp-down delta count to decrease duty cycle from Bright mode to Dull mode. (Range: 0~32767; Unit: PWM cycle period) */

/*************  Bit definition for PWM_PWM_REG6 (0x018) register  *************/
#define PWM_PWM_REG6_PWM_PERIOD_2_Pos                                           (0U)
#define PWM_PWM_REG6_PWM_PERIOD_2_Msk                                           (0x00007FFFU << PWM_PWM_REG6_PWM_PERIOD_2_Pos)                                            /*!< 0x00007FFF */
#define PWM_PWM_REG6_PWM_PERIOD_2                                               PWM_PWM_REG6_PWM_PERIOD_2_Msk                                                             /*!< For pwm_fsm2. Period count of PWM state machine. 7FFF(32767) maps to 32768 cycles, 1 maps to 2 cycles  (Range: 1~32767; Unit: PWM cycle period) */
#define PWM_PWM_REG6_TG_HD_TIME_COUNT_2_Pos                                     (16U)
#define PWM_PWM_REG6_TG_HD_TIME_COUNT_2_Msk                                     (0x000001FFU << PWM_PWM_REG6_TG_HD_TIME_COUNT_2_Pos)                                      /*!< 0x01FF0000 */
#define PWM_PWM_REG6_TG_HD_TIME_COUNT_2                                         PWM_PWM_REG6_TG_HD_TIME_COUNT_2_Msk                                                       /*!< For pwm_fsm2. In toggle state, repeat cycle for each ramp up or dowm   (Range: 0~511; Unit: PWM cycle period) */
#define PWM_PWM_REG6_TG_HD_EN_2_Pos                                             (25U)
#define PWM_PWM_REG6_TG_HD_EN_2_Msk                                             (0x00000001U << PWM_PWM_REG6_TG_HD_EN_2_Pos)                                              /*!< 0x02000000 */
#define PWM_PWM_REG6_TG_HD_EN_2                                                 PWM_PWM_REG6_TG_HD_EN_2_Msk                                                               /*!< Enable repeat cycle function in toggle state for pwm_fsm2. */

/*************  Bit definition for PWM_PWM_REG7 (0x01C) register  *************/
#define PWM_PWM_REG7_TG_U_CNT_3_Pos                                             (0U)
#define PWM_PWM_REG7_TG_U_CNT_3_Msk                                             (0x00007FFFU << PWM_PWM_REG7_TG_U_CNT_3_Pos)                                              /*!< 0x00007FFF */
#define PWM_PWM_REG7_TG_U_CNT_3                                                 PWM_PWM_REG7_TG_U_CNT_3_Msk                                                               /*!< For pwm_fsm3. Ramp-up delta count to increase duty cycle from Dull mode to Bright mode.(Range: 0~32767; Unit: PWM cycle period) */
#define PWM_PWM_REG7_TG_D_CNT_3_Pos                                             (16U)
#define PWM_PWM_REG7_TG_D_CNT_3_Msk                                             (0x00007FFFU << PWM_PWM_REG7_TG_D_CNT_3_Pos)                                              /*!< 0x7FFF0000 */
#define PWM_PWM_REG7_TG_D_CNT_3                                                 PWM_PWM_REG7_TG_D_CNT_3_Msk                                                               /*!< For pwm_fsm3. Ramp-down delta count to decrease duty cycle from Bright mode to Dull mode. (Range: 0~32767; Unit: PWM cycle period) */

/*************  Bit definition for PWM_PWM_REG8 (0x020) register  *************/
#define PWM_PWM_REG8_PWM_PERIOD_3_Pos                                           (0U)
#define PWM_PWM_REG8_PWM_PERIOD_3_Msk                                           (0x00007FFFU << PWM_PWM_REG8_PWM_PERIOD_3_Pos)                                            /*!< 0x00007FFF */
#define PWM_PWM_REG8_PWM_PERIOD_3                                               PWM_PWM_REG8_PWM_PERIOD_3_Msk                                                             /*!< For pwm_fsm3. Period count of PWM state machine. 7FFF(32767) maps to 32768 cycles, 1 maps to 2 cycles  (Range: 1~32767; Unit: PWM cycle period) */
#define PWM_PWM_REG8_TG_HD_TIME_COUNT_3_Pos                                     (16U)
#define PWM_PWM_REG8_TG_HD_TIME_COUNT_3_Msk                                     (0x000001FFU << PWM_PWM_REG8_TG_HD_TIME_COUNT_3_Pos)                                      /*!< 0x01FF0000 */
#define PWM_PWM_REG8_TG_HD_TIME_COUNT_3                                         PWM_PWM_REG8_TG_HD_TIME_COUNT_3_Msk                                                       /*!< For pwm_fsm3. In toggle state, repeat cycle for each ramp up or dowm   (Range: 0~511; Unit: PWM cycle period) */
#define PWM_PWM_REG8_TG_HD_EN_3_Pos                                             (25U)
#define PWM_PWM_REG8_TG_HD_EN_3_Msk                                             (0x00000001U << PWM_PWM_REG8_TG_HD_EN_3_Pos)                                              /*!< 0x02000000 */
#define PWM_PWM_REG8_TG_HD_EN_3                                                 PWM_PWM_REG8_TG_HD_EN_3_Msk                                                               /*!< Enable repeat cycle function in toggle state for pwm_fsm3. */

/*************  Bit definition for PWM_PWM_REG9 (0x024) register  *************/
#define PWM_PWM_REG9_TG_U_CNT_4_Pos                                             (0U)
#define PWM_PWM_REG9_TG_U_CNT_4_Msk                                             (0x00007FFFU << PWM_PWM_REG9_TG_U_CNT_4_Pos)                                              /*!< 0x00007FFF */
#define PWM_PWM_REG9_TG_U_CNT_4                                                 PWM_PWM_REG9_TG_U_CNT_4_Msk                                                               /*!< For pwm_fsm4. Ramp-up delta count to increase duty cycle from Dull mode to Bright mode.(Range: 0~32767; Unit: PWM cycle period) */
#define PWM_PWM_REG9_TG_D_CNT_4_Pos                                             (16U)
#define PWM_PWM_REG9_TG_D_CNT_4_Msk                                             (0x00007FFFU << PWM_PWM_REG9_TG_D_CNT_4_Pos)                                              /*!< 0x7FFF0000 */
#define PWM_PWM_REG9_TG_D_CNT_4                                                 PWM_PWM_REG9_TG_D_CNT_4_Msk                                                               /*!< For pwm_fsm4. Ramp-down delta count to decrease duty cycle from Bright mode to Dull mode. (Range: 0~32767; Unit: PWM cycle period) */

/************  Bit definition for PWM_PWM_REG10 (0x028) register  *************/
#define PWM_PWM_REG10_PWM_PERIOD_4_Pos                                          (0U)
#define PWM_PWM_REG10_PWM_PERIOD_4_Msk                                          (0x00007FFFU << PWM_PWM_REG10_PWM_PERIOD_4_Pos)                                           /*!< 0x00007FFF */
#define PWM_PWM_REG10_PWM_PERIOD_4                                              PWM_PWM_REG10_PWM_PERIOD_4_Msk                                                            /*!< For pwm_fsm4. Period count of PWM state machine. 7FFF(32767) maps to 32768 cycles, 1 maps to 2 cycles  (Range: 1~32767; Unit: PWM cycle period) */
#define PWM_PWM_REG10_TG_HD_TIME_COUNT_4_Pos                                    (16U)
#define PWM_PWM_REG10_TG_HD_TIME_COUNT_4_Msk                                    (0x000001FFU << PWM_PWM_REG10_TG_HD_TIME_COUNT_4_Pos)                                     /*!< 0x01FF0000 */
#define PWM_PWM_REG10_TG_HD_TIME_COUNT_4                                        PWM_PWM_REG10_TG_HD_TIME_COUNT_4_Msk                                                      /*!< For pwm_fsm4. In toggle state, repeat cycle for each ramp up or dowm   (Range: 0~511; Unit: PWM cycle period) */
#define PWM_PWM_REG10_TG_HD_EN_4_Pos                                            (25U)
#define PWM_PWM_REG10_TG_HD_EN_4_Msk                                            (0x00000001U << PWM_PWM_REG10_TG_HD_EN_4_Pos)                                             /*!< 0x02000000 */
#define PWM_PWM_REG10_TG_HD_EN_4                                                PWM_PWM_REG10_TG_HD_EN_4_Msk                                                              /*!< Enable repeat cycle function in toggle state for pwm_fsm4. */

/************  Bit definition for PWM_PWM_REG11 (0x02C) register  *************/
#define PWM_PWM_REG11_TG_U_CNT_5_Pos                                            (0U)
#define PWM_PWM_REG11_TG_U_CNT_5_Msk                                            (0x00007FFFU << PWM_PWM_REG11_TG_U_CNT_5_Pos)                                             /*!< 0x00007FFF */
#define PWM_PWM_REG11_TG_U_CNT_5                                                PWM_PWM_REG11_TG_U_CNT_5_Msk                                                              /*!< For pwm_fsm5. Ramp-up delta count to increase duty cycle from Dull mode to Bright mode.(Range: 0~32767; Unit: PWM cycle period) */
#define PWM_PWM_REG11_TG_D_CNT_5_Pos                                            (16U)
#define PWM_PWM_REG11_TG_D_CNT_5_Msk                                            (0x00007FFFU << PWM_PWM_REG11_TG_D_CNT_5_Pos)                                             /*!< 0x7FFF0000 */
#define PWM_PWM_REG11_TG_D_CNT_5                                                PWM_PWM_REG11_TG_D_CNT_5_Msk                                                              /*!< For pwm_fsm5. Ramp-down delta count to decrease duty cycle from Bright mode to Dull mode. (Range: 0~32767; Unit: PWM cycle period) */

/************  Bit definition for PWM_PWM_REG12 (0x030) register  *************/
#define PWM_PWM_REG12_PWM_PERIOD_5_Pos                                          (0U)
#define PWM_PWM_REG12_PWM_PERIOD_5_Msk                                          (0x00007FFFU << PWM_PWM_REG12_PWM_PERIOD_5_Pos)                                           /*!< 0x00007FFF */
#define PWM_PWM_REG12_PWM_PERIOD_5                                              PWM_PWM_REG12_PWM_PERIOD_5_Msk                                                            /*!< For pwm_fsm5. Period count of PWM state machine. 7FFF(32767) maps to 32768 cycles, 1 maps to 2 cycles  (Range: 1~32767; Unit: PWM cycle period) */
#define PWM_PWM_REG12_TG_HD_TIME_COUNT_5_Pos                                    (16U)
#define PWM_PWM_REG12_TG_HD_TIME_COUNT_5_Msk                                    (0x000001FFU << PWM_PWM_REG12_TG_HD_TIME_COUNT_5_Pos)                                     /*!< 0x01FF0000 */
#define PWM_PWM_REG12_TG_HD_TIME_COUNT_5                                        PWM_PWM_REG12_TG_HD_TIME_COUNT_5_Msk                                                      /*!< For pwm_fsm5. In toggle state, repeat cycle for each ramp up or dowm   (Range: 0~511; Unit: PWM cycle period) */
#define PWM_PWM_REG12_TG_HD_EN_5_Pos                                            (25U)
#define PWM_PWM_REG12_TG_HD_EN_5_Msk                                            (0x00000001U << PWM_PWM_REG12_TG_HD_EN_5_Pos)                                             /*!< 0x02000000 */
#define PWM_PWM_REG12_TG_HD_EN_5                                                PWM_PWM_REG12_TG_HD_EN_5_Msk                                                              /*!< Enable repeat cycle function in toggle state for pwm_fsm5. */

/************  Bit definition for PWM_PWM_REG13 (0x034) register  *************/
#define PWM_PWM_REG13_BR_HLD_TIME_0_Pos                                         (0U)
#define PWM_PWM_REG13_BR_HLD_TIME_0_Msk                                         (0x000001FFU << PWM_PWM_REG13_BR_HLD_TIME_0_Pos)                                          /*!< 0x000001FF */
#define PWM_PWM_REG13_BR_HLD_TIME_0                                             PWM_PWM_REG13_BR_HLD_TIME_0_Msk                                                           /*!< For pwm_fsm0. Bright mode hold cycle.  (Range: 0~511; Unit: PWM cycle period) */
#define PWM_PWM_REG13_DL_HLD_TIME_0_Pos                                         (16U)
#define PWM_PWM_REG13_DL_HLD_TIME_0_Msk                                         (0x000001FFU << PWM_PWM_REG13_DL_HLD_TIME_0_Pos)                                          /*!< 0x01FF0000 */
#define PWM_PWM_REG13_DL_HLD_TIME_0                                             PWM_PWM_REG13_DL_HLD_TIME_0_Msk                                                           /*!< For pwm_fsm0. Dull mode hold cycle. (range: 0~511; Unit: PWM cycle period) */

/************  Bit definition for PWM_PWM_REG14 (0x038) register  *************/
#define PWM_PWM_REG14_BR_HLD_TIME_1_Pos                                         (0U)
#define PWM_PWM_REG14_BR_HLD_TIME_1_Msk                                         (0x000001FFU << PWM_PWM_REG14_BR_HLD_TIME_1_Pos)                                          /*!< 0x000001FF */
#define PWM_PWM_REG14_BR_HLD_TIME_1                                             PWM_PWM_REG14_BR_HLD_TIME_1_Msk                                                           /*!< For pwm_fsm1. Bright mode hold cycle.  (Range: 0~511; Unit: PWM cycle period) */
#define PWM_PWM_REG14_DL_HLD_TIME_1_Pos                                         (16U)
#define PWM_PWM_REG14_DL_HLD_TIME_1_Msk                                         (0x000001FFU << PWM_PWM_REG14_DL_HLD_TIME_1_Pos)                                          /*!< 0x01FF0000 */
#define PWM_PWM_REG14_DL_HLD_TIME_1                                             PWM_PWM_REG14_DL_HLD_TIME_1_Msk                                                           /*!< For pwm_fsm1. Dull mode hold cycle. (range: 0~511; Unit: PWM cycle period) */

/************  Bit definition for PWM_PWM_REG15 (0x03C) register  *************/
#define PWM_PWM_REG15_BR_HLD_TIME_2_Pos                                         (0U)
#define PWM_PWM_REG15_BR_HLD_TIME_2_Msk                                         (0x000001FFU << PWM_PWM_REG15_BR_HLD_TIME_2_Pos)                                          /*!< 0x000001FF */
#define PWM_PWM_REG15_BR_HLD_TIME_2                                             PWM_PWM_REG15_BR_HLD_TIME_2_Msk                                                           /*!< For pwm_fsm2. Bright mode hold cycle.  (Range: 0~511; Unit: PWM cycle period) */
#define PWM_PWM_REG15_DL_HLD_TIME_2_Pos                                         (16U)
#define PWM_PWM_REG15_DL_HLD_TIME_2_Msk                                         (0x000001FFU << PWM_PWM_REG15_DL_HLD_TIME_2_Pos)                                          /*!< 0x01FF0000 */
#define PWM_PWM_REG15_DL_HLD_TIME_2                                             PWM_PWM_REG15_DL_HLD_TIME_2_Msk                                                           /*!< For pwm_fsm2. Dull mode hold cycle. (range: 0~511; Unit: PWM cycle period) */

/************  Bit definition for PWM_PWM_REG16 (0x040) register  *************/
#define PWM_PWM_REG16_BR_HLD_TIME_3_Pos                                         (0U)
#define PWM_PWM_REG16_BR_HLD_TIME_3_Msk                                         (0x000001FFU << PWM_PWM_REG16_BR_HLD_TIME_3_Pos)                                          /*!< 0x000001FF */
#define PWM_PWM_REG16_BR_HLD_TIME_3                                             PWM_PWM_REG16_BR_HLD_TIME_3_Msk                                                           /*!< For pwm_fsm3. Bright mode hold cycle.  (Range: 0~511; Unit: PWM cycle period) */
#define PWM_PWM_REG16_DL_HLD_TIME_3_Pos                                         (16U)
#define PWM_PWM_REG16_DL_HLD_TIME_3_Msk                                         (0x000001FFU << PWM_PWM_REG16_DL_HLD_TIME_3_Pos)                                          /*!< 0x01FF0000 */
#define PWM_PWM_REG16_DL_HLD_TIME_3                                             PWM_PWM_REG16_DL_HLD_TIME_3_Msk                                                           /*!< For pwm_fsm3. Dull mode hold cycle. (range: 0~511; Unit: PWM cycle period) */

/************  Bit definition for PWM_PWM_REG17 (0x044) register  *************/
#define PWM_PWM_REG17_BR_HLD_TIME_4_Pos                                         (0U)
#define PWM_PWM_REG17_BR_HLD_TIME_4_Msk                                         (0x000001FFU << PWM_PWM_REG17_BR_HLD_TIME_4_Pos)                                          /*!< 0x000001FF */
#define PWM_PWM_REG17_BR_HLD_TIME_4                                             PWM_PWM_REG17_BR_HLD_TIME_4_Msk                                                           /*!< For pwm_fsm4. Bright mode hold cycle.  (Range: 0~511; Unit: PWM cycle period) */
#define PWM_PWM_REG17_DL_HLD_TIME_4_Pos                                         (16U)
#define PWM_PWM_REG17_DL_HLD_TIME_4_Msk                                         (0x000001FFU << PWM_PWM_REG17_DL_HLD_TIME_4_Pos)                                          /*!< 0x01FF0000 */
#define PWM_PWM_REG17_DL_HLD_TIME_4                                             PWM_PWM_REG17_DL_HLD_TIME_4_Msk                                                           /*!< For pwm_fsm4. Dull mode hold cycle. (range: 0~511; Unit: PWM cycle period) */

/************  Bit definition for PWM_PWM_REG18 (0x048) register  *************/
#define PWM_PWM_REG18_BR_HLD_TIME_5_Pos                                         (0U)
#define PWM_PWM_REG18_BR_HLD_TIME_5_Msk                                         (0x000001FFU << PWM_PWM_REG18_BR_HLD_TIME_5_Pos)                                          /*!< 0x000001FF */
#define PWM_PWM_REG18_BR_HLD_TIME_5                                             PWM_PWM_REG18_BR_HLD_TIME_5_Msk                                                           /*!< For pwm_fsm5. Bright mode hold cycle.  (Range: 0~511; Unit: PWM cycle period) */
#define PWM_PWM_REG18_DL_HLD_TIME_5_Pos                                         (16U)
#define PWM_PWM_REG18_DL_HLD_TIME_5_Msk                                         (0x000001FFU << PWM_PWM_REG18_DL_HLD_TIME_5_Pos)                                          /*!< 0x01FF0000 */
#define PWM_PWM_REG18_DL_HLD_TIME_5                                             PWM_PWM_REG18_DL_HLD_TIME_5_Msk                                                           /*!< For pwm_fsm5. Dull mode hold cycle. (range: 0~511; Unit: PWM cycle period) */

/************  Bit definition for PWM_PWM_REG19 (0x04C) register  *************/
#define PWM_PWM_REG19_BR_MAX_0_Pos                                              (0U)
#define PWM_PWM_REG19_BR_MAX_0_Msk                                              (0x00007FFFU << PWM_PWM_REG19_BR_MAX_0_Pos)                                               /*!< 0x00007FFF */
#define PWM_PWM_REG19_BR_MAX_0                                                  PWM_PWM_REG19_BR_MAX_0_Msk                                                                /*!< For pwm_fsm0. Bright mode value (Maximum value). (Range: 0~32767; Unit: PWM cycle period) */
#define PWM_PWM_REG19_DL_MIN_0_Pos                                              (16U)
#define PWM_PWM_REG19_DL_MIN_0_Msk                                              (0x00007FFFU << PWM_PWM_REG19_DL_MIN_0_Pos)                                               /*!< 0x7FFF0000 */
#define PWM_PWM_REG19_DL_MIN_0                                                  PWM_PWM_REG19_DL_MIN_0_Msk                                                                /*!< For pwm_fsm0. Dull mode value (Minimum value). (Range: 0~32767; Unit: PWM cycle period) */

/************  Bit definition for PWM_PWM_REG20 (0x050) register  *************/
#define PWM_PWM_REG20_BR_MAX_1_Pos                                              (0U)
#define PWM_PWM_REG20_BR_MAX_1_Msk                                              (0x00007FFFU << PWM_PWM_REG20_BR_MAX_1_Pos)                                               /*!< 0x00007FFF */
#define PWM_PWM_REG20_BR_MAX_1                                                  PWM_PWM_REG20_BR_MAX_1_Msk                                                                /*!< For pwm_fsm1. Bright mode value (Maximum value). (Range: 0~32767; Unit: PWM cycle period) */
#define PWM_PWM_REG20_DL_MIN_1_Pos                                              (16U)
#define PWM_PWM_REG20_DL_MIN_1_Msk                                              (0x00007FFFU << PWM_PWM_REG20_DL_MIN_1_Pos)                                               /*!< 0x7FFF0000 */
#define PWM_PWM_REG20_DL_MIN_1                                                  PWM_PWM_REG20_DL_MIN_1_Msk                                                                /*!< For pwm_fsm1. Dull mode value (Minimum value). (Range: 0~32767; Unit: PWM cycle period) */

/************  Bit definition for PWM_PWM_REG21 (0x054) register  *************/
#define PWM_PWM_REG21_BR_MAX_2_Pos                                              (0U)
#define PWM_PWM_REG21_BR_MAX_2_Msk                                              (0x00007FFFU << PWM_PWM_REG21_BR_MAX_2_Pos)                                               /*!< 0x00007FFF */
#define PWM_PWM_REG21_BR_MAX_2                                                  PWM_PWM_REG21_BR_MAX_2_Msk                                                                /*!< For pwm_fsm2. Bright mode value (Maximum value). (Range: 0~32767; Unit: PWM cycle period) */
#define PWM_PWM_REG21_DL_MIN_2_Pos                                              (16U)
#define PWM_PWM_REG21_DL_MIN_2_Msk                                              (0x00007FFFU << PWM_PWM_REG21_DL_MIN_2_Pos)                                               /*!< 0x7FFF0000 */
#define PWM_PWM_REG21_DL_MIN_2                                                  PWM_PWM_REG21_DL_MIN_2_Msk                                                                /*!< For pwm_fsm2. Dull mode value (Minimum value). (Range: 0~32767; Unit: PWM cycle period) */

/************  Bit definition for PWM_PWM_REG22 (0x058) register  *************/
#define PWM_PWM_REG22_BR_MAX_3_Pos                                              (0U)
#define PWM_PWM_REG22_BR_MAX_3_Msk                                              (0x00007FFFU << PWM_PWM_REG22_BR_MAX_3_Pos)                                               /*!< 0x00007FFF */
#define PWM_PWM_REG22_BR_MAX_3                                                  PWM_PWM_REG22_BR_MAX_3_Msk                                                                /*!< For pwm_fsm3. Bright mode value (Maximum value). (Range: 0~32767; Unit: PWM cycle period) */
#define PWM_PWM_REG22_DL_MIN_3_Pos                                              (16U)
#define PWM_PWM_REG22_DL_MIN_3_Msk                                              (0x00007FFFU << PWM_PWM_REG22_DL_MIN_3_Pos)                                               /*!< 0x7FFF0000 */
#define PWM_PWM_REG22_DL_MIN_3                                                  PWM_PWM_REG22_DL_MIN_3_Msk                                                                /*!< For pwm_fsm3. Dull mode value (Minimum value). (Range: 0~32767; Unit: PWM cycle period) */

/************  Bit definition for PWM_PWM_REG23 (0x05C) register  *************/
#define PWM_PWM_REG23_BR_MAX_4_Pos                                              (0U)
#define PWM_PWM_REG23_BR_MAX_4_Msk                                              (0x00007FFFU << PWM_PWM_REG23_BR_MAX_4_Pos)                                               /*!< 0x00007FFF */
#define PWM_PWM_REG23_BR_MAX_4                                                  PWM_PWM_REG23_BR_MAX_4_Msk                                                                /*!< For pwm_fsm4. Bright mode value (Maximum value). (Range: 0~32767; Unit: PWM cycle period) */
#define PWM_PWM_REG23_DL_MIN_4_Pos                                              (16U)
#define PWM_PWM_REG23_DL_MIN_4_Msk                                              (0x00007FFFU << PWM_PWM_REG23_DL_MIN_4_Pos)                                               /*!< 0x7FFF0000 */
#define PWM_PWM_REG23_DL_MIN_4                                                  PWM_PWM_REG23_DL_MIN_4_Msk                                                                /*!< For pwm_fsm4. Dull mode value (Minimum value). (Range: 0~32767; Unit: PWM cycle period) */

/************  Bit definition for PWM_PWM_REG24 (0x060) register  *************/
#define PWM_PWM_REG24_BR_MAX_5_Pos                                              (0U)
#define PWM_PWM_REG24_BR_MAX_5_Msk                                              (0x00007FFFU << PWM_PWM_REG24_BR_MAX_5_Pos)                                               /*!< 0x00007FFF */
#define PWM_PWM_REG24_BR_MAX_5                                                  PWM_PWM_REG24_BR_MAX_5_Msk                                                                /*!< For pwm_fsm5. Bright mode value (Maximum value). (Range: 0~32767; Unit: PWM cycle period) */
#define PWM_PWM_REG24_DL_MIN_5_Pos                                              (16U)
#define PWM_PWM_REG24_DL_MIN_5_Msk                                              (0x00007FFFU << PWM_PWM_REG24_DL_MIN_5_Pos)                                               /*!< 0x7FFF0000 */
#define PWM_PWM_REG24_DL_MIN_5                                                  PWM_PWM_REG24_DL_MIN_5_Msk                                                                /*!< For pwm_fsm5. Dull mode value (Minimum value). (Range: 0~32767; Unit: PWM cycle period) */



/******************************************************************************/
/*                                                                            */
/*                               DMA controller                               */
/*                                                                            */
/******************************************************************************/

/***************  Bit definition for DMA_SAR (0x000) register  ****************/
#define DMA_SAR_SAR_Pos                                                         (0U)
#define DMA_SAR_SAR_Msk                                                         (0xFFFFFFFFU << DMA_SAR_SAR_Pos)                                                          /*!< 0xFFFFFFFF */
#define DMA_SAR_SAR                                                             DMA_SAR_SAR_Msk                                                                           /*!< Current Source Address of DMA transfer */

/***************  Bit definition for DMA_DAR (0x008) register  ****************/
#define DMA_DAR_DAR_Pos                                                         (0U)
#define DMA_DAR_DAR_Msk                                                         (0xFFFFFFFFU << DMA_DAR_DAR_Pos)                                                          /*!< 0xFFFFFFFF */
#define DMA_DAR_DAR                                                             DMA_DAR_DAR_Msk                                                                           /*!< Current Destination address of DMA transfer */

/***************  Bit definition for DMA_LLP (0x010) register  ****************/
#define DMA_LLP_LOC_Pos                                                         (2U)
#define DMA_LLP_LOC_Msk                                                         (0x3FFFFFFFU << DMA_LLP_LOC_Pos)                                                          /*!< 0xFFFFFFFC */
#define DMA_LLP_LOC                                                             DMA_LLP_LOC_Msk                                                                           /*!< Starting Address In Memory of next LLI */

/**************  Bit definition for DMA_CTL_L (0x018) register  ***************/
#define DMA_CTL_L_INT_EN_Pos                                                    (0U)
#define DMA_CTL_L_INT_EN_Msk                                                    (0x00000001U << DMA_CTL_L_INT_EN_Pos)                                                     /*!< 0x00000001 */
#define DMA_CTL_L_INT_EN                                                        DMA_CTL_L_INT_EN_Msk                                                                      /*!< Interrupt Enable Bit */
#define DMA_CTL_L_DST_TR_WIDTH_Pos                                              (1U)
#define DMA_CTL_L_DST_TR_WIDTH_Msk                                              (0x00000007U << DMA_CTL_L_DST_TR_WIDTH_Pos)                                               /*!< 0x0000000E */
#define DMA_CTL_L_DST_TR_WIDTH                                                  DMA_CTL_L_DST_TR_WIDTH_Msk                                                                /*!< Destination Transfer Width */
#define DMA_CTL_L_SRC_TR_WIDTH_Pos                                              (4U)
#define DMA_CTL_L_SRC_TR_WIDTH_Msk                                              (0x00000007U << DMA_CTL_L_SRC_TR_WIDTH_Pos)                                               /*!< 0x00000070 */
#define DMA_CTL_L_SRC_TR_WIDTH                                                  DMA_CTL_L_SRC_TR_WIDTH_Msk                                                                /*!< Source Transfer Width */
#define DMA_CTL_L_DINC_Pos                                                      (7U)
#define DMA_CTL_L_DINC_Msk                                                      (0x00000003U << DMA_CTL_L_DINC_Pos)                                                       /*!< 0x00000180 */
#define DMA_CTL_L_DINC                                                          DMA_CTL_L_DINC_Msk                                                                        /*!< Destination Address Increment */
#define DMA_CTL_L_SINC_Pos                                                      (9U)
#define DMA_CTL_L_SINC_Msk                                                      (0x00000003U << DMA_CTL_L_SINC_Pos)                                                       /*!< 0x00000600 */
#define DMA_CTL_L_SINC                                                          DMA_CTL_L_SINC_Msk                                                                        /*!< Source Address Increment */
#define DMA_CTL_L_DEST_MSIZE_Pos                                                (11U)
#define DMA_CTL_L_DEST_MSIZE_Msk                                                (0x00000007U << DMA_CTL_L_DEST_MSIZE_Pos)                                                 /*!< 0x00003800 */
#define DMA_CTL_L_DEST_MSIZE                                                    DMA_CTL_L_DEST_MSIZE_Msk                                                                  /*!< Destination Burst Transaction Length */
#define DMA_CTL_L_SRC_MSIZE_Pos                                                 (14U)
#define DMA_CTL_L_SRC_MSIZE_Msk                                                 (0x00000007U << DMA_CTL_L_SRC_MSIZE_Pos)                                                  /*!< 0x0001C000 */
#define DMA_CTL_L_SRC_MSIZE                                                     DMA_CTL_L_SRC_MSIZE_Msk                                                                   /*!< Source Burst Transaction Length */
#define DMA_CTL_L_SRC_GATHER_EN_Pos                                             (17U)
#define DMA_CTL_L_SRC_GATHER_EN_Msk                                             (0x00000001U << DMA_CTL_L_SRC_GATHER_EN_Pos)                                              /*!< 0x00020000 */
#define DMA_CTL_L_SRC_GATHER_EN                                                 DMA_CTL_L_SRC_GATHER_EN_Msk                                                               /*!< Source gather enable */
#define DMA_CTL_L_DST_SCATTER_EN_Pos                                            (18U)
#define DMA_CTL_L_DST_SCATTER_EN_Msk                                            (0x00000001U << DMA_CTL_L_DST_SCATTER_EN_Pos)                                             /*!< 0x00040000 */
#define DMA_CTL_L_DST_SCATTER_EN                                                DMA_CTL_L_DST_SCATTER_EN_Msk                                                              /*!< Destination scatter enable */
#define DMA_CTL_L_TT_FC_Pos                                                     (20U)
#define DMA_CTL_L_TT_FC_Msk                                                     (0x00000007U << DMA_CTL_L_TT_FC_Pos)                                                      /*!< 0x00700000 */
#define DMA_CTL_L_TT_FC                                                         DMA_CTL_L_TT_FC_Msk                                                                       /*!< Transfer Type and Flow Control */
#define DMA_CTL_L_LLP_DST_EN_Pos                                                (27U)
#define DMA_CTL_L_LLP_DST_EN_Msk                                                (0x00000001U << DMA_CTL_L_LLP_DST_EN_Pos)                                                 /*!< 0x08000000 */
#define DMA_CTL_L_LLP_DST_EN                                                    DMA_CTL_L_LLP_DST_EN_Msk                                                                  /*!< Linked List on destination side */
#define DMA_CTL_L_LLP_SRC_EN_Pos                                                (28U)
#define DMA_CTL_L_LLP_SRC_EN_Msk                                                (0x00000001U << DMA_CTL_L_LLP_SRC_EN_Pos)                                                 /*!< 0x10000000 */
#define DMA_CTL_L_LLP_SRC_EN                                                    DMA_CTL_L_LLP_SRC_EN_Msk                                                                  /*!< Linked List on source side */

/**************  Bit definition for DMA_CTL_H (0x01C) register  ***************/
#define DMA_CTL_H_BLOCK_TS_Pos                                                  (0U)
#define DMA_CTL_H_BLOCK_TS_Msk                                                  (0x00000FFFU << DMA_CTL_H_BLOCK_TS_Pos)                                                   /*!< 0x00000FFF */
#define DMA_CTL_H_BLOCK_TS                                                      DMA_CTL_H_BLOCK_TS_Msk                                                                    /*!< Block Transfer Size */
#define DMA_CTL_H_DONE_Pos                                                      (12U)
#define DMA_CTL_H_DONE_Msk                                                      (0x00000001U << DMA_CTL_H_DONE_Pos)                                                       /*!< 0x00001000 */
#define DMA_CTL_H_DONE                                                          DMA_CTL_H_DONE_Msk                                                                        /*!< Done bit */

/**************  Bit definition for DMA_SSTAT (0x020) register  ***************/
#define DMA_SSTAT_SSTAT_Pos                                                     (0U)
#define DMA_SSTAT_SSTAT_Msk                                                     (0xFFFFFFFFU << DMA_SSTAT_SSTAT_Pos)                                                      /*!< 0xFFFFFFFF */
#define DMA_SSTAT_SSTAT                                                         DMA_SSTAT_SSTAT_Msk                                                                       /*!< Source Status Register */

/**************  Bit definition for DMA_DSTAT (0x028) register  ***************/
#define DMA_DSTAT_DSTAT_Pos                                                     (0U)
#define DMA_DSTAT_DSTAT_Msk                                                     (0xFFFFFFFFU << DMA_DSTAT_DSTAT_Pos)                                                      /*!< 0xFFFFFFFF */
#define DMA_DSTAT_DSTAT                                                         DMA_DSTAT_DSTAT_Msk                                                                       /*!< Destination Status Register */

/*************  Bit definition for DMA_SSTATAR (0x030) register  **************/
#define DMA_SSTATAR_SSTATAR_Pos                                                 (0U)
#define DMA_SSTATAR_SSTATAR_Msk                                                 (0xFFFFFFFFU << DMA_SSTATAR_SSTATAR_Pos)                                                  /*!< 0xFFFFFFFF */
#define DMA_SSTATAR_SSTATAR                                                     DMA_SSTATAR_SSTATAR_Msk                                                                   /*!< Source Status Address Register */

/*************  Bit definition for DMA_DSTATAR (0x038) register  **************/
#define DMA_DSTATAR_DSTATAR_Pos                                                 (0U)
#define DMA_DSTATAR_DSTATAR_Msk                                                 (0xFFFFFFFFU << DMA_DSTATAR_DSTATAR_Pos)                                                  /*!< 0xFFFFFFFF */
#define DMA_DSTATAR_DSTATAR                                                     DMA_DSTATAR_DSTATAR_Msk                                                                   /*!< Destination Status Address Register */

/**************  Bit definition for DMA_CFG_L (0x040) register  ***************/
#define DMA_CFG_L_CH_PRIOR_Pos                                                  (5U)
#define DMA_CFG_L_CH_PRIOR_Msk                                                  (0x00000007U << DMA_CFG_L_CH_PRIOR_Pos)                                                   /*!< 0x000000E0 */
#define DMA_CFG_L_CH_PRIOR                                                      DMA_CFG_L_CH_PRIOR_Msk                                                                    /*!< Channel Priority */
#define DMA_CFG_L_CH_SUSP_Pos                                                   (8U)
#define DMA_CFG_L_CH_SUSP_Msk                                                   (0x00000001U << DMA_CFG_L_CH_SUSP_Pos)                                                    /*!< 0x00000100 */
#define DMA_CFG_L_CH_SUSP                                                       DMA_CFG_L_CH_SUSP_Msk                                                                     /*!< Channel Suspend */
#define DMA_CFG_L_FIFO_EMPTY_Pos                                                (9U)
#define DMA_CFG_L_FIFO_EMPTY_Msk                                                (0x00000001U << DMA_CFG_L_FIFO_EMPTY_Pos)                                                 /*!< 0x00000200 */
#define DMA_CFG_L_FIFO_EMPTY                                                    DMA_CFG_L_FIFO_EMPTY_Msk                                                                  /*!< Channel FIFO status */
#define DMA_CFG_L_HS_SEL_DST_Pos                                                (10U)
#define DMA_CFG_L_HS_SEL_DST_Msk                                                (0x00000001U << DMA_CFG_L_HS_SEL_DST_Pos)                                                 /*!< 0x00000400 */
#define DMA_CFG_L_HS_SEL_DST                                                    DMA_CFG_L_HS_SEL_DST_Msk                                                                  /*!< Destination Handshaking Select */
#define DMA_CFG_L_HS_SEL_SRC_Pos                                                (11U)
#define DMA_CFG_L_HS_SEL_SRC_Msk                                                (0x00000001U << DMA_CFG_L_HS_SEL_SRC_Pos)                                                 /*!< 0x00000800 */
#define DMA_CFG_L_HS_SEL_SRC                                                    DMA_CFG_L_HS_SEL_SRC_Msk                                                                  /*!< Source Handshaking Select */
#define DMA_CFG_L_DST_HS_POL_Pos                                                (18U)
#define DMA_CFG_L_DST_HS_POL_Msk                                                (0x00000001U << DMA_CFG_L_DST_HS_POL_Pos)                                                 /*!< 0x00040000 */
#define DMA_CFG_L_DST_HS_POL                                                    DMA_CFG_L_DST_HS_POL_Msk                                                                  /*!< Destination Handshaking Interface Polarity */
#define DMA_CFG_L_SRC_HS_POL_Pos                                                (19U)
#define DMA_CFG_L_SRC_HS_POL_Msk                                                (0x00000001U << DMA_CFG_L_SRC_HS_POL_Pos)                                                 /*!< 0x00080000 */
#define DMA_CFG_L_SRC_HS_POL                                                    DMA_CFG_L_SRC_HS_POL_Msk                                                                  /*!< Source Handshaking Interface Polarity */
#define DMA_CFG_L_RELOAD_SRC_Pos                                                (30U)
#define DMA_CFG_L_RELOAD_SRC_Msk                                                (0x00000001U << DMA_CFG_L_RELOAD_SRC_Pos)                                                 /*!< 0x40000000 */
#define DMA_CFG_L_RELOAD_SRC                                                    DMA_CFG_L_RELOAD_SRC_Msk                                                                  /*!< Automatic Source Reload */
#define DMA_CFG_L_RELOAD_DST_Pos                                                (31U)
#define DMA_CFG_L_RELOAD_DST_Msk                                                (0x00000001U << DMA_CFG_L_RELOAD_DST_Pos)                                                 /*!< 0x80000000 */
#define DMA_CFG_L_RELOAD_DST                                                    DMA_CFG_L_RELOAD_DST_Msk                                                                  /*!< Automatic Destination Reload */

/**************  Bit definition for DMA_CFG_H (0x044) register  ***************/
#define DMA_CFG_H_FCMODE_Pos                                                    (0U)
#define DMA_CFG_H_FCMODE_Msk                                                    (0x00000001U << DMA_CFG_H_FCMODE_Pos)                                                     /*!< 0x00000001 */
#define DMA_CFG_H_FCMODE                                                        DMA_CFG_H_FCMODE_Msk                                                                      /*!< Flow Control Mode */
#define DMA_CFG_H_FIFO_MODE_Pos                                                 (1U)
#define DMA_CFG_H_FIFO_MODE_Msk                                                 (0x00000001U << DMA_CFG_H_FIFO_MODE_Pos)                                                  /*!< 0x00000002 */
#define DMA_CFG_H_FIFO_MODE                                                     DMA_CFG_H_FIFO_MODE_Msk                                                                   /*!< FIFO Mode Select */
#define DMA_CFG_H_PROTCTL_Pos                                                   (2U)
#define DMA_CFG_H_PROTCTL_Msk                                                   (0x00000007U << DMA_CFG_H_PROTCTL_Pos)                                                    /*!< 0x0000001C */
#define DMA_CFG_H_PROTCTL                                                       DMA_CFG_H_PROTCTL_Msk                                                                     /*!< Protection Control */
#define DMA_CFG_H_DS_UPD_EN_Pos                                                 (5U)
#define DMA_CFG_H_DS_UPD_EN_Msk                                                 (0x00000001U << DMA_CFG_H_DS_UPD_EN_Pos)                                                  /*!< 0x00000020 */
#define DMA_CFG_H_DS_UPD_EN                                                     DMA_CFG_H_DS_UPD_EN_Msk                                                                   /*!< Destination Status Update Enable (APS only) */
#define DMA_CFG_H_SS_UPD_EN_Pos                                                 (6U)
#define DMA_CFG_H_SS_UPD_EN_Msk                                                 (0x00000001U << DMA_CFG_H_SS_UPD_EN_Pos)                                                  /*!< 0x00000040 */
#define DMA_CFG_H_SS_UPD_EN                                                     DMA_CFG_H_SS_UPD_EN_Msk                                                                   /*!< Source Status Update Enable (APS only) */
#define DMA_CFG_H_SRC_PER_Pos                                                   (7U)
#define DMA_CFG_H_SRC_PER_Msk                                                   (0x0000000FU << DMA_CFG_H_SRC_PER_Pos)                                                    /*!< 0x00000780 */
#define DMA_CFG_H_SRC_PER                                                       DMA_CFG_H_SRC_PER_Msk                                                                     /*!< Source Hardware Interface */
#define DMA_CFG_H_DEST_PER_Pos                                                  (11U)
#define DMA_CFG_H_DEST_PER_Msk                                                  (0x0000000FU << DMA_CFG_H_DEST_PER_Pos)                                                   /*!< 0x00007800 */
#define DMA_CFG_H_DEST_PER                                                      DMA_CFG_H_DEST_PER_Msk                                                                    /*!< Destination hardware interface */

/***************  Bit definition for DMA_SGR (0x048) register  ****************/
#define DMA_SGR_SGI_Pos                                                         (0U)
#define DMA_SGR_SGI_Msk                                                         (0x000FFFFFU << DMA_SGR_SGI_Pos)                                                          /*!< 0x000FFFFF */
#define DMA_SGR_SGI                                                             DMA_SGR_SGI_Msk                                                                           /*!< Source Gather Interval */
#define DMA_SGR_SGC_Pos                                                         (20U)
#define DMA_SGR_SGC_Msk                                                         (0x00000FFFU << DMA_SGR_SGC_Pos)                                                          /*!< 0xFFF00000 */
#define DMA_SGR_SGC                                                             DMA_SGR_SGC_Msk                                                                           /*!< Source Gather Count */

/***************  Bit definition for DMA_DSR (0x050) register  ****************/
#define DMA_DSR_DSI_Pos                                                         (0U)
#define DMA_DSR_DSI_Msk                                                         (0x000FFFFFU << DMA_DSR_DSI_Pos)                                                          /*!< 0x000FFFFF */
#define DMA_DSR_DSI                                                             DMA_DSR_DSI_Msk                                                                           /*!< Destination Scatter Interval */
#define DMA_DSR_DSC_Pos                                                         (20U)
#define DMA_DSR_DSC_Msk                                                         (0x00000FFFU << DMA_DSR_DSC_Pos)                                                          /*!< 0xFFF00000 */
#define DMA_DSR_DSC                                                             DMA_DSR_DSC_Msk                                                                           /*!< Destination Scatter Count */

/*************  Bit definition for DMA_STS_INT (0x360) register  **************/
#define DMA_STS_INT_TFR_Pos                                                     (0U)
#define DMA_STS_INT_TFR_Msk                                                     (0x00000001U << DMA_STS_INT_TFR_Pos)                                                      /*!< 0x00000001 */
#define DMA_STS_INT_TFR                                                         DMA_STS_INT_TFR_Msk                                                                       /*!< OR of the contents of StatusTfr register */
#define DMA_STS_INT_BLK_Pos                                                     (1U)
#define DMA_STS_INT_BLK_Msk                                                     (0x00000001U << DMA_STS_INT_BLK_Pos)                                                      /*!< 0x00000002 */
#define DMA_STS_INT_BLK                                                         DMA_STS_INT_BLK_Msk                                                                       /*!< OR of the contents of StatusBlock register */
#define DMA_STS_INT_SRCT_Pos                                                    (2U)
#define DMA_STS_INT_SRCT_Msk                                                    (0x00000001U << DMA_STS_INT_SRCT_Pos)                                                     /*!< 0x00000004 */
#define DMA_STS_INT_SRCT                                                        DMA_STS_INT_SRCT_Msk                                                                      /*!< OR of the contents of StatusSrcTran */
#define DMA_STS_INT_DSTT_Pos                                                    (3U)
#define DMA_STS_INT_DSTT_Msk                                                    (0x00000001U << DMA_STS_INT_DSTT_Pos)                                                     /*!< 0x00000008 */
#define DMA_STS_INT_DSTT                                                        DMA_STS_INT_DSTT_Msk                                                                      /*!< OR of the contents of StatusDstTran */
#define DMA_STS_INT_ERR_Pos                                                     (4U)
#define DMA_STS_INT_ERR_Msk                                                     (0x00000001U << DMA_STS_INT_ERR_Pos)                                                      /*!< 0x00000010 */
#define DMA_STS_INT_ERR                                                         DMA_STS_INT_ERR_Msk                                                                       /*!< OR of the contents of StatusErr */

/***************  Bit definition for DMA_CFG (0x398) register  ****************/
#define DMA_CFG_DMA_EN_Pos                                                      (0U)
#define DMA_CFG_DMA_EN_Msk                                                      (0x00000001U << DMA_CFG_DMA_EN_Pos)                                                       /*!< 0x00000001 */
#define DMA_CFG_DMA_EN                                                          DMA_CFG_DMA_EN_Msk                                                                        /*!< DMA Enable */

/****************  Bit definition for DMA_ID (0x3A8) register  ****************/
#define DMA_ID_DMA_ID_Pos                                                       (0U)
#define DMA_ID_DMA_ID_Msk                                                       (0xFFFFFFFFU << DMA_ID_DMA_ID_Pos)                                                        /*!< 0xFFFFFFFF */
#define DMA_ID_DMA_ID                                                           DMA_ID_DMA_ID_Msk                                                                         /*!< DMA ID */



/******************************************************************************/
/*                                                                            */
/*                             APS DMA controller                             */
/*                                                                            */
/******************************************************************************/

/***********  Bit definition for APS_DMA_RAW_TFR (0x2C0) register  ************/
#define APS_DMA_RAW_TFR_RAW_Pos                                                 (0U)
#define APS_DMA_RAW_TFR_RAW_Msk                                                 (0x0000000FU << APS_DMA_RAW_TFR_RAW_Pos)                                                  /*!< 0x0000000F */
#define APS_DMA_RAW_TFR_RAW                                                     APS_DMA_RAW_TFR_RAW_Msk                                                                   /*!< Raw Status for IntTfr Interrupt */

/***********  Bit definition for APS_DMA_RAW_BLK (0x2C8) register  ************/
#define APS_DMA_RAW_BLK_RAW_Pos                                                 (0U)
#define APS_DMA_RAW_BLK_RAW_Msk                                                 (0x0000000FU << APS_DMA_RAW_BLK_RAW_Pos)                                                  /*!< 0x0000000F */
#define APS_DMA_RAW_BLK_RAW                                                     APS_DMA_RAW_BLK_RAW_Msk                                                                   /*!< Raw Status for IntBlock Interrupt */

/*********  Bit definition for APS_DMA_RAW_SRC_TRAN (0x2D0) register  *********/
#define APS_DMA_RAW_SRC_TRAN_RAW_Pos                                            (0U)
#define APS_DMA_RAW_SRC_TRAN_RAW_Msk                                            (0x0000000FU << APS_DMA_RAW_SRC_TRAN_RAW_Pos)                                             /*!< 0x0000000F */
#define APS_DMA_RAW_SRC_TRAN_RAW                                                APS_DMA_RAW_SRC_TRAN_RAW_Msk                                                              /*!< Raw Status for IntSrcTran Interrupt */

/*********  Bit definition for APS_DMA_RAW_DST_TRAN (0x2D8) register  *********/
#define APS_DMA_RAW_DST_TRAN_RAW_Pos                                            (0U)
#define APS_DMA_RAW_DST_TRAN_RAW_Msk                                            (0x0000000FU << APS_DMA_RAW_DST_TRAN_RAW_Pos)                                             /*!< 0x0000000F */
#define APS_DMA_RAW_DST_TRAN_RAW                                                APS_DMA_RAW_DST_TRAN_RAW_Msk                                                              /*!< Raw Status for IntDstTran Interrupt */

/***********  Bit definition for APS_DMA_RAW_ERR (0x2E0) register  ************/
#define APS_DMA_RAW_ERR_RAW_Pos                                                 (0U)
#define APS_DMA_RAW_ERR_RAW_Msk                                                 (0x0000000FU << APS_DMA_RAW_ERR_RAW_Pos)                                                  /*!< 0x0000000F */
#define APS_DMA_RAW_ERR_RAW                                                     APS_DMA_RAW_ERR_RAW_Msk                                                                   /*!< Raw Status for IntErr Interrupt */

/***********  Bit definition for APS_DMA_STS_TFR (0x2E8) register  ************/
#define APS_DMA_STS_TFR_STS_Pos                                                 (0U)
#define APS_DMA_STS_TFR_STS_Msk                                                 (0x0000000FU << APS_DMA_STS_TFR_STS_Pos)                                                  /*!< 0x0000000F */
#define APS_DMA_STS_TFR_STS                                                     APS_DMA_STS_TFR_STS_Msk                                                                   /*!< Status for IntTfr Interrupt */

/***********  Bit definition for APS_DMA_STS_BLK (0x2F0) register  ************/
#define APS_DMA_STS_BLK_STS_Pos                                                 (0U)
#define APS_DMA_STS_BLK_STS_Msk                                                 (0x0000000FU << APS_DMA_STS_BLK_STS_Pos)                                                  /*!< 0x0000000F */
#define APS_DMA_STS_BLK_STS                                                     APS_DMA_STS_BLK_STS_Msk                                                                   /*!< Status for IntBlock Interrupt */

/*********  Bit definition for APS_DMA_STS_SRC_TRAN (0x2F8) register  *********/
#define APS_DMA_STS_SRC_TRAN_STS_Pos                                            (0U)
#define APS_DMA_STS_SRC_TRAN_STS_Msk                                            (0x0000000FU << APS_DMA_STS_SRC_TRAN_STS_Pos)                                             /*!< 0x0000000F */
#define APS_DMA_STS_SRC_TRAN_STS                                                APS_DMA_STS_SRC_TRAN_STS_Msk                                                              /*!< Status for IntSrcTran Interrupt */

/*********  Bit definition for APS_DMA_STS_DST_TRAN (0x300) register  *********/
#define APS_DMA_STS_DST_TRAN_STS_Pos                                            (0U)
#define APS_DMA_STS_DST_TRAN_STS_Msk                                            (0x0000000FU << APS_DMA_STS_DST_TRAN_STS_Pos)                                             /*!< 0x0000000F */
#define APS_DMA_STS_DST_TRAN_STS                                                APS_DMA_STS_DST_TRAN_STS_Msk                                                              /*!< Status for IntDstTran Interrupt */

/***********  Bit definition for APS_DMA_STS_ERR (0x308) register  ************/
#define APS_DMA_STS_ERR_STS_Pos                                                 (0U)
#define APS_DMA_STS_ERR_STS_Msk                                                 (0x0000000FU << APS_DMA_STS_ERR_STS_Pos)                                                  /*!< 0x0000000F */
#define APS_DMA_STS_ERR_STS                                                     APS_DMA_STS_ERR_STS_Msk                                                                   /*!< Status for IntErr Interrupt */

/***********  Bit definition for APS_DMA_MSK_TFR (0x310) register  ************/
#define APS_DMA_MSK_TFR_INT_MSK_Pos                                             (0U)
#define APS_DMA_MSK_TFR_INT_MSK_Msk                                             (0x0000000FU << APS_DMA_MSK_TFR_INT_MSK_Pos)                                              /*!< 0x0000000F */
#define APS_DMA_MSK_TFR_INT_MSK                                                 APS_DMA_MSK_TFR_INT_MSK_Msk                                                               /*!< Mask for IntTfr Interrupt */
#define APS_DMA_MSK_TFR_INT_MSK_WE_Pos                                          (8U)
#define APS_DMA_MSK_TFR_INT_MSK_WE_Msk                                          (0x0000000FU << APS_DMA_MSK_TFR_INT_MSK_WE_Pos)                                           /*!< 0x00000F00 */
#define APS_DMA_MSK_TFR_INT_MSK_WE                                              APS_DMA_MSK_TFR_INT_MSK_WE_Msk                                                            /*!< Interrupt Mask Write Enable */

/***********  Bit definition for APS_DMA_MSK_BLK (0x318) register  ************/
#define APS_DMA_MSK_BLK_INT_MSK_Pos                                             (0U)
#define APS_DMA_MSK_BLK_INT_MSK_Msk                                             (0x0000000FU << APS_DMA_MSK_BLK_INT_MSK_Pos)                                              /*!< 0x0000000F */
#define APS_DMA_MSK_BLK_INT_MSK                                                 APS_DMA_MSK_BLK_INT_MSK_Msk                                                               /*!< Mask for IntBlock Interrupt */
#define APS_DMA_MSK_BLK_INT_MSK_WE_Pos                                          (8U)
#define APS_DMA_MSK_BLK_INT_MSK_WE_Msk                                          (0x0000000FU << APS_DMA_MSK_BLK_INT_MSK_WE_Pos)                                           /*!< 0x00000F00 */
#define APS_DMA_MSK_BLK_INT_MSK_WE                                              APS_DMA_MSK_BLK_INT_MSK_WE_Msk                                                            /*!< Interrupt Mask Write Enable */

/*********  Bit definition for APS_DMA_MSK_SRC_TRAN (0x320) register  *********/
#define APS_DMA_MSK_SRC_TRAN_INT_MSK_Pos                                        (0U)
#define APS_DMA_MSK_SRC_TRAN_INT_MSK_Msk                                        (0x0000000FU << APS_DMA_MSK_SRC_TRAN_INT_MSK_Pos)                                         /*!< 0x0000000F */
#define APS_DMA_MSK_SRC_TRAN_INT_MSK                                            APS_DMA_MSK_SRC_TRAN_INT_MSK_Msk                                                          /*!< Mask for IntSrcTran Interrupt */
#define APS_DMA_MSK_SRC_TRAN_INT_MSK_WE_Pos                                     (8U)
#define APS_DMA_MSK_SRC_TRAN_INT_MSK_WE_Msk                                     (0x0000000FU << APS_DMA_MSK_SRC_TRAN_INT_MSK_WE_Pos)                                      /*!< 0x00000F00 */
#define APS_DMA_MSK_SRC_TRAN_INT_MSK_WE                                         APS_DMA_MSK_SRC_TRAN_INT_MSK_WE_Msk                                                       /*!< Interrupt Mask Write Enable */

/*********  Bit definition for APS_DMA_MSK_DST_TRAN (0x328) register  *********/
#define APS_DMA_MSK_DST_TRAN_INT_MSK_Pos                                        (0U)
#define APS_DMA_MSK_DST_TRAN_INT_MSK_Msk                                        (0x0000000FU << APS_DMA_MSK_DST_TRAN_INT_MSK_Pos)                                         /*!< 0x0000000F */
#define APS_DMA_MSK_DST_TRAN_INT_MSK                                            APS_DMA_MSK_DST_TRAN_INT_MSK_Msk                                                          /*!< Mask for IntDstTran Interrupt */
#define APS_DMA_MSK_DST_TRAN_INT_MSK_WE_Pos                                     (8U)
#define APS_DMA_MSK_DST_TRAN_INT_MSK_WE_Msk                                     (0x0000000FU << APS_DMA_MSK_DST_TRAN_INT_MSK_WE_Pos)                                      /*!< 0x00000F00 */
#define APS_DMA_MSK_DST_TRAN_INT_MSK_WE                                         APS_DMA_MSK_DST_TRAN_INT_MSK_WE_Msk                                                       /*!< Interrupt Mask Write Enable */

/***********  Bit definition for APS_DMA_MSK_ERR (0x330) register  ************/
#define APS_DMA_MSK_ERR_INT_MSK_Pos                                             (0U)
#define APS_DMA_MSK_ERR_INT_MSK_Msk                                             (0x0000000FU << APS_DMA_MSK_ERR_INT_MSK_Pos)                                              /*!< 0x0000000F */
#define APS_DMA_MSK_ERR_INT_MSK                                                 APS_DMA_MSK_ERR_INT_MSK_Msk                                                               /*!< Mask for IntErr Interrupt */
#define APS_DMA_MSK_ERR_INT_MSK_WE_Pos                                          (8U)
#define APS_DMA_MSK_ERR_INT_MSK_WE_Msk                                          (0x0000000FU << APS_DMA_MSK_ERR_INT_MSK_WE_Pos)                                           /*!< 0x00000F00 */
#define APS_DMA_MSK_ERR_INT_MSK_WE                                              APS_DMA_MSK_ERR_INT_MSK_WE_Msk                                                            /*!< Interrupt Mask Write Enable */

/***********  Bit definition for APS_DMA_CLR_TFR (0x338) register  ************/
#define APS_DMA_CLR_TFR_CLR_Pos                                                 (0U)
#define APS_DMA_CLR_TFR_CLR_Msk                                                 (0x0000000FU << APS_DMA_CLR_TFR_CLR_Pos)                                                  /*!< 0x0000000F */
#define APS_DMA_CLR_TFR_CLR                                                     APS_DMA_CLR_TFR_CLR_Msk                                                                   /*!< Clear for IntTfr Interrupt */

/***********  Bit definition for APS_DMA_CLR_BLK (0x340) register  ************/
#define APS_DMA_CLR_BLK_CLR_Pos                                                 (0U)
#define APS_DMA_CLR_BLK_CLR_Msk                                                 (0x0000000FU << APS_DMA_CLR_BLK_CLR_Pos)                                                  /*!< 0x0000000F */
#define APS_DMA_CLR_BLK_CLR                                                     APS_DMA_CLR_BLK_CLR_Msk                                                                   /*!< Clear for IntBlock Interrupt */

/*********  Bit definition for APS_DMA_CLR_SRC_TRAN (0x348) register  *********/
#define APS_DMA_CLR_SRC_TRAN_CLR_Pos                                            (0U)
#define APS_DMA_CLR_SRC_TRAN_CLR_Msk                                            (0x0000000FU << APS_DMA_CLR_SRC_TRAN_CLR_Pos)                                             /*!< 0x0000000F */
#define APS_DMA_CLR_SRC_TRAN_CLR                                                APS_DMA_CLR_SRC_TRAN_CLR_Msk                                                              /*!< Clear for IntSrcTran Interrupt */

/*********  Bit definition for APS_DMA_CLR_DST_TRAN (0x350) register  *********/
#define APS_DMA_CLR_DST_TRAN_CLR_Pos                                            (0U)
#define APS_DMA_CLR_DST_TRAN_CLR_Msk                                            (0x0000000FU << APS_DMA_CLR_DST_TRAN_CLR_Pos)                                             /*!< 0x0000000F */
#define APS_DMA_CLR_DST_TRAN_CLR                                                APS_DMA_CLR_DST_TRAN_CLR_Msk                                                              /*!< Clear for IntDstTran Interrupt */

/***********  Bit definition for APS_DMA_CLR_ERR (0x358) register  ************/
#define APS_DMA_CLR_ERR_CLR_Pos                                                 (0U)
#define APS_DMA_CLR_ERR_CLR_Msk                                                 (0x0000000FU << APS_DMA_CLR_ERR_CLR_Pos)                                                  /*!< 0x0000000F */
#define APS_DMA_CLR_ERR_CLR                                                     APS_DMA_CLR_ERR_CLR_Msk                                                                   /*!< Clear for IntErr Interrupt */

/***********  Bit definition for APS_DMA_REQ_SRC (0x368) register  ************/
#define APS_DMA_REQ_SRC_SRC_REQ_Pos                                             (0U)
#define APS_DMA_REQ_SRC_SRC_REQ_Msk                                             (0x0000000FU << APS_DMA_REQ_SRC_SRC_REQ_Pos)                                              /*!< 0x0000000F */
#define APS_DMA_REQ_SRC_SRC_REQ                                                 APS_DMA_REQ_SRC_SRC_REQ_Msk                                                               /*!< Source Software Transaction Request */
#define APS_DMA_REQ_SRC_SRC_REQ_WE_Pos                                          (8U)
#define APS_DMA_REQ_SRC_SRC_REQ_WE_Msk                                          (0x0000000FU << APS_DMA_REQ_SRC_SRC_REQ_WE_Pos)                                           /*!< 0x00000F00 */
#define APS_DMA_REQ_SRC_SRC_REQ_WE                                              APS_DMA_REQ_SRC_SRC_REQ_WE_Msk                                                            /*!< Source Software Transaction Request write enable */

/***********  Bit definition for APS_DMA_REQ_DST (0x370) register  ************/
#define APS_DMA_REQ_DST_DST_REQ_Pos                                             (0U)
#define APS_DMA_REQ_DST_DST_REQ_Msk                                             (0x0000000FU << APS_DMA_REQ_DST_DST_REQ_Pos)                                              /*!< 0x0000000F */
#define APS_DMA_REQ_DST_DST_REQ                                                 APS_DMA_REQ_DST_DST_REQ_Msk                                                               /*!< Destination Software Transaction Request */
#define APS_DMA_REQ_DST_DST_REQ_WE_Pos                                          (8U)
#define APS_DMA_REQ_DST_DST_REQ_WE_Msk                                          (0x0000000FU << APS_DMA_REQ_DST_DST_REQ_WE_Pos)                                           /*!< 0x00000F00 */
#define APS_DMA_REQ_DST_DST_REQ_WE                                              APS_DMA_REQ_DST_DST_REQ_WE_Msk                                                            /*!< Destination Software Transaction Request write enable */

/**********  Bit definition for APS_DMA_SGL_RQ_SRC (0x378) register  **********/
#define APS_DMA_SGL_RQ_SRC_SRC_SGLREQ_Pos                                       (0U)
#define APS_DMA_SGL_RQ_SRC_SRC_SGLREQ_Msk                                       (0x0000000FU << APS_DMA_SGL_RQ_SRC_SRC_SGLREQ_Pos)                                        /*!< 0x0000000F */
#define APS_DMA_SGL_RQ_SRC_SRC_SGLREQ                                           APS_DMA_SGL_RQ_SRC_SRC_SGLREQ_Msk                                                         /*!< Source Single Transaction Request */
#define APS_DMA_SGL_RQ_SRC_SRC_SGLREQ_WE_Pos                                    (8U)
#define APS_DMA_SGL_RQ_SRC_SRC_SGLREQ_WE_Msk                                    (0x0000000FU << APS_DMA_SGL_RQ_SRC_SRC_SGLREQ_WE_Pos)                                     /*!< 0x00000F00 */
#define APS_DMA_SGL_RQ_SRC_SRC_SGLREQ_WE                                        APS_DMA_SGL_RQ_SRC_SRC_SGLREQ_WE_Msk                                                      /*!< Source Single Transaction Request write enable */

/**********  Bit definition for APS_DMA_SGL_RQ_DST (0x380) register  **********/
#define APS_DMA_SGL_RQ_DST_DST_SGLREQ_Pos                                       (0U)
#define APS_DMA_SGL_RQ_DST_DST_SGLREQ_Msk                                       (0x0000000FU << APS_DMA_SGL_RQ_DST_DST_SGLREQ_Pos)                                        /*!< 0x0000000F */
#define APS_DMA_SGL_RQ_DST_DST_SGLREQ                                           APS_DMA_SGL_RQ_DST_DST_SGLREQ_Msk                                                         /*!< Destination Single Transaction Request */
#define APS_DMA_SGL_RQ_DST_DST_SGLREQ_WE_Pos                                    (8U)
#define APS_DMA_SGL_RQ_DST_DST_SGLREQ_WE_Msk                                    (0x0000000FU << APS_DMA_SGL_RQ_DST_DST_SGLREQ_WE_Pos)                                     /*!< 0x00000F00 */
#define APS_DMA_SGL_RQ_DST_DST_SGLREQ_WE                                        APS_DMA_SGL_RQ_DST_DST_SGLREQ_WE_Msk                                                      /*!< Destination Single Transaction Request write enable */

/***********  Bit definition for APS_DMA_LST_SRC (0x388) register  ************/
#define APS_DMA_LST_SRC_LSTSRC_Pos                                              (0U)
#define APS_DMA_LST_SRC_LSTSRC_Msk                                              (0x0000000FU << APS_DMA_LST_SRC_LSTSRC_Pos)                                               /*!< 0x0000000F */
#define APS_DMA_LST_SRC_LSTSRC                                                  APS_DMA_LST_SRC_LSTSRC_Msk                                                                /*!< Source Last Transaction Request */
#define APS_DMA_LST_SRC_LSTSRC_WE_Pos                                           (8U)
#define APS_DMA_LST_SRC_LSTSRC_WE_Msk                                           (0x0000000FU << APS_DMA_LST_SRC_LSTSRC_WE_Pos)                                            /*!< 0x00000F00 */
#define APS_DMA_LST_SRC_LSTSRC_WE                                               APS_DMA_LST_SRC_LSTSRC_WE_Msk                                                             /*!< Source Last Transaction Request write enable */

/***********  Bit definition for APS_DMA_LST_DST (0x390) register  ************/
#define APS_DMA_LST_DST_LSTDST_Pos                                              (0U)
#define APS_DMA_LST_DST_LSTDST_Msk                                              (0x0000000FU << APS_DMA_LST_DST_LSTDST_Pos)                                               /*!< 0x0000000F */
#define APS_DMA_LST_DST_LSTDST                                                  APS_DMA_LST_DST_LSTDST_Msk                                                                /*!< Destination Last Transaction Request */
#define APS_DMA_LST_DST_LSTDST_WE_Pos                                           (8U)
#define APS_DMA_LST_DST_LSTDST_WE_Msk                                           (0x0000000FU << APS_DMA_LST_DST_LSTDST_WE_Pos)                                            /*!< 0x00000F00 */
#define APS_DMA_LST_DST_LSTDST_WE                                               APS_DMA_LST_DST_LSTDST_WE_Msk                                                             /*!< ource Last Transaction Request write enable */

/************  Bit definition for APS_DMA_CH_EN (0x3A0) register  *************/
#define APS_DMA_CH_EN_CH_EN_Pos                                                 (0U)
#define APS_DMA_CH_EN_CH_EN_Msk                                                 (0x0000000FU << APS_DMA_CH_EN_CH_EN_Pos)                                                  /*!< 0x0000000F */
#define APS_DMA_CH_EN_CH_EN                                                     APS_DMA_CH_EN_CH_EN_Msk                                                                   /*!< Channel Enable */
#define APS_DMA_CH_EN_CH_EN_WE_Pos                                              (8U)
#define APS_DMA_CH_EN_CH_EN_WE_Msk                                              (0x0000000FU << APS_DMA_CH_EN_CH_EN_WE_Pos)                                               /*!< 0x00000F00 */
#define APS_DMA_CH_EN_CH_EN_WE                                                  APS_DMA_CH_EN_CH_EN_WE_Msk                                                                /*!< Channel enable register */



/******************************************************************************/
/*                                                                            */
/*                                 Aux DSADC                                  */
/*                                                                            */
/******************************************************************************/

/********  Bit definition for AUXDSADC_AUX_DSADC_CFG (0x000) register  ********/
#define AUXDSADC_AUX_DSADC_CFG_AUX_DSADC_EN_Pos                                 (0U)
#define AUXDSADC_AUX_DSADC_CFG_AUX_DSADC_EN_Msk                                 (0x00000001U << AUXDSADC_AUX_DSADC_CFG_AUX_DSADC_EN_Pos)                                  /*!< 0x00000001 */
#define AUXDSADC_AUX_DSADC_CFG_AUX_DSADC_EN                                     AUXDSADC_AUX_DSADC_CFG_AUX_DSADC_EN_Msk                                                   /*!< Enable aux dsadc */
#define AUXDSADC_AUX_DSADC_CFG_DAT_INV_Pos                                      (1U)
#define AUXDSADC_AUX_DSADC_CFG_DAT_INV_Msk                                      (0x00000001U << AUXDSADC_AUX_DSADC_CFG_DAT_INV_Pos)                                       /*!< 0x00000002 */
#define AUXDSADC_AUX_DSADC_CFG_DAT_INV                                          AUXDSADC_AUX_DSADC_CFG_DAT_INV_Msk                                                        /*!< Filter input Data invert */
#define AUXDSADC_AUX_DSADC_CFG_RDY_MOD_Pos                                      (2U)
#define AUXDSADC_AUX_DSADC_CFG_RDY_MOD_Msk                                      (0x00000001U << AUXDSADC_AUX_DSADC_CFG_RDY_MOD_Pos)                                       /*!< 0x00000004 */
#define AUXDSADC_AUX_DSADC_CFG_RDY_MOD                                          AUXDSADC_AUX_DSADC_CFG_RDY_MOD_Msk                                                        /*!< Ready output type: 0: pulse 1: toggle */
#define AUXDSADC_AUX_DSADC_CFG_INT_MOD_Pos                                      (3U)
#define AUXDSADC_AUX_DSADC_CFG_INT_MOD_Msk                                      (0x00000001U << AUXDSADC_AUX_DSADC_CFG_INT_MOD_Pos)                                       /*!< 0x00000008 */
#define AUXDSADC_AUX_DSADC_CFG_INT_MOD                                          AUXDSADC_AUX_DSADC_CFG_INT_MOD_Msk                                                        /*!< Vic interrupt trigger type: 0: pulse 1: toggle */
#define AUXDSADC_AUX_DSADC_CFG_RDY_WTH_Pos                                      (4U)
#define AUXDSADC_AUX_DSADC_CFG_RDY_WTH_Msk                                      (0x00000003U << AUXDSADC_AUX_DSADC_CFG_RDY_WTH_Pos)                                       /*!< 0x00000030 */
#define AUXDSADC_AUX_DSADC_CFG_RDY_WTH                                          AUXDSADC_AUX_DSADC_CFG_RDY_WTH_Msk                                                        /*!< Ready output pulse width: 0: 4 1: 8 2: 16 3: 32 */
#define AUXDSADC_AUX_DSADC_CFG_AUX_DSADC2DMA_MOD_Pos                            (16U)
#define AUXDSADC_AUX_DSADC_CFG_AUX_DSADC2DMA_MOD_Msk                            (0x00000001U << AUXDSADC_AUX_DSADC_CFG_AUX_DSADC2DMA_MOD_Pos)                             /*!< 0x00010000 */
#define AUXDSADC_AUX_DSADC_CFG_AUX_DSADC2DMA_MOD                                AUXDSADC_AUX_DSADC_CFG_AUX_DSADC2DMA_MOD_Msk                                              /*!< 0: single 1: req */

/*********  Bit definition for AUXDSADC_FILTER_CFG (0x004) register  **********/
#define AUXDSADC_FILTER_CFG_OSR_SEL_Pos                                         (0U)
#define AUXDSADC_FILTER_CFG_OSR_SEL_Msk                                         (0x0000000FU << AUXDSADC_FILTER_CFG_OSR_SEL_Pos)                                          /*!< 0x0000000F */
#define AUXDSADC_FILTER_CFG_OSR_SEL                                             AUXDSADC_FILTER_CFG_OSR_SEL_Msk                                                           /*!< output data down sample: 0: 8 1: 16 2: 32 3: 64 4: 128 5: 256 6: 512 7 :1024 */
#define AUXDSADC_FILTER_CFG_NUM_AVG_Pos                                         (4U)
#define AUXDSADC_FILTER_CFG_NUM_AVG_Msk                                         (0x0000000FU << AUXDSADC_FILTER_CFG_NUM_AVG_Pos)                                          /*!< 0x000000F0 */
#define AUXDSADC_FILTER_CFG_NUM_AVG                                             AUXDSADC_FILTER_CFG_NUM_AVG_Msk                                                           /*!< Output data average: 0: 1 1: 2 2: 4 3: 8 4: 16 5: 32 6: 64 7: 128 */
#define AUXDSADC_FILTER_CFG_NUM_DLY_Pos                                         (8U)
#define AUXDSADC_FILTER_CFG_NUM_DLY_Msk                                         (0x0000000FU << AUXDSADC_FILTER_CFG_NUM_DLY_Pos)                                          /*!< 0x00000F00 */
#define AUXDSADC_FILTER_CFG_NUM_DLY                                             AUXDSADC_FILTER_CFG_NUM_DLY_Msk                                                           /*!< Output stable delay time */

/**********  Bit definition for AUXDSADC_DUMP_CFG (0x008) register  ***********/
#define AUXDSADC_DUMP_CFG_DUMP_AUX_DSADC_ENA_Pos                                (0U)
#define AUXDSADC_DUMP_CFG_DUMP_AUX_DSADC_ENA_Msk                                (0x00000001U << AUXDSADC_DUMP_CFG_DUMP_AUX_DSADC_ENA_Pos)                                 /*!< 0x00000001 */
#define AUXDSADC_DUMP_CFG_DUMP_AUX_DSADC_ENA                                    AUXDSADC_DUMP_CFG_DUMP_AUX_DSADC_ENA_Msk                                                  /*!< Enable dump data */
#define AUXDSADC_DUMP_CFG_DUMP_AUX_DSADC_MOD_Pos                                (1U)
#define AUXDSADC_DUMP_CFG_DUMP_AUX_DSADC_MOD_Msk                                (0x00000001U << AUXDSADC_DUMP_CFG_DUMP_AUX_DSADC_MOD_Pos)                                 /*!< 0x00000002 */
#define AUXDSADC_DUMP_CFG_DUMP_AUX_DSADC_MOD                                    AUXDSADC_DUMP_CFG_DUMP_AUX_DSADC_MOD_Msk                                                  /*!< Dump type 0: toggle 1: pulse */
#define AUXDSADC_DUMP_CFG_DUMP_AUX_DSADC_SRC_Pos                                (2U)
#define AUXDSADC_DUMP_CFG_DUMP_AUX_DSADC_SRC_Msk                                (0x00000001U << AUXDSADC_DUMP_CFG_DUMP_AUX_DSADC_SRC_Pos)                                 /*!< 0x00000004 */
#define AUXDSADC_DUMP_CFG_DUMP_AUX_DSADC_SRC                                    AUXDSADC_DUMP_CFG_DUMP_AUX_DSADC_SRC_Msk                                                  /*!< Dump data 0: DSADC input 1: CIC output */

/*******  Bit definition for AUXDSADC_STS_FILTER_OUT (0x00C) register  ********/
#define AUXDSADC_STS_FILTER_OUT_STS_AUX_DSADC_DAT_O_Pos                         (0U)
#define AUXDSADC_STS_FILTER_OUT_STS_AUX_DSADC_DAT_O_Msk                         (0xFFFFFFFFU << AUXDSADC_STS_FILTER_OUT_STS_AUX_DSADC_DAT_O_Pos)                          /*!< 0xFFFFFFFF */
#define AUXDSADC_STS_FILTER_OUT_STS_AUX_DSADC_DAT_O                             AUXDSADC_STS_FILTER_OUT_STS_AUX_DSADC_DAT_O_Msk                                           /*!<  */

/******  Bit definition for AUXDSADC_DSADC_OUTPUT_CFG (0x010) register  *******/
#define AUXDSADC_DSADC_OUTPUT_CFG_AUX_DSADC_DATA_SHIFT_Pos                      (0U)
#define AUXDSADC_DSADC_OUTPUT_CFG_AUX_DSADC_DATA_SHIFT_Msk                      (0x0000001FU << AUXDSADC_DSADC_OUTPUT_CFG_AUX_DSADC_DATA_SHIFT_Pos)                       /*!< 0x0000001F */
#define AUXDSADC_DSADC_OUTPUT_CFG_AUX_DSADC_DATA_SHIFT                          AUXDSADC_DSADC_OUTPUT_CFG_AUX_DSADC_DATA_SHIFT_Msk                                        /*!< Dsadc data left shift 0: sts_aux_dsadc_dat_o[15:0] 1: sts_aux_dsadc_dat_o[16:1] . . . 16: sts_aux_dsadc_dat_o[31:16] */
#define AUXDSADC_DSADC_OUTPUT_CFG_AUX_DSADC_AUTO_EN_Pos                         (16U)
#define AUXDSADC_DSADC_OUTPUT_CFG_AUX_DSADC_AUTO_EN_Msk                         (0x00000001U << AUXDSADC_DSADC_OUTPUT_CFG_AUX_DSADC_AUTO_EN_Pos)                          /*!< 0x00010000 */
#define AUXDSADC_DSADC_OUTPUT_CFG_AUX_DSADC_AUTO_EN                             AUXDSADC_DSADC_OUTPUT_CFG_AUX_DSADC_AUTO_EN_Msk                                           /*!< DSADC auto scan Enable */

/*******  Bit definition for AUXDSADC_STS_DSADC_INFO (0x014) register  ********/
#define AUXDSADC_STS_DSADC_INFO_STS_AUX_DSADC_DATA_16BIT_O_Pos                  (0U)
#define AUXDSADC_STS_DSADC_INFO_STS_AUX_DSADC_DATA_16BIT_O_Msk                  (0x0000FFFFU << AUXDSADC_STS_DSADC_INFO_STS_AUX_DSADC_DATA_16BIT_O_Pos)                   /*!< 0x0000FFFF */
#define AUXDSADC_STS_DSADC_INFO_STS_AUX_DSADC_DATA_16BIT_O                      AUXDSADC_STS_DSADC_INFO_STS_AUX_DSADC_DATA_16BIT_O_Msk                                    /*!<  */
#define AUXDSADC_STS_DSADC_INFO_STS_AUX_DSADC_CH_Pos                            (16U)
#define AUXDSADC_STS_DSADC_INFO_STS_AUX_DSADC_CH_Msk                            (0x0000001FU << AUXDSADC_STS_DSADC_INFO_STS_AUX_DSADC_CH_Pos)                             /*!< 0x001F0000 */
#define AUXDSADC_STS_DSADC_INFO_STS_AUX_DSADC_CH                                AUXDSADC_STS_DSADC_INFO_STS_AUX_DSADC_CH_Msk                                              /*!<  */



/******************************************************************************/
/*                                                                            */
/*                       Pulse Density Modulation (PDM)                       */
/*                                                                            */
/******************************************************************************/

/*************  Bit definition for PDM_PDM_CFG0 (0x000) register  *************/
#define PDM_PDM_CFG0_PDM_ENABLE_Pos                                             (0U)
#define PDM_PDM_CFG0_PDM_ENABLE_Msk                                             (0x00000001U << PDM_PDM_CFG0_PDM_ENABLE_Pos)                                              /*!< 0x00000001 */
#define PDM_PDM_CFG0_PDM_ENABLE                                                 PDM_PDM_CFG0_PDM_ENABLE_Msk                                                               /*!< Filter enable */
#define PDM_PDM_CFG0_PDM_ISWAP_Pos                                              (4U)
#define PDM_PDM_CFG0_PDM_ISWAP_Msk                                              (0x00000001U << PDM_PDM_CFG0_PDM_ISWAP_Pos)                                               /*!< 0x00000010 */
#define PDM_PDM_CFG0_PDM_ISWAP                                                  PDM_PDM_CFG0_PDM_ISWAP_Msk                                                                /*!< input data sync swap */
#define PDM_PDM_CFG0_PDM_IMODE_Pos                                              (5U)
#define PDM_PDM_CFG0_PDM_IMODE_Msk                                              (0x00000001U << PDM_PDM_CFG0_PDM_IMODE_Pos)                                               /*!< 0x00000020 */
#define PDM_PDM_CFG0_PDM_IMODE                                                  PDM_PDM_CFG0_PDM_IMODE_Msk                                                                /*!< 0: normal 1: phase select(modify r_pdm_latch0 & r_pdm_latch1) */
#define PDM_PDM_CFG0_PDM_DAT0_INV_Pos                                           (6U)
#define PDM_PDM_CFG0_PDM_DAT0_INV_Msk                                           (0x00000001U << PDM_PDM_CFG0_PDM_DAT0_INV_Pos)                                            /*!< 0x00000040 */
#define PDM_PDM_CFG0_PDM_DAT0_INV                                               PDM_PDM_CFG0_PDM_DAT0_INV_Msk                                                             /*!< Data invert 1 or -1 */
#define PDM_PDM_CFG0_PDM_DAT1_INV_Pos                                           (7U)
#define PDM_PDM_CFG0_PDM_DAT1_INV_Msk                                           (0x00000001U << PDM_PDM_CFG0_PDM_DAT1_INV_Pos)                                            /*!< 0x00000080 */
#define PDM_PDM_CFG0_PDM_DAT1_INV                                               PDM_PDM_CFG0_PDM_DAT1_INV_Msk                                                             /*!< Data invert 1 or -1 */
#define PDM_PDM_CFG0_PDM_LATCH0_Pos                                             (16U)
#define PDM_PDM_CFG0_PDM_LATCH0_Msk                                             (0x000000FFU << PDM_PDM_CFG0_PDM_LATCH0_Pos)                                              /*!< 0x00FF0000 */
#define PDM_PDM_CFG0_PDM_LATCH0                                                 PDM_PDM_CFG0_PDM_LATCH0_Msk                                                               /*!<  */
#define PDM_PDM_CFG0_PDM_LATCH1_Pos                                             (24U)
#define PDM_PDM_CFG0_PDM_LATCH1_Msk                                             (0x000000FFU << PDM_PDM_CFG0_PDM_LATCH1_Pos)                                              /*!< 0xFF000000 */
#define PDM_PDM_CFG0_PDM_LATCH1                                                 PDM_PDM_CFG0_PDM_LATCH1_Msk                                                               /*!<  */

/*************  Bit definition for PDM_PDM_CIC (0x004) register  **************/
#define PDM_PDM_CIC_PDM_DUMP_ENA_Pos                                            (0U)
#define PDM_PDM_CIC_PDM_DUMP_ENA_Msk                                            (0x00000001U << PDM_PDM_CIC_PDM_DUMP_ENA_Pos)                                             /*!< 0x00000001 */
#define PDM_PDM_CIC_PDM_DUMP_ENA                                                PDM_PDM_CIC_PDM_DUMP_ENA_Msk                                                              /*!< Dump filter input data enable */
#define PDM_PDM_CIC_PDM_DUMP_MOD_Pos                                            (1U)
#define PDM_PDM_CIC_PDM_DUMP_MOD_Msk                                            (0x00000001U << PDM_PDM_CIC_PDM_DUMP_MOD_Pos)                                             /*!< 0x00000002 */
#define PDM_PDM_CIC_PDM_DUMP_MOD                                                PDM_PDM_CIC_PDM_DUMP_MOD_Msk                                                              /*!< 0: normal 1: phase select(modify r_pdm_latch0 & r_pdm_latch1) */
#define PDM_PDM_CIC_PDM_DUMP_SEL_Pos                                            (2U)
#define PDM_PDM_CIC_PDM_DUMP_SEL_Msk                                            (0x00000001U << PDM_PDM_CIC_PDM_DUMP_SEL_Pos)                                             /*!< 0x00000004 */
#define PDM_PDM_CIC_PDM_DUMP_SEL                                                PDM_PDM_CIC_PDM_DUMP_SEL_Msk                                                              /*!< Select Left or right data */
#define PDM_PDM_CIC_PDM_CIC_PRD_Pos                                             (8U)
#define PDM_PDM_CIC_PDM_CIC_PRD_Msk                                             (0x000000FFU << PDM_PDM_CIC_PDM_CIC_PRD_Pos)                                              /*!< 0x0000FF00 */
#define PDM_PDM_CIC_PDM_CIC_PRD                                                 PDM_PDM_CIC_PDM_CIC_PRD_Msk                                                               /*!< CIC output period setting (base on PDM IO clock) */
#define PDM_PDM_CIC_PDM_CIC_GAIN0_Pos                                           (16U)
#define PDM_PDM_CIC_PDM_CIC_GAIN0_Msk                                           (0x00000007U << PDM_PDM_CIC_PDM_CIC_GAIN0_Pos)                                            /*!< 0x00070000 */
#define PDM_PDM_CIC_PDM_CIC_GAIN0                                               PDM_PDM_CIC_PDM_CIC_GAIN0_Msk                                                             /*!< 0: /8 1: /4 2: /2 3: *1 4: *2 5: *4 6: *8 7: *16 */
#define PDM_PDM_CIC_PDM_CIC_GAIN1_Pos                                           (20U)
#define PDM_PDM_CIC_PDM_CIC_GAIN1_Msk                                           (0x00000007U << PDM_PDM_CIC_PDM_CIC_GAIN1_Pos)                                            /*!< 0x00700000 */
#define PDM_PDM_CIC_PDM_CIC_GAIN1                                               PDM_PDM_CIC_PDM_CIC_GAIN1_Msk                                                             /*!< 0: /8 1: /4 2: /2 3: *1 4: *2 5: *4 6: *8 7: *16 */

/***********  Bit definition for PDM_PDM_FIR_CFG (0x008) register  ************/
#define PDM_PDM_FIR_CFG_PDM_FIR_CFG_Pos                                         (0U)
#define PDM_PDM_FIR_CFG_PDM_FIR_CFG_Msk                                         (0x0000000FU << PDM_PDM_FIR_CFG_PDM_FIR_CFG_Pos)                                          /*!< 0x0000000F */
#define PDM_PDM_FIR_CFG_PDM_FIR_CFG                                             PDM_PDM_FIR_CFG_PDM_FIR_CFG_Msk                                                           /*!< [0] reserved [1] initial sram [2] byp L [3] byp R */
#define PDM_PDM_FIR_CFG_PDM_FIR_VALID_DIV_Pos                                   (4U)
#define PDM_PDM_FIR_CFG_PDM_FIR_VALID_DIV_Msk                                   (0x00000003U << PDM_PDM_FIR_CFG_PDM_FIR_VALID_DIV_Pos)                                    /*!< 0x00000030 */
#define PDM_PDM_FIR_CFG_PDM_FIR_VALID_DIV                                       PDM_PDM_FIR_CFG_PDM_FIR_VALID_DIV_Msk                                                     /*!< Filter valid output div 1/2/4/8 */
#define PDM_PDM_FIR_CFG_PDM_FIR_TAP_NUM_Pos                                     (8U)
#define PDM_PDM_FIR_CFG_PDM_FIR_TAP_NUM_Msk                                     (0x000000FFU << PDM_PDM_FIR_CFG_PDM_FIR_TAP_NUM_Pos)                                      /*!< 0x0000FF00 */
#define PDM_PDM_FIR_CFG_PDM_FIR_TAP_NUM                                         PDM_PDM_FIR_CFG_PDM_FIR_TAP_NUM_Msk                                                       /*!<  */
#define PDM_PDM_FIR_CFG_PDM_FIR_GAIN_Pos                                        (16U)
#define PDM_PDM_FIR_CFG_PDM_FIR_GAIN_Msk                                        (0x00000003U << PDM_PDM_FIR_CFG_PDM_FIR_GAIN_Pos)                                         /*!< 0x00030000 */
#define PDM_PDM_FIR_CFG_PDM_FIR_GAIN                                            PDM_PDM_FIR_CFG_PDM_FIR_GAIN_Msk                                                          /*!< x1/2/4/8 */

/**********  Bit definition for PDM_PDM_COEFF_CFG (0x00C) register  ***********/
#define PDM_PDM_COEFF_CFG_PDM_FIR_COEFF_Pos                                     (0U)
#define PDM_PDM_COEFF_CFG_PDM_FIR_COEFF_Msk                                     (0x0000FFFFU << PDM_PDM_COEFF_CFG_PDM_FIR_COEFF_Pos)                                      /*!< 0x0000FFFF */
#define PDM_PDM_COEFF_CFG_PDM_FIR_COEFF                                         PDM_PDM_COEFF_CFG_PDM_FIR_COEFF_Msk                                                       /*!<  */

/********  Bit definition for PDM_PDM_SRAM_STR_ADDR (0x010) register  *********/
#define PDM_PDM_SRAM_STR_ADDR_PDM_SRAM_STR_ADDR_Pos                             (0U)
#define PDM_PDM_SRAM_STR_ADDR_PDM_SRAM_STR_ADDR_Msk                             (0xFFFFFFFFU << PDM_PDM_SRAM_STR_ADDR_PDM_SRAM_STR_ADDR_Pos)                              /*!< 0xFFFFFFFF */
#define PDM_PDM_SRAM_STR_ADDR_PDM_SRAM_STR_ADDR                                 PDM_PDM_SRAM_STR_ADDR_PDM_SRAM_STR_ADDR_Msk                                               /*!<  */

/*********  Bit definition for PDM_PDM_SRAM_WR_DLY (0x014) register  **********/
#define PDM_PDM_SRAM_WR_DLY_PDM_SRAM_WR_DLY_Pos                                 (0U)
#define PDM_PDM_SRAM_WR_DLY_PDM_SRAM_WR_DLY_Msk                                 (0x0000001FU << PDM_PDM_SRAM_WR_DLY_PDM_SRAM_WR_DLY_Pos)                                  /*!< 0x0000001F */
#define PDM_PDM_SRAM_WR_DLY_PDM_SRAM_WR_DLY                                     PDM_PDM_SRAM_WR_DLY_PDM_SRAM_WR_DLY_Msk                                                   /*!<  */
#define PDM_PDM_SRAM_WR_DLY_PDM_DMA_MOD_Pos                                     (8U)
#define PDM_PDM_SRAM_WR_DLY_PDM_DMA_MOD_Msk                                     (0x00000001U << PDM_PDM_SRAM_WR_DLY_PDM_DMA_MOD_Pos)                                      /*!< 0x00000100 */
#define PDM_PDM_SRAM_WR_DLY_PDM_DMA_MOD                                         PDM_PDM_SRAM_WR_DLY_PDM_DMA_MOD_Msk                                                       /*!<  */
#define PDM_PDM_SRAM_WR_DLY_PDM_INT_EN_Pos                                      (9U)
#define PDM_PDM_SRAM_WR_DLY_PDM_INT_EN_Msk                                      (0x00000001U << PDM_PDM_SRAM_WR_DLY_PDM_INT_EN_Pos)                                       /*!< 0x00000200 */
#define PDM_PDM_SRAM_WR_DLY_PDM_INT_EN                                          PDM_PDM_SRAM_WR_DLY_PDM_INT_EN_Msk                                                        /*!<  */
#define PDM_PDM_SRAM_WR_DLY_STS_PDM_DAT_VLD_Pos                                 (10U)
#define PDM_PDM_SRAM_WR_DLY_STS_PDM_DAT_VLD_Msk                                 (0x00000001U << PDM_PDM_SRAM_WR_DLY_STS_PDM_DAT_VLD_Pos)                                  /*!< 0x00000400 */
#define PDM_PDM_SRAM_WR_DLY_STS_PDM_DAT_VLD                                     PDM_PDM_SRAM_WR_DLY_STS_PDM_DAT_VLD_Msk                                                   /*!<  */

/**********  Bit definition for PDM_PDM_SRAM_FORCE (0x018) register  **********/
#define PDM_PDM_SRAM_FORCE_PDM_FORCE_SRAM_ENA_Pos                               (0U)
#define PDM_PDM_SRAM_FORCE_PDM_FORCE_SRAM_ENA_Msk                               (0x00000001U << PDM_PDM_SRAM_FORCE_PDM_FORCE_SRAM_ENA_Pos)                                /*!< 0x00000001 */
#define PDM_PDM_SRAM_FORCE_PDM_FORCE_SRAM_ENA                                   PDM_PDM_SRAM_FORCE_PDM_FORCE_SRAM_ENA_Msk                                                 /*!<  */
#define PDM_PDM_SRAM_FORCE_PDM_FORCE_SRAM_WEB_Pos                               (1U)
#define PDM_PDM_SRAM_FORCE_PDM_FORCE_SRAM_WEB_Msk                               (0x00000001U << PDM_PDM_SRAM_FORCE_PDM_FORCE_SRAM_WEB_Pos)                                /*!< 0x00000002 */
#define PDM_PDM_SRAM_FORCE_PDM_FORCE_SRAM_WEB                                   PDM_PDM_SRAM_FORCE_PDM_FORCE_SRAM_WEB_Msk                                                 /*!<  */
#define PDM_PDM_SRAM_FORCE_PDM_FORCE_SRAM_CEB_Pos                               (2U)
#define PDM_PDM_SRAM_FORCE_PDM_FORCE_SRAM_CEB_Msk                               (0x00000001U << PDM_PDM_SRAM_FORCE_PDM_FORCE_SRAM_CEB_Pos)                                /*!< 0x00000004 */
#define PDM_PDM_SRAM_FORCE_PDM_FORCE_SRAM_CEB                                   PDM_PDM_SRAM_FORCE_PDM_FORCE_SRAM_CEB_Msk                                                 /*!<  */
#define PDM_PDM_SRAM_FORCE_PDM_FORCE_SRAM_ADR_Pos                               (8U)
#define PDM_PDM_SRAM_FORCE_PDM_FORCE_SRAM_ADR_Msk                               (0x000000FFU << PDM_PDM_SRAM_FORCE_PDM_FORCE_SRAM_ADR_Pos)                                /*!< 0x0000FF00 */
#define PDM_PDM_SRAM_FORCE_PDM_FORCE_SRAM_ADR                                   PDM_PDM_SRAM_FORCE_PDM_FORCE_SRAM_ADR_Msk                                                 /*!<  */
#define PDM_PDM_SRAM_FORCE_PDM_FORCE_SRAM_DAT_Pos                               (16U)
#define PDM_PDM_SRAM_FORCE_PDM_FORCE_SRAM_DAT_Msk                               (0x0000FFFFU << PDM_PDM_SRAM_FORCE_PDM_FORCE_SRAM_DAT_Pos)                                /*!< 0xFFFF0000 */
#define PDM_PDM_SRAM_FORCE_PDM_FORCE_SRAM_DAT                                   PDM_PDM_SRAM_FORCE_PDM_FORCE_SRAM_DAT_Msk                                                 /*!<  */

/*************  Bit definition for PDM_PDM_STS0 (0x020) register  *************/
#define PDM_PDM_STS0_STS_PDM_L_DATA_Pos                                         (0U)
#define PDM_PDM_STS0_STS_PDM_L_DATA_Msk                                         (0x0000FFFFU << PDM_PDM_STS0_STS_PDM_L_DATA_Pos)                                          /*!< 0x0000FFFF */
#define PDM_PDM_STS0_STS_PDM_L_DATA                                             PDM_PDM_STS0_STS_PDM_L_DATA_Msk                                                           /*!<  */
#define PDM_PDM_STS0_STS_PDM_R_DATA_Pos                                         (16U)
#define PDM_PDM_STS0_STS_PDM_R_DATA_Msk                                         (0x0000FFFFU << PDM_PDM_STS0_STS_PDM_R_DATA_Pos)                                          /*!< 0xFFFF0000 */
#define PDM_PDM_STS0_STS_PDM_R_DATA                                             PDM_PDM_STS0_STS_PDM_R_DATA_Msk                                                           /*!<  */

/*************  Bit definition for PDM_PDM_STS1 (0x024) register  *************/
#define PDM_PDM_STS1_STS_PDM_RD_SRAM_DATA_Pos                                   (0U)
#define PDM_PDM_STS1_STS_PDM_RD_SRAM_DATA_Msk                                   (0x0000FFFFU << PDM_PDM_STS1_STS_PDM_RD_SRAM_DATA_Pos)                                    /*!< 0x0000FFFF */
#define PDM_PDM_STS1_STS_PDM_RD_SRAM_DATA                                       PDM_PDM_STS1_STS_PDM_RD_SRAM_DATA_Msk                                                     /*!<  */



/******************************************************************************/
/*                                                                            */
/*                             MSQ DMA controller                             */
/*                                                                            */
/******************************************************************************/

/***********  Bit definition for MSQ_DMA_RAW_TFR (0x2C0) register  ************/
#define MSQ_DMA_RAW_TFR_RAW_Pos                                                 (0U)
#define MSQ_DMA_RAW_TFR_RAW_Msk                                                 (0x00000001U << MSQ_DMA_RAW_TFR_RAW_Pos)                                                  /*!< 0x00000001 */
#define MSQ_DMA_RAW_TFR_RAW                                                     MSQ_DMA_RAW_TFR_RAW_Msk                                                                   /*!< Raw Status for IntTfr Interrupt */

/***********  Bit definition for MSQ_DMA_RAW_BLK (0x2C8) register  ************/
#define MSQ_DMA_RAW_BLK_RAW_Pos                                                 (0U)
#define MSQ_DMA_RAW_BLK_RAW_Msk                                                 (0x00000001U << MSQ_DMA_RAW_BLK_RAW_Pos)                                                  /*!< 0x00000001 */
#define MSQ_DMA_RAW_BLK_RAW                                                     MSQ_DMA_RAW_BLK_RAW_Msk                                                                   /*!< Raw Status for IntBlock Interrupt */

/*********  Bit definition for MSQ_DMA_RAW_SRC_TRAN (0x2D0) register  *********/
#define MSQ_DMA_RAW_SRC_TRAN_RAW_Pos                                            (0U)
#define MSQ_DMA_RAW_SRC_TRAN_RAW_Msk                                            (0x00000001U << MSQ_DMA_RAW_SRC_TRAN_RAW_Pos)                                             /*!< 0x00000001 */
#define MSQ_DMA_RAW_SRC_TRAN_RAW                                                MSQ_DMA_RAW_SRC_TRAN_RAW_Msk                                                              /*!< Raw Status for IntSrcTran Interrupt */

/*********  Bit definition for MSQ_DMA_RAW_DST_TRAN (0x2D8) register  *********/
#define MSQ_DMA_RAW_DST_TRAN_RAW_Pos                                            (0U)
#define MSQ_DMA_RAW_DST_TRAN_RAW_Msk                                            (0x00000001U << MSQ_DMA_RAW_DST_TRAN_RAW_Pos)                                             /*!< 0x00000001 */
#define MSQ_DMA_RAW_DST_TRAN_RAW                                                MSQ_DMA_RAW_DST_TRAN_RAW_Msk                                                              /*!< Raw Status for IntDstTran Interrupt */

/***********  Bit definition for MSQ_DMA_RAW_ERR (0x2E0) register  ************/
#define MSQ_DMA_RAW_ERR_RAW_Pos                                                 (0U)
#define MSQ_DMA_RAW_ERR_RAW_Msk                                                 (0x00000001U << MSQ_DMA_RAW_ERR_RAW_Pos)                                                  /*!< 0x00000001 */
#define MSQ_DMA_RAW_ERR_RAW                                                     MSQ_DMA_RAW_ERR_RAW_Msk                                                                   /*!< Raw Status for IntErr Interrupt */

/***********  Bit definition for MSQ_DMA_STS_TFR (0x2E8) register  ************/
#define MSQ_DMA_STS_TFR_STS_Pos                                                 (0U)
#define MSQ_DMA_STS_TFR_STS_Msk                                                 (0x00000001U << MSQ_DMA_STS_TFR_STS_Pos)                                                  /*!< 0x00000001 */
#define MSQ_DMA_STS_TFR_STS                                                     MSQ_DMA_STS_TFR_STS_Msk                                                                   /*!< Status for IntTfr Interrupt */

/***********  Bit definition for MSQ_DMA_STS_BLK (0x2F0) register  ************/
#define MSQ_DMA_STS_BLK_STS_Pos                                                 (0U)
#define MSQ_DMA_STS_BLK_STS_Msk                                                 (0x00000001U << MSQ_DMA_STS_BLK_STS_Pos)                                                  /*!< 0x00000001 */
#define MSQ_DMA_STS_BLK_STS                                                     MSQ_DMA_STS_BLK_STS_Msk                                                                   /*!< Status for IntBlock Interrupt */

/*********  Bit definition for MSQ_DMA_STS_SRC_TRAN (0x2F8) register  *********/
#define MSQ_DMA_STS_SRC_TRAN_STS_Pos                                            (0U)
#define MSQ_DMA_STS_SRC_TRAN_STS_Msk                                            (0x00000001U << MSQ_DMA_STS_SRC_TRAN_STS_Pos)                                             /*!< 0x00000001 */
#define MSQ_DMA_STS_SRC_TRAN_STS                                                MSQ_DMA_STS_SRC_TRAN_STS_Msk                                                              /*!< Status for IntSrcTran Interrupt */

/*********  Bit definition for MSQ_DMA_STS_DST_TRAN (0x300) register  *********/
#define MSQ_DMA_STS_DST_TRAN_STS_Pos                                            (0U)
#define MSQ_DMA_STS_DST_TRAN_STS_Msk                                            (0x00000001U << MSQ_DMA_STS_DST_TRAN_STS_Pos)                                             /*!< 0x00000001 */
#define MSQ_DMA_STS_DST_TRAN_STS                                                MSQ_DMA_STS_DST_TRAN_STS_Msk                                                              /*!< Status for IntDstTran Interrupt */

/***********  Bit definition for MSQ_DMA_STS_ERR (0x308) register  ************/
#define MSQ_DMA_STS_ERR_STS_Pos                                                 (0U)
#define MSQ_DMA_STS_ERR_STS_Msk                                                 (0x00000001U << MSQ_DMA_STS_ERR_STS_Pos)                                                  /*!< 0x00000001 */
#define MSQ_DMA_STS_ERR_STS                                                     MSQ_DMA_STS_ERR_STS_Msk                                                                   /*!< Status for IntErr Interrupt */

/***********  Bit definition for MSQ_DMA_MSK_TFR (0x310) register  ************/
#define MSQ_DMA_MSK_TFR_INT_MSK_Pos                                             (0U)
#define MSQ_DMA_MSK_TFR_INT_MSK_Msk                                             (0x00000001U << MSQ_DMA_MSK_TFR_INT_MSK_Pos)                                              /*!< 0x00000001 */
#define MSQ_DMA_MSK_TFR_INT_MSK                                                 MSQ_DMA_MSK_TFR_INT_MSK_Msk                                                               /*!< Mask for IntTfr Interrupt */
#define MSQ_DMA_MSK_TFR_INT_MSK_WE_Pos                                          (8U)
#define MSQ_DMA_MSK_TFR_INT_MSK_WE_Msk                                          (0x00000001U << MSQ_DMA_MSK_TFR_INT_MSK_WE_Pos)                                           /*!< 0x00000100 */
#define MSQ_DMA_MSK_TFR_INT_MSK_WE                                              MSQ_DMA_MSK_TFR_INT_MSK_WE_Msk                                                            /*!< Interrupt Mask Write Enable */

/***********  Bit definition for MSQ_DMA_MSK_BLK (0x318) register  ************/
#define MSQ_DMA_MSK_BLK_INT_MSK_Pos                                             (0U)
#define MSQ_DMA_MSK_BLK_INT_MSK_Msk                                             (0x00000001U << MSQ_DMA_MSK_BLK_INT_MSK_Pos)                                              /*!< 0x00000001 */
#define MSQ_DMA_MSK_BLK_INT_MSK                                                 MSQ_DMA_MSK_BLK_INT_MSK_Msk                                                               /*!< Mask for IntBlock Interrupt */
#define MSQ_DMA_MSK_BLK_INT_MSK_WE_Pos                                          (8U)
#define MSQ_DMA_MSK_BLK_INT_MSK_WE_Msk                                          (0x00000001U << MSQ_DMA_MSK_BLK_INT_MSK_WE_Pos)                                           /*!< 0x00000100 */
#define MSQ_DMA_MSK_BLK_INT_MSK_WE                                              MSQ_DMA_MSK_BLK_INT_MSK_WE_Msk                                                            /*!< Interrupt Mask Write Enable */

/*********  Bit definition for MSQ_DMA_MSK_SRC_TRAN (0x320) register  *********/
#define MSQ_DMA_MSK_SRC_TRAN_INT_MSK_Pos                                        (0U)
#define MSQ_DMA_MSK_SRC_TRAN_INT_MSK_Msk                                        (0x00000001U << MSQ_DMA_MSK_SRC_TRAN_INT_MSK_Pos)                                         /*!< 0x00000001 */
#define MSQ_DMA_MSK_SRC_TRAN_INT_MSK                                            MSQ_DMA_MSK_SRC_TRAN_INT_MSK_Msk                                                          /*!< Mask for IntSrcTran Interrupt */
#define MSQ_DMA_MSK_SRC_TRAN_INT_MSK_WE_Pos                                     (8U)
#define MSQ_DMA_MSK_SRC_TRAN_INT_MSK_WE_Msk                                     (0x00000001U << MSQ_DMA_MSK_SRC_TRAN_INT_MSK_WE_Pos)                                      /*!< 0x00000100 */
#define MSQ_DMA_MSK_SRC_TRAN_INT_MSK_WE                                         MSQ_DMA_MSK_SRC_TRAN_INT_MSK_WE_Msk                                                       /*!< Interrupt Mask Write Enable */

/*********  Bit definition for MSQ_DMA_MSK_DST_TRAN (0x328) register  *********/
#define MSQ_DMA_MSK_DST_TRAN_INT_MSK_Pos                                        (0U)
#define MSQ_DMA_MSK_DST_TRAN_INT_MSK_Msk                                        (0x00000001U << MSQ_DMA_MSK_DST_TRAN_INT_MSK_Pos)                                         /*!< 0x00000001 */
#define MSQ_DMA_MSK_DST_TRAN_INT_MSK                                            MSQ_DMA_MSK_DST_TRAN_INT_MSK_Msk                                                          /*!< Mask for IntDstTran Interrupt */
#define MSQ_DMA_MSK_DST_TRAN_INT_MSK_WE_Pos                                     (8U)
#define MSQ_DMA_MSK_DST_TRAN_INT_MSK_WE_Msk                                     (0x00000001U << MSQ_DMA_MSK_DST_TRAN_INT_MSK_WE_Pos)                                      /*!< 0x00000100 */
#define MSQ_DMA_MSK_DST_TRAN_INT_MSK_WE                                         MSQ_DMA_MSK_DST_TRAN_INT_MSK_WE_Msk                                                       /*!< Interrupt Mask Write Enable */

/***********  Bit definition for MSQ_DMA_MSK_ERR (0x330) register  ************/
#define MSQ_DMA_MSK_ERR_INT_MSK_Pos                                             (0U)
#define MSQ_DMA_MSK_ERR_INT_MSK_Msk                                             (0x00000001U << MSQ_DMA_MSK_ERR_INT_MSK_Pos)                                              /*!< 0x00000001 */
#define MSQ_DMA_MSK_ERR_INT_MSK                                                 MSQ_DMA_MSK_ERR_INT_MSK_Msk                                                               /*!< Mask for IntErr Interrupt */
#define MSQ_DMA_MSK_ERR_INT_MSK_WE_Pos                                          (8U)
#define MSQ_DMA_MSK_ERR_INT_MSK_WE_Msk                                          (0x00000001U << MSQ_DMA_MSK_ERR_INT_MSK_WE_Pos)                                           /*!< 0x00000100 */
#define MSQ_DMA_MSK_ERR_INT_MSK_WE                                              MSQ_DMA_MSK_ERR_INT_MSK_WE_Msk                                                            /*!< Interrupt Mask Write Enable */

/***********  Bit definition for MSQ_DMA_CLR_TFR (0x338) register  ************/
#define MSQ_DMA_CLR_TFR_CLR_Pos                                                 (0U)
#define MSQ_DMA_CLR_TFR_CLR_Msk                                                 (0x00000001U << MSQ_DMA_CLR_TFR_CLR_Pos)                                                  /*!< 0x00000001 */
#define MSQ_DMA_CLR_TFR_CLR                                                     MSQ_DMA_CLR_TFR_CLR_Msk                                                                   /*!< Clear for IntTfr Interrupt */

/***********  Bit definition for MSQ_DMA_CLR_BLK (0x340) register  ************/
#define MSQ_DMA_CLR_BLK_CLR_Pos                                                 (0U)
#define MSQ_DMA_CLR_BLK_CLR_Msk                                                 (0x00000001U << MSQ_DMA_CLR_BLK_CLR_Pos)                                                  /*!< 0x00000001 */
#define MSQ_DMA_CLR_BLK_CLR                                                     MSQ_DMA_CLR_BLK_CLR_Msk                                                                   /*!< Clear for IntBlock Interrupt */

/*********  Bit definition for MSQ_DMA_CLR_SRC_TRAN (0x348) register  *********/
#define MSQ_DMA_CLR_SRC_TRAN_CLR_Pos                                            (0U)
#define MSQ_DMA_CLR_SRC_TRAN_CLR_Msk                                            (0x00000001U << MSQ_DMA_CLR_SRC_TRAN_CLR_Pos)                                             /*!< 0x00000001 */
#define MSQ_DMA_CLR_SRC_TRAN_CLR                                                MSQ_DMA_CLR_SRC_TRAN_CLR_Msk                                                              /*!< Clear for IntSrcTran Interrupt */

/*********  Bit definition for MSQ_DMA_CLR_DST_TRAN (0x350) register  *********/
#define MSQ_DMA_CLR_DST_TRAN_CLR_Pos                                            (0U)
#define MSQ_DMA_CLR_DST_TRAN_CLR_Msk                                            (0x00000001U << MSQ_DMA_CLR_DST_TRAN_CLR_Pos)                                             /*!< 0x00000001 */
#define MSQ_DMA_CLR_DST_TRAN_CLR                                                MSQ_DMA_CLR_DST_TRAN_CLR_Msk                                                              /*!< Clear for IntDstTran Interrupt */

/***********  Bit definition for MSQ_DMA_CLR_ERR (0x358) register  ************/
#define MSQ_DMA_CLR_ERR_CLR_Pos                                                 (0U)
#define MSQ_DMA_CLR_ERR_CLR_Msk                                                 (0x00000001U << MSQ_DMA_CLR_ERR_CLR_Pos)                                                  /*!< 0x00000001 */
#define MSQ_DMA_CLR_ERR_CLR                                                     MSQ_DMA_CLR_ERR_CLR_Msk                                                                   /*!< Clear for IntErr Interrupt */

/***********  Bit definition for MSQ_DMA_REQ_SRC (0x368) register  ************/
#define MSQ_DMA_REQ_SRC_SRC_REQ_Pos                                             (0U)
#define MSQ_DMA_REQ_SRC_SRC_REQ_Msk                                             (0x00000001U << MSQ_DMA_REQ_SRC_SRC_REQ_Pos)                                              /*!< 0x00000001 */
#define MSQ_DMA_REQ_SRC_SRC_REQ                                                 MSQ_DMA_REQ_SRC_SRC_REQ_Msk                                                               /*!< Source Software Transaction Request */
#define MSQ_DMA_REQ_SRC_SRC_REQ_WE_Pos                                          (8U)
#define MSQ_DMA_REQ_SRC_SRC_REQ_WE_Msk                                          (0x00000001U << MSQ_DMA_REQ_SRC_SRC_REQ_WE_Pos)                                           /*!< 0x00000100 */
#define MSQ_DMA_REQ_SRC_SRC_REQ_WE                                              MSQ_DMA_REQ_SRC_SRC_REQ_WE_Msk                                                            /*!< Source Software Transaction Request write enable */

/***********  Bit definition for MSQ_DMA_REQ_DST (0x370) register  ************/
#define MSQ_DMA_REQ_DST_DST_REQ_Pos                                             (0U)
#define MSQ_DMA_REQ_DST_DST_REQ_Msk                                             (0x00000001U << MSQ_DMA_REQ_DST_DST_REQ_Pos)                                              /*!< 0x00000001 */
#define MSQ_DMA_REQ_DST_DST_REQ                                                 MSQ_DMA_REQ_DST_DST_REQ_Msk                                                               /*!< Destination Software Transaction Request */
#define MSQ_DMA_REQ_DST_DST_REQ_WE_Pos                                          (8U)
#define MSQ_DMA_REQ_DST_DST_REQ_WE_Msk                                          (0x00000001U << MSQ_DMA_REQ_DST_DST_REQ_WE_Pos)                                           /*!< 0x00000100 */
#define MSQ_DMA_REQ_DST_DST_REQ_WE                                              MSQ_DMA_REQ_DST_DST_REQ_WE_Msk                                                            /*!< Destination Software Transaction Request write enable */

/**********  Bit definition for MSQ_DMA_SGL_RQ_SRC (0x378) register  **********/
#define MSQ_DMA_SGL_RQ_SRC_SRC_SGLREQ_Pos                                       (0U)
#define MSQ_DMA_SGL_RQ_SRC_SRC_SGLREQ_Msk                                       (0x00000001U << MSQ_DMA_SGL_RQ_SRC_SRC_SGLREQ_Pos)                                        /*!< 0x00000001 */
#define MSQ_DMA_SGL_RQ_SRC_SRC_SGLREQ                                           MSQ_DMA_SGL_RQ_SRC_SRC_SGLREQ_Msk                                                         /*!< Source Single Transaction Request */
#define MSQ_DMA_SGL_RQ_SRC_SRC_SGLREQ_WE_Pos                                    (8U)
#define MSQ_DMA_SGL_RQ_SRC_SRC_SGLREQ_WE_Msk                                    (0x00000001U << MSQ_DMA_SGL_RQ_SRC_SRC_SGLREQ_WE_Pos)                                     /*!< 0x00000100 */
#define MSQ_DMA_SGL_RQ_SRC_SRC_SGLREQ_WE                                        MSQ_DMA_SGL_RQ_SRC_SRC_SGLREQ_WE_Msk                                                      /*!< Source Single Transaction Request write enable */

/**********  Bit definition for MSQ_DMA_SGL_RQ_DST (0x380) register  **********/
#define MSQ_DMA_SGL_RQ_DST_DST_SGLREQ_Pos                                       (0U)
#define MSQ_DMA_SGL_RQ_DST_DST_SGLREQ_Msk                                       (0x00000001U << MSQ_DMA_SGL_RQ_DST_DST_SGLREQ_Pos)                                        /*!< 0x00000001 */
#define MSQ_DMA_SGL_RQ_DST_DST_SGLREQ                                           MSQ_DMA_SGL_RQ_DST_DST_SGLREQ_Msk                                                         /*!< Destination Single Transaction Request */
#define MSQ_DMA_SGL_RQ_DST_DST_SGLREQ_WE_Pos                                    (8U)
#define MSQ_DMA_SGL_RQ_DST_DST_SGLREQ_WE_Msk                                    (0x00000001U << MSQ_DMA_SGL_RQ_DST_DST_SGLREQ_WE_Pos)                                     /*!< 0x00000100 */
#define MSQ_DMA_SGL_RQ_DST_DST_SGLREQ_WE                                        MSQ_DMA_SGL_RQ_DST_DST_SGLREQ_WE_Msk                                                      /*!< Destination Single Transaction Request write enable */

/***********  Bit definition for MSQ_DMA_LST_SRC (0x388) register  ************/
#define MSQ_DMA_LST_SRC_LSTSRC_Pos                                              (0U)
#define MSQ_DMA_LST_SRC_LSTSRC_Msk                                              (0x00000001U << MSQ_DMA_LST_SRC_LSTSRC_Pos)                                               /*!< 0x00000001 */
#define MSQ_DMA_LST_SRC_LSTSRC                                                  MSQ_DMA_LST_SRC_LSTSRC_Msk                                                                /*!< Source Last Transaction Request */
#define MSQ_DMA_LST_SRC_LSTSRC_WE_Pos                                           (8U)
#define MSQ_DMA_LST_SRC_LSTSRC_WE_Msk                                           (0x00000001U << MSQ_DMA_LST_SRC_LSTSRC_WE_Pos)                                            /*!< 0x00000100 */
#define MSQ_DMA_LST_SRC_LSTSRC_WE                                               MSQ_DMA_LST_SRC_LSTSRC_WE_Msk                                                             /*!< Source Last Transaction Request write enable */

/***********  Bit definition for MSQ_DMA_LST_DST (0x390) register  ************/
#define MSQ_DMA_LST_DST_LSTDST_Pos                                              (0U)
#define MSQ_DMA_LST_DST_LSTDST_Msk                                              (0x00000001U << MSQ_DMA_LST_DST_LSTDST_Pos)                                               /*!< 0x00000001 */
#define MSQ_DMA_LST_DST_LSTDST                                                  MSQ_DMA_LST_DST_LSTDST_Msk                                                                /*!< Destination Last Transaction Request */
#define MSQ_DMA_LST_DST_LSTDST_WE_Pos                                           (8U)
#define MSQ_DMA_LST_DST_LSTDST_WE_Msk                                           (0x00000001U << MSQ_DMA_LST_DST_LSTDST_WE_Pos)                                            /*!< 0x00000100 */
#define MSQ_DMA_LST_DST_LSTDST_WE                                               MSQ_DMA_LST_DST_LSTDST_WE_Msk                                                             /*!< ource Last Transaction Request write enable */

/************  Bit definition for MSQ_DMA_CH_EN (0x3A0) register  *************/
#define MSQ_DMA_CH_EN_CH_EN_Pos                                                 (0U)
#define MSQ_DMA_CH_EN_CH_EN_Msk                                                 (0x00000001U << MSQ_DMA_CH_EN_CH_EN_Pos)                                                  /*!< 0x00000001 */
#define MSQ_DMA_CH_EN_CH_EN                                                     MSQ_DMA_CH_EN_CH_EN_Msk                                                                   /*!< Channel Enable */
#define MSQ_DMA_CH_EN_CH_EN_WE_Pos                                              (8U)
#define MSQ_DMA_CH_EN_CH_EN_WE_Msk                                              (0x00000001U << MSQ_DMA_CH_EN_CH_EN_WE_Pos)                                               /*!< 0x00000100 */
#define MSQ_DMA_CH_EN_CH_EN_WE                                                  MSQ_DMA_CH_EN_CH_EN_WE_Msk                                                                /*!< Channel enable register */



/******************************************************************************/
/*                                                                            */
/*                     Always On System (AOS) controller                      */
/*                                                                            */
/******************************************************************************/

/*************  Bit definition for AOS_RET_MUX (0x000) register  **************/
#define AOS_RET_MUX_RET_MUX_Pos                                                 (0U)
#define AOS_RET_MUX_RET_MUX_Msk                                                 (0x00000001U << AOS_RET_MUX_RET_MUX_Pos)                                                  /*!< 0x00000001 */
#define AOS_RET_MUX_RET_MUX                                                     AOS_RET_MUX_RET_MUX_Msk                                                                   /*!< Use to select between hardwired values and FW programmed register values 1'b0: select FW programmed values  1'b1: use hardware hardwired settings */

/*************  Bit definition for AOS_MODE_CTL (0x004) register  *************/
#define AOS_MODE_CTL_SLP_EN_Pos                                                 (0U)
#define AOS_MODE_CTL_SLP_EN_Msk                                                 (0x00000001U << AOS_MODE_CTL_SLP_EN_Pos)                                                  /*!< 0x00000001 */
#define AOS_MODE_CTL_SLP_EN                                                     AOS_MODE_CTL_SLP_EN_Msk                                                                   /*!< Rising edge puts system into sleep mode; FW needs to clear it to low when going into sleep again next time. 0->1 transition: enter sleep mode(PDS).  Bit 1 decides which sleep mode the chip will enter: timer sleep or deep sleep(GPIO interrupt wake) */
#define AOS_MODE_CTL_SLP_MODE_Pos                                               (1U)
#define AOS_MODE_CTL_SLP_MODE_Msk                                               (0x00000001U << AOS_MODE_CTL_SLP_MODE_Pos)                                                /*!< 0x00000002 */
#define AOS_MODE_CTL_SLP_MODE                                                   AOS_MODE_CTL_SLP_MODE_Msk                                                                 /*!< 1'b0: enter timer sleep 1'b1: enter deep sleep */
#define AOS_MODE_CTL_EARLY_WKUP_EN_Pos                                          (2U)
#define AOS_MODE_CTL_EARLY_WKUP_EN_Msk                                          (0x00000001U << AOS_MODE_CTL_EARLY_WKUP_EN_Pos)                                           /*!< 0x00000004 */
#define AOS_MODE_CTL_EARLY_WKUP_EN                                              AOS_MODE_CTL_EARLY_WKUP_EN_Msk                                                            /*!< 1'b0: disable GPIO early wakeup in timer sleep mode 1'b1: enable GPIO early wakeup in timer sleep mode */

/*************  Bit definition for AOS_OSC_SEL (0x008) register  **************/
#define AOS_OSC_SEL_32K_OSC_SEL_Pos                                             (0U)
#define AOS_OSC_SEL_32K_OSC_SEL_Msk                                             (0x00000001U << AOS_OSC_SEL_32K_OSC_SEL_Pos)                                              /*!< 0x00000001 */
#define AOS_OSC_SEL_32K_OSC_SEL                                                 AOS_OSC_SEL_32K_OSC_SEL_Msk                                                               /*!< 32kHz clock select for digital logic - SEQ, RTC timer, etc 1'b0: select 32kHz RC clock 1'b1: select 32kHz crystal osc */
#define AOS_OSC_SEL_RTC_EN_Pos                                                  (1U)
#define AOS_OSC_SEL_RTC_EN_Msk                                                  (0x00000001U << AOS_OSC_SEL_RTC_EN_Pos)                                                   /*!< 0x00000002 */
#define AOS_OSC_SEL_RTC_EN                                                      AOS_OSC_SEL_RTC_EN_Msk                                                                    /*!< 1'b0: RTC timer clock disabled 1'b1: RTC timer clock enabled */

/*********  Bit definition for AOS_SLP_TIMER_CURR_L (0x00C) register  *********/
#define AOS_SLP_TIMER_CURR_L_CURRENT_Pos                                        (0U)
#define AOS_SLP_TIMER_CURR_L_CURRENT_Msk                                        (0xFFFFFFFFU << AOS_SLP_TIMER_CURR_L_CURRENT_Pos)                                         /*!< 0xFFFFFFFF */
#define AOS_SLP_TIMER_CURR_L_CURRENT                                            AOS_SLP_TIMER_CURR_L_CURRENT_Msk                                                          /*!< Current count of the sleep timer  (also called RTC counter). A 3/5 majority vote is used to decide the real count value since its clk is async to the AHB bus clk. */

/*********  Bit definition for AOS_SLP_TIMER_CURR_H (0x010) register  *********/
#define AOS_SLP_TIMER_CURR_H_CURRENT_Pos                                        (0U)
#define AOS_SLP_TIMER_CURR_H_CURRENT_Msk                                        (0x0000001FU << AOS_SLP_TIMER_CURR_H_CURRENT_Pos)                                         /*!< 0x0000001F */
#define AOS_SLP_TIMER_CURR_H_CURRENT                                            AOS_SLP_TIMER_CURR_H_CURRENT_Msk                                                          /*!< The current Slp_Timer value[36:32] */

/********  Bit definition for AOS_SLP_TIMER_PRESET_L (0x014) register  ********/
#define AOS_SLP_TIMER_PRESET_L_PRESET_Pos                                       (0U)
#define AOS_SLP_TIMER_PRESET_L_PRESET_Msk                                       (0xFFFFFFFFU << AOS_SLP_TIMER_PRESET_L_PRESET_Pos)                                        /*!< 0xFFFFFFFF */
#define AOS_SLP_TIMER_PRESET_L_PRESET                                           AOS_SLP_TIMER_PRESET_L_PRESET_Msk                                                         /*!< # of 32kHz clock cycle to sleep. FW read the SLP_timer value & add the # of cycles to sleep, write value to this register */

/********  Bit definition for AOS_SLP_TIMER_PRESET_H (0x018) register  ********/
#define AOS_SLP_TIMER_PRESET_H_PRESET_Pos                                       (0U)
#define AOS_SLP_TIMER_PRESET_H_PRESET_Msk                                       (0x0000001FU << AOS_SLP_TIMER_PRESET_H_PRESET_Pos)                                        /*!< 0x0000001F */
#define AOS_SLP_TIMER_PRESET_H_PRESET                                           AOS_SLP_TIMER_PRESET_H_PRESET_Msk                                                         /*!< # of 32kHz clock cycle to sleep. FW read the SLP_timer value & add the # of cycles to sleep, write value to this register */

/*********  Bit definition for AOS_PS_TIMER_PRESET (0x01C) register  **********/
#define AOS_PS_TIMER_PRESET_PRESET_Pos                                          (0U)
#define AOS_PS_TIMER_PRESET_PRESET_Msk                                          (0x000003FFU << AOS_PS_TIMER_PRESET_PRESET_Pos)                                           /*!< 0x000003FF */
#define AOS_PS_TIMER_PRESET_PRESET                                              AOS_PS_TIMER_PRESET_PRESET_Msk                                                            /*!< ps_timer is used to control on/off events upon sleep wakeup before going into 'active' state of the SEQ FSM.  This register value is the total warmup cycle. ps_timer counts from 0 to PS_TIMER_PRESET before exiting warm_check */

/**********  Bit definition for AOS_RET_SF_VAL_CTL (0x020) register  **********/
#define AOS_RET_SF_VAL_CTL_CTL_Pos                                              (0U)
#define AOS_RET_SF_VAL_CTL_CTL_Msk                                              (0x0000000FU << AOS_RET_SF_VAL_CTL_CTL_Pos)                                               /*!< 0x0000000F */
#define AOS_RET_SF_VAL_CTL_CTL                                                  AOS_RET_SF_VAL_CTL_CTL_Msk                                                                /*!< This is the PDS retention voltage for AOS domain. RET_SF output voltage:  0: 0.55v,  3: 0.67v, 8: 0.86v,  F: 1.2v */

/**********  Bit definition for AOS_PMU_SF_VAL_CTL (0x024) register  **********/
#define AOS_PMU_SF_VAL_CTL_CTL_Pos                                              (0U)
#define AOS_PMU_SF_VAL_CTL_CTL_Msk                                              (0x00000007U << AOS_PMU_SF_VAL_CTL_CTL_Pos)                                               /*!< 0x00000007 */
#define AOS_PMU_SF_VAL_CTL_CTL                                                  AOS_PMU_SF_VAL_CTL_CTL_Msk                                                                /*!< Control for PMU_SF (used in SEQ) output voltage: 0: 0.65v, 1: 0.73v, 4: 0.95 v, 6: 1.1v   2-bit for testchip; A0 changed to 3-bit */

/*************  Bit definition for AOS_HPBG_CTL (0x028) register  *************/
#define AOS_HPBG_CTL_HPBG_CAL_Pos                                               (0U)
#define AOS_HPBG_CTL_HPBG_CAL_Msk                                               (0x0000000FU << AOS_HPBG_CTL_HPBG_CAL_Pos)                                                /*!< 0x0000000F */
#define AOS_HPBG_CTL_HPBG_CAL                                                   AOS_HPBG_CTL_HPBG_CAL_Msk                                                                 /*!< HPBG Vref's precise calibration (will effect SMPS_SF/SMPS_CORE/VDD_RF/VDD_VCO) 0: 1.06V 1: 1.10V 2: 1.14V 3: 1.218V (Will re-center in A0 ) */
#define AOS_HPBG_CTL_CBC_EN_Pos                                                 (4U)
#define AOS_HPBG_CTL_CBC_EN_Msk                                                 (0x00000001U << AOS_HPBG_CTL_CBC_EN_Pos)                                                  /*!< 0x00000010 */
#define AOS_HPBG_CTL_CBC_EN                                                     AOS_HPBG_CTL_CBC_EN_Msk                                                                   /*!< HPBG's bias current branch going to CBC  0: CBC off   1: CBC on */
#define AOS_HPBG_CTL_CBC_IBIAS_Pos                                              (5U)
#define AOS_HPBG_CTL_CBC_IBIAS_Msk                                              (0x0000001FU << AOS_HPBG_CTL_CBC_IBIAS_Pos)                                               /*!< 0x000003E0 */
#define AOS_HPBG_CTL_CBC_IBIAS                                                  AOS_HPBG_CTL_CBC_IBIAS_Msk                                                                /*!< HPBG's bias current branch going to CBC  0:6u A 1:6.25uA 3:6.75uA 5:7.75uA 7: 9.75u A 16:10u A 31: 13.75u A */
#define AOS_HPBG_CTL_BUCK_IBIAS_Pos                                             (10U)
#define AOS_HPBG_CTL_BUCK_IBIAS_Msk                                             (0x0000000FU << AOS_HPBG_CTL_BUCK_IBIAS_Pos)                                              /*!< 0x00003C00 */
#define AOS_HPBG_CTL_BUCK_IBIAS                                                 AOS_HPBG_CTL_BUCK_IBIAS_Msk                                                               /*!< HPBG's bias current branch going to BUCK  0:2u A 1:2.25uA 3:2.75uA 5:3.75uA 8: 4uA F:5.75uA */
#define AOS_HPBG_CTL_PTAT_10U_Pos                                               (14U)
#define AOS_HPBG_CTL_PTAT_10U_Msk                                               (0x0000001FU << AOS_HPBG_CTL_PTAT_10U_Pos)                                                /*!< 0x0007C000 */
#define AOS_HPBG_CTL_PTAT_10U                                                   AOS_HPBG_CTL_PTAT_10U_Msk                                                                 /*!< PTAT's bias current going to TX/RX gm 0:6u A 1:6.25uA 3:6.75uA 5:7.75uA 7: 9.75u A 16:10u A 31: 13.75u A @27degree C */
#define AOS_HPBG_CTL_PTAT_EN_Pos                                                (19U)
#define AOS_HPBG_CTL_PTAT_EN_Msk                                                (0x00000001U << AOS_HPBG_CTL_PTAT_EN_Pos)                                                 /*!< 0x00080000 */
#define AOS_HPBG_CTL_PTAT_EN                                                    AOS_HPBG_CTL_PTAT_EN_Msk                                                                  /*!< Turn on/off  PTAT's bias current going to TX/RX gm 0: PTAT off   1: PTAT on */
#define AOS_HPBG_CTL_TEMP_SEN_EN_Pos                                            (20U)
#define AOS_HPBG_CTL_TEMP_SEN_EN_Msk                                            (0x00000001U << AOS_HPBG_CTL_TEMP_SEN_EN_Pos)                                             /*!< 0x00100000 */
#define AOS_HPBG_CTL_TEMP_SEN_EN                                                AOS_HPBG_CTL_TEMP_SEN_EN_Msk                                                              /*!< Turn on/off  PTAT's temperature sensor 0: TEMP_SEN off   1: TEMP_SEN on */
#define AOS_HPBG_CTL_CBC_EN_M_Pos                                               (21U)
#define AOS_HPBG_CTL_CBC_EN_M_Msk                                               (0x00000001U << AOS_HPBG_CTL_CBC_EN_M_Pos)                                                /*!< 0x00200000 */
#define AOS_HPBG_CTL_CBC_EN_M                                                   AOS_HPBG_CTL_CBC_EN_M_Msk                                                                 /*!< 0: PMS_CBC_EN = PMS_BUCK_MODE (default) 1: PMS_CBC_EN = RG_CBC_EN */

/*************  Bit definition for AOS_LPBG_CTL (0x02C) register  *************/
#define AOS_LPBG_CTL_LPBG_CAL_Pos                                               (0U)
#define AOS_LPBG_CTL_LPBG_CAL_Msk                                               (0x00000003U << AOS_LPBG_CTL_LPBG_CAL_Pos)                                                /*!< 0x00000003 */
#define AOS_LPBG_CTL_LPBG_CAL                                                   AOS_LPBG_CTL_LPBG_CAL_Msk                                                                 /*!< LPBG Vref's precise calibration (will effect 32k_rc_osc\ PMU_SF\RET_SF) 0: 1.06V 1: 1.10V 2: 1.14V 3: 1.218V */

/*************  Bit definition for AOS_BUCK_CTL (0x030) register  *************/
#define AOS_BUCK_CTL_BUCK_CMP_HS_Pos                                            (2U)
#define AOS_BUCK_CTL_BUCK_CMP_HS_Msk                                            (0x00000001U << AOS_BUCK_CTL_BUCK_CMP_HS_Pos)                                             /*!< 0x00000004 */
#define AOS_BUCK_CTL_BUCK_CMP_HS                                                AOS_BUCK_CTL_BUCK_CMP_HS_Msk                                                              /*!< Control BUCK CMP HS */
#define AOS_BUCK_CTL_BUCK_FC_Pos                                                (3U)
#define AOS_BUCK_CTL_BUCK_FC_Msk                                                (0x00000007U << AOS_BUCK_CTL_BUCK_FC_Pos)                                                 /*!< 0x00000038 */
#define AOS_BUCK_CTL_BUCK_FC                                                    AOS_BUCK_CTL_BUCK_FC_Msk                                                                  /*!< control BUCK internal 2Mhz CLK  co-work with RG_BUCK_FI heavy load will have smaller value */
#define AOS_BUCK_CTL_BUCK_FI_Pos                                                (6U)
#define AOS_BUCK_CTL_BUCK_FI_Msk                                                (0x00000007U << AOS_BUCK_CTL_BUCK_FI_Pos)                                                 /*!< 0x000001C0 */
#define AOS_BUCK_CTL_BUCK_FI                                                    AOS_BUCK_CTL_BUCK_FI_Msk                                                                  /*!< Parameter for BUCK internal 2Mhz CLK control co-work with RG_BUCK_FC heavy load will have smaller value  0/0: 1Mhz 4/4: 2.4Mhz 7/7: 4.4Mhz */
#define AOS_BUCK_CTL_BUCK_OTA_HS_Pos                                            (9U)
#define AOS_BUCK_CTL_BUCK_OTA_HS_Msk                                            (0x00000001U << AOS_BUCK_CTL_BUCK_OTA_HS_Pos)                                             /*!< 0x00000200 */
#define AOS_BUCK_CTL_BUCK_OTA_HS                                                AOS_BUCK_CTL_BUCK_OTA_HS_Msk                                                              /*!< Control BUCK PWM mode compensate amplifier hysteresis  0:light load 1:heavy load (More info will be collected in A0) */
#define AOS_BUCK_CTL_BUCK_PWM_HS_Pos                                            (10U)
#define AOS_BUCK_CTL_BUCK_PWM_HS_Msk                                            (0x00000001U << AOS_BUCK_CTL_BUCK_PWM_HS_Pos)                                             /*!< 0x00000400 */
#define AOS_BUCK_CTL_BUCK_PWM_HS                                                AOS_BUCK_CTL_BUCK_PWM_HS_Msk                                                              /*!< Control BUCK PWM mode  comparator hysteresis  0:light load 1:heavy load (More info will be collected in A0) */
#define AOS_BUCK_CTL_BUCK_DELAY_Pos                                             (11U)
#define AOS_BUCK_CTL_BUCK_DELAY_Msk                                             (0x0000000FU << AOS_BUCK_CTL_BUCK_DELAY_Pos)                                              /*!< 0x00007800 */
#define AOS_BUCK_CTL_BUCK_DELAY                                                 AOS_BUCK_CTL_BUCK_DELAY_Msk                                                               /*!< Control BUCK dead time length, will effect efficiency: 0:heavy load 1 or 2: light load (More info will be collected in A0) */
#define AOS_BUCK_CTL_BUCK_MODE_Pos                                              (15U)
#define AOS_BUCK_CTL_BUCK_MODE_Msk                                              (0x00000001U << AOS_BUCK_CTL_BUCK_MODE_Pos)                                               /*!< 0x00008000 */
#define AOS_BUCK_CTL_BUCK_MODE                                                  AOS_BUCK_CTL_BUCK_MODE_Msk                                                                /*!< 0: burst mode  1: PWM mode When changing modes: PMS_BUCK_MODE= PMS_CBC_EN= PMS_LDO_RF_EN= PMS_LDO_VCO_EN */
#define AOS_BUCK_CTL_BUCK_ZRC_EN_Pos                                            (17U)
#define AOS_BUCK_CTL_BUCK_ZRC_EN_Msk                                            (0x00000001U << AOS_BUCK_CTL_BUCK_ZRC_EN_Pos)                                             /*!< 0x00020000 */
#define AOS_BUCK_CTL_BUCK_ZRC_EN                                                AOS_BUCK_CTL_BUCK_ZRC_EN_Msk                                                              /*!< Control BUCK negative current protect 0: off / heavy load  1: on / light load */
#define AOS_BUCK_CTL_BUCK_V1D3_VAL_CTL_Pos                                      (18U)
#define AOS_BUCK_CTL_BUCK_V1D3_VAL_CTL_Msk                                      (0x0000000FU << AOS_BUCK_CTL_BUCK_V1D3_VAL_CTL_Pos)                                       /*!< 0x003C0000 */
#define AOS_BUCK_CTL_BUCK_V1D3_VAL_CTL                                          AOS_BUCK_CTL_BUCK_V1D3_VAL_CTL_Msk                                                        /*!< BUCK 1.3V output control 0:1.2V 1:1.3V 2:1.4V 3:1.5V */
#define AOS_BUCK_CTL_BUCK_V1D1_VAL_CTL_Pos                                      (22U)
#define AOS_BUCK_CTL_BUCK_V1D1_VAL_CTL_Msk                                      (0x00000007U << AOS_BUCK_CTL_BUCK_V1D1_VAL_CTL_Pos)                                       /*!< 0x01C00000 */
#define AOS_BUCK_CTL_BUCK_V1D1_VAL_CTL                                          AOS_BUCK_CTL_BUCK_V1D1_VAL_CTL_Msk                                                        /*!< BUCK 1.1V output control 0:0.85V 1:0.9V 2:1V 4:1.1V 7:1.25V */

/**********  Bit definition for AOS_CPOR_N_ON_TIME (0x050) register  **********/
#define AOS_CPOR_N_ON_TIME_ON_TIME_C_Pos                                        (0U)
#define AOS_CPOR_N_ON_TIME_ON_TIME_C_Msk                                        (0x000007FFU << AOS_CPOR_N_ON_TIME_ON_TIME_C_Pos)                                         /*!< 0x000007FF */
#define AOS_CPOR_N_ON_TIME_ON_TIME_C                                            AOS_CPOR_N_ON_TIME_ON_TIME_C_Msk                                                          /*!< Control CPOR_N on-time during warm_check(warmup) state */

/*********  Bit definition for AOS_SPS_TIMER_PRESET (0x058) register  *********/
#define AOS_SPS_TIMER_PRESET_PRESET_Pos                                         (0U)
#define AOS_SPS_TIMER_PRESET_PRESET_Msk                                         (0x000003FFU << AOS_SPS_TIMER_PRESET_PRESET_Pos)                                          /*!< 0x000003FF */
#define AOS_SPS_TIMER_PRESET_PRESET                                             AOS_SPS_TIMER_PRESET_PRESET_Msk                                                           /*!< used to count the time duration (with ps_timer) from entering to existing the deep sleep mode.  The events set by the RG_SONx_TIMER_C registers are part of the sleep entering process; RG_ONx_TIMER_C registers control the warmup part of the sleep exiting process. At the expiration of this value, warmup state is entered */

/*********  Bit definition for AOS_SCPOR_N_ON_TIME (0x078) register  **********/
#define AOS_SCPOR_N_ON_TIME_ON_TIME_C_Pos                                       (0U)
#define AOS_SCPOR_N_ON_TIME_ON_TIME_C_Msk                                       (0x000003FFU << AOS_SCPOR_N_ON_TIME_ON_TIME_C_Pos)                                        /*!< 0x000003FF */
#define AOS_SCPOR_N_ON_TIME_ON_TIME_C                                           AOS_SCPOR_N_ON_TIME_ON_TIME_C_Msk                                                         /*!< Control SCPOR_N on time entering sleep */
#define AOS_SCPOR_N_ON_TIME_POLARITY_Pos                                        (10U)
#define AOS_SCPOR_N_ON_TIME_POLARITY_Msk                                        (0x00000001U << AOS_SCPOR_N_ON_TIME_POLARITY_Pos)                                         /*!< 0x00000400 */
#define AOS_SCPOR_N_ON_TIME_POLARITY                                            AOS_SCPOR_N_ON_TIME_POLARITY_Msk                                                          /*!< Control polarity of SCPOR_N when ps_timer[9:0] == bit[9:0] */

/**************  Bit definition for AOS_PU_CTL (0x07C) register  **************/
#define AOS_PU_CTL_RET_SF_EN_Pos                                                (0U)
#define AOS_PU_CTL_RET_SF_EN_Msk                                                (0x00000001U << AOS_PU_CTL_RET_SF_EN_Pos)                                                 /*!< 0x00000001 */
#define AOS_PU_CTL_RET_SF_EN                                                    AOS_PU_CTL_RET_SF_EN_Msk                                                                  /*!< Manual override control enable 1'b1: use RG_PU_RET_SF_OVR_CTL to control PMS_RET_SF_EN 1'b0: use SEQ state to control PMS_RET_SF_EN */
#define AOS_PU_CTL_HPBG_EN_Pos                                                  (1U)
#define AOS_PU_CTL_HPBG_EN_Msk                                                  (0x00000001U << AOS_PU_CTL_HPBG_EN_Pos)                                                   /*!< 0x00000002 */
#define AOS_PU_CTL_HPBG_EN                                                      AOS_PU_CTL_HPBG_EN_Msk                                                                    /*!< Manual override control enable 1'b1: use RG_PU_HPBG_OVR_CTL to control HPBG_EN 1'b0: use SEQ state to control HPBG_EN */
#define AOS_PU_CTL_BUCK_EN_Pos                                                  (2U)
#define AOS_PU_CTL_BUCK_EN_Msk                                                  (0x00000001U << AOS_PU_CTL_BUCK_EN_Pos)                                                   /*!< 0x00000004 */
#define AOS_PU_CTL_BUCK_EN                                                      AOS_PU_CTL_BUCK_EN_Msk                                                                    /*!< Manual override control enable 1'b1: use RG_PU_BUCK_OVR_CTL to control BUCK_EN 1'b0: use SEQ state to control BUCK_EN */
#define AOS_PU_CTL_PU_RET_SF_OVR_CTL_Pos                                        (4U)
#define AOS_PU_CTL_PU_RET_SF_OVR_CTL_Msk                                        (0x00000001U << AOS_PU_CTL_PU_RET_SF_OVR_CTL_Pos)                                         /*!< 0x00000010 */
#define AOS_PU_CTL_PU_RET_SF_OVR_CTL                                            AOS_PU_CTL_PU_RET_SF_OVR_CTL_Msk                                                          /*!< Manual override value 1: Force PMS_RET_SF_EN to 1'b1 0: Force PMS_RET_SF_EN to 1'b0 */
#define AOS_PU_CTL_PU_HPBG_OVR_CTL_Pos                                          (5U)
#define AOS_PU_CTL_PU_HPBG_OVR_CTL_Msk                                          (0x00000001U << AOS_PU_CTL_PU_HPBG_OVR_CTL_Pos)                                           /*!< 0x00000020 */
#define AOS_PU_CTL_PU_HPBG_OVR_CTL                                              AOS_PU_CTL_PU_HPBG_OVR_CTL_Msk                                                            /*!< Manual override value 1: Force PMS_HPBG_EN to 1'b1 0: Force PMS_HPBG_EN to 1'b0 */
#define AOS_PU_CTL_PU_BUCK_OVR_CTL_Pos                                          (6U)
#define AOS_PU_CTL_PU_BUCK_OVR_CTL_Msk                                          (0x00000001U << AOS_PU_CTL_PU_BUCK_OVR_CTL_Pos)                                           /*!< 0x00000040 */
#define AOS_PU_CTL_PU_BUCK_OVR_CTL                                              AOS_PU_CTL_PU_BUCK_OVR_CTL_Msk                                                            /*!< Manual override value 1: Force PMS_BUCK_EN to 1'b1 0: Force PMS_BUCK_EN to 1'b0 */

/*************  Bit definition for AOS_OSC_CTL (0x080) register  **************/
#define AOS_OSC_CTL_LPO_ON_Pos                                                  (0U)
#define AOS_OSC_CTL_LPO_ON_Msk                                                  (0x00000001U << AOS_OSC_CTL_LPO_ON_Pos)                                                   /*!< 0x00000001 */
#define AOS_OSC_CTL_LPO_ON                                                      AOS_OSC_CTL_LPO_ON_Msk                                                                    /*!< override enable (refer to bit2 for override value)  1'b1: use RG_32K_LPO_EN to control LPO 1'b0: use SEQ state to control LPO */
#define AOS_OSC_CTL_32K_XTAL_EN_Pos                                             (1U)
#define AOS_OSC_CTL_32K_XTAL_EN_Msk                                             (0x00000001U << AOS_OSC_CTL_32K_XTAL_EN_Pos)                                              /*!< 0x00000002 */
#define AOS_OSC_CTL_32K_XTAL_EN                                                 AOS_OSC_CTL_32K_XTAL_EN_Msk                                                               /*!< override value (refer to bit 10 override enable)  1'b1: turn on XTAL  1'b0: turn off XTAL */
#define AOS_OSC_CTL_32K_LPO_EN_Pos                                              (2U)
#define AOS_OSC_CTL_32K_LPO_EN_Msk                                              (0x00000001U << AOS_OSC_CTL_32K_LPO_EN_Pos)                                               /*!< 0x00000004 */
#define AOS_OSC_CTL_32K_LPO_EN                                                  AOS_OSC_CTL_32K_LPO_EN_Msk                                                                /*!< override value (refer to bit 0) 1'b1: turn on LPO (default) 1'b0: turn off LPO */
#define AOS_OSC_CTL_32K_XTAL_GM_Pos                                             (3U)
#define AOS_OSC_CTL_32K_XTAL_GM_Msk                                             (0x0000000FU << AOS_OSC_CTL_32K_XTAL_GM_Pos)                                              /*!< 0x00000078 */
#define AOS_OSC_CTL_32K_XTAL_GM                                                 AOS_OSC_CTL_32K_XTAL_GM_Msk                                                               /*!< 32k XTAL loop gain control C: for start up 1: for low power oscillate maintain Such value will be determined by CL of xtal */
#define AOS_OSC_CTL_32K_LPO_FC_Pos                                              (7U)
#define AOS_OSC_CTL_32K_LPO_FC_Msk                                              (0x00000007U << AOS_OSC_CTL_32K_LPO_FC_Pos)                                               /*!< 0x00000380 */
#define AOS_OSC_CTL_32K_LPO_FC                                                  AOS_OSC_CTL_32K_LPO_FC_Msk                                                                /*!< LPO frequency control 1:16Khz 2:22Khz 4:32Khz 7:46Khz */
#define AOS_OSC_CTL_XTAL_ON_Pos                                                 (10U)
#define AOS_OSC_CTL_XTAL_ON_Msk                                                 (0x00000001U << AOS_OSC_CTL_XTAL_ON_Pos)                                                  /*!< 0x00000400 */
#define AOS_OSC_CTL_XTAL_ON                                                     AOS_OSC_CTL_XTAL_ON_Msk                                                                   /*!< override enable (refer to bit1 for the override value)  1'b1: use RG_32K_XTAL_EN to control XTAL 1'b0: use SEQ state to control XTAL */
#define AOS_OSC_CTL_32K_XTAL_CAP_Pos                                            (11U)
#define AOS_OSC_CTL_32K_XTAL_CAP_Msk                                            (0x0000000FU << AOS_OSC_CTL_32K_XTAL_CAP_Pos)                                             /*!< 0x00007800 */
#define AOS_OSC_CTL_32K_XTAL_CAP                                                AOS_OSC_CTL_32K_XTAL_CAP_Msk                                                              /*!< Crystal cap adjustment 0: 1pF highest frequency error/ lowest current consumption F: 12pF lowest frequency/ current consumption */
#define AOS_OSC_CTL_32K_XTAL_BYPASS_Pos                                         (15U)
#define AOS_OSC_CTL_32K_XTAL_BYPASS_Msk                                         (0x00000001U << AOS_OSC_CTL_32K_XTAL_BYPASS_Pos)                                          /*!< 0x00008000 */
#define AOS_OSC_CTL_32K_XTAL_BYPASS                                             AOS_OSC_CTL_32K_XTAL_BYPASS_Msk                                                           /*!< 1'b1: bypass 32k xtal, use external clk; 1'b0: not bypass 32k xtal; */

/************  Bit definition for AOS_PMS_SPARE (0x084) register  *************/
#define AOS_PMS_SPARE_MUX_CONN_Pos                                              (0U)
#define AOS_PMS_SPARE_MUX_CONN_Msk                                              (0x00000001U << AOS_PMS_SPARE_MUX_CONN_Pos)                                               /*!< 0x00000001 */
#define AOS_PMS_SPARE_MUX_CONN                                                  AOS_PMS_SPARE_MUX_CONN_Msk                                                                /*!< Test mux output connect/disconnect to MUX1 pad */
#define AOS_PMS_SPARE_MUX_SEL_Pos                                               (1U)
#define AOS_PMS_SPARE_MUX_SEL_Msk                                               (0x00000007U << AOS_PMS_SPARE_MUX_SEL_Pos)                                                /*!< 0x0000000E */
#define AOS_PMS_SPARE_MUX_SEL                                                   AOS_PMS_SPARE_MUX_SEL_Msk                                                                 /*!< Test mux output selection. 0:none 1:VBAT 2: LDO_VCO 3: LDO_RF  4: TEMP_SEN 5:HPBG 6:LPBG 7:PMU_SF */

/*************  Bit definition for AOS_ADC_CTL (0x088) register  **************/
#define AOS_ADC_CTL_AUXADC_EN_Pos                                               (0U)
#define AOS_ADC_CTL_AUXADC_EN_Msk                                               (0x00000001U << AOS_ADC_CTL_AUXADC_EN_Pos)                                                /*!< 0x00000001 */
#define AOS_ADC_CTL_AUXADC_EN                                                   AOS_ADC_CTL_AUXADC_EN_Msk                                                                 /*!< HPBG's bias current branch going to AUXADC 0: AUXADC off  1: AUXADC on */
#define AOS_ADC_CTL_AUX_REF_VTUNE_Pos                                           (2U)
#define AOS_ADC_CTL_AUX_REF_VTUNE_Msk                                           (0x0000001FU << AOS_ADC_CTL_AUX_REF_VTUNE_Pos)                                            /*!< 0x0000007C */
#define AOS_ADC_CTL_AUX_REF_VTUNE                                               AOS_ADC_CTL_AUX_REF_VTUNE_Msk                                                             /*!< AUXADC bias current */
#define AOS_ADC_CTL_ADC_IBIAS_Pos                                               (7U)
#define AOS_ADC_CTL_ADC_IBIAS_Msk                                               (0x0000001FU << AOS_ADC_CTL_ADC_IBIAS_Pos)                                                /*!< 0x00000F80 */
#define AOS_ADC_CTL_ADC_IBIAS                                                   AOS_ADC_CTL_ADC_IBIAS_Msk                                                                 /*!< HPBG's bias current control going to both ADC, will effect ADC's reference 0:   6uA 1:   6.25uA 3:   6.75uA 5:   7.75uA 7:   9.75uA 16: 10uA 31: 13.75uA SARADC bias current */

/*************  Bit definition for AOS_LDO_CTL (0x08C) register  **************/
#define AOS_LDO_CTL_LDO_VCO_IBIAS_Pos                                           (0U)
#define AOS_LDO_CTL_LDO_VCO_IBIAS_Msk                                           (0x0000001FU << AOS_LDO_CTL_LDO_VCO_IBIAS_Pos)                                            /*!< 0x0000001F */
#define AOS_LDO_CTL_LDO_VCO_IBIAS                                               AOS_LDO_CTL_LDO_VCO_IBIAS_Msk                                                             /*!< HPBG's bias current branch going to LDO_VCO  0:   6uA 1:   6.25uA 3:   6.75uA 5:   7.75uA 7:   9.75u A 16: 10uA 31: 13.75uA */
#define AOS_LDO_CTL_LDO_RF_EN_Pos                                               (5U)
#define AOS_LDO_CTL_LDO_RF_EN_Msk                                               (0x00000001U << AOS_LDO_CTL_LDO_RF_EN_Pos)                                                /*!< 0x00000020 */
#define AOS_LDO_CTL_LDO_RF_EN                                                   AOS_LDO_CTL_LDO_RF_EN_Msk                                                                 /*!< 1'b1: use RG_LDO_RF_EN to control LDO_RF 1'b0: use SEQ state to control LDO_RF */
#define AOS_LDO_CTL_LDO_VCO_EN_Pos                                              (6U)
#define AOS_LDO_CTL_LDO_VCO_EN_Msk                                              (0x00000001U << AOS_LDO_CTL_LDO_VCO_EN_Pos)                                               /*!< 0x00000040 */
#define AOS_LDO_CTL_LDO_VCO_EN                                                  AOS_LDO_CTL_LDO_VCO_EN_Msk                                                                /*!< 1'b1: use RG_LDO _EN to control TWO LDO 1'b0: use SEQ state to control LDO */
#define AOS_LDO_CTL_LDO_RF_EN_M_Pos                                             (9U)
#define AOS_LDO_CTL_LDO_RF_EN_M_Msk                                             (0x00000001U << AOS_LDO_CTL_LDO_RF_EN_M_Pos)                                              /*!< 0x00000200 */
#define AOS_LDO_CTL_LDO_RF_EN_M                                                 AOS_LDO_CTL_LDO_RF_EN_M_Msk                                                               /*!< 0: PMS_LDO_RF_EN = PMS_BUCK_MODE  1: PMS_LDO_RF_EN = RG_LDO_RF_EN */
#define AOS_LDO_CTL_LDO_VCO_EN_M_Pos                                            (10U)
#define AOS_LDO_CTL_LDO_VCO_EN_M_Msk                                            (0x00000001U << AOS_LDO_CTL_LDO_VCO_EN_M_Pos)                                             /*!< 0x00000400 */
#define AOS_LDO_CTL_LDO_VCO_EN_M                                                AOS_LDO_CTL_LDO_VCO_EN_M_Msk                                                              /*!< 0: PMS_LDO_VCO_EN = PMS_BUCK_MODE  1: PMS_LDO_VCO_EN = RG_LDO_VCO_EN */
#define AOS_LDO_CTL_LDO_RF_IBIAS_Pos                                            (11U)
#define AOS_LDO_CTL_LDO_RF_IBIAS_Msk                                            (0x0000000FU << AOS_LDO_CTL_LDO_RF_IBIAS_Pos)                                             /*!< 0x00007800 */
#define AOS_LDO_CTL_LDO_RF_IBIAS                                                AOS_LDO_CTL_LDO_RF_IBIAS_Msk                                                              /*!< LDO_RF bias current */
#define AOS_LDO_CTL_LDO_VCO_VAL_CTL_Pos                                         (15U)
#define AOS_LDO_CTL_LDO_VCO_VAL_CTL_Msk                                         (0x00000003U << AOS_LDO_CTL_LDO_VCO_VAL_CTL_Pos)                                          /*!< 0x00018000 */
#define AOS_LDO_CTL_LDO_VCO_VAL_CTL                                             AOS_LDO_CTL_LDO_VCO_VAL_CTL_Msk                                                           /*!< LDO VCO output voltage 0: 1v 1: 1.1v 2: 1.2v 3: 1.3v */
#define AOS_LDO_CTL_LDO_RF_VAL_CTL_Pos                                          (17U)
#define AOS_LDO_CTL_LDO_RF_VAL_CTL_Msk                                          (0x0000000FU << AOS_LDO_CTL_LDO_RF_VAL_CTL_Pos)                                           /*!< 0x001E0000 */
#define AOS_LDO_CTL_LDO_RF_VAL_CTL                                              AOS_LDO_CTL_LDO_RF_VAL_CTL_Msk                                                            /*!< LDO RF output voltage control 0: 1v 1: 1.1v 2: 1.2v 3: 1.3v */

/***********  Bit definition for AOS_APS_SWRST_ST (0x090) register  ***********/
#define AOS_APS_SWRST_ST_I2S_RST_Pos                                            (1U)
#define AOS_APS_SWRST_ST_I2S_RST_Msk                                            (0x00000001U << AOS_APS_SWRST_ST_I2S_RST_Pos)                                             /*!< 0x00000002 */
#define AOS_APS_SWRST_ST_I2S_RST                                                AOS_APS_SWRST_ST_I2S_RST_Msk                                                              /*!< Software reset to I2S module flag. 1 : Software reset done */
#define AOS_APS_SWRST_ST_I2C_RST_Pos                                            (2U)
#define AOS_APS_SWRST_ST_I2C_RST_Msk                                            (0x00000001U << AOS_APS_SWRST_ST_I2C_RST_Pos)                                             /*!< 0x00000004 */
#define AOS_APS_SWRST_ST_I2C_RST                                                AOS_APS_SWRST_ST_I2C_RST_Msk                                                              /*!< Software reset to I2C module flag. 1 : Software reset done */
#define AOS_APS_SWRST_ST_PWM_RST_Pos                                            (3U)
#define AOS_APS_SWRST_ST_PWM_RST_Msk                                            (0x00000001U << AOS_APS_SWRST_ST_PWM_RST_Pos)                                             /*!< 0x00000008 */
#define AOS_APS_SWRST_ST_PWM_RST                                                AOS_APS_SWRST_ST_PWM_RST_Msk                                                              /*!< Software reset to PWM module flag. 1 : Software reset done */
#define AOS_APS_SWRST_ST_TMR0_RST_Pos                                           (4U)
#define AOS_APS_SWRST_ST_TMR0_RST_Msk                                           (0x00000001U << AOS_APS_SWRST_ST_TMR0_RST_Pos)                                            /*!< 0x00000010 */
#define AOS_APS_SWRST_ST_TMR0_RST                                               AOS_APS_SWRST_ST_TMR0_RST_Msk                                                             /*!< Software reset to TIMER0 module flag. 1 : Software reset done */
#define AOS_APS_SWRST_ST_TMR1_RST_Pos                                           (5U)
#define AOS_APS_SWRST_ST_TMR1_RST_Msk                                           (0x00000001U << AOS_APS_SWRST_ST_TMR1_RST_Pos)                                            /*!< 0x00000020 */
#define AOS_APS_SWRST_ST_TMR1_RST                                               AOS_APS_SWRST_ST_TMR1_RST_Msk                                                             /*!< Software reset to TIMER1 module flag. 1 : Software reset done */
#define AOS_APS_SWRST_ST_WDT_RST_Pos                                            (6U)
#define AOS_APS_SWRST_ST_WDT_RST_Msk                                            (0x00000001U << AOS_APS_SWRST_ST_WDT_RST_Pos)                                             /*!< 0x00000040 */
#define AOS_APS_SWRST_ST_WDT_RST                                                AOS_APS_SWRST_ST_WDT_RST_Msk                                                              /*!< Software reset to Watchdog Timer module flag. 1 : Software reset done */
#define AOS_APS_SWRST_ST_VIC_RST_Pos                                            (7U)
#define AOS_APS_SWRST_ST_VIC_RST_Msk                                            (0x00000001U << AOS_APS_SWRST_ST_VIC_RST_Pos)                                             /*!< 0x00000080 */
#define AOS_APS_SWRST_ST_VIC_RST                                                AOS_APS_SWRST_ST_VIC_RST_Msk                                                              /*!< Software reset to APS VIC module flag. 1 : Software reset done */
#define AOS_APS_SWRST_ST_SYS_RST_Pos                                            (8U)
#define AOS_APS_SWRST_ST_SYS_RST_Msk                                            (0x00000001U << AOS_APS_SWRST_ST_SYS_RST_Pos)                                             /*!< 0x00000100 */
#define AOS_APS_SWRST_ST_SYS_RST                                                AOS_APS_SWRST_ST_SYS_RST_Msk                                                              /*!< Software reset to system bus flag. 1 : Software reset done */
#define AOS_APS_SWRST_ST_SPI0_RST_Pos                                           (9U)
#define AOS_APS_SWRST_ST_SPI0_RST_Msk                                           (0x00000001U << AOS_APS_SWRST_ST_SPI0_RST_Pos)                                            /*!< 0x00000200 */
#define AOS_APS_SWRST_ST_SPI0_RST                                               AOS_APS_SWRST_ST_SPI0_RST_Msk                                                             /*!< Software reset to Master SPI0 module flag. 1 : Software soen */
#define AOS_APS_SWRST_ST_SPI1_RST_Pos                                           (10U)
#define AOS_APS_SWRST_ST_SPI1_RST_Msk                                           (0x00000001U << AOS_APS_SWRST_ST_SPI1_RST_Pos)                                            /*!< 0x00000400 */
#define AOS_APS_SWRST_ST_SPI1_RST                                               AOS_APS_SWRST_ST_SPI1_RST_Msk                                                             /*!< Software reset to Master SPI1 module flag. 1 : Software soen */
#define AOS_APS_SWRST_ST_SPI2_RST_Pos                                           (11U)
#define AOS_APS_SWRST_ST_SPI2_RST_Msk                                           (0x00000001U << AOS_APS_SWRST_ST_SPI2_RST_Pos)                                            /*!< 0x00000800 */
#define AOS_APS_SWRST_ST_SPI2_RST                                               AOS_APS_SWRST_ST_SPI2_RST_Msk                                                             /*!< Software reset to Slave SPI2 module flag. 1 : Software reset done */
#define AOS_APS_SWRST_ST_UART0_RST_Pos                                          (12U)
#define AOS_APS_SWRST_ST_UART0_RST_Msk                                          (0x00000001U << AOS_APS_SWRST_ST_UART0_RST_Pos)                                           /*!< 0x00001000 */
#define AOS_APS_SWRST_ST_UART0_RST                                              AOS_APS_SWRST_ST_UART0_RST_Msk                                                            /*!< Software reset to UART0 module flag. 1 : Software reset done */
#define AOS_APS_SWRST_ST_UART1_RST_Pos                                          (13U)
#define AOS_APS_SWRST_ST_UART1_RST_Msk                                          (0x00000001U << AOS_APS_SWRST_ST_UART1_RST_Pos)                                           /*!< 0x00002000 */
#define AOS_APS_SWRST_ST_UART1_RST                                              AOS_APS_SWRST_ST_UART1_RST_Msk                                                            /*!< Software reset to UART1 module flag. 1 : Software reset done */
#define AOS_APS_SWRST_ST_APS_UART_RST_Pos                                       (14U)
#define AOS_APS_SWRST_ST_APS_UART_RST_Msk                                       (0x00000001U << AOS_APS_SWRST_ST_APS_UART_RST_Pos)                                        /*!< 0x00004000 */
#define AOS_APS_SWRST_ST_APS_UART_RST                                           AOS_APS_SWRST_ST_APS_UART_RST_Msk                                                         /*!< Software reset to APS debug UART module flag. 1 : Software reset done */
#define AOS_APS_SWRST_ST_OTP_RST_Pos                                            (15U)
#define AOS_APS_SWRST_ST_OTP_RST_Msk                                            (0x00000001U << AOS_APS_SWRST_ST_OTP_RST_Pos)                                             /*!< 0x00008000 */
#define AOS_APS_SWRST_ST_OTP_RST                                                AOS_APS_SWRST_ST_OTP_RST_Msk                                                              /*!< Software reset to OTP module, clear to '0' flag. 1 : Software reset done */
#define AOS_APS_SWRST_ST_APS_DMA_RST_Pos                                        (16U)
#define AOS_APS_SWRST_ST_APS_DMA_RST_Msk                                        (0x00000001U << AOS_APS_SWRST_ST_APS_DMA_RST_Pos)                                         /*!< 0x00010000 */
#define AOS_APS_SWRST_ST_APS_DMA_RST                                            AOS_APS_SWRST_ST_APS_DMA_RST_Msk                                                          /*!< Software reset to DMA module flag. 1 : Software reset done */
#define AOS_APS_SWRST_ST_APS_ROM_RST_Pos                                        (17U)
#define AOS_APS_SWRST_ST_APS_ROM_RST_Msk                                        (0x00000001U << AOS_APS_SWRST_ST_APS_ROM_RST_Pos)                                         /*!< 0x00020000 */
#define AOS_APS_SWRST_ST_APS_ROM_RST                                            AOS_APS_SWRST_ST_APS_ROM_RST_Msk                                                          /*!< Software reset to APS ROM controller module flag. 1 : Software reset done */
#define AOS_APS_SWRST_ST_APS_RAM_RST_Pos                                        (18U)
#define AOS_APS_SWRST_ST_APS_RAM_RST_Msk                                        (0x00000001U << AOS_APS_SWRST_ST_APS_RAM_RST_Pos)                                         /*!< 0x00040000 */
#define AOS_APS_SWRST_ST_APS_RAM_RST                                            AOS_APS_SWRST_ST_APS_RAM_RST_Msk                                                          /*!< Software reset to APS SRAM controller module flag. 1 : Software reset done */
#define AOS_APS_SWRST_ST_APS_JTAG_RST_Pos                                       (19U)
#define AOS_APS_SWRST_ST_APS_JTAG_RST_Msk                                       (0x00000001U << AOS_APS_SWRST_ST_APS_JTAG_RST_Pos)                                        /*!< 0x00080000 */
#define AOS_APS_SWRST_ST_APS_JTAG_RST                                           AOS_APS_SWRST_ST_APS_JTAG_RST_Msk                                                         /*!< Software reset to JTAG2AHB module flag. 1 : Software reset done */
#define AOS_APS_SWRST_ST_APS_APB_RST_Pos                                        (20U)
#define AOS_APS_SWRST_ST_APS_APB_RST_Msk                                        (0x00000001U << AOS_APS_SWRST_ST_APS_APB_RST_Pos)                                         /*!< 0x00100000 */
#define AOS_APS_SWRST_ST_APS_APB_RST                                            AOS_APS_SWRST_ST_APS_APB_RST_Msk                                                          /*!< Software reset to APB Bridge module flag. 1 : Software reset done */
#define AOS_APS_SWRST_ST_APS2MSQ_APS_RST_Pos                                    (21U)
#define AOS_APS_SWRST_ST_APS2MSQ_APS_RST_Msk                                    (0x00000001U << AOS_APS_SWRST_ST_APS2MSQ_APS_RST_Pos)                                     /*!< 0x00200000 */
#define AOS_APS_SWRST_ST_APS2MSQ_APS_RST                                        AOS_APS_SWRST_ST_APS2MSQ_APS_RST_Msk                                                      /*!< Software reset to APS domain of APS to MSQ Bridge module flag. 1 : Software reset done */
#define AOS_APS_SWRST_ST_APS2MSQ_MSQ_RST_Pos                                    (22U)
#define AOS_APS_SWRST_ST_APS2MSQ_MSQ_RST_Msk                                    (0x00000001U << AOS_APS_SWRST_ST_APS2MSQ_MSQ_RST_Pos)                                     /*!< 0x00400000 */
#define AOS_APS_SWRST_ST_APS2MSQ_MSQ_RST                                        AOS_APS_SWRST_ST_APS2MSQ_MSQ_RST_Msk                                                      /*!< Software reset to MSQ domain of APS to MSQ Bridge module flag. 1 : Software reset done */
#define AOS_APS_SWRST_ST_APS_CPU_RST_Pos                                        (23U)
#define AOS_APS_SWRST_ST_APS_CPU_RST_Msk                                        (0x00000001U << AOS_APS_SWRST_ST_APS_CPU_RST_Pos)                                         /*!< 0x00800000 */
#define AOS_APS_SWRST_ST_APS_CPU_RST                                            AOS_APS_SWRST_ST_APS_CPU_RST_Msk                                                          /*!< Software reset to ARM CORTEX M3 module flag. 1 : Software reset done */
#define AOS_APS_SWRST_ST_SCRT_RST_Pos                                           (24U)
#define AOS_APS_SWRST_ST_SCRT_RST_Msk                                           (0x00000001U << AOS_APS_SWRST_ST_SCRT_RST_Pos)                                            /*!< 0x01000000 */
#define AOS_APS_SWRST_ST_SCRT_RST                                               AOS_APS_SWRST_ST_SCRT_RST_Msk                                                             /*!< Software reset to security module flag. 1 : Software reset done */
#define AOS_APS_SWRST_ST_TAP_RST_Pos                                            (25U)
#define AOS_APS_SWRST_ST_TAP_RST_Msk                                            (0x00000001U << AOS_APS_SWRST_ST_TAP_RST_Pos)                                             /*!< 0x02000000 */
#define AOS_APS_SWRST_ST_TAP_RST                                                AOS_APS_SWRST_ST_TAP_RST_Msk                                                              /*!< Software reset to TAP controller module flag. 1 : Software reset done */
#define AOS_APS_SWRST_ST_SPI3_SWRST_ST_Pos                                      (26U)
#define AOS_APS_SWRST_ST_SPI3_SWRST_ST_Msk                                      (0x00000001U << AOS_APS_SWRST_ST_SPI3_SWRST_ST_Pos)                                       /*!< 0x04000000 */
#define AOS_APS_SWRST_ST_SPI3_SWRST_ST                                          AOS_APS_SWRST_ST_SPI3_SWRST_ST_Msk                                                        /*!< Software reset to Master  SPI3 module flag. 1 : Software reset done */
#define AOS_APS_SWRST_ST_APS_SHM_RST_Pos                                        (27U)
#define AOS_APS_SWRST_ST_APS_SHM_RST_Msk                                        (0x00000001U << AOS_APS_SWRST_ST_APS_SHM_RST_Pos)                                         /*!< 0x08000000 */
#define AOS_APS_SWRST_ST_APS_SHM_RST                                            AOS_APS_SWRST_ST_APS_SHM_RST_Msk                                                          /*!< Software reset to APS M2 Share SRAM controller module flag. 1 : Software reset done */
#define AOS_APS_SWRST_ST_UART_ABR_SWRST_ST_Pos                                  (28U)
#define AOS_APS_SWRST_ST_UART_ABR_SWRST_ST_Msk                                  (0x00000001U << AOS_APS_SWRST_ST_UART_ABR_SWRST_ST_Pos)                                   /*!< 0x10000000 */
#define AOS_APS_SWRST_ST_UART_ABR_SWRST_ST                                      AOS_APS_SWRST_ST_UART_ABR_SWRST_ST_Msk                                                    /*!< Software reset to UART auto baud rate module flag. 1 : Software reset done */
#define AOS_APS_SWRST_ST_APSXIP_CACHE_SWRST_ST_Pos                              (29U)
#define AOS_APS_SWRST_ST_APSXIP_CACHE_SWRST_ST_Msk                              (0x00000001U << AOS_APS_SWRST_ST_APSXIP_CACHE_SWRST_ST_Pos)                               /*!< 0x20000000 */
#define AOS_APS_SWRST_ST_APSXIP_CACHE_SWRST_ST                                  AOS_APS_SWRST_ST_APSXIP_CACHE_SWRST_ST_Msk                                                /*!< Software reset to XIP cache module flag. 1 : Software reset done */
#define AOS_APS_SWRST_ST_APSXIP_PREFT_SWRST_ST_Pos                              (30U)
#define AOS_APS_SWRST_ST_APSXIP_PREFT_SWRST_ST_Msk                              (0x00000001U << AOS_APS_SWRST_ST_APSXIP_PREFT_SWRST_ST_Pos)                               /*!< 0x40000000 */
#define AOS_APS_SWRST_ST_APSXIP_PREFT_SWRST_ST                                  AOS_APS_SWRST_ST_APSXIP_PREFT_SWRST_ST_Msk                                                /*!< Software reset to XIP prefetch module flag. 1 : Software reset done */
#define AOS_APS_SWRST_ST_AUX_DSADC_SWRST_ST_Pos                                 (31U)
#define AOS_APS_SWRST_ST_AUX_DSADC_SWRST_ST_Msk                                 (0x00000001U << AOS_APS_SWRST_ST_AUX_DSADC_SWRST_ST_Pos)                                  /*!< 0x80000000 */
#define AOS_APS_SWRST_ST_AUX_DSADC_SWRST_ST                                     AOS_APS_SWRST_ST_AUX_DSADC_SWRST_ST_Msk                                                   /*!< Software reset to AUX DS-ADC module flag. 1 : Software reset done */

/***********  Bit definition for AOS_MSQ_SWRST_ST (0x094) register  ***********/
#define AOS_MSQ_SWRST_ST_MSQ_ROM_RST_Pos                                        (0U)
#define AOS_MSQ_SWRST_ST_MSQ_ROM_RST_Msk                                        (0x00000001U << AOS_MSQ_SWRST_ST_MSQ_ROM_RST_Pos)                                         /*!< 0x00000001 */
#define AOS_MSQ_SWRST_ST_MSQ_ROM_RST                                            AOS_MSQ_SWRST_ST_MSQ_ROM_RST_Msk                                                          /*!< Software reset to MSQ ROM controller module flag. 1 : Software reset done */
#define AOS_MSQ_SWRST_ST_SDM_XTAL_RST_Pos                                       (1U)
#define AOS_MSQ_SWRST_ST_SDM_XTAL_RST_Msk                                       (0x00000001U << AOS_MSQ_SWRST_ST_SDM_XTAL_RST_Pos)                                        /*!< 0x00000002 */
#define AOS_MSQ_SWRST_ST_SDM_XTAL_RST                                           AOS_MSQ_SWRST_ST_SDM_XTAL_RST_Msk                                                         /*!< Software reset to sdm_xtal module flag. 1 : Software reset done */
#define AOS_MSQ_SWRST_ST_MSQ_DMA_RST_Pos                                        (2U)
#define AOS_MSQ_SWRST_ST_MSQ_DMA_RST_Msk                                        (0x00000001U << AOS_MSQ_SWRST_ST_MSQ_DMA_RST_Pos)                                         /*!< 0x00000004 */
#define AOS_MSQ_SWRST_ST_MSQ_DMA_RST                                            AOS_MSQ_SWRST_ST_MSQ_DMA_RST_Msk                                                          /*!< Software reset to DMA module flag. 1 : Software soen */
#define AOS_MSQ_SWRST_ST_MSQ2APS_MSQ_RST_Pos                                    (3U)
#define AOS_MSQ_SWRST_ST_MSQ2APS_MSQ_RST_Msk                                    (0x00000001U << AOS_MSQ_SWRST_ST_MSQ2APS_MSQ_RST_Pos)                                     /*!< 0x00000008 */
#define AOS_MSQ_SWRST_ST_MSQ2APS_MSQ_RST                                        AOS_MSQ_SWRST_ST_MSQ2APS_MSQ_RST_Msk                                                      /*!< Software reset to MSQ domain of MSQ to APS Bridge module flag. 1 : Software reset done */
#define AOS_MSQ_SWRST_ST_MSQ2APS_APS_RST_Pos                                    (4U)
#define AOS_MSQ_SWRST_ST_MSQ2APS_APS_RST_Msk                                    (0x00000001U << AOS_MSQ_SWRST_ST_MSQ2APS_APS_RST_Pos)                                     /*!< 0x00000010 */
#define AOS_MSQ_SWRST_ST_MSQ2APS_APS_RST                                        AOS_MSQ_SWRST_ST_MSQ2APS_APS_RST_Msk                                                      /*!< Software reset to APS domain of MSQ to APS Bridge module flag. 1 : Software reset done */
#define AOS_MSQ_SWRST_ST_MAC_RST_Pos                                            (5U)
#define AOS_MSQ_SWRST_ST_MAC_RST_Msk                                            (0x00000001U << AOS_MSQ_SWRST_ST_MAC_RST_Pos)                                             /*!< 0x00000020 */
#define AOS_MSQ_SWRST_ST_MAC_RST                                                AOS_MSQ_SWRST_ST_MAC_RST_Msk                                                              /*!< Software reset to MAC module flag. 1 : Software reset done */
#define AOS_MSQ_SWRST_ST_P2A_SWRST_ST_Pos                                       (6U)
#define AOS_MSQ_SWRST_ST_P2A_SWRST_ST_Msk                                       (0x00000001U << AOS_MSQ_SWRST_ST_P2A_SWRST_ST_Pos)                                        /*!< 0x00000040 */
#define AOS_MSQ_SWRST_ST_P2A_SWRST_ST                                           AOS_MSQ_SWRST_ST_P2A_SWRST_ST_Msk                                                         /*!< Software reset to p2a module flag. 1 : Software reset done */
#define AOS_MSQ_SWRST_ST_MSQ_WDT_RST_Pos                                        (7U)
#define AOS_MSQ_SWRST_ST_MSQ_WDT_RST_Msk                                        (0x00000001U << AOS_MSQ_SWRST_ST_MSQ_WDT_RST_Pos)                                         /*!< 0x00000080 */
#define AOS_MSQ_SWRST_ST_MSQ_WDT_RST                                            AOS_MSQ_SWRST_ST_MSQ_WDT_RST_Msk                                                          /*!< Software reset to MSQ Watchdog 1 : Software reset done 1 : Software reset done */
#define AOS_MSQ_SWRST_ST_MSQ_VIC_RST_Pos                                        (8U)
#define AOS_MSQ_SWRST_ST_MSQ_VIC_RST_Msk                                        (0x00000001U << AOS_MSQ_SWRST_ST_MSQ_VIC_RST_Pos)                                         /*!< 0x00000100 */
#define AOS_MSQ_SWRST_ST_MSQ_VIC_RST                                            AOS_MSQ_SWRST_ST_MSQ_VIC_RST_Msk                                                          /*!< Software reset to MSQ VICmodule flag. 1 : Software reset done */
#define AOS_MSQ_SWRST_ST_PHY_RST_Pos                                            (9U)
#define AOS_MSQ_SWRST_ST_PHY_RST_Msk                                            (0x00000001U << AOS_MSQ_SWRST_ST_PHY_RST_Pos)                                             /*!< 0x00000200 */
#define AOS_MSQ_SWRST_ST_PHY_RST                                                AOS_MSQ_SWRST_ST_PHY_RST_Msk                                                              /*!< Software reset to PHY register module flag. 1 : Software reset done */
#define AOS_MSQ_SWRST_ST_AOS_RST_Pos                                            (10U)
#define AOS_MSQ_SWRST_ST_AOS_RST_Msk                                            (0x00000001U << AOS_MSQ_SWRST_ST_AOS_RST_Pos)                                             /*!< 0x00000400 */
#define AOS_MSQ_SWRST_ST_AOS_RST                                                AOS_MSQ_SWRST_ST_AOS_RST_Msk                                                              /*!< Software reset to AOS module flag. 1 : Software reset done */
#define AOS_MSQ_SWRST_ST_MSQ_CPU_RST_Pos                                        (11U)
#define AOS_MSQ_SWRST_ST_MSQ_CPU_RST_Msk                                        (0x00000001U << AOS_MSQ_SWRST_ST_MSQ_CPU_RST_Pos)                                         /*!< 0x00000800 */
#define AOS_MSQ_SWRST_ST_MSQ_CPU_RST                                            AOS_MSQ_SWRST_ST_MSQ_CPU_RST_Msk                                                          /*!< Software reset to ARM Cortex M0 module flag. 1 : Software reset done */
#define AOS_MSQ_SWRST_ST_RFPHY_RST_Pos                                          (12U)
#define AOS_MSQ_SWRST_ST_RFPHY_RST_Msk                                          (0x00000001U << AOS_MSQ_SWRST_ST_RFPHY_RST_Pos)                                           /*!< 0x00001000 */
#define AOS_MSQ_SWRST_ST_RFPHY_RST                                              AOS_MSQ_SWRST_ST_RFPHY_RST_Msk                                                            /*!< Software reset to RF register module flag. 1 : Software reset done */
#define AOS_MSQ_SWRST_ST_MSQ_UART_RST_Pos                                       (14U)
#define AOS_MSQ_SWRST_ST_MSQ_UART_RST_Msk                                       (0x00000001U << AOS_MSQ_SWRST_ST_MSQ_UART_RST_Pos)                                        /*!< 0x00004000 */
#define AOS_MSQ_SWRST_ST_MSQ_UART_RST                                           AOS_MSQ_SWRST_ST_MSQ_UART_RST_Msk                                                         /*!< Software reset to MSQ UART module flag. 1 : Software reset done */
#define AOS_MSQ_SWRST_ST_PROG_PU_RST_Pos                                        (15U)
#define AOS_MSQ_SWRST_ST_PROG_PU_RST_Msk                                        (0x00000001U << AOS_MSQ_SWRST_ST_PROG_PU_RST_Pos)                                         /*!< 0x00008000 */
#define AOS_MSQ_SWRST_ST_PROG_PU_RST                                            AOS_MSQ_SWRST_ST_PROG_PU_RST_Msk                                                          /*!< Software reset to MSQ prog_pu module flag. 1 : Software reset done */
#define AOS_MSQ_SWRST_ST_SARADC_44M_SWRST_ST_Pos                                (17U)
#define AOS_MSQ_SWRST_ST_SARADC_44M_SWRST_ST_Msk                                (0x00000001U << AOS_MSQ_SWRST_ST_SARADC_44M_SWRST_ST_Pos)                                 /*!< 0x00020000 */
#define AOS_MSQ_SWRST_ST_SARADC_44M_SWRST_ST                                    AOS_MSQ_SWRST_ST_SARADC_44M_SWRST_ST_Msk                                                  /*!< Software reset to SAR ADC 44M module flag. 1 : Software reset done */
#define AOS_MSQ_SWRST_ST_MMD_CH_RST_Pos                                         (18U)
#define AOS_MSQ_SWRST_ST_MMD_CH_RST_Msk                                         (0x00000001U << AOS_MSQ_SWRST_ST_MMD_CH_RST_Pos)                                          /*!< 0x00040000 */
#define AOS_MSQ_SWRST_ST_MMD_CH_RST                                             AOS_MSQ_SWRST_ST_MMD_CH_RST_Msk                                                           /*!< Software reset to MMD_CH module flag. 1 : Software reset done */
#define AOS_MSQ_SWRST_ST_MMD_BB_RST_Pos                                         (19U)
#define AOS_MSQ_SWRST_ST_MMD_BB_RST_Msk                                         (0x00000001U << AOS_MSQ_SWRST_ST_MMD_BB_RST_Pos)                                          /*!< 0x00080000 */
#define AOS_MSQ_SWRST_ST_MMD_BB_RST                                             AOS_MSQ_SWRST_ST_MMD_BB_RST_Msk                                                           /*!< Software reset to MMD_BB module flag. 1 : Software reset done */
#define AOS_MSQ_SWRST_ST_PU_EVENT_RST_Pos                                       (20U)
#define AOS_MSQ_SWRST_ST_PU_EVENT_RST_Msk                                       (0x00000001U << AOS_MSQ_SWRST_ST_PU_EVENT_RST_Pos)                                        /*!< 0x00100000 */
#define AOS_MSQ_SWRST_ST_PU_EVENT_RST                                           AOS_MSQ_SWRST_ST_PU_EVENT_RST_Msk                                                         /*!< Software reset to MSQ pu event top module flag. 1 : Software reset done */
#define AOS_MSQ_SWRST_ST_PDM_RST_Pos                                            (22U)
#define AOS_MSQ_SWRST_ST_PDM_RST_Msk                                            (0x00000001U << AOS_MSQ_SWRST_ST_PDM_RST_Pos)                                             /*!< 0x00400000 */
#define AOS_MSQ_SWRST_ST_PDM_RST                                                AOS_MSQ_SWRST_ST_PDM_RST_Msk                                                              /*!< Software reset to PDM module flag. 1 : Software reset done */
#define AOS_MSQ_SWRST_ST_PIN_RST_Pos                                            (23U)
#define AOS_MSQ_SWRST_ST_PIN_RST_Msk                                            (0x00000001U << AOS_MSQ_SWRST_ST_PIN_RST_Pos)                                             /*!< 0x00800000 */
#define AOS_MSQ_SWRST_ST_PIN_RST                                                AOS_MSQ_SWRST_ST_PIN_RST_Msk                                                              /*!< Software reset to AOS_PIN register table flag. 1 : Software reset done */
#define AOS_MSQ_SWRST_ST_MMD_DFM_SWRST_ST_Pos                                   (24U)
#define AOS_MSQ_SWRST_ST_MMD_DFM_SWRST_ST_Msk                                   (0x00000001U << AOS_MSQ_SWRST_ST_MMD_DFM_SWRST_ST_Pos)                                    /*!< 0x01000000 */
#define AOS_MSQ_SWRST_ST_MMD_DFM_SWRST_ST                                       AOS_MSQ_SWRST_ST_MMD_DFM_SWRST_ST_Msk                                                     /*!< Software reset to MMD_DFM module flag. 1 : Software reset done */

/************  Bit definition for AOS_SARADC_CTL (0x098) register  ************/
#define AOS_SARADC_CTL_SARADC_EN_Pos                                            (0U)
#define AOS_SARADC_CTL_SARADC_EN_Msk                                            (0x00000001U << AOS_SARADC_CTL_SARADC_EN_Pos)                                             /*!< 0x00000001 */
#define AOS_SARADC_CTL_SARADC_EN                                                AOS_SARADC_CTL_SARADC_EN_Msk                                                              /*!< HPBG's bias current branch going to SARADC 0: SARADC off  1: SARADC on */

/*************  Bit definition for AOS_ON0_TIME (0x0A0) register  *************/
#define AOS_ON0_TIME_ON0_TIME_C_Pos                                             (0U)
#define AOS_ON0_TIME_ON0_TIME_C_Msk                                             (0xFFFFFFFFU << AOS_ON0_TIME_ON0_TIME_C_Pos)                                              /*!< 0xFFFFFFFF */
#define AOS_ON0_TIME_ON0_TIME_C                                                 AOS_ON0_TIME_ON0_TIME_C_Msk                                                               /*!< Lower 16-bit controls the mux selection of the beginning/end of the warmup duration. Beginning/End Bit 0/8 : PMU_SF_VAL_CTRL Bit 1/9: RET_SF_VAL_CTRL Bit 2/10: BUCK_VID1_VAL_CTRL Bit 3/11: BUXK_V1D3_VAL_CTRL Bit 4/12: PMU_DR_SEL Bit 5/13: PMU_CSA_SEL Bit 6/14: PMU_BUCKC_CLIMIT  Bit31:16 are the enable for the control signals: {PMU_CSA_SEL, PMU_DR_SEL,  BUXK_V1D3_VAL_CTRL, BUCK_VID1_VAL_CTR, RET_SF_VAL_CTRL, PMU_SF_VAL_CTRL} */

/************  Bit definition for AOS_SON0_TIME (0x0A4) register  *************/
#define AOS_SON0_TIME_SON0_TIME_C_Pos                                           (0U)
#define AOS_SON0_TIME_SON0_TIME_C_Msk                                           (0xFFFFFFFFU << AOS_SON0_TIME_SON0_TIME_C_Pos)                                            /*!< 0xFFFFFFFF */
#define AOS_SON0_TIME_SON0_TIME_C                                               AOS_SON0_TIME_SON0_TIME_C_Msk                                                             /*!< Lower 16-bit controls mux selection of  the beginning/end of sleep entering process. Beginning/End Bit 0/8 : PMU_SF_VAL_CTRL Bit 1/9: RET_SF_VAL_CTRL Bit 2/10: BUCK_VID1_VAL_CTRL Bit 3/11: BUXK_V1D3_VAL_CTRL Bit 4/12: PMU_DR_SEL Bit 5/13: PMU_CSA_SEL Bit 6/14: PMU_BUCKC_CLIMIT  Bit31:16 are the enable for the control signals:  {PMU_CSA_SEL, PMU_DR_SEL,  BUXK_V1D3_VAL_CTRL, BUCK_VID1_VAL_CTR, RET_SF_VAL_CTRL, PMU_SF_VAL_CTRL} */

/*************  Bit definition for AOS_PMU_CTRL (0x0A8) register  *************/
#define AOS_PMU_CTRL_PMU_DR_SEL_Pos                                             (0U)
#define AOS_PMU_CTRL_PMU_DR_SEL_Msk                                             (0x00000003U << AOS_PMU_CTRL_PMU_DR_SEL_Pos)                                              /*!< 0x00000003 */
#define AOS_PMU_CTRL_PMU_DR_SEL                                                 AOS_PMU_CTRL_PMU_DR_SEL_Msk                                                               /*!< PMOS/NMOS driving strength settings */
#define AOS_PMU_CTRL_PMU_CSA_SEL_Pos                                            (2U)
#define AOS_PMU_CTRL_PMU_CSA_SEL_Msk                                            (0x00000003U << AOS_PMU_CTRL_PMU_CSA_SEL_Pos)                                             /*!< 0x0000000C */
#define AOS_PMU_CTRL_PMU_CSA_SEL                                                AOS_PMU_CTRL_PMU_CSA_SEL_Msk                                                              /*!< current sense amplify settings */
#define AOS_PMU_CTRL_PMU_BUCKC_CLIMIT_Pos                                       (4U)
#define AOS_PMU_CTRL_PMU_BUCKC_CLIMIT_Msk                                       (0x00000001U << AOS_PMU_CTRL_PMU_BUCKC_CLIMIT_Pos)                                        /*!< 0x00000010 */
#define AOS_PMU_CTRL_PMU_BUCKC_CLIMIT                                           AOS_PMU_CTRL_PMU_BUCKC_CLIMIT_Msk                                                         /*!< enable buck current limit */
#define AOS_PMU_CTRL_EN_MUX2_Pos                                                (5U)
#define AOS_PMU_CTRL_EN_MUX2_Msk                                                (0x00000001U << AOS_PMU_CTRL_EN_MUX2_Pos)                                                 /*!< 0x00000020 */
#define AOS_PMU_CTRL_EN_MUX2                                                    AOS_PMU_CTRL_EN_MUX2_Msk                                                                  /*!<  */
#define AOS_PMU_CTRL_HPBG_TEST_EN_Pos                                           (6U)
#define AOS_PMU_CTRL_HPBG_TEST_EN_Msk                                           (0x00000001U << AOS_PMU_CTRL_HPBG_TEST_EN_Pos)                                            /*!< 0x00000040 */
#define AOS_PMU_CTRL_HPBG_TEST_EN                                               AOS_PMU_CTRL_HPBG_TEST_EN_Msk                                                             /*!<  */
#define AOS_PMU_CTRL_JF_PMU_SF_EN_Pos                                           (7U)
#define AOS_PMU_CTRL_JF_PMU_SF_EN_Msk                                           (0x00000001U << AOS_PMU_CTRL_JF_PMU_SF_EN_Pos)                                            /*!< 0x00000080 */
#define AOS_PMU_CTRL_JF_PMU_SF_EN                                               AOS_PMU_CTRL_JF_PMU_SF_EN_Msk                                                             /*!<  */
#define AOS_PMU_CTRL_TESTMUX_SEL_Pos                                            (8U)
#define AOS_PMU_CTRL_TESTMUX_SEL_Msk                                            (0x00000007U << AOS_PMU_CTRL_TESTMUX_SEL_Pos)                                             /*!< 0x00000700 */
#define AOS_PMU_CTRL_TESTMUX_SEL                                                AOS_PMU_CTRL_TESTMUX_SEL_Msk                                                              /*!<  */
#define AOS_PMU_CTRL_LDO_PA_EN_Pos                                              (11U)
#define AOS_PMU_CTRL_LDO_PA_EN_Msk                                              (0x00000001U << AOS_PMU_CTRL_LDO_PA_EN_Pos)                                               /*!< 0x00000800 */
#define AOS_PMU_CTRL_LDO_PA_EN                                                  AOS_PMU_CTRL_LDO_PA_EN_Msk                                                                /*!<  */
#define AOS_PMU_CTRL_LPPALDO_BIAS_EN_Pos                                        (12U)
#define AOS_PMU_CTRL_LPPALDO_BIAS_EN_Msk                                        (0x00000001U << AOS_PMU_CTRL_LPPALDO_BIAS_EN_Pos)                                         /*!< 0x00001000 */
#define AOS_PMU_CTRL_LPPALDO_BIAS_EN                                            AOS_PMU_CTRL_LPPALDO_BIAS_EN_Msk                                                          /*!<  */
#define AOS_PMU_CTRL_RCAL_EN_Pos                                                (13U)
#define AOS_PMU_CTRL_RCAL_EN_Msk                                                (0x00000001U << AOS_PMU_CTRL_RCAL_EN_Pos)                                                 /*!< 0x00002000 */
#define AOS_PMU_CTRL_RCAL_EN                                                    AOS_PMU_CTRL_RCAL_EN_Msk                                                                  /*!<  */
#define AOS_PMU_CTRL_RCAL_EN_PTAT_Pos                                           (14U)
#define AOS_PMU_CTRL_RCAL_EN_PTAT_Msk                                           (0x00000001U << AOS_PMU_CTRL_RCAL_EN_PTAT_Pos)                                            /*!< 0x00004000 */
#define AOS_PMU_CTRL_RCAL_EN_PTAT                                               AOS_PMU_CTRL_RCAL_EN_PTAT_Msk                                                             /*!<  */
#define AOS_PMU_CTRL_FBRES_SWITCH_Pos                                           (15U)
#define AOS_PMU_CTRL_FBRES_SWITCH_Msk                                           (0x00000001U << AOS_PMU_CTRL_FBRES_SWITCH_Pos)                                            /*!< 0x00008000 */
#define AOS_PMU_CTRL_FBRES_SWITCH                                               AOS_PMU_CTRL_FBRES_SWITCH_Msk                                                             /*!<  */
#define AOS_PMU_CTRL_BUCK_SPARE_Pos                                             (24U)
#define AOS_PMU_CTRL_BUCK_SPARE_Msk                                             (0x000000FFU << AOS_PMU_CTRL_BUCK_SPARE_Pos)                                              /*!< 0xFF000000 */
#define AOS_PMU_CTRL_BUCK_SPARE                                                 AOS_PMU_CTRL_BUCK_SPARE_Msk                                                               /*!<  */

/************  Bit definition for AOS_PMU_BUCKC (0x0AC) register  *************/
#define AOS_PMU_BUCKC_BCLIMIT_ON_TIME_C_Pos                                     (0U)
#define AOS_PMU_BUCKC_BCLIMIT_ON_TIME_C_Msk                                     (0x000000FFU << AOS_PMU_BUCKC_BCLIMIT_ON_TIME_C_Pos)                                      /*!< 0x000000FF */
#define AOS_PMU_BUCKC_BCLIMIT_ON_TIME_C                                         AOS_PMU_BUCKC_BCLIMIT_ON_TIME_C_Msk                                                       /*!< Enable control signal for PMU_BUCKC_CLIMIT on/off time for the sleep entering process. */
#define AOS_PMU_BUCKC_BCLIMIT_SON_TIME_C_Pos                                    (16U)
#define AOS_PMU_BUCKC_BCLIMIT_SON_TIME_C_Msk                                    (0x000000FFU << AOS_PMU_BUCKC_BCLIMIT_SON_TIME_C_Pos)                                     /*!< 0x00FF0000 */
#define AOS_PMU_BUCKC_BCLIMIT_SON_TIME_C                                        AOS_PMU_BUCKC_BCLIMIT_SON_TIME_C_Msk                                                      /*!< Enable control signal for PMU_BUCKC_CLIMIT on/off time for the warmup duration. */

/*************  Bit definition for AOS_DBG_SEQ (0x0B0) register  **************/
#define AOS_DBG_SEQ_SEQ_DBG_SEL_Pos                                             (0U)
#define AOS_DBG_SEQ_SEQ_DBG_SEL_Msk                                             (0x00000003U << AOS_DBG_SEQ_SEQ_DBG_SEL_Pos)                                              /*!< 0x00000003 */
#define AOS_DBG_SEQ_SEQ_DBG_SEL                                                 AOS_DBG_SEQ_SEQ_DBG_SEL_Msk                                                               /*!< Debug probe selection for seq and PMS */

/***********  Bit definition for AOS_PMU_CSA_SEL (0x0B4) register  ************/
#define AOS_PMU_CSA_SEL_PMU_CSA_SEL_ON_TIME_C_Pos                               (0U)
#define AOS_PMU_CSA_SEL_PMU_CSA_SEL_ON_TIME_C_Msk                               (0x0000FFFFU << AOS_PMU_CSA_SEL_PMU_CSA_SEL_ON_TIME_C_Pos)                                /*!< 0x0000FFFF */
#define AOS_PMU_CSA_SEL_PMU_CSA_SEL_ON_TIME_C                                   AOS_PMU_CSA_SEL_PMU_CSA_SEL_ON_TIME_C_Msk                                                 /*!< Enable control signal for PMU_CSA_SEL on/off time for the sleep entering process. */
#define AOS_PMU_CSA_SEL_PMU_CSA_SEL_SON_TIME_C_Pos                              (16U)
#define AOS_PMU_CSA_SEL_PMU_CSA_SEL_SON_TIME_C_Msk                              (0x0000FFFFU << AOS_PMU_CSA_SEL_PMU_CSA_SEL_SON_TIME_C_Pos)                               /*!< 0xFFFF0000 */
#define AOS_PMU_CSA_SEL_PMU_CSA_SEL_SON_TIME_C                                  AOS_PMU_CSA_SEL_PMU_CSA_SEL_SON_TIME_C_Msk                                                /*!< Enable control signal for PMU_CSA_SEL on/off time for the warmup duration. */

/***********  Bit definition for AOS_SRAM_ISO_EN (0x0E0) register  ************/
#define AOS_SRAM_ISO_EN_ENABLE_Pos                                              (0U)
#define AOS_SRAM_ISO_EN_ENABLE_Msk                                              (0x0000FFFFU << AOS_SRAM_ISO_EN_ENABLE_Pos)                                               /*!< 0x0000FFFF */
#define AOS_SRAM_ISO_EN_ENABLE                                                  AOS_SRAM_ISO_EN_ENABLE_Msk                                                                /*!< Control the isolation signal of SRAM power domain 0-8 during SRAM power on/off sequence. Refer to SRAM power on off programming guide. */

/*************  Bit definition for AOS_SRAM_PSD (0x0E4) register  *************/
#define AOS_SRAM_PSD_OFF_Pos                                                    (0U)
#define AOS_SRAM_PSD_OFF_Msk                                                    (0x0000FFFFU << AOS_SRAM_PSD_OFF_Pos)                                                     /*!< 0x0000FFFF */
#define AOS_SRAM_PSD_OFF                                                        AOS_SRAM_PSD_OFF_Msk                                                                      /*!< Set 1 to power off SRAM power domain */

/***********  Bit definition for AOS_PHY_WR_SRAM (0x0E8) register  ************/
#define AOS_PHY_WR_SRAM_ENABLE_Pos                                              (0U)
#define AOS_PHY_WR_SRAM_ENABLE_Msk                                              (0x0FFFFFFFU << AOS_PHY_WR_SRAM_ENABLE_Pos)                                               /*!< 0x0FFFFFFF */
#define AOS_PHY_WR_SRAM_ENABLE                                                  AOS_PHY_WR_SRAM_ENABLE_Msk                                                                /*!< Control SRAM macro 27-0 to store the capture data for PHY capture mode. */

/***********  Bit definition for AOS_PHY_RD_SRAM (0x0EC) register  ************/
#define AOS_PHY_RD_SRAM_ENABLE_Pos                                              (0U)
#define AOS_PHY_RD_SRAM_ENABLE_Msk                                              (0x0FFFFFFFU << AOS_PHY_RD_SRAM_ENABLE_Pos)                                               /*!< 0x0FFFFFFF */
#define AOS_PHY_RD_SRAM_ENABLE                                                  AOS_PHY_RD_SRAM_ENABLE_Msk                                                                /*!< Control which SRAM macro 27-0 store the waveform data for PHY TX test. Only 1 bit can be set for storing waveform data. */

/*************  Bit definition for AOS_CAL_CEN (0x0F0) register  **************/
#define AOS_CAL_CEN_ENABLE_Pos                                                  (0U)
#define AOS_CAL_CEN_ENABLE_Msk                                                  (0x00000FFFU << AOS_CAL_CEN_ENABLE_Pos)                                                   /*!< 0x00000FFF */
#define AOS_CAL_CEN_ENABLE                                                      AOS_CAL_CEN_ENABLE_Msk                                                                    /*!< Calibration input */
#define AOS_CAL_CEN_22MRC_OSC_CTUNE_Pos                                         (12U)
#define AOS_CAL_CEN_22MRC_OSC_CTUNE_Msk                                         (0x0000000FU << AOS_CAL_CEN_22MRC_OSC_CTUNE_Pos)                                          /*!< 0x0000F000 */
#define AOS_CAL_CEN_22MRC_OSC_CTUNE                                             AOS_CAL_CEN_22MRC_OSC_CTUNE_Msk                                                           /*!<  */

/*************  Bit definition for AOS_CAL_STR (0x0F4) register  **************/
#define AOS_CAL_STR_CAL_STR_Pos                                                 (0U)
#define AOS_CAL_STR_CAL_STR_Msk                                                 (0x00000FFFU << AOS_CAL_STR_CAL_STR_Pos)                                                  /*!< 0x00000FFF */
#define AOS_CAL_STR_CAL_STR                                                     AOS_CAL_STR_CAL_STR_Msk                                                                   /*!< Crystal fast startup starting point */

/************  Bit definition for AOS_SDM_PT_SEL (0x0F8) register  ************/
#define AOS_SDM_PT_SEL_PROG_INJ_Pos                                             (0U)
#define AOS_SDM_PT_SEL_PROG_INJ_Msk                                             (0x00000003U << AOS_SDM_PT_SEL_PROG_INJ_Pos)                                              /*!< 0x00000003 */
#define AOS_SDM_PT_SEL_PROG_INJ                                                 AOS_SDM_PT_SEL_PROG_INJ_Msk                                                               /*!< Program the width of injection window */
#define AOS_SDM_PT_SEL_PROG_DELAY_Pos                                           (2U)
#define AOS_SDM_PT_SEL_PROG_DELAY_Msk                                           (0x00000003U << AOS_SDM_PT_SEL_PROG_DELAY_Pos)                                            /*!< 0x0000000C */
#define AOS_SDM_PT_SEL_PROG_DELAY                                               AOS_SDM_PT_SEL_PROG_DELAY_Msk                                                             /*!< Program the delay of injection window */
#define AOS_SDM_PT_SEL_PROG_TREADY_Pos                                          (4U)
#define AOS_SDM_PT_SEL_PROG_TREADY_Msk                                          (0x00000003U << AOS_SDM_PT_SEL_PROG_TREADY_Pos)                                           /*!< 0x00000030 */
#define AOS_SDM_PT_SEL_PROG_TREADY                                              AOS_SDM_PT_SEL_PROG_TREADY_Msk                                                            /*!< Program the time of when crystal clock is ready to use */
#define AOS_SDM_PT_SEL_PROG_STEP_SIZE_Pos                                       (6U)
#define AOS_SDM_PT_SEL_PROG_STEP_SIZE_Msk                                       (0x00000001U << AOS_SDM_PT_SEL_PROG_STEP_SIZE_Pos)                                        /*!< 0x00000040 */
#define AOS_SDM_PT_SEL_PROG_STEP_SIZE                                           AOS_SDM_PT_SEL_PROG_STEP_SIZE_Msk                                                         /*!< Program the step size of injection ramp */

/*************  Bit definition for AOS_SDM_CTL (0x0FC) register  **************/
#define AOS_SDM_CTL_SDM_EN_Pos                                                  (0U)
#define AOS_SDM_CTL_SDM_EN_Msk                                                  (0x00000001U << AOS_SDM_CTL_SDM_EN_Pos)                                                   /*!< 0x00000001 */
#define AOS_SDM_CTL_SDM_EN                                                      AOS_SDM_CTL_SDM_EN_Msk                                                                    /*!< Enable the sigma delta modulation */
#define AOS_SDM_CTL_FAST_ST_EN_Pos                                              (1U)
#define AOS_SDM_CTL_FAST_ST_EN_Msk                                              (0x00000001U << AOS_SDM_CTL_FAST_ST_EN_Pos)                                               /*!< 0x00000002 */
#define AOS_SDM_CTL_FAST_ST_EN                                                  AOS_SDM_CTL_FAST_ST_EN_Msk                                                                /*!< Enable the fast startup mode and keep low when use calibration mode */

/**********  Bit definition for AOS_STRAP_MODE_CTL (0x100) register  **********/
#define AOS_STRAP_MODE_CTL_MODE_OV_ROM_VAL_Pos                                  (0U)
#define AOS_STRAP_MODE_CTL_MODE_OV_ROM_VAL_Msk                                  (0x0000000FU << AOS_STRAP_MODE_CTL_MODE_OV_ROM_VAL_Pos)                                   /*!< 0x0000000F */
#define AOS_STRAP_MODE_CTL_MODE_OV_ROM_VAL                                      AOS_STRAP_MODE_CTL_MODE_OV_ROM_VAL_Msk                                                    /*!< As strap mode overwrite function is enabled. r_strap_mode_overwrite register is wrote to strap mode. */
#define AOS_STRAP_MODE_CTL_MODE_OV_ROM_EN_Pos                                   (4U)
#define AOS_STRAP_MODE_CTL_MODE_OV_ROM_EN_Msk                                   (0x00000001U << AOS_STRAP_MODE_CTL_MODE_OV_ROM_EN_Pos)                                    /*!< 0x00000010 */
#define AOS_STRAP_MODE_CTL_MODE_OV_ROM_EN                                       AOS_STRAP_MODE_CTL_MODE_OV_ROM_EN_Msk                                                     /*!< 0: disable strap mode overwrite. 1: enable   strap mode overwrite. */
#define AOS_STRAP_MODE_CTL_MODE_OV_PIN_VAL_Pos                                  (8U)
#define AOS_STRAP_MODE_CTL_MODE_OV_PIN_VAL_Msk                                  (0x0000000FU << AOS_STRAP_MODE_CTL_MODE_OV_PIN_VAL_Pos)                                   /*!< 0x00000F00 */
#define AOS_STRAP_MODE_CTL_MODE_OV_PIN_VAL                                      AOS_STRAP_MODE_CTL_MODE_OV_PIN_VAL_Msk                                                    /*!< As strap mode overwrite function is enabled. r_strap_mode_overwrite register is wrote to strap mode. */
#define AOS_STRAP_MODE_CTL_MODE_OV_PIN_EN_Pos                                   (12U)
#define AOS_STRAP_MODE_CTL_MODE_OV_PIN_EN_Msk                                   (0x00000001U << AOS_STRAP_MODE_CTL_MODE_OV_PIN_EN_Pos)                                    /*!< 0x00001000 */
#define AOS_STRAP_MODE_CTL_MODE_OV_PIN_EN                                       AOS_STRAP_MODE_CTL_MODE_OV_PIN_EN_Msk                                                     /*!< 0: disable strap mode overwrite. 1: enable   strap mode overwrite. */

/************  Bit definition for AOS_APS_SWRST (0x104) register  *************/
#define AOS_APS_SWRST_I2S_RST_Pos                                               (1U)
#define AOS_APS_SWRST_I2S_RST_Msk                                               (0x00000001U << AOS_APS_SWRST_I2S_RST_Pos)                                                /*!< 0x00000002 */
#define AOS_APS_SWRST_I2S_RST                                                   AOS_APS_SWRST_I2S_RST_Msk                                                                 /*!< Software reset to I2S module, clear to '0' automatically by hardware. */
#define AOS_APS_SWRST_I2C_RST_Pos                                               (2U)
#define AOS_APS_SWRST_I2C_RST_Msk                                               (0x00000001U << AOS_APS_SWRST_I2C_RST_Pos)                                                /*!< 0x00000004 */
#define AOS_APS_SWRST_I2C_RST                                                   AOS_APS_SWRST_I2C_RST_Msk                                                                 /*!< Software reset to I2C module, clear to '0' automatically by hardware. */
#define AOS_APS_SWRST_PWM_RST_Pos                                               (3U)
#define AOS_APS_SWRST_PWM_RST_Msk                                               (0x00000001U << AOS_APS_SWRST_PWM_RST_Pos)                                                /*!< 0x00000008 */
#define AOS_APS_SWRST_PWM_RST                                                   AOS_APS_SWRST_PWM_RST_Msk                                                                 /*!< Software reset to PWM module, clear to '0' automatically by hardware. */
#define AOS_APS_SWRST_TMR0_RST_Pos                                              (4U)
#define AOS_APS_SWRST_TMR0_RST_Msk                                              (0x00000001U << AOS_APS_SWRST_TMR0_RST_Pos)                                               /*!< 0x00000010 */
#define AOS_APS_SWRST_TMR0_RST                                                  AOS_APS_SWRST_TMR0_RST_Msk                                                                /*!< Software reset to TIMER0 module, clear to '0' automatically by hardware. */
#define AOS_APS_SWRST_TMR1_RST_Pos                                              (5U)
#define AOS_APS_SWRST_TMR1_RST_Msk                                              (0x00000001U << AOS_APS_SWRST_TMR1_RST_Pos)                                               /*!< 0x00000020 */
#define AOS_APS_SWRST_TMR1_RST                                                  AOS_APS_SWRST_TMR1_RST_Msk                                                                /*!< Software reset to TIMER1 module, clear to '0' automatically by hardware. */
#define AOS_APS_SWRST_WDT_RST_Pos                                               (6U)
#define AOS_APS_SWRST_WDT_RST_Msk                                               (0x00000001U << AOS_APS_SWRST_WDT_RST_Pos)                                                /*!< 0x00000040 */
#define AOS_APS_SWRST_WDT_RST                                                   AOS_APS_SWRST_WDT_RST_Msk                                                                 /*!< Software reset to Watchdog Timer module, clear to '0' automatically by hardware. */
#define AOS_APS_SWRST_VIC_RST_Pos                                               (7U)
#define AOS_APS_SWRST_VIC_RST_Msk                                               (0x00000001U << AOS_APS_SWRST_VIC_RST_Pos)                                                /*!< 0x00000080 */
#define AOS_APS_SWRST_VIC_RST                                                   AOS_APS_SWRST_VIC_RST_Msk                                                                 /*!< Software reset to APS VIC module, clear to '0' automatically by hardware. */
#define AOS_APS_SWRST_SYS_RST_Pos                                               (8U)
#define AOS_APS_SWRST_SYS_RST_Msk                                               (0x00000001U << AOS_APS_SWRST_SYS_RST_Pos)                                                /*!< 0x00000100 */
#define AOS_APS_SWRST_SYS_RST                                                   AOS_APS_SWRST_SYS_RST_Msk                                                                 /*!< Software reset to system bus, clear to '0' automatically by hardware. */
#define AOS_APS_SWRST_SPI0_RST_Pos                                              (9U)
#define AOS_APS_SWRST_SPI0_RST_Msk                                              (0x00000001U << AOS_APS_SWRST_SPI0_RST_Pos)                                               /*!< 0x00000200 */
#define AOS_APS_SWRST_SPI0_RST                                                  AOS_APS_SWRST_SPI0_RST_Msk                                                                /*!< Software reset to SPI0 module, clear to '0' automatically by hardware. */
#define AOS_APS_SWRST_SPI1_RST_Pos                                              (10U)
#define AOS_APS_SWRST_SPI1_RST_Msk                                              (0x00000001U << AOS_APS_SWRST_SPI1_RST_Pos)                                               /*!< 0x00000400 */
#define AOS_APS_SWRST_SPI1_RST                                                  AOS_APS_SWRST_SPI1_RST_Msk                                                                /*!< Software reset to Master  SPI1 module, clear to '0' automatically by hardware. */
#define AOS_APS_SWRST_SPI2_RST_Pos                                              (11U)
#define AOS_APS_SWRST_SPI2_RST_Msk                                              (0x00000001U << AOS_APS_SWRST_SPI2_RST_Pos)                                               /*!< 0x00000800 */
#define AOS_APS_SWRST_SPI2_RST                                                  AOS_APS_SWRST_SPI2_RST_Msk                                                                /*!< Software reset to Slave SPI2 module, clear to '0' automatically by hardware. */
#define AOS_APS_SWRST_UART0_RST_Pos                                             (12U)
#define AOS_APS_SWRST_UART0_RST_Msk                                             (0x00000001U << AOS_APS_SWRST_UART0_RST_Pos)                                              /*!< 0x00001000 */
#define AOS_APS_SWRST_UART0_RST                                                 AOS_APS_SWRST_UART0_RST_Msk                                                               /*!< Software reset to UART0 module, clear to '0' automatically by hardware. */
#define AOS_APS_SWRST_UART1_RST_Pos                                             (13U)
#define AOS_APS_SWRST_UART1_RST_Msk                                             (0x00000001U << AOS_APS_SWRST_UART1_RST_Pos)                                              /*!< 0x00002000 */
#define AOS_APS_SWRST_UART1_RST                                                 AOS_APS_SWRST_UART1_RST_Msk                                                               /*!< Software reset to UART1 module, clear to '0' automatically by hardware. */
#define AOS_APS_SWRST_APS_UART_RST_Pos                                          (14U)
#define AOS_APS_SWRST_APS_UART_RST_Msk                                          (0x00000001U << AOS_APS_SWRST_APS_UART_RST_Pos)                                           /*!< 0x00004000 */
#define AOS_APS_SWRST_APS_UART_RST                                              AOS_APS_SWRST_APS_UART_RST_Msk                                                            /*!< Software reset to APS debug UART module, clear to '0' automatically by hardware. */
#define AOS_APS_SWRST_OTP_RST_Pos                                               (15U)
#define AOS_APS_SWRST_OTP_RST_Msk                                               (0x00000001U << AOS_APS_SWRST_OTP_RST_Pos)                                                /*!< 0x00008000 */
#define AOS_APS_SWRST_OTP_RST                                                   AOS_APS_SWRST_OTP_RST_Msk                                                                 /*!< Software reset to OTP module, clear to '0' automatically by hardware. */
#define AOS_APS_SWRST_APS_DMA_RST_Pos                                           (16U)
#define AOS_APS_SWRST_APS_DMA_RST_Msk                                           (0x00000001U << AOS_APS_SWRST_APS_DMA_RST_Pos)                                            /*!< 0x00010000 */
#define AOS_APS_SWRST_APS_DMA_RST                                               AOS_APS_SWRST_APS_DMA_RST_Msk                                                             /*!< Software reset to DMA module, clear to '0' automatically by hardware. */
#define AOS_APS_SWRST_APS_ROM_RST_Pos                                           (17U)
#define AOS_APS_SWRST_APS_ROM_RST_Msk                                           (0x00000001U << AOS_APS_SWRST_APS_ROM_RST_Pos)                                            /*!< 0x00020000 */
#define AOS_APS_SWRST_APS_ROM_RST                                               AOS_APS_SWRST_APS_ROM_RST_Msk                                                             /*!< Software reset to APS ROM controller module, clear to '0' automatically by hardware. */
#define AOS_APS_SWRST_APS_RAM_RST_Pos                                           (18U)
#define AOS_APS_SWRST_APS_RAM_RST_Msk                                           (0x00000001U << AOS_APS_SWRST_APS_RAM_RST_Pos)                                            /*!< 0x00040000 */
#define AOS_APS_SWRST_APS_RAM_RST                                               AOS_APS_SWRST_APS_RAM_RST_Msk                                                             /*!< Software reset to APS SRAM controller module, clear to '0' automatically by hardware. */
#define AOS_APS_SWRST_APS_JTAG_RST_Pos                                          (19U)
#define AOS_APS_SWRST_APS_JTAG_RST_Msk                                          (0x00000001U << AOS_APS_SWRST_APS_JTAG_RST_Pos)                                           /*!< 0x00080000 */
#define AOS_APS_SWRST_APS_JTAG_RST                                              AOS_APS_SWRST_APS_JTAG_RST_Msk                                                            /*!< Software reset to JTAG2AHB module, clear to '0' automatically by hardware. */
#define AOS_APS_SWRST_APS_APB_RST_Pos                                           (20U)
#define AOS_APS_SWRST_APS_APB_RST_Msk                                           (0x00000001U << AOS_APS_SWRST_APS_APB_RST_Pos)                                            /*!< 0x00100000 */
#define AOS_APS_SWRST_APS_APB_RST                                               AOS_APS_SWRST_APS_APB_RST_Msk                                                             /*!< Software reset to APB Bridge module, clear to '0' automatically by hardware. */
#define AOS_APS_SWRST_APS2MSQ_APS_RST_Pos                                       (21U)
#define AOS_APS_SWRST_APS2MSQ_APS_RST_Msk                                       (0x00000001U << AOS_APS_SWRST_APS2MSQ_APS_RST_Pos)                                        /*!< 0x00200000 */
#define AOS_APS_SWRST_APS2MSQ_APS_RST                                           AOS_APS_SWRST_APS2MSQ_APS_RST_Msk                                                         /*!< Software reset to APS domain of APS to MSQ Bridge module , clear to '0' automatically by hardware. */
#define AOS_APS_SWRST_APS2MSQ_MSQ_RST_Pos                                       (22U)
#define AOS_APS_SWRST_APS2MSQ_MSQ_RST_Msk                                       (0x00000001U << AOS_APS_SWRST_APS2MSQ_MSQ_RST_Pos)                                        /*!< 0x00400000 */
#define AOS_APS_SWRST_APS2MSQ_MSQ_RST                                           AOS_APS_SWRST_APS2MSQ_MSQ_RST_Msk                                                         /*!< Software reset to MSQ domain of APS to MSQ Bridge module, clear to '0' automatically by hardware. */
#define AOS_APS_SWRST_APS_CPU_RST_Pos                                           (23U)
#define AOS_APS_SWRST_APS_CPU_RST_Msk                                           (0x00000001U << AOS_APS_SWRST_APS_CPU_RST_Pos)                                            /*!< 0x00800000 */
#define AOS_APS_SWRST_APS_CPU_RST                                               AOS_APS_SWRST_APS_CPU_RST_Msk                                                             /*!< Software reset to ARM CORTEX M3 module, clear to '0' automatically by hardware. */
#define AOS_APS_SWRST_SCRT_RST_Pos                                              (24U)
#define AOS_APS_SWRST_SCRT_RST_Msk                                              (0x00000001U << AOS_APS_SWRST_SCRT_RST_Pos)                                               /*!< 0x01000000 */
#define AOS_APS_SWRST_SCRT_RST                                                  AOS_APS_SWRST_SCRT_RST_Msk                                                                /*!< Software reset to security module, clear to '0' automatically by hardware. */
#define AOS_APS_SWRST_TAP_RST_Pos                                               (25U)
#define AOS_APS_SWRST_TAP_RST_Msk                                               (0x00000001U << AOS_APS_SWRST_TAP_RST_Pos)                                                /*!< 0x02000000 */
#define AOS_APS_SWRST_TAP_RST                                                   AOS_APS_SWRST_TAP_RST_Msk                                                                 /*!< Software reset to TAP controller module, clear to '0' automatically by hardware. */
#define AOS_APS_SWRST_SPI3_SWRST_EN_Pos                                         (26U)
#define AOS_APS_SWRST_SPI3_SWRST_EN_Msk                                         (0x00000001U << AOS_APS_SWRST_SPI3_SWRST_EN_Pos)                                          /*!< 0x04000000 */
#define AOS_APS_SWRST_SPI3_SWRST_EN                                             AOS_APS_SWRST_SPI3_SWRST_EN_Msk                                                           /*!< Software reset to Master  SPI3 module, clear to '0' automatically by hardware. */
#define AOS_APS_SWRST_APS_SHM_RST_Pos                                           (27U)
#define AOS_APS_SWRST_APS_SHM_RST_Msk                                           (0x00000001U << AOS_APS_SWRST_APS_SHM_RST_Pos)                                            /*!< 0x08000000 */
#define AOS_APS_SWRST_APS_SHM_RST                                               AOS_APS_SWRST_APS_SHM_RST_Msk                                                             /*!< Software reset to APS M2 Share SRAM controller module, clear to '0' automatically by hardware. */
#define AOS_APS_SWRST_UART_ABR_SWRST_EN_Pos                                     (28U)
#define AOS_APS_SWRST_UART_ABR_SWRST_EN_Msk                                     (0x00000001U << AOS_APS_SWRST_UART_ABR_SWRST_EN_Pos)                                      /*!< 0x10000000 */
#define AOS_APS_SWRST_UART_ABR_SWRST_EN                                         AOS_APS_SWRST_UART_ABR_SWRST_EN_Msk                                                       /*!< Software reset to UART auto baud rate  module, clear to '0' automatically by hardware. */
#define AOS_APS_SWRST_APSXIP_CACHE_SWRST_EN_Pos                                 (29U)
#define AOS_APS_SWRST_APSXIP_CACHE_SWRST_EN_Msk                                 (0x00000001U << AOS_APS_SWRST_APSXIP_CACHE_SWRST_EN_Pos)                                  /*!< 0x20000000 */
#define AOS_APS_SWRST_APSXIP_CACHE_SWRST_EN                                     AOS_APS_SWRST_APSXIP_CACHE_SWRST_EN_Msk                                                   /*!< Software reset to XIP cache module, clear to '0' automatically by hardware. */
#define AOS_APS_SWRST_APSXIP_PREFT_SWRST_EN_Pos                                 (30U)
#define AOS_APS_SWRST_APSXIP_PREFT_SWRST_EN_Msk                                 (0x00000001U << AOS_APS_SWRST_APSXIP_PREFT_SWRST_EN_Pos)                                  /*!< 0x40000000 */
#define AOS_APS_SWRST_APSXIP_PREFT_SWRST_EN                                     AOS_APS_SWRST_APSXIP_PREFT_SWRST_EN_Msk                                                   /*!< Software reset to XIP prefetch  module, clear to '0' automatically by hardware. */
#define AOS_APS_SWRST_AUX_DSADC_SWRST_EN_Pos                                    (31U)
#define AOS_APS_SWRST_AUX_DSADC_SWRST_EN_Msk                                    (0x00000001U << AOS_APS_SWRST_AUX_DSADC_SWRST_EN_Pos)                                     /*!< 0x80000000 */
#define AOS_APS_SWRST_AUX_DSADC_SWRST_EN                                        AOS_APS_SWRST_AUX_DSADC_SWRST_EN_Msk                                                      /*!<  */

/************  Bit definition for AOS_MSQ_SWRST (0x108) register  *************/
#define AOS_MSQ_SWRST_MSQ_ROM_RST_Pos                                           (0U)
#define AOS_MSQ_SWRST_MSQ_ROM_RST_Msk                                           (0x00000001U << AOS_MSQ_SWRST_MSQ_ROM_RST_Pos)                                            /*!< 0x00000001 */
#define AOS_MSQ_SWRST_MSQ_ROM_RST                                               AOS_MSQ_SWRST_MSQ_ROM_RST_Msk                                                             /*!< Software reset to MSQ ROM controller module, clear to '0' automatically by hardware. */
#define AOS_MSQ_SWRST_SDM_XTAL_RST_Pos                                          (1U)
#define AOS_MSQ_SWRST_SDM_XTAL_RST_Msk                                          (0x00000001U << AOS_MSQ_SWRST_SDM_XTAL_RST_Pos)                                           /*!< 0x00000002 */
#define AOS_MSQ_SWRST_SDM_XTAL_RST                                              AOS_MSQ_SWRST_SDM_XTAL_RST_Msk                                                            /*!< Software reset to sdm_xtal module, clear to '0' automatically by hardware. */
#define AOS_MSQ_SWRST_MSQ_DMA_RST_Pos                                           (2U)
#define AOS_MSQ_SWRST_MSQ_DMA_RST_Msk                                           (0x00000001U << AOS_MSQ_SWRST_MSQ_DMA_RST_Pos)                                            /*!< 0x00000004 */
#define AOS_MSQ_SWRST_MSQ_DMA_RST                                               AOS_MSQ_SWRST_MSQ_DMA_RST_Msk                                                             /*!< Software reset to DMA module, clear to '0' automatically by hardware. */
#define AOS_MSQ_SWRST_MSQ2APS_MSQ_RST_Pos                                       (3U)
#define AOS_MSQ_SWRST_MSQ2APS_MSQ_RST_Msk                                       (0x00000001U << AOS_MSQ_SWRST_MSQ2APS_MSQ_RST_Pos)                                        /*!< 0x00000008 */
#define AOS_MSQ_SWRST_MSQ2APS_MSQ_RST                                           AOS_MSQ_SWRST_MSQ2APS_MSQ_RST_Msk                                                         /*!< Software reset to MSQ domain of MSQ to APS Bridge module, clear to '0' automatically by hardware. */
#define AOS_MSQ_SWRST_MSQ2APS_APS_RST_Pos                                       (4U)
#define AOS_MSQ_SWRST_MSQ2APS_APS_RST_Msk                                       (0x00000001U << AOS_MSQ_SWRST_MSQ2APS_APS_RST_Pos)                                        /*!< 0x00000010 */
#define AOS_MSQ_SWRST_MSQ2APS_APS_RST                                           AOS_MSQ_SWRST_MSQ2APS_APS_RST_Msk                                                         /*!< Software reset to APS domain of MSQ to APS Bridge module, clear to '0' automatically by hardware. */
#define AOS_MSQ_SWRST_MAC_RST_Pos                                               (5U)
#define AOS_MSQ_SWRST_MAC_RST_Msk                                               (0x00000001U << AOS_MSQ_SWRST_MAC_RST_Pos)                                                /*!< 0x00000020 */
#define AOS_MSQ_SWRST_MAC_RST                                                   AOS_MSQ_SWRST_MAC_RST_Msk                                                                 /*!< Software reset to MAC module, clear to '0' automatically by hardware. */
#define AOS_MSQ_SWRST_P2A_SWRST_EN_Pos                                          (6U)
#define AOS_MSQ_SWRST_P2A_SWRST_EN_Msk                                          (0x00000001U << AOS_MSQ_SWRST_P2A_SWRST_EN_Pos)                                           /*!< 0x00000040 */
#define AOS_MSQ_SWRST_P2A_SWRST_EN                                              AOS_MSQ_SWRST_P2A_SWRST_EN_Msk                                                            /*!< Software reset to p2a module, clear to '0' automatically by hardware. */
#define AOS_MSQ_SWRST_MSQ_WDT_RST_Pos                                           (7U)
#define AOS_MSQ_SWRST_MSQ_WDT_RST_Msk                                           (0x00000001U << AOS_MSQ_SWRST_MSQ_WDT_RST_Pos)                                            /*!< 0x00000080 */
#define AOS_MSQ_SWRST_MSQ_WDT_RST                                               AOS_MSQ_SWRST_MSQ_WDT_RST_Msk                                                             /*!< Software reset to MSQ Watchdog Timer module, clear to '0' automatically by hardware. */
#define AOS_MSQ_SWRST_MSQ_VIC_RST_Pos                                           (8U)
#define AOS_MSQ_SWRST_MSQ_VIC_RST_Msk                                           (0x00000001U << AOS_MSQ_SWRST_MSQ_VIC_RST_Pos)                                            /*!< 0x00000100 */
#define AOS_MSQ_SWRST_MSQ_VIC_RST                                               AOS_MSQ_SWRST_MSQ_VIC_RST_Msk                                                             /*!< Software reset to MSQ VICmodule, clear to '0' automatically by hardware. */
#define AOS_MSQ_SWRST_PHY_RST_Pos                                               (9U)
#define AOS_MSQ_SWRST_PHY_RST_Msk                                               (0x00000001U << AOS_MSQ_SWRST_PHY_RST_Pos)                                                /*!< 0x00000200 */
#define AOS_MSQ_SWRST_PHY_RST                                                   AOS_MSQ_SWRST_PHY_RST_Msk                                                                 /*!< Software reset to PHY register module, clear to '0' automatically by hardware. */
#define AOS_MSQ_SWRST_AOS_RST_Pos                                               (10U)
#define AOS_MSQ_SWRST_AOS_RST_Msk                                               (0x00000001U << AOS_MSQ_SWRST_AOS_RST_Pos)                                                /*!< 0x00000400 */
#define AOS_MSQ_SWRST_AOS_RST                                                   AOS_MSQ_SWRST_AOS_RST_Msk                                                                 /*!< Software reset to AOS module, clear to '0' automatically by hardware. */
#define AOS_MSQ_SWRST_MSQ_CPU_RST_Pos                                           (11U)
#define AOS_MSQ_SWRST_MSQ_CPU_RST_Msk                                           (0x00000001U << AOS_MSQ_SWRST_MSQ_CPU_RST_Pos)                                            /*!< 0x00000800 */
#define AOS_MSQ_SWRST_MSQ_CPU_RST                                               AOS_MSQ_SWRST_MSQ_CPU_RST_Msk                                                             /*!< Software reset to ARM Cortex M0 module, clear to '0' automatically by hardware. */
#define AOS_MSQ_SWRST_RFPHY_RST_Pos                                             (12U)
#define AOS_MSQ_SWRST_RFPHY_RST_Msk                                             (0x00000001U << AOS_MSQ_SWRST_RFPHY_RST_Pos)                                              /*!< 0x00001000 */
#define AOS_MSQ_SWRST_RFPHY_RST                                                 AOS_MSQ_SWRST_RFPHY_RST_Msk                                                               /*!< Software reset to RF register module, clear to '0' automatically by hardware. */
#define AOS_MSQ_SWRST_MSQ_UART_RST_Pos                                          (14U)
#define AOS_MSQ_SWRST_MSQ_UART_RST_Msk                                          (0x00000001U << AOS_MSQ_SWRST_MSQ_UART_RST_Pos)                                           /*!< 0x00004000 */
#define AOS_MSQ_SWRST_MSQ_UART_RST                                              AOS_MSQ_SWRST_MSQ_UART_RST_Msk                                                            /*!< Software reset to MSQ UART module, clear to '0' automatically by hardware. */
#define AOS_MSQ_SWRST_PROG_PU_RST_Pos                                           (15U)
#define AOS_MSQ_SWRST_PROG_PU_RST_Msk                                           (0x00000001U << AOS_MSQ_SWRST_PROG_PU_RST_Pos)                                            /*!< 0x00008000 */
#define AOS_MSQ_SWRST_PROG_PU_RST                                               AOS_MSQ_SWRST_PROG_PU_RST_Msk                                                             /*!< Software reset to MSQ prog_pu module, clear to '0' automatically by hardware. */
#define AOS_MSQ_SWRST_SARADC_44M_SWRST_EN_Pos                                   (17U)
#define AOS_MSQ_SWRST_SARADC_44M_SWRST_EN_Msk                                   (0x00000001U << AOS_MSQ_SWRST_SARADC_44M_SWRST_EN_Pos)                                    /*!< 0x00020000 */
#define AOS_MSQ_SWRST_SARADC_44M_SWRST_EN                                       AOS_MSQ_SWRST_SARADC_44M_SWRST_EN_Msk                                                     /*!< Software reset to SAR ADC 44M, clear to '0' automatically by hardware. */
#define AOS_MSQ_SWRST_MMD_CH_RST_Pos                                            (18U)
#define AOS_MSQ_SWRST_MMD_CH_RST_Msk                                            (0x00000001U << AOS_MSQ_SWRST_MMD_CH_RST_Pos)                                             /*!< 0x00040000 */
#define AOS_MSQ_SWRST_MMD_CH_RST                                                AOS_MSQ_SWRST_MMD_CH_RST_Msk                                                              /*!< Software reset to MMD_CH module, clear to '0' automatically by hardware. */
#define AOS_MSQ_SWRST_MMD_BB_RST_Pos                                            (19U)
#define AOS_MSQ_SWRST_MMD_BB_RST_Msk                                            (0x00000001U << AOS_MSQ_SWRST_MMD_BB_RST_Pos)                                             /*!< 0x00080000 */
#define AOS_MSQ_SWRST_MMD_BB_RST                                                AOS_MSQ_SWRST_MMD_BB_RST_Msk                                                              /*!< Software reset to MMD_BB module, clear to '0' automatically by hardware. */
#define AOS_MSQ_SWRST_PU_EVENT_RST_Pos                                          (20U)
#define AOS_MSQ_SWRST_PU_EVENT_RST_Msk                                          (0x00000001U << AOS_MSQ_SWRST_PU_EVENT_RST_Pos)                                           /*!< 0x00100000 */
#define AOS_MSQ_SWRST_PU_EVENT_RST                                              AOS_MSQ_SWRST_PU_EVENT_RST_Msk                                                            /*!< Software reset to MSQ pu event top module, clear to '0' automatically by hardware. */
#define AOS_MSQ_SWRST_PDM_RST_Pos                                               (22U)
#define AOS_MSQ_SWRST_PDM_RST_Msk                                               (0x00000001U << AOS_MSQ_SWRST_PDM_RST_Pos)                                                /*!< 0x00400000 */
#define AOS_MSQ_SWRST_PDM_RST                                                   AOS_MSQ_SWRST_PDM_RST_Msk                                                                 /*!< Software reset to PDM module, clear to '0' automatically by hardware. */
#define AOS_MSQ_SWRST_PIN_RST_Pos                                               (23U)
#define AOS_MSQ_SWRST_PIN_RST_Msk                                               (0x00000001U << AOS_MSQ_SWRST_PIN_RST_Pos)                                                /*!< 0x00800000 */
#define AOS_MSQ_SWRST_PIN_RST                                                   AOS_MSQ_SWRST_PIN_RST_Msk                                                                 /*!< Software reset to AOS_PIN register table, clear to '0' automatically by hardware. */
#define AOS_MSQ_SWRST_MMD_DFM_SWRST_EN_Pos                                      (24U)
#define AOS_MSQ_SWRST_MMD_DFM_SWRST_EN_Msk                                      (0x00000001U << AOS_MSQ_SWRST_MMD_DFM_SWRST_EN_Pos)                                       /*!< 0x01000000 */
#define AOS_MSQ_SWRST_MMD_DFM_SWRST_EN                                          AOS_MSQ_SWRST_MMD_DFM_SWRST_EN_Msk                                                        /*!< Software reset to MMD_DFM module, clear to '0' automatically by hardware. */

/************  Bit definition for AOS_SPARE_1_WR (0x110) register  ************/
#define AOS_SPARE_1_WR_SPARE_1_WR_Pos                                           (0U)
#define AOS_SPARE_1_WR_SPARE_1_WR_Msk                                           (0xFFFFFFFFU << AOS_SPARE_1_WR_SPARE_1_WR_Pos)                                            /*!< 0xFFFFFFFF */
#define AOS_SPARE_1_WR_SPARE_1_WR                                               AOS_SPARE_1_WR_SPARE_1_WR_Msk                                                             /*!< Spare register for software use in sleep mode. */

/************  Bit definition for AOS_SPARE_1_RD (0x114) register  ************/
#define AOS_SPARE_1_RD_SPARE_1_RD_Pos                                           (0U)
#define AOS_SPARE_1_RD_SPARE_1_RD_Msk                                           (0xFFFFFFFFU << AOS_SPARE_1_RD_SPARE_1_RD_Pos)                                            /*!< 0xFFFFFFFF */
#define AOS_SPARE_1_RD_SPARE_1_RD                                               AOS_SPARE_1_RD_SPARE_1_RD_Msk                                                             /*!<  */

/***********  Bit definition for AOS_SRAM_RET_ACK (0x118) register  ***********/
#define AOS_SRAM_RET_ACK_ACK_Pos                                                (0U)
#define AOS_SRAM_RET_ACK_ACK_Msk                                                (0x000FFFFFU << AOS_SRAM_RET_ACK_ACK_Pos)                                                 /*!< 0x000FFFFF */
#define AOS_SRAM_RET_ACK_ACK                                                    AOS_SRAM_RET_ACK_ACK_Msk                                                                  /*!< The ACK signal for SRAM macro19-0 power on/off. Refer to SRAM power on off programming guide. Read-only register. */

/***********  Bit definition for AOS_MSQ_ROM_MAP (0x11C) register  ************/
#define AOS_MSQ_ROM_MAP_ENABLE_Pos                                              (0U)
#define AOS_MSQ_ROM_MAP_ENABLE_Msk                                              (0x00000001U << AOS_MSQ_ROM_MAP_ENABLE_Pos)                                               /*!< 0x00000001 */
#define AOS_MSQ_ROM_MAP_ENABLE                                                  AOS_MSQ_ROM_MAP_ENABLE_Msk                                                                /*!< MSQ ROM address space remap to RAM address space enable */

/**************  Bit definition for AOS_AOS_ID (0x120) register  **************/
#define AOS_AOS_ID_ID_Pos                                                       (0U)
#define AOS_AOS_ID_ID_Msk                                                       (0xFFFFFFFFU << AOS_AOS_ID_ID_Pos)                                                        /*!< 0xFFFFFFFF */
#define AOS_AOS_ID_ID                                                           AOS_AOS_ID_ID_Msk                                                                         /*!< AOS ID 0x1000a001 */

/***************  Bit definition for AOS_RSTS (0x128) register  ***************/
#define AOS_RSTS_RST_APS_WDT_Pos                                                (0U)
#define AOS_RSTS_RST_APS_WDT_Msk                                                (0x00000001U << AOS_RSTS_RST_APS_WDT_Pos)                                                 /*!< 0x00000001 */
#define AOS_RSTS_RST_APS_WDT                                                    AOS_RSTS_RST_APS_WDT_Msk                                                                  /*!< Reset status for cortex m3 watchdog timer reset event. Write 1 to clear this status bit. As power up, this bit value is uncertain. software should clear this bit first as power up. */
#define AOS_RSTS_RST_MSQ_WDT_Pos                                                (1U)
#define AOS_RSTS_RST_MSQ_WDT_Msk                                                (0x00000001U << AOS_RSTS_RST_MSQ_WDT_Pos)                                                 /*!< 0x00000002 */
#define AOS_RSTS_RST_MSQ_WDT                                                    AOS_RSTS_RST_MSQ_WDT_Msk                                                                  /*!< Reset status for cortex m0 watchdog timer reset event. Write 1 to clear this status bit. As power up, this bit value is uncertain. software should clear this bit first as power up. */
#define AOS_RSTS_RST_SWRST_Pos                                                  (2U)
#define AOS_RSTS_RST_SWRST_Msk                                                  (0x00000001U << AOS_RSTS_RST_SWRST_Pos)                                                   /*!< 0x00000004 */
#define AOS_RSTS_RST_SWRST                                                      AOS_RSTS_RST_SWRST_Msk                                                                    /*!< Reset status for chip software reset event which is enabled by write 1 to 0x3000E010[0]. Write 1 to clear this status bit. As power up, this bit value is uncertain. software should clear this bit first as power up. */
#define AOS_RSTS_RST_CPOR_Pos                                                   (3U)
#define AOS_RSTS_RST_CPOR_Msk                                                   (0x00000001U << AOS_RSTS_RST_CPOR_Pos)                                                    /*!< 0x00000008 */
#define AOS_RSTS_RST_CPOR                                                       AOS_RSTS_RST_CPOR_Msk                                                                     /*!< Reset status for cpor reset event. This event happens when powerup or wakeup from sleep mode. Write 1 to clear this status bit. */
#define AOS_RSTS_RST_SPOR_Pos                                                   (4U)
#define AOS_RSTS_RST_SPOR_Msk                                                   (0x00000001U << AOS_RSTS_RST_SPOR_Pos)                                                    /*!< 0x00000010 */
#define AOS_RSTS_RST_SPOR                                                       AOS_RSTS_RST_SPOR_Msk                                                                     /*!< Reset status for spor reset event. This event only happens when powerup.  Write 1 to clear this status bit. */
#define AOS_RSTS_RST_PAD_Pos                                                    (5U)
#define AOS_RSTS_RST_PAD_Msk                                                    (0x00000001U << AOS_RSTS_RST_PAD_Pos)                                                     /*!< 0x00000020 */
#define AOS_RSTS_RST_PAD                                                        AOS_RSTS_RST_PAD_Msk                                                                      /*!< Reset status for reset pin. Write 1 to clear this status bit. */

/***********  Bit definition for AOS_APS_CLK_SEL (0x134) register  ************/
#define AOS_APS_CLK_SEL_APS_SRC_CLK_SEL_Pos                                     (0U)
#define AOS_APS_CLK_SEL_APS_SRC_CLK_SEL_Msk                                     (0x00000007U << AOS_APS_CLK_SEL_APS_SRC_CLK_SEL_Pos)                                      /*!< 0x00000007 */
#define AOS_APS_CLK_SEL_APS_SRC_CLK_SEL                                         AOS_APS_CLK_SEL_APS_SRC_CLK_SEL_Msk                                                       /*!< M3 clock source selection 0: clk_rc 1: clk_xtal 2: clk_xtak_x2 3:CLK_150M_VAR 4:CLK_DECI_160M 5: Clk_ext_m3 6: 1'b0 7: 1'b0 */
#define AOS_APS_CLK_SEL_APS_SRC_2TO1_CLK_SEL_Pos                                (3U)
#define AOS_APS_CLK_SEL_APS_SRC_2TO1_CLK_SEL_Msk                                (0x00000001U << AOS_APS_CLK_SEL_APS_SRC_2TO1_CLK_SEL_Pos)                                 /*!< 0x00000008 */
#define AOS_APS_CLK_SEL_APS_SRC_2TO1_CLK_SEL                                    AOS_APS_CLK_SEL_APS_SRC_2TO1_CLK_SEL_Msk                                                  /*!< M3 clock source selection for dynamic mux input 1'b0: clk_rc 1'b1: clk_xtal */
#define AOS_APS_CLK_SEL_APS_CLK_DIV_SEL_Pos                                     (4U)
#define AOS_APS_CLK_SEL_APS_CLK_DIV_SEL_Msk                                     (0x00000001U << AOS_APS_CLK_SEL_APS_CLK_DIV_SEL_Pos)                                      /*!< 0x00000010 */
#define AOS_APS_CLK_SEL_APS_CLK_DIV_SEL                                         AOS_APS_CLK_SEL_APS_CLK_DIV_SEL_Msk                                                       /*!< M3 clock selection */
#define AOS_APS_CLK_SEL_APS_CLK_SRC_DYN_SEL_Pos                                 (5U)
#define AOS_APS_CLK_SEL_APS_CLK_SRC_DYN_SEL_Msk                                 (0x00000001U << AOS_APS_CLK_SEL_APS_CLK_SRC_DYN_SEL_Pos)                                  /*!< 0x00000020 */
#define AOS_APS_CLK_SEL_APS_CLK_SRC_DYN_SEL                                     AOS_APS_CLK_SEL_APS_CLK_SRC_DYN_SEL_Msk                                                   /*!< CM3 Clock Source dynamic selection mux 0: come from 4 input source and div2 1: come from 2 input source */
#define AOS_APS_CLK_SEL_APS_PCLK_DIV_SEL_Pos                                    (6U)
#define AOS_APS_CLK_SEL_APS_PCLK_DIV_SEL_Msk                                    (0x00000001U << AOS_APS_CLK_SEL_APS_PCLK_DIV_SEL_Pos)                                     /*!< 0x00000040 */
#define AOS_APS_CLK_SEL_APS_PCLK_DIV_SEL                                        AOS_APS_CLK_SEL_APS_PCLK_DIV_SEL_Msk                                                      /*!< M3 PCLK divider N select control */
#define AOS_APS_CLK_SEL_APS_GLB_CLK_EN_Pos                                      (7U)
#define AOS_APS_CLK_SEL_APS_GLB_CLK_EN_Msk                                      (0x00000001U << AOS_APS_CLK_SEL_APS_GLB_CLK_EN_Pos)                                       /*!< 0x00000080 */
#define AOS_APS_CLK_SEL_APS_GLB_CLK_EN                                          AOS_APS_CLK_SEL_APS_GLB_CLK_EN_Msk                                                        /*!< M3 global clock enable */
#define AOS_APS_CLK_SEL_I2C_PCLK_EN_Pos                                         (8U)
#define AOS_APS_CLK_SEL_I2C_PCLK_EN_Msk                                         (0x00000001U << AOS_APS_CLK_SEL_I2C_PCLK_EN_Pos)                                          /*!< 0x00000100 */
#define AOS_APS_CLK_SEL_I2C_PCLK_EN                                             AOS_APS_CLK_SEL_I2C_PCLK_EN_Msk                                                           /*!< I2C clock enable */
#define AOS_APS_CLK_SEL_TMR0_PCLK_EN_Pos                                        (9U)
#define AOS_APS_CLK_SEL_TMR0_PCLK_EN_Msk                                        (0x00000001U << AOS_APS_CLK_SEL_TMR0_PCLK_EN_Pos)                                         /*!< 0x00000200 */
#define AOS_APS_CLK_SEL_TMR0_PCLK_EN                                            AOS_APS_CLK_SEL_TMR0_PCLK_EN_Msk                                                          /*!< Timer0 clock enable */
#define AOS_APS_CLK_SEL_TMR1_PCLK_EN_Pos                                        (10U)
#define AOS_APS_CLK_SEL_TMR1_PCLK_EN_Msk                                        (0x00000001U << AOS_APS_CLK_SEL_TMR1_PCLK_EN_Pos)                                         /*!< 0x00000400 */
#define AOS_APS_CLK_SEL_TMR1_PCLK_EN                                            AOS_APS_CLK_SEL_TMR1_PCLK_EN_Msk                                                          /*!< Timer1 clock enable */
#define AOS_APS_CLK_SEL_WDT_PCLK_EN_Pos                                         (11U)
#define AOS_APS_CLK_SEL_WDT_PCLK_EN_Msk                                         (0x00000001U << AOS_APS_CLK_SEL_WDT_PCLK_EN_Pos)                                          /*!< 0x00000800 */
#define AOS_APS_CLK_SEL_WDT_PCLK_EN                                             AOS_APS_CLK_SEL_WDT_PCLK_EN_Msk                                                           /*!< Watch dog clock enable */
#define AOS_APS_CLK_SEL_VIC_PCLK_EN_Pos                                         (12U)
#define AOS_APS_CLK_SEL_VIC_PCLK_EN_Msk                                         (0x00000001U << AOS_APS_CLK_SEL_VIC_PCLK_EN_Pos)                                          /*!< 0x00001000 */
#define AOS_APS_CLK_SEL_VIC_PCLK_EN                                             AOS_APS_CLK_SEL_VIC_PCLK_EN_Msk                                                           /*!< VIC clock enable */
#define AOS_APS_CLK_SEL_APS_CLK_DIVN_UNGATED_Pos                                (13U)
#define AOS_APS_CLK_SEL_APS_CLK_DIVN_UNGATED_Msk                                (0x00000001U << AOS_APS_CLK_SEL_APS_CLK_DIVN_UNGATED_Pos)                                 /*!< 0x00002000 */
#define AOS_APS_CLK_SEL_APS_CLK_DIVN_UNGATED                                    AOS_APS_CLK_SEL_APS_CLK_DIVN_UNGATED_Msk                                                  /*!< M3 subsystem clock div2 gating control bit  0: gate M3 clock div2 1: ungate the M3 clock div2 */
#define AOS_APS_CLK_SEL_UART0_PCLK_EN_Pos                                       (14U)
#define AOS_APS_CLK_SEL_UART0_PCLK_EN_Msk                                       (0x00000001U << AOS_APS_CLK_SEL_UART0_PCLK_EN_Pos)                                        /*!< 0x00004000 */
#define AOS_APS_CLK_SEL_UART0_PCLK_EN                                           AOS_APS_CLK_SEL_UART0_PCLK_EN_Msk                                                         /*!< UART0 clock enable */
#define AOS_APS_CLK_SEL_UART1_PCLK_EN_Pos                                       (15U)
#define AOS_APS_CLK_SEL_UART1_PCLK_EN_Msk                                       (0x00000001U << AOS_APS_CLK_SEL_UART1_PCLK_EN_Pos)                                        /*!< 0x00008000 */
#define AOS_APS_CLK_SEL_UART1_PCLK_EN                                           AOS_APS_CLK_SEL_UART1_PCLK_EN_Msk                                                         /*!< UART1 clock enable */
#define AOS_APS_CLK_SEL_APS_UART_PCLK_EN_Pos                                    (16U)
#define AOS_APS_CLK_SEL_APS_UART_PCLK_EN_Msk                                    (0x00000001U << AOS_APS_CLK_SEL_APS_UART_PCLK_EN_Pos)                                     /*!< 0x00010000 */
#define AOS_APS_CLK_SEL_APS_UART_PCLK_EN                                        AOS_APS_CLK_SEL_APS_UART_PCLK_EN_Msk                                                      /*!< APS debug UART clock enable */
#define AOS_APS_CLK_SEL_OTP_PCLK_EN_Pos                                         (17U)
#define AOS_APS_CLK_SEL_OTP_PCLK_EN_Msk                                         (0x00000001U << AOS_APS_CLK_SEL_OTP_PCLK_EN_Pos)                                          /*!< 0x00020000 */
#define AOS_APS_CLK_SEL_OTP_PCLK_EN                                             AOS_APS_CLK_SEL_OTP_PCLK_EN_Msk                                                           /*!< OTP clock enable */
#define AOS_APS_CLK_SEL_APS_HCLK_EN_Pos                                         (18U)
#define AOS_APS_CLK_SEL_APS_HCLK_EN_Msk                                         (0x00000001U << AOS_APS_CLK_SEL_APS_HCLK_EN_Pos)                                          /*!< 0x00040000 */
#define AOS_APS_CLK_SEL_APS_HCLK_EN                                             AOS_APS_CLK_SEL_APS_HCLK_EN_Msk                                                           /*!< CM3 hclk clock enable */
#define AOS_APS_CLK_SEL_APS_DMA_HCLK_EN_Pos                                     (19U)
#define AOS_APS_CLK_SEL_APS_DMA_HCLK_EN_Msk                                     (0x00000001U << AOS_APS_CLK_SEL_APS_DMA_HCLK_EN_Pos)                                      /*!< 0x00080000 */
#define AOS_APS_CLK_SEL_APS_DMA_HCLK_EN                                         AOS_APS_CLK_SEL_APS_DMA_HCLK_EN_Msk                                                       /*!< DMA clock enable */
#define AOS_APS_CLK_SEL_APS_ROM_HCLK_EN_Pos                                     (20U)
#define AOS_APS_CLK_SEL_APS_ROM_HCLK_EN_Msk                                     (0x00000001U << AOS_APS_CLK_SEL_APS_ROM_HCLK_EN_Pos)                                      /*!< 0x00100000 */
#define AOS_APS_CLK_SEL_APS_ROM_HCLK_EN                                         AOS_APS_CLK_SEL_APS_ROM_HCLK_EN_Msk                                                       /*!< APS ROM clock enable */
#define AOS_APS_CLK_SEL_APS_RAM_HCLK_EN_Pos                                     (21U)
#define AOS_APS_CLK_SEL_APS_RAM_HCLK_EN_Msk                                     (0x00000001U << AOS_APS_CLK_SEL_APS_RAM_HCLK_EN_Pos)                                      /*!< 0x00200000 */
#define AOS_APS_CLK_SEL_APS_RAM_HCLK_EN                                         AOS_APS_CLK_SEL_APS_RAM_HCLK_EN_Msk                                                       /*!< APS RAM clock enable */
#define AOS_APS_CLK_SEL_APS_APB_HCLK_EN_Pos                                     (22U)
#define AOS_APS_CLK_SEL_APS_APB_HCLK_EN_Msk                                     (0x00000001U << AOS_APS_CLK_SEL_APS_APB_HCLK_EN_Pos)                                      /*!< 0x00400000 */
#define AOS_APS_CLK_SEL_APS_APB_HCLK_EN                                         AOS_APS_CLK_SEL_APS_APB_HCLK_EN_Msk                                                       /*!< APS apb bus clock enable */
#define AOS_APS_CLK_SEL_APS_APS_BUS_HCLK_EN_Pos                                 (23U)
#define AOS_APS_CLK_SEL_APS_APS_BUS_HCLK_EN_Msk                                 (0x00000001U << AOS_APS_CLK_SEL_APS_APS_BUS_HCLK_EN_Pos)                                  /*!< 0x00800000 */
#define AOS_APS_CLK_SEL_APS_APS_BUS_HCLK_EN                                     AOS_APS_CLK_SEL_APS_APS_BUS_HCLK_EN_Msk                                                   /*!< APS bus clock enable */
#define AOS_APS_CLK_SEL_APS_MSQ_BUS_HCLK_EN_Pos                                 (24U)
#define AOS_APS_CLK_SEL_APS_MSQ_BUS_HCLK_EN_Msk                                 (0x00000001U << AOS_APS_CLK_SEL_APS_MSQ_BUS_HCLK_EN_Pos)                                  /*!< 0x01000000 */
#define AOS_APS_CLK_SEL_APS_MSQ_BUS_HCLK_EN                                     AOS_APS_CLK_SEL_APS_MSQ_BUS_HCLK_EN_Msk                                                   /*!< MSQ bus clock enable */
#define AOS_APS_CLK_SEL_APS_PCLK_DIVN_UNGATED_Pos                               (25U)
#define AOS_APS_CLK_SEL_APS_PCLK_DIVN_UNGATED_Msk                               (0x00000001U << AOS_APS_CLK_SEL_APS_PCLK_DIVN_UNGATED_Pos)                                /*!< 0x02000000 */
#define AOS_APS_CLK_SEL_APS_PCLK_DIVN_UNGATED                                   AOS_APS_CLK_SEL_APS_PCLK_DIVN_UNGATED_Msk                                                 /*!< M3 subsystem pclk div2 gating control bit  0: gate M3 pclk div2 1: ungate the M3 clock div2 */
#define AOS_APS_CLK_SEL_APS_FCLK_EN_Pos                                         (26U)
#define AOS_APS_CLK_SEL_APS_FCLK_EN_Msk                                         (0x00000001U << AOS_APS_CLK_SEL_APS_FCLK_EN_Pos)                                          /*!< 0x04000000 */
#define AOS_APS_CLK_SEL_APS_FCLK_EN                                             AOS_APS_CLK_SEL_APS_FCLK_EN_Msk                                                           /*!< CM3 fclk clock enable */
#define AOS_APS_CLK_SEL_I2S_PCLK_EN_Pos                                         (27U)
#define AOS_APS_CLK_SEL_I2S_PCLK_EN_Msk                                         (0x00000001U << AOS_APS_CLK_SEL_I2S_PCLK_EN_Pos)                                          /*!< 0x08000000 */
#define AOS_APS_CLK_SEL_I2S_PCLK_EN                                             AOS_APS_CLK_SEL_I2S_PCLK_EN_Msk                                                           /*!< I2S clock enable */
#define AOS_APS_CLK_SEL_JTAG_HCLK_EN_Pos                                        (29U)
#define AOS_APS_CLK_SEL_JTAG_HCLK_EN_Msk                                        (0x00000001U << AOS_APS_CLK_SEL_JTAG_HCLK_EN_Pos)                                         /*!< 0x20000000 */
#define AOS_APS_CLK_SEL_JTAG_HCLK_EN                                            AOS_APS_CLK_SEL_JTAG_HCLK_EN_Msk                                                          /*!< JTAG2AHB clock enable */
#define AOS_APS_CLK_SEL_APS_WDT_EN_Pos                                          (30U)
#define AOS_APS_CLK_SEL_APS_WDT_EN_Msk                                          (0x00000001U << AOS_APS_CLK_SEL_APS_WDT_EN_Pos)                                           /*!< 0x40000000 */
#define AOS_APS_CLK_SEL_APS_WDT_EN                                              AOS_APS_CLK_SEL_APS_WDT_EN_Msk                                                            /*!< M3 watch dog clock enable */
#define AOS_APS_CLK_SEL_APS_SHM_HCLK_EN_Pos                                     (31U)
#define AOS_APS_CLK_SEL_APS_SHM_HCLK_EN_Msk                                     (0x00000001U << AOS_APS_CLK_SEL_APS_SHM_HCLK_EN_Pos)                                      /*!< 0x80000000 */
#define AOS_APS_CLK_SEL_APS_SHM_HCLK_EN                                         AOS_APS_CLK_SEL_APS_SHM_HCLK_EN_Msk                                                       /*!< M3 Share RAM clock enable */

/***********  Bit definition for AOS_MSQ_CLK_SEL (0x138) register  ************/
#define AOS_MSQ_CLK_SEL_MSQ_SRC1_CLKSEL_Pos                                     (0U)
#define AOS_MSQ_CLK_SEL_MSQ_SRC1_CLKSEL_Msk                                     (0x00000003U << AOS_MSQ_CLK_SEL_MSQ_SRC1_CLKSEL_Pos)                                      /*!< 0x00000003 */
#define AOS_MSQ_CLK_SEL_MSQ_SRC1_CLKSEL                                         AOS_MSQ_CLK_SEL_MSQ_SRC1_CLKSEL_Msk                                                       /*!< M0 clock source selection 2'b00: clk_rc 2'b01: clk_xtal 2'b10: clk_xtal_x2 2'b11: clk_ext_m0 or CKJ_DECI_160M */
#define AOS_MSQ_CLK_SEL_MSQ_SRC2_CLKSEL_Pos                                     (2U)
#define AOS_MSQ_CLK_SEL_MSQ_SRC2_CLKSEL_Msk                                     (0x00000001U << AOS_MSQ_CLK_SEL_MSQ_SRC2_CLKSEL_Pos)                                      /*!< 0x00000004 */
#define AOS_MSQ_CLK_SEL_MSQ_SRC2_CLKSEL                                         AOS_MSQ_CLK_SEL_MSQ_SRC2_CLKSEL_Msk                                                       /*!< M0 clock source selection 1'b0: CKJ_DECI_160M 1'b1: clk_xtal_x2 */
#define AOS_MSQ_CLK_SEL_MSQ_SRC_2TO1_CLK_SEL_Pos                                (3U)
#define AOS_MSQ_CLK_SEL_MSQ_SRC_2TO1_CLK_SEL_Msk                                (0x00000001U << AOS_MSQ_CLK_SEL_MSQ_SRC_2TO1_CLK_SEL_Pos)                                 /*!< 0x00000008 */
#define AOS_MSQ_CLK_SEL_MSQ_SRC_2TO1_CLK_SEL                                    AOS_MSQ_CLK_SEL_MSQ_SRC_2TO1_CLK_SEL_Msk                                                  /*!< M0 clock source selection for dynamic mux input 1'b0: clk_rc 1'b1: clk_xtal */
#define AOS_MSQ_CLK_SEL_MSQ_CLK_DIV_SEL_Pos                                     (4U)
#define AOS_MSQ_CLK_SEL_MSQ_CLK_DIV_SEL_Msk                                     (0x00000003U << AOS_MSQ_CLK_SEL_MSQ_CLK_DIV_SEL_Pos)                                      /*!< 0x00000030 */
#define AOS_MSQ_CLK_SEL_MSQ_CLK_DIV_SEL                                         AOS_MSQ_CLK_SEL_MSQ_CLK_DIV_SEL_Msk                                                       /*!< CM0 Source Clock divn select : 0 : div1 1 : dib2 2 : div3 3 : div 4 */
#define AOS_MSQ_CLK_SEL_MSQ_CLK_SRC_DYN_SEL_Pos                                 (6U)
#define AOS_MSQ_CLK_SEL_MSQ_CLK_SRC_DYN_SEL_Msk                                 (0x00000001U << AOS_MSQ_CLK_SEL_MSQ_CLK_SRC_DYN_SEL_Pos)                                  /*!< 0x00000040 */
#define AOS_MSQ_CLK_SEL_MSQ_CLK_SRC_DYN_SEL                                     AOS_MSQ_CLK_SEL_MSQ_CLK_SRC_DYN_SEL_Msk                                                   /*!< CM0 Clock Source dynamic selection mux 0: come from 4 input source and div2 1: come from 2 input source */
#define AOS_MSQ_CLK_SEL_MSQ_GLB_CLK_EN_Pos                                      (7U)
#define AOS_MSQ_CLK_SEL_MSQ_GLB_CLK_EN_Msk                                      (0x00000001U << AOS_MSQ_CLK_SEL_MSQ_GLB_CLK_EN_Pos)                                       /*!< 0x00000080 */
#define AOS_MSQ_CLK_SEL_MSQ_GLB_CLK_EN                                          AOS_MSQ_CLK_SEL_MSQ_GLB_CLK_EN_Msk                                                        /*!< M0 global clock enable */
#define AOS_MSQ_CLK_SEL_MSQ_ROM_HCLK_EN_Pos                                     (8U)
#define AOS_MSQ_CLK_SEL_MSQ_ROM_HCLK_EN_Msk                                     (0x00000001U << AOS_MSQ_CLK_SEL_MSQ_ROM_HCLK_EN_Pos)                                      /*!< 0x00000100 */
#define AOS_MSQ_CLK_SEL_MSQ_ROM_HCLK_EN                                         AOS_MSQ_CLK_SEL_MSQ_ROM_HCLK_EN_Msk                                                       /*!< MSQ ROM clock enable */
#define AOS_MSQ_CLK_SEL_MSQ_RAM_HCLK_EN_Pos                                     (9U)
#define AOS_MSQ_CLK_SEL_MSQ_RAM_HCLK_EN_Msk                                     (0x00000001U << AOS_MSQ_CLK_SEL_MSQ_RAM_HCLK_EN_Pos)                                      /*!< 0x00000200 */
#define AOS_MSQ_CLK_SEL_MSQ_RAM_HCLK_EN                                         AOS_MSQ_CLK_SEL_MSQ_RAM_HCLK_EN_Msk                                                       /*!< MSQ SRAM clock enable */
#define AOS_MSQ_CLK_SEL_MSQ_DMA_HCLK_EN_Pos                                     (10U)
#define AOS_MSQ_CLK_SEL_MSQ_DMA_HCLK_EN_Msk                                     (0x00000001U << AOS_MSQ_CLK_SEL_MSQ_DMA_HCLK_EN_Pos)                                      /*!< 0x00000400 */
#define AOS_MSQ_CLK_SEL_MSQ_DMA_HCLK_EN                                         AOS_MSQ_CLK_SEL_MSQ_DMA_HCLK_EN_Msk                                                       /*!< M0 DMA clock enable */
#define AOS_MSQ_CLK_SEL_MSQ_MSQ_BUS_HCLK_EN_Pos                                 (11U)
#define AOS_MSQ_CLK_SEL_MSQ_MSQ_BUS_HCLK_EN_Msk                                 (0x00000001U << AOS_MSQ_CLK_SEL_MSQ_MSQ_BUS_HCLK_EN_Pos)                                  /*!< 0x00000800 */
#define AOS_MSQ_CLK_SEL_MSQ_MSQ_BUS_HCLK_EN                                     AOS_MSQ_CLK_SEL_MSQ_MSQ_BUS_HCLK_EN_Msk                                                   /*!< MSQ bus clock enable */
#define AOS_MSQ_CLK_SEL_MSQ_APS_BUS_HCLK_EN_Pos                                 (12U)
#define AOS_MSQ_CLK_SEL_MSQ_APS_BUS_HCLK_EN_Msk                                 (0x00000001U << AOS_MSQ_CLK_SEL_MSQ_APS_BUS_HCLK_EN_Pos)                                  /*!< 0x00001000 */
#define AOS_MSQ_CLK_SEL_MSQ_APS_BUS_HCLK_EN                                     AOS_MSQ_CLK_SEL_MSQ_APS_BUS_HCLK_EN_Msk                                                   /*!< APS bus clock enable */
#define AOS_MSQ_CLK_SEL_MAC_HCLK_EN_Pos                                         (13U)
#define AOS_MSQ_CLK_SEL_MAC_HCLK_EN_Msk                                         (0x00000001U << AOS_MSQ_CLK_SEL_MAC_HCLK_EN_Pos)                                          /*!< 0x00002000 */
#define AOS_MSQ_CLK_SEL_MAC_HCLK_EN                                             AOS_MSQ_CLK_SEL_MAC_HCLK_EN_Msk                                                           /*!< MAC clock enable */
#define AOS_MSQ_CLK_SEL_PHY_HCLK_EN_Pos                                         (14U)
#define AOS_MSQ_CLK_SEL_PHY_HCLK_EN_Msk                                         (0x00000001U << AOS_MSQ_CLK_SEL_PHY_HCLK_EN_Pos)                                          /*!< 0x00004000 */
#define AOS_MSQ_CLK_SEL_PHY_HCLK_EN                                             AOS_MSQ_CLK_SEL_PHY_HCLK_EN_Msk                                                           /*!< PHY reg global clock enable */
#define AOS_MSQ_CLK_SEL_AOS_HCLK_EN_Pos                                         (15U)
#define AOS_MSQ_CLK_SEL_AOS_HCLK_EN_Msk                                         (0x00000001U << AOS_MSQ_CLK_SEL_AOS_HCLK_EN_Pos)                                          /*!< 0x00008000 */
#define AOS_MSQ_CLK_SEL_AOS_HCLK_EN                                             AOS_MSQ_CLK_SEL_AOS_HCLK_EN_Msk                                                           /*!< AOS clock enable */
#define AOS_MSQ_CLK_SEL_MSQ_WDT_HCLK_EN_Pos                                     (16U)
#define AOS_MSQ_CLK_SEL_MSQ_WDT_HCLK_EN_Msk                                     (0x00000001U << AOS_MSQ_CLK_SEL_MSQ_WDT_HCLK_EN_Pos)                                      /*!< 0x00010000 */
#define AOS_MSQ_CLK_SEL_MSQ_WDT_HCLK_EN                                         AOS_MSQ_CLK_SEL_MSQ_WDT_HCLK_EN_Msk                                                       /*!< M0 watch dog clock enable */
#define AOS_MSQ_CLK_SEL_MSQ_VIC_HCLK_EN_Pos                                     (17U)
#define AOS_MSQ_CLK_SEL_MSQ_VIC_HCLK_EN_Msk                                     (0x00000001U << AOS_MSQ_CLK_SEL_MSQ_VIC_HCLK_EN_Pos)                                      /*!< 0x00020000 */
#define AOS_MSQ_CLK_SEL_MSQ_VIC_HCLK_EN                                         AOS_MSQ_CLK_SEL_MSQ_VIC_HCLK_EN_Msk                                                       /*!< M0 VIC clock enable */
#define AOS_MSQ_CLK_SEL_MSQ_FCLK_EN_Pos                                         (18U)
#define AOS_MSQ_CLK_SEL_MSQ_FCLK_EN_Msk                                         (0x00000001U << AOS_MSQ_CLK_SEL_MSQ_FCLK_EN_Pos)                                          /*!< 0x00040000 */
#define AOS_MSQ_CLK_SEL_MSQ_FCLK_EN                                             AOS_MSQ_CLK_SEL_MSQ_FCLK_EN_Msk                                                           /*!< M0 CPU FCLK enable control */
#define AOS_MSQ_CLK_SEL_MSQ_DCLK_EN_Pos                                         (19U)
#define AOS_MSQ_CLK_SEL_MSQ_DCLK_EN_Msk                                         (0x00000001U << AOS_MSQ_CLK_SEL_MSQ_DCLK_EN_Pos)                                          /*!< 0x00080000 */
#define AOS_MSQ_CLK_SEL_MSQ_DCLK_EN                                             AOS_MSQ_CLK_SEL_MSQ_DCLK_EN_Msk                                                           /*!< M0 CPU DCLK enable control */
#define AOS_MSQ_CLK_SEL_MSQ_SCLK_EN_Pos                                         (20U)
#define AOS_MSQ_CLK_SEL_MSQ_SCLK_EN_Msk                                         (0x00000001U << AOS_MSQ_CLK_SEL_MSQ_SCLK_EN_Pos)                                          /*!< 0x00100000 */
#define AOS_MSQ_CLK_SEL_MSQ_SCLK_EN                                             AOS_MSQ_CLK_SEL_MSQ_SCLK_EN_Msk                                                           /*!< M0 CPU SCLK enable control */
#define AOS_MSQ_CLK_SEL_MSQ_PU_HCLK_EN_Pos                                      (21U)
#define AOS_MSQ_CLK_SEL_MSQ_PU_HCLK_EN_Msk                                      (0x00000001U << AOS_MSQ_CLK_SEL_MSQ_PU_HCLK_EN_Pos)                                       /*!< 0x00200000 */
#define AOS_MSQ_CLK_SEL_MSQ_PU_HCLK_EN                                          AOS_MSQ_CLK_SEL_MSQ_PU_HCLK_EN_Msk                                                        /*!< PU clock enable */
#define AOS_MSQ_CLK_SEL_MSQ_HCLK_EN_Pos                                         (22U)
#define AOS_MSQ_CLK_SEL_MSQ_HCLK_EN_Msk                                         (0x00000001U << AOS_MSQ_CLK_SEL_MSQ_HCLK_EN_Pos)                                          /*!< 0x00400000 */
#define AOS_MSQ_CLK_SEL_MSQ_HCLK_EN                                             AOS_MSQ_CLK_SEL_MSQ_HCLK_EN_Msk                                                           /*!< M0 hclk clock enable */
#define AOS_MSQ_CLK_SEL_MSQ_WDT_EN_Pos                                          (23U)
#define AOS_MSQ_CLK_SEL_MSQ_WDT_EN_Msk                                          (0x00000001U << AOS_MSQ_CLK_SEL_MSQ_WDT_EN_Pos)                                           /*!< 0x00800000 */
#define AOS_MSQ_CLK_SEL_MSQ_WDT_EN                                              AOS_MSQ_CLK_SEL_MSQ_WDT_EN_Msk                                                            /*!< M0 watch dog clock enable */
#define AOS_MSQ_CLK_SEL_MSQ_UART_PCLK_EN_Pos                                    (24U)
#define AOS_MSQ_CLK_SEL_MSQ_UART_PCLK_EN_Msk                                    (0x00000001U << AOS_MSQ_CLK_SEL_MSQ_UART_PCLK_EN_Pos)                                     /*!< 0x01000000 */
#define AOS_MSQ_CLK_SEL_MSQ_UART_PCLK_EN                                        AOS_MSQ_CLK_SEL_MSQ_UART_PCLK_EN_Msk                                                      /*!< M0 UART clock enable */
#define AOS_MSQ_CLK_SEL_MSQ_CLK_DIV_EN_Pos                                      (27U)
#define AOS_MSQ_CLK_SEL_MSQ_CLK_DIV_EN_Msk                                      (0x00000001U << AOS_MSQ_CLK_SEL_MSQ_CLK_DIV_EN_Pos)                                       /*!< 0x08000000 */
#define AOS_MSQ_CLK_SEL_MSQ_CLK_DIV_EN                                          AOS_MSQ_CLK_SEL_MSQ_CLK_DIV_EN_Msk                                                        /*!< M0 subsystem clock div2 gating control bit  0: gate M0 clock div2 1: ungate the M0 clock div2 */
#define AOS_MSQ_CLK_SEL_P2A_HCLK_EN_Pos                                         (28U)
#define AOS_MSQ_CLK_SEL_P2A_HCLK_EN_Msk                                         (0x00000001U << AOS_MSQ_CLK_SEL_P2A_HCLK_EN_Pos)                                          /*!< 0x10000000 */
#define AOS_MSQ_CLK_SEL_P2A_HCLK_EN                                             AOS_MSQ_CLK_SEL_P2A_HCLK_EN_Msk                                                           /*!< Parallel to serial clock enable */
#define AOS_MSQ_CLK_SEL_RFCAP_FIFO2SRAM_EN_Pos                                  (29U)
#define AOS_MSQ_CLK_SEL_RFCAP_FIFO2SRAM_EN_Msk                                  (0x00000001U << AOS_MSQ_CLK_SEL_RFCAP_FIFO2SRAM_EN_Pos)                                   /*!< 0x20000000 */
#define AOS_MSQ_CLK_SEL_RFCAP_FIFO2SRAM_EN                                      AOS_MSQ_CLK_SEL_RFCAP_FIFO2SRAM_EN_Msk                                                    /*!<  */
#define AOS_MSQ_CLK_SEL_PU_EVENT_HCLK_EN_Pos                                    (31U)
#define AOS_MSQ_CLK_SEL_PU_EVENT_HCLK_EN_Msk                                    (0x00000001U << AOS_MSQ_CLK_SEL_PU_EVENT_HCLK_EN_Pos)                                     /*!< 0x80000000 */
#define AOS_MSQ_CLK_SEL_PU_EVENT_HCLK_EN                                        AOS_MSQ_CLK_SEL_PU_EVENT_HCLK_EN_Msk                                                      /*!< PU event clock enable */

/**********  Bit definition for AOS_RFPHY_CLK_SEL1 (0x13C) register  **********/
#define AOS_RFPHY_CLK_SEL1_DECI_CLK_EN_Pos                                      (0U)
#define AOS_RFPHY_CLK_SEL1_DECI_CLK_EN_Msk                                      (0x00000001U << AOS_RFPHY_CLK_SEL1_DECI_CLK_EN_Pos)                                       /*!< 0x00000001 */
#define AOS_RFPHY_CLK_SEL1_DECI_CLK_EN                                          AOS_RFPHY_CLK_SEL1_DECI_CLK_EN_Msk                                                        /*!< deci clock enable */
#define AOS_RFPHY_CLK_SEL1_FFT_S80M_CLK_EN_Pos                                  (1U)
#define AOS_RFPHY_CLK_SEL1_FFT_S80M_CLK_EN_Msk                                  (0x00000001U << AOS_RFPHY_CLK_SEL1_FFT_S80M_CLK_EN_Pos)                                   /*!< 0x00000002 */
#define AOS_RFPHY_CLK_SEL1_FFT_S80M_CLK_EN                                      AOS_RFPHY_CLK_SEL1_FFT_S80M_CLK_EN_Msk                                                    /*!< 80m FFT TX clock enable */
#define AOS_RFPHY_CLK_SEL1_CLK_AGC_S40M_EN_Pos                                  (2U)
#define AOS_RFPHY_CLK_SEL1_CLK_AGC_S40M_EN_Msk                                  (0x00000001U << AOS_RFPHY_CLK_SEL1_CLK_AGC_S40M_EN_Pos)                                   /*!< 0x00000004 */
#define AOS_RFPHY_CLK_SEL1_CLK_AGC_S40M_EN                                      AOS_RFPHY_CLK_SEL1_CLK_AGC_S40M_EN_Msk                                                    /*!< 400m agc clock enable */
#define AOS_RFPHY_CLK_SEL1_BLE_S20M_TX_CLK_EN_Pos                               (3U)
#define AOS_RFPHY_CLK_SEL1_BLE_S20M_TX_CLK_EN_Msk                               (0x00000001U << AOS_RFPHY_CLK_SEL1_BLE_S20M_TX_CLK_EN_Pos)                                /*!< 0x00000008 */
#define AOS_RFPHY_CLK_SEL1_BLE_S20M_TX_CLK_EN                                   AOS_RFPHY_CLK_SEL1_BLE_S20M_TX_CLK_EN_Msk                                                 /*!< 20m BLE TX clock enable */
#define AOS_RFPHY_CLK_SEL1_BLE_S160M_RX_CLK_EN_Pos                              (4U)
#define AOS_RFPHY_CLK_SEL1_BLE_S160M_RX_CLK_EN_Msk                              (0x00000001U << AOS_RFPHY_CLK_SEL1_BLE_S160M_RX_CLK_EN_Pos)                               /*!< 0x00000010 */
#define AOS_RFPHY_CLK_SEL1_BLE_S160M_RX_CLK_EN                                  AOS_RFPHY_CLK_SEL1_BLE_S160M_RX_CLK_EN_Msk                                                /*!< 160m BLE RX clock enable */
#define AOS_RFPHY_CLK_SEL1_BLE_S80M_RX_CLK_EN_Pos                               (5U)
#define AOS_RFPHY_CLK_SEL1_BLE_S80M_RX_CLK_EN_Msk                               (0x00000001U << AOS_RFPHY_CLK_SEL1_BLE_S80M_RX_CLK_EN_Pos)                                /*!< 0x00000020 */
#define AOS_RFPHY_CLK_SEL1_BLE_S80M_RX_CLK_EN                                   AOS_RFPHY_CLK_SEL1_BLE_S80M_RX_CLK_EN_Msk                                                 /*!< 80m BLE RX clock enable */
#define AOS_RFPHY_CLK_SEL1_BLE_S40M_RX_CLK_EN_Pos                               (6U)
#define AOS_RFPHY_CLK_SEL1_BLE_S40M_RX_CLK_EN_Msk                               (0x00000001U << AOS_RFPHY_CLK_SEL1_BLE_S40M_RX_CLK_EN_Pos)                                /*!< 0x00000040 */
#define AOS_RFPHY_CLK_SEL1_BLE_S40M_RX_CLK_EN                                   AOS_RFPHY_CLK_SEL1_BLE_S40M_RX_CLK_EN_Msk                                                 /*!< 40m BLE RX clock enable */
#define AOS_RFPHY_CLK_SEL1_BLE_S20M_RX_CLK_EN_Pos                               (7U)
#define AOS_RFPHY_CLK_SEL1_BLE_S20M_RX_CLK_EN_Msk                               (0x00000001U << AOS_RFPHY_CLK_SEL1_BLE_S20M_RX_CLK_EN_Pos)                                /*!< 0x00000080 */
#define AOS_RFPHY_CLK_SEL1_BLE_S20M_RX_CLK_EN                                   AOS_RFPHY_CLK_SEL1_BLE_S20M_RX_CLK_EN_Msk                                                 /*!< 20m BLE RX clock enable */
#define AOS_RFPHY_CLK_SEL1_WIFI_S160M_TX_CLK_EN_Pos                             (8U)
#define AOS_RFPHY_CLK_SEL1_WIFI_S160M_TX_CLK_EN_Msk                             (0x00000001U << AOS_RFPHY_CLK_SEL1_WIFI_S160M_TX_CLK_EN_Pos)                              /*!< 0x00000100 */
#define AOS_RFPHY_CLK_SEL1_WIFI_S160M_TX_CLK_EN                                 AOS_RFPHY_CLK_SEL1_WIFI_S160M_TX_CLK_EN_Msk                                               /*!< 160m WiFi TX clock enable */
#define AOS_RFPHY_CLK_SEL1_WIFI_S80M_TX_CLK_EN_Pos                              (9U)
#define AOS_RFPHY_CLK_SEL1_WIFI_S80M_TX_CLK_EN_Msk                              (0x00000001U << AOS_RFPHY_CLK_SEL1_WIFI_S80M_TX_CLK_EN_Pos)                               /*!< 0x00000200 */
#define AOS_RFPHY_CLK_SEL1_WIFI_S80M_TX_CLK_EN                                  AOS_RFPHY_CLK_SEL1_WIFI_S80M_TX_CLK_EN_Msk                                                /*!< 80m WiFi TX clock enable */
#define AOS_RFPHY_CLK_SEL1_WIFI_S40M_TX_CLK_EN_Pos                              (10U)
#define AOS_RFPHY_CLK_SEL1_WIFI_S40M_TX_CLK_EN_Msk                              (0x00000001U << AOS_RFPHY_CLK_SEL1_WIFI_S40M_TX_CLK_EN_Pos)                               /*!< 0x00000400 */
#define AOS_RFPHY_CLK_SEL1_WIFI_S40M_TX_CLK_EN                                  AOS_RFPHY_CLK_SEL1_WIFI_S40M_TX_CLK_EN_Msk                                                /*!< 40m WiFi TX clock enable */
#define AOS_RFPHY_CLK_SEL1_WIFI_S20M_TX_CLK_EN_Pos                              (11U)
#define AOS_RFPHY_CLK_SEL1_WIFI_S20M_TX_CLK_EN_Msk                              (0x00000001U << AOS_RFPHY_CLK_SEL1_WIFI_S20M_TX_CLK_EN_Pos)                               /*!< 0x00000800 */
#define AOS_RFPHY_CLK_SEL1_WIFI_S20M_TX_CLK_EN                                  AOS_RFPHY_CLK_SEL1_WIFI_S20M_TX_CLK_EN_Msk                                                /*!< 20m WiFi TX clock enable */
#define AOS_RFPHY_CLK_SEL1_WIFI_S160M_RX_CLK_EN_Pos                             (12U)
#define AOS_RFPHY_CLK_SEL1_WIFI_S160M_RX_CLK_EN_Msk                             (0x00000001U << AOS_RFPHY_CLK_SEL1_WIFI_S160M_RX_CLK_EN_Pos)                              /*!< 0x00001000 */
#define AOS_RFPHY_CLK_SEL1_WIFI_S160M_RX_CLK_EN                                 AOS_RFPHY_CLK_SEL1_WIFI_S160M_RX_CLK_EN_Msk                                               /*!< 160m WiFi RX clock enable */
#define AOS_RFPHY_CLK_SEL1_WIFI_S80M_RX_CLK_EN_Pos                              (13U)
#define AOS_RFPHY_CLK_SEL1_WIFI_S80M_RX_CLK_EN_Msk                              (0x00000001U << AOS_RFPHY_CLK_SEL1_WIFI_S80M_RX_CLK_EN_Pos)                               /*!< 0x00002000 */
#define AOS_RFPHY_CLK_SEL1_WIFI_S80M_RX_CLK_EN                                  AOS_RFPHY_CLK_SEL1_WIFI_S80M_RX_CLK_EN_Msk                                                /*!< 80m WiFi RX clock enable */
#define AOS_RFPHY_CLK_SEL1_WIFI_S40M_RX_CLK_EN_Pos                              (14U)
#define AOS_RFPHY_CLK_SEL1_WIFI_S40M_RX_CLK_EN_Msk                              (0x00000001U << AOS_RFPHY_CLK_SEL1_WIFI_S40M_RX_CLK_EN_Pos)                               /*!< 0x00004000 */
#define AOS_RFPHY_CLK_SEL1_WIFI_S40M_RX_CLK_EN                                  AOS_RFPHY_CLK_SEL1_WIFI_S40M_RX_CLK_EN_Msk                                                /*!< 40m WiFi RX clock enable */
#define AOS_RFPHY_CLK_SEL1_WIFI_S20M_RX_CLK_EN_Pos                              (15U)
#define AOS_RFPHY_CLK_SEL1_WIFI_S20M_RX_CLK_EN_Msk                              (0x00000001U << AOS_RFPHY_CLK_SEL1_WIFI_S20M_RX_CLK_EN_Pos)                               /*!< 0x00008000 */
#define AOS_RFPHY_CLK_SEL1_WIFI_S20M_RX_CLK_EN                                  AOS_RFPHY_CLK_SEL1_WIFI_S20M_RX_CLK_EN_Msk                                                /*!< 20m WiFi RX clock enable */
#define AOS_RFPHY_CLK_SEL1_11B_P44M_TX_CLK_EN_Pos                               (16U)
#define AOS_RFPHY_CLK_SEL1_11B_P44M_TX_CLK_EN_Msk                               (0x00000001U << AOS_RFPHY_CLK_SEL1_11B_P44M_TX_CLK_EN_Pos)                                /*!< 0x00010000 */
#define AOS_RFPHY_CLK_SEL1_11B_P44M_TX_CLK_EN                                   AOS_RFPHY_CLK_SEL1_11B_P44M_TX_CLK_EN_Msk                                                 /*!< 11b p44m TX clock enable */
#define AOS_RFPHY_CLK_SEL1_11B_P44M_RX_CLK_EN_Pos                               (17U)
#define AOS_RFPHY_CLK_SEL1_11B_P44M_RX_CLK_EN_Msk                               (0x00000001U << AOS_RFPHY_CLK_SEL1_11B_P44M_RX_CLK_EN_Pos)                                /*!< 0x00020000 */
#define AOS_RFPHY_CLK_SEL1_11B_P44M_RX_CLK_EN                                   AOS_RFPHY_CLK_SEL1_11B_P44M_RX_CLK_EN_Msk                                                 /*!< 11b p44m RX clock enable */
#define AOS_RFPHY_CLK_SEL1_11B_P22M_TX_CLK_EN_Pos                               (18U)
#define AOS_RFPHY_CLK_SEL1_11B_P22M_TX_CLK_EN_Msk                               (0x00000001U << AOS_RFPHY_CLK_SEL1_11B_P22M_TX_CLK_EN_Pos)                                /*!< 0x00040000 */
#define AOS_RFPHY_CLK_SEL1_11B_P22M_TX_CLK_EN                                   AOS_RFPHY_CLK_SEL1_11B_P22M_TX_CLK_EN_Msk                                                 /*!< 11b p22m TX clock enable */
#define AOS_RFPHY_CLK_SEL1_11B_P22M_RX_CLK_EN_Pos                               (19U)
#define AOS_RFPHY_CLK_SEL1_11B_P22M_RX_CLK_EN_Msk                               (0x00000001U << AOS_RFPHY_CLK_SEL1_11B_P22M_RX_CLK_EN_Pos)                                /*!< 0x00080000 */
#define AOS_RFPHY_CLK_SEL1_11B_P22M_RX_CLK_EN                                   AOS_RFPHY_CLK_SEL1_11B_P22M_RX_CLK_EN_Msk                                                 /*!< 11b p22m RX clock enable */
#define AOS_RFPHY_CLK_SEL1_11N_S80M_TX_CLK_EN_Pos                               (20U)
#define AOS_RFPHY_CLK_SEL1_11N_S80M_TX_CLK_EN_Msk                               (0x00000001U << AOS_RFPHY_CLK_SEL1_11N_S80M_TX_CLK_EN_Pos)                                /*!< 0x00100000 */
#define AOS_RFPHY_CLK_SEL1_11N_S80M_TX_CLK_EN                                   AOS_RFPHY_CLK_SEL1_11N_S80M_TX_CLK_EN_Msk                                                 /*!< 80m 11n TX clock enable */
#define AOS_RFPHY_CLK_SEL1_11N_S80M_RX_CLK_EN_Pos                               (21U)
#define AOS_RFPHY_CLK_SEL1_11N_S80M_RX_CLK_EN_Msk                               (0x00000001U << AOS_RFPHY_CLK_SEL1_11N_S80M_RX_CLK_EN_Pos)                                /*!< 0x00200000 */
#define AOS_RFPHY_CLK_SEL1_11N_S80M_RX_CLK_EN                                   AOS_RFPHY_CLK_SEL1_11N_S80M_RX_CLK_EN_Msk                                                 /*!< 80m 11n RX clock enable */
#define AOS_RFPHY_CLK_SEL1_VITERBI_CLK_EN_Pos                                   (22U)
#define AOS_RFPHY_CLK_SEL1_VITERBI_CLK_EN_Msk                                   (0x00000001U << AOS_RFPHY_CLK_SEL1_VITERBI_CLK_EN_Pos)                                    /*!< 0x00400000 */
#define AOS_RFPHY_CLK_SEL1_VITERBI_CLK_EN                                       AOS_RFPHY_CLK_SEL1_VITERBI_CLK_EN_Msk                                                     /*!< Viterbi clock enable */
#define AOS_RFPHY_CLK_SEL1_MPIF_CLK_EN_Pos                                      (23U)
#define AOS_RFPHY_CLK_SEL1_MPIF_CLK_EN_Msk                                      (0x00000001U << AOS_RFPHY_CLK_SEL1_MPIF_CLK_EN_Pos)                                       /*!< 0x00800000 */
#define AOS_RFPHY_CLK_SEL1_MPIF_CLK_EN                                          AOS_RFPHY_CLK_SEL1_MPIF_CLK_EN_Msk                                                        /*!< MPIF clock enable */
#define AOS_RFPHY_CLK_SEL1_MMD_CH_CLK_EN_Pos                                    (24U)
#define AOS_RFPHY_CLK_SEL1_MMD_CH_CLK_EN_Msk                                    (0x00000001U << AOS_RFPHY_CLK_SEL1_MMD_CH_CLK_EN_Pos)                                     /*!< 0x01000000 */
#define AOS_RFPHY_CLK_SEL1_MMD_CH_CLK_EN                                        AOS_RFPHY_CLK_SEL1_MMD_CH_CLK_EN_Msk                                                      /*!< mmd_ch clock enable */
#define AOS_RFPHY_CLK_SEL1_MMD_BB_CLK_EN_Pos                                    (25U)
#define AOS_RFPHY_CLK_SEL1_MMD_BB_CLK_EN_Msk                                    (0x00000001U << AOS_RFPHY_CLK_SEL1_MMD_BB_CLK_EN_Pos)                                     /*!< 0x02000000 */
#define AOS_RFPHY_CLK_SEL1_MMD_BB_CLK_EN                                        AOS_RFPHY_CLK_SEL1_MMD_BB_CLK_EN_Msk                                                      /*!< mmd_bb clock enable */
#define AOS_RFPHY_CLK_SEL1_MMD_DFM_CLK_EN_Pos                                   (26U)
#define AOS_RFPHY_CLK_SEL1_MMD_DFM_CLK_EN_Msk                                   (0x00000001U << AOS_RFPHY_CLK_SEL1_MMD_DFM_CLK_EN_Pos)                                    /*!< 0x04000000 */
#define AOS_RFPHY_CLK_SEL1_MMD_DFM_CLK_EN                                       AOS_RFPHY_CLK_SEL1_MMD_DFM_CLK_EN_Msk                                                     /*!< mmd_dfm clock enable */
#define AOS_RFPHY_CLK_SEL1_VITERBI_CLKSEL_Pos                                   (28U)
#define AOS_RFPHY_CLK_SEL1_VITERBI_CLKSEL_Msk                                   (0x00000003U << AOS_RFPHY_CLK_SEL1_VITERBI_CLKSEL_Pos)                                    /*!< 0x30000000 */
#define AOS_RFPHY_CLK_SEL1_VITERBI_CLKSEL                                       AOS_RFPHY_CLK_SEL1_VITERBI_CLKSEL_Msk                                                     /*!< Viterbi clock source select. 0 : 80m 1 : 40m 2 : 20m 3 : 1'b0 */
#define AOS_RFPHY_CLK_SEL1_MPIF_CLKSEL_Pos                                      (30U)
#define AOS_RFPHY_CLK_SEL1_MPIF_CLKSEL_Msk                                      (0x00000003U << AOS_RFPHY_CLK_SEL1_MPIF_CLKSEL_Pos)                                       /*!< 0xC0000000 */
#define AOS_RFPHY_CLK_SEL1_MPIF_CLKSEL                                          AOS_RFPHY_CLK_SEL1_MPIF_CLKSEL_Msk                                                        /*!< MPIF clock source select. 0 : 20m 1 : 40m 2 : 80m 3 : 1'b0 */

/**********  Bit definition for AOS_APS_DOMAIN_EN (0x140) register  ***********/
#define AOS_APS_DOMAIN_EN_PWM_CLK_EN_Pos                                        (0U)
#define AOS_APS_DOMAIN_EN_PWM_CLK_EN_Msk                                        (0x00000001U << AOS_APS_DOMAIN_EN_PWM_CLK_EN_Pos)                                         /*!< 0x00000001 */
#define AOS_APS_DOMAIN_EN_PWM_CLK_EN                                            AOS_APS_DOMAIN_EN_PWM_CLK_EN_Msk                                                          /*!< PWM clock enable */
#define AOS_APS_DOMAIN_EN_PWM_CLKSEL_Pos                                        (1U)
#define AOS_APS_DOMAIN_EN_PWM_CLKSEL_Msk                                        (0x00000001U << AOS_APS_DOMAIN_EN_PWM_CLKSEL_Pos)                                         /*!< 0x00000002 */
#define AOS_APS_DOMAIN_EN_PWM_CLKSEL                                            AOS_APS_DOMAIN_EN_PWM_CLKSEL_Msk                                                          /*!< PWM clock select 0: 32KHz 1: 22MHz */
#define AOS_APS_DOMAIN_EN_UART0_SRC_SEL_Pos                                     (18U)
#define AOS_APS_DOMAIN_EN_UART0_SRC_SEL_Msk                                     (0x00000001U << AOS_APS_DOMAIN_EN_UART0_SRC_SEL_Pos)                                      /*!< 0x00040000 */
#define AOS_APS_DOMAIN_EN_UART0_SRC_SEL                                         AOS_APS_DOMAIN_EN_UART0_SRC_SEL_Msk                                                       /*!< APS UART0 Source clock select : 0 : xtal clock 1 : xtal clock_x2 */
#define AOS_APS_DOMAIN_EN_UART0_SRC_DYNAMIC_SEL_Pos                             (19U)
#define AOS_APS_DOMAIN_EN_UART0_SRC_DYNAMIC_SEL_Msk                             (0x00000001U << AOS_APS_DOMAIN_EN_UART0_SRC_DYNAMIC_SEL_Pos)                              /*!< 0x00080000 */
#define AOS_APS_DOMAIN_EN_UART0_SRC_DYNAMIC_SEL                                 AOS_APS_DOMAIN_EN_UART0_SRC_DYNAMIC_SEL_Msk                                               /*!< APS UART0 Source clock dynamic secle. 0 : xtal clock 1 : DECI 160MHz */
#define AOS_APS_DOMAIN_EN_UART1_SRC_SEL_Pos                                     (20U)
#define AOS_APS_DOMAIN_EN_UART1_SRC_SEL_Msk                                     (0x00000001U << AOS_APS_DOMAIN_EN_UART1_SRC_SEL_Pos)                                      /*!< 0x00100000 */
#define AOS_APS_DOMAIN_EN_UART1_SRC_SEL                                         AOS_APS_DOMAIN_EN_UART1_SRC_SEL_Msk                                                       /*!< APS UART1 Source clock select : 0 : xtal clock 1 : xtal clock_x2 */
#define AOS_APS_DOMAIN_EN_UART1_SRC_DYNAMIC_SEL_Pos                             (21U)
#define AOS_APS_DOMAIN_EN_UART1_SRC_DYNAMIC_SEL_Msk                             (0x00000001U << AOS_APS_DOMAIN_EN_UART1_SRC_DYNAMIC_SEL_Pos)                              /*!< 0x00200000 */
#define AOS_APS_DOMAIN_EN_UART1_SRC_DYNAMIC_SEL                                 AOS_APS_DOMAIN_EN_UART1_SRC_DYNAMIC_SEL_Msk                                               /*!< APS UART1 Source clock dynamic secle. 0 : xtal clock 1 : DECI 160MHz */
#define AOS_APS_DOMAIN_EN_APS_UART_SRC_SEL_Pos                                  (22U)
#define AOS_APS_DOMAIN_EN_APS_UART_SRC_SEL_Msk                                  (0x00000001U << AOS_APS_DOMAIN_EN_APS_UART_SRC_SEL_Pos)                                   /*!< 0x00400000 */
#define AOS_APS_DOMAIN_EN_APS_UART_SRC_SEL                                      AOS_APS_DOMAIN_EN_APS_UART_SRC_SEL_Msk                                                    /*!< APS Debug UART Source clock select : 0 : xtal clock 1 : xtal clock_x2 */
#define AOS_APS_DOMAIN_EN_APS_UART_SRC_DYNAMIC_SEL_Pos                          (23U)
#define AOS_APS_DOMAIN_EN_APS_UART_SRC_DYNAMIC_SEL_Msk                          (0x00000001U << AOS_APS_DOMAIN_EN_APS_UART_SRC_DYNAMIC_SEL_Pos)                           /*!< 0x00800000 */
#define AOS_APS_DOMAIN_EN_APS_UART_SRC_DYNAMIC_SEL                              AOS_APS_DOMAIN_EN_APS_UART_SRC_DYNAMIC_SEL_Msk                                            /*!< APS debug UART Source clock dynamic secle. 0 : xtal clock 1 : DECI 160MHz */
#define AOS_APS_DOMAIN_EN_UART_ABR_SRC_SEL_Pos                                  (24U)
#define AOS_APS_DOMAIN_EN_UART_ABR_SRC_SEL_Msk                                  (0x00000001U << AOS_APS_DOMAIN_EN_UART_ABR_SRC_SEL_Pos)                                   /*!< 0x01000000 */
#define AOS_APS_DOMAIN_EN_UART_ABR_SRC_SEL                                      AOS_APS_DOMAIN_EN_UART_ABR_SRC_SEL_Msk                                                    /*!< UART Auot baud rate Source clock select : 0 : xtal clock 1 : xtal clock_x2 */
#define AOS_APS_DOMAIN_EN_UART_ABR_SRC_DYNAMIC_SEL_Pos                          (25U)
#define AOS_APS_DOMAIN_EN_UART_ABR_SRC_DYNAMIC_SEL_Msk                          (0x00000001U << AOS_APS_DOMAIN_EN_UART_ABR_SRC_DYNAMIC_SEL_Pos)                           /*!< 0x02000000 */
#define AOS_APS_DOMAIN_EN_UART_ABR_SRC_DYNAMIC_SEL                              AOS_APS_DOMAIN_EN_UART_ABR_SRC_DYNAMIC_SEL_Msk                                            /*!< UART auto baud rate detect Source clock dynamic secle. 0 : xtal clock 1 : DECI 160MHz */
#define AOS_APS_DOMAIN_EN_UART_ABR_CLK_EN_Pos                                   (26U)
#define AOS_APS_DOMAIN_EN_UART_ABR_CLK_EN_Msk                                   (0x00000001U << AOS_APS_DOMAIN_EN_UART_ABR_CLK_EN_Pos)                                    /*!< 0x04000000 */
#define AOS_APS_DOMAIN_EN_UART_ABR_CLK_EN                                       AOS_APS_DOMAIN_EN_UART_ABR_CLK_EN_Msk                                                     /*!< UART auto baud rate detect clock enable */
#define AOS_APS_DOMAIN_EN_EXT_2IO_CLK_SEL_Pos                                   (27U)
#define AOS_APS_DOMAIN_EN_EXT_2IO_CLK_SEL_Msk                                   (0x00000001U << AOS_APS_DOMAIN_EN_EXT_2IO_CLK_SEL_Pos)                                    /*!< 0x08000000 */
#define AOS_APS_DOMAIN_EN_EXT_2IO_CLK_SEL                                       AOS_APS_DOMAIN_EN_EXT_2IO_CLK_SEL_Msk                                                     /*!< 0 : Xtal clock(div1/div2/div44) output to IO  1 : RC clock(div1/div2/div44) output to IO 1 */
#define AOS_APS_DOMAIN_EN_EXT_2IO_CLK_DIV_Pos                                   (28U)
#define AOS_APS_DOMAIN_EN_EXT_2IO_CLK_DIV_Msk                                   (0x00000003U << AOS_APS_DOMAIN_EN_EXT_2IO_CLK_DIV_Pos)                                    /*!< 0x30000000 */
#define AOS_APS_DOMAIN_EN_EXT_2IO_CLK_DIV                                       AOS_APS_DOMAIN_EN_EXT_2IO_CLK_DIV_Msk                                                     /*!< 0 : Ext to IO clock div1 1 : Ext to IO clock div2 2 : Ext to IO clock div4 0 : Ext to IO clock div8 */
#define AOS_APS_DOMAIN_EN_EXT_2IO_CLK_EN_HW_Pos                                 (30U)
#define AOS_APS_DOMAIN_EN_EXT_2IO_CLK_EN_HW_Msk                                 (0x00000001U << AOS_APS_DOMAIN_EN_EXT_2IO_CLK_EN_HW_Pos)                                  /*!< 0x40000000 */
#define AOS_APS_DOMAIN_EN_EXT_2IO_CLK_EN_HW                                     AOS_APS_DOMAIN_EN_EXT_2IO_CLK_EN_HW_Msk                                                   /*!< 1 : XTAL/RC clock to IO enable control by Hardware  0: XTAL/RC clock to IO enable control by Register */
#define AOS_APS_DOMAIN_EN_EXT_2IO_CLK_EN_Pos                                    (31U)
#define AOS_APS_DOMAIN_EN_EXT_2IO_CLK_EN_Msk                                    (0x00000001U << AOS_APS_DOMAIN_EN_EXT_2IO_CLK_EN_Pos)                                     /*!< 0x80000000 */
#define AOS_APS_DOMAIN_EN_EXT_2IO_CLK_EN                                        AOS_APS_DOMAIN_EN_EXT_2IO_CLK_EN_Msk                                                      /*!< Register control  XTAL/RC clock to IO enable. When 'r_ext_2i0_clk_en_hw =1'd0' */

/**********  Bit definition for AOS_RFPHY_CLK_SEL2 (0x144) register  **********/
#define AOS_RFPHY_CLK_SEL2_CLK2IO_S40M_EN_Pos                                   (0U)
#define AOS_RFPHY_CLK_SEL2_CLK2IO_S40M_EN_Msk                                   (0x00000001U << AOS_RFPHY_CLK_SEL2_CLK2IO_S40M_EN_Pos)                                    /*!< 0x00000001 */
#define AOS_RFPHY_CLK_SEL2_CLK2IO_S40M_EN                                       AOS_RFPHY_CLK_SEL2_CLK2IO_S40M_EN_Msk                                                     /*!< 40m clock to IO clock enable */
#define AOS_RFPHY_CLK_SEL2_CLK2IO_S80M_EN_Pos                                   (1U)
#define AOS_RFPHY_CLK_SEL2_CLK2IO_S80M_EN_Msk                                   (0x00000001U << AOS_RFPHY_CLK_SEL2_CLK2IO_S80M_EN_Pos)                                    /*!< 0x00000002 */
#define AOS_RFPHY_CLK_SEL2_CLK2IO_S80M_EN                                       AOS_RFPHY_CLK_SEL2_CLK2IO_S80M_EN_Msk                                                     /*!< 80m Clock to IO clock enable */
#define AOS_RFPHY_CLK_SEL2_CLK_WAV_S40M_EN_Pos                                  (2U)
#define AOS_RFPHY_CLK_SEL2_CLK_WAV_S40M_EN_Msk                                  (0x00000001U << AOS_RFPHY_CLK_SEL2_CLK_WAV_S40M_EN_Pos)                                   /*!< 0x00000004 */
#define AOS_RFPHY_CLK_SEL2_CLK_WAV_S40M_EN                                      AOS_RFPHY_CLK_SEL2_CLK_WAV_S40M_EN_Msk                                                    /*!< 40m wav clock enable */
#define AOS_RFPHY_CLK_SEL2_CLK_CAP_S160M_EN_Pos                                 (3U)
#define AOS_RFPHY_CLK_SEL2_CLK_CAP_S160M_EN_Msk                                 (0x00000001U << AOS_RFPHY_CLK_SEL2_CLK_CAP_S160M_EN_Pos)                                  /*!< 0x00000008 */
#define AOS_RFPHY_CLK_SEL2_CLK_CAP_S160M_EN                                     AOS_RFPHY_CLK_SEL2_CLK_CAP_S160M_EN_Msk                                                   /*!< 160m cap clock enable */
#define AOS_RFPHY_CLK_SEL2_CLK_CAP_P22M_EN_Pos                                  (4U)
#define AOS_RFPHY_CLK_SEL2_CLK_CAP_P22M_EN_Msk                                  (0x00000001U << AOS_RFPHY_CLK_SEL2_CLK_CAP_P22M_EN_Pos)                                   /*!< 0x00000010 */
#define AOS_RFPHY_CLK_SEL2_CLK_CAP_P22M_EN                                      AOS_RFPHY_CLK_SEL2_CLK_CAP_P22M_EN_Msk                                                    /*!< 22m cap clock enable */
#define AOS_RFPHY_CLK_SEL2_CLK_CAP_S40M_EN_Pos                                  (5U)
#define AOS_RFPHY_CLK_SEL2_CLK_CAP_S40M_EN_Msk                                  (0x00000001U << AOS_RFPHY_CLK_SEL2_CLK_CAP_S40M_EN_Pos)                                   /*!< 0x00000020 */
#define AOS_RFPHY_CLK_SEL2_CLK_CAP_S40M_EN                                      AOS_RFPHY_CLK_SEL2_CLK_CAP_S40M_EN_Msk                                                    /*!< 40m cap clock enable */
#define AOS_RFPHY_CLK_SEL2_CLK_CAP_S20M_EN_Pos                                  (6U)
#define AOS_RFPHY_CLK_SEL2_CLK_CAP_S20M_EN_Msk                                  (0x00000001U << AOS_RFPHY_CLK_SEL2_CLK_CAP_S20M_EN_Pos)                                   /*!< 0x00000040 */
#define AOS_RFPHY_CLK_SEL2_CLK_CAP_S20M_EN                                      AOS_RFPHY_CLK_SEL2_CLK_CAP_S20M_EN_Msk                                                    /*!< 20m cap clock enable */
#define AOS_RFPHY_CLK_SEL2_MMD_CH2IO_CLK_EN_Pos                                 (7U)
#define AOS_RFPHY_CLK_SEL2_MMD_CH2IO_CLK_EN_Msk                                 (0x00000001U << AOS_RFPHY_CLK_SEL2_MMD_CH2IO_CLK_EN_Pos)                                  /*!< 0x00000080 */
#define AOS_RFPHY_CLK_SEL2_MMD_CH2IO_CLK_EN                                     AOS_RFPHY_CLK_SEL2_MMD_CH2IO_CLK_EN_Msk                                                   /*!< mmd ch clock to IO enable */
#define AOS_RFPHY_CLK_SEL2_MMD_BB2IO_CLK_EN_Pos                                 (8U)
#define AOS_RFPHY_CLK_SEL2_MMD_BB2IO_CLK_EN_Msk                                 (0x00000001U << AOS_RFPHY_CLK_SEL2_MMD_BB2IO_CLK_EN_Pos)                                  /*!< 0x00000100 */
#define AOS_RFPHY_CLK_SEL2_MMD_BB2IO_CLK_EN                                     AOS_RFPHY_CLK_SEL2_MMD_BB2IO_CLK_EN_Msk                                                   /*!< mmd bb clock to IO enable */
#define AOS_RFPHY_CLK_SEL2_SAR_40M_CLK_EN_Pos                                   (9U)
#define AOS_RFPHY_CLK_SEL2_SAR_40M_CLK_EN_Msk                                   (0x00000001U << AOS_RFPHY_CLK_SEL2_SAR_40M_CLK_EN_Pos)                                    /*!< 0x00000200 */
#define AOS_RFPHY_CLK_SEL2_SAR_40M_CLK_EN                                       AOS_RFPHY_CLK_SEL2_SAR_40M_CLK_EN_Msk                                                     /*!< sar_40m clock enable */
#define AOS_RFPHY_CLK_SEL2_DECI_CLK_INV_Pos                                     (11U)
#define AOS_RFPHY_CLK_SEL2_DECI_CLK_INV_Msk                                     (0x00000001U << AOS_RFPHY_CLK_SEL2_DECI_CLK_INV_Pos)                                      /*!< 0x00000800 */
#define AOS_RFPHY_CLK_SEL2_DECI_CLK_INV                                         AOS_RFPHY_CLK_SEL2_DECI_CLK_INV_Msk                                                       /*!< 1:deci clock invert */
#define AOS_RFPHY_CLK_SEL2_MMD_CH2IO_CLK_INV_Pos                                (12U)
#define AOS_RFPHY_CLK_SEL2_MMD_CH2IO_CLK_INV_Msk                                (0x00000001U << AOS_RFPHY_CLK_SEL2_MMD_CH2IO_CLK_INV_Pos)                                 /*!< 0x00001000 */
#define AOS_RFPHY_CLK_SEL2_MMD_CH2IO_CLK_INV                                    AOS_RFPHY_CLK_SEL2_MMD_CH2IO_CLK_INV_Msk                                                  /*!< 1:mmd_ch clock to IO invert */
#define AOS_RFPHY_CLK_SEL2_MMD_CH_CLK_INV_Pos                                   (13U)
#define AOS_RFPHY_CLK_SEL2_MMD_CH_CLK_INV_Msk                                   (0x00000001U << AOS_RFPHY_CLK_SEL2_MMD_CH_CLK_INV_Pos)                                    /*!< 0x00002000 */
#define AOS_RFPHY_CLK_SEL2_MMD_CH_CLK_INV                                       AOS_RFPHY_CLK_SEL2_MMD_CH_CLK_INV_Msk                                                     /*!< 1:mmd_ch clock invert */
#define AOS_RFPHY_CLK_SEL2_MMD_BB2IO_CLK_INV_Pos                                (14U)
#define AOS_RFPHY_CLK_SEL2_MMD_BB2IO_CLK_INV_Msk                                (0x00000001U << AOS_RFPHY_CLK_SEL2_MMD_BB2IO_CLK_INV_Pos)                                 /*!< 0x00004000 */
#define AOS_RFPHY_CLK_SEL2_MMD_BB2IO_CLK_INV                                    AOS_RFPHY_CLK_SEL2_MMD_BB2IO_CLK_INV_Msk                                                  /*!< 1:mmd_bb clock to IO invert */
#define AOS_RFPHY_CLK_SEL2_MMD_BB_CLK_INV_Pos                                   (15U)
#define AOS_RFPHY_CLK_SEL2_MMD_BB_CLK_INV_Msk                                   (0x00000001U << AOS_RFPHY_CLK_SEL2_MMD_BB_CLK_INV_Pos)                                    /*!< 0x00008000 */
#define AOS_RFPHY_CLK_SEL2_MMD_BB_CLK_INV                                       AOS_RFPHY_CLK_SEL2_MMD_BB_CLK_INV_Msk                                                     /*!< 1:mmd_bb clock invert */
#define AOS_RFPHY_CLK_SEL2_MMD_DFM_CLK_INV_Pos                                  (16U)
#define AOS_RFPHY_CLK_SEL2_MMD_DFM_CLK_INV_Msk                                  (0x00000001U << AOS_RFPHY_CLK_SEL2_MMD_DFM_CLK_INV_Pos)                                   /*!< 0x00010000 */
#define AOS_RFPHY_CLK_SEL2_MMD_DFM_CLK_INV                                      AOS_RFPHY_CLK_SEL2_MMD_DFM_CLK_INV_Msk                                                    /*!< 1:mmd_ch clock invert */
#define AOS_RFPHY_CLK_SEL2_SAR_40M_CLK_INV_Pos                                  (17U)
#define AOS_RFPHY_CLK_SEL2_SAR_40M_CLK_INV_Msk                                  (0x00000001U << AOS_RFPHY_CLK_SEL2_SAR_40M_CLK_INV_Pos)                                   /*!< 0x00020000 */
#define AOS_RFPHY_CLK_SEL2_SAR_40M_CLK_INV                                      AOS_RFPHY_CLK_SEL2_SAR_40M_CLK_INV_Msk                                                    /*!< 1:sar_40m clock invert */
#define AOS_RFPHY_CLK_SEL2_CLK_11B_SRC_SEL_Pos                                  (19U)
#define AOS_RFPHY_CLK_SEL2_CLK_11B_SRC_SEL_Msk                                  (0x00000001U << AOS_RFPHY_CLK_SEL2_CLK_11B_SRC_SEL_Pos)                                   /*!< 0x00080000 */
#define AOS_RFPHY_CLK_SEL2_CLK_11B_SRC_SEL                                      AOS_RFPHY_CLK_SEL2_CLK_11B_SRC_SEL_Msk                                                    /*!< 11b clk_p44m and clk_p22m source select. 0: clk_s160m 1: clk_s80m */
#define AOS_RFPHY_CLK_SEL2_MMD_D1_CLK_INV_Pos                                   (22U)
#define AOS_RFPHY_CLK_SEL2_MMD_D1_CLK_INV_Msk                                   (0x00000001U << AOS_RFPHY_CLK_SEL2_MMD_D1_CLK_INV_Pos)                                    /*!< 0x00400000 */
#define AOS_RFPHY_CLK_SEL2_MMD_D1_CLK_INV                                       AOS_RFPHY_CLK_SEL2_MMD_D1_CLK_INV_Msk                                                     /*!< 1:mmd_d1 clock invert */
#define AOS_RFPHY_CLK_SEL2_MMD_D2_CLK_INV_Pos                                   (23U)
#define AOS_RFPHY_CLK_SEL2_MMD_D2_CLK_INV_Msk                                   (0x00000001U << AOS_RFPHY_CLK_SEL2_MMD_D2_CLK_INV_Pos)                                    /*!< 0x00800000 */
#define AOS_RFPHY_CLK_SEL2_MMD_D2_CLK_INV                                       AOS_RFPHY_CLK_SEL2_MMD_D2_CLK_INV_Msk                                                     /*!< 1:mmd_d2 clock invert */
#define AOS_RFPHY_CLK_SEL2_CLK_CAP_EN_Pos                                       (24U)
#define AOS_RFPHY_CLK_SEL2_CLK_CAP_EN_Msk                                       (0x00000001U << AOS_RFPHY_CLK_SEL2_CLK_CAP_EN_Pos)                                        /*!< 0x01000000 */
#define AOS_RFPHY_CLK_SEL2_CLK_CAP_EN                                           AOS_RFPHY_CLK_SEL2_CLK_CAP_EN_Msk                                                         /*!< cap clock enable */
#define AOS_RFPHY_CLK_SEL2_CLK_CAP_SEL_Pos                                      (25U)
#define AOS_RFPHY_CLK_SEL2_CLK_CAP_SEL_Msk                                      (0x00000003U << AOS_RFPHY_CLK_SEL2_CLK_CAP_SEL_Pos)                                       /*!< 0x06000000 */
#define AOS_RFPHY_CLK_SEL2_CLK_CAP_SEL                                          AOS_RFPHY_CLK_SEL2_CLK_CAP_SEL_Msk                                                        /*!< Clk_cap source select. 0: clk_s160m 1: clk_s40m 2: clk_s20m 3: clk_p22m */

/*******  Bit definition for AOS_RFPHY_11B_CLKGC_VAL0 (0x148) register  *******/
#define AOS_RFPHY_11B_CLKGC_VAL0_11B_CLKGC_VAL0_Pos                             (0U)
#define AOS_RFPHY_11B_CLKGC_VAL0_11B_CLKGC_VAL0_Msk                             (0xFFFFFFFFU << AOS_RFPHY_11B_CLKGC_VAL0_11B_CLKGC_VAL0_Pos)                              /*!< 0xFFFFFFFF */
#define AOS_RFPHY_11B_CLKGC_VAL0_11B_CLKGC_VAL0                                 AOS_RFPHY_11B_CLKGC_VAL0_11B_CLKGC_VAL0_Msk                                               /*!<  */

/*******  Bit definition for AOS_RFPHY_11B_CLKGC_VAL1 (0x14C) register  *******/
#define AOS_RFPHY_11B_CLKGC_VAL1_11B_CLKGC_VAL1_Pos                             (0U)
#define AOS_RFPHY_11B_CLKGC_VAL1_11B_CLKGC_VAL1_Msk                             (0xFFFFFFFFU << AOS_RFPHY_11B_CLKGC_VAL1_11B_CLKGC_VAL1_Pos)                              /*!< 0xFFFFFFFF */
#define AOS_RFPHY_11B_CLKGC_VAL1_11B_CLKGC_VAL1                                 AOS_RFPHY_11B_CLKGC_VAL1_11B_CLKGC_VAL1_Msk                                               /*!<  */

/*******  Bit definition for AOS_RFPHY_11B_CLKGC_CFG (0x150) register  ********/
#define AOS_RFPHY_11B_CLKGC_CFG_11B_CLKGC_CFG_Pos                               (0U)
#define AOS_RFPHY_11B_CLKGC_CFG_11B_CLKGC_CFG_Msk                               (0xFFFFFFFFU << AOS_RFPHY_11B_CLKGC_CFG_11B_CLKGC_CFG_Pos)                                /*!< 0xFFFFFFFF */
#define AOS_RFPHY_11B_CLKGC_CFG_11B_CLKGC_CFG                                   AOS_RFPHY_11B_CLKGC_CFG_11B_CLKGC_CFG_Msk                                                 /*!<  */

/*************  Bit definition for AOS_MSQ_UART (0x154) register  *************/
#define AOS_MSQ_UART_MSQUART_SRC_SEL_Pos                                        (0U)
#define AOS_MSQ_UART_MSQUART_SRC_SEL_Msk                                        (0x00000001U << AOS_MSQ_UART_MSQUART_SRC_SEL_Pos)                                         /*!< 0x00000001 */
#define AOS_MSQ_UART_MSQUART_SRC_SEL                                            AOS_MSQ_UART_MSQUART_SRC_SEL_Msk                                                          /*!< M0 debug UART Source clock select : 0 : xtal clock 1 : xtal clock_x2 */
#define AOS_MSQ_UART_MSQUART_SRC_DYNAMIC_SEL_Pos                                (1U)
#define AOS_MSQ_UART_MSQUART_SRC_DYNAMIC_SEL_Msk                                (0x00000001U << AOS_MSQ_UART_MSQUART_SRC_DYNAMIC_SEL_Pos)                                 /*!< 0x00000002 */
#define AOS_MSQ_UART_MSQUART_SRC_DYNAMIC_SEL                                    AOS_MSQ_UART_MSQUART_SRC_DYNAMIC_SEL_Msk                                                  /*!< M0 debug UART Source clock dynamic secle. 0 : xtal clock 1 : DECI 160MHz */

/***********  Bit definition for AOS_SCRT_CLK_APS (0x158) register  ***********/
#define AOS_SCRT_CLK_APS_SCRT_SLV_CLK_APS_EN_Pos                                (0U)
#define AOS_SCRT_CLK_APS_SCRT_SLV_CLK_APS_EN_Msk                                (0x00000001U << AOS_SCRT_CLK_APS_SCRT_SLV_CLK_APS_EN_Pos)                                 /*!< 0x00000001 */
#define AOS_SCRT_CLK_APS_SCRT_SLV_CLK_APS_EN                                    AOS_SCRT_CLK_APS_SCRT_SLV_CLK_APS_EN_Msk                                                  /*!< Scrt-IP slv_clk enable by APS */
#define AOS_SCRT_CLK_APS_SCRT_GLB_CLK_APS_EN_Pos                                (1U)
#define AOS_SCRT_CLK_APS_SCRT_GLB_CLK_APS_EN_Msk                                (0x00000001U << AOS_SCRT_CLK_APS_SCRT_GLB_CLK_APS_EN_Pos)                                 /*!< 0x00000002 */
#define AOS_SCRT_CLK_APS_SCRT_GLB_CLK_APS_EN                                    AOS_SCRT_CLK_APS_SCRT_GLB_CLK_APS_EN_Msk                                                  /*!< Scrt-IP main clock enable by APS */
#define AOS_SCRT_CLK_APS_APSSCRT_HCLK_APS_EN_Pos                                (2U)
#define AOS_SCRT_CLK_APS_APSSCRT_HCLK_APS_EN_Msk                                (0x00000001U << AOS_SCRT_CLK_APS_APSSCRT_HCLK_APS_EN_Pos)                                 /*!< 0x00000004 */
#define AOS_SCRT_CLK_APS_APSSCRT_HCLK_APS_EN                                    AOS_SCRT_CLK_APS_APSSCRT_HCLK_APS_EN_Msk                                                  /*!< Scrt2bus AHB-bridge clock enable by APS */
#define AOS_SCRT_CLK_APS_SCRT_PCLK_APS_EN_Pos                                   (3U)
#define AOS_SCRT_CLK_APS_SCRT_PCLK_APS_EN_Msk                                   (0x00000001U << AOS_SCRT_CLK_APS_SCRT_PCLK_APS_EN_Pos)                                    /*!< 0x00000008 */
#define AOS_SCRT_CLK_APS_SCRT_PCLK_APS_EN                                       AOS_SCRT_CLK_APS_SCRT_PCLK_APS_EN_Msk                                                     /*!< Scrt-IP APB register clock by APS */
#define AOS_SCRT_CLK_APS_SCRT_CORE_CLK_EN_Pos                                   (4U)
#define AOS_SCRT_CLK_APS_SCRT_CORE_CLK_EN_Msk                                   (0x00000001U << AOS_SCRT_CLK_APS_SCRT_CORE_CLK_EN_Pos)                                    /*!< 0x00000010 */
#define AOS_SCRT_CLK_APS_SCRT_CORE_CLK_EN                                       AOS_SCRT_CLK_APS_SCRT_CORE_CLK_EN_Msk                                                     /*!< Scrt-IP APB register clock by APS */
#define AOS_SCRT_CLK_APS_SCRT_SRC_CLKSEL_Pos                                    (5U)
#define AOS_SCRT_CLK_APS_SCRT_SRC_CLKSEL_Msk                                    (0x00000007U << AOS_SCRT_CLK_APS_SCRT_SRC_CLKSEL_Pos)                                     /*!< 0x000000E0 */
#define AOS_SCRT_CLK_APS_SCRT_SRC_CLKSEL                                        AOS_SCRT_CLK_APS_SCRT_SRC_CLKSEL_Msk                                                      /*!< Security clock source selection : 0 : clk_rc 1 : clk_xtal 2 : clk_xtal_x2 3 : CLK_D1_180M 4 : CLK_DECI_160M 5 : clk_ext_m3 6 : 1'b0 7 : 1'b0 */
#define AOS_SCRT_CLK_APS_SCRT_SRC_2TO1_CLKSEL_Pos                               (8U)
#define AOS_SCRT_CLK_APS_SCRT_SRC_2TO1_CLKSEL_Msk                               (0x00000001U << AOS_SCRT_CLK_APS_SCRT_SRC_2TO1_CLKSEL_Pos)                                /*!< 0x00000100 */
#define AOS_SCRT_CLK_APS_SCRT_SRC_2TO1_CLKSEL                                   AOS_SCRT_CLK_APS_SCRT_SRC_2TO1_CLKSEL_Msk                                                 /*!< SCRT clock source selection for dynamic mux input 1'b0: clk_rc 1'b1: clk_xtal */
#define AOS_SCRT_CLK_APS_SCRT_CLK_DIVN_SEL_Pos                                  (9U)
#define AOS_SCRT_CLK_APS_SCRT_CLK_DIVN_SEL_Msk                                  (0x00000003U << AOS_SCRT_CLK_APS_SCRT_CLK_DIVN_SEL_Pos)                                   /*!< 0x00000600 */
#define AOS_SCRT_CLK_APS_SCRT_CLK_DIVN_SEL                                      AOS_SCRT_CLK_APS_SCRT_CLK_DIVN_SEL_Msk                                                    /*!< SCRT Clock source Div: 2'd0  : Clock gate 2'd1  : /2 2'd2  : /3 2'd3  : /4 */
#define AOS_SCRT_CLK_APS_SCRT_CLK_SRC_DYNAMIC_SEL_Pos                           (11U)
#define AOS_SCRT_CLK_APS_SCRT_CLK_SRC_DYNAMIC_SEL_Msk                           (0x00000001U << AOS_SCRT_CLK_APS_SCRT_CLK_SRC_DYNAMIC_SEL_Pos)                            /*!< 0x00000800 */
#define AOS_SCRT_CLK_APS_SCRT_CLK_SRC_DYNAMIC_SEL                               AOS_SCRT_CLK_APS_SCRT_CLK_SRC_DYNAMIC_SEL_Msk                                             /*!< CM0 Clock Source dynamic selection mux 0: come from 4 input source and div2 1: come from 2 input source */
#define AOS_SCRT_CLK_APS_APSSCRT_CLK_DIVN_EN_Pos                                (12U)
#define AOS_SCRT_CLK_APS_APSSCRT_CLK_DIVN_EN_Msk                                (0x00000001U << AOS_SCRT_CLK_APS_APSSCRT_CLK_DIVN_EN_Pos)                                 /*!< 0x00001000 */
#define AOS_SCRT_CLK_APS_APSSCRT_CLK_DIVN_EN                                    AOS_SCRT_CLK_APS_APSSCRT_CLK_DIVN_EN_Msk                                                  /*!< Security clk clock div2/div3/div4 enable */

/***********  Bit definition for AOS_SCRT_CLK_MSQ (0x15C) register  ***********/
#define AOS_SCRT_CLK_MSQ_SCRT_SLV_CLK_MSQ_EN_Pos                                (0U)
#define AOS_SCRT_CLK_MSQ_SCRT_SLV_CLK_MSQ_EN_Msk                                (0x00000001U << AOS_SCRT_CLK_MSQ_SCRT_SLV_CLK_MSQ_EN_Pos)                                 /*!< 0x00000001 */
#define AOS_SCRT_CLK_MSQ_SCRT_SLV_CLK_MSQ_EN                                    AOS_SCRT_CLK_MSQ_SCRT_SLV_CLK_MSQ_EN_Msk                                                  /*!< Scrt-IP slv_clk enable by MSQ */
#define AOS_SCRT_CLK_MSQ_SCRT_GLB_CLK_MSQ_EN_Pos                                (1U)
#define AOS_SCRT_CLK_MSQ_SCRT_GLB_CLK_MSQ_EN_Msk                                (0x00000001U << AOS_SCRT_CLK_MSQ_SCRT_GLB_CLK_MSQ_EN_Pos)                                 /*!< 0x00000002 */
#define AOS_SCRT_CLK_MSQ_SCRT_GLB_CLK_MSQ_EN                                    AOS_SCRT_CLK_MSQ_SCRT_GLB_CLK_MSQ_EN_Msk                                                  /*!< Scrt-IP main clock enable by MSQ */
#define AOS_SCRT_CLK_MSQ_APSSCRT_HCLK_MSQ_EN_Pos                                (2U)
#define AOS_SCRT_CLK_MSQ_APSSCRT_HCLK_MSQ_EN_Msk                                (0x00000001U << AOS_SCRT_CLK_MSQ_APSSCRT_HCLK_MSQ_EN_Pos)                                 /*!< 0x00000004 */
#define AOS_SCRT_CLK_MSQ_APSSCRT_HCLK_MSQ_EN                                    AOS_SCRT_CLK_MSQ_APSSCRT_HCLK_MSQ_EN_Msk                                                  /*!< Scrt2bus AHB-bridge clock enable by MSQ */
#define AOS_SCRT_CLK_MSQ_SCRT_PCLK_MSQ_EN_Pos                                   (3U)
#define AOS_SCRT_CLK_MSQ_SCRT_PCLK_MSQ_EN_Msk                                   (0x00000001U << AOS_SCRT_CLK_MSQ_SCRT_PCLK_MSQ_EN_Pos)                                    /*!< 0x00000008 */
#define AOS_SCRT_CLK_MSQ_SCRT_PCLK_MSQ_EN                                       AOS_SCRT_CLK_MSQ_SCRT_PCLK_MSQ_EN_Msk                                                     /*!< Scrt-IP APB register clock by MSQ */

/************  Bit definition for AOS_APS_STCLK (0x194) register  *************/
#define AOS_APS_STCLK_APS_STCALIB_Pos                                           (0U)
#define AOS_APS_STCLK_APS_STCALIB_Msk                                           (0x03FFFFFFU << AOS_APS_STCLK_APS_STCALIB_Pos)                                            /*!< 0x03FFFFFF */
#define AOS_APS_STCLK_APS_STCALIB                                               AOS_APS_STCLK_APS_STCALIB_Msk                                                             /*!< [23:0] : stick_one_ms_i [24] : stick_akew_i [25] : stick_no_ref_i */
#define AOS_APS_STCLK_APS_STCLK_SRC_SEL_Pos                                     (28U)
#define AOS_APS_STCLK_APS_STCLK_SRC_SEL_Msk                                     (0x00000003U << AOS_APS_STCLK_APS_STCLK_SRC_SEL_Pos)                                      /*!< 0x30000000 */
#define AOS_APS_STCLK_APS_STCLK_SRC_SEL                                         AOS_APS_STCLK_APS_STCLK_SRC_SEL_Msk                                                       /*!< CM3 STCLK source select : 00: clk_xtal_div8 01: clk_xtal_div4 10: clk_xtal_div2 11: clk_xtal */
#define AOS_APS_STCLK_APS_STCLK_SRC_EN_Pos                                      (30U)
#define AOS_APS_STCLK_APS_STCLK_SRC_EN_Msk                                      (0x00000001U << AOS_APS_STCLK_APS_STCLK_SRC_EN_Pos)                                       /*!< 0x40000000 */
#define AOS_APS_STCLK_APS_STCLK_SRC_EN                                          AOS_APS_STCLK_APS_STCLK_SRC_EN_Msk                                                        /*!< 1 : cm3_stclk enable */

/*************  Bit definition for AOS_MISC_CTL (0x198) register  *************/
#define AOS_MISC_CTL_RD_SYNC_ST_Pos                                             (0U)
#define AOS_MISC_CTL_RD_SYNC_ST_Msk                                             (0x00000001U << AOS_MISC_CTL_RD_SYNC_ST_Pos)                                              /*!< 0x00000001 */
#define AOS_MISC_CTL_RD_SYNC_ST                                                 AOS_MISC_CTL_RD_SYNC_ST_Msk                                                               /*!< read sleep timer from aos sync data path */
#define AOS_MISC_CTL_GLB_POR_DIS_Pos                                            (1U)
#define AOS_MISC_CTL_GLB_POR_DIS_Msk                                            (0x00000001U << AOS_MISC_CTL_GLB_POR_DIS_Pos)                                             /*!< 0x00000002 */
#define AOS_MISC_CTL_GLB_POR_DIS                                                AOS_MISC_CTL_GLB_POR_DIS_Msk                                                              /*!< Disable bit of global POR come from ATOP */
#define AOS_MISC_CTL_GLB_POR_DG_EN_Pos                                          (2U)
#define AOS_MISC_CTL_GLB_POR_DG_EN_Msk                                          (0x00000001U << AOS_MISC_CTL_GLB_POR_DG_EN_Pos)                                           /*!< 0x00000004 */
#define AOS_MISC_CTL_GLB_POR_DG_EN                                              AOS_MISC_CTL_GLB_POR_DG_EN_Msk                                                            /*!< Global POR deglitch enable bit */
#define AOS_MISC_CTL_PAD_RSTN_DIS_Pos                                           (3U)
#define AOS_MISC_CTL_PAD_RSTN_DIS_Msk                                           (0x00000001U << AOS_MISC_CTL_PAD_RSTN_DIS_Pos)                                            /*!< 0x00000008 */
#define AOS_MISC_CTL_PAD_RSTN_DIS                                               AOS_MISC_CTL_PAD_RSTN_DIS_Msk                                                             /*!< Disable bit of PAD reset */

/*********  Bit definition for AOS_CLK_MMFACTOR_APS (0x19C) register  *********/
#define AOS_CLK_MMFACTOR_APS_FACTOR_Pos                                         (0U)
#define AOS_CLK_MMFACTOR_APS_FACTOR_Msk                                         (0x0000001FU << AOS_CLK_MMFACTOR_APS_FACTOR_Pos)                                          /*!< 0x0000001F */
#define AOS_CLK_MMFACTOR_APS_FACTOR                                             AOS_CLK_MMFACTOR_APS_FACTOR_Msk                                                           /*!< cm3 clock mask modulator factor 5'b00000 : no cm3 clock 5'b10001~5'b11111 : reserved others : decrease cm3 clock frequency by multi N/16(set r_cm3_clk_mmfactor first, then trigger r_cm3_clk_mmfactor_en) */
#define AOS_CLK_MMFACTOR_APS_ENABLE_Pos                                         (5U)
#define AOS_CLK_MMFACTOR_APS_ENABLE_Msk                                         (0x00000001U << AOS_CLK_MMFACTOR_APS_ENABLE_Pos)                                          /*!< 0x00000020 */
#define AOS_CLK_MMFACTOR_APS_ENABLE                                             AOS_CLK_MMFACTOR_APS_ENABLE_Msk                                                           /*!< enable (trigger by rising edge) r_cm3_clk_mmfactor */
#define AOS_CLK_MMFACTOR_APS_APS_CLK_MMFACTOR_CURR_Pos                          (6U)
#define AOS_CLK_MMFACTOR_APS_APS_CLK_MMFACTOR_CURR_Msk                          (0x0000001FU << AOS_CLK_MMFACTOR_APS_APS_CLK_MMFACTOR_CURR_Pos)                           /*!< 0x000007C0 */
#define AOS_CLK_MMFACTOR_APS_APS_CLK_MMFACTOR_CURR                              AOS_CLK_MMFACTOR_APS_APS_CLK_MMFACTOR_CURR_Msk                                            /*!< cm3 clock mask modulator factor in current cm3 mask modulator */
#define AOS_CLK_MMFACTOR_APS_APS_CLK_MMFACTOR_NEXT_Pos                          (11U)
#define AOS_CLK_MMFACTOR_APS_APS_CLK_MMFACTOR_NEXT_Msk                          (0x0000001FU << AOS_CLK_MMFACTOR_APS_APS_CLK_MMFACTOR_NEXT_Pos)                           /*!< 0x0000F800 */
#define AOS_CLK_MMFACTOR_APS_APS_CLK_MMFACTOR_NEXT                              AOS_CLK_MMFACTOR_APS_APS_CLK_MMFACTOR_NEXT_Msk                                            /*!< cm3 clock mask modulator factor which will be updated when counter is overflow */

/***********  Bit definition for AOS_SPI_CLK_SEL (0x1A4) register  ************/
#define AOS_SPI_CLK_SEL_SPI0_CLKSEL_Pos                                         (0U)
#define AOS_SPI_CLK_SEL_SPI0_CLKSEL_Msk                                         (0x00000007U << AOS_SPI_CLK_SEL_SPI0_CLKSEL_Pos)                                          /*!< 0x00000007 */
#define AOS_SPI_CLK_SEL_SPI0_CLKSEL                                             AOS_SPI_CLK_SEL_SPI0_CLKSEL_Msk                                                           /*!< Master SPI0 Peripheral Serial clock source select : 0 : CLK_RC 1 :CLK_XTAL 2 :clk_1p2g_div(comefrom VCO 2442MHz) 3 :CLK_160M_BB(come frome VCO 320MHz) 4 : CLK_D1_000M 5 ~ 7 :clk_ext_m3 */
#define AOS_SPI_CLK_SEL_SPI0_REFCLK_DIVN_Pos                                    (4U)
#define AOS_SPI_CLK_SEL_SPI0_REFCLK_DIVN_Msk                                    (0x00000003U << AOS_SPI_CLK_SEL_SPI0_REFCLK_DIVN_Pos)                                     /*!< 0x00000030 */
#define AOS_SPI_CLK_SEL_SPI0_REFCLK_DIVN                                        AOS_SPI_CLK_SEL_SPI0_REFCLK_DIVN_Msk                                                      /*!< Master SPI 0 source clock div by n: 2'b00 : div by 1 2'b01 : div by 2 2'b10 : div by 3 2'b11 : div by 4 */
#define AOS_SPI_CLK_SEL_SPI1_SCLK_DIV_Pos                                       (6U)
#define AOS_SPI_CLK_SEL_SPI1_SCLK_DIV_Msk                                       (0x00000003U << AOS_SPI_CLK_SEL_SPI1_SCLK_DIV_Pos)                                        /*!< 0x000000C0 */
#define AOS_SPI_CLK_SEL_SPI1_SCLK_DIV                                           AOS_SPI_CLK_SEL_SPI1_SCLK_DIV_Msk                                                         /*!< Master SPI 1 source clock div by n: 2'b00 : div by 1 2'b01 : div by 2 2'b10 : div by 3 2'b11 : div by 4 */
#define AOS_SPI_CLK_SEL_SPI1_CLK_SEL_Pos                                        (8U)
#define AOS_SPI_CLK_SEL_SPI1_CLK_SEL_Msk                                        (0x00000007U << AOS_SPI_CLK_SEL_SPI1_CLK_SEL_Pos)                                         /*!< 0x00000700 */
#define AOS_SPI_CLK_SEL_SPI1_CLK_SEL                                            AOS_SPI_CLK_SEL_SPI1_CLK_SEL_Msk                                                          /*!< Master SPI1 Peripheral Serial clock source select : 0 : CLK_RC 1 :CLK_XTAL 2 :clk_1p2g_div(comefrom VCO 2442MHz) 3 :CLK_160M_BB(come frome VCO 320MHz) 4 ~ 7 :clk_ext_m3 */
#define AOS_SPI_CLK_SEL_SPI2_CLK_SEL_Pos                                        (12U)
#define AOS_SPI_CLK_SEL_SPI2_CLK_SEL_Msk                                        (0x00000007U << AOS_SPI_CLK_SEL_SPI2_CLK_SEL_Pos)                                         /*!< 0x00007000 */
#define AOS_SPI_CLK_SEL_SPI2_CLK_SEL                                            AOS_SPI_CLK_SEL_SPI2_CLK_SEL_Msk                                                          /*!< Slave SPI2 Peripheral Serial clock source select : 0 : CLK_RC 1 :CLK_XTAL 2 :clk_1p2g_div(comefrom VCO 2442MHz) 3 :CLK_160M_BB(come frome VCO 320MHz) 4 ~ 7 :clk_ext_m3 */
#define AOS_SPI_CLK_SEL_SPI2_SCLK_DIV_Pos                                       (16U)
#define AOS_SPI_CLK_SEL_SPI2_SCLK_DIV_Msk                                       (0x00000003U << AOS_SPI_CLK_SEL_SPI2_SCLK_DIV_Pos)                                        /*!< 0x00030000 */
#define AOS_SPI_CLK_SEL_SPI2_SCLK_DIV                                           AOS_SPI_CLK_SEL_SPI2_SCLK_DIV_Msk                                                         /*!< Slave SPI 2 source clock div by n: 2'b00 : div by 1 2'b01 : div by 2 2'b10 : div by 3 2'b11 : div by 4 */
#define AOS_SPI_CLK_SEL_SPI3_SCLK_DIV_Pos                                       (18U)
#define AOS_SPI_CLK_SEL_SPI3_SCLK_DIV_Msk                                       (0x00000003U << AOS_SPI_CLK_SEL_SPI3_SCLK_DIV_Pos)                                        /*!< 0x000C0000 */
#define AOS_SPI_CLK_SEL_SPI3_SCLK_DIV                                           AOS_SPI_CLK_SEL_SPI3_SCLK_DIV_Msk                                                         /*!< Master SPI 3 source clock div by n: 2'b00 : div by 1 2'b01 : div by 2 2'b10 : div by 3 2'b11 : div by 4 */
#define AOS_SPI_CLK_SEL_SPI3_CLK_SEL_Pos                                        (20U)
#define AOS_SPI_CLK_SEL_SPI3_CLK_SEL_Msk                                        (0x00000007U << AOS_SPI_CLK_SEL_SPI3_CLK_SEL_Pos)                                         /*!< 0x00700000 */
#define AOS_SPI_CLK_SEL_SPI3_CLK_SEL                                            AOS_SPI_CLK_SEL_SPI3_CLK_SEL_Msk                                                          /*!< Master SPI3 Peripheral Serial clock source select : 0 : CLK_RC 1 :CLK_XTAL 2 :clk_1p2g_div(comefrom VCO 2442MHz) 3 :CLK_160M_BB(come frome VCO 320MHz) 4 ~ 7 :clk_ext_m3 */
#define AOS_SPI_CLK_SEL_SPI0_HCLK_EN_Pos                                        (23U)
#define AOS_SPI_CLK_SEL_SPI0_HCLK_EN_Msk                                        (0x00000001U << AOS_SPI_CLK_SEL_SPI0_HCLK_EN_Pos)                                         /*!< 0x00800000 */
#define AOS_SPI_CLK_SEL_SPI0_HCLK_EN                                            AOS_SPI_CLK_SEL_SPI0_HCLK_EN_Msk                                                          /*!< QSPI0 clock enable */
#define AOS_SPI_CLK_SEL_SPI0_PCLK_EN_Pos                                        (24U)
#define AOS_SPI_CLK_SEL_SPI0_PCLK_EN_Msk                                        (0x00000001U << AOS_SPI_CLK_SEL_SPI0_PCLK_EN_Pos)                                         /*!< 0x01000000 */
#define AOS_SPI_CLK_SEL_SPI0_PCLK_EN                                            AOS_SPI_CLK_SEL_SPI0_PCLK_EN_Msk                                                          /*!< SPI0 clock enable */
#define AOS_SPI_CLK_SEL_SPI1_PCLK_EN_Pos                                        (25U)
#define AOS_SPI_CLK_SEL_SPI1_PCLK_EN_Msk                                        (0x00000001U << AOS_SPI_CLK_SEL_SPI1_PCLK_EN_Pos)                                         /*!< 0x02000000 */
#define AOS_SPI_CLK_SEL_SPI1_PCLK_EN                                            AOS_SPI_CLK_SEL_SPI1_PCLK_EN_Msk                                                          /*!< Master SPI1 clock enable */
#define AOS_SPI_CLK_SEL_SPI2_PCLK_EN_Pos                                        (26U)
#define AOS_SPI_CLK_SEL_SPI2_PCLK_EN_Msk                                        (0x00000001U << AOS_SPI_CLK_SEL_SPI2_PCLK_EN_Pos)                                         /*!< 0x04000000 */
#define AOS_SPI_CLK_SEL_SPI2_PCLK_EN                                            AOS_SPI_CLK_SEL_SPI2_PCLK_EN_Msk                                                          /*!< Slave SPI2 clock enable */
#define AOS_SPI_CLK_SEL_SPI3_PCLK_EN_Pos                                        (27U)
#define AOS_SPI_CLK_SEL_SPI3_PCLK_EN_Msk                                        (0x00000001U << AOS_SPI_CLK_SEL_SPI3_PCLK_EN_Pos)                                         /*!< 0x08000000 */
#define AOS_SPI_CLK_SEL_SPI3_PCLK_EN                                            AOS_SPI_CLK_SEL_SPI3_PCLK_EN_Msk                                                          /*!< Master SPI3 clock enable */
#define AOS_SPI_CLK_SEL_SPI0_REFCLK_EN_Pos                                      (28U)
#define AOS_SPI_CLK_SEL_SPI0_REFCLK_EN_Msk                                      (0x00000001U << AOS_SPI_CLK_SEL_SPI0_REFCLK_EN_Pos)                                       /*!< 0x10000000 */
#define AOS_SPI_CLK_SEL_SPI0_REFCLK_EN                                          AOS_SPI_CLK_SEL_SPI0_REFCLK_EN_Msk                                                        /*!< QSPI0 Ref clock enable */
#define AOS_SPI_CLK_SEL_SPI1_SCLK_EN_Pos                                        (29U)
#define AOS_SPI_CLK_SEL_SPI1_SCLK_EN_Msk                                        (0x00000001U << AOS_SPI_CLK_SEL_SPI1_SCLK_EN_Pos)                                         /*!< 0x20000000 */
#define AOS_SPI_CLK_SEL_SPI1_SCLK_EN                                            AOS_SPI_CLK_SEL_SPI1_SCLK_EN_Msk                                                          /*!< Master SPI1 Peripheral Serial clock enable */
#define AOS_SPI_CLK_SEL_SPI2_SCLK_EN_Pos                                        (30U)
#define AOS_SPI_CLK_SEL_SPI2_SCLK_EN_Msk                                        (0x00000001U << AOS_SPI_CLK_SEL_SPI2_SCLK_EN_Pos)                                         /*!< 0x40000000 */
#define AOS_SPI_CLK_SEL_SPI2_SCLK_EN                                            AOS_SPI_CLK_SEL_SPI2_SCLK_EN_Msk                                                          /*!< Slave SPI2 Peripheral Serial clock enable */
#define AOS_SPI_CLK_SEL_SPI3_SCLK_EN_Pos                                        (31U)
#define AOS_SPI_CLK_SEL_SPI3_SCLK_EN_Msk                                        (0x00000001U << AOS_SPI_CLK_SEL_SPI3_SCLK_EN_Pos)                                         /*!< 0x80000000 */
#define AOS_SPI_CLK_SEL_SPI3_SCLK_EN                                            AOS_SPI_CLK_SEL_SPI3_SCLK_EN_Msk                                                          /*!< Master SPI3 Peripheral Serial clock enable */

/**********  Bit definition for AOS_APS_DM_CLK_SEL (0x1A8) register  **********/
#define AOS_APS_DM_CLK_SEL_I2S_SCLK_SRC_DIV_Pos                                 (0U)
#define AOS_APS_DM_CLK_SEL_I2S_SCLK_SRC_DIV_Msk                                 (0x0000003FU << AOS_APS_DM_CLK_SEL_I2S_SCLK_SRC_DIV_Pos)                                  /*!< 0x0000003F */
#define AOS_APS_DM_CLK_SEL_I2S_SCLK_SRC_DIV                                     AOS_APS_DM_CLK_SEL_I2S_SCLK_SRC_DIV_Msk                                                   /*!< Master I2S Serial Interface Clock source Div: 6'd0  : /1 6'd1  : /2 6'd2  : /3 6'd3  : /4 ~ 6'd63  : /64 */
#define AOS_APS_DM_CLK_SEL_I2S_SCLK_SRC_SEL_Pos                                 (6U)
#define AOS_APS_DM_CLK_SEL_I2S_SCLK_SRC_SEL_Msk                                 (0x00000003U << AOS_APS_DM_CLK_SEL_I2S_SCLK_SRC_SEL_Pos)                                  /*!< 0x000000C0 */
#define AOS_APS_DM_CLK_SEL_I2S_SCLK_SRC_SEL                                     AOS_APS_DM_CLK_SEL_I2S_SCLK_SRC_SEL_Msk                                                   /*!< Master I2S Serial Interface Clock source Select: 2'd0  : CLK_XTAL_BB 2'd1  : CLK_RC_BB 2'd2  : CLK_160M_BB 2'd3  : CLK_XTAL_BB */
#define AOS_APS_DM_CLK_SEL_I2S_SCLK_EN_Pos                                      (9U)
#define AOS_APS_DM_CLK_SEL_I2S_SCLK_EN_Msk                                      (0x00000001U << AOS_APS_DM_CLK_SEL_I2S_SCLK_EN_Pos)                                       /*!< 0x00000200 */
#define AOS_APS_DM_CLK_SEL_I2S_SCLK_EN                                          AOS_APS_DM_CLK_SEL_I2S_SCLK_EN_Msk                                                        /*!< Master I2S Serial Interface Clock enable. 1'd1 : Clock Enable */
#define AOS_APS_DM_CLK_SEL_APSXIP_CACHE_HCLK_EN_Pos                             (12U)
#define AOS_APS_DM_CLK_SEL_APSXIP_CACHE_HCLK_EN_Msk                             (0x00000001U << AOS_APS_DM_CLK_SEL_APSXIP_CACHE_HCLK_EN_Pos)                              /*!< 0x00001000 */
#define AOS_APS_DM_CLK_SEL_APSXIP_CACHE_HCLK_EN                                 AOS_APS_DM_CLK_SEL_APSXIP_CACHE_HCLK_EN_Msk                                               /*!< XIP cache Clock enable. 1'd1 : Clock Enable */
#define AOS_APS_DM_CLK_SEL_APSXIP_PREFT_HCLK_EN_Pos                             (13U)
#define AOS_APS_DM_CLK_SEL_APSXIP_PREFT_HCLK_EN_Msk                             (0x00000001U << AOS_APS_DM_CLK_SEL_APSXIP_PREFT_HCLK_EN_Pos)                              /*!< 0x00002000 */
#define AOS_APS_DM_CLK_SEL_APSXIP_PREFT_HCLK_EN                                 AOS_APS_DM_CLK_SEL_APSXIP_PREFT_HCLK_EN_Msk                                               /*!< XIP prefetch Clock enable. 1'd1 : Clock Enable */
#define AOS_APS_DM_CLK_SEL_AUX_DSADC_PCLK_EN_Pos                                (14U)
#define AOS_APS_DM_CLK_SEL_AUX_DSADC_PCLK_EN_Msk                                (0x00000001U << AOS_APS_DM_CLK_SEL_AUX_DSADC_PCLK_EN_Pos)                                 /*!< 0x00004000 */
#define AOS_APS_DM_CLK_SEL_AUX_DSADC_PCLK_EN                                    AOS_APS_DM_CLK_SEL_AUX_DSADC_PCLK_EN_Msk                                                  /*!< DSADC pclk enable */
#define AOS_APS_DM_CLK_SEL_AUX_DSADC_CLK_EN_Pos                                 (15U)
#define AOS_APS_DM_CLK_SEL_AUX_DSADC_CLK_EN_Msk                                 (0x00000001U << AOS_APS_DM_CLK_SEL_AUX_DSADC_CLK_EN_Pos)                                  /*!< 0x00008000 */
#define AOS_APS_DM_CLK_SEL_AUX_DSADC_CLK_EN                                     AOS_APS_DM_CLK_SEL_AUX_DSADC_CLK_EN_Msk                                                   /*!< DSADC function clock enable */
#define AOS_APS_DM_CLK_SEL_PDM_IO_CLK_SRC_DIV_Pos                               (16U)
#define AOS_APS_DM_CLK_SEL_PDM_IO_CLK_SRC_DIV_Msk                               (0x000000FFU << AOS_APS_DM_CLK_SEL_PDM_IO_CLK_SRC_DIV_Pos)                                /*!< 0x00FF0000 */
#define AOS_APS_DM_CLK_SEL_PDM_IO_CLK_SRC_DIV                                   AOS_APS_DM_CLK_SEL_PDM_IO_CLK_SRC_DIV_Msk                                                 /*!< PDM to IO Clock source Div: 8'd0  : /1 8'd1  : /2 8'd2  : /3 8'd3  : /4 ~ 8'd255  : /256 */
#define AOS_APS_DM_CLK_SEL_PDM_IO_CLK_SRC_SEL_Pos                               (24U)
#define AOS_APS_DM_CLK_SEL_PDM_IO_CLK_SRC_SEL_Msk                               (0x00000001U << AOS_APS_DM_CLK_SEL_PDM_IO_CLK_SRC_SEL_Pos)                                /*!< 0x01000000 */
#define AOS_APS_DM_CLK_SEL_PDM_IO_CLK_SRC_SEL                                   AOS_APS_DM_CLK_SEL_PDM_IO_CLK_SRC_SEL_Msk                                                 /*!< PDM to IO source Select: 1'd0  : CLK_160M_BB 1'd1  : CLK_XTAL_BB */
#define AOS_APS_DM_CLK_SEL_PDM_IO_CLK_EN_Pos                                    (25U)
#define AOS_APS_DM_CLK_SEL_PDM_IO_CLK_EN_Msk                                    (0x00000001U << AOS_APS_DM_CLK_SEL_PDM_IO_CLK_EN_Pos)                                     /*!< 0x02000000 */
#define AOS_APS_DM_CLK_SEL_PDM_IO_CLK_EN                                        AOS_APS_DM_CLK_SEL_PDM_IO_CLK_EN_Msk                                                      /*!< PDM to IO Clock enable. 1'd1 : Clock Enable */
#define AOS_APS_DM_CLK_SEL_PDM_CLK_SRC_DIV_Pos                                  (26U)
#define AOS_APS_DM_CLK_SEL_PDM_CLK_SRC_DIV_Msk                                  (0x00000003U << AOS_APS_DM_CLK_SEL_PDM_CLK_SRC_DIV_Pos)                                   /*!< 0x0C000000 */
#define AOS_APS_DM_CLK_SEL_PDM_CLK_SRC_DIV                                      AOS_APS_DM_CLK_SEL_PDM_CLK_SRC_DIV_Msk                                                    /*!< PDM Source Clock source Divn select(CLK_DECI_160M_BB) : 2'd0  : div1 2'd1  : div2 2'd1  : div3(default) 2'd1  : div4 */
#define AOS_APS_DM_CLK_SEL_PDM_CLK_SRC_SEL_Pos                                  (28U)
#define AOS_APS_DM_CLK_SEL_PDM_CLK_SRC_SEL_Msk                                  (0x00000001U << AOS_APS_DM_CLK_SEL_PDM_CLK_SRC_SEL_Pos)                                   /*!< 0x10000000 */
#define AOS_APS_DM_CLK_SEL_PDM_CLK_SRC_SEL                                      AOS_APS_DM_CLK_SEL_PDM_CLK_SRC_SEL_Msk                                                    /*!< PDM source Select: 1'd0  : PDM System come fron divn 1'd1  : CLK_XTAL_BB */
#define AOS_APS_DM_CLK_SEL_PDM_CLK_DIV_EN_Pos                                   (29U)
#define AOS_APS_DM_CLK_SEL_PDM_CLK_DIV_EN_Msk                                   (0x00000001U << AOS_APS_DM_CLK_SEL_PDM_CLK_DIV_EN_Pos)                                    /*!< 0x20000000 */
#define AOS_APS_DM_CLK_SEL_PDM_CLK_DIV_EN                                       AOS_APS_DM_CLK_SEL_PDM_CLK_DIV_EN_Msk                                                     /*!< M3 subsystem clock divn gating control bit  0: gate PDM clock divn 1: ungate the PDM clock divn */
#define AOS_APS_DM_CLK_SEL_PDM_CLK_EN_Pos                                       (30U)
#define AOS_APS_DM_CLK_SEL_PDM_CLK_EN_Msk                                       (0x00000001U << AOS_APS_DM_CLK_SEL_PDM_CLK_EN_Pos)                                        /*!< 0x40000000 */
#define AOS_APS_DM_CLK_SEL_PDM_CLK_EN                                           AOS_APS_DM_CLK_SEL_PDM_CLK_EN_Msk                                                         /*!< PDM system Clock enable. 1'd1 : Clock Enable */
#define AOS_APS_DM_CLK_SEL_PDM_PCLK_EN_Pos                                      (31U)
#define AOS_APS_DM_CLK_SEL_PDM_PCLK_EN_Msk                                      (0x00000001U << AOS_APS_DM_CLK_SEL_PDM_PCLK_EN_Pos)                                       /*!< 0x80000000 */
#define AOS_APS_DM_CLK_SEL_PDM_PCLK_EN                                          AOS_APS_DM_CLK_SEL_PDM_PCLK_EN_Msk                                                        /*!< PDM pclk clock enable */

/************  Bit definition for AOS_MPSYNC_CTL (0x1AC) register  ************/
#define AOS_MPSYNC_CTL_MPSYNC_RFPHY_MODE_Pos                                    (0U)
#define AOS_MPSYNC_CTL_MPSYNC_RFPHY_MODE_Msk                                    (0x00000001U << AOS_MPSYNC_CTL_MPSYNC_RFPHY_MODE_Pos)                                     /*!< 0x00000001 */
#define AOS_MPSYNC_CTL_MPSYNC_RFPHY_MODE                                        AOS_MPSYNC_CTL_MPSYNC_RFPHY_MODE_Msk                                                      /*!< Chip operates in RF+PHY only mode */
#define AOS_MPSYNC_CTL_MPSYNC_MACPHY_MODE_Pos                                   (1U)
#define AOS_MPSYNC_CTL_MPSYNC_MACPHY_MODE_Msk                                   (0x00000001U << AOS_MPSYNC_CTL_MPSYNC_MACPHY_MODE_Pos)                                    /*!< 0x00000002 */
#define AOS_MPSYNC_CTL_MPSYNC_MACPHY_MODE                                       AOS_MPSYNC_CTL_MPSYNC_MACPHY_MODE_Msk                                                     /*!< Used the new mpsync (mpsync_mac+mpsyn_phy) instead of mpsync in normal mode */
#define AOS_MPSYNC_CTL_TX_DATA_VALID_T_Pos                                      (4U)
#define AOS_MPSYNC_CTL_TX_DATA_VALID_T_Msk                                      (0x0000000FU << AOS_MPSYNC_CTL_TX_DATA_VALID_T_Pos)                                       /*!< 0x000000F0 */
#define AOS_MPSYNC_CTL_TX_DATA_VALID_T                                          AOS_MPSYNC_CTL_TX_DATA_VALID_T_Msk                                                        /*!< The period to keep the tx_data in asynchronous interface */
#define AOS_MPSYNC_CTL_RX_DATA_VALID_T_Pos                                      (8U)
#define AOS_MPSYNC_CTL_RX_DATA_VALID_T_Msk                                      (0x0000000FU << AOS_MPSYNC_CTL_RX_DATA_VALID_T_Pos)                                       /*!< 0x00000F00 */
#define AOS_MPSYNC_CTL_RX_DATA_VALID_T                                          AOS_MPSYNC_CTL_RX_DATA_VALID_T_Msk                                                        /*!< The period to keep the rx_data in asynchronous interface */

/**********  Bit definition for AOS_CAM_XVCLK_SEL (0x1B0) register  ***********/
#define AOS_CAM_XVCLK_SEL_CAM_XVCLKSEL_Pos                                      (0U)
#define AOS_CAM_XVCLK_SEL_CAM_XVCLKSEL_Msk                                      (0x00000007U << AOS_CAM_XVCLK_SEL_CAM_XVCLKSEL_Pos)                                       /*!< 0x00000007 */
#define AOS_CAM_XVCLK_SEL_CAM_XVCLKSEL                                          AOS_CAM_XVCLK_SEL_CAM_XVCLKSEL_Msk                                                        /*!< Camera XVCLK clock source select : 0 : CLK_XTAL 1 :CLK_X2_XTAL 2 :clk_1p2g_div(comefrom VCO 2442MHz) 3 :CLK_160M_BB(come frome VCO 320MHz) 4 ~ 7 :clk_ext_m3 */
#define AOS_CAM_XVCLK_SEL_CAM_XVCLK_DIVN_Pos                                    (4U)
#define AOS_CAM_XVCLK_SEL_CAM_XVCLK_DIVN_Msk                                    (0x00000003U << AOS_CAM_XVCLK_SEL_CAM_XVCLK_DIVN_Pos)                                     /*!< 0x00000030 */
#define AOS_CAM_XVCLK_SEL_CAM_XVCLK_DIVN                                        AOS_CAM_XVCLK_SEL_CAM_XVCLK_DIVN_Msk                                                      /*!< Camera XVCLK source clock div by n: 2'b00 : div by 1 2'b01 : div by 2 2'b10 : div by 3 2'b11 : div by 4 */
#define AOS_CAM_XVCLK_SEL_CAM_XVCLK_EN_Pos                                      (8U)
#define AOS_CAM_XVCLK_SEL_CAM_XVCLK_EN_Msk                                      (0x00000001U << AOS_CAM_XVCLK_SEL_CAM_XVCLK_EN_Pos)                                       /*!< 0x00000100 */
#define AOS_CAM_XVCLK_SEL_CAM_XVCLK_EN                                          AOS_CAM_XVCLK_SEL_CAM_XVCLK_EN_Msk                                                        /*!< Camera XVCLK clock enable */

/***********  Bit definition for AOS_PMS_CTRL_ADD (0x1B4) register  ***********/
#define AOS_PMS_CTRL_ADD_BUCK_HPBG_CAL_Pos                                      (0U)
#define AOS_PMS_CTRL_ADD_BUCK_HPBG_CAL_Msk                                      (0x0000000FU << AOS_PMS_CTRL_ADD_BUCK_HPBG_CAL_Pos)                                       /*!< 0x0000000F */
#define AOS_PMS_CTRL_ADD_BUCK_HPBG_CAL                                          AOS_PMS_CTRL_ADD_BUCK_HPBG_CAL_Msk                                                        /*!<  */
#define AOS_PMS_CTRL_ADD_BUCK_HPBG_EN_Pos                                       (4U)
#define AOS_PMS_CTRL_ADD_BUCK_HPBG_EN_Msk                                       (0x00000001U << AOS_PMS_CTRL_ADD_BUCK_HPBG_EN_Pos)                                        /*!< 0x00000010 */
#define AOS_PMS_CTRL_ADD_BUCK_HPBG_EN                                           AOS_PMS_CTRL_ADD_BUCK_HPBG_EN_Msk                                                         /*!<  */
#define AOS_PMS_CTRL_ADD_ISO_EN_B_Pos                                           (5U)
#define AOS_PMS_CTRL_ADD_ISO_EN_B_Msk                                           (0x00000001U << AOS_PMS_CTRL_ADD_ISO_EN_B_Pos)                                            /*!< 0x00000020 */
#define AOS_PMS_CTRL_ADD_ISO_EN_B                                               AOS_PMS_CTRL_ADD_ISO_EN_B_Msk                                                             /*!<  */
#define AOS_PMS_CTRL_ADD_TESTMUX_SEL2_Pos                                       (6U)
#define AOS_PMS_CTRL_ADD_TESTMUX_SEL2_Msk                                       (0x00000007U << AOS_PMS_CTRL_ADD_TESTMUX_SEL2_Pos)                                        /*!< 0x000001C0 */
#define AOS_PMS_CTRL_ADD_TESTMUX_SEL2                                           AOS_PMS_CTRL_ADD_TESTMUX_SEL2_Msk                                                         /*!<  */
#define AOS_PMS_CTRL_ADD_PU_BUCK_HPBG_OVR_CTL_Pos                               (12U)
#define AOS_PMS_CTRL_ADD_PU_BUCK_HPBG_OVR_CTL_Msk                               (0x00000001U << AOS_PMS_CTRL_ADD_PU_BUCK_HPBG_OVR_CTL_Pos)                                /*!< 0x00001000 */
#define AOS_PMS_CTRL_ADD_PU_BUCK_HPBG_OVR_CTL                                   AOS_PMS_CTRL_ADD_PU_BUCK_HPBG_OVR_CTL_Msk                                                 /*!<  */

/********  Bit definition for AOS_WDT_RST_MASK_CTRL1 (0x1B8) register  ********/
#define AOS_WDT_RST_MASK_CTRL1_I2C_MSQ_WDT_RST_ENB_Pos                          (0U)
#define AOS_WDT_RST_MASK_CTRL1_I2C_MSQ_WDT_RST_ENB_Msk                          (0x00000001U << AOS_WDT_RST_MASK_CTRL1_I2C_MSQ_WDT_RST_ENB_Pos)                           /*!< 0x00000001 */
#define AOS_WDT_RST_MASK_CTRL1_I2C_MSQ_WDT_RST_ENB                              AOS_WDT_RST_MASK_CTRL1_I2C_MSQ_WDT_RST_ENB_Msk                                            /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL1_I2C_APS_WDT_RST_ENB_Pos                          (1U)
#define AOS_WDT_RST_MASK_CTRL1_I2C_APS_WDT_RST_ENB_Msk                          (0x00000001U << AOS_WDT_RST_MASK_CTRL1_I2C_APS_WDT_RST_ENB_Pos)                           /*!< 0x00000002 */
#define AOS_WDT_RST_MASK_CTRL1_I2C_APS_WDT_RST_ENB                              AOS_WDT_RST_MASK_CTRL1_I2C_APS_WDT_RST_ENB_Msk                                            /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL1_I2S_MSQ_WDT_RST_ENB_Pos                          (2U)
#define AOS_WDT_RST_MASK_CTRL1_I2S_MSQ_WDT_RST_ENB_Msk                          (0x00000001U << AOS_WDT_RST_MASK_CTRL1_I2S_MSQ_WDT_RST_ENB_Pos)                           /*!< 0x00000004 */
#define AOS_WDT_RST_MASK_CTRL1_I2S_MSQ_WDT_RST_ENB                              AOS_WDT_RST_MASK_CTRL1_I2S_MSQ_WDT_RST_ENB_Msk                                            /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL1_I2S_APS_WDT_RST_ENB_Pos                          (3U)
#define AOS_WDT_RST_MASK_CTRL1_I2S_APS_WDT_RST_ENB_Msk                          (0x00000001U << AOS_WDT_RST_MASK_CTRL1_I2S_APS_WDT_RST_ENB_Pos)                           /*!< 0x00000008 */
#define AOS_WDT_RST_MASK_CTRL1_I2S_APS_WDT_RST_ENB                              AOS_WDT_RST_MASK_CTRL1_I2S_APS_WDT_RST_ENB_Msk                                            /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL1_PDM_MSQ_WDT_RST_ENB_Pos                          (4U)
#define AOS_WDT_RST_MASK_CTRL1_PDM_MSQ_WDT_RST_ENB_Msk                          (0x00000001U << AOS_WDT_RST_MASK_CTRL1_PDM_MSQ_WDT_RST_ENB_Pos)                           /*!< 0x00000010 */
#define AOS_WDT_RST_MASK_CTRL1_PDM_MSQ_WDT_RST_ENB                              AOS_WDT_RST_MASK_CTRL1_PDM_MSQ_WDT_RST_ENB_Msk                                            /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL1_PDM_APS_WDT_RST_ENB_Pos                          (5U)
#define AOS_WDT_RST_MASK_CTRL1_PDM_APS_WDT_RST_ENB_Msk                          (0x00000001U << AOS_WDT_RST_MASK_CTRL1_PDM_APS_WDT_RST_ENB_Pos)                           /*!< 0x00000020 */
#define AOS_WDT_RST_MASK_CTRL1_PDM_APS_WDT_RST_ENB                              AOS_WDT_RST_MASK_CTRL1_PDM_APS_WDT_RST_ENB_Msk                                            /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL1_PWM_MSQ_WDT_RST_ENB_Pos                          (6U)
#define AOS_WDT_RST_MASK_CTRL1_PWM_MSQ_WDT_RST_ENB_Msk                          (0x00000001U << AOS_WDT_RST_MASK_CTRL1_PWM_MSQ_WDT_RST_ENB_Pos)                           /*!< 0x00000040 */
#define AOS_WDT_RST_MASK_CTRL1_PWM_MSQ_WDT_RST_ENB                              AOS_WDT_RST_MASK_CTRL1_PWM_MSQ_WDT_RST_ENB_Msk                                            /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL1_PWM_APS_WDT_RST_ENB_Pos                          (7U)
#define AOS_WDT_RST_MASK_CTRL1_PWM_APS_WDT_RST_ENB_Msk                          (0x00000001U << AOS_WDT_RST_MASK_CTRL1_PWM_APS_WDT_RST_ENB_Pos)                           /*!< 0x00000080 */
#define AOS_WDT_RST_MASK_CTRL1_PWM_APS_WDT_RST_ENB                              AOS_WDT_RST_MASK_CTRL1_PWM_APS_WDT_RST_ENB_Msk                                            /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL1_TMR0_MSQ_WDT_RST_ENB_Pos                         (8U)
#define AOS_WDT_RST_MASK_CTRL1_TMR0_MSQ_WDT_RST_ENB_Msk                         (0x00000001U << AOS_WDT_RST_MASK_CTRL1_TMR0_MSQ_WDT_RST_ENB_Pos)                          /*!< 0x00000100 */
#define AOS_WDT_RST_MASK_CTRL1_TMR0_MSQ_WDT_RST_ENB                             AOS_WDT_RST_MASK_CTRL1_TMR0_MSQ_WDT_RST_ENB_Msk                                           /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL1_TMR0_APS_WDT_RST_ENB_Pos                         (9U)
#define AOS_WDT_RST_MASK_CTRL1_TMR0_APS_WDT_RST_ENB_Msk                         (0x00000001U << AOS_WDT_RST_MASK_CTRL1_TMR0_APS_WDT_RST_ENB_Pos)                          /*!< 0x00000200 */
#define AOS_WDT_RST_MASK_CTRL1_TMR0_APS_WDT_RST_ENB                             AOS_WDT_RST_MASK_CTRL1_TMR0_APS_WDT_RST_ENB_Msk                                           /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL1_TMR1_MSQ_WDT_RST_ENB_Pos                         (10U)
#define AOS_WDT_RST_MASK_CTRL1_TMR1_MSQ_WDT_RST_ENB_Msk                         (0x00000001U << AOS_WDT_RST_MASK_CTRL1_TMR1_MSQ_WDT_RST_ENB_Pos)                          /*!< 0x00000400 */
#define AOS_WDT_RST_MASK_CTRL1_TMR1_MSQ_WDT_RST_ENB                             AOS_WDT_RST_MASK_CTRL1_TMR1_MSQ_WDT_RST_ENB_Msk                                           /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL1_TMR1_APS_WDT_RST_ENB_Pos                         (11U)
#define AOS_WDT_RST_MASK_CTRL1_TMR1_APS_WDT_RST_ENB_Msk                         (0x00000001U << AOS_WDT_RST_MASK_CTRL1_TMR1_APS_WDT_RST_ENB_Pos)                          /*!< 0x00000800 */
#define AOS_WDT_RST_MASK_CTRL1_TMR1_APS_WDT_RST_ENB                             AOS_WDT_RST_MASK_CTRL1_TMR1_APS_WDT_RST_ENB_Msk                                           /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL1_WDT_MSQ_WDT_RST_ENB_Pos                          (12U)
#define AOS_WDT_RST_MASK_CTRL1_WDT_MSQ_WDT_RST_ENB_Msk                          (0x00000001U << AOS_WDT_RST_MASK_CTRL1_WDT_MSQ_WDT_RST_ENB_Pos)                           /*!< 0x00001000 */
#define AOS_WDT_RST_MASK_CTRL1_WDT_MSQ_WDT_RST_ENB                              AOS_WDT_RST_MASK_CTRL1_WDT_MSQ_WDT_RST_ENB_Msk                                            /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL1_WDT_APS_WDT_RST_ENB_Pos                          (13U)
#define AOS_WDT_RST_MASK_CTRL1_WDT_APS_WDT_RST_ENB_Msk                          (0x00000001U << AOS_WDT_RST_MASK_CTRL1_WDT_APS_WDT_RST_ENB_Pos)                           /*!< 0x00002000 */
#define AOS_WDT_RST_MASK_CTRL1_WDT_APS_WDT_RST_ENB                              AOS_WDT_RST_MASK_CTRL1_WDT_APS_WDT_RST_ENB_Msk                                            /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL1_VIC_MSQ_WDT_RST_ENB_Pos                          (14U)
#define AOS_WDT_RST_MASK_CTRL1_VIC_MSQ_WDT_RST_ENB_Msk                          (0x00000001U << AOS_WDT_RST_MASK_CTRL1_VIC_MSQ_WDT_RST_ENB_Pos)                           /*!< 0x00004000 */
#define AOS_WDT_RST_MASK_CTRL1_VIC_MSQ_WDT_RST_ENB                              AOS_WDT_RST_MASK_CTRL1_VIC_MSQ_WDT_RST_ENB_Msk                                            /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL1_VIC_APS_WDT_RST_ENB_Pos                          (15U)
#define AOS_WDT_RST_MASK_CTRL1_VIC_APS_WDT_RST_ENB_Msk                          (0x00000001U << AOS_WDT_RST_MASK_CTRL1_VIC_APS_WDT_RST_ENB_Pos)                           /*!< 0x00008000 */
#define AOS_WDT_RST_MASK_CTRL1_VIC_APS_WDT_RST_ENB                              AOS_WDT_RST_MASK_CTRL1_VIC_APS_WDT_RST_ENB_Msk                                            /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL1_SYS_MSQ_WDT_RST_ENB_Pos                          (16U)
#define AOS_WDT_RST_MASK_CTRL1_SYS_MSQ_WDT_RST_ENB_Msk                          (0x00000001U << AOS_WDT_RST_MASK_CTRL1_SYS_MSQ_WDT_RST_ENB_Pos)                           /*!< 0x00010000 */
#define AOS_WDT_RST_MASK_CTRL1_SYS_MSQ_WDT_RST_ENB                              AOS_WDT_RST_MASK_CTRL1_SYS_MSQ_WDT_RST_ENB_Msk                                            /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL1_SYS_APS_WDT_RST_ENB_Pos                          (17U)
#define AOS_WDT_RST_MASK_CTRL1_SYS_APS_WDT_RST_ENB_Msk                          (0x00000001U << AOS_WDT_RST_MASK_CTRL1_SYS_APS_WDT_RST_ENB_Pos)                           /*!< 0x00020000 */
#define AOS_WDT_RST_MASK_CTRL1_SYS_APS_WDT_RST_ENB                              AOS_WDT_RST_MASK_CTRL1_SYS_APS_WDT_RST_ENB_Msk                                            /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL1_SPI0_MSQ_WDT_RST_ENB_Pos                         (18U)
#define AOS_WDT_RST_MASK_CTRL1_SPI0_MSQ_WDT_RST_ENB_Msk                         (0x00000001U << AOS_WDT_RST_MASK_CTRL1_SPI0_MSQ_WDT_RST_ENB_Pos)                          /*!< 0x00040000 */
#define AOS_WDT_RST_MASK_CTRL1_SPI0_MSQ_WDT_RST_ENB                             AOS_WDT_RST_MASK_CTRL1_SPI0_MSQ_WDT_RST_ENB_Msk                                           /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL1_SPI0_APS_WDT_RST_ENB_Pos                         (19U)
#define AOS_WDT_RST_MASK_CTRL1_SPI0_APS_WDT_RST_ENB_Msk                         (0x00000001U << AOS_WDT_RST_MASK_CTRL1_SPI0_APS_WDT_RST_ENB_Pos)                          /*!< 0x00080000 */
#define AOS_WDT_RST_MASK_CTRL1_SPI0_APS_WDT_RST_ENB                             AOS_WDT_RST_MASK_CTRL1_SPI0_APS_WDT_RST_ENB_Msk                                           /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL1_SPI1_MSQ_WDT_RST_ENB_Pos                         (20U)
#define AOS_WDT_RST_MASK_CTRL1_SPI1_MSQ_WDT_RST_ENB_Msk                         (0x00000001U << AOS_WDT_RST_MASK_CTRL1_SPI1_MSQ_WDT_RST_ENB_Pos)                          /*!< 0x00100000 */
#define AOS_WDT_RST_MASK_CTRL1_SPI1_MSQ_WDT_RST_ENB                             AOS_WDT_RST_MASK_CTRL1_SPI1_MSQ_WDT_RST_ENB_Msk                                           /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL1_SPI1_APS_WDT_RST_ENB_Pos                         (21U)
#define AOS_WDT_RST_MASK_CTRL1_SPI1_APS_WDT_RST_ENB_Msk                         (0x00000001U << AOS_WDT_RST_MASK_CTRL1_SPI1_APS_WDT_RST_ENB_Pos)                          /*!< 0x00200000 */
#define AOS_WDT_RST_MASK_CTRL1_SPI1_APS_WDT_RST_ENB                             AOS_WDT_RST_MASK_CTRL1_SPI1_APS_WDT_RST_ENB_Msk                                           /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL1_SPI2_MSQ_WDT_RST_ENB_Pos                         (22U)
#define AOS_WDT_RST_MASK_CTRL1_SPI2_MSQ_WDT_RST_ENB_Msk                         (0x00000001U << AOS_WDT_RST_MASK_CTRL1_SPI2_MSQ_WDT_RST_ENB_Pos)                          /*!< 0x00400000 */
#define AOS_WDT_RST_MASK_CTRL1_SPI2_MSQ_WDT_RST_ENB                             AOS_WDT_RST_MASK_CTRL1_SPI2_MSQ_WDT_RST_ENB_Msk                                           /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL1_SPI2_APS_WDT_RST_ENB_Pos                         (23U)
#define AOS_WDT_RST_MASK_CTRL1_SPI2_APS_WDT_RST_ENB_Msk                         (0x00000001U << AOS_WDT_RST_MASK_CTRL1_SPI2_APS_WDT_RST_ENB_Pos)                          /*!< 0x00800000 */
#define AOS_WDT_RST_MASK_CTRL1_SPI2_APS_WDT_RST_ENB                             AOS_WDT_RST_MASK_CTRL1_SPI2_APS_WDT_RST_ENB_Msk                                           /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL1_SPI3_MSQ_WDT_RST_ENB_Pos                         (24U)
#define AOS_WDT_RST_MASK_CTRL1_SPI3_MSQ_WDT_RST_ENB_Msk                         (0x00000001U << AOS_WDT_RST_MASK_CTRL1_SPI3_MSQ_WDT_RST_ENB_Pos)                          /*!< 0x01000000 */
#define AOS_WDT_RST_MASK_CTRL1_SPI3_MSQ_WDT_RST_ENB                             AOS_WDT_RST_MASK_CTRL1_SPI3_MSQ_WDT_RST_ENB_Msk                                           /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL1_SPI3_APS_WDT_RST_ENB_Pos                         (25U)
#define AOS_WDT_RST_MASK_CTRL1_SPI3_APS_WDT_RST_ENB_Msk                         (0x00000001U << AOS_WDT_RST_MASK_CTRL1_SPI3_APS_WDT_RST_ENB_Pos)                          /*!< 0x02000000 */
#define AOS_WDT_RST_MASK_CTRL1_SPI3_APS_WDT_RST_ENB                             AOS_WDT_RST_MASK_CTRL1_SPI3_APS_WDT_RST_ENB_Msk                                           /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL1_UART0_MSQ_WDT_RST_ENB_Pos                        (26U)
#define AOS_WDT_RST_MASK_CTRL1_UART0_MSQ_WDT_RST_ENB_Msk                        (0x00000001U << AOS_WDT_RST_MASK_CTRL1_UART0_MSQ_WDT_RST_ENB_Pos)                         /*!< 0x04000000 */
#define AOS_WDT_RST_MASK_CTRL1_UART0_MSQ_WDT_RST_ENB                            AOS_WDT_RST_MASK_CTRL1_UART0_MSQ_WDT_RST_ENB_Msk                                          /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL1_UART0_APS_WDT_RST_ENB_Pos                        (27U)
#define AOS_WDT_RST_MASK_CTRL1_UART0_APS_WDT_RST_ENB_Msk                        (0x00000001U << AOS_WDT_RST_MASK_CTRL1_UART0_APS_WDT_RST_ENB_Pos)                         /*!< 0x08000000 */
#define AOS_WDT_RST_MASK_CTRL1_UART0_APS_WDT_RST_ENB                            AOS_WDT_RST_MASK_CTRL1_UART0_APS_WDT_RST_ENB_Msk                                          /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL1_UART1_MSQ_WDT_RST_ENB_Pos                        (28U)
#define AOS_WDT_RST_MASK_CTRL1_UART1_MSQ_WDT_RST_ENB_Msk                        (0x00000001U << AOS_WDT_RST_MASK_CTRL1_UART1_MSQ_WDT_RST_ENB_Pos)                         /*!< 0x10000000 */
#define AOS_WDT_RST_MASK_CTRL1_UART1_MSQ_WDT_RST_ENB                            AOS_WDT_RST_MASK_CTRL1_UART1_MSQ_WDT_RST_ENB_Msk                                          /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL1_UART1_APS_WDT_RST_ENB_Pos                        (29U)
#define AOS_WDT_RST_MASK_CTRL1_UART1_APS_WDT_RST_ENB_Msk                        (0x00000001U << AOS_WDT_RST_MASK_CTRL1_UART1_APS_WDT_RST_ENB_Pos)                         /*!< 0x20000000 */
#define AOS_WDT_RST_MASK_CTRL1_UART1_APS_WDT_RST_ENB                            AOS_WDT_RST_MASK_CTRL1_UART1_APS_WDT_RST_ENB_Msk                                          /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL1_APS_UART_MSQ_WDT_RST_ENB_Pos                     (30U)
#define AOS_WDT_RST_MASK_CTRL1_APS_UART_MSQ_WDT_RST_ENB_Msk                     (0x00000001U << AOS_WDT_RST_MASK_CTRL1_APS_UART_MSQ_WDT_RST_ENB_Pos)                      /*!< 0x40000000 */
#define AOS_WDT_RST_MASK_CTRL1_APS_UART_MSQ_WDT_RST_ENB                         AOS_WDT_RST_MASK_CTRL1_APS_UART_MSQ_WDT_RST_ENB_Msk                                       /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL1_APS_UART_APS_WDT_RST_ENB_Pos                     (31U)
#define AOS_WDT_RST_MASK_CTRL1_APS_UART_APS_WDT_RST_ENB_Msk                     (0x00000001U << AOS_WDT_RST_MASK_CTRL1_APS_UART_APS_WDT_RST_ENB_Pos)                      /*!< 0x80000000 */
#define AOS_WDT_RST_MASK_CTRL1_APS_UART_APS_WDT_RST_ENB                         AOS_WDT_RST_MASK_CTRL1_APS_UART_APS_WDT_RST_ENB_Msk                                       /*!< 0: enable watchdog reset 1:  disable watchdog reset */

/********  Bit definition for AOS_WDT_RST_MASK_CTRL2 (0x1BC) register  ********/
#define AOS_WDT_RST_MASK_CTRL2_UART_ABR_MSQ_WDT_RST_ENB_Pos                     (0U)
#define AOS_WDT_RST_MASK_CTRL2_UART_ABR_MSQ_WDT_RST_ENB_Msk                     (0x00000001U << AOS_WDT_RST_MASK_CTRL2_UART_ABR_MSQ_WDT_RST_ENB_Pos)                      /*!< 0x00000001 */
#define AOS_WDT_RST_MASK_CTRL2_UART_ABR_MSQ_WDT_RST_ENB                         AOS_WDT_RST_MASK_CTRL2_UART_ABR_MSQ_WDT_RST_ENB_Msk                                       /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL2_UART_ABR_APS_WDT_RST_ENB_Pos                     (1U)
#define AOS_WDT_RST_MASK_CTRL2_UART_ABR_APS_WDT_RST_ENB_Msk                     (0x00000001U << AOS_WDT_RST_MASK_CTRL2_UART_ABR_APS_WDT_RST_ENB_Pos)                      /*!< 0x00000002 */
#define AOS_WDT_RST_MASK_CTRL2_UART_ABR_APS_WDT_RST_ENB                         AOS_WDT_RST_MASK_CTRL2_UART_ABR_APS_WDT_RST_ENB_Msk                                       /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL2_OTP_MSQ_WDT_RST_ENB_Pos                          (2U)
#define AOS_WDT_RST_MASK_CTRL2_OTP_MSQ_WDT_RST_ENB_Msk                          (0x00000001U << AOS_WDT_RST_MASK_CTRL2_OTP_MSQ_WDT_RST_ENB_Pos)                           /*!< 0x00000004 */
#define AOS_WDT_RST_MASK_CTRL2_OTP_MSQ_WDT_RST_ENB                              AOS_WDT_RST_MASK_CTRL2_OTP_MSQ_WDT_RST_ENB_Msk                                            /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL2_OTP_APS_WDT_RST_ENB_Pos                          (3U)
#define AOS_WDT_RST_MASK_CTRL2_OTP_APS_WDT_RST_ENB_Msk                          (0x00000001U << AOS_WDT_RST_MASK_CTRL2_OTP_APS_WDT_RST_ENB_Pos)                           /*!< 0x00000008 */
#define AOS_WDT_RST_MASK_CTRL2_OTP_APS_WDT_RST_ENB                              AOS_WDT_RST_MASK_CTRL2_OTP_APS_WDT_RST_ENB_Msk                                            /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL2_APSDMA_MSQ_WDT_RST_ENB_Pos                       (4U)
#define AOS_WDT_RST_MASK_CTRL2_APSDMA_MSQ_WDT_RST_ENB_Msk                       (0x00000001U << AOS_WDT_RST_MASK_CTRL2_APSDMA_MSQ_WDT_RST_ENB_Pos)                        /*!< 0x00000010 */
#define AOS_WDT_RST_MASK_CTRL2_APSDMA_MSQ_WDT_RST_ENB                           AOS_WDT_RST_MASK_CTRL2_APSDMA_MSQ_WDT_RST_ENB_Msk                                         /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL2_APSDMA_APS_WDT_RST_ENB_Pos                       (5U)
#define AOS_WDT_RST_MASK_CTRL2_APSDMA_APS_WDT_RST_ENB_Msk                       (0x00000001U << AOS_WDT_RST_MASK_CTRL2_APSDMA_APS_WDT_RST_ENB_Pos)                        /*!< 0x00000020 */
#define AOS_WDT_RST_MASK_CTRL2_APSDMA_APS_WDT_RST_ENB                           AOS_WDT_RST_MASK_CTRL2_APSDMA_APS_WDT_RST_ENB_Msk                                         /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL2_APSROM_MSQ_WDT_RST_ENB_Pos                       (6U)
#define AOS_WDT_RST_MASK_CTRL2_APSROM_MSQ_WDT_RST_ENB_Msk                       (0x00000001U << AOS_WDT_RST_MASK_CTRL2_APSROM_MSQ_WDT_RST_ENB_Pos)                        /*!< 0x00000040 */
#define AOS_WDT_RST_MASK_CTRL2_APSROM_MSQ_WDT_RST_ENB                           AOS_WDT_RST_MASK_CTRL2_APSROM_MSQ_WDT_RST_ENB_Msk                                         /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL2_APSROM_APS_WDT_RST_ENB_Pos                       (7U)
#define AOS_WDT_RST_MASK_CTRL2_APSROM_APS_WDT_RST_ENB_Msk                       (0x00000001U << AOS_WDT_RST_MASK_CTRL2_APSROM_APS_WDT_RST_ENB_Pos)                        /*!< 0x00000080 */
#define AOS_WDT_RST_MASK_CTRL2_APSROM_APS_WDT_RST_ENB                           AOS_WDT_RST_MASK_CTRL2_APSROM_APS_WDT_RST_ENB_Msk                                         /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL2_APSRAM_MSQ_WDT_RST_ENB_Pos                       (8U)
#define AOS_WDT_RST_MASK_CTRL2_APSRAM_MSQ_WDT_RST_ENB_Msk                       (0x00000001U << AOS_WDT_RST_MASK_CTRL2_APSRAM_MSQ_WDT_RST_ENB_Pos)                        /*!< 0x00000100 */
#define AOS_WDT_RST_MASK_CTRL2_APSRAM_MSQ_WDT_RST_ENB                           AOS_WDT_RST_MASK_CTRL2_APSRAM_MSQ_WDT_RST_ENB_Msk                                         /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL2_APSRAM_APS_WDT_RST_ENB_Pos                       (9U)
#define AOS_WDT_RST_MASK_CTRL2_APSRAM_APS_WDT_RST_ENB_Msk                       (0x00000001U << AOS_WDT_RST_MASK_CTRL2_APSRAM_APS_WDT_RST_ENB_Pos)                        /*!< 0x00000200 */
#define AOS_WDT_RST_MASK_CTRL2_APSRAM_APS_WDT_RST_ENB                           AOS_WDT_RST_MASK_CTRL2_APSRAM_APS_WDT_RST_ENB_Msk                                         /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL2_APSSHARE_MSQ_WDT_RST_ENB_Pos                     (10U)
#define AOS_WDT_RST_MASK_CTRL2_APSSHARE_MSQ_WDT_RST_ENB_Msk                     (0x00000001U << AOS_WDT_RST_MASK_CTRL2_APSSHARE_MSQ_WDT_RST_ENB_Pos)                      /*!< 0x00000400 */
#define AOS_WDT_RST_MASK_CTRL2_APSSHARE_MSQ_WDT_RST_ENB                         AOS_WDT_RST_MASK_CTRL2_APSSHARE_MSQ_WDT_RST_ENB_Msk                                       /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL2_APSSHARE_APS_WDT_RST_ENB_Pos                     (11U)
#define AOS_WDT_RST_MASK_CTRL2_APSSHARE_APS_WDT_RST_ENB_Msk                     (0x00000001U << AOS_WDT_RST_MASK_CTRL2_APSSHARE_APS_WDT_RST_ENB_Pos)                      /*!< 0x00000800 */
#define AOS_WDT_RST_MASK_CTRL2_APSSHARE_APS_WDT_RST_ENB                         AOS_WDT_RST_MASK_CTRL2_APSSHARE_APS_WDT_RST_ENB_Msk                                       /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL2_APSJTAG_MSQ_WDT_RST_ENB_Pos                      (12U)
#define AOS_WDT_RST_MASK_CTRL2_APSJTAG_MSQ_WDT_RST_ENB_Msk                      (0x00000001U << AOS_WDT_RST_MASK_CTRL2_APSJTAG_MSQ_WDT_RST_ENB_Pos)                       /*!< 0x00001000 */
#define AOS_WDT_RST_MASK_CTRL2_APSJTAG_MSQ_WDT_RST_ENB                          AOS_WDT_RST_MASK_CTRL2_APSJTAG_MSQ_WDT_RST_ENB_Msk                                        /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL2_APSJTAG_APS_WDT_RST_ENB_Pos                      (13U)
#define AOS_WDT_RST_MASK_CTRL2_APSJTAG_APS_WDT_RST_ENB_Msk                      (0x00000001U << AOS_WDT_RST_MASK_CTRL2_APSJTAG_APS_WDT_RST_ENB_Pos)                       /*!< 0x00002000 */
#define AOS_WDT_RST_MASK_CTRL2_APSJTAG_APS_WDT_RST_ENB                          AOS_WDT_RST_MASK_CTRL2_APSJTAG_APS_WDT_RST_ENB_Msk                                        /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL2_APSXIP_CACHE_MSQ_WDT_RST_ENB_Pos                 (14U)
#define AOS_WDT_RST_MASK_CTRL2_APSXIP_CACHE_MSQ_WDT_RST_ENB_Msk                 (0x00000001U << AOS_WDT_RST_MASK_CTRL2_APSXIP_CACHE_MSQ_WDT_RST_ENB_Pos)                  /*!< 0x00004000 */
#define AOS_WDT_RST_MASK_CTRL2_APSXIP_CACHE_MSQ_WDT_RST_ENB                     AOS_WDT_RST_MASK_CTRL2_APSXIP_CACHE_MSQ_WDT_RST_ENB_Msk                                   /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL2_APSXIP_CACHE_APS_WDT_RST_ENB_Pos                 (15U)
#define AOS_WDT_RST_MASK_CTRL2_APSXIP_CACHE_APS_WDT_RST_ENB_Msk                 (0x00000001U << AOS_WDT_RST_MASK_CTRL2_APSXIP_CACHE_APS_WDT_RST_ENB_Pos)                  /*!< 0x00008000 */
#define AOS_WDT_RST_MASK_CTRL2_APSXIP_CACHE_APS_WDT_RST_ENB                     AOS_WDT_RST_MASK_CTRL2_APSXIP_CACHE_APS_WDT_RST_ENB_Msk                                   /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL2_APSXIP_PREFT_MSQ_WDT_RST_ENB_Pos                 (16U)
#define AOS_WDT_RST_MASK_CTRL2_APSXIP_PREFT_MSQ_WDT_RST_ENB_Msk                 (0x00000001U << AOS_WDT_RST_MASK_CTRL2_APSXIP_PREFT_MSQ_WDT_RST_ENB_Pos)                  /*!< 0x00010000 */
#define AOS_WDT_RST_MASK_CTRL2_APSXIP_PREFT_MSQ_WDT_RST_ENB                     AOS_WDT_RST_MASK_CTRL2_APSXIP_PREFT_MSQ_WDT_RST_ENB_Msk                                   /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL2_APSXIP_PREFT_APS_WDT_RST_ENB_Pos                 (17U)
#define AOS_WDT_RST_MASK_CTRL2_APSXIP_PREFT_APS_WDT_RST_ENB_Msk                 (0x00000001U << AOS_WDT_RST_MASK_CTRL2_APSXIP_PREFT_APS_WDT_RST_ENB_Pos)                  /*!< 0x00020000 */
#define AOS_WDT_RST_MASK_CTRL2_APSXIP_PREFT_APS_WDT_RST_ENB                     AOS_WDT_RST_MASK_CTRL2_APSXIP_PREFT_APS_WDT_RST_ENB_Msk                                   /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL2_APSAPB_MSQ_WDT_RST_ENB_Pos                       (18U)
#define AOS_WDT_RST_MASK_CTRL2_APSAPB_MSQ_WDT_RST_ENB_Msk                       (0x00000001U << AOS_WDT_RST_MASK_CTRL2_APSAPB_MSQ_WDT_RST_ENB_Pos)                        /*!< 0x00040000 */
#define AOS_WDT_RST_MASK_CTRL2_APSAPB_MSQ_WDT_RST_ENB                           AOS_WDT_RST_MASK_CTRL2_APSAPB_MSQ_WDT_RST_ENB_Msk                                         /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL2_APSAPB_APS_WDT_RST_ENB_Pos                       (19U)
#define AOS_WDT_RST_MASK_CTRL2_APSAPB_APS_WDT_RST_ENB_Msk                       (0x00000001U << AOS_WDT_RST_MASK_CTRL2_APSAPB_APS_WDT_RST_ENB_Pos)                        /*!< 0x00080000 */
#define AOS_WDT_RST_MASK_CTRL2_APSAPB_APS_WDT_RST_ENB                           AOS_WDT_RST_MASK_CTRL2_APSAPB_APS_WDT_RST_ENB_Msk                                         /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL2_APSAPS_MSQ_WDT_RST_ENB_Pos                       (20U)
#define AOS_WDT_RST_MASK_CTRL2_APSAPS_MSQ_WDT_RST_ENB_Msk                       (0x00000001U << AOS_WDT_RST_MASK_CTRL2_APSAPS_MSQ_WDT_RST_ENB_Pos)                        /*!< 0x00100000 */
#define AOS_WDT_RST_MASK_CTRL2_APSAPS_MSQ_WDT_RST_ENB                           AOS_WDT_RST_MASK_CTRL2_APSAPS_MSQ_WDT_RST_ENB_Msk                                         /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL2_APSAPS_APS_WDT_RST_ENB_Pos                       (21U)
#define AOS_WDT_RST_MASK_CTRL2_APSAPS_APS_WDT_RST_ENB_Msk                       (0x00000001U << AOS_WDT_RST_MASK_CTRL2_APSAPS_APS_WDT_RST_ENB_Pos)                        /*!< 0x00200000 */
#define AOS_WDT_RST_MASK_CTRL2_APSAPS_APS_WDT_RST_ENB                           AOS_WDT_RST_MASK_CTRL2_APSAPS_APS_WDT_RST_ENB_Msk                                         /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL2_APSMSQ_MSQ_WDT_RST_ENB_Pos                       (22U)
#define AOS_WDT_RST_MASK_CTRL2_APSMSQ_MSQ_WDT_RST_ENB_Msk                       (0x00000001U << AOS_WDT_RST_MASK_CTRL2_APSMSQ_MSQ_WDT_RST_ENB_Pos)                        /*!< 0x00400000 */
#define AOS_WDT_RST_MASK_CTRL2_APSMSQ_MSQ_WDT_RST_ENB                           AOS_WDT_RST_MASK_CTRL2_APSMSQ_MSQ_WDT_RST_ENB_Msk                                         /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL2_APSMSQ_APS_WDT_RST_ENB_Pos                       (23U)
#define AOS_WDT_RST_MASK_CTRL2_APSMSQ_APS_WDT_RST_ENB_Msk                       (0x00000001U << AOS_WDT_RST_MASK_CTRL2_APSMSQ_APS_WDT_RST_ENB_Pos)                        /*!< 0x00800000 */
#define AOS_WDT_RST_MASK_CTRL2_APSMSQ_APS_WDT_RST_ENB                           AOS_WDT_RST_MASK_CTRL2_APSMSQ_APS_WDT_RST_ENB_Msk                                         /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL2_RFCLK_SRAM_MSQ_WDT_RST_ENB_Pos                   (24U)
#define AOS_WDT_RST_MASK_CTRL2_RFCLK_SRAM_MSQ_WDT_RST_ENB_Msk                   (0x00000001U << AOS_WDT_RST_MASK_CTRL2_RFCLK_SRAM_MSQ_WDT_RST_ENB_Pos)                    /*!< 0x01000000 */
#define AOS_WDT_RST_MASK_CTRL2_RFCLK_SRAM_MSQ_WDT_RST_ENB                       AOS_WDT_RST_MASK_CTRL2_RFCLK_SRAM_MSQ_WDT_RST_ENB_Msk                                     /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL2_RFCLK_SRAM_APS_WDT_RST_ENB_Pos                   (25U)
#define AOS_WDT_RST_MASK_CTRL2_RFCLK_SRAM_APS_WDT_RST_ENB_Msk                   (0x00000001U << AOS_WDT_RST_MASK_CTRL2_RFCLK_SRAM_APS_WDT_RST_ENB_Pos)                    /*!< 0x02000000 */
#define AOS_WDT_RST_MASK_CTRL2_RFCLK_SRAM_APS_WDT_RST_ENB                       AOS_WDT_RST_MASK_CTRL2_RFCLK_SRAM_APS_WDT_RST_ENB_Msk                                     /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL2_SCRT_SYS_MSQ_WDT_RST_ENB_Pos                     (26U)
#define AOS_WDT_RST_MASK_CTRL2_SCRT_SYS_MSQ_WDT_RST_ENB_Msk                     (0x00000001U << AOS_WDT_RST_MASK_CTRL2_SCRT_SYS_MSQ_WDT_RST_ENB_Pos)                      /*!< 0x04000000 */
#define AOS_WDT_RST_MASK_CTRL2_SCRT_SYS_MSQ_WDT_RST_ENB                         AOS_WDT_RST_MASK_CTRL2_SCRT_SYS_MSQ_WDT_RST_ENB_Msk                                       /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL2_SCRT_SYS_APS_WDT_RST_ENB_Pos                     (27U)
#define AOS_WDT_RST_MASK_CTRL2_SCRT_SYS_APS_WDT_RST_ENB_Msk                     (0x00000001U << AOS_WDT_RST_MASK_CTRL2_SCRT_SYS_APS_WDT_RST_ENB_Pos)                      /*!< 0x08000000 */
#define AOS_WDT_RST_MASK_CTRL2_SCRT_SYS_APS_WDT_RST_ENB                         AOS_WDT_RST_MASK_CTRL2_SCRT_SYS_APS_WDT_RST_ENB_Msk                                       /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL2_SCRT_AHB_MSQ_WDT_RST_ENB_Pos                     (28U)
#define AOS_WDT_RST_MASK_CTRL2_SCRT_AHB_MSQ_WDT_RST_ENB_Msk                     (0x00000001U << AOS_WDT_RST_MASK_CTRL2_SCRT_AHB_MSQ_WDT_RST_ENB_Pos)                      /*!< 0x10000000 */
#define AOS_WDT_RST_MASK_CTRL2_SCRT_AHB_MSQ_WDT_RST_ENB                         AOS_WDT_RST_MASK_CTRL2_SCRT_AHB_MSQ_WDT_RST_ENB_Msk                                       /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL2_SCRT_AHB_APS_WDT_RST_ENB_Pos                     (29U)
#define AOS_WDT_RST_MASK_CTRL2_SCRT_AHB_APS_WDT_RST_ENB_Msk                     (0x00000001U << AOS_WDT_RST_MASK_CTRL2_SCRT_AHB_APS_WDT_RST_ENB_Pos)                      /*!< 0x20000000 */
#define AOS_WDT_RST_MASK_CTRL2_SCRT_AHB_APS_WDT_RST_ENB                         AOS_WDT_RST_MASK_CTRL2_SCRT_AHB_APS_WDT_RST_ENB_Msk                                       /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL2_MSQ_AHB_MSQ_WDT_RST_ENB_Pos                      (30U)
#define AOS_WDT_RST_MASK_CTRL2_MSQ_AHB_MSQ_WDT_RST_ENB_Msk                      (0x00000001U << AOS_WDT_RST_MASK_CTRL2_MSQ_AHB_MSQ_WDT_RST_ENB_Pos)                       /*!< 0x40000000 */
#define AOS_WDT_RST_MASK_CTRL2_MSQ_AHB_MSQ_WDT_RST_ENB                          AOS_WDT_RST_MASK_CTRL2_MSQ_AHB_MSQ_WDT_RST_ENB_Msk                                        /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL2_MSQ_AHB_APS_WDT_RST_ENB_Pos                      (31U)
#define AOS_WDT_RST_MASK_CTRL2_MSQ_AHB_APS_WDT_RST_ENB_Msk                      (0x00000001U << AOS_WDT_RST_MASK_CTRL2_MSQ_AHB_APS_WDT_RST_ENB_Pos)                       /*!< 0x80000000 */
#define AOS_WDT_RST_MASK_CTRL2_MSQ_AHB_APS_WDT_RST_ENB                          AOS_WDT_RST_MASK_CTRL2_MSQ_AHB_APS_WDT_RST_ENB_Msk                                        /*!< 0: enable watchdog reset 1:  disable watchdog reset */

/********  Bit definition for AOS_WDT_RST_MASK_CTRL3 (0x1C0) register  ********/
#define AOS_WDT_RST_MASK_CTRL3_MSQROM_MSQ_WDT_RST_ENB_Pos                       (0U)
#define AOS_WDT_RST_MASK_CTRL3_MSQROM_MSQ_WDT_RST_ENB_Msk                       (0x00000001U << AOS_WDT_RST_MASK_CTRL3_MSQROM_MSQ_WDT_RST_ENB_Pos)                        /*!< 0x00000001 */
#define AOS_WDT_RST_MASK_CTRL3_MSQROM_MSQ_WDT_RST_ENB                           AOS_WDT_RST_MASK_CTRL3_MSQROM_MSQ_WDT_RST_ENB_Msk                                         /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL3_MSQROM_APS_WDT_RST_ENB_Pos                       (1U)
#define AOS_WDT_RST_MASK_CTRL3_MSQROM_APS_WDT_RST_ENB_Msk                       (0x00000001U << AOS_WDT_RST_MASK_CTRL3_MSQROM_APS_WDT_RST_ENB_Pos)                        /*!< 0x00000002 */
#define AOS_WDT_RST_MASK_CTRL3_MSQROM_APS_WDT_RST_ENB                           AOS_WDT_RST_MASK_CTRL3_MSQROM_APS_WDT_RST_ENB_Msk                                         /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL3_MSQDMA_MSQ_WDT_RST_ENB_Pos                       (2U)
#define AOS_WDT_RST_MASK_CTRL3_MSQDMA_MSQ_WDT_RST_ENB_Msk                       (0x00000001U << AOS_WDT_RST_MASK_CTRL3_MSQDMA_MSQ_WDT_RST_ENB_Pos)                        /*!< 0x00000004 */
#define AOS_WDT_RST_MASK_CTRL3_MSQDMA_MSQ_WDT_RST_ENB                           AOS_WDT_RST_MASK_CTRL3_MSQDMA_MSQ_WDT_RST_ENB_Msk                                         /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL3_MSQDMA_APS_WDT_RST_ENB_Pos                       (3U)
#define AOS_WDT_RST_MASK_CTRL3_MSQDMA_APS_WDT_RST_ENB_Msk                       (0x00000001U << AOS_WDT_RST_MASK_CTRL3_MSQDMA_APS_WDT_RST_ENB_Pos)                        /*!< 0x00000008 */
#define AOS_WDT_RST_MASK_CTRL3_MSQDMA_APS_WDT_RST_ENB                           AOS_WDT_RST_MASK_CTRL3_MSQDMA_APS_WDT_RST_ENB_Msk                                         /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL3_MSQMSQ_MSQ_WDT_RST_ENB_Pos                       (4U)
#define AOS_WDT_RST_MASK_CTRL3_MSQMSQ_MSQ_WDT_RST_ENB_Msk                       (0x00000001U << AOS_WDT_RST_MASK_CTRL3_MSQMSQ_MSQ_WDT_RST_ENB_Pos)                        /*!< 0x00000010 */
#define AOS_WDT_RST_MASK_CTRL3_MSQMSQ_MSQ_WDT_RST_ENB                           AOS_WDT_RST_MASK_CTRL3_MSQMSQ_MSQ_WDT_RST_ENB_Msk                                         /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL3_MSQMSQ_APS_WDT_RST_ENB_Pos                       (5U)
#define AOS_WDT_RST_MASK_CTRL3_MSQMSQ_APS_WDT_RST_ENB_Msk                       (0x00000001U << AOS_WDT_RST_MASK_CTRL3_MSQMSQ_APS_WDT_RST_ENB_Pos)                        /*!< 0x00000020 */
#define AOS_WDT_RST_MASK_CTRL3_MSQMSQ_APS_WDT_RST_ENB                           AOS_WDT_RST_MASK_CTRL3_MSQMSQ_APS_WDT_RST_ENB_Msk                                         /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL3_MSQAPS_MSQ_WDT_RST_ENB_Pos                       (6U)
#define AOS_WDT_RST_MASK_CTRL3_MSQAPS_MSQ_WDT_RST_ENB_Msk                       (0x00000001U << AOS_WDT_RST_MASK_CTRL3_MSQAPS_MSQ_WDT_RST_ENB_Pos)                        /*!< 0x00000040 */
#define AOS_WDT_RST_MASK_CTRL3_MSQAPS_MSQ_WDT_RST_ENB                           AOS_WDT_RST_MASK_CTRL3_MSQAPS_MSQ_WDT_RST_ENB_Msk                                         /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL3_MSQAPS_APS_WDT_RST_ENB_Pos                       (7U)
#define AOS_WDT_RST_MASK_CTRL3_MSQAPS_APS_WDT_RST_ENB_Msk                       (0x00000001U << AOS_WDT_RST_MASK_CTRL3_MSQAPS_APS_WDT_RST_ENB_Pos)                        /*!< 0x00000080 */
#define AOS_WDT_RST_MASK_CTRL3_MSQAPS_APS_WDT_RST_ENB                           AOS_WDT_RST_MASK_CTRL3_MSQAPS_APS_WDT_RST_ENB_Msk                                         /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL3_MSQMAC_MSQ_WDT_RST_ENB_Pos                       (8U)
#define AOS_WDT_RST_MASK_CTRL3_MSQMAC_MSQ_WDT_RST_ENB_Msk                       (0x00000001U << AOS_WDT_RST_MASK_CTRL3_MSQMAC_MSQ_WDT_RST_ENB_Pos)                        /*!< 0x00000100 */
#define AOS_WDT_RST_MASK_CTRL3_MSQMAC_MSQ_WDT_RST_ENB                           AOS_WDT_RST_MASK_CTRL3_MSQMAC_MSQ_WDT_RST_ENB_Msk                                         /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL3_MSQMAC_APS_WDT_RST_ENB_Pos                       (9U)
#define AOS_WDT_RST_MASK_CTRL3_MSQMAC_APS_WDT_RST_ENB_Msk                       (0x00000001U << AOS_WDT_RST_MASK_CTRL3_MSQMAC_APS_WDT_RST_ENB_Pos)                        /*!< 0x00000200 */
#define AOS_WDT_RST_MASK_CTRL3_MSQMAC_APS_WDT_RST_ENB                           AOS_WDT_RST_MASK_CTRL3_MSQMAC_APS_WDT_RST_ENB_Msk                                         /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL3_MSQWDT_MSQ_WDT_RST_ENB_Pos                       (10U)
#define AOS_WDT_RST_MASK_CTRL3_MSQWDT_MSQ_WDT_RST_ENB_Msk                       (0x00000001U << AOS_WDT_RST_MASK_CTRL3_MSQWDT_MSQ_WDT_RST_ENB_Pos)                        /*!< 0x00000400 */
#define AOS_WDT_RST_MASK_CTRL3_MSQWDT_MSQ_WDT_RST_ENB                           AOS_WDT_RST_MASK_CTRL3_MSQWDT_MSQ_WDT_RST_ENB_Msk                                         /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL3_MSQWDT_APS_WDT_RST_ENB_Pos                       (11U)
#define AOS_WDT_RST_MASK_CTRL3_MSQWDT_APS_WDT_RST_ENB_Msk                       (0x00000001U << AOS_WDT_RST_MASK_CTRL3_MSQWDT_APS_WDT_RST_ENB_Pos)                        /*!< 0x00000800 */
#define AOS_WDT_RST_MASK_CTRL3_MSQWDT_APS_WDT_RST_ENB                           AOS_WDT_RST_MASK_CTRL3_MSQWDT_APS_WDT_RST_ENB_Msk                                         /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL3_MSQP2A_MSQ_WDT_RST_ENB_Pos                       (12U)
#define AOS_WDT_RST_MASK_CTRL3_MSQP2A_MSQ_WDT_RST_ENB_Msk                       (0x00000001U << AOS_WDT_RST_MASK_CTRL3_MSQP2A_MSQ_WDT_RST_ENB_Pos)                        /*!< 0x00001000 */
#define AOS_WDT_RST_MASK_CTRL3_MSQP2A_MSQ_WDT_RST_ENB                           AOS_WDT_RST_MASK_CTRL3_MSQP2A_MSQ_WDT_RST_ENB_Msk                                         /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL3_MSQP2A_APS_WDT_RST_ENB_Pos                       (13U)
#define AOS_WDT_RST_MASK_CTRL3_MSQP2A_APS_WDT_RST_ENB_Msk                       (0x00000001U << AOS_WDT_RST_MASK_CTRL3_MSQP2A_APS_WDT_RST_ENB_Pos)                        /*!< 0x00002000 */
#define AOS_WDT_RST_MASK_CTRL3_MSQP2A_APS_WDT_RST_ENB                           AOS_WDT_RST_MASK_CTRL3_MSQP2A_APS_WDT_RST_ENB_Msk                                         /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL3_MSQUART_MSQ_WDT_RST_ENB_Pos                      (14U)
#define AOS_WDT_RST_MASK_CTRL3_MSQUART_MSQ_WDT_RST_ENB_Msk                      (0x00000001U << AOS_WDT_RST_MASK_CTRL3_MSQUART_MSQ_WDT_RST_ENB_Pos)                       /*!< 0x00004000 */
#define AOS_WDT_RST_MASK_CTRL3_MSQUART_MSQ_WDT_RST_ENB                          AOS_WDT_RST_MASK_CTRL3_MSQUART_MSQ_WDT_RST_ENB_Msk                                        /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL3_MSQUART_APS_WDT_RST_ENB_Pos                      (15U)
#define AOS_WDT_RST_MASK_CTRL3_MSQUART_APS_WDT_RST_ENB_Msk                      (0x00000001U << AOS_WDT_RST_MASK_CTRL3_MSQUART_APS_WDT_RST_ENB_Pos)                       /*!< 0x00008000 */
#define AOS_WDT_RST_MASK_CTRL3_MSQUART_APS_WDT_RST_ENB                          AOS_WDT_RST_MASK_CTRL3_MSQUART_APS_WDT_RST_ENB_Msk                                        /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL3_MSQVIC_MSQ_WDT_RST_ENB_Pos                       (16U)
#define AOS_WDT_RST_MASK_CTRL3_MSQVIC_MSQ_WDT_RST_ENB_Msk                       (0x00000001U << AOS_WDT_RST_MASK_CTRL3_MSQVIC_MSQ_WDT_RST_ENB_Pos)                        /*!< 0x00010000 */
#define AOS_WDT_RST_MASK_CTRL3_MSQVIC_MSQ_WDT_RST_ENB                           AOS_WDT_RST_MASK_CTRL3_MSQVIC_MSQ_WDT_RST_ENB_Msk                                         /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL3_MSQVIC_APS_WDT_RST_ENB_Pos                       (17U)
#define AOS_WDT_RST_MASK_CTRL3_MSQVIC_APS_WDT_RST_ENB_Msk                       (0x00000001U << AOS_WDT_RST_MASK_CTRL3_MSQVIC_APS_WDT_RST_ENB_Pos)                        /*!< 0x00020000 */
#define AOS_WDT_RST_MASK_CTRL3_MSQVIC_APS_WDT_RST_ENB                           AOS_WDT_RST_MASK_CTRL3_MSQVIC_APS_WDT_RST_ENB_Msk                                         /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL3_MSQPU_MSQ_WDT_RST_ENB_Pos                        (18U)
#define AOS_WDT_RST_MASK_CTRL3_MSQPU_MSQ_WDT_RST_ENB_Msk                        (0x00000001U << AOS_WDT_RST_MASK_CTRL3_MSQPU_MSQ_WDT_RST_ENB_Pos)                         /*!< 0x00040000 */
#define AOS_WDT_RST_MASK_CTRL3_MSQPU_MSQ_WDT_RST_ENB                            AOS_WDT_RST_MASK_CTRL3_MSQPU_MSQ_WDT_RST_ENB_Msk                                          /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL3_MSQPU_APS_WDT_RST_ENB_Pos                        (19U)
#define AOS_WDT_RST_MASK_CTRL3_MSQPU_APS_WDT_RST_ENB_Msk                        (0x00000001U << AOS_WDT_RST_MASK_CTRL3_MSQPU_APS_WDT_RST_ENB_Pos)                         /*!< 0x00080000 */
#define AOS_WDT_RST_MASK_CTRL3_MSQPU_APS_WDT_RST_ENB                            AOS_WDT_RST_MASK_CTRL3_MSQPU_APS_WDT_RST_ENB_Msk                                          /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL3_PU_EVENT_MSQ_WDT_RST_ENB_Pos                     (20U)
#define AOS_WDT_RST_MASK_CTRL3_PU_EVENT_MSQ_WDT_RST_ENB_Msk                     (0x00000001U << AOS_WDT_RST_MASK_CTRL3_PU_EVENT_MSQ_WDT_RST_ENB_Pos)                      /*!< 0x00100000 */
#define AOS_WDT_RST_MASK_CTRL3_PU_EVENT_MSQ_WDT_RST_ENB                         AOS_WDT_RST_MASK_CTRL3_PU_EVENT_MSQ_WDT_RST_ENB_Msk                                       /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL3_PU_EVENT_APS_WDT_RST_ENB_Pos                     (21U)
#define AOS_WDT_RST_MASK_CTRL3_PU_EVENT_APS_WDT_RST_ENB_Msk                     (0x00000001U << AOS_WDT_RST_MASK_CTRL3_PU_EVENT_APS_WDT_RST_ENB_Pos)                      /*!< 0x00200000 */
#define AOS_WDT_RST_MASK_CTRL3_PU_EVENT_APS_WDT_RST_ENB                         AOS_WDT_RST_MASK_CTRL3_PU_EVENT_APS_WDT_RST_ENB_Msk                                       /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL3_MSQPHYREG_MSQ_WDT_RST_ENB_Pos                    (22U)
#define AOS_WDT_RST_MASK_CTRL3_MSQPHYREG_MSQ_WDT_RST_ENB_Msk                    (0x00000001U << AOS_WDT_RST_MASK_CTRL3_MSQPHYREG_MSQ_WDT_RST_ENB_Pos)                     /*!< 0x00400000 */
#define AOS_WDT_RST_MASK_CTRL3_MSQPHYREG_MSQ_WDT_RST_ENB                        AOS_WDT_RST_MASK_CTRL3_MSQPHYREG_MSQ_WDT_RST_ENB_Msk                                      /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL3_MSQPHYREG_APS_WDT_RST_ENB_Pos                    (23U)
#define AOS_WDT_RST_MASK_CTRL3_MSQPHYREG_APS_WDT_RST_ENB_Msk                    (0x00000001U << AOS_WDT_RST_MASK_CTRL3_MSQPHYREG_APS_WDT_RST_ENB_Pos)                     /*!< 0x00800000 */
#define AOS_WDT_RST_MASK_CTRL3_MSQPHYREG_APS_WDT_RST_ENB                        AOS_WDT_RST_MASK_CTRL3_MSQPHYREG_APS_WDT_RST_ENB_Msk                                      /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL3_RFPHY_SYS_MSQ_WDT_RST_ENB_Pos                    (24U)
#define AOS_WDT_RST_MASK_CTRL3_RFPHY_SYS_MSQ_WDT_RST_ENB_Msk                    (0x00000001U << AOS_WDT_RST_MASK_CTRL3_RFPHY_SYS_MSQ_WDT_RST_ENB_Pos)                     /*!< 0x01000000 */
#define AOS_WDT_RST_MASK_CTRL3_RFPHY_SYS_MSQ_WDT_RST_ENB                        AOS_WDT_RST_MASK_CTRL3_RFPHY_SYS_MSQ_WDT_RST_ENB_Msk                                      /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL3_RFPHY_SYS_APS_WDT_RST_ENB_Pos                    (25U)
#define AOS_WDT_RST_MASK_CTRL3_RFPHY_SYS_APS_WDT_RST_ENB_Msk                    (0x00000001U << AOS_WDT_RST_MASK_CTRL3_RFPHY_SYS_APS_WDT_RST_ENB_Pos)                     /*!< 0x02000000 */
#define AOS_WDT_RST_MASK_CTRL3_RFPHY_SYS_APS_WDT_RST_ENB                        AOS_WDT_RST_MASK_CTRL3_RFPHY_SYS_APS_WDT_RST_ENB_Msk                                      /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL3_MMD_CH_MSQ_WDT_RST_ENB_Pos                       (26U)
#define AOS_WDT_RST_MASK_CTRL3_MMD_CH_MSQ_WDT_RST_ENB_Msk                       (0x00000001U << AOS_WDT_RST_MASK_CTRL3_MMD_CH_MSQ_WDT_RST_ENB_Pos)                        /*!< 0x04000000 */
#define AOS_WDT_RST_MASK_CTRL3_MMD_CH_MSQ_WDT_RST_ENB                           AOS_WDT_RST_MASK_CTRL3_MMD_CH_MSQ_WDT_RST_ENB_Msk                                         /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL3_MMD_CH_APS_WDT_RST_ENB_Pos                       (27U)
#define AOS_WDT_RST_MASK_CTRL3_MMD_CH_APS_WDT_RST_ENB_Msk                       (0x00000001U << AOS_WDT_RST_MASK_CTRL3_MMD_CH_APS_WDT_RST_ENB_Pos)                        /*!< 0x08000000 */
#define AOS_WDT_RST_MASK_CTRL3_MMD_CH_APS_WDT_RST_ENB                           AOS_WDT_RST_MASK_CTRL3_MMD_CH_APS_WDT_RST_ENB_Msk                                         /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL3_MMD_DFM_MSQ_WDT_RST_ENB_Pos                      (28U)
#define AOS_WDT_RST_MASK_CTRL3_MMD_DFM_MSQ_WDT_RST_ENB_Msk                      (0x00000001U << AOS_WDT_RST_MASK_CTRL3_MMD_DFM_MSQ_WDT_RST_ENB_Pos)                       /*!< 0x10000000 */
#define AOS_WDT_RST_MASK_CTRL3_MMD_DFM_MSQ_WDT_RST_ENB                          AOS_WDT_RST_MASK_CTRL3_MMD_DFM_MSQ_WDT_RST_ENB_Msk                                        /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL3_MMD_DFM_APS_WDT_RST_ENB_Pos                      (29U)
#define AOS_WDT_RST_MASK_CTRL3_MMD_DFM_APS_WDT_RST_ENB_Msk                      (0x00000001U << AOS_WDT_RST_MASK_CTRL3_MMD_DFM_APS_WDT_RST_ENB_Pos)                       /*!< 0x20000000 */
#define AOS_WDT_RST_MASK_CTRL3_MMD_DFM_APS_WDT_RST_ENB                          AOS_WDT_RST_MASK_CTRL3_MMD_DFM_APS_WDT_RST_ENB_Msk                                        /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL3_MMD_BB_MSQ_WDT_RST_ENB_Pos                       (30U)
#define AOS_WDT_RST_MASK_CTRL3_MMD_BB_MSQ_WDT_RST_ENB_Msk                       (0x00000001U << AOS_WDT_RST_MASK_CTRL3_MMD_BB_MSQ_WDT_RST_ENB_Pos)                        /*!< 0x40000000 */
#define AOS_WDT_RST_MASK_CTRL3_MMD_BB_MSQ_WDT_RST_ENB                           AOS_WDT_RST_MASK_CTRL3_MMD_BB_MSQ_WDT_RST_ENB_Msk                                         /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL3_MMD_BB_APS_WDT_RST_ENB_Pos                       (31U)
#define AOS_WDT_RST_MASK_CTRL3_MMD_BB_APS_WDT_RST_ENB_Msk                       (0x00000001U << AOS_WDT_RST_MASK_CTRL3_MMD_BB_APS_WDT_RST_ENB_Pos)                        /*!< 0x80000000 */
#define AOS_WDT_RST_MASK_CTRL3_MMD_BB_APS_WDT_RST_ENB                           AOS_WDT_RST_MASK_CTRL3_MMD_BB_APS_WDT_RST_ENB_Msk                                         /*!< 0: enable watchdog reset 1:  disable watchdog reset */

/********  Bit definition for AOS_WDT_RST_MASK_CTRL4 (0x1C4) register  ********/
#define AOS_WDT_RST_MASK_CTRL4_APSAHB_MSQ_WDT_RST_ENB_Pos                       (0U)
#define AOS_WDT_RST_MASK_CTRL4_APSAHB_MSQ_WDT_RST_ENB_Msk                       (0x00000001U << AOS_WDT_RST_MASK_CTRL4_APSAHB_MSQ_WDT_RST_ENB_Pos)                        /*!< 0x00000001 */
#define AOS_WDT_RST_MASK_CTRL4_APSAHB_MSQ_WDT_RST_ENB                           AOS_WDT_RST_MASK_CTRL4_APSAHB_MSQ_WDT_RST_ENB_Msk                                         /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL4_APSAHB_APS_WDT_RST_ENB_Pos                       (1U)
#define AOS_WDT_RST_MASK_CTRL4_APSAHB_APS_WDT_RST_ENB_Msk                       (0x00000001U << AOS_WDT_RST_MASK_CTRL4_APSAHB_APS_WDT_RST_ENB_Pos)                        /*!< 0x00000002 */
#define AOS_WDT_RST_MASK_CTRL4_APSAHB_APS_WDT_RST_ENB                           AOS_WDT_RST_MASK_CTRL4_APSAHB_APS_WDT_RST_ENB_Msk                                         /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL4_APS_SRST_MSQ_WDT_RST_ENB_Pos                     (2U)
#define AOS_WDT_RST_MASK_CTRL4_APS_SRST_MSQ_WDT_RST_ENB_Msk                     (0x00000001U << AOS_WDT_RST_MASK_CTRL4_APS_SRST_MSQ_WDT_RST_ENB_Pos)                      /*!< 0x00000004 */
#define AOS_WDT_RST_MASK_CTRL4_APS_SRST_MSQ_WDT_RST_ENB                         AOS_WDT_RST_MASK_CTRL4_APS_SRST_MSQ_WDT_RST_ENB_Msk                                       /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL4_APS_SRST_APS_WDT_RST_ENB_Pos                     (3U)
#define AOS_WDT_RST_MASK_CTRL4_APS_SRST_APS_WDT_RST_ENB_Msk                     (0x00000001U << AOS_WDT_RST_MASK_CTRL4_APS_SRST_APS_WDT_RST_ENB_Pos)                      /*!< 0x00000008 */
#define AOS_WDT_RST_MASK_CTRL4_APS_SRST_APS_WDT_RST_ENB                         AOS_WDT_RST_MASK_CTRL4_APS_SRST_APS_WDT_RST_ENB_Msk                                       /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL4_MSQ_SRST_MSQ_WDT_RST_ENB_Pos                     (4U)
#define AOS_WDT_RST_MASK_CTRL4_MSQ_SRST_MSQ_WDT_RST_ENB_Msk                     (0x00000001U << AOS_WDT_RST_MASK_CTRL4_MSQ_SRST_MSQ_WDT_RST_ENB_Pos)                      /*!< 0x00000010 */
#define AOS_WDT_RST_MASK_CTRL4_MSQ_SRST_MSQ_WDT_RST_ENB                         AOS_WDT_RST_MASK_CTRL4_MSQ_SRST_MSQ_WDT_RST_ENB_Msk                                       /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL4_MSQ_SRST_APS_WDT_RST_ENB_Pos                     (5U)
#define AOS_WDT_RST_MASK_CTRL4_MSQ_SRST_APS_WDT_RST_ENB_Msk                     (0x00000001U << AOS_WDT_RST_MASK_CTRL4_MSQ_SRST_APS_WDT_RST_ENB_Pos)                      /*!< 0x00000020 */
#define AOS_WDT_RST_MASK_CTRL4_MSQ_SRST_APS_WDT_RST_ENB                         AOS_WDT_RST_MASK_CTRL4_MSQ_SRST_APS_WDT_RST_ENB_Msk                                       /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL4_AUX_DSADC_MSQ_WDT_RST_ENB_Pos                    (6U)
#define AOS_WDT_RST_MASK_CTRL4_AUX_DSADC_MSQ_WDT_RST_ENB_Msk                    (0x00000001U << AOS_WDT_RST_MASK_CTRL4_AUX_DSADC_MSQ_WDT_RST_ENB_Pos)                     /*!< 0x00000040 */
#define AOS_WDT_RST_MASK_CTRL4_AUX_DSADC_MSQ_WDT_RST_ENB                        AOS_WDT_RST_MASK_CTRL4_AUX_DSADC_MSQ_WDT_RST_ENB_Msk                                      /*!< 0: enable watchdog reset 1:  disable watchdog reset */
#define AOS_WDT_RST_MASK_CTRL4_AUX_DSADC_APS_WDT_RST_ENB_Pos                    (7U)
#define AOS_WDT_RST_MASK_CTRL4_AUX_DSADC_APS_WDT_RST_ENB_Msk                    (0x00000001U << AOS_WDT_RST_MASK_CTRL4_AUX_DSADC_APS_WDT_RST_ENB_Pos)                     /*!< 0x00000080 */
#define AOS_WDT_RST_MASK_CTRL4_AUX_DSADC_APS_WDT_RST_ENB                        AOS_WDT_RST_MASK_CTRL4_AUX_DSADC_APS_WDT_RST_ENB_Msk                                      /*!< 0: enable watchdog reset 1:  disable watchdog reset */

/*************  Bit definition for AOS_SRAM_RET (0x1C8) register  *************/
#define AOS_SRAM_RET_RET_Pos                                                    (0U)
#define AOS_SRAM_RET_RET_Msk                                                    (0x0000FFFFU << AOS_SRAM_RET_RET_Pos)                                                     /*!< 0x0000FFFF */
#define AOS_SRAM_RET_RET                                                        AOS_SRAM_RET_RET_Msk                                                                      /*!< Control RET signal of SRAM power domain 0-7 */

/***********  Bit definition for AOS_APS_I_PATCH (0x1D0) register  ************/
#define AOS_APS_I_PATCH_PATCH_I_ADDR_0_APS_Pos                                  (0U)
#define AOS_APS_I_PATCH_PATCH_I_ADDR_0_APS_Msk                                  (0x000FFFFFU << AOS_APS_I_PATCH_PATCH_I_ADDR_0_APS_Pos)                                   /*!< 0x000FFFFF */
#define AOS_APS_I_PATCH_PATCH_I_ADDR_0_APS                                      AOS_APS_I_PATCH_PATCH_I_ADDR_0_APS_Msk                                                    /*!< Patch entry 0 address */

/**********  Bit definition for AOS_APS_I_PATCH_ST (0x250) register  **********/
#define AOS_APS_I_PATCH_ST_ADDR_Pos                                             (0U)
#define AOS_APS_I_PATCH_ST_ADDR_Msk                                             (0x0007FFFFU << AOS_APS_I_PATCH_ST_ADDR_Pos)                                              /*!< 0x0007FFFF */
#define AOS_APS_I_PATCH_ST_ADDR                                                 AOS_APS_I_PATCH_ST_ADDR_Msk                                                               /*!< Patch instruction buffer start address */

/**********  Bit definition for AOS_APS_I_PATCH_EN (0x254) register  **********/
#define AOS_APS_I_PATCH_EN_PATCH_I_EN_0_APS_Pos                                 (0U)
#define AOS_APS_I_PATCH_EN_PATCH_I_EN_0_APS_Msk                                 (0xFFFFFFFFU << AOS_APS_I_PATCH_EN_PATCH_I_EN_0_APS_Pos)                                  /*!< 0xFFFFFFFF */
#define AOS_APS_I_PATCH_EN_PATCH_I_EN_0_APS                                     AOS_APS_I_PATCH_EN_PATCH_I_EN_0_APS_Msk                                                   /*!< Patch entry 31~0 enable */

/***********  Bit definition for AOS_MSQ_I_PATCH (0x260) register  ************/
#define AOS_MSQ_I_PATCH_PATCH_I_ADDR_0_MSQ_Pos                                  (0U)
#define AOS_MSQ_I_PATCH_PATCH_I_ADDR_0_MSQ_Msk                                  (0x0003FFFFU << AOS_MSQ_I_PATCH_PATCH_I_ADDR_0_MSQ_Pos)                                   /*!< 0x0003FFFF */
#define AOS_MSQ_I_PATCH_PATCH_I_ADDR_0_MSQ                                      AOS_MSQ_I_PATCH_PATCH_I_ADDR_0_MSQ_Msk                                                    /*!< Patch entry 0 address */

/**********  Bit definition for AOS_MSQ_I_PATCH_ST (0x360) register  **********/
#define AOS_MSQ_I_PATCH_ST_ADDR_Pos                                             (0U)
#define AOS_MSQ_I_PATCH_ST_ADDR_Msk                                             (0x0001FFFFU << AOS_MSQ_I_PATCH_ST_ADDR_Pos)                                              /*!< 0x0001FFFF */
#define AOS_MSQ_I_PATCH_ST_ADDR                                                 AOS_MSQ_I_PATCH_ST_ADDR_Msk                                                               /*!< Patch instruction buffer start address */

/**********  Bit definition for AOS_MSQ_I_PATCH_EN (0x364) register  **********/
#define AOS_MSQ_I_PATCH_EN_PATCH_I_EN_0_MSQ_Pos                                 (0U)
#define AOS_MSQ_I_PATCH_EN_PATCH_I_EN_0_MSQ_Msk                                 (0xFFFFFFFFU << AOS_MSQ_I_PATCH_EN_PATCH_I_EN_0_MSQ_Pos)                                  /*!< 0xFFFFFFFF */
#define AOS_MSQ_I_PATCH_EN_PATCH_I_EN_0_MSQ                                     AOS_MSQ_I_PATCH_EN_PATCH_I_EN_0_MSQ_Msk                                                   /*!< Patch entry 0 address */

/**********  Bit definition for AOS_APS_ORIG_ADDR (0x374) register  ***********/
#define AOS_APS_ORIG_ADDR_ORIG_ADDR_0_APS_Pos                                   (0U)
#define AOS_APS_ORIG_ADDR_ORIG_ADDR_0_APS_Msk                                   (0xFFFFFFFFU << AOS_APS_ORIG_ADDR_ORIG_ADDR_0_APS_Pos)                                    /*!< 0xFFFFFFFF */
#define AOS_APS_ORIG_ADDR_ORIG_ADDR_0_APS                                       AOS_APS_ORIG_ADDR_ORIG_ADDR_0_APS_Msk                                                     /*!< Original address 0 */

/***********  Bit definition for AOS_APS_TAG_ADDR (0x384) register  ***********/
#define AOS_APS_TAG_ADDR_TAG_ADDR_0_APS_Pos                                     (0U)
#define AOS_APS_TAG_ADDR_TAG_ADDR_0_APS_Msk                                     (0xFFFFFFFFU << AOS_APS_TAG_ADDR_TAG_ADDR_0_APS_Pos)                                      /*!< 0xFFFFFFFF */
#define AOS_APS_TAG_ADDR_TAG_ADDR_0_APS                                         AOS_APS_TAG_ADDR_TAG_ADDR_0_APS_Msk                                                       /*!< Target address 0 */

/***********  Bit definition for AOS_APS_RMP_MSK (0x394) register  ************/
#define AOS_APS_RMP_MSK_MASK_Pos                                                (0U)
#define AOS_APS_RMP_MSK_MASK_Msk                                                (0x000FFFFFU << AOS_APS_RMP_MSK_MASK_Pos)                                                 /*!< 0x000FFFFF */
#define AOS_APS_RMP_MSK_MASK                                                    AOS_APS_RMP_MSK_MASK_Msk                                                                  /*!< Enable */
#define AOS_APS_RMP_MSK_ENABLE_Pos                                              (31U)
#define AOS_APS_RMP_MSK_ENABLE_Msk                                              (0x00000001U << AOS_APS_RMP_MSK_ENABLE_Pos)                                               /*!< 0x80000000 */
#define AOS_APS_RMP_MSK_ENABLE                                                  AOS_APS_RMP_MSK_ENABLE_Msk                                                                /*!< Enable */

/**********  Bit definition for AOS_MSQ_ORIG_ADDR (0x3A4) register  ***********/
#define AOS_MSQ_ORIG_ADDR_ORIG_ADDR_0_MSQ_Pos                                   (0U)
#define AOS_MSQ_ORIG_ADDR_ORIG_ADDR_0_MSQ_Msk                                   (0xFFFFFFFFU << AOS_MSQ_ORIG_ADDR_ORIG_ADDR_0_MSQ_Pos)                                    /*!< 0xFFFFFFFF */
#define AOS_MSQ_ORIG_ADDR_ORIG_ADDR_0_MSQ                                       AOS_MSQ_ORIG_ADDR_ORIG_ADDR_0_MSQ_Msk                                                     /*!< Original address 0 */

/***********  Bit definition for AOS_MSQ_TAG_ADDR (0x3B0) register  ***********/
#define AOS_MSQ_TAG_ADDR_TAG_ADDR_0_MSQ_Pos                                     (0U)
#define AOS_MSQ_TAG_ADDR_TAG_ADDR_0_MSQ_Msk                                     (0xFFFFFFFFU << AOS_MSQ_TAG_ADDR_TAG_ADDR_0_MSQ_Pos)                                      /*!< 0xFFFFFFFF */
#define AOS_MSQ_TAG_ADDR_TAG_ADDR_0_MSQ                                         AOS_MSQ_TAG_ADDR_TAG_ADDR_0_MSQ_Msk                                                       /*!< Target address 0 */

/***********  Bit definition for AOS_MSQ_RMP_MSK (0x3BC) register  ************/
#define AOS_MSQ_RMP_MSK_MASK_Pos                                                (0U)
#define AOS_MSQ_RMP_MSK_MASK_Msk                                                (0x000FFFFFU << AOS_MSQ_RMP_MSK_MASK_Pos)                                                 /*!< 0x000FFFFF */
#define AOS_MSQ_RMP_MSK_MASK                                                    AOS_MSQ_RMP_MSK_MASK_Msk                                                                  /*!< Enable */
#define AOS_MSQ_RMP_MSK_ECO_ID_Pos                                              (20U)
#define AOS_MSQ_RMP_MSK_ECO_ID_Msk                                              (0x000000FFU << AOS_MSQ_RMP_MSK_ECO_ID_Pos)                                               /*!< 0x0FF00000 */
#define AOS_MSQ_RMP_MSK_ECO_ID                                                  AOS_MSQ_RMP_MSK_ECO_ID_Msk                                                                /*!< Hardware ECO chip ID. (MSQ_RMP_MSK[2]) */
#define AOS_MSQ_RMP_MSK_ENABLE_Pos                                              (31U)
#define AOS_MSQ_RMP_MSK_ENABLE_Msk                                              (0x00000001U << AOS_MSQ_RMP_MSK_ENABLE_Pos)                                               /*!< 0x80000000 */
#define AOS_MSQ_RMP_MSK_ENABLE                                                  AOS_MSQ_RMP_MSK_ENABLE_Msk                                                                /*!< Enable */

/***********  Bit definition for AOS_CLK200M_CTRL (0x3C8) register  ***********/
#define AOS_CLK200M_CTRL_CLK_200M_SEL_Pos                                       (0U)
#define AOS_CLK200M_CTRL_CLK_200M_SEL_Msk                                       (0x0000000FU << AOS_CLK200M_CTRL_CLK_200M_SEL_Pos)                                        /*!< 0x0000000F */
#define AOS_CLK200M_CTRL_CLK_200M_SEL                                           AOS_CLK200M_CTRL_CLK_200M_SEL_Msk                                                         /*!< Divide ratio ctrl for CLK200M If RG_BYPASS_STAGE4_CLK200M=0x1 Divide ratio is 0x0 8 0x1 9 --------- 0x7 15  If RG_BYPASS_STAGE4_CLK200M=0x0 Divide ratio is 0x0 16 0x1 17 --------- 0xF 31 */
#define AOS_CLK200M_CTRL_BYPASS_STAGE4_CLK200M_Pos                              (4U)
#define AOS_CLK200M_CTRL_BYPASS_STAGE4_CLK200M_Msk                              (0x00000001U << AOS_CLK200M_CTRL_BYPASS_STAGE4_CLK200M_Pos)                               /*!< 0x00000010 */
#define AOS_CLK200M_CTRL_BYPASS_STAGE4_CLK200M                                  AOS_CLK200M_CTRL_BYPASS_STAGE4_CLK200M_Msk                                                /*!< Divide ratio ctrl for CLK200M 0x0 (fvco/2)/16~31 152.6~78.8M 0x1 (fvco/2)/8~15 305.3~162.8M */

/***********  Bit definition for AOS_CLK180M_CTRL (0x3CC) register  ***********/
#define AOS_CLK180M_CTRL_CLK_180M_SEL_Pos                                       (0U)
#define AOS_CLK180M_CTRL_CLK_180M_SEL_Msk                                       (0x0000000FU << AOS_CLK180M_CTRL_CLK_180M_SEL_Pos)                                        /*!< 0x0000000F */
#define AOS_CLK180M_CTRL_CLK_180M_SEL                                           AOS_CLK180M_CTRL_CLK_180M_SEL_Msk                                                         /*!< Divide ratio ctrl for CLK180M If RG_BYPASS_STAGE4_CLK180M=0x1 Divide ratio is 0x0 8 0x1 9 --------- 0x7 15  If RG_BYPASS_STAGE4_CLK180M=0x0 Divide ratio is 0x0 16 0x1 17 --------- 0xF 31 */
#define AOS_CLK180M_CTRL_BYPASS_STAGE4_CLK180M_Pos                              (4U)
#define AOS_CLK180M_CTRL_BYPASS_STAGE4_CLK180M_Msk                              (0x00000001U << AOS_CLK180M_CTRL_BYPASS_STAGE4_CLK180M_Pos)                               /*!< 0x00000010 */
#define AOS_CLK180M_CTRL_BYPASS_STAGE4_CLK180M                                  AOS_CLK180M_CTRL_BYPASS_STAGE4_CLK180M_Msk                                                /*!< Divide ratio ctrl for CLK180M 0x0 (fvco/2)/16~31 152.6~78.8M 0x1 (fvco/2)/8~15 305.3~162.8M */

/***********  Bit definition for AOS_CLK150M_CTRL (0x3D0) register  ***********/
#define AOS_CLK150M_CTRL_CLK_150M_VAR_SEL_Pos                                   (0U)
#define AOS_CLK150M_CTRL_CLK_150M_VAR_SEL_Msk                                   (0x0000000FU << AOS_CLK150M_CTRL_CLK_150M_VAR_SEL_Pos)                                    /*!< 0x0000000F */
#define AOS_CLK150M_CTRL_CLK_150M_VAR_SEL                                       AOS_CLK150M_CTRL_CLK_150M_VAR_SEL_Msk                                                     /*!< CLK_150M_VAR frequency select 0000: fastest  1100: slowest  Divide ratio ctrl for CLK150M If RG_BYPASS_STAGE4_CLK150M=0x1 Divide ratio is 0x0 8 0x1 9 --------- 0x7 15  If RG_BYPASS_STAGE4_CLK150M=0x0 Divide ratio is 0x0 16 0x1 17 --------- 0xF 31 */
#define AOS_CLK150M_CTRL_BYPASS_STAGE4_CLK150M_Pos                              (4U)
#define AOS_CLK150M_CTRL_BYPASS_STAGE4_CLK150M_Msk                              (0x00000001U << AOS_CLK150M_CTRL_BYPASS_STAGE4_CLK150M_Pos)                               /*!< 0x00000010 */
#define AOS_CLK150M_CTRL_BYPASS_STAGE4_CLK150M                                  AOS_CLK150M_CTRL_BYPASS_STAGE4_CLK150M_Msk                                                /*!< Divide ratio ctrl for CLK150M 0x0 (fvco/2)/16~31 152.6~78.8M 0x1 (fvco/2)/8~15 305.3~162.8M */

/********  Bit definition for AOS_MSQ_WAIT_STATE_EN (0x3D4) register  *********/
#define AOS_MSQ_WAIT_STATE_EN_PROG_PU_WAIT_STATE_EN_Pos                         (0U)
#define AOS_MSQ_WAIT_STATE_EN_PROG_PU_WAIT_STATE_EN_Msk                         (0x00000001U << AOS_MSQ_WAIT_STATE_EN_PROG_PU_WAIT_STATE_EN_Pos)                          /*!< 0x00000001 */
#define AOS_MSQ_WAIT_STATE_EN_PROG_PU_WAIT_STATE_EN                             AOS_MSQ_WAIT_STATE_EN_PROG_PU_WAIT_STATE_EN_Msk                                           /*!<  */
#define AOS_MSQ_WAIT_STATE_EN_PU_EVENT_WAIT_STATE_EN_Pos                        (1U)
#define AOS_MSQ_WAIT_STATE_EN_PU_EVENT_WAIT_STATE_EN_Msk                        (0x00000001U << AOS_MSQ_WAIT_STATE_EN_PU_EVENT_WAIT_STATE_EN_Pos)                         /*!< 0x00000002 */
#define AOS_MSQ_WAIT_STATE_EN_PU_EVENT_WAIT_STATE_EN                            AOS_MSQ_WAIT_STATE_EN_PU_EVENT_WAIT_STATE_EN_Msk                                          /*!<  */
#define AOS_MSQ_WAIT_STATE_EN_DMA_WAIT_STATE_EN_Pos                             (2U)
#define AOS_MSQ_WAIT_STATE_EN_DMA_WAIT_STATE_EN_Msk                             (0x00000001U << AOS_MSQ_WAIT_STATE_EN_DMA_WAIT_STATE_EN_Pos)                              /*!< 0x00000004 */
#define AOS_MSQ_WAIT_STATE_EN_DMA_WAIT_STATE_EN                                 AOS_MSQ_WAIT_STATE_EN_DMA_WAIT_STATE_EN_Msk                                               /*!<  */
#define AOS_MSQ_WAIT_STATE_EN_MSQSRAM_WAIT_STATE_EN_Pos                         (3U)
#define AOS_MSQ_WAIT_STATE_EN_MSQSRAM_WAIT_STATE_EN_Msk                         (0x00000001U << AOS_MSQ_WAIT_STATE_EN_MSQSRAM_WAIT_STATE_EN_Pos)                          /*!< 0x00000008 */
#define AOS_MSQ_WAIT_STATE_EN_MSQSRAM_WAIT_STATE_EN                             AOS_MSQ_WAIT_STATE_EN_MSQSRAM_WAIT_STATE_EN_Msk                                           /*!<  */
#define AOS_MSQ_WAIT_STATE_EN_MSQROM_WAIT_STATE_EN_Pos                          (4U)
#define AOS_MSQ_WAIT_STATE_EN_MSQROM_WAIT_STATE_EN_Msk                          (0x00000001U << AOS_MSQ_WAIT_STATE_EN_MSQROM_WAIT_STATE_EN_Pos)                           /*!< 0x00000010 */
#define AOS_MSQ_WAIT_STATE_EN_MSQROM_WAIT_STATE_EN                              AOS_MSQ_WAIT_STATE_EN_MSQROM_WAIT_STATE_EN_Msk                                            /*!<  */
#define AOS_MSQ_WAIT_STATE_EN_TRX_WAIT_STATE_EN_Pos                             (5U)
#define AOS_MSQ_WAIT_STATE_EN_TRX_WAIT_STATE_EN_Msk                             (0x00000001U << AOS_MSQ_WAIT_STATE_EN_TRX_WAIT_STATE_EN_Pos)                              /*!< 0x00000020 */
#define AOS_MSQ_WAIT_STATE_EN_TRX_WAIT_STATE_EN                                 AOS_MSQ_WAIT_STATE_EN_TRX_WAIT_STATE_EN_Msk                                               /*!<  */
#define AOS_MSQ_WAIT_STATE_EN_PHYCR_WAIT_STATE_EN_Pos                           (6U)
#define AOS_MSQ_WAIT_STATE_EN_PHYCR_WAIT_STATE_EN_Msk                           (0x00000001U << AOS_MSQ_WAIT_STATE_EN_PHYCR_WAIT_STATE_EN_Pos)                            /*!< 0x00000040 */
#define AOS_MSQ_WAIT_STATE_EN_PHYCR_WAIT_STATE_EN                               AOS_MSQ_WAIT_STATE_EN_PHYCR_WAIT_STATE_EN_Msk                                             /*!<  */
#define AOS_MSQ_WAIT_STATE_EN_AOS_WAIT_STATE_EN_Pos                             (7U)
#define AOS_MSQ_WAIT_STATE_EN_AOS_WAIT_STATE_EN_Msk                             (0x00000001U << AOS_MSQ_WAIT_STATE_EN_AOS_WAIT_STATE_EN_Pos)                              /*!< 0x00000080 */
#define AOS_MSQ_WAIT_STATE_EN_AOS_WAIT_STATE_EN                                 AOS_MSQ_WAIT_STATE_EN_AOS_WAIT_STATE_EN_Msk                                               /*!<  */
#define AOS_MSQ_WAIT_STATE_EN_RFCR_WAIT_STATE_EN_Pos                            (8U)
#define AOS_MSQ_WAIT_STATE_EN_RFCR_WAIT_STATE_EN_Msk                            (0x00000001U << AOS_MSQ_WAIT_STATE_EN_RFCR_WAIT_STATE_EN_Pos)                             /*!< 0x00000100 */
#define AOS_MSQ_WAIT_STATE_EN_RFCR_WAIT_STATE_EN                                AOS_MSQ_WAIT_STATE_EN_RFCR_WAIT_STATE_EN_Msk                                              /*!<  */



/******************************************************************************/
/*                                                                            */
/*                           GPIO Pinmux controller                           */
/*                                                                            */
/******************************************************************************/

/************  Bit definition for PIN_CPU_ICE_IO (0x068) register  ************/
#define PIN_CPU_ICE_IO_APS_SWDI_IO_Pos                                          (0U)
#define PIN_CPU_ICE_IO_APS_SWDI_IO_Msk                                          (0x0000000FU << PIN_CPU_ICE_IO_APS_SWDI_IO_Pos)                                           /*!< 0x0000000F */
#define PIN_CPU_ICE_IO_APS_SWDI_IO                                              PIN_CPU_ICE_IO_APS_SWDI_IO_Msk                                                            /*!< Control Cortex M3 ICE SWDI input signal come from which IOPAD. Refer to pin mux table for details. */
#define PIN_CPU_ICE_IO_APS_SWCLK_IO_Pos                                         (4U)
#define PIN_CPU_ICE_IO_APS_SWCLK_IO_Msk                                         (0x0000000FU << PIN_CPU_ICE_IO_APS_SWCLK_IO_Pos)                                          /*!< 0x000000F0 */
#define PIN_CPU_ICE_IO_APS_SWCLK_IO                                             PIN_CPU_ICE_IO_APS_SWCLK_IO_Msk                                                           /*!< Similar to above. */
#define PIN_CPU_ICE_IO_MSQ_SWDI_IO_Pos                                          (8U)
#define PIN_CPU_ICE_IO_MSQ_SWDI_IO_Msk                                          (0x0000000FU << PIN_CPU_ICE_IO_MSQ_SWDI_IO_Pos)                                           /*!< 0x00000F00 */
#define PIN_CPU_ICE_IO_MSQ_SWDI_IO                                              PIN_CPU_ICE_IO_MSQ_SWDI_IO_Msk                                                            /*!< Similar to above. */
#define PIN_CPU_ICE_IO_MSQ_SWCLK_IO_Pos                                         (12U)
#define PIN_CPU_ICE_IO_MSQ_SWCLK_IO_Msk                                         (0x0000000FU << PIN_CPU_ICE_IO_MSQ_SWCLK_IO_Pos)                                          /*!< 0x0000F000 */
#define PIN_CPU_ICE_IO_MSQ_SWCLK_IO                                             PIN_CPU_ICE_IO_MSQ_SWCLK_IO_Msk                                                           /*!< Similar to above. */

/***********  Bit definition for PIN_PD_I_SEQ_SEL (0x080) register  ***********/
#define PIN_PD_I_SEQ_SEL_PAD_I_SEQ_SEL_Pos                                      (0U)
#define PIN_PD_I_SEQ_SEL_PAD_I_SEQ_SEL_Msk                                      (0x00000001U << PIN_PD_I_SEQ_SEL_PAD_I_SEQ_SEL_Pos)                                       /*!< 0x00000001 */
#define PIN_PD_I_SEQ_SEL_PAD_I_SEQ_SEL                                          PIN_PD_I_SEQ_SEL_PAD_I_SEQ_SEL_Msk                                                        /*!< 0 : When DIG_DBG_mode,  pd_i[0] ~ pd_i[31] come from seq_dbg[31:0] bus.  1: Force mode, Register(rg_pad_i_seq_set[31:0]) can set pd_i[0] ~ pd_i[31] source, pin_mux or seq_dbg[31:0] bus. */
#define PIN_PD_I_SEQ_SEL_PDOV_DIG_MODE_SEL_Pos                                  (1U)
#define PIN_PD_I_SEQ_SEL_PDOV_DIG_MODE_SEL_Msk                                  (0x00000001U << PIN_PD_I_SEQ_SEL_PDOV_DIG_MODE_SEL_Pos)                                   /*!< 0x00000002 */
#define PIN_PD_I_SEQ_SEL_PDOV_DIG_MODE_SEL                                      PIN_PD_I_SEQ_SEL_PDOV_DIG_MODE_SEL_Msk                                                    /*!< 0 : When DIG_DBG_mode,  PAD0 ~ PAD39's PDOV set 1.  1: Force mode, Register(rg_pdov_mode_39_32, rg_pdov_mode_31_0) can set pd_i[0] ~ pd_i[31] 's PDOV. */
#define PIN_PD_I_SEQ_SEL_PDOC_DIG_MODE_SEL_Pos                                  (2U)
#define PIN_PD_I_SEQ_SEL_PDOC_DIG_MODE_SEL_Msk                                  (0x00000001U << PIN_PD_I_SEQ_SEL_PDOC_DIG_MODE_SEL_Pos)                                   /*!< 0x00000004 */
#define PIN_PD_I_SEQ_SEL_PDOC_DIG_MODE_SEL                                      PIN_PD_I_SEQ_SEL_PDOC_DIG_MODE_SEL_Msk                                                    /*!< 0 : When DIG_DBG_mode,  PAD0 ~ PAD39's PDOC set 1.  1: Force mode, Register(rg_pdoc_mode_38_32, rg_pdoc_mode_31_0) can set pd_i[0] ~ pd_i[31] 's PDOC. */
#define PIN_PD_I_SEQ_SEL_PDI_SRC_IO40_Pos                                       (4U)
#define PIN_PD_I_SEQ_SEL_PDI_SRC_IO40_Msk                                       (0x0000000FU << PIN_PD_I_SEQ_SEL_PDI_SRC_IO40_Pos)                                        /*!< 0x000000F0 */
#define PIN_PD_I_SEQ_SEL_PDI_SRC_IO40                                           PIN_PD_I_SEQ_SEL_PDI_SRC_IO40_Msk                                                         /*!< Control the PAD0 output signal source when pinmux is selected by setting RG_PDOC_MODE=1 and RG_PDOV_MODE=1. Refer to pin mux table for details. */
#define PIN_PD_I_SEQ_SEL_PDI_SRC_IO41_Pos                                       (8U)
#define PIN_PD_I_SEQ_SEL_PDI_SRC_IO41_Msk                                       (0x0000000FU << PIN_PD_I_SEQ_SEL_PDI_SRC_IO41_Pos)                                        /*!< 0x00000F00 */
#define PIN_PD_I_SEQ_SEL_PDI_SRC_IO41                                           PIN_PD_I_SEQ_SEL_PDI_SRC_IO41_Msk                                                         /*!< Similar to above. */
#define PIN_PD_I_SEQ_SEL_PDI_SRC_IO42_Pos                                       (12U)
#define PIN_PD_I_SEQ_SEL_PDI_SRC_IO42_Msk                                       (0x0000000FU << PIN_PD_I_SEQ_SEL_PDI_SRC_IO42_Pos)                                        /*!< 0x0000F000 */
#define PIN_PD_I_SEQ_SEL_PDI_SRC_IO42                                           PIN_PD_I_SEQ_SEL_PDI_SRC_IO42_Msk                                                         /*!< Similar to above. */
#define PIN_PD_I_SEQ_SEL_PDI_SRC_IO43_Pos                                       (16U)
#define PIN_PD_I_SEQ_SEL_PDI_SRC_IO43_Msk                                       (0x0000000FU << PIN_PD_I_SEQ_SEL_PDI_SRC_IO43_Pos)                                        /*!< 0x000F0000 */
#define PIN_PD_I_SEQ_SEL_PDI_SRC_IO43                                           PIN_PD_I_SEQ_SEL_PDI_SRC_IO43_Msk                                                         /*!< Similar to above. */
#define PIN_PD_I_SEQ_SEL_PDI_SRC_IO44_Pos                                       (20U)
#define PIN_PD_I_SEQ_SEL_PDI_SRC_IO44_Msk                                       (0x0000000FU << PIN_PD_I_SEQ_SEL_PDI_SRC_IO44_Pos)                                        /*!< 0x00F00000 */
#define PIN_PD_I_SEQ_SEL_PDI_SRC_IO44                                           PIN_PD_I_SEQ_SEL_PDI_SRC_IO44_Msk                                                         /*!< Similar to above. */

/**********  Bit definition for PIN_STRAP_MODE_SET (0x08C) register  **********/
#define PIN_STRAP_MODE_SET_ICEMD_JTAG_RELEASE_Pos                               (0U)
#define PIN_STRAP_MODE_SET_ICEMD_JTAG_RELEASE_Msk                               (0x00000001U << PIN_STRAP_MODE_SET_ICEMD_JTAG_RELEASE_Pos)                                /*!< 0x00000001 */
#define PIN_STRAP_MODE_SET_ICEMD_JTAG_RELEASE                                   PIN_STRAP_MODE_SET_ICEMD_JTAG_RELEASE_Msk                                                 /*!< 0 : PAD13 ~ PAD16 for JTAG function when Strap ICE mode. 1 : Release PAD13 ~ PAD16 can Programming, when Strap ICE mode. */
#define PIN_STRAP_MODE_SET_JTAGMD_ICE_RELEASE_Pos                               (1U)
#define PIN_STRAP_MODE_SET_JTAGMD_ICE_RELEASE_Msk                               (0x00000001U << PIN_STRAP_MODE_SET_JTAGMD_ICE_RELEASE_Pos)                                /*!< 0x00000002 */
#define PIN_STRAP_MODE_SET_JTAGMD_ICE_RELEASE                                   PIN_STRAP_MODE_SET_JTAGMD_ICE_RELEASE_Msk                                                 /*!< 0 : PAD13 ~ PAD16 for ICE function when Strap JTAG mode. 1 : Release PAD13 ~ PAD16 can Programming, when Strap JTAG mode. */

/***********  Bit definition for PIN_PTS_INMUX_A (0x090) register  ************/
#define PIN_PTS_INMUX_A_UART0_CTS_IO_Pos                                        (0U)
#define PIN_PTS_INMUX_A_UART0_CTS_IO_Msk                                        (0x0000000FU << PIN_PTS_INMUX_A_UART0_CTS_IO_Pos)                                         /*!< 0x0000000F */
#define PIN_PTS_INMUX_A_UART0_CTS_IO                                            PIN_PTS_INMUX_A_UART0_CTS_IO_Msk                                                          /*!< Control UART0 CTS input signal come from which IOPAD */
#define PIN_PTS_INMUX_A_UART0_RXD_IO_Pos                                        (4U)
#define PIN_PTS_INMUX_A_UART0_RXD_IO_Msk                                        (0x0000000FU << PIN_PTS_INMUX_A_UART0_RXD_IO_Pos)                                         /*!< 0x000000F0 */
#define PIN_PTS_INMUX_A_UART0_RXD_IO                                            PIN_PTS_INMUX_A_UART0_RXD_IO_Msk                                                          /*!< Control UART0 RX input signal come from which IOPAD */
#define PIN_PTS_INMUX_A_UART1_CTS_IO_Pos                                        (8U)
#define PIN_PTS_INMUX_A_UART1_CTS_IO_Msk                                        (0x0000000FU << PIN_PTS_INMUX_A_UART1_CTS_IO_Pos)                                         /*!< 0x00000F00 */
#define PIN_PTS_INMUX_A_UART1_CTS_IO                                            PIN_PTS_INMUX_A_UART1_CTS_IO_Msk                                                          /*!< Control UART1 CTS input signal come from which IOPAD */
#define PIN_PTS_INMUX_A_UART1_RXD_IO_Pos                                        (12U)
#define PIN_PTS_INMUX_A_UART1_RXD_IO_Msk                                        (0x0000000FU << PIN_PTS_INMUX_A_UART1_RXD_IO_Pos)                                         /*!< 0x0000F000 */
#define PIN_PTS_INMUX_A_UART1_RXD_IO                                            PIN_PTS_INMUX_A_UART1_RXD_IO_Msk                                                          /*!< Control UART1 RX input signal come from which IOPAD */
#define PIN_PTS_INMUX_A_APS_UART_CTS_IO_Pos                                     (16U)
#define PIN_PTS_INMUX_A_APS_UART_CTS_IO_Msk                                     (0x0000000FU << PIN_PTS_INMUX_A_APS_UART_CTS_IO_Pos)                                      /*!< 0x000F0000 */
#define PIN_PTS_INMUX_A_APS_UART_CTS_IO                                         PIN_PTS_INMUX_A_APS_UART_CTS_IO_Msk                                                       /*!< Control APS UART CTS input signal come from which IOPAD */
#define PIN_PTS_INMUX_A_APS_UART_RXD_IO_Pos                                     (20U)
#define PIN_PTS_INMUX_A_APS_UART_RXD_IO_Msk                                     (0x0000000FU << PIN_PTS_INMUX_A_APS_UART_RXD_IO_Pos)                                      /*!< 0x00F00000 */
#define PIN_PTS_INMUX_A_APS_UART_RXD_IO                                         PIN_PTS_INMUX_A_APS_UART_RXD_IO_Msk                                                       /*!< Control APS UART RX input signal come from which IOPAD */
#define PIN_PTS_INMUX_A_MSQ_UART_CTS_IO_Pos                                     (24U)
#define PIN_PTS_INMUX_A_MSQ_UART_CTS_IO_Msk                                     (0x0000000FU << PIN_PTS_INMUX_A_MSQ_UART_CTS_IO_Pos)                                      /*!< 0x0F000000 */
#define PIN_PTS_INMUX_A_MSQ_UART_CTS_IO                                         PIN_PTS_INMUX_A_MSQ_UART_CTS_IO_Msk                                                       /*!< Control MSQ UART CTS input signal come from which IOPAD */
#define PIN_PTS_INMUX_A_MSQ_UART_RXD_IO_Pos                                     (28U)
#define PIN_PTS_INMUX_A_MSQ_UART_RXD_IO_Msk                                     (0x0000000FU << PIN_PTS_INMUX_A_MSQ_UART_RXD_IO_Pos)                                      /*!< 0xF0000000 */
#define PIN_PTS_INMUX_A_MSQ_UART_RXD_IO                                         PIN_PTS_INMUX_A_MSQ_UART_RXD_IO_Msk                                                       /*!< Control MSQ UART RX input signal come from which IOPAD */

/***********  Bit definition for PIN_PTS_INMUX_B (0x094) register  ************/
#define PIN_PTS_INMUX_B_TDI_IO_Pos                                              (0U)
#define PIN_PTS_INMUX_B_TDI_IO_Msk                                              (0x0000000FU << PIN_PTS_INMUX_B_TDI_IO_Pos)                                               /*!< 0x0000000F */
#define PIN_PTS_INMUX_B_TDI_IO                                                  PIN_PTS_INMUX_B_TDI_IO_Msk                                                                /*!< Control JTAG TDI input signal come from which IOPAD */
#define PIN_PTS_INMUX_B_TCK_IO_Pos                                              (4U)
#define PIN_PTS_INMUX_B_TCK_IO_Msk                                              (0x0000000FU << PIN_PTS_INMUX_B_TCK_IO_Pos)                                               /*!< 0x000000F0 */
#define PIN_PTS_INMUX_B_TCK_IO                                                  PIN_PTS_INMUX_B_TCK_IO_Msk                                                                /*!< Control JTAG TCK input signal come from which IOPAD */
#define PIN_PTS_INMUX_B_TMS_IO_Pos                                              (8U)
#define PIN_PTS_INMUX_B_TMS_IO_Msk                                              (0x0000000FU << PIN_PTS_INMUX_B_TMS_IO_Pos)                                               /*!< 0x00000F00 */
#define PIN_PTS_INMUX_B_TMS_IO                                                  PIN_PTS_INMUX_B_TMS_IO_Msk                                                                /*!< Control JTAG TMS input signal come from which IOPAD */
#define PIN_PTS_INMUX_B_I2S_SDI0_IO_Pos                                         (12U)
#define PIN_PTS_INMUX_B_I2S_SDI0_IO_Msk                                         (0x0000000FU << PIN_PTS_INMUX_B_I2S_SDI0_IO_Pos)                                          /*!< 0x0000F000 */
#define PIN_PTS_INMUX_B_I2S_SDI0_IO                                             PIN_PTS_INMUX_B_I2S_SDI0_IO_Msk                                                           /*!< Control I2S SDI0 input signal come from which IOPAD */
#define PIN_PTS_INMUX_B_PSRAM_RXD0_IO_Pos                                       (16U)
#define PIN_PTS_INMUX_B_PSRAM_RXD0_IO_Msk                                       (0x0000000FU << PIN_PTS_INMUX_B_PSRAM_RXD0_IO_Pos)                                        /*!< 0x000F0000 */
#define PIN_PTS_INMUX_B_PSRAM_RXD0_IO                                           PIN_PTS_INMUX_B_PSRAM_RXD0_IO_Msk                                                         /*!< Control PSRAM received data 0 signal come from which IOPAD. Refer to pin mux table for details. */
#define PIN_PTS_INMUX_B_PSRAM_RXD1_IO_Pos                                       (20U)
#define PIN_PTS_INMUX_B_PSRAM_RXD1_IO_Msk                                       (0x0000000FU << PIN_PTS_INMUX_B_PSRAM_RXD1_IO_Pos)                                        /*!< 0x00F00000 */
#define PIN_PTS_INMUX_B_PSRAM_RXD1_IO                                           PIN_PTS_INMUX_B_PSRAM_RXD1_IO_Msk                                                         /*!< Similar to above.. */
#define PIN_PTS_INMUX_B_PSRAM_RXD2_IO_Pos                                       (24U)
#define PIN_PTS_INMUX_B_PSRAM_RXD2_IO_Msk                                       (0x0000000FU << PIN_PTS_INMUX_B_PSRAM_RXD2_IO_Pos)                                        /*!< 0x0F000000 */
#define PIN_PTS_INMUX_B_PSRAM_RXD2_IO                                           PIN_PTS_INMUX_B_PSRAM_RXD2_IO_Msk                                                         /*!< Similar to above.. */
#define PIN_PTS_INMUX_B_PSRAM_RXD3_IO_Pos                                       (28U)
#define PIN_PTS_INMUX_B_PSRAM_RXD3_IO_Msk                                       (0x0000000FU << PIN_PTS_INMUX_B_PSRAM_RXD3_IO_Pos)                                        /*!< 0xF0000000 */
#define PIN_PTS_INMUX_B_PSRAM_RXD3_IO                                           PIN_PTS_INMUX_B_PSRAM_RXD3_IO_Msk                                                         /*!< Similar to above. */

/***********  Bit definition for PIN_PTS_INMUX_C (0x098) register  ************/
#define PIN_PTS_INMUX_C_SPI0_RXD0_IO_Pos                                        (0U)
#define PIN_PTS_INMUX_C_SPI0_RXD0_IO_Msk                                        (0x0000000FU << PIN_PTS_INMUX_C_SPI0_RXD0_IO_Pos)                                         /*!< 0x0000000F */
#define PIN_PTS_INMUX_C_SPI0_RXD0_IO                                            PIN_PTS_INMUX_C_SPI0_RXD0_IO_Msk                                                          /*!< Control SPI0 received data 0 signal come from which IOPAD */
#define PIN_PTS_INMUX_C_SPI0_RXD1_IO_Pos                                        (4U)
#define PIN_PTS_INMUX_C_SPI0_RXD1_IO_Msk                                        (0x0000000FU << PIN_PTS_INMUX_C_SPI0_RXD1_IO_Pos)                                         /*!< 0x000000F0 */
#define PIN_PTS_INMUX_C_SPI0_RXD1_IO                                            PIN_PTS_INMUX_C_SPI0_RXD1_IO_Msk                                                          /*!< Control SPI0 received data 1 signal come from which IOPAD */
#define PIN_PTS_INMUX_C_SPI0_RXD2_IO_Pos                                        (8U)
#define PIN_PTS_INMUX_C_SPI0_RXD2_IO_Msk                                        (0x0000000FU << PIN_PTS_INMUX_C_SPI0_RXD2_IO_Pos)                                         /*!< 0x00000F00 */
#define PIN_PTS_INMUX_C_SPI0_RXD2_IO                                            PIN_PTS_INMUX_C_SPI0_RXD2_IO_Msk                                                          /*!< Control SPI0 received data 2 signal come from which IOPAD */
#define PIN_PTS_INMUX_C_SPI0_RXD3_IO_Pos                                        (12U)
#define PIN_PTS_INMUX_C_SPI0_RXD3_IO_Msk                                        (0x0000000FU << PIN_PTS_INMUX_C_SPI0_RXD3_IO_Pos)                                         /*!< 0x0000F000 */
#define PIN_PTS_INMUX_C_SPI0_RXD3_IO                                            PIN_PTS_INMUX_C_SPI0_RXD3_IO_Msk                                                          /*!< Control SPI0 received data 3 signal come from which IOPAD */
#define PIN_PTS_INMUX_C_SPI1_RXD0_IO_Pos                                        (16U)
#define PIN_PTS_INMUX_C_SPI1_RXD0_IO_Msk                                        (0x0000000FU << PIN_PTS_INMUX_C_SPI1_RXD0_IO_Pos)                                         /*!< 0x000F0000 */
#define PIN_PTS_INMUX_C_SPI1_RXD0_IO                                            PIN_PTS_INMUX_C_SPI1_RXD0_IO_Msk                                                          /*!< Control SPI1 received data 0 signal come from which IOPAD */
#define PIN_PTS_INMUX_C_SPI1_RXD1_IO_Pos                                        (20U)
#define PIN_PTS_INMUX_C_SPI1_RXD1_IO_Msk                                        (0x0000000FU << PIN_PTS_INMUX_C_SPI1_RXD1_IO_Pos)                                         /*!< 0x00F00000 */
#define PIN_PTS_INMUX_C_SPI1_RXD1_IO                                            PIN_PTS_INMUX_C_SPI1_RXD1_IO_Msk                                                          /*!< Control SPI1 received data 1 signal come from which IOPAD */
#define PIN_PTS_INMUX_C_SPI1_RXD2_IO_Pos                                        (24U)
#define PIN_PTS_INMUX_C_SPI1_RXD2_IO_Msk                                        (0x0000000FU << PIN_PTS_INMUX_C_SPI1_RXD2_IO_Pos)                                         /*!< 0x0F000000 */
#define PIN_PTS_INMUX_C_SPI1_RXD2_IO                                            PIN_PTS_INMUX_C_SPI1_RXD2_IO_Msk                                                          /*!< Control SPI1 received data 2 signal come from which IOPAD */
#define PIN_PTS_INMUX_C_SPI1_RXD3_IO_Pos                                        (28U)
#define PIN_PTS_INMUX_C_SPI1_RXD3_IO_Msk                                        (0x0000000FU << PIN_PTS_INMUX_C_SPI1_RXD3_IO_Pos)                                         /*!< 0xF0000000 */
#define PIN_PTS_INMUX_C_SPI1_RXD3_IO                                            PIN_PTS_INMUX_C_SPI1_RXD3_IO_Msk                                                          /*!< Control SPI1 received data 3 signal come from which IOPAD */

/***********  Bit definition for PIN_PTS_INMUX_D (0x09C) register  ************/
#define PIN_PTS_INMUX_D_SPI2_RXD_IO_Pos                                         (0U)
#define PIN_PTS_INMUX_D_SPI2_RXD_IO_Msk                                         (0x0000000FU << PIN_PTS_INMUX_D_SPI2_RXD_IO_Pos)                                          /*!< 0x0000000F */
#define PIN_PTS_INMUX_D_SPI2_RXD_IO                                             PIN_PTS_INMUX_D_SPI2_RXD_IO_Msk                                                           /*!< Slave SPI2 received data 2 signal come from which IOPAD */
#define PIN_PTS_INMUX_D_SPI2_CS_IN_IO_Pos                                       (4U)
#define PIN_PTS_INMUX_D_SPI2_CS_IN_IO_Msk                                       (0x0000000FU << PIN_PTS_INMUX_D_SPI2_CS_IN_IO_Pos)                                        /*!< 0x000000F0 */
#define PIN_PTS_INMUX_D_SPI2_CS_IN_IO                                           PIN_PTS_INMUX_D_SPI2_CS_IN_IO_Msk                                                         /*!< Slave SPI2's input Chip select source */
#define PIN_PTS_INMUX_D_SPI2_CLK_IO_Pos                                         (8U)
#define PIN_PTS_INMUX_D_SPI2_CLK_IO_Msk                                         (0x0000000FU << PIN_PTS_INMUX_D_SPI2_CLK_IO_Pos)                                          /*!< 0x00000F00 */
#define PIN_PTS_INMUX_D_SPI2_CLK_IO                                             PIN_PTS_INMUX_D_SPI2_CLK_IO_Msk                                                           /*!< Slave SPI2's input Clock */
#define PIN_PTS_INMUX_D_SPI3_RXD0_IO_Pos                                        (12U)
#define PIN_PTS_INMUX_D_SPI3_RXD0_IO_Msk                                        (0x0000000FU << PIN_PTS_INMUX_D_SPI3_RXD0_IO_Pos)                                         /*!< 0x0000F000 */
#define PIN_PTS_INMUX_D_SPI3_RXD0_IO                                            PIN_PTS_INMUX_D_SPI3_RXD0_IO_Msk                                                          /*!< Control SPI3 received data 0 signal come from which IOPAD */
#define PIN_PTS_INMUX_D_SPI3_RXD1_IO_Pos                                        (16U)
#define PIN_PTS_INMUX_D_SPI3_RXD1_IO_Msk                                        (0x0000000FU << PIN_PTS_INMUX_D_SPI3_RXD1_IO_Pos)                                         /*!< 0x000F0000 */
#define PIN_PTS_INMUX_D_SPI3_RXD1_IO                                            PIN_PTS_INMUX_D_SPI3_RXD1_IO_Msk                                                          /*!< Control SPI3 received data 1 signal come from which IOPAD */
#define PIN_PTS_INMUX_D_SPI3_RXD2_IO_Pos                                        (20U)
#define PIN_PTS_INMUX_D_SPI3_RXD2_IO_Msk                                        (0x0000000FU << PIN_PTS_INMUX_D_SPI3_RXD2_IO_Pos)                                         /*!< 0x00F00000 */
#define PIN_PTS_INMUX_D_SPI3_RXD2_IO                                            PIN_PTS_INMUX_D_SPI3_RXD2_IO_Msk                                                          /*!< Control SPI3 received data 2 signal come from which IOPAD */
#define PIN_PTS_INMUX_D_SPI3_RXD3_IO_Pos                                        (24U)
#define PIN_PTS_INMUX_D_SPI3_RXD3_IO_Msk                                        (0x0000000FU << PIN_PTS_INMUX_D_SPI3_RXD3_IO_Pos)                                         /*!< 0x0F000000 */
#define PIN_PTS_INMUX_D_SPI3_RXD3_IO                                            PIN_PTS_INMUX_D_SPI3_RXD3_IO_Msk                                                          /*!< Control SPI3 received data 3 signal come from which IOPAD */
#define PIN_PTS_INMUX_D_OPM_MODE_Pos                                            (28U)
#define PIN_PTS_INMUX_D_OPM_MODE_Msk                                            (0x0000000FU << PIN_PTS_INMUX_D_OPM_MODE_Pos)                                             /*!< 0xF0000000 */
#define PIN_PTS_INMUX_D_OPM_MODE                                                PIN_PTS_INMUX_D_OPM_MODE_Msk                                                              /*!< Control OTP OPM_MODE input signal come from which IOPAD. Refer to pin mux table for details. */

/***********  Bit definition for PIN_PTS_INMUX_E (0x0A0) register  ************/
#define PIN_PTS_INMUX_E_PDM_RXD_IO_Pos                                          (0U)
#define PIN_PTS_INMUX_E_PDM_RXD_IO_Msk                                          (0x0000000FU << PIN_PTS_INMUX_E_PDM_RXD_IO_Pos)                                           /*!< 0x0000000F */
#define PIN_PTS_INMUX_E_PDM_RXD_IO                                              PIN_PTS_INMUX_E_PDM_RXD_IO_Msk                                                            /*!< Control PDM RXD0 input signal come from which IOPAD */
#define PIN_PTS_INMUX_E_CLK_EXT_APS_IO_Pos                                      (4U)
#define PIN_PTS_INMUX_E_CLK_EXT_APS_IO_Msk                                      (0x0000000FU << PIN_PTS_INMUX_E_CLK_EXT_APS_IO_Pos)                                       /*!< 0x000000F0 */
#define PIN_PTS_INMUX_E_CLK_EXT_APS_IO                                          PIN_PTS_INMUX_E_CLK_EXT_APS_IO_Msk                                                        /*!< Control external clock signal for APS system come from which IOPAD */
#define PIN_PTS_INMUX_E_CLK_EXT_MSQ_IO_Pos                                      (8U)
#define PIN_PTS_INMUX_E_CLK_EXT_MSQ_IO_Msk                                      (0x0000000FU << PIN_PTS_INMUX_E_CLK_EXT_MSQ_IO_Pos)                                       /*!< 0x00000F00 */
#define PIN_PTS_INMUX_E_CLK_EXT_MSQ_IO                                          PIN_PTS_INMUX_E_CLK_EXT_MSQ_IO_Msk                                                        /*!< Control external clock signal for MSQ system come from which IOPAD */
#define PIN_PTS_INMUX_E_APS_SPI0_SS_IN_IO_Pos                                   (12U)
#define PIN_PTS_INMUX_E_APS_SPI0_SS_IN_IO_Msk                                   (0x0000000FU << PIN_PTS_INMUX_E_APS_SPI0_SS_IN_IO_Pos)                                    /*!< 0x0000F000 */
#define PIN_PTS_INMUX_E_APS_SPI0_SS_IN_IO                                       PIN_PTS_INMUX_E_APS_SPI0_SS_IN_IO_Msk                                                     /*!< Control SPI0 slave select signal come from which IOPAD */
#define PIN_PTS_INMUX_E_APS_SPI1_SS_IN_IO_Pos                                   (16U)
#define PIN_PTS_INMUX_E_APS_SPI1_SS_IN_IO_Msk                                   (0x0000000FU << PIN_PTS_INMUX_E_APS_SPI1_SS_IN_IO_Pos)                                    /*!< 0x000F0000 */
#define PIN_PTS_INMUX_E_APS_SPI1_SS_IN_IO                                       PIN_PTS_INMUX_E_APS_SPI1_SS_IN_IO_Msk                                                     /*!< Control SPI1 slave select signal come from which IOPAD */
#define PIN_PTS_INMUX_E_APS_SPI3_SS_IN_IO_Pos                                   (20U)
#define PIN_PTS_INMUX_E_APS_SPI3_SS_IN_IO_Msk                                   (0x0000000FU << PIN_PTS_INMUX_E_APS_SPI3_SS_IN_IO_Pos)                                    /*!< 0x00F00000 */
#define PIN_PTS_INMUX_E_APS_SPI3_SS_IN_IO                                       PIN_PTS_INMUX_E_APS_SPI3_SS_IN_IO_Msk                                                     /*!< Control SPI3 slave select signal come from which IOPAD */
#define PIN_PTS_INMUX_E_EXT_2IO_CLK_EN_IO_Pos                                   (24U)
#define PIN_PTS_INMUX_E_EXT_2IO_CLK_EN_IO_Msk                                   (0x0000000FU << PIN_PTS_INMUX_E_EXT_2IO_CLK_EN_IO_Pos)                                    /*!< 0x0F000000 */
#define PIN_PTS_INMUX_E_EXT_2IO_CLK_EN_IO                                       PIN_PTS_INMUX_E_EXT_2IO_CLK_EN_IO_Msk                                                     /*!< Similar to above. */

/***********  Bit definition for PIN_PTS_INMUX_F (0x0A4) register  ************/
#define PIN_PTS_INMUX_F_I2C_SCL_IN_IO_Pos                                       (0U)
#define PIN_PTS_INMUX_F_I2C_SCL_IN_IO_Msk                                       (0x0000000FU << PIN_PTS_INMUX_F_I2C_SCL_IN_IO_Pos)                                        /*!< 0x0000000F */
#define PIN_PTS_INMUX_F_I2C_SCL_IN_IO                                           PIN_PTS_INMUX_F_I2C_SCL_IN_IO_Msk                                                         /*!< Control I2C SCL input signal come from which IOPAD */
#define PIN_PTS_INMUX_F_I2C_SDA_IN_IO_Pos                                       (4U)
#define PIN_PTS_INMUX_F_I2C_SDA_IN_IO_Msk                                       (0x0000000FU << PIN_PTS_INMUX_F_I2C_SDA_IN_IO_Pos)                                        /*!< 0x000000F0 */
#define PIN_PTS_INMUX_F_I2C_SDA_IN_IO                                           PIN_PTS_INMUX_F_I2C_SDA_IN_IO_Msk                                                         /*!< Control I2C SDA input signal come from which IOPAD */
#define PIN_PTS_INMUX_F_SEQ_DBG_SHIFT_Pos                                       (8U)
#define PIN_PTS_INMUX_F_SEQ_DBG_SHIFT_Msk                                       (0x00000003U << PIN_PTS_INMUX_F_SEQ_DBG_SHIFT_Pos)                                        /*!< 0x00000300 */
#define PIN_PTS_INMUX_F_SEQ_DBG_SHIFT                                           PIN_PTS_INMUX_F_SEQ_DBG_SHIFT_Msk                                                         /*!< Shift SEQ debug bus bit. 2'd0 : [31:0] 2'd0 : {[7:0], [31:8]}  2'd0 : {[15:0], [31:16]}  2'd0 : {[23:0], [31:24]} */
#define PIN_PTS_INMUX_F_PSRAM_KGD_MOD_Pos                                       (16U)
#define PIN_PTS_INMUX_F_PSRAM_KGD_MOD_Msk                                       (0x00000001U << PIN_PTS_INMUX_F_PSRAM_KGD_MOD_Pos)                                        /*!< 0x00010000 */
#define PIN_PTS_INMUX_F_PSRAM_KGD_MOD                                           PIN_PTS_INMUX_F_PSRAM_KGD_MOD_Msk                                                         /*!< 1: PSRAM KGD mode. Control by QSPI */
#define PIN_PTS_INMUX_F_PSRAM_CS_SEL_Pos                                        (17U)
#define PIN_PTS_INMUX_F_PSRAM_CS_SEL_Msk                                        (0x00000003U << PIN_PTS_INMUX_F_PSRAM_CS_SEL_Pos)                                         /*!< 0x00060000 */
#define PIN_PTS_INMUX_F_PSRAM_CS_SEL                                            PIN_PTS_INMUX_F_PSRAM_CS_SEL_Msk                                                          /*!< 0 : QSPI RX PSRAM control by QSPI CS1. 1 : QSPI RX PSRAM control by QSPI CS2. 2 : QSPI RX PSRAM control by QSPI CS3. 3 : QSPI RX PSRAM control by QSPI CS1. */

/**********  Bit definition for PIN_SW_TOP_DBG_SEL (0x0A8) register  **********/
#define PIN_SW_TOP_DBG_SEL_DBG_TOP_LOW_SEL_Pos                                  (0U)
#define PIN_SW_TOP_DBG_SEL_DBG_TOP_LOW_SEL_Msk                                  (0x0000003FU << PIN_SW_TOP_DBG_SEL_DBG_TOP_LOW_SEL_Pos)                                   /*!< 0x0000003F */
#define PIN_SW_TOP_DBG_SEL_DBG_TOP_LOW_SEL                                      PIN_SW_TOP_DBG_SEL_DBG_TOP_LOW_SEL_Msk                                                    /*!< Debug Low bus[31:0] signal selection */
#define PIN_SW_TOP_DBG_SEL_DBG_TOP_HIGH_SEL_Pos                                 (8U)
#define PIN_SW_TOP_DBG_SEL_DBG_TOP_HIGH_SEL_Msk                                 (0x0000003FU << PIN_SW_TOP_DBG_SEL_DBG_TOP_HIGH_SEL_Pos)                                  /*!< 0x00003F00 */
#define PIN_SW_TOP_DBG_SEL_DBG_TOP_HIGH_SEL                                     PIN_SW_TOP_DBG_SEL_DBG_TOP_HIGH_SEL_Msk                                                   /*!< Debug High bus[31:0] signal selection */
#define PIN_SW_TOP_DBG_SEL_DBG_WRAP_LOW_Pos                                     (16U)
#define PIN_SW_TOP_DBG_SEL_DBG_WRAP_LOW_Msk                                     (0x00000003U << PIN_SW_TOP_DBG_SEL_DBG_WRAP_LOW_Pos)                                      /*!< 0x00030000 */
#define PIN_SW_TOP_DBG_SEL_DBG_WRAP_LOW                                         PIN_SW_TOP_DBG_SEL_DBG_WRAP_LOW_Msk                                                       /*!< Wrap Low debug[31:0]  signal */
#define PIN_SW_TOP_DBG_SEL_DBG_WRAP_HIGH_Pos                                    (18U)
#define PIN_SW_TOP_DBG_SEL_DBG_WRAP_HIGH_Msk                                    (0x00000003U << PIN_SW_TOP_DBG_SEL_DBG_WRAP_HIGH_Pos)                                     /*!< 0x000C0000 */
#define PIN_SW_TOP_DBG_SEL_DBG_WRAP_HIGH                                        PIN_SW_TOP_DBG_SEL_DBG_WRAP_HIGH_Msk                                                      /*!< Wrap High  debug[31:0]  signal */
#define PIN_SW_TOP_DBG_SEL_DBG_WRAP_31_0_Pos                                    (20U)
#define PIN_SW_TOP_DBG_SEL_DBG_WRAP_31_0_Msk                                    (0x00000003U << PIN_SW_TOP_DBG_SEL_DBG_WRAP_31_0_Pos)                                     /*!< 0x00300000 */
#define PIN_SW_TOP_DBG_SEL_DBG_WRAP_31_0                                        PIN_SW_TOP_DBG_SEL_DBG_WRAP_31_0_Msk                                                      /*!< Wrap debug[31:0]  signal */

/************  Bit definition for PIN_SPARE_1_WR (0x0B0) register  ************/
#define PIN_SPARE_1_WR_SPARE_1_WR_Pos                                           (0U)
#define PIN_SPARE_1_WR_SPARE_1_WR_Msk                                           (0xFFFFFFFFU << PIN_SPARE_1_WR_SPARE_1_WR_Pos)                                            /*!< 0xFFFFFFFF */
#define PIN_SPARE_1_WR_SPARE_1_WR                                               PIN_SPARE_1_WR_SPARE_1_WR_Msk                                                             /*!< Spare Register for ECO write, default : 32'hAAAAFF00 */

/************  Bit definition for PIN_SPARE_2_WR (0x0B4) register  ************/
#define PIN_SPARE_2_WR_SPARE_2_WR_Pos                                           (0U)
#define PIN_SPARE_2_WR_SPARE_2_WR_Msk                                           (0xFFFFFFFFU << PIN_SPARE_2_WR_SPARE_2_WR_Pos)                                            /*!< 0xFFFFFFFF */
#define PIN_SPARE_2_WR_SPARE_2_WR                                               PIN_SPARE_2_WR_SPARE_2_WR_Msk                                                             /*!< Spare Register for ECO write, default : 32'hAAAAFF00 */

/************  Bit definition for PIN_SPARE_3_WR (0x0B8) register  ************/
#define PIN_SPARE_3_WR_SPARE_3_WR_Pos                                           (0U)
#define PIN_SPARE_3_WR_SPARE_3_WR_Msk                                           (0xFFFFFFFFU << PIN_SPARE_3_WR_SPARE_3_WR_Pos)                                            /*!< 0xFFFFFFFF */
#define PIN_SPARE_3_WR_SPARE_3_WR                                               PIN_SPARE_3_WR_SPARE_3_WR_Msk                                                             /*!< Spare Register for ECO write, default : 32'hAAAAFF00 */

/************  Bit definition for PIN_SPARE_1_RD (0x0BC) register  ************/
#define PIN_SPARE_1_RD_SPARE_1_RD_Pos                                           (0U)
#define PIN_SPARE_1_RD_SPARE_1_RD_Msk                                           (0xFFFFFFFFU << PIN_SPARE_1_RD_SPARE_1_RD_Pos)                                            /*!< 0xFFFFFFFF */
#define PIN_SPARE_1_RD_SPARE_1_RD                                               PIN_SPARE_1_RD_SPARE_1_RD_Msk                                                             /*!<  */

/************  Bit definition for PIN_SPARE_2_RD (0x0C0) register  ************/
#define PIN_SPARE_2_RD_SPARE_2_RD_Pos                                           (0U)
#define PIN_SPARE_2_RD_SPARE_2_RD_Msk                                           (0xFFFFFFFFU << PIN_SPARE_2_RD_SPARE_2_RD_Pos)                                            /*!< 0xFFFFFFFF */
#define PIN_SPARE_2_RD_SPARE_2_RD                                               PIN_SPARE_2_RD_SPARE_2_RD_Msk                                                             /*!<  */

/************  Bit definition for PIN_SPARE_3_RD (0x0C4) register  ************/
#define PIN_SPARE_3_RD_SPARE_3_RD_Pos                                           (0U)
#define PIN_SPARE_3_RD_SPARE_3_RD_Msk                                           (0xFFFFFFFFU << PIN_SPARE_3_RD_SPARE_3_RD_Pos)                                            /*!< 0xFFFFFFFF */
#define PIN_SPARE_3_RD_SPARE_3_RD                                               PIN_SPARE_3_RD_SPARE_3_RD_Msk                                                             /*!<  */

/*********  Bit definition for PIN_PSRAM_CONTROL_1 (0x0C8) register  **********/
#define PIN_PSRAM_CONTROL_1_PD_IE_PSRAM_39_44_Pos                               (0U)
#define PIN_PSRAM_CONTROL_1_PD_IE_PSRAM_39_44_Msk                               (0x0000003FU << PIN_PSRAM_CONTROL_1_PD_IE_PSRAM_39_44_Pos)                                /*!< 0x0000003F */
#define PIN_PSRAM_CONTROL_1_PD_IE_PSRAM_39_44                                   PIN_PSRAM_CONTROL_1_PD_IE_PSRAM_39_44_Msk                                                 /*!< Control the IOPAD Input enable(IE) signal for PAD39- PAD44 0: input disable 1: input enable */
#define PIN_PSRAM_CONTROL_1_PD_PE_PSRAM_39_44_Pos                               (8U)
#define PIN_PSRAM_CONTROL_1_PD_PE_PSRAM_39_44_Msk                               (0x0000003FU << PIN_PSRAM_CONTROL_1_PD_PE_PSRAM_39_44_Pos)                                /*!< 0x00003F00 */
#define PIN_PSRAM_CONTROL_1_PD_PE_PSRAM_39_44                                   PIN_PSRAM_CONTROL_1_PD_PE_PSRAM_39_44_Msk                                                 /*!< Control the IOPAD pull resistor(PE) signal for PAD39- PAD44 0: pull resistor disable 1: pull resistor enable */
#define PIN_PSRAM_CONTROL_1_PD_O_INV_PSRAM_39_44_Pos                            (16U)
#define PIN_PSRAM_CONTROL_1_PD_O_INV_PSRAM_39_44_Msk                            (0x0000003FU << PIN_PSRAM_CONTROL_1_PD_O_INV_PSRAM_39_44_Pos)                             /*!< 0x003F0000 */
#define PIN_PSRAM_CONTROL_1_PD_O_INV_PSRAM_39_44                                PIN_PSRAM_CONTROL_1_PD_O_INV_PSRAM_39_44_Msk                                              /*!< Control if the input from IOPAD is inverted or not for PAD39- PAD44 0: input value non-inverted 1: input value inverted */
#define PIN_PSRAM_CONTROL_1_PD_DS_PSRAM_39_44_Pos                               (24U)
#define PIN_PSRAM_CONTROL_1_PD_DS_PSRAM_39_44_Msk                               (0x0000003FU << PIN_PSRAM_CONTROL_1_PD_DS_PSRAM_39_44_Pos)                                /*!< 0x3F000000 */
#define PIN_PSRAM_CONTROL_1_PD_DS_PSRAM_39_44                                   PIN_PSRAM_CONTROL_1_PD_DS_PSRAM_39_44_Msk                                                 /*!< Control the output driver strength for PAD39- PAD32 0: 2mA drive  1: 4mA drive */

/*********  Bit definition for PIN_PSRAM_CONTROL_2 (0x0CC) register  **********/
#define PIN_PSRAM_CONTROL_2_GPO_PSRAM_39_44_Pos                                 (0U)
#define PIN_PSRAM_CONTROL_2_GPO_PSRAM_39_44_Msk                                 (0x0000003FU << PIN_PSRAM_CONTROL_2_GPO_PSRAM_39_44_Pos)                                  /*!< 0x0000003F */
#define PIN_PSRAM_CONTROL_2_GPO_PSRAM_39_44                                     PIN_PSRAM_CONTROL_2_GPO_PSRAM_39_44_Msk                                                   /*!< Pad output can be from this register or from pinmux controlled by RG_PDOV_MODE: */
#define PIN_PSRAM_CONTROL_2_PD_I_INV_PSRAM_39_44_Pos                            (8U)
#define PIN_PSRAM_CONTROL_2_PD_I_INV_PSRAM_39_44_Msk                            (0x0000003FU << PIN_PSRAM_CONTROL_2_PD_I_INV_PSRAM_39_44_Pos)                             /*!< 0x00003F00 */
#define PIN_PSRAM_CONTROL_2_PD_I_INV_PSRAM_39_44                                PIN_PSRAM_CONTROL_2_PD_I_INV_PSRAM_39_44_Msk                                              /*!< Invert the output value from peripheral to IOPAD for PAD39- PAD44 if RG_PDOV_MODE=1. 0: the output from peripheral is non-inverted  1: the output from peripheral is inverted */
#define PIN_PSRAM_CONTROL_2_PD_DIR_PSRAM_39_44_Pos                              (16U)
#define PIN_PSRAM_CONTROL_2_PD_DIR_PSRAM_39_44_Msk                              (0x0000003FU << PIN_PSRAM_CONTROL_2_PD_DIR_PSRAM_39_44_Pos)                               /*!< 0x003F0000 */
#define PIN_PSRAM_CONTROL_2_PD_DIR_PSRAM_39_44                                  PIN_PSRAM_CONTROL_2_PD_DIR_PSRAM_39_44_Msk                                                /*!< Pad output enable control can be from this register (RG_PDOC_MODE=0) or from pinmux (RG_PDOC_MODE=1) Note: output enable is an active LOW signal */
#define PIN_PSRAM_CONTROL_2_PD_OEN_INV_PSRAM_39_44_Pos                          (24U)
#define PIN_PSRAM_CONTROL_2_PD_OEN_INV_PSRAM_39_44_Msk                          (0x0000003FU << PIN_PSRAM_CONTROL_2_PD_OEN_INV_PSRAM_39_44_Pos)                           /*!< 0x3F000000 */
#define PIN_PSRAM_CONTROL_2_PD_OEN_INV_PSRAM_39_44                              PIN_PSRAM_CONTROL_2_PD_OEN_INV_PSRAM_39_44_Msk                                            /*!< Invert the output enable signal from peripheral/pinmux for PAD39-PAD44 if RG_PDOC_MODE=1 PD_OEN_INV: 0: output enable from peripheral is non-inverted. 1: output enable from peripheral is inverted. */

/*********  Bit definition for PIN_PSRAM_CONTROL_3 (0x0D0) register  **********/
#define PIN_PSRAM_CONTROL_3_PDOC_PSRAM_39_44_Pos                                (0U)
#define PIN_PSRAM_CONTROL_3_PDOC_PSRAM_39_44_Msk                                (0x0000003FU << PIN_PSRAM_CONTROL_3_PDOC_PSRAM_39_44_Pos)                                 /*!< 0x0000003F */
#define PIN_PSRAM_CONTROL_3_PDOC_PSRAM_39_44                                    PIN_PSRAM_CONTROL_3_PDOC_PSRAM_39_44_Msk                                                  /*!< Source select for pad output enable   0: output enable controlled by  RG_PD_DIR register. 1: output enable controlled by peripheral/pinmux */
#define PIN_PSRAM_CONTROL_3_PDOV_PSRAM_39_44_Pos                                (8U)
#define PIN_PSRAM_CONTROL_3_PDOV_PSRAM_39_44_Msk                                (0x0000003FU << PIN_PSRAM_CONTROL_3_PDOV_PSRAM_39_44_Pos)                                 /*!< 0x00003F00 */
#define PIN_PSRAM_CONTROL_3_PDOV_PSRAM_39_44                                    PIN_PSRAM_CONTROL_3_PDOV_PSRAM_39_44_Msk                                                  /*!< Select what to output to pad 0: RG_GPO 1: pad output value is controlled by pinmux */

/**********  Bit definition for PIN_CAMERA_INMUX_A (0x0D4) register  **********/
#define PIN_CAMERA_INMUX_A_CAMERA_DATA0_IO_Pos                                  (0U)
#define PIN_CAMERA_INMUX_A_CAMERA_DATA0_IO_Msk                                  (0x0000000FU << PIN_CAMERA_INMUX_A_CAMERA_DATA0_IO_Pos)                                   /*!< 0x0000000F */
#define PIN_CAMERA_INMUX_A_CAMERA_DATA0_IO                                      PIN_CAMERA_INMUX_A_CAMERA_DATA0_IO_Msk                                                    /*!< Camera's Data 0 input select source */
#define PIN_CAMERA_INMUX_A_CAMERA_DATA1_IO_Pos                                  (4U)
#define PIN_CAMERA_INMUX_A_CAMERA_DATA1_IO_Msk                                  (0x0000000FU << PIN_CAMERA_INMUX_A_CAMERA_DATA1_IO_Pos)                                   /*!< 0x000000F0 */
#define PIN_CAMERA_INMUX_A_CAMERA_DATA1_IO                                      PIN_CAMERA_INMUX_A_CAMERA_DATA1_IO_Msk                                                    /*!< Camera's Data 1 input select source */
#define PIN_CAMERA_INMUX_A_CAMERA_DATA2_IO_Pos                                  (8U)
#define PIN_CAMERA_INMUX_A_CAMERA_DATA2_IO_Msk                                  (0x0000000FU << PIN_CAMERA_INMUX_A_CAMERA_DATA2_IO_Pos)                                   /*!< 0x00000F00 */
#define PIN_CAMERA_INMUX_A_CAMERA_DATA2_IO                                      PIN_CAMERA_INMUX_A_CAMERA_DATA2_IO_Msk                                                    /*!< Camera's Data 2 input select source */
#define PIN_CAMERA_INMUX_A_CAMERA_DATA3_IO_Pos                                  (12U)
#define PIN_CAMERA_INMUX_A_CAMERA_DATA3_IO_Msk                                  (0x0000000FU << PIN_CAMERA_INMUX_A_CAMERA_DATA3_IO_Pos)                                   /*!< 0x0000F000 */
#define PIN_CAMERA_INMUX_A_CAMERA_DATA3_IO                                      PIN_CAMERA_INMUX_A_CAMERA_DATA3_IO_Msk                                                    /*!< Camera's Data 3 input select source */
#define PIN_CAMERA_INMUX_A_CAMERA_DATA4_IO_Pos                                  (16U)
#define PIN_CAMERA_INMUX_A_CAMERA_DATA4_IO_Msk                                  (0x0000000FU << PIN_CAMERA_INMUX_A_CAMERA_DATA4_IO_Pos)                                   /*!< 0x000F0000 */
#define PIN_CAMERA_INMUX_A_CAMERA_DATA4_IO                                      PIN_CAMERA_INMUX_A_CAMERA_DATA4_IO_Msk                                                    /*!< Camera's Data 4 input select source */
#define PIN_CAMERA_INMUX_A_CAMERA_DATA5_IO_Pos                                  (20U)
#define PIN_CAMERA_INMUX_A_CAMERA_DATA5_IO_Msk                                  (0x0000000FU << PIN_CAMERA_INMUX_A_CAMERA_DATA5_IO_Pos)                                   /*!< 0x00F00000 */
#define PIN_CAMERA_INMUX_A_CAMERA_DATA5_IO                                      PIN_CAMERA_INMUX_A_CAMERA_DATA5_IO_Msk                                                    /*!< Camera's Data 5 input select source */
#define PIN_CAMERA_INMUX_A_CAMERA_DATA6_IO_Pos                                  (24U)
#define PIN_CAMERA_INMUX_A_CAMERA_DATA6_IO_Msk                                  (0x0000000FU << PIN_CAMERA_INMUX_A_CAMERA_DATA6_IO_Pos)                                   /*!< 0x0F000000 */
#define PIN_CAMERA_INMUX_A_CAMERA_DATA6_IO                                      PIN_CAMERA_INMUX_A_CAMERA_DATA6_IO_Msk                                                    /*!< Camera's Data 6 input select source */
#define PIN_CAMERA_INMUX_A_CAMERA_DATA7_IO_Pos                                  (28U)
#define PIN_CAMERA_INMUX_A_CAMERA_DATA7_IO_Msk                                  (0x0000000FU << PIN_CAMERA_INMUX_A_CAMERA_DATA7_IO_Pos)                                   /*!< 0xF0000000 */
#define PIN_CAMERA_INMUX_A_CAMERA_DATA7_IO                                      PIN_CAMERA_INMUX_A_CAMERA_DATA7_IO_Msk                                                    /*!< Camera's Data 7 input select source */

/**********  Bit definition for PIN_CAMERA_INMUX_B (0x0D8) register  **********/
#define PIN_CAMERA_INMUX_B_CAMERA_DATA8_IO_Pos                                  (0U)
#define PIN_CAMERA_INMUX_B_CAMERA_DATA8_IO_Msk                                  (0x0000000FU << PIN_CAMERA_INMUX_B_CAMERA_DATA8_IO_Pos)                                   /*!< 0x0000000F */
#define PIN_CAMERA_INMUX_B_CAMERA_DATA8_IO                                      PIN_CAMERA_INMUX_B_CAMERA_DATA8_IO_Msk                                                    /*!< Camera's Data 8 input select source */
#define PIN_CAMERA_INMUX_B_CAMERA_DATA9_IO_Pos                                  (4U)
#define PIN_CAMERA_INMUX_B_CAMERA_DATA9_IO_Msk                                  (0x0000000FU << PIN_CAMERA_INMUX_B_CAMERA_DATA9_IO_Pos)                                   /*!< 0x000000F0 */
#define PIN_CAMERA_INMUX_B_CAMERA_DATA9_IO                                      PIN_CAMERA_INMUX_B_CAMERA_DATA9_IO_Msk                                                    /*!< Camera's Data 9 input select source */
#define PIN_CAMERA_INMUX_B_CAMERA_DATA10_IO_Pos                                 (8U)
#define PIN_CAMERA_INMUX_B_CAMERA_DATA10_IO_Msk                                 (0x0000000FU << PIN_CAMERA_INMUX_B_CAMERA_DATA10_IO_Pos)                                  /*!< 0x00000F00 */
#define PIN_CAMERA_INMUX_B_CAMERA_DATA10_IO                                     PIN_CAMERA_INMUX_B_CAMERA_DATA10_IO_Msk                                                   /*!< Camera's Data 10 input select source */
#define PIN_CAMERA_INMUX_B_CAMERA_DATA11_IO_Pos                                 (12U)
#define PIN_CAMERA_INMUX_B_CAMERA_DATA11_IO_Msk                                 (0x0000000FU << PIN_CAMERA_INMUX_B_CAMERA_DATA11_IO_Pos)                                  /*!< 0x0000F000 */
#define PIN_CAMERA_INMUX_B_CAMERA_DATA11_IO                                     PIN_CAMERA_INMUX_B_CAMERA_DATA11_IO_Msk                                                   /*!< Camera's Data 11 input select source */
#define PIN_CAMERA_INMUX_B_CAMERA_DATA12_IO_Pos                                 (16U)
#define PIN_CAMERA_INMUX_B_CAMERA_DATA12_IO_Msk                                 (0x0000000FU << PIN_CAMERA_INMUX_B_CAMERA_DATA12_IO_Pos)                                  /*!< 0x000F0000 */
#define PIN_CAMERA_INMUX_B_CAMERA_DATA12_IO                                     PIN_CAMERA_INMUX_B_CAMERA_DATA12_IO_Msk                                                   /*!< Camera's Data 12 input select source */
#define PIN_CAMERA_INMUX_B_CAMERA_DATA13_IO_Pos                                 (20U)
#define PIN_CAMERA_INMUX_B_CAMERA_DATA13_IO_Msk                                 (0x0000000FU << PIN_CAMERA_INMUX_B_CAMERA_DATA13_IO_Pos)                                  /*!< 0x00F00000 */
#define PIN_CAMERA_INMUX_B_CAMERA_DATA13_IO                                     PIN_CAMERA_INMUX_B_CAMERA_DATA13_IO_Msk                                                   /*!< Camera's Data13 input select source */
#define PIN_CAMERA_INMUX_B_CAMERA_DATA14_IO_Pos                                 (24U)
#define PIN_CAMERA_INMUX_B_CAMERA_DATA14_IO_Msk                                 (0x0000000FU << PIN_CAMERA_INMUX_B_CAMERA_DATA14_IO_Pos)                                  /*!< 0x0F000000 */
#define PIN_CAMERA_INMUX_B_CAMERA_DATA14_IO                                     PIN_CAMERA_INMUX_B_CAMERA_DATA14_IO_Msk                                                   /*!< Camera's Data 14 input select source */
#define PIN_CAMERA_INMUX_B_CAMERA_DATA15_IO_Pos                                 (28U)
#define PIN_CAMERA_INMUX_B_CAMERA_DATA15_IO_Msk                                 (0x0000000FU << PIN_CAMERA_INMUX_B_CAMERA_DATA15_IO_Pos)                                  /*!< 0xF0000000 */
#define PIN_CAMERA_INMUX_B_CAMERA_DATA15_IO                                     PIN_CAMERA_INMUX_B_CAMERA_DATA15_IO_Msk                                                   /*!< Camera's Data 15 input select source */

/**********  Bit definition for PIN_CAMERA_INMUX_C (0x0DC) register  **********/
#define PIN_CAMERA_INMUX_C_CAMERA_PCLK_IO_Pos                                   (0U)
#define PIN_CAMERA_INMUX_C_CAMERA_PCLK_IO_Msk                                   (0x0000000FU << PIN_CAMERA_INMUX_C_CAMERA_PCLK_IO_Pos)                                    /*!< 0x0000000F */
#define PIN_CAMERA_INMUX_C_CAMERA_PCLK_IO                                       PIN_CAMERA_INMUX_C_CAMERA_PCLK_IO_Msk                                                     /*!< Camera's PCLK input select source */
#define PIN_CAMERA_INMUX_C_CAMERA_HREF_IO_Pos                                   (4U)
#define PIN_CAMERA_INMUX_C_CAMERA_HREF_IO_Msk                                   (0x0000000FU << PIN_CAMERA_INMUX_C_CAMERA_HREF_IO_Pos)                                    /*!< 0x000000F0 */
#define PIN_CAMERA_INMUX_C_CAMERA_HREF_IO                                       PIN_CAMERA_INMUX_C_CAMERA_HREF_IO_Msk                                                     /*!< Camera's HREF input select source */
#define PIN_CAMERA_INMUX_C_CAMERA_VSYNC_IO_Pos                                  (8U)
#define PIN_CAMERA_INMUX_C_CAMERA_VSYNC_IO_Msk                                  (0x0000000FU << PIN_CAMERA_INMUX_C_CAMERA_VSYNC_IO_Pos)                                   /*!< 0x00000F00 */
#define PIN_CAMERA_INMUX_C_CAMERA_VSYNC_IO                                      PIN_CAMERA_INMUX_C_CAMERA_VSYNC_IO_Msk                                                    /*!< Camera's VSYNC input select source */
#define PIN_CAMERA_INMUX_C_CAMERA_HSYNC_IO_Pos                                  (12U)
#define PIN_CAMERA_INMUX_C_CAMERA_HSYNC_IO_Msk                                  (0x0000000FU << PIN_CAMERA_INMUX_C_CAMERA_HSYNC_IO_Pos)                                   /*!< 0x0000F000 */
#define PIN_CAMERA_INMUX_C_CAMERA_HSYNC_IO                                      PIN_CAMERA_INMUX_C_CAMERA_HSYNC_IO_Msk                                                    /*!< Camera's HSYNC input select source */



/******************************************************************************/
/*                                                                            */
/*                               RF controller                                */
/*                                                                            */
/******************************************************************************/

/*************  Bit definition for RF_RX_FE_LNA (0x000) register  *************/
#define RF_RX_FE_LNA_DYNRXTX_TR_TUNC_Pos                                        (0U)
#define RF_RX_FE_LNA_DYNRXTX_TR_TUNC_Msk                                        (0x0000000FU << RF_RX_FE_LNA_DYNRXTX_TR_TUNC_Pos)                                         /*!< 0x0000000F */
#define RF_RX_FE_LNA_DYNRXTX_TR_TUNC                                            RF_RX_FE_LNA_DYNRXTX_TR_TUNC_Msk                                                          /*!< XFMR cap tuning  Max code for lowest channel */
#define RF_RX_FE_LNA_DYNRXTX_LNA_RIN_Pos                                        (4U)
#define RF_RX_FE_LNA_DYNRXTX_LNA_RIN_Msk                                        (0x00000007U << RF_RX_FE_LNA_DYNRXTX_LNA_RIN_Pos)                                         /*!< 0x00000070 */
#define RF_RX_FE_LNA_DYNRXTX_LNA_RIN                                            RF_RX_FE_LNA_DYNRXTX_LNA_RIN_Msk                                                          /*!< LNA input shunt R */
#define RF_RX_FE_LNA_DYNRXTX_LNA_GC_Pos                                         (8U)
#define RF_RX_FE_LNA_DYNRXTX_LNA_GC_Msk                                         (0x0000003FU << RF_RX_FE_LNA_DYNRXTX_LNA_GC_Pos)                                          /*!< 0x00003F00 */
#define RF_RX_FE_LNA_DYNRXTX_LNA_GC                                             RF_RX_FE_LNA_DYNRXTX_LNA_GC_Msk                                                           /*!< LNA Gain Control Max Gain        111111 Max Gain -3dB   011111 Max Gain -6dB   010000 Max Gain -9dB   001000 Max Gain -12dB  000100 Max Gain -15dB  000010 Max Gain -18dB  000001 */
#define RF_RX_FE_LNA_DYNRXTX_IBOOST_LNA_Pos                                     (14U)
#define RF_RX_FE_LNA_DYNRXTX_IBOOST_LNA_Msk                                     (0x00000001U << RF_RX_FE_LNA_DYNRXTX_IBOOST_LNA_Pos)                                      /*!< 0x00004000 */
#define RF_RX_FE_LNA_DYNRXTX_IBOOST_LNA                                         RF_RX_FE_LNA_DYNRXTX_IBOOST_LNA_Msk                                                       /*!< LNA Current Boost */
#define RF_RX_FE_LNA_DYNRXTX_RXFILT_C2A_Pos                                     (16U)
#define RF_RX_FE_LNA_DYNRXTX_RXFILT_C2A_Msk                                     (0x000000FFU << RF_RX_FE_LNA_DYNRXTX_RXFILT_C2A_Pos)                                      /*!< 0x00FF0000 */
#define RF_RX_FE_LNA_DYNRXTX_RXFILT_C2A                                         RF_RX_FE_LNA_DYNRXTX_RXFILT_C2A_Msk                                                       /*!< Filter 1st stage feedback cap BLE mode filter Gain control Gain         C2a[7:0] Max         00000011 Max - 3.5dB   00000111 Max - 6.0dB   00001111 Max - 9.5dB   00011111 Max-12.0dB   00111111 Max-15.6dB   01111111 Max-18.1dB   11111111 Wifi mode filter Gain control Gain         C2a[7:0] Max         00000001 Max - 3dB    00000001 Max - 6dB    00000001 Max - 9dB    00000001 Max-12dB    00000001 Max-15dB    00000001 Max-18dB    00000011 Max-21dB    00001111 */
#define RF_RX_FE_LNA_DYNRXTX_RXFILT_R2A_Pos                                     (24U)
#define RF_RX_FE_LNA_DYNRXTX_RXFILT_R2A_Msk                                     (0x0000007FU << RF_RX_FE_LNA_DYNRXTX_RXFILT_R2A_Pos)                                      /*!< 0x7F000000 */
#define RF_RX_FE_LNA_DYNRXTX_RXFILT_R2A                                         RF_RX_FE_LNA_DYNRXTX_RXFILT_R2A_Msk                                                       /*!< Filter 1st stage feedback resistor BLE mode filter Gain control Gain        R2a[6:0] Max        0000000 Max -3.5dB   0000001 Max -6.0dB   0000010 Max -9.5dB   0000100 Max-12.0dB   0001000 Max-15.6dB   0010000 Max-18.1dB   0100000 Wifi mode filter Gain control Gain         R2a[6:0] Max         0000100 Max - 3dB    0000100 Max - 6dB    0000100 Max - 9dB    0000100 Max-12dB    0000100 Max-15dB    0000100 Max-18dB    0010000 Max-12dB    1000000 */

/**************  Bit definition for RF_RX_FILT (0x004) register  **************/
#define RF_RX_FILT_DYNRXTX_RXFILT_RX_Pos                                        (0U)
#define RF_RX_FILT_DYNRXTX_RXFILT_RX_Msk                                        (0x0000003FU << RF_RX_FILT_DYNRXTX_RXFILT_RX_Pos)                                         /*!< 0x0000003F */
#define RF_RX_FILT_DYNRXTX_RXFILT_RX                                            RF_RX_FILT_DYNRXTX_RXFILT_RX_Msk                                                          /*!< Filter 1st stage cross resistor BLE mode filter Gain control Gain         RX[5:0] Max         000000 Max -3.5dB   000001 Max -6.0dB   000010 Max -9.5dB   000100 Max-12.0dB   001000 Max-15.6dB   010000 Max-18.1dB   100000 */
#define RF_RX_FILT_DYNRXTX_POLY_GC_Pos                                          (6U)
#define RF_RX_FILT_DYNRXTX_POLY_GC_Msk                                          (0x00000003U << RF_RX_FILT_DYNRXTX_POLY_GC_Pos)                                           /*!< 0x000000C0 */
#define RF_RX_FILT_DYNRXTX_POLY_GC                                              RF_RX_FILT_DYNRXTX_POLY_GC_Msk                                                            /*!< RC polyphase gain control Max  11 Min  00 */
#define RF_RX_FILT_DYNRXTX_RXFILT_R1B_Pos                                       (8U)
#define RF_RX_FILT_DYNRXTX_RXFILT_R1B_Msk                                       (0x0000001FU << RF_RX_FILT_DYNRXTX_RXFILT_R1B_Pos)                                        /*!< 0x00001F00 */
#define RF_RX_FILT_DYNRXTX_RXFILT_R1B                                           RF_RX_FILT_DYNRXTX_RXFILT_R1B_Msk                                                         /*!< Filter 2nd stage input resistor Wifi mode filter Gain control  Gain        R1b[6:0] Max         10000 Max - 3dB    01000 Max - 6dB    00100 Max - 9dB    00010 Max-12dB    00001 Max-15dB    00000     Max-18dB    00001     Max-21dB    00010 */
#define RF_RX_FILT_RX_FILTER_ITUNE_Pos                                          (13U)
#define RF_RX_FILT_RX_FILTER_ITUNE_Msk                                          (0x0000000FU << RF_RX_FILT_RX_FILTER_ITUNE_Pos)                                           /*!< 0x0001E000 */
#define RF_RX_FILT_RX_FILTER_ITUNE                                              RF_RX_FILT_RX_FILTER_ITUNE_Msk                                                            /*!< iDAC for RX filter bias */
#define RF_RX_FILT_DYNRXTX_RXFILT_RF_Pos                                        (17U)
#define RF_RX_FILT_DYNRXTX_RXFILT_RF_Msk                                        (0x0000007FU << RF_RX_FILT_DYNRXTX_RXFILT_RF_Pos)                                         /*!< 0x00FE0000 */
#define RF_RX_FILT_DYNRXTX_RXFILT_RF                                            RF_RX_FILT_DYNRXTX_RXFILT_RF_Msk                                                          /*!< Filter biquad feedback resistor Wifi mode filter Gain control Gain         R2a[6:0] Max         0000000 Max - 3dB    0000001 Max - 6dB    0000010 Max - 9dB    0000100 Max-12dB    0001000 Max-15dB    0010000    Max-18dB    0100000    Max-21dB    1000000 */

/************  Bit definition for RF_RX_EN_CONF (0x008) register  *************/
#define RF_RX_EN_CONF_DYNRXTX_RX_TX_EN_Pos                                      (0U)
#define RF_RX_EN_CONF_DYNRXTX_RX_TX_EN_Msk                                      (0x00000001U << RF_RX_EN_CONF_DYNRXTX_RX_TX_EN_Pos)                                       /*!< 0x00000001 */
#define RF_RX_EN_CONF_DYNRXTX_RX_TX_EN                                          RF_RX_EN_CONF_DYNRXTX_RX_TX_EN_Msk                                                        /*!< Enable LNA pd bias for TX */
#define RF_RX_EN_CONF_DYNRXTX_RXFILT_ENX_Pos                                    (1U)
#define RF_RX_EN_CONF_DYNRXTX_RXFILT_ENX_Msk                                    (0x00000001U << RF_RX_EN_CONF_DYNRXTX_RXFILT_ENX_Pos)                                     /*!< 0x00000002 */
#define RF_RX_EN_CONF_DYNRXTX_RXFILT_ENX                                        RF_RX_EN_CONF_DYNRXTX_RXFILT_ENX_Msk                                                      /*!< Enable 1st filter stage cross resistor for complex BPF mode and RC-polyphase filter (BLE) */
#define RF_RX_EN_CONF_DYNRXTX_RXFILT_EN_ST2_Pos                                 (2U)
#define RF_RX_EN_CONF_DYNRXTX_RXFILT_EN_ST2_Msk                                 (0x00000001U << RF_RX_EN_CONF_DYNRXTX_RXFILT_EN_ST2_Pos)                                  /*!< 0x00000004 */
#define RF_RX_EN_CONF_DYNRXTX_RXFILT_EN_ST2                                     RF_RX_EN_CONF_DYNRXTX_RXFILT_EN_ST2_Msk                                                   /*!< Enable/PU 2nd filter stage for LPF mode (802.11) */
#define RF_RX_EN_CONF_RX_TRIMC_Pos                                              (3U)
#define RF_RX_EN_CONF_RX_TRIMC_Msk                                              (0x0000001FU << RF_RX_EN_CONF_RX_TRIMC_Pos)                                               /*!< 0x000000F8 */
#define RF_RX_EN_CONF_RX_TRIMC                                                  RF_RX_EN_CONF_RX_TRIMC_Msk                                                                /*!< RC-cal capacitor trim code */
#define RF_RX_EN_CONF_RX_CTR_VCM_Pos                                            (8U)
#define RF_RX_EN_CONF_RX_CTR_VCM_Msk                                            (0x00000007U << RF_RX_EN_CONF_RX_CTR_VCM_Pos)                                             /*!< 0x00000700 */
#define RF_RX_EN_CONF_RX_CTR_VCM                                                RF_RX_EN_CONF_RX_CTR_VCM_Msk                                                              /*!< Common mode voltage control */
#define RF_RX_EN_CONF_SPARE_Pos                                                 (16U)
#define RF_RX_EN_CONF_SPARE_Msk                                                 (0x0000FFFFU << RF_RX_EN_CONF_SPARE_Pos)                                                  /*!< 0xFFFF0000 */
#define RF_RX_EN_CONF_SPARE                                                     RF_RX_EN_CONF_SPARE_Msk                                                                   /*!< <18:16>: RF VCO fine tune gap filling cap; <24:20>: FW should over-write these bits according to FT RCAL code. <29:28>: Kvco adjustment bits intended for BLE mode. */

/************  Bit definition for RF_RX_DCOCRSSI (0x00C) register  ************/
#define RF_RX_DCOCRSSI_RX_DCOC_EN_Pos                                           (0U)
#define RF_RX_DCOCRSSI_RX_DCOC_EN_Msk                                           (0x00000001U << RF_RX_DCOCRSSI_RX_DCOC_EN_Pos)                                            /*!< 0x00000001 */
#define RF_RX_DCOCRSSI_RX_DCOC_EN                                               RF_RX_DCOCRSSI_RX_DCOC_EN_Msk                                                             /*!< RX DCOC_PU */
#define RF_RX_DCOCRSSI_RX_DCOCI_POL_Pos                                         (1U)
#define RF_RX_DCOCRSSI_RX_DCOCI_POL_Msk                                         (0x00000001U << RF_RX_DCOCRSSI_RX_DCOCI_POL_Pos)                                          /*!< 0x00000002 */
#define RF_RX_DCOCRSSI_RX_DCOCI_POL                                             RF_RX_DCOCRSSI_RX_DCOCI_POL_Msk                                                           /*!< RX DCOCI1 pol control: 1:N 0:P */
#define RF_RX_DCOCRSSI_RX_DCOCI_ITUNE_Pos                                       (2U)
#define RF_RX_DCOCRSSI_RX_DCOCI_ITUNE_Msk                                       (0x000000FFU << RF_RX_DCOCRSSI_RX_DCOCI_ITUNE_Pos)                                        /*!< 0x000003FC */
#define RF_RX_DCOCRSSI_RX_DCOCI_ITUNE                                           RF_RX_DCOCRSSI_RX_DCOCI_ITUNE_Msk                                                         /*!< RX DCOCI1 current control <9:8> not used in 2500. */
#define RF_RX_DCOCRSSI_RX_DCOCQ_POL_Pos                                         (17U)
#define RF_RX_DCOCRSSI_RX_DCOCQ_POL_Msk                                         (0x00000001U << RF_RX_DCOCRSSI_RX_DCOCQ_POL_Pos)                                          /*!< 0x00020000 */
#define RF_RX_DCOCRSSI_RX_DCOCQ_POL                                             RF_RX_DCOCRSSI_RX_DCOCQ_POL_Msk                                                           /*!< RX DCOCI2 pol control: 1:N 0:P */
#define RF_RX_DCOCRSSI_RX_DCOCQ_ITUNE_Pos                                       (18U)
#define RF_RX_DCOCRSSI_RX_DCOCQ_ITUNE_Msk                                       (0x000000FFU << RF_RX_DCOCRSSI_RX_DCOCQ_ITUNE_Pos)                                        /*!< 0x03FC0000 */
#define RF_RX_DCOCRSSI_RX_DCOCQ_ITUNE                                           RF_RX_DCOCRSSI_RX_DCOCQ_ITUNE_Msk                                                         /*!< RX DCOCI2 current control <25:24> not used in 2500. */
#define RF_RX_DCOCRSSI_RSSI_TH_SEL_Pos                                          (28U)
#define RF_RX_DCOCRSSI_RSSI_TH_SEL_Msk                                          (0x00000007U << RF_RX_DCOCRSSI_RSSI_TH_SEL_Pos)                                           /*!< 0x70000000 */
#define RF_RX_DCOCRSSI_RSSI_TH_SEL                                              RF_RX_DCOCRSSI_RSSI_TH_SEL_Msk                                                            /*!< RSSI threshold control */

/*********  Bit definition for RF_TX_GMMX_BPA_TSSI (0x020) register  **********/
#define RF_TX_GMMX_BPA_TSSI_TX_GM_GAIN_Pos                                      (0U)
#define RF_TX_GMMX_BPA_TSSI_TX_GM_GAIN_Msk                                      (0x0000000FU << RF_TX_GMMX_BPA_TSSI_TX_GM_GAIN_Pos)                                       /*!< 0x0000000F */
#define RF_TX_GMMX_BPA_TSSI_TX_GM_GAIN                                          RF_TX_GMMX_BPA_TSSI_TX_GM_GAIN_Msk                                                        /*!< TX GM Gain control */
#define RF_TX_GMMX_BPA_TSSI_TX_MIX_CTUNE_Pos                                    (4U)
#define RF_TX_GMMX_BPA_TSSI_TX_MIX_CTUNE_Msk                                    (0x00000007U << RF_TX_GMMX_BPA_TSSI_TX_MIX_CTUNE_Pos)                                     /*!< 0x00000070 */
#define RF_TX_GMMX_BPA_TSSI_TX_MIX_CTUNE                                        RF_TX_GMMX_BPA_TSSI_TX_MIX_CTUNE_Msk                                                      /*!< TX MX LC tune */
#define RF_TX_GMMX_BPA_TSSI_TSSI_EN_Pos                                         (7U)
#define RF_TX_GMMX_BPA_TSSI_TSSI_EN_Msk                                         (0x00000001U << RF_TX_GMMX_BPA_TSSI_TSSI_EN_Pos)                                          /*!< 0x00000080 */
#define RF_TX_GMMX_BPA_TSSI_TSSI_EN                                             RF_TX_GMMX_BPA_TSSI_TSSI_EN_Msk                                                           /*!< TSSI enable */
#define RF_TX_GMMX_BPA_TSSI_TX_MX_LODC_Pos                                      (8U)
#define RF_TX_GMMX_BPA_TSSI_TX_MX_LODC_Msk                                      (0x00000003U << RF_TX_GMMX_BPA_TSSI_TX_MX_LODC_Pos)                                       /*!< 0x00000300 */
#define RF_TX_GMMX_BPA_TSSI_TX_MX_LODC                                          RF_TX_GMMX_BPA_TSSI_TX_MX_LODC_Msk                                                        /*!< TX Mixer gate bias control */
#define RF_TX_GMMX_BPA_TSSI_TX_HPCC_VTUNE_Pos                                   (10U)
#define RF_TX_GMMX_BPA_TSSI_TX_HPCC_VTUNE_Msk                                   (0x00000003U << RF_TX_GMMX_BPA_TSSI_TX_HPCC_VTUNE_Pos)                                    /*!< 0x00000C00 */
#define RF_TX_GMMX_BPA_TSSI_TX_HPCC_VTUNE                                       RF_TX_GMMX_BPA_TSSI_TX_HPCC_VTUNE_Msk                                                     /*!< HPPA cascode Vcontrol */
#define RF_TX_GMMX_BPA_TSSI_TSSI_ITUNE_Pos                                      (12U)
#define RF_TX_GMMX_BPA_TSSI_TSSI_ITUNE_Msk                                      (0x0000000FU << RF_TX_GMMX_BPA_TSSI_TSSI_ITUNE_Pos)                                       /*!< 0x0000F000 */
#define RF_TX_GMMX_BPA_TSSI_TSSI_ITUNE                                          RF_TX_GMMX_BPA_TSSI_TSSI_ITUNE_Msk                                                        /*!< TSSI current control */
#define RF_TX_GMMX_BPA_TSSI_TSSI_CTUNE_Pos                                      (16U)
#define RF_TX_GMMX_BPA_TSSI_TSSI_CTUNE_Msk                                      (0x00000003U << RF_TX_GMMX_BPA_TSSI_TSSI_CTUNE_Pos)                                       /*!< 0x00030000 */
#define RF_TX_GMMX_BPA_TSSI_TSSI_CTUNE                                          RF_TX_GMMX_BPA_TSSI_TSSI_CTUNE_Msk                                                        /*!< TSSI input cap tuning */
#define RF_TX_GMMX_BPA_TSSI_TSSI_HPPA_Pos                                       (18U)
#define RF_TX_GMMX_BPA_TSSI_TSSI_HPPA_Msk                                       (0x00000001U << RF_TX_GMMX_BPA_TSSI_TSSI_HPPA_Pos)                                        /*!< 0x00040000 */
#define RF_TX_GMMX_BPA_TSSI_TSSI_HPPA                                           RF_TX_GMMX_BPA_TSSI_TSSI_HPPA_Msk                                                         /*!< TSSI high power path enable */
#define RF_TX_GMMX_BPA_TSSI_TSSI_LPPA_Pos                                       (19U)
#define RF_TX_GMMX_BPA_TSSI_TSSI_LPPA_Msk                                       (0x00000001U << RF_TX_GMMX_BPA_TSSI_TSSI_LPPA_Pos)                                        /*!< 0x00080000 */
#define RF_TX_GMMX_BPA_TSSI_TSSI_LPPA                                           RF_TX_GMMX_BPA_TSSI_TSSI_LPPA_Msk                                                         /*!< TSSI low power path enable */
#define RF_TX_GMMX_BPA_TSSI_BLP_PA_GAIN_Pos                                     (20U)
#define RF_TX_GMMX_BPA_TSSI_BLP_PA_GAIN_Msk                                     (0x0000000FU << RF_TX_GMMX_BPA_TSSI_BLP_PA_GAIN_Pos)                                      /*!< 0x00F00000 */
#define RF_TX_GMMX_BPA_TSSI_BLP_PA_GAIN                                         RF_TX_GMMX_BPA_TSSI_BLP_PA_GAIN_Msk                                                       /*!< BLE LowP PA Gain ctrl */
#define RF_TX_GMMX_BPA_TSSI_TX_BPA_ITUNE_Pos                                    (24U)
#define RF_TX_GMMX_BPA_TSSI_TX_BPA_ITUNE_Msk                                    (0x0000000FU << RF_TX_GMMX_BPA_TSSI_TX_BPA_ITUNE_Pos)                                     /*!< 0x0F000000 */
#define RF_TX_GMMX_BPA_TSSI_TX_BPA_ITUNE                                        RF_TX_GMMX_BPA_TSSI_TX_BPA_ITUNE_Msk                                                      /*!< BLE LowP PA current ctrl */
#define RF_TX_GMMX_BPA_TSSI_TX_PAD_CTUNE_Pos                                    (28U)
#define RF_TX_GMMX_BPA_TSSI_TX_PAD_CTUNE_Msk                                    (0x00000007U << RF_TX_GMMX_BPA_TSSI_TX_PAD_CTUNE_Pos)                                     /*!< 0x70000000 */
#define RF_TX_GMMX_BPA_TSSI_TX_PAD_CTUNE                                        RF_TX_GMMX_BPA_TSSI_TX_PAD_CTUNE_Msk                                                      /*!< BLE LowP PA LC tune */
#define RF_TX_GMMX_BPA_TSSI_TX_PADB_GAINX_Pos                                   (31U)
#define RF_TX_GMMX_BPA_TSSI_TX_PADB_GAINX_Msk                                   (0x00000001U << RF_TX_GMMX_BPA_TSSI_TX_PADB_GAINX_Pos)                                    /*!< 0x80000000 */
#define RF_TX_GMMX_BPA_TSSI_TX_PADB_GAINX                                       RF_TX_GMMX_BPA_TSSI_TX_PADB_GAINX_Msk                                                     /*!< BLE PAD extra gain */

/*********  Bit definition for RF_TX_WPA_HPPA_SP2T (0x024) register  **********/
#define RF_TX_WPA_HPPA_SP2T_WPA_GAIN_Pos                                        (0U)
#define RF_TX_WPA_HPPA_SP2T_WPA_GAIN_Msk                                        (0x0000000FU << RF_TX_WPA_HPPA_SP2T_WPA_GAIN_Pos)                                         /*!< 0x0000000F */
#define RF_TX_WPA_HPPA_SP2T_WPA_GAIN                                            RF_TX_WPA_HPPA_SP2T_WPA_GAIN_Msk                                                          /*!< WiFiLowP PA Gain ctrl */
#define RF_TX_WPA_HPPA_SP2T_WPA_ITUNE_Pos                                       (4U)
#define RF_TX_WPA_HPPA_SP2T_WPA_ITUNE_Msk                                       (0x0000000FU << RF_TX_WPA_HPPA_SP2T_WPA_ITUNE_Pos)                                        /*!< 0x000000F0 */
#define RF_TX_WPA_HPPA_SP2T_WPA_ITUNE                                           RF_TX_WPA_HPPA_SP2T_WPA_ITUNE_Msk                                                         /*!< WiFiLowP PA current ctrl */
#define RF_TX_WPA_HPPA_SP2T_TX_LPPA_CTUNE_Pos                                   (8U)
#define RF_TX_WPA_HPPA_SP2T_TX_LPPA_CTUNE_Msk                                   (0x00000007U << RF_TX_WPA_HPPA_SP2T_TX_LPPA_CTUNE_Pos)                                    /*!< 0x00000700 */
#define RF_TX_WPA_HPPA_SP2T_TX_LPPA_CTUNE                                       RF_TX_WPA_HPPA_SP2T_TX_LPPA_CTUNE_Msk                                                     /*!< WiFiLowP PA LC Tune */
#define RF_TX_WPA_HPPA_SP2T_TX_PADW_GAINX_Pos                                   (11U)
#define RF_TX_WPA_HPPA_SP2T_TX_PADW_GAINX_Msk                                   (0x00000001U << RF_TX_WPA_HPPA_SP2T_TX_PADW_GAINX_Pos)                                    /*!< 0x00000800 */
#define RF_TX_WPA_HPPA_SP2T_TX_PADW_GAINX                                       RF_TX_WPA_HPPA_SP2T_TX_PADW_GAINX_Msk                                                     /*!< WiFi PAD extra Gain */
#define RF_TX_WPA_HPPA_SP2T_TX_HPPA_GAIN_Pos                                    (12U)
#define RF_TX_WPA_HPPA_SP2T_TX_HPPA_GAIN_Msk                                    (0x0000000FU << RF_TX_WPA_HPPA_SP2T_TX_HPPA_GAIN_Pos)                                     /*!< 0x0000F000 */
#define RF_TX_WPA_HPPA_SP2T_TX_HPPA_GAIN                                        RF_TX_WPA_HPPA_SP2T_TX_HPPA_GAIN_Msk                                                      /*!< High power PA Gain ctrl */
#define RF_TX_WPA_HPPA_SP2T_TX_HPPA_ITUNE_Pos                                   (16U)
#define RF_TX_WPA_HPPA_SP2T_TX_HPPA_ITUNE_Msk                                   (0x0000000FU << RF_TX_WPA_HPPA_SP2T_TX_HPPA_ITUNE_Pos)                                    /*!< 0x000F0000 */
#define RF_TX_WPA_HPPA_SP2T_TX_HPPA_ITUNE                                       RF_TX_WPA_HPPA_SP2T_TX_HPPA_ITUNE_Msk                                                     /*!< High power PA currenctrl */
#define RF_TX_WPA_HPPA_SP2T_TX_HPPA_CTUNE_Pos                                   (20U)
#define RF_TX_WPA_HPPA_SP2T_TX_HPPA_CTUNE_Msk                                   (0x00000007U << RF_TX_WPA_HPPA_SP2T_TX_HPPA_CTUNE_Pos)                                    /*!< 0x00700000 */
#define RF_TX_WPA_HPPA_SP2T_TX_HPPA_CTUNE                                       RF_TX_WPA_HPPA_SP2T_TX_HPPA_CTUNE_Msk                                                     /*!< High power PA Transf Tune */
#define RF_TX_WPA_HPPA_SP2T_TX_HPPA_GAINX_Pos                                   (23U)
#define RF_TX_WPA_HPPA_SP2T_TX_HPPA_GAINX_Msk                                   (0x00000001U << RF_TX_WPA_HPPA_SP2T_TX_HPPA_GAINX_Pos)                                    /*!< 0x00800000 */
#define RF_TX_WPA_HPPA_SP2T_TX_HPPA_GAINX                                       RF_TX_WPA_HPPA_SP2T_TX_HPPA_GAINX_Msk                                                     /*!< Not used */
#define RF_TX_WPA_HPPA_SP2T_TX_SP2T_CTUNE_Pos                                   (24U)
#define RF_TX_WPA_HPPA_SP2T_TX_SP2T_CTUNE_Msk                                   (0x00000007U << RF_TX_WPA_HPPA_SP2T_TX_SP2T_CTUNE_Pos)                                    /*!< 0x07000000 */
#define RF_TX_WPA_HPPA_SP2T_TX_SP2T_CTUNE                                       RF_TX_WPA_HPPA_SP2T_TX_SP2T_CTUNE_Msk                                                     /*!< 25:24: Not used 26: Not used */
#define RF_TX_WPA_HPPA_SP2T_DYNRXTX_TX_SP2T_TXON_Pos                            (27U)
#define RF_TX_WPA_HPPA_SP2T_DYNRXTX_TX_SP2T_TXON_Msk                            (0x00000001U << RF_TX_WPA_HPPA_SP2T_DYNRXTX_TX_SP2T_TXON_Pos)                             /*!< 0x08000000 */
#define RF_TX_WPA_HPPA_SP2T_DYNRXTX_TX_SP2T_TXON                                RF_TX_WPA_HPPA_SP2T_DYNRXTX_TX_SP2T_TXON_Msk                                              /*!< TRX control 0=TXHighR 1=TXON Dynamic (change to 0x68[0] by CS) */
#define RF_TX_WPA_HPPA_SP2T_DYNRXTX_TX_SP2T_RXON_Pos                            (28U)
#define RF_TX_WPA_HPPA_SP2T_DYNRXTX_TX_SP2T_RXON_Msk                            (0x00000001U << RF_TX_WPA_HPPA_SP2T_DYNRXTX_TX_SP2T_RXON_Pos)                             /*!< 0x10000000 */
#define RF_TX_WPA_HPPA_SP2T_DYNRXTX_TX_SP2T_RXON                                RF_TX_WPA_HPPA_SP2T_DYNRXTX_TX_SP2T_RXON_Msk                                              /*!< TRX control 0=RXHighR 1=RXON Dynamic (change to 0x68[1] by CS) */
#define RF_TX_WPA_HPPA_SP2T_TX_GM_VTUNE_Pos                                     (29U)
#define RF_TX_WPA_HPPA_SP2T_TX_GM_VTUNE_Msk                                     (0x00000007U << RF_TX_WPA_HPPA_SP2T_TX_GM_VTUNE_Pos)                                      /*!< 0xE0000000 */
#define RF_TX_WPA_HPPA_SP2T_TX_GM_VTUNE                                         RF_TX_WPA_HPPA_SP2T_TX_GM_VTUNE_Msk                                                       /*!< GM gate voltage control */

/***************  Bit definition for RF_TXDAC (0x028) register  ***************/
#define RF_TXDAC_TXDAC_ITUNE_Pos                                                (0U)
#define RF_TXDAC_TXDAC_ITUNE_Msk                                                (0x00000007U << RF_TXDAC_TXDAC_ITUNE_Pos)                                                 /*!< 0x00000007 */
#define RF_TXDAC_TXDAC_ITUNE                                                    RF_TXDAC_TXDAC_ITUNE_Msk                                                                  /*!< TXDAC Current control */
#define RF_TXDAC_TXDAC_MODE176_Pos                                              (3U)
#define RF_TXDAC_TXDAC_MODE176_Msk                                              (0x00000001U << RF_TXDAC_TXDAC_MODE176_Pos)                                               /*!< 0x00000008 */
#define RF_TXDAC_TXDAC_MODE176                                                  RF_TXDAC_TXDAC_MODE176_Msk                                                                /*!< TXDAC mode 176 */
#define RF_TXDAC_TXDAC_CKINV_Pos                                                (4U)
#define RF_TXDAC_TXDAC_CKINV_Msk                                                (0x00000001U << RF_TXDAC_TXDAC_CKINV_Pos)                                                 /*!< 0x00000010 */
#define RF_TXDAC_TXDAC_CKINV                                                    RF_TXDAC_TXDAC_CKINV_Msk                                                                  /*!< Clk polarity inversion */
#define RF_TXDAC_TXDAC_FILT_BW_Pos                                              (5U)
#define RF_TXDAC_TXDAC_FILT_BW_Msk                                              (0x00000007U << RF_TXDAC_TXDAC_FILT_BW_Pos)                                               /*!< 0x000000E0 */
#define RF_TXDAC_TXDAC_FILT_BW                                                  RF_TXDAC_TXDAC_FILT_BW_Msk                                                                /*!< TX filter BW control */
#define RF_TXDAC_DYN_MODE_TRX_SPARE5_Pos                                        (8U)
#define RF_TXDAC_DYN_MODE_TRX_SPARE5_Msk                                        (0x00000001U << RF_TXDAC_DYN_MODE_TRX_SPARE5_Pos)                                         /*!< 0x00000100 */
#define RF_TXDAC_DYN_MODE_TRX_SPARE5                                            RF_TXDAC_DYN_MODE_TRX_SPARE5_Msk                                                          /*!< PU PA BIAS */
#define RF_TXDAC_DYN_MODE_TRX_SPARE6_Pos                                        (9U)
#define RF_TXDAC_DYN_MODE_TRX_SPARE6_Msk                                        (0x00000001U << RF_TXDAC_DYN_MODE_TRX_SPARE6_Pos)                                         /*!< 0x00000200 */
#define RF_TXDAC_DYN_MODE_TRX_SPARE6                                            RF_TXDAC_DYN_MODE_TRX_SPARE6_Msk                                                          /*!< PU PA DRIVER BLE */
#define RF_TXDAC_DYN_MODE_TRX_SPARE7_Pos                                        (10U)
#define RF_TXDAC_DYN_MODE_TRX_SPARE7_Msk                                        (0x00000001U << RF_TXDAC_DYN_MODE_TRX_SPARE7_Pos)                                         /*!< 0x00000400 */
#define RF_TXDAC_DYN_MODE_TRX_SPARE7                                            RF_TXDAC_DYN_MODE_TRX_SPARE7_Msk                                                          /*!< PU PA DRIVER WIFI */
#define RF_TXDAC_LPPA_LDO_VAL_CTRL_Pos                                          (11U)
#define RF_TXDAC_LPPA_LDO_VAL_CTRL_Msk                                          (0x00000007U << RF_TXDAC_LPPA_LDO_VAL_CTRL_Pos)                                           /*!< 0x00003800 */
#define RF_TXDAC_LPPA_LDO_VAL_CTRL                                              RF_TXDAC_LPPA_LDO_VAL_CTRL_Msk                                                            /*!< HPPA extra Gain, MSB for LDO of LPPA value ctrl */
#define RF_TXDAC_TX_LBACK_Pos                                                   (15U)
#define RF_TXDAC_TX_LBACK_Msk                                                   (0x00000003U << RF_TXDAC_TX_LBACK_Pos)                                                    /*!< 0x00018000 */
#define RF_TXDAC_TX_LBACK                                                       RF_TXDAC_TX_LBACK_Msk                                                                     /*!< loopback mode GM control */
#define RF_TXDAC_TX_LBACK_EN_Pos                                                (17U)
#define RF_TXDAC_TX_LBACK_EN_Msk                                                (0x00000001U << RF_TXDAC_TX_LBACK_EN_Pos)                                                 /*!< 0x00020000 */
#define RF_TXDAC_TX_LBACK_EN                                                    RF_TXDAC_TX_LBACK_EN_Msk                                                                  /*!< enable TX to RX loopback */

/************  Bit definition for RF_PLL_LPF_RC0 (0x02C) register  ************/
#define RF_PLL_LPF_RC0_PLL_LPF_R1_Pos                                           (0U)
#define RF_PLL_LPF_RC0_PLL_LPF_R1_Msk                                           (0x0000000FU << RF_PLL_LPF_RC0_PLL_LPF_R1_Pos)                                            /*!< 0x0000000F */
#define RF_PLL_LPF_RC0_PLL_LPF_R1                                               RF_PLL_LPF_RC0_PLL_LPF_R1_Msk                                                             /*!< R1 control MIN: 0000, MAX:1111 */
#define RF_PLL_LPF_RC0_PLL_LPF_C1_Pos                                           (8U)
#define RF_PLL_LPF_RC0_PLL_LPF_C1_Msk                                           (0x00000003U << RF_PLL_LPF_RC0_PLL_LPF_C1_Pos)                                            /*!< 0x00000300 */
#define RF_PLL_LPF_RC0_PLL_LPF_C1                                               RF_PLL_LPF_RC0_PLL_LPF_C1_Msk                                                             /*!< C1 control MIN: 00, MAX:11 */
#define RF_PLL_LPF_RC0_PLL_LPF_C2_Pos                                           (16U)
#define RF_PLL_LPF_RC0_PLL_LPF_C2_Msk                                           (0x00000003U << RF_PLL_LPF_RC0_PLL_LPF_C2_Pos)                                            /*!< 0x00030000 */
#define RF_PLL_LPF_RC0_PLL_LPF_C2                                               RF_PLL_LPF_RC0_PLL_LPF_C2_Msk                                                             /*!< C2 control MIN: 00, MAX:11 */
#define RF_PLL_LPF_RC0_PLL_LPF_R2_Pos                                           (24U)
#define RF_PLL_LPF_RC0_PLL_LPF_R2_Msk                                           (0x00000003U << RF_PLL_LPF_RC0_PLL_LPF_R2_Pos)                                            /*!< 0x03000000 */
#define RF_PLL_LPF_RC0_PLL_LPF_R2                                               RF_PLL_LPF_RC0_PLL_LPF_R2_Msk                                                             /*!< R2 control MIN: 00, MAX:11 */

/************  Bit definition for RF_PLL_LPF_RC1 (0x030) register  ************/
#define RF_PLL_LPF_RC1_PLL_LPF_R3_Pos                                           (0U)
#define RF_PLL_LPF_RC1_PLL_LPF_R3_Msk                                           (0x00000003U << RF_PLL_LPF_RC1_PLL_LPF_R3_Pos)                                            /*!< 0x00000003 */
#define RF_PLL_LPF_RC1_PLL_LPF_R3                                               RF_PLL_LPF_RC1_PLL_LPF_R3_Msk                                                             /*!< R3 control MIN: 00, MAX:11 */
#define RF_PLL_LPF_RC1_PLL_C_CAL_Pos                                            (2U)
#define RF_PLL_LPF_RC1_PLL_C_CAL_Msk                                            (0x0000001FU << RF_PLL_LPF_RC1_PLL_C_CAL_Pos)                                             /*!< 0x0000007C */
#define RF_PLL_LPF_RC1_PLL_C_CAL                                                RF_PLL_LPF_RC1_PLL_C_CAL_Msk                                                              /*!< Auto Calibration */
#define RF_PLL_LPF_RC1_PLL_LPF_C3_Pos                                           (8U)
#define RF_PLL_LPF_RC1_PLL_LPF_C3_Msk                                           (0x00000003U << RF_PLL_LPF_RC1_PLL_LPF_C3_Pos)                                            /*!< 0x00000300 */
#define RF_PLL_LPF_RC1_PLL_LPF_C3                                               RF_PLL_LPF_RC1_PLL_LPF_C3_Msk                                                             /*!< C3 control MIN: 00, MAX:11 */
#define RF_PLL_LPF_RC1_PLL_LPF_C4_Pos                                           (10U)
#define RF_PLL_LPF_RC1_PLL_LPF_C4_Msk                                           (0x00000003U << RF_PLL_LPF_RC1_PLL_LPF_C4_Pos)                                            /*!< 0x00000C00 */
#define RF_PLL_LPF_RC1_PLL_LPF_C4                                               RF_PLL_LPF_RC1_PLL_LPF_C4_Msk                                                             /*!< C4 control MIN: 00, MAX:11 */
#define RF_PLL_LPF_RC1_PLL_LPF_VREF_EN_Pos                                      (16U)
#define RF_PLL_LPF_RC1_PLL_LPF_VREF_EN_Msk                                      (0x00000001U << RF_PLL_LPF_RC1_PLL_LPF_VREF_EN_Pos)                                       /*!< 0x00010000 */
#define RF_PLL_LPF_RC1_PLL_LPF_VREF_EN                                          RF_PLL_LPF_RC1_PLL_LPF_VREF_EN_Msk                                                        /*!< PLL vctrl monitor mode enable control (It is RG_PLL_LPF_VMON_EN, will swap in next version) */
#define RF_PLL_LPF_RC1_PLL_LPF_VMON_EN_Pos                                      (17U)
#define RF_PLL_LPF_RC1_PLL_LPF_VMON_EN_Msk                                      (0x00000001U << RF_PLL_LPF_RC1_PLL_LPF_VMON_EN_Pos)                                       /*!< 0x00020000 */
#define RF_PLL_LPF_RC1_PLL_LPF_VMON_EN                                          RF_PLL_LPF_RC1_PLL_LPF_VMON_EN_Msk                                                        /*!< PLL vctrl force mode enable control (It is RG_PLL_LPF_VREF_EN, will swap in next version) */

/************  Bit definition for RF_PLL_CP_PFD (0x034) register  *************/
#define RF_PLL_CP_PFD_PLL_CP_ICP_SCA_Pos                                        (0U)
#define RF_PLL_CP_PFD_PLL_CP_ICP_SCA_Msk                                        (0x0000000FU << RF_PLL_CP_PFD_PLL_CP_ICP_SCA_Pos)                                         /*!< 0x0000000F */
#define RF_PLL_CP_PFD_PLL_CP_ICP_SCA                                            RF_PLL_CP_PFD_PLL_CP_ICP_SCA_Msk                                                          /*!< Charge pump current coarse tune Dynamic MIN: 000, MAX:111 Auto Calibration */
#define RF_PLL_CP_PFD_PLL_CP_ICP_SCA_FINE_Pos                                   (4U)
#define RF_PLL_CP_PFD_PLL_CP_ICP_SCA_FINE_Msk                                   (0x0000001FU << RF_PLL_CP_PFD_PLL_CP_ICP_SCA_FINE_Pos)                                    /*!< 0x000001F0 */
#define RF_PLL_CP_PFD_PLL_CP_ICP_SCA_FINE                                       RF_PLL_CP_PFD_PLL_CP_ICP_SCA_FINE_Msk                                                     /*!< Charge pump current fine tune Dynamic MIN: 00000, MAX:11111 Auto Calibration */
#define RF_PLL_CP_PFD_PLL_CP_IOS_CTL_Pos                                        (9U)
#define RF_PLL_CP_PFD_PLL_CP_IOS_CTL_Msk                                        (0x0000001FU << RF_PLL_CP_PFD_PLL_CP_IOS_CTL_Pos)                                         /*!< 0x00003E00 */
#define RF_PLL_CP_PFD_PLL_CP_IOS_CTL                                            RF_PLL_CP_PFD_PLL_CP_IOS_CTL_Msk                                                          /*!< Offset current tune  MIN: 00000, MAX:11111 */
#define RF_PLL_CP_PFD_PLL_PFD_DELAY_CTL_Pos                                     (16U)
#define RF_PLL_CP_PFD_PLL_PFD_DELAY_CTL_Msk                                     (0x00000003U << RF_PLL_CP_PFD_PLL_PFD_DELAY_CTL_Pos)                                      /*!< 0x00030000 */
#define RF_PLL_CP_PFD_PLL_PFD_DELAY_CTL                                         RF_PLL_CP_PFD_PLL_PFD_DELAY_CTL_Msk                                                       /*!< Idle time control MIN: 00, MAX:11 */
#define RF_PLL_CP_PFD_PLL_PFD_DELAY_EN_Pos                                      (20U)
#define RF_PLL_CP_PFD_PLL_PFD_DELAY_EN_Msk                                      (0x00000001U << RF_PLL_CP_PFD_PLL_PFD_DELAY_EN_Pos)                                       /*!< 0x00100000 */
#define RF_PLL_CP_PFD_PLL_PFD_DELAY_EN                                          RF_PLL_CP_PFD_PLL_PFD_DELAY_EN_Msk                                                        /*!< PFD delay enable */

/********  Bit definition for RF_PLL_MOD_SELECT_CTL (0x038) register  *********/
#define RF_PLL_MOD_SELECT_CTL_PLL_MMD_EN_22_44_Pos                              (8U)
#define RF_PLL_MOD_SELECT_CTL_PLL_MMD_EN_22_44_Msk                              (0x00000001U << RF_PLL_MOD_SELECT_CTL_PLL_MMD_EN_22_44_Pos)                               /*!< 0x00000100 */
#define RF_PLL_MOD_SELECT_CTL_PLL_MMD_EN_22_44                                  RF_PLL_MOD_SELECT_CTL_PLL_MMD_EN_22_44_Msk                                                /*!< MMD mode control(22M/44M) */

/***********  Bit definition for RF_CALADC_VCTRL (0x03C) register  ************/
#define RF_CALADC_VCTRL_CALADC_EN_V_FORCE_Pos                                   (0U)
#define RF_CALADC_VCTRL_CALADC_EN_V_FORCE_Msk                                   (0x0000001FU << RF_CALADC_VCTRL_CALADC_EN_V_FORCE_Pos)                                    /*!< 0x0000001F */
#define RF_CALADC_VCTRL_CALADC_EN_V_FORCE                                       RF_CALADC_VCTRL_CALADC_EN_V_FORCE_Msk                                                     /*!< CALADC force mode enable 00001:0.25V 00010:0.4V 00100:0.5V 01000:0.6V 10000:0.75V */
#define RF_CALADC_VCTRL_CALADC_MODE_Pos                                         (5U)
#define RF_CALADC_VCTRL_CALADC_MODE_Msk                                         (0x00000001U << RF_CALADC_VCTRL_CALADC_MODE_Pos)                                          /*!< 0x00000020 */
#define RF_CALADC_VCTRL_CALADC_MODE                                             RF_CALADC_VCTRL_CALADC_MODE_Msk                                                           /*!< CALADC monitor mode enable */

/*************  Bit definition for RF_VCO_CORE (0x040) register  **************/
#define RF_VCO_CORE_VCO_SCA_COARSE_TUNE_Pos                                     (0U)
#define RF_VCO_CORE_VCO_SCA_COARSE_TUNE_Msk                                     (0x0000003FU << RF_VCO_CORE_VCO_SCA_COARSE_TUNE_Pos)                                      /*!< 0x0000003F */
#define RF_VCO_CORE_VCO_SCA_COARSE_TUNE                                         RF_VCO_CORE_VCO_SCA_COARSE_TUNE_Msk                                                       /*!< Dynamic SCA coarse tuning MIN: 000000, MAX:111111 */
#define RF_VCO_CORE_VCO_SCA_COARSE_TUNE_QUARTER_Pos                             (6U)
#define RF_VCO_CORE_VCO_SCA_COARSE_TUNE_QUARTER_Msk                             (0x00000001U << RF_VCO_CORE_VCO_SCA_COARSE_TUNE_QUARTER_Pos)                              /*!< 0x00000040 */
#define RF_VCO_CORE_VCO_SCA_COARSE_TUNE_QUARTER                                 RF_VCO_CORE_VCO_SCA_COARSE_TUNE_QUARTER_Msk                                               /*!< Dynamic SCA quarter bit MIN: 0, MAX:1 */
#define RF_VCO_CORE_VCO_SCA_COARSE_TUNE_QUARTER_HALF_Pos                        (7U)
#define RF_VCO_CORE_VCO_SCA_COARSE_TUNE_QUARTER_HALF_Msk                        (0x00000001U << RF_VCO_CORE_VCO_SCA_COARSE_TUNE_QUARTER_HALF_Pos)                         /*!< 0x00000080 */
#define RF_VCO_CORE_VCO_SCA_COARSE_TUNE_QUARTER_HALF                            RF_VCO_CORE_VCO_SCA_COARSE_TUNE_QUARTER_HALF_Msk                                          /*!< Dynamic SCA quarter half bit MIN: 0, MAX:1 */
#define RF_VCO_CORE_VCO_RC_Pos                                                  (8U)
#define RF_VCO_CORE_VCO_RC_Msk                                                  (0x00000003U << RF_VCO_CORE_VCO_RC_Pos)                                                   /*!< 0x00000300 */
#define RF_VCO_CORE_VCO_RC                                                      RF_VCO_CORE_VCO_RC_Msk                                                                    /*!< VCO ibias filter enable control MIN: 00, MAX:11 */
#define RF_VCO_CORE_VCO_STB_EN_Pos                                              (10U)
#define RF_VCO_CORE_VCO_STB_EN_Msk                                              (0x00000001U << RF_VCO_CORE_VCO_STB_EN_Pos)                                               /*!< 0x00000400 */
#define RF_VCO_CORE_VCO_STB_EN                                                  RF_VCO_CORE_VCO_STB_EN_Msk                                                                /*!< VCO inner loop stability control */
#define RF_VCO_CORE_VCO_VAR_BIAS_Pos                                            (12U)
#define RF_VCO_CORE_VCO_VAR_BIAS_Msk                                            (0x00000007U << RF_VCO_CORE_VCO_VAR_BIAS_Pos)                                             /*!< 0x00007000 */
#define RF_VCO_CORE_VCO_VAR_BIAS                                                RF_VCO_CORE_VCO_VAR_BIAS_Msk                                                              /*!< KVCO linearity tuning MIN: 000, MAX:111 */
#define RF_VCO_CORE_VCO_CALVAR_Pos                                              (16U)
#define RF_VCO_CORE_VCO_CALVAR_Msk                                              (0x0000000FU << RF_VCO_CORE_VCO_CALVAR_Pos)                                               /*!< 0x000F0000 */
#define RF_VCO_CORE_VCO_CALVAR                                                  RF_VCO_CORE_VCO_CALVAR_Msk                                                                /*!< KVCO Value tuning MIN: 0000, MAX:1111 */
#define RF_VCO_CORE_VCO_BUFF_MODE_Pos                                           (20U)
#define RF_VCO_CORE_VCO_BUFF_MODE_Msk                                           (0x00000003U << RF_VCO_CORE_VCO_BUFF_MODE_Pos)                                            /*!< 0x00300000 */
#define RF_VCO_CORE_VCO_BUFF_MODE                                               RF_VCO_CORE_VCO_BUFF_MODE_Msk                                                             /*!< VCO buffer strength tuning */
#define RF_VCO_CORE_VCO_BUFF_SCA_Pos                                            (22U)
#define RF_VCO_CORE_VCO_BUFF_SCA_Msk                                            (0x0000001FU << RF_VCO_CORE_VCO_BUFF_SCA_Pos)                                             /*!< 0x07C00000 */
#define RF_VCO_CORE_VCO_BUFF_SCA                                                RF_VCO_CORE_VCO_BUFF_SCA_Msk                                                              /*!< VCObuf SCA ctrl MAX:11111,  MIN:00000 */

/*************  Bit definition for RF_VCO_COMP (0x044) register  **************/
#define RF_VCO_COMP_VCO_HYS1_Pos                                                (0U)
#define RF_VCO_COMP_VCO_HYS1_Msk                                                (0x00000007U << RF_VCO_COMP_VCO_HYS1_Pos)                                                 /*!< 0x00000007 */
#define RF_VCO_COMP_VCO_HYS1                                                    RF_VCO_COMP_VCO_HYS1_Msk                                                                  /*!< VCO outer loop comparator1 hysteresis control */
#define RF_VCO_COMP_VCO_BIAS_13U_ITUNE_Pos                                      (3U)
#define RF_VCO_COMP_VCO_BIAS_13U_ITUNE_Msk                                      (0x00000003U << RF_VCO_COMP_VCO_BIAS_13U_ITUNE_Pos)                                       /*!< 0x00000018 */
#define RF_VCO_COMP_VCO_BIAS_13U_ITUNE                                          RF_VCO_COMP_VCO_BIAS_13U_ITUNE_Msk                                                        /*!< [4:3]: VCO buffer current BIAS value control  00 Min VCO Buff 11 Max VCO Buff */
#define RF_VCO_COMP_BB_VCO_CAP_TUNE_Pos                                         (5U)
#define RF_VCO_COMP_BB_VCO_CAP_TUNE_Msk                                         (0x00000007U << RF_VCO_COMP_BB_VCO_CAP_TUNE_Pos)                                          /*!< 0x000000E0 */
#define RF_VCO_COMP_BB_VCO_CAP_TUNE                                             RF_VCO_COMP_BB_VCO_CAP_TUNE_Msk                                                           /*!< BBVCO Cap tuning */
#define RF_VCO_COMP_VCO_HYS2_Pos                                                (8U)
#define RF_VCO_COMP_VCO_HYS2_Msk                                                (0x00000007U << RF_VCO_COMP_VCO_HYS2_Pos)                                                 /*!< 0x00000700 */
#define RF_VCO_COMP_VCO_HYS2                                                    RF_VCO_COMP_VCO_HYS2_Msk                                                                  /*!< VCO outer loop comparator2 hysteresis control */
#define RF_VCO_COMP_VCO_IOS1_CTL_Pos                                            (12U)
#define RF_VCO_COMP_VCO_IOS1_CTL_Msk                                            (0x00000007U << RF_VCO_COMP_VCO_IOS1_CTL_Pos)                                             /*!< 0x00007000 */
#define RF_VCO_COMP_VCO_IOS1_CTL                                                RF_VCO_COMP_VCO_IOS1_CTL_Msk                                                              /*!< VCO outer loop up offset current control */
#define RF_VCO_COMP_VCO_IOS2_CTL_Pos                                            (16U)
#define RF_VCO_COMP_VCO_IOS2_CTL_Msk                                            (0x00000007U << RF_VCO_COMP_VCO_IOS2_CTL_Pos)                                             /*!< 0x00070000 */
#define RF_VCO_COMP_VCO_IOS2_CTL                                                RF_VCO_COMP_VCO_IOS2_CTL_Msk                                                              /*!< VCO outer loop down offset current control */
#define RF_VCO_COMP_VCO_BIAS_6P5U_ITUNE_Pos                                     (19U)
#define RF_VCO_COMP_VCO_BIAS_6P5U_ITUNE_Msk                                     (0x0000000FU << RF_VCO_COMP_VCO_BIAS_6P5U_ITUNE_Pos)                                      /*!< 0x00780000 */
#define RF_VCO_COMP_VCO_BIAS_6P5U_ITUNE                                         RF_VCO_COMP_VCO_BIAS_6P5U_ITUNE_Msk                                                       /*!< VCO outer loop current bias value control MIN: 0000, MAX:1111 */
#define RF_VCO_COMP_VCO_BIAS_26U_ITUNE_Pos                                      (23U)
#define RF_VCO_COMP_VCO_BIAS_26U_ITUNE_Msk                                      (0x0000000FU << RF_VCO_COMP_VCO_BIAS_26U_ITUNE_Pos)                                       /*!< 0x07800000 */
#define RF_VCO_COMP_VCO_BIAS_26U_ITUNE                                          RF_VCO_COMP_VCO_BIAS_26U_ITUNE_Msk                                                        /*!< VCO core current bias value control MIN: 0000, MAX:1111 */
#define RF_VCO_COMP_VCO_LOOP_ITUNE_Pos                                          (27U)
#define RF_VCO_COMP_VCO_LOOP_ITUNE_Msk                                          (0x0000000FU << RF_VCO_COMP_VCO_LOOP_ITUNE_Pos)                                           /*!< 0x78000000 */
#define RF_VCO_COMP_VCO_LOOP_ITUNE                                              RF_VCO_COMP_VCO_LOOP_ITUNE_Msk                                                            /*!< VCO Loop ITUNE IDAC MAX:1111,  MIN:0000 */

/************  Bit definition for RF_CLKGEN_CTL0 (0x048) register  ************/
#define RF_CLKGEN_CTL0_CK_GATE_CTRL_Pos                                         (0U)
#define RF_CLKGEN_CTL0_CK_GATE_CTRL_Msk                                         (0x00007FFFU << RF_CLKGEN_CTL0_CK_GATE_CTRL_Pos)                                          /*!< 0x00007FFF */
#define RF_CLKGEN_CTL0_CK_GATE_CTRL                                             RF_CLKGEN_CTL0_CK_GATE_CTRL_Msk                                                           /*!< Clock function control bit meaning: 0: XTAL_352M source 1: Ring_VCO source 2: CK_CALADC 3: CK_AUXADC 4: CK_DECI_160M_BB 5: CK_SAR_80 6: CK_DSADC_160 7:CK_DSADC_320 8: CK_DAC_320 9: CK_DAC_160 10: CK_D1_200M 11:CK_XTAL_BB 12:CK_XTAL_X2_BB 13:CK_D1_180M 14: CK_RC_BB; */
#define RF_CLKGEN_CTL0_CK_RESTB_Pos                                             (15U)
#define RF_CLKGEN_CTL0_CK_RESTB_Msk                                             (0x00000001U << RF_CLKGEN_CTL0_CK_RESTB_Pos)                                              /*!< 0x00008000 */
#define RF_CLKGEN_CTL0_CK_RESTB                                                 RF_CLKGEN_CTL0_CK_RESTB_Msk                                                               /*!< 0:restB */
#define RF_CLKGEN_CTL0_CK_BBMMD_INV_Pos                                         (16U)
#define RF_CLKGEN_CTL0_CK_BBMMD_INV_Msk                                         (0x00000001U << RF_CLKGEN_CTL0_CK_BBMMD_INV_Pos)                                          /*!< 0x00010000 */
#define RF_CLKGEN_CTL0_CK_BBMMD_INV                                             RF_CLKGEN_CTL0_CK_BBMMD_INV_Msk                                                           /*!< BBMMD clk invert option */
#define RF_CLKGEN_CTL0_CK_CTL_Pos                                               (17U)
#define RF_CLKGEN_CTL0_CK_CTL_Msk                                               (0x0000007FU << RF_CLKGEN_CTL0_CK_CTL_Pos)                                                /*!< 0x00FE0000 */
#define RF_CLKGEN_CTL0_CK_CTL                                                   RF_CLKGEN_CTL0_CK_CTL_Msk                                                                 /*!< 0: MUX_Ring_XTAL control  1: gate ctrl to pass vco clk 2.4GHz to analog ADC/DAC blocks 2: MUX to pass vco clk 2.4GHz div-by-7 to analog ADC/DAC blocks. High to pass 3: CLK gen 80MHz to 160MHz MCU clk gate ctrl */
#define RF_CLKGEN_CTL0_CK_RFMMD_INV_Pos                                         (24U)
#define RF_CLKGEN_CTL0_CK_RFMMD_INV_Msk                                         (0x00000001U << RF_CLKGEN_CTL0_CK_RFMMD_INV_Pos)                                          /*!< 0x01000000 */
#define RF_CLKGEN_CTL0_CK_RFMMD_INV                                             RF_CLKGEN_CTL0_CK_RFMMD_INV_Msk                                                           /*!< RFMMD clk invert option, 1 to invert */
#define RF_CLKGEN_CTL0_CK_CAL_EN_2X4X_Pos                                       (25U)
#define RF_CLKGEN_CTL0_CK_CAL_EN_2X4X_Msk                                       (0x00000001U << RF_CLKGEN_CTL0_CK_CAL_EN_2X4X_Pos)                                        /*!< 0x02000000 */
#define RF_CLKGEN_CTL0_CK_CAL_EN_2X4X                                           RF_CLKGEN_CTL0_CK_CAL_EN_2X4X_Msk                                                         /*!< 44M 88M enable */
#define RF_CLKGEN_CTL0_CK_DIV_BUF_CTRL_Pos                                      (26U)
#define RF_CLKGEN_CTL0_CK_DIV_BUF_CTRL_Msk                                      (0x00000003U << RF_CLKGEN_CTL0_CK_DIV_BUF_CTRL_Pos)                                       /*!< 0x0C000000 */
#define RF_CLKGEN_CTL0_CK_DIV_BUF_CTRL                                          RF_CLKGEN_CTL0_CK_DIV_BUF_CTRL_Msk                                                        /*!< CLK output strength ctrl MIN: 01 MAX: 11 */

/**************  Bit definition for RF_BB_PLL (0x04C) register  ***************/
#define RF_BB_PLL_BBPLL_Pos                                                     (0U)
#define RF_BB_PLL_BBPLL_Msk                                                     (0xFFFFFFFFU << RF_BB_PLL_BBPLL_Pos)                                                      /*!< 0xFFFFFFFF */
#define RF_BB_PLL_BBPLL                                                         RF_BB_PLL_BBPLL_Msk                                                                       /*!< 0: BBPLL delay enable 3:1: BBPLL LPF R iTune 6:4: BBPLL LPF_CPROP_TUNE[2:0] 9:7: BBPLL  LPF_CINT_TUNE[2:0] 14:10: BBPLL Ioff_fine_tune[4:0] 19:15: BBPLL Ioff_cs_tune[4:0] 24:20: BBPLL Icp_fine_tune[4:0] 29:25: BBPLL Icp_cs_tune[4:0] 31:30: BBPLL delay_ctrl[1:0] */

/************  Bit definition for RF_SARADC_CTRL (0x050) register  ************/
#define RF_SARADC_CTRL_SARADC_ITUNE_Pos                                         (0U)
#define RF_SARADC_CTRL_SARADC_ITUNE_Msk                                         (0x00000003U << RF_SARADC_CTRL_SARADC_ITUNE_Pos)                                          /*!< 0x00000003 */
#define RF_SARADC_CTRL_SARADC_ITUNE                                             RF_SARADC_CTRL_SARADC_ITUNE_Msk                                                           /*!< Ref buf Current tune, 00 minimum current, 11 maximum current */
#define RF_SARADC_CTRL_SARADC_REF_E_EN_Pos                                      (4U)
#define RF_SARADC_CTRL_SARADC_REF_E_EN_Msk                                      (0x00000001U << RF_SARADC_CTRL_SARADC_REF_E_EN_Pos)                                       /*!< 0x00000010 */
#define RF_SARADC_CTRL_SARADC_REF_E_EN                                          RF_SARADC_CTRL_SARADC_REF_E_EN_Msk                                                        /*!< Enable reference buffer */
#define RF_SARADC_CTRL_SARADC_REF_O_EN_Pos                                      (5U)
#define RF_SARADC_CTRL_SARADC_REF_O_EN_Msk                                      (0x00000001U << RF_SARADC_CTRL_SARADC_REF_O_EN_Pos)                                       /*!< 0x00000020 */
#define RF_SARADC_CTRL_SARADC_REF_O_EN                                          RF_SARADC_CTRL_SARADC_REF_O_EN_Msk                                                        /*!< Enable reference buffer */
#define RF_SARADC_CTRL_SARADC_MODE_Pos                                          (8U)
#define RF_SARADC_CTRL_SARADC_MODE_Msk                                          (0x00000001U << RF_SARADC_CTRL_SARADC_MODE_Pos)                                           /*!< 0x00000100 */
#define RF_SARADC_CTRL_SARADC_MODE                                              RF_SARADC_CTRL_SARADC_MODE_Msk                                                            /*!< CALMODE/RXMODE */

/***********  Bit definition for RF_SARADC_DELAY (0x054) register  ************/
#define RF_SARADC_DELAY_SARADC_D0_Pos                                           (0U)
#define RF_SARADC_DELAY_SARADC_D0_Msk                                           (0x00000007U << RF_SARADC_DELAY_SARADC_D0_Pos)                                            /*!< 0x00000007 */
#define RF_SARADC_DELAY_SARADC_D0                                               RF_SARADC_DELAY_SARADC_D0_Msk                                                             /*!< SarAdc delay control, 000 minimum delay, 111 maximum delay */
#define RF_SARADC_DELAY_SARADC_D1_Pos                                           (8U)
#define RF_SARADC_DELAY_SARADC_D1_Msk                                           (0x00000007U << RF_SARADC_DELAY_SARADC_D1_Pos)                                            /*!< 0x00000700 */
#define RF_SARADC_DELAY_SARADC_D1                                               RF_SARADC_DELAY_SARADC_D1_Msk                                                             /*!< SarAdc delay control, 000 minimum delay, 111 maximum delay */
#define RF_SARADC_DELAY_SARADC_D2_Pos                                           (16U)
#define RF_SARADC_DELAY_SARADC_D2_Msk                                           (0x00000007U << RF_SARADC_DELAY_SARADC_D2_Pos)                                            /*!< 0x00070000 */
#define RF_SARADC_DELAY_SARADC_D2                                               RF_SARADC_DELAY_SARADC_D2_Msk                                                             /*!< Not used */
#define RF_SARADC_DELAY_SARADC_D3_Pos                                           (24U)
#define RF_SARADC_DELAY_SARADC_D3_Msk                                           (0x00000007U << RF_SARADC_DELAY_SARADC_D3_Pos)                                            /*!< 0x07000000 */
#define RF_SARADC_DELAY_SARADC_D3                                               RF_SARADC_DELAY_SARADC_D3_Msk                                                             /*!< Not used */

/**************  Bit definition for RF_DSADC_0 (0x058) register  **************/
#define RF_DSADC_0_DSADC_ITUNE_Pos                                              (0U)
#define RF_DSADC_0_DSADC_ITUNE_Msk                                              (0x00000007U << RF_DSADC_0_DSADC_ITUNE_Pos)                                               /*!< 0x00000007 */
#define RF_DSADC_0_DSADC_ITUNE                                                  RF_DSADC_0_DSADC_ITUNE_Msk                                                                /*!< DSADC Current control MIN: 000 (715uA) MAX:  111 (4228uA) */
#define RF_DSADC_0_DSADC_IDAC_Pos                                               (8U)
#define RF_DSADC_0_DSADC_IDAC_Msk                                               (0x00000007U << RF_DSADC_0_DSADC_IDAC_Pos)                                                /*!< 0x00000700 */
#define RF_DSADC_0_DSADC_IDAC                                                   RF_DSADC_0_DSADC_IDAC_Msk                                                                 /*!< DSADC DAC Bias current control MIN: 000  MAX:  111 */
#define RF_DSADC_0_DSADC_F_352_176_Pos                                          (11U)
#define RF_DSADC_0_DSADC_F_352_176_Msk                                          (0x00000001U << RF_DSADC_0_DSADC_F_352_176_Pos)                                           /*!< 0x00000800 */
#define RF_DSADC_0_DSADC_F_352_176                                              RF_DSADC_0_DSADC_F_352_176_Msk                                                            /*!< Switch clock 1: 352 0: 176 */
#define RF_DSADC_0_DSADC_RES_Pos                                                (16U)
#define RF_DSADC_0_DSADC_RES_Msk                                                (0x00000007U << RF_DSADC_0_DSADC_RES_Pos)                                                 /*!< 0x00070000 */
#define RF_DSADC_0_DSADC_RES                                                    RF_DSADC_0_DSADC_RES_Msk                                                                  /*!< DSADC resistor control MIN: 111  MAX:  000 */
#define RF_DSADC_0_DSADC_VCM_EN_Pos                                             (19U)
#define RF_DSADC_0_DSADC_VCM_EN_Msk                                             (0x00000001U << RF_DSADC_0_DSADC_VCM_EN_Pos)                                              /*!< 0x00080000 */
#define RF_DSADC_0_DSADC_VCM_EN                                                 RF_DSADC_0_DSADC_VCM_EN_Msk                                                               /*!< Not used */
#define RF_DSADC_0_DSADC_VCM_VTUNE_Pos                                          (20U)
#define RF_DSADC_0_DSADC_VCM_VTUNE_Msk                                          (0x00000007U << RF_DSADC_0_DSADC_VCM_VTUNE_Pos)                                           /*!< 0x00700000 */
#define RF_DSADC_0_DSADC_VCM_VTUNE                                              RF_DSADC_0_DSADC_VCM_VTUNE_Msk                                                            /*!< Not used */

/***********  Bit definition for RF_AUXADC_CTRL0 (0x05C) register  ************/
#define RF_AUXADC_CTRL0_AUX_GAIN_TUNE_Pos                                       (0U)
#define RF_AUXADC_CTRL0_AUX_GAIN_TUNE_Msk                                       (0x0000000FU << RF_AUXADC_CTRL0_AUX_GAIN_TUNE_Pos)                                        /*!< 0x0000000F */
#define RF_AUXADC_CTRL0_AUX_GAIN_TUNE                                           RF_AUXADC_CTRL0_AUX_GAIN_TUNE_Msk                                                         /*!< AUXADC driver single scan channel filter gain */
#define RF_AUXADC_CTRL0_AUX_RC_TUNE_Pos                                         (4U)
#define RF_AUXADC_CTRL0_AUX_RC_TUNE_Msk                                         (0x00000003U << RF_AUXADC_CTRL0_AUX_RC_TUNE_Pos)                                          /*!< 0x00000030 */
#define RF_AUXADC_CTRL0_AUX_RC_TUNE                                             RF_AUXADC_CTRL0_AUX_RC_TUNE_Msk                                                           /*!< AUX driver single scan channel filter corner */
#define RF_AUXADC_CTRL0_AUX_TEMP_SENS_EN_Pos                                    (6U)
#define RF_AUXADC_CTRL0_AUX_TEMP_SENS_EN_Msk                                    (0x00000001U << RF_AUXADC_CTRL0_AUX_TEMP_SENS_EN_Pos)                                     /*!< 0x00000040 */
#define RF_AUXADC_CTRL0_AUX_TEMP_SENS_EN                                        RF_AUXADC_CTRL0_AUX_TEMP_SENS_EN_Msk                                                      /*!< AUX input control MUX for internal voltage or GPIO1. 0: GPIO1 1: internal voltage Refer aos 0x0a8[10:8] */
#define RF_AUXADC_CTRL0_AUX_VCM_TUNE_LSB_Pos                                    (7U)
#define RF_AUXADC_CTRL0_AUX_VCM_TUNE_LSB_Msk                                    (0x00000001U << RF_AUXADC_CTRL0_AUX_VCM_TUNE_LSB_Pos)                                     /*!< 0x00000080 */
#define RF_AUXADC_CTRL0_AUX_VCM_TUNE_LSB                                        RF_AUXADC_CTRL0_AUX_VCM_TUNE_LSB_Msk                                                      /*!< Used for AUXADC tune */
#define RF_AUXADC_CTRL0_AUX_NEXT_RDY_TIME_Pos                                   (8U)
#define RF_AUXADC_CTRL0_AUX_NEXT_RDY_TIME_Msk                                   (0x000000FFU << RF_AUXADC_CTRL0_AUX_NEXT_RDY_TIME_Pos)                                    /*!< 0x0000FF00 */
#define RF_AUXADC_CTRL0_AUX_NEXT_RDY_TIME                                       RF_AUXADC_CTRL0_AUX_NEXT_RDY_TIME_Msk                                                     /*!< Delay time to sync AUX channel */
#define RF_AUXADC_CTRL0_AUX_REF_ITUNE_Pos                                       (16U)
#define RF_AUXADC_CTRL0_AUX_REF_ITUNE_Msk                                       (0x00000003U << RF_AUXADC_CTRL0_AUX_REF_ITUNE_Pos)                                        /*!< 0x00030000 */
#define RF_AUXADC_CTRL0_AUX_REF_ITUNE                                           RF_AUXADC_CTRL0_AUX_REF_ITUNE_Msk                                                         /*!< AUX single scan channel ref buf current */

/***********  Bit definition for RF_AUXADC_CTRL1 (0x060) register  ************/
#define RF_AUXADC_CTRL1_AUX_D0_Pos                                              (0U)
#define RF_AUXADC_CTRL1_AUX_D0_Msk                                              (0x00000007U << RF_AUXADC_CTRL1_AUX_D0_Pos)                                               /*!< 0x00000007 */
#define RF_AUXADC_CTRL1_AUX_D0                                                  RF_AUXADC_CTRL1_AUX_D0_Msk                                                                /*!< Not used */
#define RF_AUXADC_CTRL1_AUX_D1_Pos                                              (3U)
#define RF_AUXADC_CTRL1_AUX_D1_Msk                                              (0x00000007U << RF_AUXADC_CTRL1_AUX_D1_Pos)                                               /*!< 0x00000038 */
#define RF_AUXADC_CTRL1_AUX_D1                                                  RF_AUXADC_CTRL1_AUX_D1_Msk                                                                /*!< 3:4: loopback mode GM control  5: enable TX to RX loopback */
#define RF_AUXADC_CTRL1_TEST_MUX_EN_Pos                                         (6U)
#define RF_AUXADC_CTRL1_TEST_MUX_EN_Msk                                         (0x00000001U << RF_AUXADC_CTRL1_TEST_MUX_EN_Pos)                                          /*!< 0x00000040 */
#define RF_AUXADC_CTRL1_TEST_MUX_EN                                             RF_AUXADC_CTRL1_TEST_MUX_EN_Msk                                                           /*!< Enable MUX0 & MUX1 */
#define RF_AUXADC_CTRL1_TEST_MUX_VCO_LDO_EN_Pos                                 (7U)
#define RF_AUXADC_CTRL1_TEST_MUX_VCO_LDO_EN_Msk                                 (0x00000001U << RF_AUXADC_CTRL1_TEST_MUX_VCO_LDO_EN_Pos)                                  /*!< 0x00000080 */
#define RF_AUXADC_CTRL1_TEST_MUX_VCO_LDO_EN                                     RF_AUXADC_CTRL1_TEST_MUX_VCO_LDO_EN_Msk                                                   /*!< VCO LDO Test MUX */
#define RF_AUXADC_CTRL1_AUX_DSADC_EN_DLY_TIME_Pos                               (8U)
#define RF_AUXADC_CTRL1_AUX_DSADC_EN_DLY_TIME_Msk                               (0x000000FFU << RF_AUXADC_CTRL1_AUX_DSADC_EN_DLY_TIME_Pos)                                /*!< 0x0000FF00 */
#define RF_AUXADC_CTRL1_AUX_DSADC_EN_DLY_TIME                                   RF_AUXADC_CTRL1_AUX_DSADC_EN_DLY_TIME_Msk                                                 /*!< AUX DSADC auto enable delay time */

/***********  Bit definition for RF_AUXADC_IN_SEL (0x064) register  ***********/
#define RF_AUXADC_IN_SEL_AUX_IN_SEL_Pos                                         (0U)
#define RF_AUXADC_IN_SEL_AUX_IN_SEL_Msk                                         (0x0000000FU << RF_AUXADC_IN_SEL_AUX_IN_SEL_Pos)                                          /*!< 0x0000000F */
#define RF_AUXADC_IN_SEL_AUX_IN_SEL                                             RF_AUXADC_IN_SEL_AUX_IN_SEL_Msk                                                           /*!< AUXADC  single scan channel input select */
#define RF_AUXADC_IN_SEL_AUTO_CONV_CH_Pos                                       (8U)
#define RF_AUXADC_IN_SEL_AUTO_CONV_CH_Msk                                       (0x00FFFFFFU << RF_AUXADC_IN_SEL_AUTO_CONV_CH_Pos)                                        /*!< 0xFFFFFF00 */
#define RF_AUXADC_IN_SEL_AUTO_CONV_CH                                           RF_AUXADC_IN_SEL_AUTO_CONV_CH_Msk                                                         /*!< Auto sampling channel selection */

/************  Bit definition for RF_AUDIO_CTRL (0x068) register  *************/
#define RF_AUDIO_CTRL_LDO_AUDIO_CTRL_Pos                                        (0U)
#define RF_AUDIO_CTRL_LDO_AUDIO_CTRL_Msk                                        (0x00000003U << RF_AUDIO_CTRL_LDO_AUDIO_CTRL_Pos)                                         /*!< 0x00000003 */
#define RF_AUDIO_CTRL_LDO_AUDIO_CTRL                                            RF_AUDIO_CTRL_LDO_AUDIO_CTRL_Msk                                                          /*!< 0:1 Audio LDO output value control [0] : TXON by CS [1] : RXON by CS */

/**************  Bit definition for RF_SPARE4 (0x06C) register  ***************/
#define RF_SPARE4_RF_SPARE4_IO_RW_Pos                                           (0U)
#define RF_SPARE4_RF_SPARE4_IO_RW_Msk                                           (0xFFFFFFFFU << RF_SPARE4_RF_SPARE4_IO_RW_Pos)                                            /*!< 0xFFFFFFFF */
#define RF_SPARE4_RF_SPARE4_IO_RW                                               RF_SPARE4_RF_SPARE4_IO_RW_Msk                                                             /*!< 31:0: Not used */

/**************  Bit definition for RF_LO_CTL1 (0x070) register  **************/
#define RF_LO_CTL1_DYNRXTX_LORX_EN_Pos                                          (0U)
#define RF_LO_CTL1_DYNRXTX_LORX_EN_Msk                                          (0x00000001U << RF_LO_CTL1_DYNRXTX_LORX_EN_Pos)                                           /*!< 0x00000001 */
#define RF_LO_CTL1_DYNRXTX_LORX_EN                                              RF_LO_CTL1_DYNRXTX_LORX_EN_Msk                                                            /*!< Enable RX LO */
#define RF_LO_CTL1_DYNRXTX_LO_BLETX_EN_Pos                                      (1U)
#define RF_LO_CTL1_DYNRXTX_LO_BLETX_EN_Msk                                      (0x00000001U << RF_LO_CTL1_DYNRXTX_LO_BLETX_EN_Pos)                                       /*!< 0x00000002 */
#define RF_LO_CTL1_DYNRXTX_LO_BLETX_EN                                          RF_LO_CTL1_DYNRXTX_LO_BLETX_EN_Msk                                                        /*!< Enable BLE TX LO */
#define RF_LO_CTL1_BHP_LO_IDAC_Pos                                              (2U)
#define RF_LO_CTL1_BHP_LO_IDAC_Msk                                              (0x0000000FU << RF_LO_CTL1_BHP_LO_IDAC_Pos)                                               /*!< 0x0000003C */
#define RF_LO_CTL1_BHP_LO_IDAC                                                  RF_LO_CTL1_BHP_LO_IDAC_Msk                                                                /*!< iDAC for BTLO HP path */
#define RF_LO_CTL1_BLP_LO_IDAC_Pos                                              (6U)
#define RF_LO_CTL1_BLP_LO_IDAC_Msk                                              (0x0000000FU << RF_LO_CTL1_BLP_LO_IDAC_Pos)                                               /*!< 0x000003C0 */
#define RF_LO_CTL1_BLP_LO_IDAC                                                  RF_LO_CTL1_BLP_LO_IDAC_Msk                                                                /*!< iDAC for BTLO LP path */
#define RF_LO_CTL1_WIFI_TX_LO_CTRL_Pos                                          (10U)
#define RF_LO_CTL1_WIFI_TX_LO_CTRL_Msk                                          (0x00000003U << RF_LO_CTL1_WIFI_TX_LO_CTRL_Pos)                                           /*!< 0x00000C00 */
#define RF_LO_CTL1_WIFI_TX_LO_CTRL                                              RF_LO_CTL1_WIFI_TX_LO_CTRL_Msk                                                            /*!< WiFi TX LO driving strength ctrl */
#define RF_LO_CTL1_WIFI_TX_LO_IDAC_Pos                                          (12U)
#define RF_LO_CTL1_WIFI_TX_LO_IDAC_Msk                                          (0x00000007U << RF_LO_CTL1_WIFI_TX_LO_IDAC_Pos)                                           /*!< 0x00007000 */
#define RF_LO_CTL1_WIFI_TX_LO_IDAC                                              RF_LO_CTL1_WIFI_TX_LO_IDAC_Msk                                                            /*!< WIFI LO iDAC control 000: MIN 111: MAX */

/************  Bit definition for RF_CLK_XTAL_RC (0x074) register  ************/
#define RF_CLK_XTAL_RC_22MOSC_XIS_Pos                                           (0U)
#define RF_CLK_XTAL_RC_22MOSC_XIS_Msk                                           (0x0000001FU << RF_CLK_XTAL_RC_22MOSC_XIS_Pos)                                            /*!< 0x0000001F */
#define RF_CLK_XTAL_RC_22MOSC_XIS                                               RF_CLK_XTAL_RC_22MOSC_XIS_Msk                                                             /*!<  */

/*************  Bit definition for RF_AUX_READ (0x078) register  **************/
#define RF_AUX_READ_1V_SPARE_Pos                                                (0U)
#define RF_AUX_READ_1V_SPARE_Msk                                                (0x000000FFU << RF_AUX_READ_1V_SPARE_Pos)                                                 /*!< 0x000000FF */
#define RF_AUX_READ_1V_SPARE                                                    RF_AUX_READ_1V_SPARE_Msk                                                                  /*!<  */
#define RF_AUX_READ_BUCK_O_SPARE_Pos                                            (8U)
#define RF_AUX_READ_BUCK_O_SPARE_Msk                                            (0x000000FFU << RF_AUX_READ_BUCK_O_SPARE_Pos)                                             /*!< 0x0000FF00 */
#define RF_AUX_READ_BUCK_O_SPARE                                                RF_AUX_READ_BUCK_O_SPARE_Msk                                                              /*!<  */
#define RF_AUX_READ_DS_AUX_Pos                                                  (16U)
#define RF_AUX_READ_DS_AUX_Msk                                                  (0x00000001U << RF_AUX_READ_DS_AUX_Pos)                                                   /*!< 0x00010000 */
#define RF_AUX_READ_DS_AUX                                                      RF_AUX_READ_DS_AUX_Msk                                                                    /*!<  */

/***********  Bit definition for RF_CK_GATE_CTRL (0x07C) register  ************/
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_S0_Pos                                     (0U)
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_S0_Msk                                     (0x00000001U << RF_CK_GATE_CTRL_CK_GATE_CTRL_S0_Pos)                                      /*!< 0x00000001 */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_S0                                         RF_CK_GATE_CTRL_CK_GATE_CTRL_S0_Msk                                                       /*!< Write 1s to sets corresponding bit of RG_CK_GATE_CTRL register (readback @ 0x048) */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_S1_Pos                                     (1U)
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_S1_Msk                                     (0x00000001U << RF_CK_GATE_CTRL_CK_GATE_CTRL_S1_Pos)                                      /*!< 0x00000002 */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_S1                                         RF_CK_GATE_CTRL_CK_GATE_CTRL_S1_Msk                                                       /*!< Similar to above. */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_S2_Pos                                     (2U)
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_S2_Msk                                     (0x00000001U << RF_CK_GATE_CTRL_CK_GATE_CTRL_S2_Pos)                                      /*!< 0x00000004 */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_S2                                         RF_CK_GATE_CTRL_CK_GATE_CTRL_S2_Msk                                                       /*!< Similar to above. */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_S3_Pos                                     (3U)
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_S3_Msk                                     (0x00000001U << RF_CK_GATE_CTRL_CK_GATE_CTRL_S3_Pos)                                      /*!< 0x00000008 */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_S3                                         RF_CK_GATE_CTRL_CK_GATE_CTRL_S3_Msk                                                       /*!< Similar to above. */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_S4_Pos                                     (4U)
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_S4_Msk                                     (0x00000001U << RF_CK_GATE_CTRL_CK_GATE_CTRL_S4_Pos)                                      /*!< 0x00000010 */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_S4                                         RF_CK_GATE_CTRL_CK_GATE_CTRL_S4_Msk                                                       /*!< Similar to above. */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_S5_Pos                                     (5U)
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_S5_Msk                                     (0x00000001U << RF_CK_GATE_CTRL_CK_GATE_CTRL_S5_Pos)                                      /*!< 0x00000020 */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_S5                                         RF_CK_GATE_CTRL_CK_GATE_CTRL_S5_Msk                                                       /*!< Similar to above. */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_S6_Pos                                     (6U)
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_S6_Msk                                     (0x00000001U << RF_CK_GATE_CTRL_CK_GATE_CTRL_S6_Pos)                                      /*!< 0x00000040 */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_S6                                         RF_CK_GATE_CTRL_CK_GATE_CTRL_S6_Msk                                                       /*!< Similar to above. */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_S7_Pos                                     (7U)
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_S7_Msk                                     (0x00000001U << RF_CK_GATE_CTRL_CK_GATE_CTRL_S7_Pos)                                      /*!< 0x00000080 */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_S7                                         RF_CK_GATE_CTRL_CK_GATE_CTRL_S7_Msk                                                       /*!< Similar to above. */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_S8_Pos                                     (8U)
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_S8_Msk                                     (0x00000001U << RF_CK_GATE_CTRL_CK_GATE_CTRL_S8_Pos)                                      /*!< 0x00000100 */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_S8                                         RF_CK_GATE_CTRL_CK_GATE_CTRL_S8_Msk                                                       /*!< Similar to above. */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_S9_Pos                                     (9U)
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_S9_Msk                                     (0x00000001U << RF_CK_GATE_CTRL_CK_GATE_CTRL_S9_Pos)                                      /*!< 0x00000200 */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_S9                                         RF_CK_GATE_CTRL_CK_GATE_CTRL_S9_Msk                                                       /*!< Similar to above. */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_S10_Pos                                    (10U)
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_S10_Msk                                    (0x00000001U << RF_CK_GATE_CTRL_CK_GATE_CTRL_S10_Pos)                                     /*!< 0x00000400 */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_S10                                        RF_CK_GATE_CTRL_CK_GATE_CTRL_S10_Msk                                                      /*!< Similar to above. */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_S11_Pos                                    (11U)
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_S11_Msk                                    (0x00000001U << RF_CK_GATE_CTRL_CK_GATE_CTRL_S11_Pos)                                     /*!< 0x00000800 */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_S11                                        RF_CK_GATE_CTRL_CK_GATE_CTRL_S11_Msk                                                      /*!< Similar to above. */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_S12_Pos                                    (12U)
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_S12_Msk                                    (0x00000001U << RF_CK_GATE_CTRL_CK_GATE_CTRL_S12_Pos)                                     /*!< 0x00001000 */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_S12                                        RF_CK_GATE_CTRL_CK_GATE_CTRL_S12_Msk                                                      /*!< Similar to above. */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_S13_Pos                                    (13U)
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_S13_Msk                                    (0x00000001U << RF_CK_GATE_CTRL_CK_GATE_CTRL_S13_Pos)                                     /*!< 0x00002000 */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_S13                                        RF_CK_GATE_CTRL_CK_GATE_CTRL_S13_Msk                                                      /*!< Similar to above. */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_S14_Pos                                    (14U)
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_S14_Msk                                    (0x00000001U << RF_CK_GATE_CTRL_CK_GATE_CTRL_S14_Pos)                                     /*!< 0x00004000 */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_S14                                        RF_CK_GATE_CTRL_CK_GATE_CTRL_S14_Msk                                                      /*!< Similar to above. */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_C0_Pos                                     (16U)
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_C0_Msk                                     (0x00000001U << RF_CK_GATE_CTRL_CK_GATE_CTRL_C0_Pos)                                      /*!< 0x00010000 */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_C0                                         RF_CK_GATE_CTRL_CK_GATE_CTRL_C0_Msk                                                       /*!< Write 1s to clear corresponding bits of RG_CK_GATE_CTRL */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_C1_Pos                                     (17U)
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_C1_Msk                                     (0x00000001U << RF_CK_GATE_CTRL_CK_GATE_CTRL_C1_Pos)                                      /*!< 0x00020000 */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_C1                                         RF_CK_GATE_CTRL_CK_GATE_CTRL_C1_Msk                                                       /*!< Similar to above. */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_C2_Pos                                     (18U)
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_C2_Msk                                     (0x00000001U << RF_CK_GATE_CTRL_CK_GATE_CTRL_C2_Pos)                                      /*!< 0x00040000 */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_C2                                         RF_CK_GATE_CTRL_CK_GATE_CTRL_C2_Msk                                                       /*!< Similar to above. */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_C3_Pos                                     (19U)
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_C3_Msk                                     (0x00000001U << RF_CK_GATE_CTRL_CK_GATE_CTRL_C3_Pos)                                      /*!< 0x00080000 */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_C3                                         RF_CK_GATE_CTRL_CK_GATE_CTRL_C3_Msk                                                       /*!< Similar to above. */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_C4_Pos                                     (20U)
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_C4_Msk                                     (0x00000001U << RF_CK_GATE_CTRL_CK_GATE_CTRL_C4_Pos)                                      /*!< 0x00100000 */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_C4                                         RF_CK_GATE_CTRL_CK_GATE_CTRL_C4_Msk                                                       /*!< Similar to above. */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_C5_Pos                                     (21U)
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_C5_Msk                                     (0x00000001U << RF_CK_GATE_CTRL_CK_GATE_CTRL_C5_Pos)                                      /*!< 0x00200000 */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_C5                                         RF_CK_GATE_CTRL_CK_GATE_CTRL_C5_Msk                                                       /*!< Similar to above. */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_C6_Pos                                     (22U)
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_C6_Msk                                     (0x00000001U << RF_CK_GATE_CTRL_CK_GATE_CTRL_C6_Pos)                                      /*!< 0x00400000 */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_C6                                         RF_CK_GATE_CTRL_CK_GATE_CTRL_C6_Msk                                                       /*!< Similar to above. */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_C7_Pos                                     (23U)
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_C7_Msk                                     (0x00000001U << RF_CK_GATE_CTRL_CK_GATE_CTRL_C7_Pos)                                      /*!< 0x00800000 */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_C7                                         RF_CK_GATE_CTRL_CK_GATE_CTRL_C7_Msk                                                       /*!< Similar to above. */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_C8_Pos                                     (24U)
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_C8_Msk                                     (0x00000001U << RF_CK_GATE_CTRL_CK_GATE_CTRL_C8_Pos)                                      /*!< 0x01000000 */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_C8                                         RF_CK_GATE_CTRL_CK_GATE_CTRL_C8_Msk                                                       /*!< Similar to above. */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_C9_Pos                                     (25U)
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_C9_Msk                                     (0x00000001U << RF_CK_GATE_CTRL_CK_GATE_CTRL_C9_Pos)                                      /*!< 0x02000000 */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_C9                                         RF_CK_GATE_CTRL_CK_GATE_CTRL_C9_Msk                                                       /*!< Similar to above. */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_C10_Pos                                    (26U)
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_C10_Msk                                    (0x00000001U << RF_CK_GATE_CTRL_CK_GATE_CTRL_C10_Pos)                                     /*!< 0x04000000 */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_C10                                        RF_CK_GATE_CTRL_CK_GATE_CTRL_C10_Msk                                                      /*!< Similar to above. */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_C11_Pos                                    (27U)
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_C11_Msk                                    (0x00000001U << RF_CK_GATE_CTRL_CK_GATE_CTRL_C11_Pos)                                     /*!< 0x08000000 */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_C11                                        RF_CK_GATE_CTRL_CK_GATE_CTRL_C11_Msk                                                      /*!< Similar to above. */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_C12_Pos                                    (28U)
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_C12_Msk                                    (0x00000001U << RF_CK_GATE_CTRL_CK_GATE_CTRL_C12_Pos)                                     /*!< 0x10000000 */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_C12                                        RF_CK_GATE_CTRL_CK_GATE_CTRL_C12_Msk                                                      /*!< Similar to above. */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_C13_Pos                                    (29U)
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_C13_Msk                                    (0x00000001U << RF_CK_GATE_CTRL_CK_GATE_CTRL_C13_Pos)                                     /*!< 0x20000000 */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_C13                                        RF_CK_GATE_CTRL_CK_GATE_CTRL_C13_Msk                                                      /*!< Similar to above. */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_C14_Pos                                    (30U)
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_C14_Msk                                    (0x00000001U << RF_CK_GATE_CTRL_CK_GATE_CTRL_C14_Pos)                                     /*!< 0x40000000 */
#define RF_CK_GATE_CTRL_CK_GATE_CTRL_C14                                        RF_CK_GATE_CTRL_CK_GATE_CTRL_C14_Msk                                                      /*!< Similar to above. */

/*************  Bit definition for RF_TEST_MUX0 (0x084) register  *************/
#define RF_TEST_MUX0_TEST_IN_Pos                                                (0U)
#define RF_TEST_MUX0_TEST_IN_Msk                                                (0x0000001FU << RF_TEST_MUX0_TEST_IN_Pos)                                                 /*!< 0x0000001F */
#define RF_TEST_MUX0_TEST_IN                                                    RF_TEST_MUX0_TEST_IN_Msk                                                                  /*!< Select RF signal to be tested through GPIO pin. */

/**************  Bit definition for RF_CAL_ADC (0x088) register  **************/
#define RF_CAL_ADC_CALADC_Pos                                                   (0U)
#define RF_CAL_ADC_CALADC_Msk                                                   (0x00000007U << RF_CAL_ADC_CALADC_Pos)                                                    /*!< 0x00000007 */
#define RF_CAL_ADC_CALADC                                                       RF_CAL_ADC_CALADC_Msk                                                                     /*!< Caladc output */

/**************  Bit definition for RF_PU_VAL (0x090) register  ***************/
#define RF_PU_VAL_PU_RING_VCO_Pos                                               (0U)
#define RF_PU_VAL_PU_RING_VCO_Msk                                               (0x00000001U << RF_PU_VAL_PU_RING_VCO_Pos)                                                /*!< 0x00000001 */
#define RF_PU_VAL_PU_RING_VCO                                                   RF_PU_VAL_PU_RING_VCO_Msk                                                                 /*!<  */
#define RF_PU_VAL_PU_TX_GM_Pos                                                  (1U)
#define RF_PU_VAL_PU_TX_GM_Msk                                                  (0x00000001U << RF_PU_VAL_PU_TX_GM_Pos)                                                   /*!< 0x00000002 */
#define RF_PU_VAL_PU_TX_GM                                                      RF_PU_VAL_PU_TX_GM_Msk                                                                    /*!< TX GM power up VAL */
#define RF_PU_VAL_PU_TX_MIX_Pos                                                 (2U)
#define RF_PU_VAL_PU_TX_MIX_Msk                                                 (0x00000001U << RF_PU_VAL_PU_TX_MIX_Pos)                                                  /*!< 0x00000004 */
#define RF_PU_VAL_PU_TX_MIX                                                     RF_PU_VAL_PU_TX_MIX_Msk                                                                   /*!< TX MIXER power up VAL */
#define RF_PU_VAL_PU_WLP_PA_Pos                                                 (3U)
#define RF_PU_VAL_PU_WLP_PA_Msk                                                 (0x00000001U << RF_PU_VAL_PU_WLP_PA_Pos)                                                  /*!< 0x00000008 */
#define RF_PU_VAL_PU_WLP_PA                                                     RF_PU_VAL_PU_WLP_PA_Msk                                                                   /*!< WiFi low power PA power up VAL */
#define RF_PU_VAL_PU_BLP_PA_Pos                                                 (4U)
#define RF_PU_VAL_PU_BLP_PA_Msk                                                 (0x00000001U << RF_PU_VAL_PU_BLP_PA_Pos)                                                  /*!< 0x00000010 */
#define RF_PU_VAL_PU_BLP_PA                                                     RF_PU_VAL_PU_BLP_PA_Msk                                                                   /*!< BLE low power PA power up VAL */
#define RF_PU_VAL_PU_VCO_Pos                                                    (5U)
#define RF_PU_VAL_PU_VCO_Msk                                                    (0x00000001U << RF_PU_VAL_PU_VCO_Pos)                                                     /*!< 0x00000020 */
#define RF_PU_VAL_PU_VCO                                                        RF_PU_VAL_PU_VCO_Msk                                                                      /*!< VCO power up VAL, 0 means turn down. It needs power down in the beginning. */
#define RF_PU_VAL_PU_CBC_Pos                                                    (6U)
#define RF_PU_VAL_PU_CBC_Msk                                                    (0x00000001U << RF_PU_VAL_PU_CBC_Pos)                                                     /*!< 0x00000040 */
#define RF_PU_VAL_PU_CBC                                                        RF_PU_VAL_PU_CBC_Msk                                                                      /*!< Center Bias Current Power up */
#define RF_PU_VAL_PU_DSADC_Pos                                                  (7U)
#define RF_PU_VAL_PU_DSADC_Msk                                                  (0x00000001U << RF_PU_VAL_PU_DSADC_Pos)                                                   /*!< 0x00000080 */
#define RF_PU_VAL_PU_DSADC                                                      RF_PU_VAL_PU_DSADC_Msk                                                                    /*!< DSADC Power up */
#define RF_PU_VAL_PU_LO_Pos                                                     (8U)
#define RF_PU_VAL_PU_LO_Msk                                                     (0x00000001U << RF_PU_VAL_PU_LO_Pos)                                                      /*!< 0x00000100 */
#define RF_PU_VAL_PU_LO                                                         RF_PU_VAL_PU_LO_Msk                                                                       /*!< LO Power Up */
#define RF_PU_VAL_PU_PLL_Pos                                                    (9U)
#define RF_PU_VAL_PU_PLL_Msk                                                    (0x00000001U << RF_PU_VAL_PU_PLL_Pos)                                                     /*!< 0x00000200 */
#define RF_PU_VAL_PU_PLL                                                        RF_PU_VAL_PU_PLL_Msk                                                                      /*!< PLL Power up */
#define RF_PU_VAL_PU_TXDAC_Pos                                                  (10U)
#define RF_PU_VAL_PU_TXDAC_Msk                                                  (0x00000001U << RF_PU_VAL_PU_TXDAC_Pos)                                                   /*!< 0x00000400 */
#define RF_PU_VAL_PU_TXDAC                                                      RF_PU_VAL_PU_TXDAC_Msk                                                                    /*!< TXDAC Power up */
#define RF_PU_VAL_PU_RXFILT_Pos                                                 (11U)
#define RF_PU_VAL_PU_RXFILT_Msk                                                 (0x00000001U << RF_PU_VAL_PU_RXFILT_Pos)                                                  /*!< 0x00000800 */
#define RF_PU_VAL_PU_RXFILT                                                     RF_PU_VAL_PU_RXFILT_Msk                                                                   /*!< Power up RX filter */
#define RF_PU_VAL_PU_RF_Pos                                                     (12U)
#define RF_PU_VAL_PU_RF_Msk                                                     (0x00000001U << RF_PU_VAL_PU_RF_Pos)                                                      /*!< 0x00001000 */
#define RF_PU_VAL_PU_RF                                                         RF_PU_VAL_PU_RF_Msk                                                                       /*!< Power up RX GM */
#define RF_PU_VAL_PU_RC_OSC_Pos                                                 (13U)
#define RF_PU_VAL_PU_RC_OSC_Msk                                                 (0x00000001U << RF_PU_VAL_PU_RC_OSC_Pos)                                                  /*!< 0x00002000 */
#define RF_PU_VAL_PU_RC_OSC                                                     RF_PU_VAL_PU_RC_OSC_Msk                                                                   /*!< PMS ctl */
#define RF_PU_VAL_PU_XTAL_Pos                                                   (14U)
#define RF_PU_VAL_PU_XTAL_Msk                                                   (0x00000001U << RF_PU_VAL_PU_XTAL_Pos)                                                    /*!< 0x00004000 */
#define RF_PU_VAL_PU_XTAL                                                       RF_PU_VAL_PU_XTAL_Msk                                                                     /*!< PMS ctl */
#define RF_PU_VAL_PU_2X_Pos                                                     (15U)
#define RF_PU_VAL_PU_2X_Msk                                                     (0x00000001U << RF_PU_VAL_PU_2X_Pos)                                                      /*!< 0x00008000 */
#define RF_PU_VAL_PU_2X                                                         RF_PU_VAL_PU_2X_Msk                                                                       /*!< PMSctl */
#define RF_PU_VAL_PU_4X_Pos                                                     (16U)
#define RF_PU_VAL_PU_4X_Msk                                                     (0x00000001U << RF_PU_VAL_PU_4X_Pos)                                                      /*!< 0x00010000 */
#define RF_PU_VAL_PU_4X                                                         RF_PU_VAL_PU_4X_Msk                                                                       /*!< PMSctl */
#define RF_PU_VAL_PU_VCO_IOS1_Pos                                               (17U)
#define RF_PU_VAL_PU_VCO_IOS1_Msk                                               (0x00000001U << RF_PU_VAL_PU_VCO_IOS1_Pos)                                                /*!< 0x00020000 */
#define RF_PU_VAL_PU_VCO_IOS1                                                   RF_PU_VAL_PU_VCO_IOS1_Msk                                                                 /*!< VCO_IOS1cm ctl (mode sel) */
#define RF_PU_VAL_PU_VCO_IOS2_Pos                                               (18U)
#define RF_PU_VAL_PU_VCO_IOS2_Msk                                               (0x00000001U << RF_PU_VAL_PU_VCO_IOS2_Pos)                                                /*!< 0x00040000 */
#define RF_PU_VAL_PU_VCO_IOS2                                                   RF_PU_VAL_PU_VCO_IOS2_Msk                                                                 /*!< VCO_IOS2cm ctl (mode sel) */
#define RF_PU_VAL_PU_CALADC_Pos                                                 (19U)
#define RF_PU_VAL_PU_CALADC_Msk                                                 (0x00000001U << RF_PU_VAL_PU_CALADC_Pos)                                                  /*!< 0x00080000 */
#define RF_PU_VAL_PU_CALADC                                                     RF_PU_VAL_PU_CALADC_Msk                                                                   /*!< CALADCpower up VAL (only needed for VCO cal and VCO monitoring, CPU ctl ok) */
#define RF_PU_VAL_PU_HP_PA_Pos                                                  (20U)
#define RF_PU_VAL_PU_HP_PA_Msk                                                  (0x00000001U << RF_PU_VAL_PU_HP_PA_Pos)                                                   /*!< 0x00100000 */
#define RF_PU_VAL_PU_HP_PA                                                      RF_PU_VAL_PU_HP_PA_Msk                                                                    /*!< High power PA power up VAL */
#define RF_PU_VAL_PU_SP2T_RX_Pos                                                (21U)
#define RF_PU_VAL_PU_SP2T_RX_Msk                                                (0x00000001U << RF_PU_VAL_PU_SP2T_RX_Pos)                                                 /*!< 0x00200000 */
#define RF_PU_VAL_PU_SP2T_RX                                                    RF_PU_VAL_PU_SP2T_RX_Msk                                                                  /*!< SP2T power up VAL, 3V domain */
#define RF_PU_VAL_PU_BBPLL_Pos                                                  (22U)
#define RF_PU_VAL_PU_BBPLL_Msk                                                  (0x00000001U << RF_PU_VAL_PU_BBPLL_Pos)                                                   /*!< 0x00400000 */
#define RF_PU_VAL_PU_BBPLL                                                      RF_PU_VAL_PU_BBPLL_Msk                                                                    /*!<  */
#define RF_PU_VAL_PU_RSSI_Pos                                                   (23U)
#define RF_PU_VAL_PU_RSSI_Msk                                                   (0x00000001U << RF_PU_VAL_PU_RSSI_Pos)                                                    /*!< 0x00800000 */
#define RF_PU_VAL_PU_RSSI                                                       RF_PU_VAL_PU_RSSI_Msk                                                                     /*!< RSSI_PU (sat det) */
#define RF_PU_VAL_PU_SARADC_Pos                                                 (24U)
#define RF_PU_VAL_PU_SARADC_Msk                                                 (0x00000001U << RF_PU_VAL_PU_SARADC_Pos)                                                  /*!< 0x01000000 */
#define RF_PU_VAL_PU_SARADC                                                     RF_PU_VAL_PU_SARADC_Msk                                                                   /*!< SarAdcPU */
#define RF_PU_VAL_PU_SP2T_TX_Pos                                                (29U)
#define RF_PU_VAL_PU_SP2T_TX_Msk                                                (0x00000001U << RF_PU_VAL_PU_SP2T_TX_Pos)                                                 /*!< 0x20000000 */
#define RF_PU_VAL_PU_SP2T_TX                                                    RF_PU_VAL_PU_SP2T_TX_Msk                                                                  /*!< SP2T power up VAL, RF core 1.1v domain */
#define RF_PU_VAL_PU_VL_SPARE1_Pos                                              (30U)
#define RF_PU_VAL_PU_VL_SPARE1_Msk                                              (0x00000001U << RF_PU_VAL_PU_VL_SPARE1_Pos)                                               /*!< 0x40000000 */
#define RF_PU_VAL_PU_VL_SPARE1                                                  RF_PU_VAL_PU_VL_SPARE1_Msk                                                                /*!< DIV2forMMD */
#define RF_PU_VAL_PU_VL_SPARE2_Pos                                              (31U)
#define RF_PU_VAL_PU_VL_SPARE2_Msk                                              (0x00000001U << RF_PU_VAL_PU_VL_SPARE2_Pos)                                               /*!< 0x80000000 */
#define RF_PU_VAL_PU_VL_SPARE2                                                  RF_PU_VAL_PU_VL_SPARE2_Msk                                                                /*!< BBPLL MMD resetn */

/************  Bit definition for RF_PU_OVR_CTL (0x094) register  *************/
#define RF_PU_OVR_CTL_PU_RING_VCO_OVR_CTL_Pos                                   (0U)
#define RF_PU_OVR_CTL_PU_RING_VCO_OVR_CTL_Msk                                   (0x00000001U << RF_PU_OVR_CTL_PU_RING_VCO_OVR_CTL_Pos)                                    /*!< 0x00000001 */
#define RF_PU_OVR_CTL_PU_RING_VCO_OVR_CTL                                       RF_PU_OVR_CTL_PU_RING_VCO_OVR_CTL_Msk                                                     /*!<  */
#define RF_PU_OVR_CTL_PU_TX_GM_OVR_CTL_Pos                                      (1U)
#define RF_PU_OVR_CTL_PU_TX_GM_OVR_CTL_Msk                                      (0x00000001U << RF_PU_OVR_CTL_PU_TX_GM_OVR_CTL_Pos)                                       /*!< 0x00000002 */
#define RF_PU_OVR_CTL_PU_TX_GM_OVR_CTL                                          RF_PU_OVR_CTL_PU_TX_GM_OVR_CTL_Msk                                                        /*!< TX GM power up overwrite control */
#define RF_PU_OVR_CTL_PU_TX_MIX_OVR_CTL_Pos                                     (2U)
#define RF_PU_OVR_CTL_PU_TX_MIX_OVR_CTL_Msk                                     (0x00000001U << RF_PU_OVR_CTL_PU_TX_MIX_OVR_CTL_Pos)                                      /*!< 0x00000004 */
#define RF_PU_OVR_CTL_PU_TX_MIX_OVR_CTL                                         RF_PU_OVR_CTL_PU_TX_MIX_OVR_CTL_Msk                                                       /*!< TX MIXER power up overwrite control */
#define RF_PU_OVR_CTL_PU_WLP_PA_OVR_CTL_Pos                                     (3U)
#define RF_PU_OVR_CTL_PU_WLP_PA_OVR_CTL_Msk                                     (0x00000001U << RF_PU_OVR_CTL_PU_WLP_PA_OVR_CTL_Pos)                                      /*!< 0x00000008 */
#define RF_PU_OVR_CTL_PU_WLP_PA_OVR_CTL                                         RF_PU_OVR_CTL_PU_WLP_PA_OVR_CTL_Msk                                                       /*!< Low power WIFiPA power up overwrite control */
#define RF_PU_OVR_CTL_PU_BLP_PA_OVR_CTL_Pos                                     (4U)
#define RF_PU_OVR_CTL_PU_BLP_PA_OVR_CTL_Msk                                     (0x00000001U << RF_PU_OVR_CTL_PU_BLP_PA_OVR_CTL_Pos)                                      /*!< 0x00000010 */
#define RF_PU_OVR_CTL_PU_BLP_PA_OVR_CTL                                         RF_PU_OVR_CTL_PU_BLP_PA_OVR_CTL_Msk                                                       /*!< Low power BLE PA power up overwrite control */
#define RF_PU_OVR_CTL_PU_VCO_OVR_CTL_Pos                                        (5U)
#define RF_PU_OVR_CTL_PU_VCO_OVR_CTL_Msk                                        (0x00000001U << RF_PU_OVR_CTL_PU_VCO_OVR_CTL_Pos)                                         /*!< 0x00000020 */
#define RF_PU_OVR_CTL_PU_VCO_OVR_CTL                                            RF_PU_OVR_CTL_PU_VCO_OVR_CTL_Msk                                                          /*!< Power up the VCO overwrite control */
#define RF_PU_OVR_CTL_PU_CBC_OVR_CTL_Pos                                        (6U)
#define RF_PU_OVR_CTL_PU_CBC_OVR_CTL_Msk                                        (0x00000001U << RF_PU_OVR_CTL_PU_CBC_OVR_CTL_Pos)                                         /*!< 0x00000040 */
#define RF_PU_OVR_CTL_PU_CBC_OVR_CTL                                            RF_PU_OVR_CTL_PU_CBC_OVR_CTL_Msk                                                          /*!< Center Bias Current Power up overwrite control */
#define RF_PU_OVR_CTL_PU_DSADC_OVR_CTL_Pos                                      (7U)
#define RF_PU_OVR_CTL_PU_DSADC_OVR_CTL_Msk                                      (0x00000001U << RF_PU_OVR_CTL_PU_DSADC_OVR_CTL_Pos)                                       /*!< 0x00000080 */
#define RF_PU_OVR_CTL_PU_DSADC_OVR_CTL                                          RF_PU_OVR_CTL_PU_DSADC_OVR_CTL_Msk                                                        /*!< DSADC Power upoverwrite control */
#define RF_PU_OVR_CTL_PU_LO_OVR_CTL_Pos                                         (8U)
#define RF_PU_OVR_CTL_PU_LO_OVR_CTL_Msk                                         (0x00000001U << RF_PU_OVR_CTL_PU_LO_OVR_CTL_Pos)                                          /*!< 0x00000100 */
#define RF_PU_OVR_CTL_PU_LO_OVR_CTL                                             RF_PU_OVR_CTL_PU_LO_OVR_CTL_Msk                                                           /*!<  */
#define RF_PU_OVR_CTL_PU_PLL_OVR_CTL_Pos                                        (9U)
#define RF_PU_OVR_CTL_PU_PLL_OVR_CTL_Msk                                        (0x00000001U << RF_PU_OVR_CTL_PU_PLL_OVR_CTL_Pos)                                         /*!< 0x00000200 */
#define RF_PU_OVR_CTL_PU_PLL_OVR_CTL                                            RF_PU_OVR_CTL_PU_PLL_OVR_CTL_Msk                                                          /*!< PLL Power upoverwrite control */
#define RF_PU_OVR_CTL_PU_TXDAC_OVR_CTL_Pos                                      (10U)
#define RF_PU_OVR_CTL_PU_TXDAC_OVR_CTL_Msk                                      (0x00000001U << RF_PU_OVR_CTL_PU_TXDAC_OVR_CTL_Pos)                                       /*!< 0x00000400 */
#define RF_PU_OVR_CTL_PU_TXDAC_OVR_CTL                                          RF_PU_OVR_CTL_PU_TXDAC_OVR_CTL_Msk                                                        /*!< TXDAC Power upoverwrite control */
#define RF_PU_OVR_CTL_PU_RXFILT_OVR_CTL_Pos                                     (11U)
#define RF_PU_OVR_CTL_PU_RXFILT_OVR_CTL_Msk                                     (0x00000001U << RF_PU_OVR_CTL_PU_RXFILT_OVR_CTL_Pos)                                      /*!< 0x00000800 */
#define RF_PU_OVR_CTL_PU_RXFILT_OVR_CTL                                         RF_PU_OVR_CTL_PU_RXFILT_OVR_CTL_Msk                                                       /*!<  */
#define RF_PU_OVR_CTL_PU_RF_OVR_CTL_Pos                                         (12U)
#define RF_PU_OVR_CTL_PU_RF_OVR_CTL_Msk                                         (0x00000001U << RF_PU_OVR_CTL_PU_RF_OVR_CTL_Pos)                                          /*!< 0x00001000 */
#define RF_PU_OVR_CTL_PU_RF_OVR_CTL                                             RF_PU_OVR_CTL_PU_RF_OVR_CTL_Msk                                                           /*!<  */
#define RF_PU_OVR_CTL_PU_RC_OSC_OVR_CTL_Pos                                     (13U)
#define RF_PU_OVR_CTL_PU_RC_OSC_OVR_CTL_Msk                                     (0x00000001U << RF_PU_OVR_CTL_PU_RC_OSC_OVR_CTL_Pos)                                      /*!< 0x00002000 */
#define RF_PU_OVR_CTL_PU_RC_OSC_OVR_CTL                                         RF_PU_OVR_CTL_PU_RC_OSC_OVR_CTL_Msk                                                       /*!<  */
#define RF_PU_OVR_CTL_PU_XTAL_OVR_CTL_Pos                                       (14U)
#define RF_PU_OVR_CTL_PU_XTAL_OVR_CTL_Msk                                       (0x00000001U << RF_PU_OVR_CTL_PU_XTAL_OVR_CTL_Pos)                                        /*!< 0x00004000 */
#define RF_PU_OVR_CTL_PU_XTAL_OVR_CTL                                           RF_PU_OVR_CTL_PU_XTAL_OVR_CTL_Msk                                                         /*!<  */
#define RF_PU_OVR_CTL_PU_2X_OVR_CTL_Pos                                         (15U)
#define RF_PU_OVR_CTL_PU_2X_OVR_CTL_Msk                                         (0x00000001U << RF_PU_OVR_CTL_PU_2X_OVR_CTL_Pos)                                          /*!< 0x00008000 */
#define RF_PU_OVR_CTL_PU_2X_OVR_CTL                                             RF_PU_OVR_CTL_PU_2X_OVR_CTL_Msk                                                           /*!<  */
#define RF_PU_OVR_CTL_PU_4X_OVR_CTL_Pos                                         (16U)
#define RF_PU_OVR_CTL_PU_4X_OVR_CTL_Msk                                         (0x00000001U << RF_PU_OVR_CTL_PU_4X_OVR_CTL_Pos)                                          /*!< 0x00010000 */
#define RF_PU_OVR_CTL_PU_4X_OVR_CTL                                             RF_PU_OVR_CTL_PU_4X_OVR_CTL_Msk                                                           /*!<  */
#define RF_PU_OVR_CTL_PU_VCO_IOS1_OVR_CTL_Pos                                   (17U)
#define RF_PU_OVR_CTL_PU_VCO_IOS1_OVR_CTL_Msk                                   (0x00000001U << RF_PU_OVR_CTL_PU_VCO_IOS1_OVR_CTL_Pos)                                    /*!< 0x00020000 */
#define RF_PU_OVR_CTL_PU_VCO_IOS1_OVR_CTL                                       RF_PU_OVR_CTL_PU_VCO_IOS1_OVR_CTL_Msk                                                     /*!< VCO_IOS1cm ctl (mode sel) */
#define RF_PU_OVR_CTL_PU_VCO_IOS2_OVR_CTL_Pos                                   (18U)
#define RF_PU_OVR_CTL_PU_VCO_IOS2_OVR_CTL_Msk                                   (0x00000001U << RF_PU_OVR_CTL_PU_VCO_IOS2_OVR_CTL_Pos)                                    /*!< 0x00040000 */
#define RF_PU_OVR_CTL_PU_VCO_IOS2_OVR_CTL                                       RF_PU_OVR_CTL_PU_VCO_IOS2_OVR_CTL_Msk                                                     /*!< VCO_IOS2cm ctl (mode sel) */
#define RF_PU_OVR_CTL_PU_CALADC_OVR_CTL_Pos                                     (19U)
#define RF_PU_OVR_CTL_PU_CALADC_OVR_CTL_Msk                                     (0x00000001U << RF_PU_OVR_CTL_PU_CALADC_OVR_CTL_Pos)                                      /*!< 0x00080000 */
#define RF_PU_OVR_CTL_PU_CALADC_OVR_CTL                                         RF_PU_OVR_CTL_PU_CALADC_OVR_CTL_Msk                                                       /*!< CALADCpower up overwrite control */
#define RF_PU_OVR_CTL_PU_HP_PA_OVR_CTL_Pos                                      (20U)
#define RF_PU_OVR_CTL_PU_HP_PA_OVR_CTL_Msk                                      (0x00000001U << RF_PU_OVR_CTL_PU_HP_PA_OVR_CTL_Pos)                                       /*!< 0x00100000 */
#define RF_PU_OVR_CTL_PU_HP_PA_OVR_CTL                                          RF_PU_OVR_CTL_PU_HP_PA_OVR_CTL_Msk                                                        /*!< High power PA power up overwrite control */
#define RF_PU_OVR_CTL_PU_SP2T_RX_OVR_CTL_Pos                                    (21U)
#define RF_PU_OVR_CTL_PU_SP2T_RX_OVR_CTL_Msk                                    (0x00000001U << RF_PU_OVR_CTL_PU_SP2T_RX_OVR_CTL_Pos)                                     /*!< 0x00200000 */
#define RF_PU_OVR_CTL_PU_SP2T_RX_OVR_CTL                                        RF_PU_OVR_CTL_PU_SP2T_RX_OVR_CTL_Msk                                                      /*!< SP2T power up overwrite control */
#define RF_PU_OVR_CTL_PU_BBPLL_OVR_CTL_Pos                                      (22U)
#define RF_PU_OVR_CTL_PU_BBPLL_OVR_CTL_Msk                                      (0x00000001U << RF_PU_OVR_CTL_PU_BBPLL_OVR_CTL_Pos)                                       /*!< 0x00400000 */
#define RF_PU_OVR_CTL_PU_BBPLL_OVR_CTL                                          RF_PU_OVR_CTL_PU_BBPLL_OVR_CTL_Msk                                                        /*!<  */
#define RF_PU_OVR_CTL_PU_RSSI_OVR_CTL_Pos                                       (23U)
#define RF_PU_OVR_CTL_PU_RSSI_OVR_CTL_Msk                                       (0x00000001U << RF_PU_OVR_CTL_PU_RSSI_OVR_CTL_Pos)                                        /*!< 0x00800000 */
#define RF_PU_OVR_CTL_PU_RSSI_OVR_CTL                                           RF_PU_OVR_CTL_PU_RSSI_OVR_CTL_Msk                                                         /*!< RSSI_PU */
#define RF_PU_OVR_CTL_PU_SARADC_OVR_CTL_Pos                                     (24U)
#define RF_PU_OVR_CTL_PU_SARADC_OVR_CTL_Msk                                     (0x00000001U << RF_PU_OVR_CTL_PU_SARADC_OVR_CTL_Pos)                                      /*!< 0x01000000 */
#define RF_PU_OVR_CTL_PU_SARADC_OVR_CTL                                         RF_PU_OVR_CTL_PU_SARADC_OVR_CTL_Msk                                                       /*!< SarAdcPU */
#define RF_PU_OVR_CTL_PU_AUXADC_OVR_CTL_Pos                                     (26U)
#define RF_PU_OVR_CTL_PU_AUXADC_OVR_CTL_Msk                                     (0x00000001U << RF_PU_OVR_CTL_PU_AUXADC_OVR_CTL_Pos)                                      /*!< 0x04000000 */
#define RF_PU_OVR_CTL_PU_AUXADC_OVR_CTL                                         RF_PU_OVR_CTL_PU_AUXADC_OVR_CTL_Msk                                                       /*!<  */
#define RF_PU_OVR_CTL_PU_SP2T_TX_OVR_CTL_Pos                                    (29U)
#define RF_PU_OVR_CTL_PU_SP2T_TX_OVR_CTL_Msk                                    (0x00000001U << RF_PU_OVR_CTL_PU_SP2T_TX_OVR_CTL_Pos)                                     /*!< 0x20000000 */
#define RF_PU_OVR_CTL_PU_SP2T_TX_OVR_CTL                                        RF_PU_OVR_CTL_PU_SP2T_TX_OVR_CTL_Msk                                                      /*!<  */
#define RF_PU_OVR_CTL_PU_VL_SPARE1_OVR_CTL_Pos                                  (30U)
#define RF_PU_OVR_CTL_PU_VL_SPARE1_OVR_CTL_Msk                                  (0x00000001U << RF_PU_OVR_CTL_PU_VL_SPARE1_OVR_CTL_Pos)                                   /*!< 0x40000000 */
#define RF_PU_OVR_CTL_PU_VL_SPARE1_OVR_CTL                                      RF_PU_OVR_CTL_PU_VL_SPARE1_OVR_CTL_Msk                                                    /*!< DIV2forMMD */
#define RF_PU_OVR_CTL_PU_VL_SPARE2_OVR_CTL_Pos                                  (31U)
#define RF_PU_OVR_CTL_PU_VL_SPARE2_OVR_CTL_Msk                                  (0x00000001U << RF_PU_OVR_CTL_PU_VL_SPARE2_OVR_CTL_Pos)                                   /*!< 0x80000000 */
#define RF_PU_OVR_CTL_PU_VL_SPARE2_OVR_CTL                                      RF_PU_OVR_CTL_PU_VL_SPARE2_OVR_CTL_Msk                                                    /*!<  */

/*********  Bit definition for RF_DYN_AGC0_OVR_CTL (0x098) register  **********/
#define RF_DYN_AGC0_OVR_CTL_DYNRXTX_TR_TUNC_OVR_CTL_Pos                         (0U)
#define RF_DYN_AGC0_OVR_CTL_DYNRXTX_TR_TUNC_OVR_CTL_Msk                         (0x0000000FU << RF_DYN_AGC0_OVR_CTL_DYNRXTX_TR_TUNC_OVR_CTL_Pos)                          /*!< 0x0000000F */
#define RF_DYN_AGC0_OVR_CTL_DYNRXTX_TR_TUNC_OVR_CTL                             RF_DYN_AGC0_OVR_CTL_DYNRXTX_TR_TUNC_OVR_CTL_Msk                                           /*!<  */
#define RF_DYN_AGC0_OVR_CTL_DYNRXTX_LNA_RIN_OVR_CTL_Pos                         (4U)
#define RF_DYN_AGC0_OVR_CTL_DYNRXTX_LNA_RIN_OVR_CTL_Msk                         (0x00000007U << RF_DYN_AGC0_OVR_CTL_DYNRXTX_LNA_RIN_OVR_CTL_Pos)                          /*!< 0x00000070 */
#define RF_DYN_AGC0_OVR_CTL_DYNRXTX_LNA_RIN_OVR_CTL                             RF_DYN_AGC0_OVR_CTL_DYNRXTX_LNA_RIN_OVR_CTL_Msk                                           /*!<  */
#define RF_DYN_AGC0_OVR_CTL_DYNRXTX_LNA_GC_OVR_CTL_Pos                          (8U)
#define RF_DYN_AGC0_OVR_CTL_DYNRXTX_LNA_GC_OVR_CTL_Msk                          (0x0000003FU << RF_DYN_AGC0_OVR_CTL_DYNRXTX_LNA_GC_OVR_CTL_Pos)                           /*!< 0x00003F00 */
#define RF_DYN_AGC0_OVR_CTL_DYNRXTX_LNA_GC_OVR_CTL                              RF_DYN_AGC0_OVR_CTL_DYNRXTX_LNA_GC_OVR_CTL_Msk                                            /*!<  */
#define RF_DYN_AGC0_OVR_CTL_DYNRXTX_IBOOST_LNA_OVR_CTL_Pos                      (14U)
#define RF_DYN_AGC0_OVR_CTL_DYNRXTX_IBOOST_LNA_OVR_CTL_Msk                      (0x00000001U << RF_DYN_AGC0_OVR_CTL_DYNRXTX_IBOOST_LNA_OVR_CTL_Pos)                       /*!< 0x00004000 */
#define RF_DYN_AGC0_OVR_CTL_DYNRXTX_IBOOST_LNA_OVR_CTL                          RF_DYN_AGC0_OVR_CTL_DYNRXTX_IBOOST_LNA_OVR_CTL_Msk                                        /*!<  */
#define RF_DYN_AGC0_OVR_CTL_DYNRXTX_RXFILT_C2A_OVR_CTL_Pos                      (16U)
#define RF_DYN_AGC0_OVR_CTL_DYNRXTX_RXFILT_C2A_OVR_CTL_Msk                      (0x000000FFU << RF_DYN_AGC0_OVR_CTL_DYNRXTX_RXFILT_C2A_OVR_CTL_Pos)                       /*!< 0x00FF0000 */
#define RF_DYN_AGC0_OVR_CTL_DYNRXTX_RXFILT_C2A_OVR_CTL                          RF_DYN_AGC0_OVR_CTL_DYNRXTX_RXFILT_C2A_OVR_CTL_Msk                                        /*!<  */
#define RF_DYN_AGC0_OVR_CTL_DYNRXTX_RXFILT_R2A_OVR_CTL_Pos                      (24U)
#define RF_DYN_AGC0_OVR_CTL_DYNRXTX_RXFILT_R2A_OVR_CTL_Msk                      (0x0000007FU << RF_DYN_AGC0_OVR_CTL_DYNRXTX_RXFILT_R2A_OVR_CTL_Pos)                       /*!< 0x7F000000 */
#define RF_DYN_AGC0_OVR_CTL_DYNRXTX_RXFILT_R2A_OVR_CTL                          RF_DYN_AGC0_OVR_CTL_DYNRXTX_RXFILT_R2A_OVR_CTL_Msk                                        /*!<  */

/*********  Bit definition for RF_DYN_AGC1_OVR_CTL (0x0A0) register  **********/
#define RF_DYN_AGC1_OVR_CTL_DYNRXTX_RXFILT_RX_OVR_CTL_Pos                       (0U)
#define RF_DYN_AGC1_OVR_CTL_DYNRXTX_RXFILT_RX_OVR_CTL_Msk                       (0x0000003FU << RF_DYN_AGC1_OVR_CTL_DYNRXTX_RXFILT_RX_OVR_CTL_Pos)                        /*!< 0x0000003F */
#define RF_DYN_AGC1_OVR_CTL_DYNRXTX_RXFILT_RX_OVR_CTL                           RF_DYN_AGC1_OVR_CTL_DYNRXTX_RXFILT_RX_OVR_CTL_Msk                                         /*!< Filter 1st stage cross resistor */
#define RF_DYN_AGC1_OVR_CTL_DYNRXTX_POLY_GC_OVR_CTL_Pos                         (6U)
#define RF_DYN_AGC1_OVR_CTL_DYNRXTX_POLY_GC_OVR_CTL_Msk                         (0x00000003U << RF_DYN_AGC1_OVR_CTL_DYNRXTX_POLY_GC_OVR_CTL_Pos)                          /*!< 0x000000C0 */
#define RF_DYN_AGC1_OVR_CTL_DYNRXTX_POLY_GC_OVR_CTL                             RF_DYN_AGC1_OVR_CTL_DYNRXTX_POLY_GC_OVR_CTL_Msk                                           /*!< RC polyphase gain control */
#define RF_DYN_AGC1_OVR_CTL_DYNRXTX_RXFILT_R1B_OVR_CTL_Pos                      (8U)
#define RF_DYN_AGC1_OVR_CTL_DYNRXTX_RXFILT_R1B_OVR_CTL_Msk                      (0x0000001FU << RF_DYN_AGC1_OVR_CTL_DYNRXTX_RXFILT_R1B_OVR_CTL_Pos)                       /*!< 0x00001F00 */
#define RF_DYN_AGC1_OVR_CTL_DYNRXTX_RXFILT_R1B_OVR_CTL                          RF_DYN_AGC1_OVR_CTL_DYNRXTX_RXFILT_R1B_OVR_CTL_Msk                                        /*!< Filter 2nd stage input resistor */
#define RF_DYN_AGC1_OVR_CTL_DYNRXTX_RXFILT_RF_OVR_CTL_Pos                       (16U)
#define RF_DYN_AGC1_OVR_CTL_DYNRXTX_RXFILT_RF_OVR_CTL_Msk                       (0x0000007FU << RF_DYN_AGC1_OVR_CTL_DYNRXTX_RXFILT_RF_OVR_CTL_Pos)                        /*!< 0x007F0000 */
#define RF_DYN_AGC1_OVR_CTL_DYNRXTX_RXFILT_RF_OVR_CTL                           RF_DYN_AGC1_OVR_CTL_DYNRXTX_RXFILT_RF_OVR_CTL_Msk                                         /*!< Filter biquad feedback resistor */

/*******  Bit definition for RF_DYN_MODE_TRX_OVR_CTL (0x0A4) register  ********/
#define RF_DYN_MODE_TRX_OVR_CTL_DYNRXTX_RX_TX_EN_OVR_CTL_Pos                    (0U)
#define RF_DYN_MODE_TRX_OVR_CTL_DYNRXTX_RX_TX_EN_OVR_CTL_Msk                    (0x00000001U << RF_DYN_MODE_TRX_OVR_CTL_DYNRXTX_RX_TX_EN_OVR_CTL_Pos)                     /*!< 0x00000001 */
#define RF_DYN_MODE_TRX_OVR_CTL_DYNRXTX_RX_TX_EN_OVR_CTL                        RF_DYN_MODE_TRX_OVR_CTL_DYNRXTX_RX_TX_EN_OVR_CTL_Msk                                      /*!< Enable LNA pd bias for TX (LPTX=1, others =0) */
#define RF_DYN_MODE_TRX_OVR_CTL_DYNRXTX_RXFILT_ENX_OVR_CTL_Pos                  (1U)
#define RF_DYN_MODE_TRX_OVR_CTL_DYNRXTX_RXFILT_ENX_OVR_CTL_Msk                  (0x00000001U << RF_DYN_MODE_TRX_OVR_CTL_DYNRXTX_RXFILT_ENX_OVR_CTL_Pos)                   /*!< 0x00000002 */
#define RF_DYN_MODE_TRX_OVR_CTL_DYNRXTX_RXFILT_ENX_OVR_CTL                      RF_DYN_MODE_TRX_OVR_CTL_DYNRXTX_RXFILT_ENX_OVR_CTL_Msk                                    /*!< Enable 1st filter stage cross resistor for complex BPF mode and RC-polyphase filter (BLE) (WiFi=0, BLE=1) */
#define RF_DYN_MODE_TRX_OVR_CTL_DYNRXTX_RXFILT_EN_ST2_OVR_CTL_Pos               (2U)
#define RF_DYN_MODE_TRX_OVR_CTL_DYNRXTX_RXFILT_EN_ST2_OVR_CTL_Msk               (0x00000001U << RF_DYN_MODE_TRX_OVR_CTL_DYNRXTX_RXFILT_EN_ST2_OVR_CTL_Pos)                /*!< 0x00000004 */
#define RF_DYN_MODE_TRX_OVR_CTL_DYNRXTX_RXFILT_EN_ST2_OVR_CTL                   RF_DYN_MODE_TRX_OVR_CTL_DYNRXTX_RXFILT_EN_ST2_OVR_CTL_Msk                                 /*!< Enable/PU 2nd filter stage for LPF mode (802.11) (WiFi= 1, BLE= 0) */
#define RF_DYN_MODE_TRX_OVR_CTL_DYNRXTX_TX_SP2T_TXON_OVR_CTL_Pos                (3U)
#define RF_DYN_MODE_TRX_OVR_CTL_DYNRXTX_TX_SP2T_TXON_OVR_CTL_Msk                (0x00000001U << RF_DYN_MODE_TRX_OVR_CTL_DYNRXTX_TX_SP2T_TXON_OVR_CTL_Pos)                 /*!< 0x00000008 */
#define RF_DYN_MODE_TRX_OVR_CTL_DYNRXTX_TX_SP2T_TXON_OVR_CTL                    RF_DYN_MODE_TRX_OVR_CTL_DYNRXTX_TX_SP2T_TXON_OVR_CTL_Msk                                  /*!< TRX control 0=TXHighR 1=TXON Dynamic (HPTX=1, other=0) */
#define RF_DYN_MODE_TRX_OVR_CTL_DYNRXTX_TX_SP2T_RXON_OVR_CTL_Pos                (4U)
#define RF_DYN_MODE_TRX_OVR_CTL_DYNRXTX_TX_SP2T_RXON_OVR_CTL_Msk                (0x00000001U << RF_DYN_MODE_TRX_OVR_CTL_DYNRXTX_TX_SP2T_RXON_OVR_CTL_Pos)                 /*!< 0x00000010 */
#define RF_DYN_MODE_TRX_OVR_CTL_DYNRXTX_TX_SP2T_RXON_OVR_CTL                    RF_DYN_MODE_TRX_OVR_CTL_DYNRXTX_TX_SP2T_RXON_OVR_CTL_Msk                                  /*!< TRX control 0=RXHighR 1=RXON Dynamic (HPTX=0, other=1) */
#define RF_DYN_MODE_TRX_OVR_CTL_DYNRXTX_LORX_EN_OVR_CTL_Pos                     (5U)
#define RF_DYN_MODE_TRX_OVR_CTL_DYNRXTX_LORX_EN_OVR_CTL_Msk                     (0x00000001U << RF_DYN_MODE_TRX_OVR_CTL_DYNRXTX_LORX_EN_OVR_CTL_Pos)                      /*!< 0x00000020 */
#define RF_DYN_MODE_TRX_OVR_CTL_DYNRXTX_LORX_EN_OVR_CTL                         RF_DYN_MODE_TRX_OVR_CTL_DYNRXTX_LORX_EN_OVR_CTL_Msk                                       /*!<  */
#define RF_DYN_MODE_TRX_OVR_CTL_DYNRXTX_LO_BLETX_EN_OVR_CTL_Pos                 (6U)
#define RF_DYN_MODE_TRX_OVR_CTL_DYNRXTX_LO_BLETX_EN_OVR_CTL_Msk                 (0x00000001U << RF_DYN_MODE_TRX_OVR_CTL_DYNRXTX_LO_BLETX_EN_OVR_CTL_Pos)                  /*!< 0x00000040 */
#define RF_DYN_MODE_TRX_OVR_CTL_DYNRXTX_LO_BLETX_EN_OVR_CTL                     RF_DYN_MODE_TRX_OVR_CTL_DYNRXTX_LO_BLETX_EN_OVR_CTL_Msk                                   /*!<  */
#define RF_DYN_MODE_TRX_OVR_CTL_DYN_MODE_TRX_SPARE5_OVR_CTL_Pos                 (7U)
#define RF_DYN_MODE_TRX_OVR_CTL_DYN_MODE_TRX_SPARE5_OVR_CTL_Msk                 (0x00000001U << RF_DYN_MODE_TRX_OVR_CTL_DYN_MODE_TRX_SPARE5_OVR_CTL_Pos)                  /*!< 0x00000080 */
#define RF_DYN_MODE_TRX_OVR_CTL_DYN_MODE_TRX_SPARE5_OVR_CTL                     RF_DYN_MODE_TRX_OVR_CTL_DYN_MODE_TRX_SPARE5_OVR_CTL_Msk                                   /*!<  */
#define RF_DYN_MODE_TRX_OVR_CTL_DYN_MODE_TRX_SPARE6_OVR_CTL_Pos                 (8U)
#define RF_DYN_MODE_TRX_OVR_CTL_DYN_MODE_TRX_SPARE6_OVR_CTL_Msk                 (0x00000001U << RF_DYN_MODE_TRX_OVR_CTL_DYN_MODE_TRX_SPARE6_OVR_CTL_Pos)                  /*!< 0x00000100 */
#define RF_DYN_MODE_TRX_OVR_CTL_DYN_MODE_TRX_SPARE6_OVR_CTL                     RF_DYN_MODE_TRX_OVR_CTL_DYN_MODE_TRX_SPARE6_OVR_CTL_Msk                                   /*!<  */
#define RF_DYN_MODE_TRX_OVR_CTL_DYN_MODE_TRX_SPARE7_OVR_CTL_Pos                 (9U)
#define RF_DYN_MODE_TRX_OVR_CTL_DYN_MODE_TRX_SPARE7_OVR_CTL_Msk                 (0x00000001U << RF_DYN_MODE_TRX_OVR_CTL_DYN_MODE_TRX_SPARE7_OVR_CTL_Pos)                  /*!< 0x00000200 */
#define RF_DYN_MODE_TRX_OVR_CTL_DYN_MODE_TRX_SPARE7_OVR_CTL                     RF_DYN_MODE_TRX_OVR_CTL_DYN_MODE_TRX_SPARE7_OVR_CTL_Msk                                   /*!<  */

/***************  Bit definition for RF_DCOC (0x0A8) register  ****************/
#define RF_DCOC_RX_DCOCI_POL_OVR_CTL_Pos                                        (1U)
#define RF_DCOC_RX_DCOCI_POL_OVR_CTL_Msk                                        (0x00000001U << RF_DCOC_RX_DCOCI_POL_OVR_CTL_Pos)                                         /*!< 0x00000002 */
#define RF_DCOC_RX_DCOCI_POL_OVR_CTL                                            RF_DCOC_RX_DCOCI_POL_OVR_CTL_Msk                                                          /*!< RX DCOCI1 pol control: 1:N 0:P */
#define RF_DCOC_RX_DCOCI_ITUNE_OVR_CTL_Pos                                      (2U)
#define RF_DCOC_RX_DCOCI_ITUNE_OVR_CTL_Msk                                      (0x000000FFU << RF_DCOC_RX_DCOCI_ITUNE_OVR_CTL_Pos)                                       /*!< 0x000003FC */
#define RF_DCOC_RX_DCOCI_ITUNE_OVR_CTL                                          RF_DCOC_RX_DCOCI_ITUNE_OVR_CTL_Msk                                                        /*!< RX DCOCI1 current control */
#define RF_DCOC_RX_DCOCQ_POL_OVR_CTL_Pos                                        (17U)
#define RF_DCOC_RX_DCOCQ_POL_OVR_CTL_Msk                                        (0x00000001U << RF_DCOC_RX_DCOCQ_POL_OVR_CTL_Pos)                                         /*!< 0x00020000 */
#define RF_DCOC_RX_DCOCQ_POL_OVR_CTL                                            RF_DCOC_RX_DCOCQ_POL_OVR_CTL_Msk                                                          /*!< RX DCOCI2 pol control: 1:N 0:P */
#define RF_DCOC_RX_DCOCQ_ITUNE_OVR_CTL_Pos                                      (18U)
#define RF_DCOC_RX_DCOCQ_ITUNE_OVR_CTL_Msk                                      (0x000000FFU << RF_DCOC_RX_DCOCQ_ITUNE_OVR_CTL_Pos)                                       /*!< 0x03FC0000 */
#define RF_DCOC_RX_DCOCQ_ITUNE_OVR_CTL                                          RF_DCOC_RX_DCOCQ_ITUNE_OVR_CTL_Msk                                                        /*!< RX DCOCI2 current control */

/************  Bit definition for RF_RF_RSSI_X0 (0x0AC) register  *************/
#define RF_RF_RSSI_X0_RSSI_IPATH_Pos                                            (0U)
#define RF_RF_RSSI_X0_RSSI_IPATH_Msk                                            (0x00000001U << RF_RF_RSSI_X0_RSSI_IPATH_Pos)                                             /*!< 0x00000001 */
#define RF_RF_RSSI_X0_RSSI_IPATH                                                RF_RF_RSSI_X0_RSSI_IPATH_Msk                                                              /*!< FW monitor this value change, 0 to 1 or 1 to 0. */
#define RF_RF_RSSI_X0_RSSI_QPATH_Pos                                            (1U)
#define RF_RF_RSSI_X0_RSSI_QPATH_Msk                                            (0x00000001U << RF_RF_RSSI_X0_RSSI_QPATH_Pos)                                             /*!< 0x00000002 */
#define RF_RF_RSSI_X0_RSSI_QPATH                                                RF_RF_RSSI_X0_RSSI_QPATH_Msk                                                              /*!< FW monitor this value change, 0 to 1 or 1 to 0. */
#define RF_RF_RSSI_X0_RSSI_MODE_Pos                                             (2U)
#define RF_RF_RSSI_X0_RSSI_MODE_Msk                                             (0x00000001U << RF_RF_RSSI_X0_RSSI_MODE_Pos)                                              /*!< 0x00000004 */
#define RF_RF_RSSI_X0_RSSI_MODE                                                 RF_RF_RSSI_X0_RSSI_MODE_Msk                                                               /*!< 0: saturation detector  1: zero crossing */
#define RF_RF_RSSI_X0_RSSI_SEL_BLE_WIFI_Pos                                     (3U)
#define RF_RF_RSSI_X0_RSSI_SEL_BLE_WIFI_Msk                                     (0x00000001U << RF_RF_RSSI_X0_RSSI_SEL_BLE_WIFI_Pos)                                      /*!< 0x00000008 */
#define RF_RF_RSSI_X0_RSSI_SEL_BLE_WIFI                                         RF_RF_RSSI_X0_RSSI_SEL_BLE_WIFI_Msk                                                       /*!< RSSI input switch for WiFi/BLE selection 1: WIFI 0:BLE */

/**********  Bit definition for RF_RC_OSC_CAL_CTL (0x0C0) register  ***********/
#define RF_RC_OSC_CAL_CTL_FREQCOMP_CTL_Pos                                      (0U)
#define RF_RC_OSC_CAL_CTL_FREQCOMP_CTL_Msk                                      (0x00000003U << RF_RC_OSC_CAL_CTL_FREQCOMP_CTL_Pos)                                       /*!< 0x00000003 */
#define RF_RC_OSC_CAL_CTL_FREQCOMP_CTL                                          RF_RC_OSC_CAL_CTL_FREQCOMP_CTL_Msk                                                        /*!< RG_FREQCOMP_CTL [0]: Reset RC_CLK_CAL, low to reset (FREQ_COMP_RESET_N).  RG_FREQCOMP_CTL [1]: Enable RC_CLK_CAL to count (CAL_START) */
#define RF_RC_OSC_CAL_CTL_OSC_CTUNE_Pos                                         (2U)
#define RF_RC_OSC_CAL_CTL_OSC_CTUNE_Msk                                         (0x0000000FU << RF_RC_OSC_CAL_CTL_OSC_CTUNE_Pos)                                          /*!< 0x0000003C */
#define RF_RC_OSC_CAL_CTL_OSC_CTUNE                                             RF_RC_OSC_CAL_CTL_OSC_CTUNE_Msk                                                           /*!< 2500 changed to no-connection.  RC-osc ctune changed to AOS bit PMS_22MRC_OSC_CTUNE<3:0>. */
#define RF_RC_OSC_CAL_CTL_DELAY_2X4X_SET_Pos                                    (6U)
#define RF_RC_OSC_CAL_CTL_DELAY_2X4X_SET_Msk                                    (0x00000007U << RF_RC_OSC_CAL_CTL_DELAY_2X4X_SET_Pos)                                     /*!< 0x000001C0 */
#define RF_RC_OSC_CAL_CTL_DELAY_2X4X_SET                                        RF_RC_OSC_CAL_CTL_DELAY_2X4X_SET_Msk                                                      /*!< delay_set<2:0> for RC-osc, 0x0 for highest freq for 2x */

/*********  Bit definition for RF_RC_OSC_CAL_OUTPUT (0x0C4) register  *********/
#define RF_RC_OSC_CAL_OUTPUT_COUNT_XTAL_Pos                                     (0U)
#define RF_RC_OSC_CAL_OUTPUT_COUNT_XTAL_Msk                                     (0x00003FFFU << RF_RC_OSC_CAL_OUTPUT_COUNT_XTAL_Pos)                                      /*!< 0x00003FFF */
#define RF_RC_OSC_CAL_OUTPUT_COUNT_XTAL                                         RF_RC_OSC_CAL_OUTPUT_COUNT_XTAL_Msk                                                       /*!< RC oscillator calibration outputs crystal cycles */
#define RF_RC_OSC_CAL_OUTPUT_COUNT_RC_Pos                                       (16U)
#define RF_RC_OSC_CAL_OUTPUT_COUNT_RC_Msk                                       (0x00003FFFU << RF_RC_OSC_CAL_OUTPUT_COUNT_RC_Pos)                                        /*!< 0x3FFF0000 */
#define RF_RC_OSC_CAL_OUTPUT_COUNT_RC                                           RF_RC_OSC_CAL_OUTPUT_COUNT_RC_Msk                                                         /*!< RC oscillator calibration outputs RC cycles */

/******  Bit definition for RF_XTAL_SDM_XTAL_CLK_READY (0x0C8) register  ******/
#define RF_XTAL_SDM_XTAL_CLK_READY_XTAL_CLK_READY_Pos                           (0U)
#define RF_XTAL_SDM_XTAL_CLK_READY_XTAL_CLK_READY_Msk                           (0x00000001U << RF_XTAL_SDM_XTAL_CLK_READY_XTAL_CLK_READY_Pos)                            /*!< 0x00000001 */
#define RF_XTAL_SDM_XTAL_CLK_READY_XTAL_CLK_READY                               RF_XTAL_SDM_XTAL_CLK_READY_XTAL_CLK_READY_Msk                                             /*!< Crystal is ready after fast startup */

/********  Bit definition for RF_AUX_ADC_CK_GEN_CTL (0x0CC) register  *********/
#define RF_AUX_ADC_CK_GEN_CTL_CONVSTB_Pos                                       (0U)
#define RF_AUX_ADC_CK_GEN_CTL_CONVSTB_Msk                                       (0x00000001U << RF_AUX_ADC_CK_GEN_CTL_CONVSTB_Pos)                                        /*!< 0x00000001 */
#define RF_AUX_ADC_CK_GEN_CTL_CONVSTB                                           RF_AUX_ADC_CK_GEN_CTL_CONVSTB_Msk                                                         /*!< CK_GEN_AUX block power up */
#define RF_AUX_ADC_CK_GEN_CTL_PROG_FS_Pos                                       (1U)
#define RF_AUX_ADC_CK_GEN_CTL_PROG_FS_Msk                                       (0x00000007U << RF_AUX_ADC_CK_GEN_CTL_PROG_FS_Pos)                                        /*!< 0x0000000E */
#define RF_AUX_ADC_CK_GEN_CTL_PROG_FS                                           RF_AUX_ADC_CK_GEN_CTL_PROG_FS_Msk                                                         /*!< Program cycles of sampling time */
#define RF_AUX_ADC_CK_GEN_CTL_AUX_DMA_EN_Pos                                    (4U)
#define RF_AUX_ADC_CK_GEN_CTL_AUX_DMA_EN_Msk                                    (0x00000001U << RF_AUX_ADC_CK_GEN_CTL_AUX_DMA_EN_Pos)                                     /*!< 0x00000010 */
#define RF_AUX_ADC_CK_GEN_CTL_AUX_DMA_EN                                        RF_AUX_ADC_CK_GEN_CTL_AUX_DMA_EN_Msk                                                      /*!< DMA function enable */
#define RF_AUX_ADC_CK_GEN_CTL_ECOB_EN_Pos                                       (5U)
#define RF_AUX_ADC_CK_GEN_CTL_ECOB_EN_Msk                                       (0x00000001U << RF_AUX_ADC_CK_GEN_CTL_ECOB_EN_Pos)                                        /*!< 0x00000020 */
#define RF_AUX_ADC_CK_GEN_CTL_ECOB_EN                                           RF_AUX_ADC_CK_GEN_CTL_ECOB_EN_Msk                                                         /*!< End of conversion interrupt enable */
#define RF_AUX_ADC_CK_GEN_CTL_AWD_EN_Pos                                        (6U)
#define RF_AUX_ADC_CK_GEN_CTL_AWD_EN_Msk                                        (0x00000001U << RF_AUX_ADC_CK_GEN_CTL_AWD_EN_Pos)                                         /*!< 0x00000040 */
#define RF_AUX_ADC_CK_GEN_CTL_AWD_EN                                            RF_AUX_ADC_CK_GEN_CTL_AWD_EN_Msk                                                          /*!< Threshold crossing interrupt enable */
#define RF_AUX_ADC_CK_GEN_CTL_CH_SEL_Pos                                        (7U)
#define RF_AUX_ADC_CK_GEN_CTL_CH_SEL_Msk                                        (0x00000001U << RF_AUX_ADC_CK_GEN_CTL_CH_SEL_Pos)                                         /*!< 0x00000080 */
#define RF_AUX_ADC_CK_GEN_CTL_CH_SEL                                            RF_AUX_ADC_CK_GEN_CTL_CH_SEL_Msk                                                          /*!< Latch channel and data to register 0: no latch 1: latch */
#define RF_AUX_ADC_CK_GEN_CTL_INTRPT_EN_Pos                                     (8U)
#define RF_AUX_ADC_CK_GEN_CTL_INTRPT_EN_Msk                                     (0x00000001U << RF_AUX_ADC_CK_GEN_CTL_INTRPT_EN_Pos)                                      /*!< 0x00000100 */
#define RF_AUX_ADC_CK_GEN_CTL_INTRPT_EN                                         RF_AUX_ADC_CK_GEN_CTL_INTRPT_EN_Msk                                                       /*!< Interrupt enable */
#define RF_AUX_ADC_CK_GEN_CTL_INTRPT_RST_Pos                                    (9U)
#define RF_AUX_ADC_CK_GEN_CTL_INTRPT_RST_Msk                                    (0x00000001U << RF_AUX_ADC_CK_GEN_CTL_INTRPT_RST_Pos)                                     /*!< 0x00000200 */
#define RF_AUX_ADC_CK_GEN_CTL_INTRPT_RST                                        RF_AUX_ADC_CK_GEN_CTL_INTRPT_RST_Msk                                                      /*!< Interrupt reset */
#define RF_AUX_ADC_CK_GEN_CTL_TRIGGER_SEL_Pos                                   (10U)
#define RF_AUX_ADC_CK_GEN_CTL_TRIGGER_SEL_Msk                                   (0x00000003U << RF_AUX_ADC_CK_GEN_CTL_TRIGGER_SEL_Pos)                                    /*!< 0x00000C00 */
#define RF_AUX_ADC_CK_GEN_CTL_TRIGGER_SEL                                       RF_AUX_ADC_CK_GEN_CTL_TRIGGER_SEL_Msk                                                     /*!< Trigger event */
#define RF_AUX_ADC_CK_GEN_CTL_PU_AUXADC_Pos                                     (12U)
#define RF_AUX_ADC_CK_GEN_CTL_PU_AUXADC_Msk                                     (0x00000001U << RF_AUX_ADC_CK_GEN_CTL_PU_AUXADC_Pos)                                      /*!< 0x00001000 */
#define RF_AUX_ADC_CK_GEN_CTL_PU_AUXADC                                         RF_AUX_ADC_CK_GEN_CTL_PU_AUXADC_Msk                                                       /*!<  */
#define RF_AUX_ADC_CK_GEN_CTL_AUTO_CONV_EN_Pos                                  (15U)
#define RF_AUX_ADC_CK_GEN_CTL_AUTO_CONV_EN_Msk                                  (0x00000001U << RF_AUX_ADC_CK_GEN_CTL_AUTO_CONV_EN_Pos)                                   /*!< 0x00008000 */
#define RF_AUX_ADC_CK_GEN_CTL_AUTO_CONV_EN                                      RF_AUX_ADC_CK_GEN_CTL_AUTO_CONV_EN_Msk                                                    /*!< Auto sampling enable */
#define RF_AUX_ADC_CK_GEN_CTL_AUTO_CONV_TIME_Pos                                (16U)
#define RF_AUX_ADC_CK_GEN_CTL_AUTO_CONV_TIME_Msk                                (0x0000FFFFU << RF_AUX_ADC_CK_GEN_CTL_AUTO_CONV_TIME_Pos)                                 /*!< 0xFFFF0000 */
#define RF_AUX_ADC_CK_GEN_CTL_AUTO_CONV_TIME                                    RF_AUX_ADC_CK_GEN_CTL_AUTO_CONV_TIME_Msk                                                  /*!< Auto sampling interval time */

/************  Bit definition for RF_AUX_ADC_ECL (0x0D0) register  ************/
#define RF_AUX_ADC_ECL_AUX_ADC_ECL_OUT_Pos                                      (0U)
#define RF_AUX_ADC_ECL_AUX_ADC_ECL_OUT_Msk                                      (0x000003FFU << RF_AUX_ADC_ECL_AUX_ADC_ECL_OUT_Pos)                                       /*!< 0x000003FF */
#define RF_AUX_ADC_ECL_AUX_ADC_ECL_OUT                                          RF_AUX_ADC_ECL_AUX_ADC_ECL_OUT_Msk                                                        /*!< Aux adcecl output */
#define RF_AUX_ADC_ECL_CH_COUNT_STABLE_Pos                                      (10U)
#define RF_AUX_ADC_ECL_CH_COUNT_STABLE_Msk                                      (0x0000001FU << RF_AUX_ADC_ECL_CH_COUNT_STABLE_Pos)                                       /*!< 0x00007C00 */
#define RF_AUX_ADC_ECL_CH_COUNT_STABLE                                          RF_AUX_ADC_ECL_CH_COUNT_STABLE_Msk                                                        /*!<  */
#define RF_AUX_ADC_ECL_EOCB_Pos                                                 (16U)
#define RF_AUX_ADC_ECL_EOCB_Msk                                                 (0x00000001U << RF_AUX_ADC_ECL_EOCB_Pos)                                                  /*!< 0x00010000 */
#define RF_AUX_ADC_ECL_EOCB                                                     RF_AUX_ADC_ECL_EOCB_Msk                                                                   /*!< End of conversion sign */

/***********  Bit definition for RF_VCO_CAL_START (0x0D4) register  ***********/
#define RF_VCO_CAL_START_START_Pos                                              (0U)
#define RF_VCO_CAL_START_START_Msk                                              (0x00000001U << RF_VCO_CAL_START_START_Pos)                                               /*!< 0x00000001 */
#define RF_VCO_CAL_START_START                                                  RF_VCO_CAL_START_START_Msk                                                                /*!< Start counting for vco_cal_freq_counter */
#define RF_VCO_CAL_START_VCO_CAL_CLK_SEL_Pos                                    (1U)
#define RF_VCO_CAL_START_VCO_CAL_CLK_SEL_Msk                                    (0x00000001U << RF_VCO_CAL_START_VCO_CAL_CLK_SEL_Pos)                                     /*!< 0x00000002 */
#define RF_VCO_CAL_START_VCO_CAL_CLK_SEL                                        RF_VCO_CAL_START_VCO_CAL_CLK_SEL_Msk                                                      /*!<  */

/********  Bit definition for RF_VCO_CAL_COUNT_CYCLE (0x0D8) register  ********/
#define RF_VCO_CAL_COUNT_CYCLE_COUNT_CYCLE_Pos                                  (0U)
#define RF_VCO_CAL_COUNT_CYCLE_COUNT_CYCLE_Msk                                  (0x000007FFU << RF_VCO_CAL_COUNT_CYCLE_COUNT_CYCLE_Pos)                                   /*!< 0x000007FF */
#define RF_VCO_CAL_COUNT_CYCLE_COUNT_CYCLE                                      RF_VCO_CAL_COUNT_CYCLE_COUNT_CYCLE_Msk                                                    /*!< Programmable count cycle for 22MHz clock */

/******  Bit definition for RF_VCO_CAL_FREQ_CNT_OUTPUT (0x0DC) register  ******/
#define RF_VCO_CAL_FREQ_CNT_OUTPUT_FREQ_CAL_Pos                                 (0U)
#define RF_VCO_CAL_FREQ_CNT_OUTPUT_FREQ_CAL_Msk                                 (0x00007FFFU << RF_VCO_CAL_FREQ_CNT_OUTPUT_FREQ_CAL_Pos)                                  /*!< 0x00007FFF */
#define RF_VCO_CAL_FREQ_CNT_OUTPUT_FREQ_CAL                                     RF_VCO_CAL_FREQ_CNT_OUTPUT_FREQ_CAL_Msk                                                   /*!< VCO calibration frequency output value */
#define RF_VCO_CAL_FREQ_CNT_OUTPUT_RESULT_READY_Pos                             (15U)
#define RF_VCO_CAL_FREQ_CNT_OUTPUT_RESULT_READY_Msk                             (0x00000001U << RF_VCO_CAL_FREQ_CNT_OUTPUT_RESULT_READY_Pos)                              /*!< 0x00008000 */
#define RF_VCO_CAL_FREQ_CNT_OUTPUT_RESULT_READY                                 RF_VCO_CAL_FREQ_CNT_OUTPUT_RESULT_READY_Msk                                               /*!< VCO calibration frequency output ready */

/*********  Bit definition for RF_NL_CLK_DOUB_CTRL (0x0E0) register  **********/
#define RF_NL_CLK_DOUB_CTRL_NL_REDO_EN_Pos                                      (0U)
#define RF_NL_CLK_DOUB_CTRL_NL_REDO_EN_Msk                                      (0x00000001U << RF_NL_CLK_DOUB_CTRL_NL_REDO_EN_Pos)                                       /*!< 0x00000001 */
#define RF_NL_CLK_DOUB_CTRL_NL_REDO_EN                                          RF_NL_CLK_DOUB_CTRL_NL_REDO_EN_Msk                                                        /*!< NL_DOUB module will re-calibrated when set this bit. 1'b0 : No re-calibration. 1'b1 : Do re-calibration. */
#define RF_NL_CLK_DOUB_CTRL_NL_SW_SET_Pos                                       (1U)
#define RF_NL_CLK_DOUB_CTRL_NL_SW_SET_Msk                                       (0x00000001U << RF_NL_CLK_DOUB_CTRL_NL_SW_SET_Pos)                                        /*!< 0x00000002 */
#define RF_NL_CLK_DOUB_CTRL_NL_SW_SET                                           RF_NL_CLK_DOUB_CTRL_NL_SW_SET_Msk                                                         /*!< When set this register, the NL_DOUB module will set the C,M,F value by FW directly. 0x0 : Set value by calibration. 0x1 : set value by FW. */
#define RF_NL_CLK_DOUB_CTRL_NL_SW_COARSE_Pos                                    (4U)
#define RF_NL_CLK_DOUB_CTRL_NL_SW_COARSE_Msk                                    (0x00000007U << RF_NL_CLK_DOUB_CTRL_NL_SW_COARSE_Pos)                                     /*!< 0x00000070 */
#define RF_NL_CLK_DOUB_CTRL_NL_SW_COARSE                                        RF_NL_CLK_DOUB_CTRL_NL_SW_COARSE_Msk                                                      /*!< If set nl_sw_seteauals'1'b1', FW could set this value to select coarse delay element directly. */
#define RF_NL_CLK_DOUB_CTRL_NL_SW_MED_Pos                                       (8U)
#define RF_NL_CLK_DOUB_CTRL_NL_SW_MED_Msk                                       (0x00000007U << RF_NL_CLK_DOUB_CTRL_NL_SW_MED_Pos)                                        /*!< 0x00000700 */
#define RF_NL_CLK_DOUB_CTRL_NL_SW_MED                                           RF_NL_CLK_DOUB_CTRL_NL_SW_MED_Msk                                                         /*!< If set nl_sw_seteauals'1'b1', FW could set this value to select med delay element directly. */
#define RF_NL_CLK_DOUB_CTRL_NL_SW_FINE_Pos                                      (12U)
#define RF_NL_CLK_DOUB_CTRL_NL_SW_FINE_Msk                                      (0x00000007U << RF_NL_CLK_DOUB_CTRL_NL_SW_FINE_Pos)                                       /*!< 0x00007000 */
#define RF_NL_CLK_DOUB_CTRL_NL_SW_FINE                                          RF_NL_CLK_DOUB_CTRL_NL_SW_FINE_Msk                                                        /*!< If set nl_sw_seteauals'1'b1', FW could set this value to select fine delay element directly. */
#define RF_NL_CLK_DOUB_CTRL_NL_RESET_N_Pos                                      (15U)
#define RF_NL_CLK_DOUB_CTRL_NL_RESET_N_Msk                                      (0x00000001U << RF_NL_CLK_DOUB_CTRL_NL_RESET_N_Pos)                                       /*!< 0x00008000 */
#define RF_NL_CLK_DOUB_CTRL_NL_RESET_N                                          RF_NL_CLK_DOUB_CTRL_NL_RESET_N_Msk                                                        /*!< Reset signal */

/********  Bit definition for RF_NL_CLK_DOUB_STATUS (0x0E4) register  *********/
#define RF_NL_CLK_DOUB_STATUS_NL_COARS_STATIC_Pos                               (0U)
#define RF_NL_CLK_DOUB_STATUS_NL_COARS_STATIC_Msk                               (0x0000000FU << RF_NL_CLK_DOUB_STATUS_NL_COARS_STATIC_Pos)                                /*!< 0x0000000F */
#define RF_NL_CLK_DOUB_STATUS_NL_COARS_STATIC                                   RF_NL_CLK_DOUB_STATUS_NL_COARS_STATIC_Msk                                                 /*!< The bang-bang static calculate when coarse value set. HW will calculate 16times bang-bang high low value, so when the static value is 4'd8, means got 8 times high value when does 16 times bang-bang estimation. */
#define RF_NL_CLK_DOUB_STATUS_NL_MED_STATIC_Pos                                 (4U)
#define RF_NL_CLK_DOUB_STATUS_NL_MED_STATIC_Msk                                 (0x0000000FU << RF_NL_CLK_DOUB_STATUS_NL_MED_STATIC_Pos)                                  /*!< 0x000000F0 */
#define RF_NL_CLK_DOUB_STATUS_NL_MED_STATIC                                     RF_NL_CLK_DOUB_STATUS_NL_MED_STATIC_Msk                                                   /*!< The bang-bang static calculate when med value set. HW will calculate 16times bang-bang high low value, so when the static value is 4'd8, means got 8 times high value when does 16 times bang-bang estimation. */
#define RF_NL_CLK_DOUB_STATUS_NL_FINE_STATIC_Pos                                (8U)
#define RF_NL_CLK_DOUB_STATUS_NL_FINE_STATIC_Msk                                (0x0000000FU << RF_NL_CLK_DOUB_STATUS_NL_FINE_STATIC_Pos)                                 /*!< 0x00000F00 */
#define RF_NL_CLK_DOUB_STATUS_NL_FINE_STATIC                                    RF_NL_CLK_DOUB_STATUS_NL_FINE_STATIC_Msk                                                  /*!< The bang-bang static calculate when fine value set. HW will calculate 16times bang-bang high low value, so when the static value is 4'd8, means got 8 times high value when does 16 times bang-bang estimation. */
#define RF_NL_CLK_DOUB_STATUS_NL_CAL_DONE_Pos                                   (12U)
#define RF_NL_CLK_DOUB_STATUS_NL_CAL_DONE_Msk                                   (0x00000001U << RF_NL_CLK_DOUB_STATUS_NL_CAL_DONE_Pos)                                    /*!< 0x00001000 */
#define RF_NL_CLK_DOUB_STATUS_NL_CAL_DONE                                       RF_NL_CLK_DOUB_STATUS_NL_CAL_DONE_Msk                                                     /*!< When this register become 1'b1, the CLK_DOUB has finished calibrating. System will get a stable clock. */

/*******  Bit definition for RF_DIG_WRAP_DBG_MUX_SEL (0x0E8) register  ********/
#define RF_DIG_WRAP_DBG_MUX_SEL_DIG_WRAP_DBG_MUX_SEL_Pos                        (0U)
#define RF_DIG_WRAP_DBG_MUX_SEL_DIG_WRAP_DBG_MUX_SEL_Msk                        (0x00000007U << RF_DIG_WRAP_DBG_MUX_SEL_DIG_WRAP_DBG_MUX_SEL_Pos)                         /*!< 0x00000007 */
#define RF_DIG_WRAP_DBG_MUX_SEL_DIG_WRAP_DBG_MUX_SEL                            RF_DIG_WRAP_DBG_MUX_SEL_DIG_WRAP_DBG_MUX_SEL_Msk                                          /*!< Debug mode select 2'b00: {6'b0, CLK_MMD, CLK_SARADC_44M_I, CLK_XTAL_32K, CLK_XTAL_X2_BB, CLK_XTAL_X4_BB, CLK_XTAL_BB, CLK_XTAL_SDL, CLK_RC_BB, CLK_RC_SDL, CLK_DECI}; 2'b01: {10'b0, DT_SARADC_READY, CLK_XTAL_SDL, DT_AUXADC_COMP_EN, DT_AUXADC_SAMP_EN, RG_EOCB, RG_CONVSTB};  2'b10: {3'b0, DT_CK_F_2X4X, DT_UP_2X4X, DT_CK_M_2X4X, DT_CK_CS_2X4X, CLK_XTAL_X2_BB, CLK_XTAL_X4_BB, RG_NL_CAL_DONE}; 2'b11: {4'b0, CLK_RC_SDL, CLK_XTAL_SDL, PU_RC_OSC, DT_22MOSC_INJ, DT_22MOSC_CAL, RG_XTAL_CLK_READY}; */
#define RF_DIG_WRAP_DBG_MUX_SEL_DIG_RF_WRAP_DBG_O_Pos                           (16U)
#define RF_DIG_WRAP_DBG_MUX_SEL_DIG_RF_WRAP_DBG_O_Msk                           (0x0000FFFFU << RF_DIG_WRAP_DBG_MUX_SEL_DIG_RF_WRAP_DBG_O_Pos)                            /*!< 0xFFFF0000 */
#define RF_DIG_WRAP_DBG_MUX_SEL_DIG_RF_WRAP_DBG_O                               RF_DIG_WRAP_DBG_MUX_SEL_DIG_RF_WRAP_DBG_O_Msk                                             /*!< Debug port 16 bit output */

/***************  Bit definition for RF_SPARE (0x0EC) register  ***************/
#define RF_SPARE_RF_SPARE_IO_R_Pos                                              (0U)
#define RF_SPARE_RF_SPARE_IO_R_Msk                                              (0xFFFFFFFFU << RF_SPARE_RF_SPARE_IO_R_Pos)                                               /*!< 0xFFFFFFFF */
#define RF_SPARE_RF_SPARE_IO_R                                                  RF_SPARE_RF_SPARE_IO_R_Msk                                                                /*!<  */

/***********  Bit definition for RF_AUXADC_SPARE1 (0x0F0) register  ***********/
#define RF_AUXADC_SPARE1_AUX_SPARE1_Pos                                         (0U)
#define RF_AUXADC_SPARE1_AUX_SPARE1_Msk                                         (0xFFFFFFFFU << RF_AUXADC_SPARE1_AUX_SPARE1_Pos)                                          /*!< 0xFFFFFFFF */
#define RF_AUXADC_SPARE1_AUX_SPARE1                                             RF_AUXADC_SPARE1_AUX_SPARE1_Msk                                                           /*!< AUXADC spare1 : RG_AUX_GAIN_TUNE_0[3:0] RG_AUX_GAIN_TUNE_1[7:4] RG_AUX_GAIN_TUNE_2[11:8] RG_AUX_GAIN_TUNE_3[15:12] RG_AUX_GAIN_TUNE_4[19:16] RG_AUX_GAIN_TUNE_5[23:20] RG_AUX_GAIN_TUNE_6[27:24] RG_AUX_GAIN_TUNE_7[31:28] */

/***********  Bit definition for RF_AUXADC_SPARE2 (0x0F4) register  ***********/
#define RF_AUXADC_SPARE2_AUX_SPARE2_Pos                                         (0U)
#define RF_AUXADC_SPARE2_AUX_SPARE2_Msk                                         (0xFFFFFFFFU << RF_AUXADC_SPARE2_AUX_SPARE2_Pos)                                          /*!< 0xFFFFFFFF */
#define RF_AUXADC_SPARE2_AUX_SPARE2                                             RF_AUXADC_SPARE2_AUX_SPARE2_Msk                                                           /*!< AUXADC spare2 : RG_AUX_GAIN_TUNE_8[3:0] RG_AUX_GAIN_TUNE_9[7:4] RG_AUX_GAIN_TUNE_10[11:8] RG_AUX_GAIN_TUNE_11[15:12] RG_AUX_GAIN_TUNE_12[19:16] RG_AUX_GAIN_TUNE_13[23:20] RG_AUX_GAIN_TUNE_14[27:24] RG_AUX_GAIN_TUNE_15[31:28] */

/***********  Bit definition for RF_AUXADC_SPARE3 (0x0F8) register  ***********/
#define RF_AUXADC_SPARE3_AUX_SPARE3_Pos                                         (0U)
#define RF_AUXADC_SPARE3_AUX_SPARE3_Msk                                         (0xFFFFFFFFU << RF_AUXADC_SPARE3_AUX_SPARE3_Pos)                                          /*!< 0xFFFFFFFF */
#define RF_AUXADC_SPARE3_AUX_SPARE3                                             RF_AUXADC_SPARE3_AUX_SPARE3_Msk                                                           /*!< AUXADC spare3 : RG_AUX_RC_TUNE_0[1:0] RG_AUX_RC_TUNE_1[3:2] RG_AUX_RC_TUNE_2[5:4] RG_AUX_RC_TUNE_3[7:6] RG_AUX_RC_TUNE_4[9:8] RG_AUX_RC_TUNE_5[11:10] RG_AUX_RC_TUNE_6[13:12] RG_AUX_RC_TUNE_7[15:14] RG_AUX_RC_TUNE_8[17:16] RG_AUX_RC_TUNE_9[19:18] RG_AUX_RC_TUNE_10[21:20] RG_AUX_RC_TUNE_11[23:22] RG_AUX_RC_TUNE_12[25:24] RG_AUX_RC_TUNE_13[27:26] RG_AUX_RC_TUNE_14[29:28] RG_AUX_RC_TUNE_15[31:30] */

/***********  Bit definition for RF_AUXADC_SPARE4 (0x0FC) register  ***********/
#define RF_AUXADC_SPARE4_AUX_SPARE4_Pos                                         (0U)
#define RF_AUXADC_SPARE4_AUX_SPARE4_Msk                                         (0xFFFFFFFFU << RF_AUXADC_SPARE4_AUX_SPARE4_Pos)                                          /*!< 0xFFFFFFFF */
#define RF_AUXADC_SPARE4_AUX_SPARE4                                             RF_AUXADC_SPARE4_AUX_SPARE4_Msk                                                           /*!< AUXADC spare4 : RG_AUX_REF_ITUNE_0[1:0] RG_AUX_REF_ITUNE_1[3:2] RG_AUX_REF_ITUNE_2[5:4] RG_AUX_REF_ITUNE_3[7:6] RG_AUX_REF_ITUNE_4[9:8] RG_AUX_REF_ITUNE_5[11:10] RG_AUX_REF_ITUNE_6[13:12] RG_AUX_REF_ITUNE_7[15:14] RG_AUX_REF_ITUNE_8[17:16] RG_AUX_REF_ITUNE_9[19:18] RG_AUX_REF_ITUNE_10[21:20] RG_AUX_REF_ITUNE_11[23:22] RG_AUX_REF_ITUNE_12[25:24] RG_AUX_REF_ITUNE_13[27:26] RG_AUX_REF_ITUNE_14[29:28] RG_AUX_REF_ITUNE_15[31:30] */

/***********  Bit definition for RF_AUXADC_AWD_0 (0x100) register  ************/
#define RF_AUXADC_AWD_0_AUX_CH_LIMIT_H_0_Pos                                    (0U)
#define RF_AUXADC_AWD_0_AUX_CH_LIMIT_H_0_Msk                                    (0x000003FFU << RF_AUXADC_AWD_0_AUX_CH_LIMIT_H_0_Pos)                                     /*!< 0x000003FF */
#define RF_AUXADC_AWD_0_AUX_CH_LIMIT_H_0                                        RF_AUXADC_AWD_0_AUX_CH_LIMIT_H_0_Msk                                                      /*!< Threshold crossing high limit 0 */
#define RF_AUXADC_AWD_0_AUX_CH_LIMIT_H_1_Pos                                    (16U)
#define RF_AUXADC_AWD_0_AUX_CH_LIMIT_H_1_Msk                                    (0x000003FFU << RF_AUXADC_AWD_0_AUX_CH_LIMIT_H_1_Pos)                                     /*!< 0x03FF0000 */
#define RF_AUXADC_AWD_0_AUX_CH_LIMIT_H_1                                        RF_AUXADC_AWD_0_AUX_CH_LIMIT_H_1_Msk                                                      /*!< Threshold crossing high limit 1 */

/***********  Bit definition for RF_AUXADC_AWD_1 (0x104) register  ************/
#define RF_AUXADC_AWD_1_AUX_CH_LIMIT_H_2_Pos                                    (0U)
#define RF_AUXADC_AWD_1_AUX_CH_LIMIT_H_2_Msk                                    (0x000003FFU << RF_AUXADC_AWD_1_AUX_CH_LIMIT_H_2_Pos)                                     /*!< 0x000003FF */
#define RF_AUXADC_AWD_1_AUX_CH_LIMIT_H_2                                        RF_AUXADC_AWD_1_AUX_CH_LIMIT_H_2_Msk                                                      /*!< Threshold crossing high limit 2 */
#define RF_AUXADC_AWD_1_AUX_CH_LIMIT_H_3_Pos                                    (16U)
#define RF_AUXADC_AWD_1_AUX_CH_LIMIT_H_3_Msk                                    (0x000003FFU << RF_AUXADC_AWD_1_AUX_CH_LIMIT_H_3_Pos)                                     /*!< 0x03FF0000 */
#define RF_AUXADC_AWD_1_AUX_CH_LIMIT_H_3                                        RF_AUXADC_AWD_1_AUX_CH_LIMIT_H_3_Msk                                                      /*!< Threshold crossing high limit 3 */

/***********  Bit definition for RF_AUXADC_AWD_2 (0x108) register  ************/
#define RF_AUXADC_AWD_2_AUX_CH_LIMIT_L_0_Pos                                    (0U)
#define RF_AUXADC_AWD_2_AUX_CH_LIMIT_L_0_Msk                                    (0x000003FFU << RF_AUXADC_AWD_2_AUX_CH_LIMIT_L_0_Pos)                                     /*!< 0x000003FF */
#define RF_AUXADC_AWD_2_AUX_CH_LIMIT_L_0                                        RF_AUXADC_AWD_2_AUX_CH_LIMIT_L_0_Msk                                                      /*!< Threshold crossing low limit 0 */
#define RF_AUXADC_AWD_2_AUX_CH_LIMIT_L_1_Pos                                    (16U)
#define RF_AUXADC_AWD_2_AUX_CH_LIMIT_L_1_Msk                                    (0x000003FFU << RF_AUXADC_AWD_2_AUX_CH_LIMIT_L_1_Pos)                                     /*!< 0x03FF0000 */
#define RF_AUXADC_AWD_2_AUX_CH_LIMIT_L_1                                        RF_AUXADC_AWD_2_AUX_CH_LIMIT_L_1_Msk                                                      /*!< Threshold crossing low limit 1 */

/***********  Bit definition for RF_AUXADC_AWD_3 (0x10C) register  ************/
#define RF_AUXADC_AWD_3_AUX_CH_LIMIT_L_2_Pos                                    (0U)
#define RF_AUXADC_AWD_3_AUX_CH_LIMIT_L_2_Msk                                    (0x000003FFU << RF_AUXADC_AWD_3_AUX_CH_LIMIT_L_2_Pos)                                     /*!< 0x000003FF */
#define RF_AUXADC_AWD_3_AUX_CH_LIMIT_L_2                                        RF_AUXADC_AWD_3_AUX_CH_LIMIT_L_2_Msk                                                      /*!< Threshold crossing low limit 2 */
#define RF_AUXADC_AWD_3_AUX_CH_LIMIT_L_3_Pos                                    (16U)
#define RF_AUXADC_AWD_3_AUX_CH_LIMIT_L_3_Msk                                    (0x000003FFU << RF_AUXADC_AWD_3_AUX_CH_LIMIT_L_3_Pos)                                     /*!< 0x03FF0000 */
#define RF_AUXADC_AWD_3_AUX_CH_LIMIT_L_3                                        RF_AUXADC_AWD_3_AUX_CH_LIMIT_L_3_Msk                                                      /*!< Threshold crossing low limit 3 */

/************  Bit definition for RF_AUXADC_INJ (0x110) register  *************/
#define RF_AUXADC_INJ_AUX_ADC_ECL_INJ_OUT_Pos                                   (0U)
#define RF_AUXADC_INJ_AUX_ADC_ECL_INJ_OUT_Msk                                   (0x000003FFU << RF_AUXADC_INJ_AUX_ADC_ECL_INJ_OUT_Pos)                                    /*!< 0x000003FF */
#define RF_AUXADC_INJ_AUX_ADC_ECL_INJ_OUT                                       RF_AUXADC_INJ_AUX_ADC_ECL_INJ_OUT_Msk                                                     /*!< Aux adcecl output data */
#define RF_AUXADC_INJ_AUX_ADC_ECL_INJ_OUT_READY_Pos                             (15U)
#define RF_AUXADC_INJ_AUX_ADC_ECL_INJ_OUT_READY_Msk                             (0x00000001U << RF_AUXADC_INJ_AUX_ADC_ECL_INJ_OUT_READY_Pos)                              /*!< 0x00008000 */
#define RF_AUXADC_INJ_AUX_ADC_ECL_INJ_OUT_READY                                 RF_AUXADC_INJ_AUX_ADC_ECL_INJ_OUT_READY_Msk                                               /*!< Aux adcecl output data ready */
#define RF_AUXADC_INJ_AUTO_INJ_CH_Pos                                           (16U)
#define RF_AUXADC_INJ_AUTO_INJ_CH_Msk                                           (0x0000001FU << RF_AUXADC_INJ_AUTO_INJ_CH_Pos)                                            /*!< 0x001F0000 */
#define RF_AUXADC_INJ_AUTO_INJ_CH                                               RF_AUXADC_INJ_AUTO_INJ_CH_Msk                                                             /*!< Auto sampling inject channel */
#define RF_AUXADC_INJ_AUTO_INJ_EN_Pos                                           (31U)
#define RF_AUXADC_INJ_AUTO_INJ_EN_Msk                                           (0x00000001U << RF_AUXADC_INJ_AUTO_INJ_EN_Pos)                                            /*!< 0x80000000 */
#define RF_AUXADC_INJ_AUTO_INJ_EN                                               RF_AUXADC_INJ_AUTO_INJ_EN_Msk                                                             /*!< Auto sampling inject channel enable */

/************  Bit definition for RF_AUXADC_CH_1 (0x114) register  ************/
#define RF_AUXADC_CH_1_AUXADC_CH_MODE_1_Pos                                     (0U)
#define RF_AUXADC_CH_1_AUXADC_CH_MODE_1_Msk                                     (0xFFFFFFFFU << RF_AUXADC_CH_1_AUXADC_CH_MODE_1_Pos)                                      /*!< 0xFFFFFFFF */
#define RF_AUXADC_CH_1_AUXADC_CH_MODE_1                                         RF_AUXADC_CH_1_AUXADC_CH_MODE_1_Msk                                                       /*!< 0:1 channel 0 threshold select  2: channel 0 interrupt enable 3: channel 0 AWD enable 5:4 channel 1 threshold select  6: channel 1 interrupt enable 7: channel 1 AWD enable  9:8 channel 2 threshold select  10: channel 2 interrupt enable 11: channel 2 AWD enable 13:12 channel 3 threshold select  14: channel 3 interrupt enable 15: channel 3 AWD enable 17:16 channel 4 threshold select  18: channel 4 interrupt enable 19: channel 4 AWD enable 21:20 channel 5 threshold select  22: channel 5 interrupt enable 23: channel 5 AWD enable  25:24 channel 6 threshold select  26: channel 6 interrupt enable 27: channel 6 AWD enable 29:28 channel 7 threshold select  30: channel 7 interrupt enable 31: channel 7 AWD enable */

/************  Bit definition for RF_AUXADC_CH_2 (0x118) register  ************/
#define RF_AUXADC_CH_2_AUXADC_CH_MODE_2_Pos                                     (0U)
#define RF_AUXADC_CH_2_AUXADC_CH_MODE_2_Msk                                     (0xFFFFFFFFU << RF_AUXADC_CH_2_AUXADC_CH_MODE_2_Pos)                                      /*!< 0xFFFFFFFF */
#define RF_AUXADC_CH_2_AUXADC_CH_MODE_2                                         RF_AUXADC_CH_2_AUXADC_CH_MODE_2_Msk                                                       /*!< 0:1 channel 8 threshold select  2: channel 8 interrupt enable 3: channel 8 AWD enable 5:4 channel 9 threshold select  6: channel 9 interrupt enable 7: channel 9 AWD enable  9:8 channel 10 threshold select  10: channel 10 interrupt enable 11: channel 10 AWD enable 13:12 channel 11 threshold select  14: channel 11 interrupt enable 15: channel 11 AWD enable 17:16 channel 12 threshold select  18: channel 12 interrupt enable 19: channel 12 AWD enable 21:20 channel 13 threshold select  22: channel 13 interrupt enable 23: channel 13 AWD enable  25:24 channel 14 threshold select  26: channel 14 interrupt enable 27: channel 14 AWD enable 29:28 channel 15 threshold select  30: channel 15 interrupt enable 31: channel 15 AWD enable */

/************  Bit definition for RF_AUXADC_CH_3 (0x11C) register  ************/
#define RF_AUXADC_CH_3_AUXADC_CH_MODE_3_Pos                                     (0U)
#define RF_AUXADC_CH_3_AUXADC_CH_MODE_3_Msk                                     (0xFFFFFFFFU << RF_AUXADC_CH_3_AUXADC_CH_MODE_3_Pos)                                      /*!< 0xFFFFFFFF */
#define RF_AUXADC_CH_3_AUXADC_CH_MODE_3                                         RF_AUXADC_CH_3_AUXADC_CH_MODE_3_Msk                                                       /*!< 0:1 channel 16 threshold select  2: channel 16 interrupt enable 3: channel 16 AWD enable 5:4 channel 17 threshold select  6: channel 17 interrupt enable 7: channel 17 AWD enable  9:8 channel 18 threshold select  10: channel 18 interrupt enable 11: channel 18 AWD enable 13:12 channel 19 threshold select  14: channel 19 interrupt enable 15: channel 19 AWD enable 17:16 channel 20 threshold select  18: channel 20 interrupt enable 19: channel 20 AWD enable 21:20 channel 21 threshold select  22: channel 21 interrupt enable 23: channel 21 AWD enable  25:24 channel 22 threshold select  26: channel 22 interrupt enable 27: channel 22 AWD enable 29:28 channel 23 threshold select  30: channel 23 interrupt enable 31: channel 23 AWD enable */

/***************  Bit definition for RF_ID_RF (0x1C0) register  ***************/
#define RF_ID_RF_ID_RF_Pos                                                      (0U)
#define RF_ID_RF_ID_RF_Msk                                                      (0xFFFFFFFFU << RF_ID_RF_ID_RF_Pos)                                                       /*!< 0xFFFFFFFF */
#define RF_ID_RF_ID_RF                                                          RF_ID_RF_ID_RF_Msk                                                                        /*!< ID read only */

/***************  Bit definition for RF_ID_SM (0x1C4) register  ***************/
#define RF_ID_SM_ID_SM_Pos                                                      (0U)
#define RF_ID_SM_ID_SM_Msk                                                      (0xFFFFFFFFU << RF_ID_SM_ID_SM_Pos)                                                       /*!< 0xFFFFFFFF */
#define RF_ID_SM_ID_SM                                                          RF_ID_SM_ID_SM_Msk                                                                        /*!< ID read only */

/************  Bit definition for RF_TX_LO_CTRL (0x1C8) register  *************/
#define RF_TX_LO_CTRL_LO_RESET_REVERT_Pos                                       (0U)
#define RF_TX_LO_CTRL_LO_RESET_REVERT_Msk                                       (0x00000001U << RF_TX_LO_CTRL_LO_RESET_REVERT_Pos)                                        /*!< 0x00000001 */
#define RF_TX_LO_CTRL_LO_RESET_REVERT                                           RF_TX_LO_CTRL_LO_RESET_REVERT_Msk                                                         /*!< Not used in 2500. */
#define RF_TX_LO_CTRL_WIFI_TX_LO_IDAC2_Pos                                      (4U)
#define RF_TX_LO_CTRL_WIFI_TX_LO_IDAC2_Msk                                      (0x00000007U << RF_TX_LO_CTRL_WIFI_TX_LO_IDAC2_Pos)                                       /*!< 0x00000070 */
#define RF_TX_LO_CTRL_WIFI_TX_LO_IDAC2                                          RF_TX_LO_CTRL_WIFI_TX_LO_IDAC2_Msk                                                        /*!< WiFi LO buffer 2nd stage resistive buffer bottom bias current control */
#define RF_TX_LO_CTRL_FSTN_ICBC_Pos                                             (12U)
#define RF_TX_LO_CTRL_FSTN_ICBC_Msk                                             (0x00000003U << RF_TX_LO_CTRL_FSTN_ICBC_Pos)                                              /*!< 0x00003000 */
#define RF_TX_LO_CTRL_FSTN_ICBC                                                 RF_TX_LO_CTRL_FSTN_ICBC_Msk                                                               /*!< ICBC reference NMOS mirror RC-filtering ctrl.  0x0, filtering res=600k-ohm 0x1, filtering res=300k-ohm 0x2 0r 3, no filtering resister. */
#define RF_TX_LO_CTRL_FSTP_ICBC_Pos                                             (14U)
#define RF_TX_LO_CTRL_FSTP_ICBC_Msk                                             (0x00000003U << RF_TX_LO_CTRL_FSTP_ICBC_Pos)                                              /*!< 0x0000C000 */
#define RF_TX_LO_CTRL_FSTP_ICBC                                                 RF_TX_LO_CTRL_FSTP_ICBC_Msk                                                               /*!< ICBC reference PMOS mirror RC-filtering ctrl. 0x0, filtering res=600k-ohm 0x1, filtering res=300k-ohm 0x2 0r 3, no filtering resister. */
#define RF_TX_LO_CTRL_WIFI_TX_LO_CTUNEI_Pos                                     (16U)
#define RF_TX_LO_CTRL_WIFI_TX_LO_CTUNEI_Msk                                     (0x00000003U << RF_TX_LO_CTRL_WIFI_TX_LO_CTUNEI_Pos)                                      /*!< 0x00030000 */
#define RF_TX_LO_CTRL_WIFI_TX_LO_CTUNEI                                         RF_TX_LO_CTRL_WIFI_TX_LO_CTUNEI_Msk                                                       /*!< IQ phase tuning of WiFi Tx LO */
#define RF_TX_LO_CTRL_WIFI_TX_LO_CTUNEQ_Pos                                     (18U)
#define RF_TX_LO_CTRL_WIFI_TX_LO_CTUNEQ_Msk                                     (0x00000003U << RF_TX_LO_CTRL_WIFI_TX_LO_CTUNEQ_Pos)                                      /*!< 0x000C0000 */
#define RF_TX_LO_CTRL_WIFI_TX_LO_CTUNEQ                                         RF_TX_LO_CTRL_WIFI_TX_LO_CTUNEQ_Msk                                                       /*!< IQ phase tuning of WiFi Tx LO */

/***********  Bit definition for RF_DSAUX_CTRL11 (0x1CC) register  ************/
#define RF_DSAUX_CTRL11_DSAUX_DITHER_TUNE_Pos                                   (0U)
#define RF_DSAUX_CTRL11_DSAUX_DITHER_TUNE_Msk                                   (0x0000000FU << RF_DSAUX_CTRL11_DSAUX_DITHER_TUNE_Pos)                                    /*!< 0x0000000F */
#define RF_DSAUX_CTRL11_DSAUX_DITHER_TUNE                                       RF_DSAUX_CTRL11_DSAUX_DITHER_TUNE_Msk                                                     /*!< Bit<3> for restb of pseudo number generator control; Bit<1:0> for dither reference bias current ctrl. */
#define RF_DSAUX_CTRL11_DSAUX_ITUNE_DACP_Pos                                    (4U)
#define RF_DSAUX_CTRL11_DSAUX_ITUNE_DACP_Msk                                    (0x0000000FU << RF_DSAUX_CTRL11_DSAUX_ITUNE_DACP_Pos)                                     /*!< 0x000000F0 */
#define RF_DSAUX_CTRL11_DSAUX_ITUNE_DACP                                        RF_DSAUX_CTRL11_DSAUX_ITUNE_DACP_Msk                                                      /*!< DS AUXADC DAC current control */
#define RF_DSAUX_CTRL11_DSAUX_ITUNE_DACN_Pos                                    (8U)
#define RF_DSAUX_CTRL11_DSAUX_ITUNE_DACN_Msk                                    (0x0000000FU << RF_DSAUX_CTRL11_DSAUX_ITUNE_DACN_Pos)                                     /*!< 0x00000F00 */
#define RF_DSAUX_CTRL11_DSAUX_ITUNE_DACN                                        RF_DSAUX_CTRL11_DSAUX_ITUNE_DACN_Msk                                                      /*!< DS AUXADC DAC current control */
#define RF_DSAUX_CTRL11_DSAUX_ITUNE_OPAMP_Pos                                   (12U)
#define RF_DSAUX_CTRL11_DSAUX_ITUNE_OPAMP_Msk                                   (0x0000000FU << RF_DSAUX_CTRL11_DSAUX_ITUNE_OPAMP_Pos)                                    /*!< 0x0000F000 */
#define RF_DSAUX_CTRL11_DSAUX_ITUNE_OPAMP                                       RF_DSAUX_CTRL11_DSAUX_ITUNE_OPAMP_Msk                                                     /*!< DS AUXADC opamp current control */
#define RF_DSAUX_CTRL11_DSAUX_CK_CTRL_Pos                                       (16U)
#define RF_DSAUX_CTRL11_DSAUX_CK_CTRL_Msk                                       (0x00000003U << RF_DSAUX_CTRL11_DSAUX_CK_CTRL_Pos)                                        /*!< 0x00030000 */
#define RF_DSAUX_CTRL11_DSAUX_CK_CTRL                                           RF_DSAUX_CTRL11_DSAUX_CK_CTRL_Msk                                                         /*!< DS AUXADC over-sampling clk control:  0x3 80M 0x2 40M 0x1 20M 0x0 10M */

/************  Bit definition for RF_DSAUX_CTRL2 (0x1D0) register  ************/
#define RF_DSAUX_CTRL2_DSAUX_DITHER_EN_Pos                                      (0U)
#define RF_DSAUX_CTRL2_DSAUX_DITHER_EN_Msk                                      (0x00000001U << RF_DSAUX_CTRL2_DSAUX_DITHER_EN_Pos)                                       /*!< 0x00000001 */
#define RF_DSAUX_CTRL2_DSAUX_DITHER_EN                                          RF_DSAUX_CTRL2_DSAUX_DITHER_EN_Msk                                                        /*!< Enable DS AUXADC dithering. */
#define RF_DSAUX_CTRL2_DSAUX_EN_Pos                                             (1U)
#define RF_DSAUX_CTRL2_DSAUX_EN_Msk                                             (0x00000001U << RF_DSAUX_CTRL2_DSAUX_EN_Pos)                                              /*!< 0x00000002 */
#define RF_DSAUX_CTRL2_DSAUX_EN                                                 RF_DSAUX_CTRL2_DSAUX_EN_Msk                                                               /*!< Enable DS AUXADC for AUXADC path. */
#define RF_DSAUX_CTRL2_DSAUX_CFG_STG1_Pos                                       (2U)
#define RF_DSAUX_CTRL2_DSAUX_CFG_STG1_Msk                                       (0x00000001U << RF_DSAUX_CTRL2_DSAUX_CFG_STG1_Pos)                                        /*!< 0x00000004 */
#define RF_DSAUX_CTRL2_DSAUX_CFG_STG1                                           RF_DSAUX_CTRL2_DSAUX_CFG_STG1_Msk                                                         /*!< Config the DS AUXADC to be 1-stage. */
#define RF_DSAUX_CTRL2_DSAUX_VCM_OPAMP_Pos                                      (4U)
#define RF_DSAUX_CTRL2_DSAUX_VCM_OPAMP_Msk                                      (0x00000007U << RF_DSAUX_CTRL2_DSAUX_VCM_OPAMP_Pos)                                       /*!< 0x00000070 */
#define RF_DSAUX_CTRL2_DSAUX_VCM_OPAMP                                          RF_DSAUX_CTRL2_DSAUX_VCM_OPAMP_Msk                                                        /*!< Set the common mode voltage for op-amps used in DS AUXADC. */
#define RF_DSAUX_CTRL2_DSAUX_C2_TRIM_Pos                                        (8U)
#define RF_DSAUX_CTRL2_DSAUX_C2_TRIM_Msk                                        (0x0000001FU << RF_DSAUX_CTRL2_DSAUX_C2_TRIM_Pos)                                         /*!< 0x00001F00 */
#define RF_DSAUX_CTRL2_DSAUX_C2_TRIM                                            RF_DSAUX_CTRL2_DSAUX_C2_TRIM_Msk                                                          /*!< Stage-2 integrator cap tuning */
#define RF_DSAUX_CTRL2_DSAUX_C1_TRIM_Pos                                        (16U)
#define RF_DSAUX_CTRL2_DSAUX_C1_TRIM_Msk                                        (0x0000007FU << RF_DSAUX_CTRL2_DSAUX_C1_TRIM_Pos)                                         /*!< 0x007F0000 */
#define RF_DSAUX_CTRL2_DSAUX_C1_TRIM                                            RF_DSAUX_CTRL2_DSAUX_C1_TRIM_Msk                                                          /*!< Stage-1 integrator cap tuning */

/**********  Bit definition for RF_CALADC_LO_CTRL (0x1D4) register  ***********/
#define RF_CALADC_LO_CTRL_CALADC_VCT_FINE_Pos                                   (0U)
#define RF_CALADC_LO_CTRL_CALADC_VCT_FINE_Msk                                   (0x00000001U << RF_CALADC_LO_CTRL_CALADC_VCT_FINE_Pos)                                    /*!< 0x00000001 */
#define RF_CALADC_LO_CTRL_CALADC_VCT_FINE                                       RF_CALADC_LO_CTRL_CALADC_VCT_FINE_Msk                                                     /*!< Enable CALADC to set vctrl reference to finer steps */
#define RF_CALADC_LO_CTRL_CALADC_VCT_Pos                                        (1U)
#define RF_CALADC_LO_CTRL_CALADC_VCT_Msk                                        (0x00000007U << RF_CALADC_LO_CTRL_CALADC_VCT_Pos)                                         /*!< 0x0000000E */
#define RF_CALADC_LO_CTRL_CALADC_VCT                                            RF_CALADC_LO_CTRL_CALADC_VCT_Msk                                                          /*!< Set vctl reference region(band) 0b'xx1 0.50-0.51-0.52-0.53-0.54 0b'x10 0.55-0.56-0.57-0.58-0.59 0b'100 0.60-0.61-0.62-0.63-0.64 0b'000 0.65-0.66-0.67-0.68-0.69 */
#define RF_CALADC_LO_CTRL_CBC_IDAC_DCOC_Pos                                     (4U)
#define RF_CALADC_LO_CTRL_CBC_IDAC_DCOC_Msk                                     (0x00000003U << RF_CALADC_LO_CTRL_CBC_IDAC_DCOC_Pos)                                      /*!< 0x00000030 */
#define RF_CALADC_LO_CTRL_CBC_IDAC_DCOC                                         RF_CALADC_LO_CTRL_CBC_IDAC_DCOC_Msk                                                       /*!< Added fine tune IDAC range for DCOC reference current (was 2uA in A0). 6-bit DCOC is based on this current. 0x0 1.0uA 0x1 1.2uA 0x2 1.4uA 0x3 1.6uA */
#define RF_CALADC_LO_CTRL_LO_RST_MMDDIV2_Pos                                    (8U)
#define RF_CALADC_LO_CTRL_LO_RST_MMDDIV2_Msk                                    (0x00000001U << RF_CALADC_LO_CTRL_LO_RST_MMDDIV2_Pos)                                     /*!< 0x00000100 */
#define RF_CALADC_LO_CTRL_LO_RST_MMDDIV2                                        RF_CALADC_LO_CTRL_LO_RST_MMDDIV2_Msk                                                      /*!< Reset mmd-div2 I/Q initial values. */
#define RF_CALADC_LO_CTRL_LO_RST_RXDIV2_Pos                                     (9U)
#define RF_CALADC_LO_CTRL_LO_RST_RXDIV2_Msk                                     (0x00000001U << RF_CALADC_LO_CTRL_LO_RST_RXDIV2_Pos)                                      /*!< 0x00000200 */
#define RF_CALADC_LO_CTRL_LO_RST_RXDIV2                                         RF_CALADC_LO_CTRL_LO_RST_RXDIV2_Msk                                                       /*!< Reset rx-div2 I/Q initial values. */
#define RF_CALADC_LO_CTRL_LO_SWAP_MMDDIV2_Pos                                   (10U)
#define RF_CALADC_LO_CTRL_LO_SWAP_MMDDIV2_Msk                                   (0x00000001U << RF_CALADC_LO_CTRL_LO_SWAP_MMDDIV2_Pos)                                    /*!< 0x00000400 */
#define RF_CALADC_LO_CTRL_LO_SWAP_MMDDIV2                                       RF_CALADC_LO_CTRL_LO_SWAP_MMDDIV2_Msk                                                     /*!< Swap mmd-div2 I/Q. */
#define RF_CALADC_LO_CTRL_LO_SWAP_RXDIV2_Pos                                    (11U)
#define RF_CALADC_LO_CTRL_LO_SWAP_RXDIV2_Msk                                    (0x00000001U << RF_CALADC_LO_CTRL_LO_SWAP_RXDIV2_Pos)                                     /*!< 0x00000800 */
#define RF_CALADC_LO_CTRL_LO_SWAP_RXDIV2                                        RF_CALADC_LO_CTRL_LO_SWAP_RXDIV2_Msk                                                      /*!< Swap rx-div2 I/Q. */





/** @}
  * //Peripheral_Registers_Bits_Definition
  */
  
  
/** @}
  * //opl2500
  */

/** @}
  * //CMSIS
  */

  
#ifdef __cplusplus
}
#endif
#include "opl2500_patch.h"
#endif  /* _OPL2500_H_ */
