INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_Lab_23/assignment_7_part_4/assignment_7_part_4.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_Lab_23/assignment_7_part_4/assignment_7_part_4.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module left_shift
INFO: [VRFC 10-311] analyzing module right_shift_logical
INFO: [VRFC 10-311] analyzing module right_shift_arithmetic
INFO: [VRFC 10-311] analyzing module and_op
INFO: [VRFC 10-311] analyzing module or_op
INFO: [VRFC 10-311] analyzing module not_op
INFO: [VRFC 10-311] analyzing module cla
INFO: [VRFC 10-311] analyzing module large_adder
INFO: [VRFC 10-311] analyzing module complementor
INFO: [VRFC 10-311] analyzing module subtractor
INFO: [VRFC 10-311] analyzing module xor_op
INFO: [VRFC 10-311] analyzing module my_decoder
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module reg_bank
INFO: [VRFC 10-311] analyzing module pos_edge_det
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_Lab_23/assignment_7_part_4/assignment_7_part_4.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
