
% ===============================================================
%                   FPGA Applications
% ===============================================================
@inproceedings{FPGA_FPGA2017_Ling,
  title={The Role of {FPGAs} in Deep Learning},
  author={Ling, Andrew and Anderson, Jason},
  booktitle=fpga,
  pages={3--3},
  year={2017},
}
@inproceedings{FPGA_FPGA2017_Constantinides,
  title={{FPGAs} in the Cloud},
  author={Constantinides, George A.},
  booktitle=fpga,
  pages={167--167},
  year={2017},
}


% ===============================================================
%                 FPGA Place & Route
% ===============================================================
% ==== FPGA P&R
@article{FPGA_TRETS2014_VTR,
  title={{VTR 7.0}: Next generation architecture and {CAD} system for {FPGAs}},
  author={Luu, Jason and Goeders, Jeffrey and Wainberg, Michael and Somerville, Andrew and Yu, Thien and Nasartschuk, Konstantin and Nasr, Miad and Wang, Sen and Liu, Tim and Ahmed, Nooruddin and others},
  journal=trets,
  volume={7},
  number={2},
  pages={6},
  year={2014},
  publisher={ACM},
}
% ==== FPGA Placement
%{{{
@article{FPGA_TCAD2005_Maidee,
  title={Timing-driven partitioning-based placement for island style {FPGAs}},
  author={Maidee, Pongstorn and Ababei, Cristinel and Bazargan, Kia},
  journal=tcad,
  volume={24},
  number={3},
  pages={395--406},
  year={2005},
  publisher={IEEE},
}
@inproceedings{FPGA_FPL2005_Xu,
  title={{QPF}: efficient quadratic placement for {FPGAs}},
  author={Xu, Yonghong and Khalid, Mohammed A.~S.},
  booktitle=fpl,
  pages={555--558},
  year={2005},
}
@inproceedings{FPGA_ICCAD2006_Tom,
  title={{Un/DoPack}: re-clustering of large system-on-chip designs with interconnect variation for low-cost {FPGAs}},
  author={Tom, Marvin and Leong, David and Lemieux, Guy},
  booktitle=iccad,
  pages={680--687},
  year={2006},
}
@inproceedings{FPGA_FPL2007_Chen,
  title={Improving timing-driven {FPGA} packing with physical information},
  author={Chen, Doris T and Vorwerk, Kristofer and Kennings, Andrew},
  booktitle=fpl,
  pages={117--123},
  year={2007},
}
@inproceedings{FPGA_ASICON2009_Xie,
  title={A New {FPGA} placement algorithm for heterogeneous resources},
  author={Xie, Ding and Xu, Jiawei and Lai, Jinmei},
  booktitle=asicon,
  pages={742--746},
  year={2009},
}
@inproceedings{FPGA_FPGA2011_Wang,
  title = {Scalable and Deterministic Timing-driven Parallel Placement for {FPGAs}},
  author = {Wang, Chris C. and Lemieux, Guy G.~F.},
  booktitle = fpga,
  pages = {153--162},
  year = {2011},
} 
@article{FPGA_JVLSI2011_Xu,
  title={{StarPlace}: A new analytic method for {FPGA} placement},
  author={M.~Xu and Gr{\'e}wal, Gary and Areibi, Shawki},
  journal=jvlsi,
  volume={44},
  number={3},
  pages={192--204},
  year={2011},
  publisher={Elsevier},
}
@inproceedings{FPGA_FPL2012_Gort,
  title={Analytical placement for heterogeneous {FPGAs}},
  author={Gort, Marcel and Anderson, Jason H.},
  booktitle=fpl,
  pages={143--150},
  year={2012},
}
@inproceedings{FPGA_DAC2013_Lin,
  title={An efficient and effective analytical placer for {FPGAs}},
  author={Lin, Tzu-Hen and Banerjee, Pritha and Chang, Yao-Wen},
  booktitle=dac,
  pages={10:1--10:6},
  year={2013},
}
@inproceedings{FPGA_FPGA2014_Feng,
  title={Rent's rule based {FPGA} packing for routability optimization},
  author={Feng, Wenyi and Greene, Jonathan and Vorwerk, Kristofer and Pevzner, Val and Kundu, Arun},
  booktitle=fpga,
  pages={31--34},
  year={2014},
}
@inproceedings{FPGA_ICCAD2014_Chen,
  title={Efficient and effective packing and analytical placement for large-scale heterogeneous {FPGAs}},
  author={Chen, Yu-Chen and Chen, Sheng-Yen and Chang, Yao-Wen},
  booktitle=iccad,
  pages={647--654},
  year={2014},
}
@inproceedings{FPGA_DAC2015_Chen,
  title={Routing-architecture-aware analytical placement for heterogeneous {FPGAs}},
  author={Chen, Sheng-Yen and Chang, Yao-Wen},
  booktitle=dac,
  pages={27:1--27:6},
  year={2015},
}
@inproceedings{FPGA_ISPD2016_Yang,
  title={Routability-Driven {FPGA} Placement Contest},
  author={Yang, Stephen and Gayasen, Aman and Mulpuri, Chandra and Reddy, Sainath and Aggarwal, Rajat},
  booktitle=ispd,
  pages={139--143},
  year={2016},
}
@inproceedings{FPGA_ICCAD2016_Li,
  title={{UTPlaceF}: A Routability-driven {FPGA} Placer with Physical and Congestion aware Packing},
  author={Li, Wuxi and Dhar, Shounak and Pan, David Z.},
  booktitle=iccad,
  pages={66:1--66:7},
  year={2016},
}
@inproceedings{FPGA_ICCAD2016_Pui,
  title={{RippleFPGA}: A Routability-driven Placement for Large-scale Heterogeneous {FPGAs}},
  author={Pui, Chak-Wa and Chen, Gengjie and Chow, Wing-Kai and Lam, Ka-Chun and Kuang, Jian and Tu, Peishan and Zhang, Hang and Young, Evangeline F.~Y. and Yu, Bei},
  booktitle=iccad,
  pages={67:1--67:8},
  year={2016},
} 
@inproceedings{FPGA_ICCAD2016_Pattison,
  title={{GPlace}: A congestion-aware placement tool for UltraScale {FPGAs}},
  author={Pattison, Ryan and Abuowaimer, Ziad and Areibi, Shawki and Gr{\'e}wal, Gary and Vannelli, Anthony},
  booktitle=iccad,
  pages={68:1--68:7},
  year={2016},
}
@inproceedings{FPGA_ISPD2017_Yang,
  title={Clock-Aware {FPGA} Placement Contest},
  author={Yang, Stephen and Mulpuri, Chandra and Reddy, Sainath and Kalase, Meghraj and Dasasathyan, Srinivasan and Dehkordi, Mehrdad E and Tom, Marvin and Aggarwal, Rajat},
  booktitle=ispd,
  pages={159--164},
  year={2017},
}
%}}}

