// Copyright (C) 1991-2008 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II"
// VERSION "Version 8.1 Build 163 10/28/2008 SJ Web Edition"

// DATE "12/01/2024 13:03:36"

// 
// Device: Altera EPF10K10TC144-3 Package TQFP144
// 

// 
// This Verilog file should be used for PrimeTime (Verilog) only
// 

`timescale 1 ps/ 1 ps

module fan_light_pass (
	ir1,
	ir2,
	ntc,
	clk,
	reset,
	password,
	fan,
	led,
	an,
	seg,
	dp,
	LED_COM,
	gate_open,
	corridor_light);
input 	ir1;
input 	ir2;
input 	ntc;
input 	clk;
input 	reset;
input 	[3:0] password;
output 	fan;
output 	led;
output 	[3:0] an;
output 	[6:0] seg;
output 	dp;
inout 	LED_COM;
output 	gate_open;
output 	corridor_light;

wire gnd = 1'b0;
wire vcc = 1'b1;

// synopsys translate_off
initial $sdf_annotate("fan_light_pass_v.sdo");
// synopsys translate_on

wire \clk_div_rtl_2|wysi_counter|q[5] ;
wire \clk_div_rtl_2|wysi_counter|q[4] ;
wire \clk_div_rtl_2|wysi_counter|q[3] ;
wire \count_out_rtl_1|wysi_counter|q[0] ;
wire \count_in_rtl_0|wysi_counter|q[1] ;
wire \count_in_rtl_0|wysi_counter|q[2] ;
wire \exit_state.10~regout ;
wire \Selector3~53_combout ;
wire \entry_state.10~regout ;
wire \Selector0~52_combout ;
wire \seconds_remaining[0]~regout ;
wire \seconds_remaining[1]~regout ;
wire \seconds_remaining[2]~regout ;
wire \seconds_remaining[3]~regout ;
wire \clk_div_rtl_2|wysi_counter|q[2] ;
wire \exit_state.01~regout ;
wire \entry_state.01~regout ;
wire \clk_div_rtl_2|wysi_counter|q[1] ;
wire \exit_state.00~regout ;
wire \entry_state.00~regout ;
wire \Mod0|auto_generated|divider|divider|add_sub_19|cout ;
wire \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17]~combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[311]~3051_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_18|cout ;
wire \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[6]~COUT ;
wire \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[6]~combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[330]~3052_combout ;
wire \always4~294_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[315]~3055_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[334]~3056_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[10]~COUT ;
wire \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[10]~combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[334]~3057_combout ;
wire \always4~295_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[317]~3060_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[336]~3061_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[12]~COUT ;
wire \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[12]~combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[336]~3062_combout ;
wire \always4~296_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[5]~COUT ;
wire \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[5]~combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[329]~3063_combout ;
wire \always4~297_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[313]~3064_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[332]~3065_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[8]~COUT ;
wire \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[8]~combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[332]~3066_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[319]~3067_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[319]~3068_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[14]~COUT ;
wire \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[14]~combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[338]~3069_combout ;
wire \always4~299_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[316]~3070_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[335]~3071_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[11]~COUT ;
wire \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[11]~combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[335]~3072_combout ;
wire \always4~300_combout ;
wire \always4~301_combout ;
wire \always4~302_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[318]~3074_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[337]~3075_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[13]~COUT ;
wire \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[13]~combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[337]~3076_combout ;
wire \always4~303_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[320]~3077_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[339]~3078_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[15]~COUT ;
wire \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[15]~combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[339]~3079_combout ;
wire \always4~304_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[6]~COUT ;
wire \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[6]~combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[5]~COUT ;
wire \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[5]~combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[15]~COUT ;
wire \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[15]~combout ;
wire \always4~305_combout ;
wire \LessThan1~47_combout ;
wire \always4~307_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[8]~COUT ;
wire \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[8]~combout ;
wire \always4~308_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[11]~COUT ;
wire \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[11]~combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[9]~COUT ;
wire \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[9]~combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[16]~COUT ;
wire \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[16]~combout ;
wire \always4~309_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[14]~COUT ;
wire \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[14]~combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[12]~COUT ;
wire \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[12]~combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[13]~COUT ;
wire \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[13]~combout ;
wire \always4~310_combout ;
wire \always4~311_combout ;
wire \seconds_remaining~210_combout ;
wire \Add4~91_combout ;
wire \Equal2~192_combout ;
wire \timer[19]~regout ;
wire \Equal2~194_combout ;
wire \clk_div_rtl_2|wysi_counter|q[0] ;
wire \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~300_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[5]~302_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[5]~304_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~216_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[8]~222_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[8]~225_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[9]~308_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[9]~312_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[10]~228_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[10]~231_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[11]~316_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[11]~320_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[6]~234_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[6]~237_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[7]~324_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[7]~328_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[12]~240_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[12]~243_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[13]~332_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[13]~336_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[9]~246_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[9]~249_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[10]~340_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[10]~344_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[11]~252_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[11]~255_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[12]~348_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[12]~352_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[13]~258_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[13]~261_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[14]~356_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[14]~360_combout ;
wire \Add3|adder|result_node|cout[18] ;
wire \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[5]~263_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[321]~3082_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[340]~3083_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[16]~COUT ;
wire \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[16]~combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[340]~3084_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[304]~3085_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[304]~3086_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[322]~3087_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[322]~3088_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[311]~3089_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[296]~3090_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[296]~3091_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[315]~3092_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[9]~COUT ;
wire \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[9]~combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[298]~3093_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[298]~3094_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[317]~3095_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[312]~3096_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[331]~3097_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[7]~COUT ;
wire \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[7]~combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[331]~3098_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[314]~3099_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[314]~3100_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[333]~3101_combout ;
wire \always4~343 ;
wire \always4~318_combout ;
wire \always4~322_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[294]~3102_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[294]~3103_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[313]~3104_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[300]~3105_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[300]~3106_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[297]~3107_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[297]~3108_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[316]~3109_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[299]~3110_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[299]~3111_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[318]~3112_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[301]~3113_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[301]~3114_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[320]~3115_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[338]~3116_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[338]~3117_combout ;
wire \always4~346 ;
wire \always4~320_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[10]~COUT ;
wire \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[10]~combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[7]~COUT ;
wire \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[7]~combout ;
wire \always4~323_combout ;
wire \Add3|adder|unreg_res_node[19]~combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[14]~266_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[14]~269_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[15]~364_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[15]~368_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[16]~372_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[16]~376_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[15]~272_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[15]~275_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[7]~278_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[7]~281_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[8]~380_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[8]~384_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[6]~388_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[6]~392_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[302]~3118_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[302]~3119_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[321]~3120_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[303]~3121_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[303]~3122_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[295]~3123_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[295]~3124_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[312]~3125_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[333]~3126_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[333]~3127_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[330]~3128_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[329]~3129_combout ;
wire \current_digit[0]~20_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17]~545 ;
wire \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~398_cout ;
wire \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399 ;
wire \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~502_cout ;
wire \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503 ;
wire \ir2~dataout ;
wire \ir1~dataout ;
wire \password[3]~dataout ;
wire \ntc~dataout ;
wire \reset~dataout ;
wire \clk~dataout ;
wire \count_in_rtl_0|wysi_counter|q[0] ;
wire \Add2|adder|result_node|cs_buffer[1]~combout ;
wire \count_out_rtl_1|wysi_counter|counter_cell[0]~COUT ;
wire \count_out_rtl_1|wysi_counter|q[1] ;
wire \Add2|adder|result_node|cout[1] ;
wire \Add2|adder|result_node|cs_buffer[2]~combout ;
wire \count_out_rtl_1|wysi_counter|counter_cell[1]~COUT ;
wire \count_out_rtl_1|wysi_counter|q[2] ;
wire \Add2|adder|result_node|cout[2] ;
wire \Add2|adder|result_node|cs_buffer[3]~combout ;
wire \Mux0~248_combout ;
wire \clk_div_rtl_2|wysi_counter|counter_cell[0]~COUT ;
wire \clk_div_rtl_2|wysi_counter|counter_cell[1]~COUT ;
wire \clk_div_rtl_2|wysi_counter|counter_cell[2]~COUT ;
wire \clk_div_rtl_2|wysi_counter|counter_cell[3]~COUT ;
wire \clk_div_rtl_2|wysi_counter|counter_cell[4]~COUT ;
wire \clk_div_rtl_2|wysi_counter|counter_cell[5]~COUT ;
wire \clk_div_rtl_2|wysi_counter|q[6] ;
wire \Mux0~249_combout ;
wire \count_in_rtl_0|wysi_counter|counter_cell[0]~COUT ;
wire \count_in_rtl_0|wysi_counter|counter_cell[1]~COUT ;
wire \count_in_rtl_0|wysi_counter|counter_cell[2]~COUT ;
wire \count_in_rtl_0|wysi_counter|q[3] ;
wire \count_out_rtl_1|wysi_counter|counter_cell[2]~COUT ;
wire \count_out_rtl_1|wysi_counter|q[3] ;
wire \Add2|adder|result_node|cout[3] ;
wire \Add2|adder|unreg_res_node[4]~combout ;
wire \Mux0~250_combout ;
wire \mux_sel[0]~regout ;
wire \mux_sel[1]~regout ;
wire \an[0]~reg0_regout ;
wire \an[1]~reg0_regout ;
wire \Selector9~82_combout ;
wire \current_digit[0]~regout ;
wire \Selector8~82_combout ;
wire \current_digit[1]~regout ;
wire \Selector7~82_combout ;
wire \current_digit[2]~regout ;
wire \Selector6~82_combout ;
wire \current_digit[3]~regout ;
wire \WideOr6~4_combout ;
wire \WideOr5~4_combout ;
wire \WideOr4~4_combout ;
wire \WideOr3~4_combout ;
wire \WideOr2~4_combout ;
wire \WideOr1~4_combout ;
wire \WideOr0~4_combout ;
wire \password[1]~dataout ;
wire \password[2]~dataout ;
wire \password[0]~dataout ;
wire \Equal0~38_combout ;
wire \Add3|adder|result_node|cs_buffer[0]~combout ;
wire \timer[0]~regout ;
wire \Add3|adder|result_node|cout[0] ;
wire \Add3|adder|result_node|cs_buffer[1]~combout ;
wire \timer[1]~regout ;
wire \Add3|adder|result_node|cout[1] ;
wire \Add3|adder|result_node|cs_buffer[2]~combout ;
wire \timer[2]~regout ;
wire \Add3|adder|result_node|cout[2] ;
wire \Add3|adder|result_node|cs_buffer[3]~combout ;
wire \timer[3]~regout ;
wire \Add3|adder|result_node|cout[3] ;
wire \Add3|adder|result_node|cs_buffer[4]~combout ;
wire \timer[4]~regout ;
wire \Add3|adder|result_node|cout[4] ;
wire \Add3|adder|result_node|cs_buffer[5]~combout ;
wire \timer[5]~regout ;
wire \Add3|adder|result_node|cout[5] ;
wire \Add3|adder|result_node|cs_buffer[6]~combout ;
wire \timer[6]~regout ;
wire \Add3|adder|result_node|cout[6] ;
wire \Add3|adder|result_node|cs_buffer[7]~combout ;
wire \timer[7]~regout ;
wire \Add3|adder|result_node|cout[7] ;
wire \Add3|adder|result_node|cs_buffer[8]~combout ;
wire \timer~436_combout ;
wire \timer[8]~regout ;
wire \Add3|adder|result_node|cout[8] ;
wire \Add3|adder|result_node|cs_buffer[9]~combout ;
wire \timer[9]~regout ;
wire \Add3|adder|result_node|cout[9] ;
wire \Add3|adder|result_node|cs_buffer[10]~combout ;
wire \timer[10]~regout ;
wire \Add3|adder|result_node|cout[10] ;
wire \Add3|adder|result_node|cs_buffer[11]~combout ;
wire \timer[11]~regout ;
wire \Add3|adder|result_node|cout[11] ;
wire \Add3|adder|result_node|cs_buffer[12]~combout ;
wire \timer[12]~regout ;
wire \Add3|adder|result_node|cout[12] ;
wire \Add3|adder|result_node|cs_buffer[13]~combout ;
wire \timer[13]~regout ;
wire \Add3|adder|result_node|cout[13] ;
wire \Add3|adder|result_node|cs_buffer[14]~combout ;
wire \timer[14]~regout ;
wire \Add3|adder|result_node|cout[14] ;
wire \Add3|adder|result_node|cs_buffer[15]~combout ;
wire \timer[15]~regout ;
wire \Add3|adder|result_node|cout[15] ;
wire \Add3|adder|result_node|cs_buffer[16]~combout ;
wire \timer[16]~regout ;
wire \Add3|adder|result_node|cout[16] ;
wire \Add3|adder|result_node|cs_buffer[17]~combout ;
wire \timer[17]~regout ;
wire \Add3|adder|result_node|cout[17] ;
wire \Add3|adder|result_node|cs_buffer[18]~combout ;
wire \timer[18]~regout ;
wire \Equal2~202 ;
wire \Equal2~196_combout ;
wire \Equal2~205 ;
wire \Equal2~197_combout ;
wire \Equal2~185_combout ;
wire \gate_open~28_combout ;
wire \gate_open~reg0_regout ;
wire \gate_open~32_regout ;

wire \ALT_INV_an[0]~reg0_regout ;
wire \ALT_INV_an[1]~reg0_regout ;
wire \ALT_INV_WideOr5~4_combout ;
wire \ALT_INV_WideOr4~4_combout ;
wire \ALT_INV_WideOr3~4_combout ;
wire \ALT_INV_WideOr2~4_combout ;
wire \ALT_INV_WideOr1~4_combout ;
wire \ALT_INV_WideOr0~4_combout ;

INV \INV_INST_an[0]~reg0_regout  (
	.IN1(\an[0]~reg0_regout ),
	.Y(\ALT_INV_an[0]~reg0_regout ));

INV \INV_INST_an[1]~reg0_regout  (
	.IN1(\an[1]~reg0_regout ),
	.Y(\ALT_INV_an[1]~reg0_regout ));

INV \INV_INST_WideOr5~4_combout  (
	.IN1(\WideOr5~4_combout ),
	.Y(\ALT_INV_WideOr5~4_combout ));

INV \INV_INST_WideOr4~4_combout  (
	.IN1(\WideOr4~4_combout ),
	.Y(\ALT_INV_WideOr4~4_combout ));

INV \INV_INST_WideOr3~4_combout  (
	.IN1(\WideOr3~4_combout ),
	.Y(\ALT_INV_WideOr3~4_combout ));

INV \INV_INST_WideOr2~4_combout  (
	.IN1(\WideOr2~4_combout ),
	.Y(\ALT_INV_WideOr2~4_combout ));

INV \INV_INST_WideOr1~4_combout  (
	.IN1(\WideOr1~4_combout ),
	.Y(\ALT_INV_WideOr1~4_combout ));

INV \INV_INST_WideOr0~4_combout  (
	.IN1(\WideOr0~4_combout ),
	.Y(\ALT_INV_WideOr0~4_combout ));

// atom is at LC7_C7
flex10ke_lcell \clk_div_rtl_2|wysi_counter|counter_cell[5] (
// Equation(s):
// \clk_div_rtl_2|wysi_counter|q[5]  = DFFEA(\clk_div_rtl_2|wysi_counter|q[5]  $ \clk_div_rtl_2|wysi_counter|counter_cell[4]~COUT , GLOBAL(\clk~dataout ), !GLOBAL(\reset~dataout ), , , , )
// \clk_div_rtl_2|wysi_counter|counter_cell[5]~COUT  = CARRY(\clk_div_rtl_2|wysi_counter|q[5]  & (\clk_div_rtl_2|wysi_counter|counter_cell[4]~COUT ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(\clk_div_rtl_2|wysi_counter|counter_cell[4]~COUT ),
	.cascin(vcc),
	.modesel(7'b1000100),
	.combout(),
	.regout(\clk_div_rtl_2|wysi_counter|q[5] ),
	.cout(\clk_div_rtl_2|wysi_counter|counter_cell[5]~COUT ),
	.cascout(),
	.pathsel(10'b1000100000));
// synopsys translate_off
// defparam \clk_div_rtl_2|wysi_counter|counter_cell[5] .cin_used = "true";
// defparam \clk_div_rtl_2|wysi_counter|counter_cell[5] .clock_enable_mode = "false";
// defparam \clk_div_rtl_2|wysi_counter|counter_cell[5] .lut_mask = "3ca0";
// defparam \clk_div_rtl_2|wysi_counter|counter_cell[5] .operation_mode = "up_dn_cntr";
// defparam \clk_div_rtl_2|wysi_counter|counter_cell[5] .output_mode = "reg_only";
// defparam \clk_div_rtl_2|wysi_counter|counter_cell[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_C1
flex10ke_lcell \count_out_rtl_1|wysi_counter|counter_cell[0] (
// Equation(s):
// \count_out_rtl_1|wysi_counter|q[0]  = DFFEA((\Selector3~53_combout  $ \count_out_rtl_1|wysi_counter|q[0] ) & VCC, GLOBAL(\clk~dataout ), !GLOBAL(\reset~dataout ), , , , )
// \count_out_rtl_1|wysi_counter|counter_cell[0]~COUT  = CARRY(\count_out_rtl_1|wysi_counter|q[0] )

	.dataa(\Selector3~53_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1001000),
	.combout(),
	.regout(\count_out_rtl_1|wysi_counter|q[0] ),
	.cout(\count_out_rtl_1|wysi_counter|counter_cell[0]~COUT ),
	.cascout(),
	.pathsel(10'b1000100001));
// synopsys translate_off
// defparam \count_out_rtl_1|wysi_counter|counter_cell[0] .clock_enable_mode = "false";
// defparam \count_out_rtl_1|wysi_counter|counter_cell[0] .lut_mask = "66aa";
// defparam \count_out_rtl_1|wysi_counter|counter_cell[0] .operation_mode = "clrb_cntr";
// defparam \count_out_rtl_1|wysi_counter|counter_cell[0] .output_mode = "reg_only";
// defparam \count_out_rtl_1|wysi_counter|counter_cell[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_C2
flex10ke_lcell \count_in_rtl_0|wysi_counter|counter_cell[1] (
// Equation(s):
// \count_in_rtl_0|wysi_counter|q[1]  = DFFEA((\count_in_rtl_0|wysi_counter|q[1]  $ (\Selector0~52_combout  & \count_in_rtl_0|wysi_counter|counter_cell[0]~COUT )) & VCC, GLOBAL(\clk~dataout ), !GLOBAL(\reset~dataout ), , , , )
// \count_in_rtl_0|wysi_counter|counter_cell[1]~COUT  = CARRY(\count_in_rtl_0|wysi_counter|q[1]  & (\count_in_rtl_0|wysi_counter|counter_cell[0]~COUT ))

	.dataa(\Selector0~52_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(\count_in_rtl_0|wysi_counter|counter_cell[0]~COUT ),
	.cascin(vcc),
	.modesel(7'b1001000),
	.combout(),
	.regout(\count_in_rtl_0|wysi_counter|q[1] ),
	.cout(\count_in_rtl_0|wysi_counter|counter_cell[1]~COUT ),
	.cascout(),
	.pathsel(10'b1000100001));
// synopsys translate_off
// defparam \count_in_rtl_0|wysi_counter|counter_cell[1] .cin_used = "true";
// defparam \count_in_rtl_0|wysi_counter|counter_cell[1] .clock_enable_mode = "false";
// defparam \count_in_rtl_0|wysi_counter|counter_cell[1] .lut_mask = "6ca0";
// defparam \count_in_rtl_0|wysi_counter|counter_cell[1] .operation_mode = "clrb_cntr";
// defparam \count_in_rtl_0|wysi_counter|counter_cell[1] .output_mode = "reg_only";
// defparam \count_in_rtl_0|wysi_counter|counter_cell[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_C2
flex10ke_lcell \count_in_rtl_0|wysi_counter|counter_cell[2] (
// Equation(s):
// \count_in_rtl_0|wysi_counter|q[2]  = DFFEA((\count_in_rtl_0|wysi_counter|q[2]  $ (\Selector0~52_combout  & \count_in_rtl_0|wysi_counter|counter_cell[1]~COUT )) & VCC, GLOBAL(\clk~dataout ), !GLOBAL(\reset~dataout ), , , , )
// \count_in_rtl_0|wysi_counter|counter_cell[2]~COUT  = CARRY(\count_in_rtl_0|wysi_counter|q[2]  & (\count_in_rtl_0|wysi_counter|counter_cell[1]~COUT ))

	.dataa(\Selector0~52_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(\count_in_rtl_0|wysi_counter|counter_cell[1]~COUT ),
	.cascin(vcc),
	.modesel(7'b1001000),
	.combout(),
	.regout(\count_in_rtl_0|wysi_counter|q[2] ),
	.cout(\count_in_rtl_0|wysi_counter|counter_cell[2]~COUT ),
	.cascout(),
	.pathsel(10'b1000100001));
// synopsys translate_off
// defparam \count_in_rtl_0|wysi_counter|counter_cell[2] .cin_used = "true";
// defparam \count_in_rtl_0|wysi_counter|counter_cell[2] .clock_enable_mode = "false";
// defparam \count_in_rtl_0|wysi_counter|counter_cell[2] .lut_mask = "6ca0";
// defparam \count_in_rtl_0|wysi_counter|counter_cell[2] .operation_mode = "clrb_cntr";
// defparam \count_in_rtl_0|wysi_counter|counter_cell[2] .output_mode = "reg_only";
// defparam \count_in_rtl_0|wysi_counter|counter_cell[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_C6
flex10ke_lcell \exit_state.10 (
// Equation(s):
// \exit_state.10~regout  = DFFEA(\ir1~dataout  & \exit_state.10~regout  # !\ir1~dataout  & !\ir2~dataout  & (\exit_state.10~regout  # \exit_state.01~regout ), GLOBAL(\clk~dataout ), !GLOBAL(\reset~dataout ), , , , )

	.dataa(\exit_state.10~regout ),
	.datab(\ir1~dataout ),
	.datac(\exit_state.01~regout ),
	.datad(\ir2~dataout ),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(),
	.regout(\exit_state.10~regout ),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \exit_state.10 .clock_enable_mode = "false";
// defparam \exit_state.10 .lut_mask = "88ba";
// defparam \exit_state.10 .operation_mode = "normal";
// defparam \exit_state.10 .output_mode = "reg_only";
// defparam \exit_state.10 .packed_mode = "false";
// synopsys translate_on

// atom is at PIN_124
flex10ke_io \ir2~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.modesel(11'b01010000001),
	.dataout(\ir2~dataout ),
	.padio(ir2));
// synopsys translate_off
// defparam \ir2~I .feedback_mode = "from_pin";
// defparam \ir2~I .operation_mode = "input";
// defparam \ir2~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_54
flex10ke_io \ir1~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.modesel(11'b01010000001),
	.dataout(\ir1~dataout ),
	.padio(ir1));
// synopsys translate_off
// defparam \ir1~I .feedback_mode = "from_pin";
// defparam \ir1~I .operation_mode = "input";
// defparam \ir1~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at LC1_C6
flex10ke_lcell \Selector3~53 (
// Equation(s):
// \Selector3~53_combout  = \exit_state.10~regout  & \ir2~dataout  & !\ir1~dataout 

	.dataa(vcc),
	.datab(\exit_state.10~regout ),
	.datac(\ir2~dataout ),
	.datad(\ir1~dataout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Selector3~53_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001110));
// synopsys translate_off
// defparam \Selector3~53 .clock_enable_mode = "false";
// defparam \Selector3~53 .lut_mask = "00c0";
// defparam \Selector3~53 .operation_mode = "normal";
// defparam \Selector3~53 .output_mode = "comb_only";
// defparam \Selector3~53 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_C6
flex10ke_lcell \entry_state.10 (
// Equation(s):
// \entry_state.10~regout  = DFFEA(\ir2~dataout  & \entry_state.10~regout  # !\ir2~dataout  & !\ir1~dataout  & (\entry_state.10~regout  # \entry_state.01~regout ), GLOBAL(\clk~dataout ), !GLOBAL(\reset~dataout ), , , , )

	.dataa(\entry_state.10~regout ),
	.datab(\ir2~dataout ),
	.datac(\entry_state.01~regout ),
	.datad(\ir1~dataout ),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(),
	.regout(\entry_state.10~regout ),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \entry_state.10 .clock_enable_mode = "false";
// defparam \entry_state.10 .lut_mask = "88ba";
// defparam \entry_state.10 .operation_mode = "normal";
// defparam \entry_state.10 .output_mode = "reg_only";
// defparam \entry_state.10 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_C6
flex10ke_lcell \Selector0~52 (
// Equation(s):
// \Selector0~52_combout  = \entry_state.10~regout  & \ir1~dataout  & !\ir2~dataout 

	.dataa(vcc),
	.datab(\entry_state.10~regout ),
	.datac(\ir1~dataout ),
	.datad(\ir2~dataout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Selector0~52_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001110));
// synopsys translate_off
// defparam \Selector0~52 .clock_enable_mode = "false";
// defparam \Selector0~52 .lut_mask = "00c0";
// defparam \Selector0~52 .operation_mode = "normal";
// defparam \Selector0~52 .output_mode = "comb_only";
// defparam \Selector0~52 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_A5
flex10ke_lcell \seconds_remaining[0] (
// Equation(s):
// \seconds_remaining[0]~regout  = DFFEA(!\Equal0~38_combout  & !\seconds_remaining[0]~regout , GLOBAL(\clk~dataout ), !GLOBAL(\reset~dataout ), , \seconds_remaining~210_combout , , )

	.dataa(\seconds_remaining~210_combout ),
	.datab(vcc),
	.datac(\Equal0~38_combout ),
	.datad(\seconds_remaining[0]~regout ),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b0100001),
	.combout(),
	.regout(\seconds_remaining[0]~regout ),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \seconds_remaining[0] .clock_enable_mode = "true";
// defparam \seconds_remaining[0] .lut_mask = "000f";
// defparam \seconds_remaining[0] .operation_mode = "normal";
// defparam \seconds_remaining[0] .output_mode = "reg_only";
// defparam \seconds_remaining[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_A5
flex10ke_lcell \seconds_remaining[1] (
// Equation(s):
// \seconds_remaining[1]~regout  = DFFEA(\Equal0~38_combout  # \seconds_remaining[0]~regout  $ !\seconds_remaining[1]~regout , GLOBAL(\clk~dataout ), !GLOBAL(\reset~dataout ), , \seconds_remaining~210_combout , , )

	.dataa(\seconds_remaining~210_combout ),
	.datab(\seconds_remaining[0]~regout ),
	.datac(\seconds_remaining[1]~regout ),
	.datad(\Equal0~38_combout ),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b0100001),
	.combout(),
	.regout(\seconds_remaining[1]~regout ),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001110));
// synopsys translate_off
// defparam \seconds_remaining[1] .clock_enable_mode = "true";
// defparam \seconds_remaining[1] .lut_mask = "ffc3";
// defparam \seconds_remaining[1] .operation_mode = "normal";
// defparam \seconds_remaining[1] .output_mode = "reg_only";
// defparam \seconds_remaining[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_A5
flex10ke_lcell \seconds_remaining[2] (
// Equation(s):
// \seconds_remaining[2]~regout  = DFFEA(!\Equal0~38_combout  & (\seconds_remaining[2]~regout  $ \Add4~91_combout ), GLOBAL(\clk~dataout ), !GLOBAL(\reset~dataout ), , \seconds_remaining~210_combout , , )

	.dataa(\seconds_remaining~210_combout ),
	.datab(\seconds_remaining[2]~regout ),
	.datac(\Add4~91_combout ),
	.datad(\Equal0~38_combout ),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b0100001),
	.combout(),
	.regout(\seconds_remaining[2]~regout ),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001110));
// synopsys translate_off
// defparam \seconds_remaining[2] .clock_enable_mode = "true";
// defparam \seconds_remaining[2] .lut_mask = "003c";
// defparam \seconds_remaining[2] .operation_mode = "normal";
// defparam \seconds_remaining[2] .output_mode = "reg_only";
// defparam \seconds_remaining[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_A5
flex10ke_lcell \seconds_remaining[3] (
// Equation(s):
// \seconds_remaining[3]~regout  = DFFEA(\Equal0~38_combout  # \seconds_remaining[3]~regout  $ \LessThan1~47_combout , GLOBAL(\clk~dataout ), !GLOBAL(\reset~dataout ), , \seconds_remaining~210_combout , , )

	.dataa(\seconds_remaining~210_combout ),
	.datab(\Equal0~38_combout ),
	.datac(\seconds_remaining[3]~regout ),
	.datad(\LessThan1~47_combout ),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b0100001),
	.combout(),
	.regout(\seconds_remaining[3]~regout ),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001110));
// synopsys translate_off
// defparam \seconds_remaining[3] .clock_enable_mode = "true";
// defparam \seconds_remaining[3] .lut_mask = "cffc";
// defparam \seconds_remaining[3] .operation_mode = "normal";
// defparam \seconds_remaining[3] .output_mode = "reg_only";
// defparam \seconds_remaining[3] .packed_mode = "false";
// synopsys translate_on

// atom is at PIN_125
flex10ke_io \password[3]~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.modesel(11'b01010000001),
	.dataout(\password[3]~dataout ),
	.padio(password[3]));
// synopsys translate_off
// defparam \password[3]~I .feedback_mode = "from_pin";
// defparam \password[3]~I .operation_mode = "input";
// defparam \password[3]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at LC5_C6
flex10ke_lcell \exit_state.01 (
// Equation(s):
// \exit_state.01~regout  = DFFEA(\ir2~dataout  & \exit_state.01~regout  # !\ir2~dataout  & \ir1~dataout  & (\exit_state.01~regout  # !\exit_state.00~regout ), GLOBAL(\clk~dataout ), !GLOBAL(\reset~dataout ), , , , )

	.dataa(\exit_state.01~regout ),
	.datab(\ir1~dataout ),
	.datac(\ir2~dataout ),
	.datad(\exit_state.00~regout ),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(),
	.regout(\exit_state.01~regout ),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \exit_state.01 .clock_enable_mode = "false";
// defparam \exit_state.01 .lut_mask = "a8ac";
// defparam \exit_state.01 .operation_mode = "normal";
// defparam \exit_state.01 .output_mode = "reg_only";
// defparam \exit_state.01 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_C6
flex10ke_lcell \entry_state.01 (
// Equation(s):
// \entry_state.01~regout  = DFFEA(\ir1~dataout  & \entry_state.01~regout  # !\ir1~dataout  & \ir2~dataout  & (\entry_state.01~regout  # !\entry_state.00~regout ), GLOBAL(\clk~dataout ), !GLOBAL(\reset~dataout ), , , , )

	.dataa(\entry_state.01~regout ),
	.datab(\ir2~dataout ),
	.datac(\ir1~dataout ),
	.datad(\entry_state.00~regout ),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(),
	.regout(\entry_state.01~regout ),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \entry_state.01 .clock_enable_mode = "false";
// defparam \entry_state.01 .lut_mask = "a8ac";
// defparam \entry_state.01 .operation_mode = "normal";
// defparam \entry_state.01 .output_mode = "reg_only";
// defparam \entry_state.01 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_C6
flex10ke_lcell \exit_state.00 (
// Equation(s):
// \exit_state.00~regout  = DFFEA(\ir2~dataout  & \exit_state.00~regout  & (\ir1~dataout  # !\exit_state.10~regout ) # !\ir2~dataout  & (\ir1~dataout  # \exit_state.00~regout ), GLOBAL(\clk~dataout ), !GLOBAL(\reset~dataout ), , , , )

	.dataa(\ir2~dataout ),
	.datab(\exit_state.10~regout ),
	.datac(\ir1~dataout ),
	.datad(\exit_state.00~regout ),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(),
	.regout(\exit_state.00~regout ),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \exit_state.00 .clock_enable_mode = "false";
// defparam \exit_state.00 .lut_mask = "f750";
// defparam \exit_state.00 .operation_mode = "normal";
// defparam \exit_state.00 .output_mode = "reg_only";
// defparam \exit_state.00 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_C6
flex10ke_lcell \entry_state.00 (
// Equation(s):
// \entry_state.00~regout  = DFFEA(\ir1~dataout  & \entry_state.00~regout  & (\ir2~dataout  # !\entry_state.10~regout ) # !\ir1~dataout  & (\ir2~dataout  # \entry_state.00~regout ), GLOBAL(\clk~dataout ), !GLOBAL(\reset~dataout ), , , , )

	.dataa(\ir1~dataout ),
	.datab(\entry_state.10~regout ),
	.datac(\ir2~dataout ),
	.datad(\entry_state.00~regout ),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(),
	.regout(\entry_state.00~regout ),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \entry_state.00 .clock_enable_mode = "false";
// defparam \entry_state.00 .lut_mask = "f750";
// defparam \entry_state.00 .operation_mode = "normal";
// defparam \entry_state.00 .output_mode = "reg_only";
// defparam \entry_state.00 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_A12
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_19|cout  = CARRY(\Mod0|auto_generated|divider|divider|StageOut[340]~3083_combout  # \Mod0|auto_generated|divider|divider|StageOut[340]~3084_combout  # 
// \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[16]~COUT )

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[340]~3083_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[340]~3084_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[16]~COUT ),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17]~combout ),
	.regout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_19|cout ),
	.cascout(),
	.pathsel(10'b0111000000));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17] .cin_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17] .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17] .lut_mask = "00fe";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17] .operation_mode = "arithmetic";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17] .output_mode = "none";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_A6
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[311]~3051 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[311]~3051_combout  = \timer[7]~regout  & !\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399 

	.dataa(vcc),
	.datab(vcc),
	.datac(\timer[7]~regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[311]~3051_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[311]~3051 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[311]~3051 .lut_mask = "00f0";
// defparam \Mod0|auto_generated|divider|divider|StageOut[311]~3051 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[311]~3051 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[311]~3051 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_A8
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_18|cout  = CARRY(\Mod0|auto_generated|divider|divider|StageOut[322]~3087_combout  # \Mod0|auto_generated|divider|divider|StageOut[322]~3088_combout  # 
// \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[16]~COUT )

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[322]~3087_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[322]~3088_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[16]~COUT ),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~combout ),
	.regout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_18|cout ),
	.cascout(),
	.pathsel(10'b0111000000));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17] .cin_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17] .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17] .lut_mask = "00fe";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17] .operation_mode = "arithmetic";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17] .output_mode = "none";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_A6
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[6] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[6]~combout  = \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[5]~COUT  $ (\Mod0|auto_generated|divider|divider|StageOut[311]~3051_combout  # 
// \Mod0|auto_generated|divider|divider|StageOut[311]~3089_combout )
// \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[6]~COUT  = CARRY(\Mod0|auto_generated|divider|divider|StageOut[311]~3051_combout  # \Mod0|auto_generated|divider|divider|StageOut[311]~3089_combout  # 
// \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[5]~COUT )

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[311]~3051_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[311]~3089_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[5]~COUT ),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[6]~combout ),
	.regout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[6]~COUT ),
	.cascout(),
	.pathsel(10'b0111010011));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[6] .cin_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[6] .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[6] .lut_mask = "1efe";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[6] .operation_mode = "arithmetic";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[6] .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_A9
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[330]~3052 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[330]~3052_combout  = \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503  & !\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[6]~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503 ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[330]~3052_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[330]~3052 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[330]~3052 .lut_mask = "00f0";
// defparam \Mod0|auto_generated|divider|divider|StageOut[330]~3052 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[330]~3052 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[330]~3052 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_A9
flex10ke_lcell \always4~294 (
// Equation(s):
// \always4~294_combout  = \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17]~545  # !\Mod0|auto_generated|divider|divider|StageOut[330]~3128_combout  & !\Mod0|auto_generated|divider|divider|StageOut[330]~3052_combout  & !\timer[5]~regout 

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17]~545 ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[330]~3128_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[330]~3052_combout ),
	.datad(\timer[5]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\always4~294_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \always4~294 .clock_enable_mode = "false";
// defparam \always4~294 .lut_mask = "aaab";
// defparam \always4~294 .operation_mode = "normal";
// defparam \always4~294 .output_mode = "comb_only";
// defparam \always4~294 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_A18
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[315]~3055 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[315]~3055_combout  = !\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399  & (\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout  & 
// (!\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[8]~222_combout ) # !\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout  & \timer[11]~regout )

	.dataa(\timer[11]~regout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[8]~222_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[315]~3055_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[315]~3055 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[315]~3055 .lut_mask = "002e";
// defparam \Mod0|auto_generated|divider|divider|StageOut[315]~3055 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[315]~3055 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[315]~3055 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_A18
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[334]~3056 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[334]~3056_combout  = !\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503  & (\Mod0|auto_generated|divider|divider|StageOut[315]~3055_combout  # 
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399  & \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[9]~308_combout )

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[315]~3055_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399 ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[9]~308_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[334]~3056_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[334]~3056 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[334]~3056 .lut_mask = "00ea";
// defparam \Mod0|auto_generated|divider|divider|StageOut[334]~3056 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[334]~3056 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[334]~3056 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_A8
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[10] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[10]~combout  = \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[9]~COUT  $ (\Mod0|auto_generated|divider|divider|StageOut[315]~3055_combout  # 
// \Mod0|auto_generated|divider|divider|StageOut[315]~3092_combout )
// \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[10]~COUT  = CARRY(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[9]~COUT  & (\Mod0|auto_generated|divider|divider|StageOut[315]~3055_combout  # 
// \Mod0|auto_generated|divider|divider|StageOut[315]~3092_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[315]~3055_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[315]~3092_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[9]~COUT ),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[10]~combout ),
	.regout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[10]~COUT ),
	.cascout(),
	.pathsel(10'b0111010011));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[10] .cin_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[10] .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[10] .lut_mask = "1ee0";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[10] .operation_mode = "arithmetic";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[10] .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[10] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_A9
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[334]~3057 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[334]~3057_combout  = \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503  & \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[10]~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503 ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[10]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[334]~3057_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[334]~3057 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[334]~3057 .lut_mask = "f000";
// defparam \Mod0|auto_generated|divider|divider|StageOut[334]~3057 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[334]~3057 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[334]~3057 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_A9
flex10ke_lcell \always4~295 (
// Equation(s):
// \always4~295_combout  = \always4~294_combout  & (\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17]~545  # !\Mod0|auto_generated|divider|divider|StageOut[334]~3056_combout  & !\Mod0|auto_generated|divider|divider|StageOut[334]~3057_combout 
// )

	.dataa(\always4~294_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17]~545 ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[334]~3056_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[334]~3057_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\always4~295_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \always4~295 .clock_enable_mode = "false";
// defparam \always4~295 .lut_mask = "888a";
// defparam \always4~295 .operation_mode = "normal";
// defparam \always4~295 .output_mode = "comb_only";
// defparam \always4~295 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_A22
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[317]~3060 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[317]~3060_combout  = !\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399  & (\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout  & 
// \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[10]~228_combout  # !\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout  & (\timer[13]~regout ))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[10]~228_combout ),
	.datab(\timer[13]~regout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[317]~3060_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[317]~3060 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[317]~3060 .lut_mask = "00ac";
// defparam \Mod0|auto_generated|divider|divider|StageOut[317]~3060 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[317]~3060 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[317]~3060 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_A22
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[336]~3061 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[336]~3061_combout  = !\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503  & (\Mod0|auto_generated|divider|divider|StageOut[317]~3060_combout  # 
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399  & !\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[11]~316_combout )

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[317]~3060_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399 ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[11]~316_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[336]~3061_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[336]~3061 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[336]~3061 .lut_mask = "00ae";
// defparam \Mod0|auto_generated|divider|divider|StageOut[336]~3061 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[336]~3061 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[336]~3061 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_A8
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[12] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[12]~combout  = \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[11]~COUT  $ (\Mod0|auto_generated|divider|divider|StageOut[317]~3060_combout  # 
// \Mod0|auto_generated|divider|divider|StageOut[317]~3095_combout )
// \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[12]~COUT  = CARRY(\Mod0|auto_generated|divider|divider|StageOut[317]~3060_combout  # \Mod0|auto_generated|divider|divider|StageOut[317]~3095_combout  # 
// \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[11]~COUT )

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[317]~3060_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[317]~3095_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[11]~COUT ),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[12]~combout ),
	.regout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[12]~COUT ),
	.cascout(),
	.pathsel(10'b0111010011));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[12] .cin_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[12] .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[12] .lut_mask = "1efe";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[12] .operation_mode = "arithmetic";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[12] .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[12] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_A9
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[336]~3062 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[336]~3062_combout  = \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503  & !\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[12]~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503 ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[12]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[336]~3062_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[336]~3062 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[336]~3062 .lut_mask = "00f0";
// defparam \Mod0|auto_generated|divider|divider|StageOut[336]~3062 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[336]~3062 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[336]~3062 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_A9
flex10ke_lcell \always4~296 (
// Equation(s):
// \always4~296_combout  = \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17]~545  # !\timer[4]~regout  & !\Mod0|auto_generated|divider|divider|StageOut[336]~3061_combout  & !\Mod0|auto_generated|divider|divider|StageOut[336]~3062_combout 

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17]~545 ),
	.datab(\timer[4]~regout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[336]~3061_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[336]~3062_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\always4~296_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \always4~296 .clock_enable_mode = "false";
// defparam \always4~296 .lut_mask = "aaab";
// defparam \always4~296 .operation_mode = "normal";
// defparam \always4~296 .output_mode = "comb_only";
// defparam \always4~296 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_A6
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[5] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[5]~combout  = \timer[6]~regout 
// \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[5]~COUT  = CARRY(\timer[6]~regout )

	.dataa(vcc),
	.datab(\timer[6]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~398_cout ),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[5]~combout ),
	.regout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[5]~COUT ),
	.cascout(),
	.pathsel(10'b0010000010));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[5] .cin_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[5] .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[5] .lut_mask = "cccc";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[5] .operation_mode = "arithmetic";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[5] .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_A1
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[329]~3063 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[329]~3063_combout  = \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503  & !\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[5]~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503 ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[329]~3063_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[329]~3063 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[329]~3063 .lut_mask = "00f0";
// defparam \Mod0|auto_generated|divider|divider|StageOut[329]~3063 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[329]~3063 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[329]~3063 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_A9
flex10ke_lcell \always4~297 (
// Equation(s):
// \always4~297_combout  = \always4~296_combout  & (\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17]~545  # !\Mod0|auto_generated|divider|divider|StageOut[329]~3129_combout  & !\Mod0|auto_generated|divider|divider|StageOut[329]~3063_combout 
// )

	.dataa(\always4~296_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17]~545 ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[329]~3129_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[329]~3063_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\always4~297_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \always4~297 .clock_enable_mode = "false";
// defparam \always4~297 .lut_mask = "888a";
// defparam \always4~297 .operation_mode = "normal";
// defparam \always4~297 .output_mode = "comb_only";
// defparam \always4~297 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_A11
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[313]~3064 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[313]~3064_combout  = !\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399  & (\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout  & 
// (!\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[6]~234_combout ) # !\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout  & \timer[9]~regout )

	.dataa(\timer[9]~regout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[6]~234_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[313]~3064_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[313]~3064 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[313]~3064 .lut_mask = "002e";
// defparam \Mod0|auto_generated|divider|divider|StageOut[313]~3064 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[313]~3064 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[313]~3064 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_A11
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[332]~3065 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[332]~3065_combout  = !\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503  & (\Mod0|auto_generated|divider|divider|StageOut[313]~3064_combout  # 
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399  & \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[7]~324_combout )

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[313]~3064_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399 ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[7]~324_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[332]~3065_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[332]~3065 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[332]~3065 .lut_mask = "00ea";
// defparam \Mod0|auto_generated|divider|divider|StageOut[332]~3065 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[332]~3065 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[332]~3065 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_A6
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[8] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[8]~combout  = \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[7]~COUT  $ (\Mod0|auto_generated|divider|divider|StageOut[313]~3064_combout  # 
// \Mod0|auto_generated|divider|divider|StageOut[313]~3104_combout )
// \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[8]~COUT  = CARRY(\Mod0|auto_generated|divider|divider|StageOut[313]~3064_combout  # \Mod0|auto_generated|divider|divider|StageOut[313]~3104_combout  # 
// \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[7]~COUT )

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[313]~3064_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[313]~3104_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[7]~COUT ),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[8]~combout ),
	.regout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[8]~COUT ),
	.cascout(),
	.pathsel(10'b0111010011));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[8] .cin_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[8] .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[8] .lut_mask = "1efe";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[8] .operation_mode = "arithmetic";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[8] .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[8] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_A11
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[332]~3066 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[332]~3066_combout  = \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503  & !\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[8]~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503 ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[332]~3066_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[332]~3066 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[332]~3066 .lut_mask = "00f0";
// defparam \Mod0|auto_generated|divider|divider|StageOut[332]~3066 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[332]~3066 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[332]~3066 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_A16
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[319]~3067 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[319]~3067_combout  = !\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399  & (\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout  & 
// (!\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[12]~240_combout ) # !\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout  & \timer[15]~regout )

	.dataa(\timer[15]~regout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[12]~240_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[319]~3067_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[319]~3067 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[319]~3067 .lut_mask = "002e";
// defparam \Mod0|auto_generated|divider|divider|StageOut[319]~3067 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[319]~3067 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[319]~3067 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_A16
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[319]~3068 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[319]~3068_combout  = \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399  & !\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[13]~332_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399 ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[13]~332_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[319]~3068_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[319]~3068 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[319]~3068 .lut_mask = "00f0";
// defparam \Mod0|auto_generated|divider|divider|StageOut[319]~3068 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[319]~3068 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[319]~3068 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_A8
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[14] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[14]~combout  = \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[13]~COUT  $ (\Mod0|auto_generated|divider|divider|StageOut[319]~3067_combout  # 
// \Mod0|auto_generated|divider|divider|StageOut[319]~3068_combout )
// \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[14]~COUT  = CARRY(\Mod0|auto_generated|divider|divider|StageOut[319]~3067_combout  # \Mod0|auto_generated|divider|divider|StageOut[319]~3068_combout  # 
// \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[13]~COUT )

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[319]~3067_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[319]~3068_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[13]~COUT ),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[14]~combout ),
	.regout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[14]~COUT ),
	.cascout(),
	.pathsel(10'b0111010011));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[14] .cin_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[14] .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[14] .lut_mask = "1efe";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[14] .operation_mode = "arithmetic";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[14] .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[14] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_A16
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[338]~3069 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[338]~3069_combout  = \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503  & (!\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[14]~combout ) # 
// !\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503  & (\Mod0|auto_generated|divider|divider|StageOut[319]~3067_combout  # \Mod0|auto_generated|divider|divider|StageOut[319]~3068_combout )

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[319]~3067_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[319]~3068_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503 ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[14]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[338]~3069_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[338]~3069 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[338]~3069 .lut_mask = "0efe";
// defparam \Mod0|auto_generated|divider|divider|StageOut[338]~3069 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[338]~3069 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[338]~3069 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_A11
flex10ke_lcell \always4~299 (
// Equation(s):
// \always4~299_combout  = \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17]~545  # !\Mod0|auto_generated|divider|divider|StageOut[332]~3065_combout  & !\Mod0|auto_generated|divider|divider|StageOut[332]~3066_combout  & 
// !\Mod0|auto_generated|divider|divider|StageOut[338]~3069_combout 

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17]~545 ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[332]~3065_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[332]~3066_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[338]~3069_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\always4~299_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \always4~299 .clock_enable_mode = "false";
// defparam \always4~299 .lut_mask = "aaab";
// defparam \always4~299 .operation_mode = "normal";
// defparam \always4~299 .output_mode = "comb_only";
// defparam \always4~299 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_A19
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[316]~3070 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[316]~3070_combout  = !\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399  & (\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout  & 
// \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[9]~246_combout  # !\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout  & (\timer[12]~regout ))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[9]~246_combout ),
	.datab(\timer[12]~regout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[316]~3070_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[316]~3070 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[316]~3070 .lut_mask = "00ac";
// defparam \Mod0|auto_generated|divider|divider|StageOut[316]~3070 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[316]~3070 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[316]~3070 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_A19
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[335]~3071 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[335]~3071_combout  = !\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503  & (\Mod0|auto_generated|divider|divider|StageOut[316]~3070_combout  # 
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399  & \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[10]~340_combout )

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[316]~3070_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399 ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[10]~340_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[335]~3071_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[335]~3071 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[335]~3071 .lut_mask = "00ea";
// defparam \Mod0|auto_generated|divider|divider|StageOut[335]~3071 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[335]~3071 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[335]~3071 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_A8
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[11] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[11]~combout  = \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[10]~COUT  $ (\Mod0|auto_generated|divider|divider|StageOut[316]~3070_combout  # 
// \Mod0|auto_generated|divider|divider|StageOut[316]~3109_combout )
// \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[11]~COUT  = CARRY(\Mod0|auto_generated|divider|divider|StageOut[316]~3070_combout  # \Mod0|auto_generated|divider|divider|StageOut[316]~3109_combout  # 
// \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[10]~COUT )

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[316]~3070_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[316]~3109_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[10]~COUT ),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[11]~combout ),
	.regout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[11]~COUT ),
	.cascout(),
	.pathsel(10'b0111010011));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[11] .cin_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[11] .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[11] .lut_mask = "1efe";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[11] .operation_mode = "arithmetic";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[11] .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[11] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_A11
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[335]~3072 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[335]~3072_combout  = \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503  & !\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[11]~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503 ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[11]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[335]~3072_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[335]~3072 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[335]~3072 .lut_mask = "00f0";
// defparam \Mod0|auto_generated|divider|divider|StageOut[335]~3072 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[335]~3072 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[335]~3072 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_A11
flex10ke_lcell \always4~300 (
// Equation(s):
// \always4~300_combout  = \always4~299_combout  & (\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17]~545  # !\Mod0|auto_generated|divider|divider|StageOut[335]~3071_combout  & !\Mod0|auto_generated|divider|divider|StageOut[335]~3072_combout 
// )

	.dataa(\always4~299_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17]~545 ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[335]~3071_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[335]~3072_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\always4~300_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \always4~300 .clock_enable_mode = "false";
// defparam \always4~300 .lut_mask = "888a";
// defparam \always4~300 .operation_mode = "normal";
// defparam \always4~300 .output_mode = "comb_only";
// defparam \always4~300 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_A9
flex10ke_lcell \always4~301 (
// Equation(s):
// \always4~301_combout  = \always4~295_combout  & \always4~297_combout  & \always4~322_combout  & \always4~300_combout 

	.dataa(\always4~295_combout ),
	.datab(\always4~297_combout ),
	.datac(\always4~322_combout ),
	.datad(\always4~300_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\always4~301_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \always4~301 .clock_enable_mode = "false";
// defparam \always4~301 .lut_mask = "8000";
// defparam \always4~301 .operation_mode = "normal";
// defparam \always4~301 .output_mode = "comb_only";
// defparam \always4~301 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_A4
flex10ke_lcell \always4~302 (
// Equation(s):
// \always4~302_combout  = \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17]~545  # !\timer[2]~regout  & !\timer[1]~regout 

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17]~545 ),
	.datac(\timer[2]~regout ),
	.datad(\timer[1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\always4~302_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001110));
// synopsys translate_off
// defparam \always4~302 .clock_enable_mode = "false";
// defparam \always4~302 .lut_mask = "cccf";
// defparam \always4~302 .operation_mode = "normal";
// defparam \always4~302 .output_mode = "comb_only";
// defparam \always4~302 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_A17
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[318]~3074 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[318]~3074_combout  = !\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399  & (\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout  & 
// (!\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[11]~252_combout ) # !\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout  & \timer[14]~regout )

	.dataa(\timer[14]~regout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[11]~252_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[318]~3074_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[318]~3074 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[318]~3074 .lut_mask = "002e";
// defparam \Mod0|auto_generated|divider|divider|StageOut[318]~3074 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[318]~3074 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[318]~3074 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_A17
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[337]~3075 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[337]~3075_combout  = !\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503  & (\Mod0|auto_generated|divider|divider|StageOut[318]~3074_combout  # 
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399  & !\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[12]~348_combout )

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[318]~3074_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399 ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[12]~348_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[337]~3075_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[337]~3075 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[337]~3075 .lut_mask = "00ae";
// defparam \Mod0|auto_generated|divider|divider|StageOut[337]~3075 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[337]~3075 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[337]~3075 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_A8
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[13] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[13]~combout  = \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[12]~COUT  $ (\Mod0|auto_generated|divider|divider|StageOut[318]~3074_combout  # 
// \Mod0|auto_generated|divider|divider|StageOut[318]~3112_combout )
// \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[13]~COUT  = CARRY(\Mod0|auto_generated|divider|divider|StageOut[318]~3074_combout  # \Mod0|auto_generated|divider|divider|StageOut[318]~3112_combout  # 
// \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[12]~COUT )

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[318]~3074_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[318]~3112_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[12]~COUT ),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[13]~combout ),
	.regout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[13]~COUT ),
	.cascout(),
	.pathsel(10'b0111010011));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[13] .cin_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[13] .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[13] .lut_mask = "1efe";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[13] .operation_mode = "arithmetic";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[13] .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[13] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_A3
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[337]~3076 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[337]~3076_combout  = \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503  & !\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[13]~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503 ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[13]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[337]~3076_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[337]~3076 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[337]~3076 .lut_mask = "00f0";
// defparam \Mod0|auto_generated|divider|divider|StageOut[337]~3076 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[337]~3076 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[337]~3076 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_A4
flex10ke_lcell \always4~303 (
// Equation(s):
// \always4~303_combout  = \always4~302_combout  & (\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17]~545  # !\Mod0|auto_generated|divider|divider|StageOut[337]~3075_combout  & !\Mod0|auto_generated|divider|divider|StageOut[337]~3076_combout 
// )

	.dataa(\always4~302_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17]~545 ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[337]~3075_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[337]~3076_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\always4~303_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \always4~303 .clock_enable_mode = "false";
// defparam \always4~303 .lut_mask = "888a";
// defparam \always4~303 .operation_mode = "normal";
// defparam \always4~303 .output_mode = "comb_only";
// defparam \always4~303 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_A20
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[320]~3077 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[320]~3077_combout  = !\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399  & (\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout  & 
// (!\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[13]~258_combout ) # !\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout  & \timer[16]~regout )

	.dataa(\timer[16]~regout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[13]~258_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[320]~3077_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[320]~3077 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[320]~3077 .lut_mask = "002e";
// defparam \Mod0|auto_generated|divider|divider|StageOut[320]~3077 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[320]~3077 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[320]~3077 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_A20
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[339]~3078 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[339]~3078_combout  = !\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503  & (\Mod0|auto_generated|divider|divider|StageOut[320]~3077_combout  # 
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399  & !\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[14]~356_combout )

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[320]~3077_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399 ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[14]~356_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[339]~3078_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[339]~3078 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[339]~3078 .lut_mask = "00ae";
// defparam \Mod0|auto_generated|divider|divider|StageOut[339]~3078 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[339]~3078 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[339]~3078 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_A8
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[15] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[15]~combout  = \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[14]~COUT  $ (\Mod0|auto_generated|divider|divider|StageOut[320]~3077_combout  # 
// \Mod0|auto_generated|divider|divider|StageOut[320]~3115_combout )
// \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[15]~COUT  = CARRY(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[14]~COUT  & (\Mod0|auto_generated|divider|divider|StageOut[320]~3077_combout  # 
// \Mod0|auto_generated|divider|divider|StageOut[320]~3115_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[320]~3077_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[320]~3115_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[14]~COUT ),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[15]~combout ),
	.regout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[15]~COUT ),
	.cascout(),
	.pathsel(10'b0111010011));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[15] .cin_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[15] .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[15] .lut_mask = "1ee0";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[15] .operation_mode = "arithmetic";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[15] .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[15] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_A3
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[339]~3079 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[339]~3079_combout  = \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503  & \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[15]~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503 ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[15]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[339]~3079_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[339]~3079 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[339]~3079 .lut_mask = "f000";
// defparam \Mod0|auto_generated|divider|divider|StageOut[339]~3079 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[339]~3079 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[339]~3079 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_A4
flex10ke_lcell \always4~304 (
// Equation(s):
// \always4~304_combout  = \always4~303_combout  & (\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17]~545  # !\Mod0|auto_generated|divider|divider|StageOut[339]~3078_combout  & !\Mod0|auto_generated|divider|divider|StageOut[339]~3079_combout 
// )

	.dataa(\always4~303_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17]~545 ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[339]~3078_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[339]~3079_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\always4~304_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \always4~304 .clock_enable_mode = "false";
// defparam \always4~304 .lut_mask = "888a";
// defparam \always4~304 .operation_mode = "normal";
// defparam \always4~304 .output_mode = "comb_only";
// defparam \always4~304 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_A10
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[6] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[6]~combout  = \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[5]~COUT  $ (\Mod0|auto_generated|divider|divider|StageOut[329]~3129_combout  # 
// \Mod0|auto_generated|divider|divider|StageOut[329]~3063_combout )
// \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[6]~COUT  = CARRY(\Mod0|auto_generated|divider|divider|StageOut[329]~3129_combout  # \Mod0|auto_generated|divider|divider|StageOut[329]~3063_combout  # 
// \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[5]~COUT )

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[329]~3129_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[329]~3063_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[5]~COUT ),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[6]~combout ),
	.regout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[6]~COUT ),
	.cascout(),
	.pathsel(10'b0111010011));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[6] .cin_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[6] .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[6] .lut_mask = "1efe";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[6] .operation_mode = "arithmetic";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[6] .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_A10
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[5] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[5]~combout  = \timer[5]~regout 
// \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[5]~COUT  = CARRY(\timer[5]~regout )

	.dataa(vcc),
	.datab(\timer[5]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~502_cout ),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[5]~combout ),
	.regout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[5]~COUT ),
	.cascout(),
	.pathsel(10'b0010000010));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[5] .cin_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[5] .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[5] .lut_mask = "cccc";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[5] .operation_mode = "arithmetic";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[5] .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_A12
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[15] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[15]~combout  = \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[14]~COUT  $ (\Mod0|auto_generated|divider|divider|StageOut[338]~3116_combout  # 
// \Mod0|auto_generated|divider|divider|StageOut[338]~3117_combout )
// \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[15]~COUT  = CARRY(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[14]~COUT  & (\Mod0|auto_generated|divider|divider|StageOut[338]~3116_combout  # 
// \Mod0|auto_generated|divider|divider|StageOut[338]~3117_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[338]~3116_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[338]~3117_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[14]~COUT ),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[15]~combout ),
	.regout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[15]~COUT ),
	.cascout(),
	.pathsel(10'b0111010011));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[15] .cin_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[15] .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[15] .lut_mask = "1ee0";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[15] .operation_mode = "arithmetic";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[15] .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[15] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_A4
flex10ke_lcell \always4~305 (
// Equation(s):
// \always4~305_combout  = \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[6]~combout  & \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[5]~combout  & !\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[15]~combout  # 
// !\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17]~545 

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[6]~combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[5]~combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[15]~combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17]~545 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\always4~305_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \always4~305 .clock_enable_mode = "false";
// defparam \always4~305 .lut_mask = "08ff";
// defparam \always4~305 .operation_mode = "normal";
// defparam \always4~305 .output_mode = "comb_only";
// defparam \always4~305 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_A5
flex10ke_lcell \LessThan1~47 (
// Equation(s):
// \LessThan1~47_combout  = !\seconds_remaining[2]~regout  & !\seconds_remaining[0]~regout  & !\seconds_remaining[1]~regout 

	.dataa(vcc),
	.datab(\seconds_remaining[2]~regout ),
	.datac(\seconds_remaining[0]~regout ),
	.datad(\seconds_remaining[1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\LessThan1~47_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001110));
// synopsys translate_off
// defparam \LessThan1~47 .clock_enable_mode = "false";
// defparam \LessThan1~47 .lut_mask = "0003";
// defparam \LessThan1~47 .operation_mode = "normal";
// defparam \LessThan1~47 .output_mode = "comb_only";
// defparam \LessThan1~47 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_A4
flex10ke_lcell \always4~307 (
// Equation(s):
// \always4~307_combout  = \always4~305_combout  & \always4~323_combout  & (\seconds_remaining[3]~regout  # !\LessThan1~47_combout )

	.dataa(\always4~305_combout ),
	.datab(\always4~323_combout ),
	.datac(\seconds_remaining[3]~regout ),
	.datad(\LessThan1~47_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\always4~307_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \always4~307 .clock_enable_mode = "false";
// defparam \always4~307 .lut_mask = "8088";
// defparam \always4~307 .operation_mode = "normal";
// defparam \always4~307 .output_mode = "comb_only";
// defparam \always4~307 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_A10
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[8] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[8]~combout  = \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[7]~COUT  $ (\Mod0|auto_generated|divider|divider|StageOut[331]~3097_combout  # 
// \Mod0|auto_generated|divider|divider|StageOut[331]~3098_combout )
// \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[8]~COUT  = CARRY(\Mod0|auto_generated|divider|divider|StageOut[331]~3097_combout  # \Mod0|auto_generated|divider|divider|StageOut[331]~3098_combout  # 
// \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[7]~COUT )

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[331]~3097_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[331]~3098_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[7]~COUT ),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[8]~combout ),
	.regout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[8]~COUT ),
	.cascout(),
	.pathsel(10'b0111010011));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[8] .cin_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[8] .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[8] .lut_mask = "1efe";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[8] .operation_mode = "arithmetic";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[8] .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[8] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_A7
flex10ke_lcell \always4~308 (
// Equation(s):
// \always4~308_combout  = \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[8]~combout  & !\timer[0]~regout  & !\timer[3]~regout  # !\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17]~545 

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[8]~combout ),
	.datab(\timer[0]~regout ),
	.datac(\timer[3]~regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17]~545 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\always4~308_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \always4~308 .clock_enable_mode = "false";
// defparam \always4~308 .lut_mask = "02ff";
// defparam \always4~308 .operation_mode = "normal";
// defparam \always4~308 .output_mode = "comb_only";
// defparam \always4~308 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_A10
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[11] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[11]~combout  = \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[10]~COUT  $ (\Mod0|auto_generated|divider|divider|StageOut[334]~3056_combout  # 
// \Mod0|auto_generated|divider|divider|StageOut[334]~3057_combout )
// \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[11]~COUT  = CARRY(\Mod0|auto_generated|divider|divider|StageOut[334]~3056_combout  # \Mod0|auto_generated|divider|divider|StageOut[334]~3057_combout  # 
// \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[10]~COUT )

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[334]~3056_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[334]~3057_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[10]~COUT ),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[11]~combout ),
	.regout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[11]~COUT ),
	.cascout(),
	.pathsel(10'b0111010011));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[11] .cin_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[11] .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[11] .lut_mask = "1efe";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[11] .operation_mode = "arithmetic";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[11] .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[11] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_A10
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[9] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[9]~combout  = \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[8]~COUT  $ (\Mod0|auto_generated|divider|divider|StageOut[332]~3065_combout  # 
// \Mod0|auto_generated|divider|divider|StageOut[332]~3066_combout )
// \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[9]~COUT  = CARRY(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[8]~COUT  & (\Mod0|auto_generated|divider|divider|StageOut[332]~3065_combout  # 
// \Mod0|auto_generated|divider|divider|StageOut[332]~3066_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[332]~3065_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[332]~3066_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[8]~COUT ),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[9]~combout ),
	.regout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[9]~COUT ),
	.cascout(),
	.pathsel(10'b0111010011));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[9] .cin_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[9] .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[9] .lut_mask = "1ee0";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[9] .operation_mode = "arithmetic";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[9] .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[9] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_A12
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[16] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[16]~combout  = \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[15]~COUT  $ (\Mod0|auto_generated|divider|divider|StageOut[339]~3078_combout  # 
// \Mod0|auto_generated|divider|divider|StageOut[339]~3079_combout )
// \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[16]~COUT  = CARRY(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[15]~COUT  & (\Mod0|auto_generated|divider|divider|StageOut[339]~3078_combout  # 
// \Mod0|auto_generated|divider|divider|StageOut[339]~3079_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[339]~3078_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[339]~3079_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[15]~COUT ),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[16]~combout ),
	.regout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[16]~COUT ),
	.cascout(),
	.pathsel(10'b0111010011));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[16] .cin_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[16] .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[16] .lut_mask = "1ee0";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[16] .operation_mode = "arithmetic";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[16] .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[16] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_A2
flex10ke_lcell \always4~309 (
// Equation(s):
// \always4~309_combout  = \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[11]~combout  & !\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[9]~combout  & !\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[16]~combout  # 
// !\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17]~545 

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[11]~combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[9]~combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[16]~combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17]~545 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\always4~309_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \always4~309 .clock_enable_mode = "false";
// defparam \always4~309 .lut_mask = "02ff";
// defparam \always4~309 .operation_mode = "normal";
// defparam \always4~309 .output_mode = "comb_only";
// defparam \always4~309 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_A12
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[14] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[14]~combout  = \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[13]~COUT  $ (\Mod0|auto_generated|divider|divider|StageOut[337]~3075_combout  # 
// \Mod0|auto_generated|divider|divider|StageOut[337]~3076_combout )
// \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[14]~COUT  = CARRY(\Mod0|auto_generated|divider|divider|StageOut[337]~3075_combout  # \Mod0|auto_generated|divider|divider|StageOut[337]~3076_combout  # 
// \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[13]~COUT )

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[337]~3075_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[337]~3076_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[13]~COUT ),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[14]~combout ),
	.regout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[14]~COUT ),
	.cascout(),
	.pathsel(10'b0111010011));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[14] .cin_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[14] .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[14] .lut_mask = "1efe";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[14] .operation_mode = "arithmetic";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[14] .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[14] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_A12
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[12] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[12]~combout  = \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[11]~COUT  $ (\Mod0|auto_generated|divider|divider|StageOut[335]~3071_combout  # 
// \Mod0|auto_generated|divider|divider|StageOut[335]~3072_combout )
// \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[12]~COUT  = CARRY(\Mod0|auto_generated|divider|divider|StageOut[335]~3071_combout  # \Mod0|auto_generated|divider|divider|StageOut[335]~3072_combout  # 
// \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[11]~COUT )

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[335]~3071_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[335]~3072_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[11]~COUT ),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[12]~combout ),
	.regout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[12]~COUT ),
	.cascout(),
	.pathsel(10'b0111010011));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[12] .cin_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[12] .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[12] .lut_mask = "1efe";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[12] .operation_mode = "arithmetic";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[12] .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[12] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_A12
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[13] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[13]~combout  = \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[12]~COUT  $ (\Mod0|auto_generated|divider|divider|StageOut[336]~3061_combout  # 
// \Mod0|auto_generated|divider|divider|StageOut[336]~3062_combout )
// \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[13]~COUT  = CARRY(\Mod0|auto_generated|divider|divider|StageOut[336]~3061_combout  # \Mod0|auto_generated|divider|divider|StageOut[336]~3062_combout  # 
// \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[12]~COUT )

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[336]~3061_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[336]~3062_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[12]~COUT ),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[13]~combout ),
	.regout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[13]~COUT ),
	.cascout(),
	.pathsel(10'b0111010011));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[13] .cin_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[13] .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[13] .lut_mask = "1efe";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[13] .operation_mode = "arithmetic";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[13] .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[13] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_A12
flex10ke_lcell \always4~310 (
// Equation(s):
// \always4~310_combout  = \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[14]~combout  & \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[12]~combout  & \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[13]~combout  # 
// !\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17]~545 

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[14]~combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[12]~combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[13]~combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17]~545 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\always4~310_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \always4~310 .clock_enable_mode = "false";
// defparam \always4~310 .lut_mask = "80ff";
// defparam \always4~310 .operation_mode = "normal";
// defparam \always4~310 .output_mode = "comb_only";
// defparam \always4~310 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_A5
flex10ke_lcell \always4~311 (
// Equation(s):
// \always4~311_combout  = \always4~307_combout  & \always4~308_combout  & \always4~309_combout  & \always4~310_combout 

	.dataa(\always4~307_combout ),
	.datab(\always4~308_combout ),
	.datac(\always4~309_combout ),
	.datad(\always4~310_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\always4~311_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \always4~311 .clock_enable_mode = "false";
// defparam \always4~311 .lut_mask = "8000";
// defparam \always4~311 .operation_mode = "normal";
// defparam \always4~311 .output_mode = "comb_only";
// defparam \always4~311 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_A5
flex10ke_lcell \seconds_remaining~210 (
// Equation(s):
// \seconds_remaining~210_combout  = \Equal0~38_combout  # \always4~301_combout  & \always4~304_combout  & \always4~311_combout 

	.dataa(\Equal0~38_combout ),
	.datab(\always4~301_combout ),
	.datac(\always4~304_combout ),
	.datad(\always4~311_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\seconds_remaining~210_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \seconds_remaining~210 .clock_enable_mode = "false";
// defparam \seconds_remaining~210 .lut_mask = "eaaa";
// defparam \seconds_remaining~210 .operation_mode = "normal";
// defparam \seconds_remaining~210 .output_mode = "comb_only";
// defparam \seconds_remaining~210 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_A5
flex10ke_lcell \Add4~91 (
// Equation(s):
// \Add4~91_combout  = !\seconds_remaining[0]~regout  & !\seconds_remaining[1]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\seconds_remaining[0]~regout ),
	.datad(\seconds_remaining[1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Add4~91_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Add4~91 .clock_enable_mode = "false";
// defparam \Add4~91 .lut_mask = "000f";
// defparam \Add4~91 .operation_mode = "normal";
// defparam \Add4~91 .output_mode = "comb_only";
// defparam \Add4~91 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_B18
flex10ke_lcell \timer[19] (
// Equation(s):
// \timer[19]~regout  = DFFEA(\Equal0~38_combout  # !\Add3|adder|unreg_res_node[19]~combout , GLOBAL(\clk~dataout ), !GLOBAL(\reset~dataout ), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal0~38_combout ),
	.datad(\Add3|adder|unreg_res_node[19]~combout ),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(),
	.regout(\timer[19]~regout ),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \timer[19] .clock_enable_mode = "false";
// defparam \timer[19] .lut_mask = "f0ff";
// defparam \timer[19] .operation_mode = "normal";
// defparam \timer[19] .output_mode = "reg_only";
// defparam \timer[19] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_A17
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~300 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~300_combout  = \Mod0|auto_generated|divider|divider|StageOut[304]~3085_combout  # \Mod0|auto_generated|divider|divider|StageOut[304]~3086_combout  # 
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[16]~376_combout 

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[304]~3085_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[304]~3086_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[16]~376_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~300_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001110));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~300 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~300 .lut_mask = "fffc";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~300 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~300 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~300 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_A2
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[5]~302 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[5]~302_combout  = \timer[7]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\timer[7]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[5]~302_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001000));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[5]~302 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[5]~302 .lut_mask = "ff00";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[5]~302 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[5]~302 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[5]~302 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_A2
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[5]~304 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[5]~304_combout  = \timer[7]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\timer[7]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[5]~304_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001000));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[5]~304 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[5]~304 .lut_mask = "ff00";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[5]~304 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[5]~304 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[5]~304 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_B18
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~216 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~216_combout  = \timer[19]~regout  $ \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[15]~275_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\timer[19]~regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[15]~275_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~216_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~216 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~216 .lut_mask = "0ff0";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~216 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~216 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~216 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_A14
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout  = \timer[19]~regout  & \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[15]~275_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\timer[19]~regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[15]~275_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219 .lut_mask = "f000";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_A18
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[8]~222 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[8]~222_combout  = \timer[11]~regout  $ \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[7]~281_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\timer[11]~regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[7]~281_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[8]~222_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[8]~222 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[8]~222 .lut_mask = "0ff0";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[8]~222 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[8]~222 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[8]~222 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_B13
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[8]~225 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[8]~225_combout  = \timer[11]~regout  # \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[7]~281_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\timer[11]~regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[7]~281_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[8]~225_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[8]~225 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[8]~225 .lut_mask = "fff0";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[8]~225 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[8]~225 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[8]~225 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_A18
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[9]~308 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[9]~308_combout  = \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[8]~384_combout  $ (\Mod0|auto_generated|divider|divider|StageOut[296]~3090_combout  # 
// \Mod0|auto_generated|divider|divider|StageOut[296]~3091_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[296]~3090_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[296]~3091_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[8]~384_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[9]~308_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001110));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[9]~308 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[9]~308 .lut_mask = "03fc";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[9]~308 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[9]~308 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[9]~308 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_A18
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[9]~312 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[9]~312_combout  = \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[8]~384_combout  & (\Mod0|auto_generated|divider|divider|StageOut[296]~3090_combout  # 
// \Mod0|auto_generated|divider|divider|StageOut[296]~3091_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[296]~3090_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[296]~3091_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[8]~384_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[9]~312_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001110));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[9]~312 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[9]~312 .lut_mask = "fc00";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[9]~312 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[9]~312 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[9]~312 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_B13
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[10]~228 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[10]~228_combout  = \timer[13]~regout  $ \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[9]~249_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\timer[13]~regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[9]~249_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[10]~228_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[10]~228 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[10]~228 .lut_mask = "0ff0";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[10]~228 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[10]~228 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[10]~228 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_B13
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[10]~231 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[10]~231_combout  = \timer[13]~regout  & \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[9]~249_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\timer[13]~regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[9]~249_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[10]~231_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[10]~231 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[10]~231 .lut_mask = "f000";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[10]~231 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[10]~231 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[10]~231 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_A22
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[11]~316 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[11]~316_combout  = \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[10]~344_combout  $ (\Mod0|auto_generated|divider|divider|StageOut[298]~3093_combout  # 
// \Mod0|auto_generated|divider|divider|StageOut[298]~3094_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[298]~3093_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[298]~3094_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[10]~344_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[11]~316_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001110));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[11]~316 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[11]~316 .lut_mask = "03fc";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[11]~316 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[11]~316 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[11]~316 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_A22
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[11]~320 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[11]~320_combout  = \Mod0|auto_generated|divider|divider|StageOut[298]~3093_combout  # \Mod0|auto_generated|divider|divider|StageOut[298]~3094_combout  # 
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[10]~344_combout 

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[298]~3093_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[298]~3094_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[10]~344_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[11]~320_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001110));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[11]~320 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[11]~320 .lut_mask = "fffc";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[11]~320 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[11]~320 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[11]~320 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_B16
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[6]~234 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[6]~234_combout  = \timer[9]~regout  $ \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[5]~263_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\timer[9]~regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[5]~263_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[6]~234_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[6]~234 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[6]~234 .lut_mask = "0ff0";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[6]~234 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[6]~234 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[6]~234 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_B16
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[6]~237 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[6]~237_combout  = \timer[9]~regout  # \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[5]~263_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\timer[9]~regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[5]~263_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[6]~237_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[6]~237 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[6]~237 .lut_mask = "fff0";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[6]~237 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[6]~237 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[6]~237 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_A13
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[7]~324 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[7]~324_combout  = \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[6]~392_combout  $ (\Mod0|auto_generated|divider|divider|StageOut[294]~3102_combout  # 
// \Mod0|auto_generated|divider|divider|StageOut[294]~3103_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[294]~3102_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[294]~3103_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[6]~392_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[7]~324_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001110));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[7]~324 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[7]~324 .lut_mask = "03fc";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[7]~324 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[7]~324 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[7]~324 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_A13
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[7]~328 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[7]~328_combout  = \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[6]~392_combout  & (\Mod0|auto_generated|divider|divider|StageOut[294]~3102_combout  # 
// \Mod0|auto_generated|divider|divider|StageOut[294]~3103_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[294]~3102_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[294]~3103_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[6]~392_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[7]~328_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001110));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[7]~328 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[7]~328 .lut_mask = "fc00";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[7]~328 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[7]~328 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[7]~328 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_A16
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[12]~240 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[12]~240_combout  = \timer[15]~regout  $ \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[11]~255_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\timer[15]~regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[11]~255_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[12]~240_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[12]~240 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[12]~240 .lut_mask = "0ff0";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[12]~240 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[12]~240 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[12]~240 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_A15
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[12]~243 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[12]~243_combout  = \timer[15]~regout  # \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[11]~255_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\timer[15]~regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[11]~255_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[12]~243_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[12]~243 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[12]~243 .lut_mask = "fff0";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[12]~243 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[12]~243 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[12]~243 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_A24
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[13]~332 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[13]~332_combout  = \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[12]~352_combout  $ (\Mod0|auto_generated|divider|divider|StageOut[300]~3105_combout  # 
// \Mod0|auto_generated|divider|divider|StageOut[300]~3106_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[300]~3105_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[300]~3106_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[12]~352_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[13]~332_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001110));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[13]~332 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[13]~332 .lut_mask = "03fc";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[13]~332 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[13]~332 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[13]~332 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_A24
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[13]~336 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[13]~336_combout  = \Mod0|auto_generated|divider|divider|StageOut[300]~3105_combout  # \Mod0|auto_generated|divider|divider|StageOut[300]~3106_combout  # 
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[12]~352_combout 

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[300]~3105_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[300]~3106_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[12]~352_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[13]~336_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001110));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[13]~336 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[13]~336 .lut_mask = "fffc";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[13]~336 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[13]~336 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[13]~336 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_A19
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[9]~246 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[9]~246_combout  = \timer[12]~regout  $ \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[8]~225_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\timer[12]~regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[8]~225_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[9]~246_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[9]~246 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[9]~246 .lut_mask = "0ff0";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[9]~246 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[9]~246 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[9]~246 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_B13
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[9]~249 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[9]~249_combout  = \timer[12]~regout  & \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[8]~225_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\timer[12]~regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[8]~225_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[9]~249_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[9]~249 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[9]~249 .lut_mask = "f000";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[9]~249 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[9]~249 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[9]~249 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_A19
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[10]~340 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[10]~340_combout  = \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[9]~312_combout  $ (\Mod0|auto_generated|divider|divider|StageOut[297]~3107_combout  # 
// \Mod0|auto_generated|divider|divider|StageOut[297]~3108_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[297]~3107_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[297]~3108_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[9]~312_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[10]~340_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001110));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[10]~340 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[10]~340 .lut_mask = "03fc";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[10]~340 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[10]~340 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[10]~340 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_A19
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[10]~344 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[10]~344_combout  = \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[9]~312_combout  & (\Mod0|auto_generated|divider|divider|StageOut[297]~3107_combout  # 
// \Mod0|auto_generated|divider|divider|StageOut[297]~3108_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[297]~3107_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[297]~3108_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[9]~312_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[10]~344_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001110));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[10]~344 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[10]~344 .lut_mask = "fc00";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[10]~344 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[10]~344 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[10]~344 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_A24
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[11]~252 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[11]~252_combout  = \timer[14]~regout  $ \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[10]~231_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\timer[14]~regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[10]~231_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[11]~252_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[11]~252 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[11]~252 .lut_mask = "0ff0";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[11]~252 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[11]~252 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[11]~252 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_A15
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[11]~255 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[11]~255_combout  = \timer[14]~regout  # \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[10]~231_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\timer[14]~regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[10]~231_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[11]~255_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[11]~255 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[11]~255 .lut_mask = "fff0";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[11]~255 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[11]~255 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[11]~255 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_A24
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[12]~348 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[12]~348_combout  = \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[11]~320_combout  $ (\Mod0|auto_generated|divider|divider|StageOut[299]~3110_combout  # 
// \Mod0|auto_generated|divider|divider|StageOut[299]~3111_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[299]~3110_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[299]~3111_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[11]~320_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[12]~348_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001110));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[12]~348 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[12]~348 .lut_mask = "03fc";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[12]~348 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[12]~348 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[12]~348 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_A24
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[12]~352 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[12]~352_combout  = \Mod0|auto_generated|divider|divider|StageOut[299]~3110_combout  # \Mod0|auto_generated|divider|divider|StageOut[299]~3111_combout  # 
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[11]~320_combout 

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[299]~3110_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[299]~3111_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[11]~320_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[12]~352_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001110));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[12]~352 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[12]~352 .lut_mask = "fffc";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[12]~352 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[12]~352 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[12]~352 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_A20
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[13]~258 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[13]~258_combout  = \timer[16]~regout  $ \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[12]~243_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\timer[16]~regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[12]~243_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[13]~258_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[13]~258 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[13]~258 .lut_mask = "0ff0";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[13]~258 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[13]~258 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[13]~258 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_A15
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[13]~261 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[13]~261_combout  = \timer[16]~regout  # \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[12]~243_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\timer[16]~regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[12]~243_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[13]~261_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[13]~261 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[13]~261 .lut_mask = "fff0";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[13]~261 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[13]~261 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[13]~261 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_A20
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[14]~356 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[14]~356_combout  = \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[13]~336_combout  $ (\Mod0|auto_generated|divider|divider|StageOut[301]~3113_combout  # 
// \Mod0|auto_generated|divider|divider|StageOut[301]~3114_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[301]~3113_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[301]~3114_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[13]~336_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[14]~356_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001110));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[14]~356 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[14]~356 .lut_mask = "03fc";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[14]~356 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[14]~356 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[14]~356 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_A20
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[14]~360 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[14]~360_combout  = \Mod0|auto_generated|divider|divider|StageOut[301]~3113_combout  # \Mod0|auto_generated|divider|divider|StageOut[301]~3114_combout  # 
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[13]~336_combout 

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[301]~3113_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[301]~3114_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[13]~336_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[14]~360_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001110));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[14]~360 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[14]~360 .lut_mask = "fffc";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[14]~360 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[14]~360 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[14]~360 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_B21
flex10ke_lcell \Add3|adder|result_node|cs_buffer[18] (
// Equation(s):
// \Add3|adder|result_node|cs_buffer[18]~combout  = \timer[18]~regout  $ \Add3|adder|result_node|cout[17] 
// \Add3|adder|result_node|cout[18]  = CARRY(\timer[18]~regout  # \Add3|adder|result_node|cout[17] )

	.dataa(vcc),
	.datab(\timer[18]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Add3|adder|result_node|cout[17] ),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Add3|adder|result_node|cs_buffer[18]~combout ),
	.regout(),
	.cout(\Add3|adder|result_node|cout[18] ),
	.cascout(),
	.pathsel(10'b0110010010));
// synopsys translate_off
// defparam \Add3|adder|result_node|cs_buffer[18] .cin_used = "true";
// defparam \Add3|adder|result_node|cs_buffer[18] .clock_enable_mode = "false";
// defparam \Add3|adder|result_node|cs_buffer[18] .lut_mask = "3cfc";
// defparam \Add3|adder|result_node|cs_buffer[18] .operation_mode = "arithmetic";
// defparam \Add3|adder|result_node|cs_buffer[18] .output_mode = "comb_only";
// defparam \Add3|adder|result_node|cs_buffer[18] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_B16
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[5]~263 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[5]~263_combout  = \timer[8]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\timer[8]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[5]~263_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001000));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[5]~263 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[5]~263 .lut_mask = "ff00";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[5]~263 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[5]~263 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[5]~263 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_A23
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[321]~3082 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[321]~3082_combout  = !\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399  & (\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout  & 
// (!\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[14]~266_combout ) # !\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout  & \timer[17]~regout )

	.dataa(\timer[17]~regout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[14]~266_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[321]~3082_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[321]~3082 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[321]~3082 .lut_mask = "002e";
// defparam \Mod0|auto_generated|divider|divider|StageOut[321]~3082 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[321]~3082 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[321]~3082 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_A23
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[340]~3083 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[340]~3083_combout  = !\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503  & (\Mod0|auto_generated|divider|divider|StageOut[321]~3082_combout  # 
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399  & \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[15]~364_combout )

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[321]~3082_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399 ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[15]~364_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[340]~3083_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[340]~3083 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[340]~3083 .lut_mask = "00ea";
// defparam \Mod0|auto_generated|divider|divider|StageOut[340]~3083 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[340]~3083 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[340]~3083 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_A8
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[16] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[16]~combout  = \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[15]~COUT  $ (\Mod0|auto_generated|divider|divider|StageOut[321]~3082_combout  # 
// \Mod0|auto_generated|divider|divider|StageOut[321]~3120_combout )
// \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[16]~COUT  = CARRY(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[15]~COUT  & (\Mod0|auto_generated|divider|divider|StageOut[321]~3082_combout  # 
// \Mod0|auto_generated|divider|divider|StageOut[321]~3120_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[321]~3082_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[321]~3120_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[15]~COUT ),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[16]~combout ),
	.regout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[16]~COUT ),
	.cascout(),
	.pathsel(10'b0111010011));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[16] .cin_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[16] .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[16] .lut_mask = "1ee0";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[16] .operation_mode = "arithmetic";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[16] .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[16] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_A3
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[340]~3084 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[340]~3084_combout  = \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503  & \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[16]~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503 ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[16]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[340]~3084_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[340]~3084 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[340]~3084 .lut_mask = "f000";
// defparam \Mod0|auto_generated|divider|divider|StageOut[340]~3084 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[340]~3084 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[340]~3084 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_B18
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[304]~3085 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[304]~3085_combout  = \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout  & \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~216_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~216_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[304]~3085_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[304]~3085 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[304]~3085 .lut_mask = "f000";
// defparam \Mod0|auto_generated|divider|divider|StageOut[304]~3085 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[304]~3085 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[304]~3085 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_B18
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[304]~3086 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[304]~3086_combout  = \timer[19]~regout  & !\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\timer[19]~regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[304]~3086_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[304]~3086 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[304]~3086 .lut_mask = "00f0";
// defparam \Mod0|auto_generated|divider|divider|StageOut[304]~3086 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[304]~3086 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[304]~3086 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_B7
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[322]~3087 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[322]~3087_combout  = !\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399  & (\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout  & 
// \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[15]~272_combout  # !\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout  & (\timer[18]~regout ))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[15]~272_combout ),
	.datab(\timer[18]~regout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[322]~3087_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[322]~3087 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[322]~3087 .lut_mask = "00ac";
// defparam \Mod0|auto_generated|divider|divider|StageOut[322]~3087 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[322]~3087 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[322]~3087 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_A17
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[322]~3088 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[322]~3088_combout  = \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399  & \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[16]~372_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399 ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[16]~372_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[322]~3088_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[322]~3088 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[322]~3088 .lut_mask = "f000";
// defparam \Mod0|auto_generated|divider|divider|StageOut[322]~3088 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[322]~3088 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[322]~3088 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_A2
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[311]~3089 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[311]~3089_combout  = \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399  & !\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[5]~302_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399 ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[5]~302_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[311]~3089_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[311]~3089 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[311]~3089 .lut_mask = "00f0";
// defparam \Mod0|auto_generated|divider|divider|StageOut[311]~3089 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[311]~3089 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[311]~3089 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_A18
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[296]~3090 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[296]~3090_combout  = \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout  & !\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[8]~222_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[8]~222_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[296]~3090_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[296]~3090 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[296]~3090 .lut_mask = "00f0";
// defparam \Mod0|auto_generated|divider|divider|StageOut[296]~3090 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[296]~3090 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[296]~3090 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_A18
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[296]~3091 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[296]~3091_combout  = \timer[11]~regout  & !\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\timer[11]~regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[296]~3091_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[296]~3091 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[296]~3091 .lut_mask = "00f0";
// defparam \Mod0|auto_generated|divider|divider|StageOut[296]~3091 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[296]~3091 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[296]~3091 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_A18
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[315]~3092 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[315]~3092_combout  = \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399  & \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[9]~308_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399 ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[9]~308_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[315]~3092_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[315]~3092 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[315]~3092 .lut_mask = "f000";
// defparam \Mod0|auto_generated|divider|divider|StageOut[315]~3092 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[315]~3092 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[315]~3092 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_A6
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[9] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[9]~combout  = \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[8]~COUT  $ (\Mod0|auto_generated|divider|divider|StageOut[314]~3099_combout  # 
// \Mod0|auto_generated|divider|divider|StageOut[314]~3100_combout )
// \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[9]~COUT  = CARRY(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[8]~COUT  & (\Mod0|auto_generated|divider|divider|StageOut[314]~3099_combout  # 
// \Mod0|auto_generated|divider|divider|StageOut[314]~3100_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[314]~3099_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[314]~3100_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[8]~COUT ),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[9]~combout ),
	.regout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[9]~COUT ),
	.cascout(),
	.pathsel(10'b0111010011));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[9] .cin_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[9] .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[9] .lut_mask = "1ee0";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[9] .operation_mode = "arithmetic";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[9] .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[9] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_A22
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[298]~3093 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[298]~3093_combout  = \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout  & \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[10]~228_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[10]~228_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[298]~3093_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[298]~3093 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[298]~3093 .lut_mask = "f000";
// defparam \Mod0|auto_generated|divider|divider|StageOut[298]~3093 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[298]~3093 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[298]~3093 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_A22
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[298]~3094 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[298]~3094_combout  = \timer[13]~regout  & !\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\timer[13]~regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[298]~3094_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[298]~3094 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[298]~3094 .lut_mask = "00f0";
// defparam \Mod0|auto_generated|divider|divider|StageOut[298]~3094 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[298]~3094 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[298]~3094 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_A22
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[317]~3095 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[317]~3095_combout  = \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399  & !\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[11]~316_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399 ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[11]~316_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[317]~3095_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[317]~3095 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[317]~3095 .lut_mask = "00f0";
// defparam \Mod0|auto_generated|divider|divider|StageOut[317]~3095 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[317]~3095 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[317]~3095 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_A7
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[312]~3096 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[312]~3096_combout  = !\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399  & (\timer[8]~regout  $ \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout )

	.dataa(vcc),
	.datab(\timer[8]~regout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[312]~3096_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001110));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[312]~3096 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[312]~3096 .lut_mask = "003c";
// defparam \Mod0|auto_generated|divider|divider|StageOut[312]~3096 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[312]~3096 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[312]~3096 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_A7
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[331]~3097 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[331]~3097_combout  = !\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503  & (\Mod0|auto_generated|divider|divider|StageOut[312]~3096_combout  # 
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399  & !\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[6]~388_combout )

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[312]~3096_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399 ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[6]~388_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[331]~3097_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[331]~3097 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[331]~3097 .lut_mask = "00ae";
// defparam \Mod0|auto_generated|divider|divider|StageOut[331]~3097 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[331]~3097 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[331]~3097 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_A6
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[7] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[7]~combout  = \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[6]~COUT  $ (\Mod0|auto_generated|divider|divider|StageOut[312]~3096_combout  # 
// \Mod0|auto_generated|divider|divider|StageOut[312]~3125_combout )
// \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[7]~COUT  = CARRY(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[6]~COUT  & (\Mod0|auto_generated|divider|divider|StageOut[312]~3096_combout  # 
// \Mod0|auto_generated|divider|divider|StageOut[312]~3125_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[312]~3096_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[312]~3125_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[6]~COUT ),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[7]~combout ),
	.regout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[7]~COUT ),
	.cascout(),
	.pathsel(10'b0111010011));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[7] .cin_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[7] .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[7] .lut_mask = "1ee0";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[7] .operation_mode = "arithmetic";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[7] .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_A7
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[331]~3098 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[331]~3098_combout  = \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503  & \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[7]~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503 ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[331]~3098_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[331]~3098 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[331]~3098 .lut_mask = "f000";
// defparam \Mod0|auto_generated|divider|divider|StageOut[331]~3098 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[331]~3098 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[331]~3098 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_A14
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[314]~3099 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[314]~3099_combout  = !\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399  & (\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout  & 
// \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[7]~278_combout  # !\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout  & (\timer[10]~regout ))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[7]~278_combout ),
	.datab(\timer[10]~regout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[314]~3099_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[314]~3099 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[314]~3099 .lut_mask = "00ac";
// defparam \Mod0|auto_generated|divider|divider|StageOut[314]~3099 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[314]~3099 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[314]~3099 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_A14
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[314]~3100 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[314]~3100_combout  = \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399  & !\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[8]~380_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399 ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[8]~380_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[314]~3100_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[314]~3100 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[314]~3100 .lut_mask = "00f0";
// defparam \Mod0|auto_generated|divider|divider|StageOut[314]~3100 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[314]~3100 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[314]~3100 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_A14
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[333]~3101 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[333]~3101_combout  = \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503  & \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[9]~combout  # 
// !\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503  & (\Mod0|auto_generated|divider|divider|StageOut[314]~3099_combout  # \Mod0|auto_generated|divider|divider|StageOut[314]~3100_combout )

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[9]~combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[314]~3099_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[314]~3100_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[333]~3101_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[333]~3101 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[333]~3101 .lut_mask = "aafc";
// defparam \Mod0|auto_generated|divider|divider|StageOut[333]~3101 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[333]~3101 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[333]~3101 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_A7
flex10ke_lcell \always4~318 (
// Equation(s):
// \always4~343  = \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17]~545  # !\Mod0|auto_generated|divider|divider|StageOut[331]~3097_combout  & !\Mod0|auto_generated|divider|divider|StageOut[331]~3098_combout  & 
// !\Mod0|auto_generated|divider|divider|StageOut[333]~3101_combout 

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17]~545 ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[331]~3097_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[331]~3098_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[333]~3101_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\always4~318_combout ),
	.regout(),
	.cout(),
	.cascout(\always4~343 ),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \always4~318 .clock_enable_mode = "false";
// defparam \always4~318 .lut_mask = "aaab";
// defparam \always4~318 .operation_mode = "normal";
// defparam \always4~318 .output_mode = "none";
// defparam \always4~318 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_A7
flex10ke_lcell \always4~322 (
// Equation(s):
// \always4~322_combout  = (\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17]~545  # !\timer[3]~regout ) & CASCADE(\always4~343 )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17]~545 ),
	.datad(\timer[3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\always4~343 ),
	.modesel(7'b1000001),
	.combout(\always4~322_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \always4~322 .clock_enable_mode = "false";
// defparam \always4~322 .lut_mask = "f0ff";
// defparam \always4~322 .operation_mode = "normal";
// defparam \always4~322 .output_mode = "comb_only";
// defparam \always4~322 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_A13
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[294]~3102 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[294]~3102_combout  = \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout  & !\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[6]~234_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[6]~234_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[294]~3102_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[294]~3102 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[294]~3102 .lut_mask = "00f0";
// defparam \Mod0|auto_generated|divider|divider|StageOut[294]~3102 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[294]~3102 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[294]~3102 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_A13
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[294]~3103 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[294]~3103_combout  = \timer[9]~regout  & !\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\timer[9]~regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[294]~3103_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[294]~3103 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[294]~3103 .lut_mask = "00f0";
// defparam \Mod0|auto_generated|divider|divider|StageOut[294]~3103 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[294]~3103 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[294]~3103 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_A6
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[313]~3104 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[313]~3104_combout  = \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399  & \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[7]~324_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399 ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[7]~324_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[313]~3104_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[313]~3104 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[313]~3104 .lut_mask = "f000";
// defparam \Mod0|auto_generated|divider|divider|StageOut[313]~3104 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[313]~3104 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[313]~3104 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_A16
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[300]~3105 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[300]~3105_combout  = \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout  & !\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[12]~240_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[12]~240_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[300]~3105_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[300]~3105 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[300]~3105 .lut_mask = "00f0";
// defparam \Mod0|auto_generated|divider|divider|StageOut[300]~3105 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[300]~3105 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[300]~3105 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_A24
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[300]~3106 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[300]~3106_combout  = \timer[15]~regout  & !\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\timer[15]~regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[300]~3106_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[300]~3106 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[300]~3106 .lut_mask = "00f0";
// defparam \Mod0|auto_generated|divider|divider|StageOut[300]~3106 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[300]~3106 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[300]~3106 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_A19
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[297]~3107 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[297]~3107_combout  = \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout  & \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[9]~246_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[9]~246_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[297]~3107_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[297]~3107 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[297]~3107 .lut_mask = "f000";
// defparam \Mod0|auto_generated|divider|divider|StageOut[297]~3107 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[297]~3107 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[297]~3107 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_A19
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[297]~3108 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[297]~3108_combout  = \timer[12]~regout  & !\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\timer[12]~regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[297]~3108_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[297]~3108 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[297]~3108 .lut_mask = "00f0";
// defparam \Mod0|auto_generated|divider|divider|StageOut[297]~3108 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[297]~3108 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[297]~3108 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_A19
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[316]~3109 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[316]~3109_combout  = \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399  & \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[10]~340_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399 ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[10]~340_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[316]~3109_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[316]~3109 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[316]~3109 .lut_mask = "f000";
// defparam \Mod0|auto_generated|divider|divider|StageOut[316]~3109 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[316]~3109 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[316]~3109 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_A24
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[299]~3110 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[299]~3110_combout  = \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout  & !\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[11]~252_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[11]~252_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[299]~3110_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[299]~3110 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[299]~3110 .lut_mask = "00f0";
// defparam \Mod0|auto_generated|divider|divider|StageOut[299]~3110 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[299]~3110 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[299]~3110 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_A24
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[299]~3111 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[299]~3111_combout  = \timer[14]~regout  & !\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\timer[14]~regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[299]~3111_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[299]~3111 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[299]~3111 .lut_mask = "00f0";
// defparam \Mod0|auto_generated|divider|divider|StageOut[299]~3111 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[299]~3111 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[299]~3111 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_B8
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[318]~3112 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[318]~3112_combout  = \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399  & !\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[12]~348_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399 ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[12]~348_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[318]~3112_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[318]~3112 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[318]~3112 .lut_mask = "00f0";
// defparam \Mod0|auto_generated|divider|divider|StageOut[318]~3112 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[318]~3112 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[318]~3112 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_A20
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[301]~3113 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[301]~3113_combout  = \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout  & !\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[13]~258_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[13]~258_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[301]~3113_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[301]~3113 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[301]~3113 .lut_mask = "00f0";
// defparam \Mod0|auto_generated|divider|divider|StageOut[301]~3113 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[301]~3113 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[301]~3113 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_A20
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[301]~3114 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[301]~3114_combout  = \timer[16]~regout  & !\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\timer[16]~regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[301]~3114_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[301]~3114 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[301]~3114 .lut_mask = "00f0";
// defparam \Mod0|auto_generated|divider|divider|StageOut[301]~3114 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[301]~3114 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[301]~3114 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_A20
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[320]~3115 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[320]~3115_combout  = \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399  & !\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[14]~356_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399 ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[14]~356_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[320]~3115_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[320]~3115 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[320]~3115 .lut_mask = "00f0";
// defparam \Mod0|auto_generated|divider|divider|StageOut[320]~3115 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[320]~3115 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[320]~3115 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_A16
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[338]~3116 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[338]~3116_combout  = !\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503  & (\Mod0|auto_generated|divider|divider|StageOut[319]~3067_combout  # 
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399  & !\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[13]~332_combout )

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[319]~3067_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399 ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[13]~332_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[338]~3116_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[338]~3116 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[338]~3116 .lut_mask = "00ae";
// defparam \Mod0|auto_generated|divider|divider|StageOut[338]~3116 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[338]~3116 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[338]~3116 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_A16
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[338]~3117 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[338]~3117_combout  = \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503  & !\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[14]~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503 ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[14]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[338]~3117_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[338]~3117 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[338]~3117 .lut_mask = "00f0";
// defparam \Mod0|auto_generated|divider|divider|StageOut[338]~3117 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[338]~3117 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[338]~3117 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_A4
flex10ke_lcell \always4~320 (
// Equation(s):
// \always4~346  = \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17]~545  & !\timer[2]~regout  & !\timer[1]~regout  # !\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17]~545  & (!\timer[0]~regout )

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17]~545 ),
	.datab(\timer[2]~regout ),
	.datac(\timer[1]~regout ),
	.datad(\timer[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\always4~320_combout ),
	.regout(),
	.cout(),
	.cascout(\always4~346 ),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \always4~320 .clock_enable_mode = "false";
// defparam \always4~320 .lut_mask = "0257";
// defparam \always4~320 .operation_mode = "normal";
// defparam \always4~320 .output_mode = "none";
// defparam \always4~320 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_A10
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[10] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[10]~combout  = \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[9]~COUT  $ (\Mod0|auto_generated|divider|divider|StageOut[333]~3126_combout  # 
// \Mod0|auto_generated|divider|divider|StageOut[333]~3127_combout )
// \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[10]~COUT  = CARRY(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[9]~COUT  & (\Mod0|auto_generated|divider|divider|StageOut[333]~3126_combout  # 
// \Mod0|auto_generated|divider|divider|StageOut[333]~3127_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[333]~3126_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[333]~3127_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[9]~COUT ),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[10]~combout ),
	.regout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[10]~COUT ),
	.cascout(),
	.pathsel(10'b0111010011));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[10] .cin_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[10] .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[10] .lut_mask = "1ee0";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[10] .operation_mode = "arithmetic";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[10] .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[10] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_A10
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[7] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[7]~combout  = \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[6]~COUT  $ (\Mod0|auto_generated|divider|divider|StageOut[330]~3128_combout  # 
// \Mod0|auto_generated|divider|divider|StageOut[330]~3052_combout )
// \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[7]~COUT  = CARRY(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[6]~COUT  & (\Mod0|auto_generated|divider|divider|StageOut[330]~3128_combout  # 
// \Mod0|auto_generated|divider|divider|StageOut[330]~3052_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[330]~3128_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[330]~3052_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[6]~COUT ),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[7]~combout ),
	.regout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[7]~COUT ),
	.cascout(),
	.pathsel(10'b0111010011));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[7] .cin_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[7] .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[7] .lut_mask = "1ee0";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[7] .operation_mode = "arithmetic";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[7] .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_A4
flex10ke_lcell \always4~323 (
// Equation(s):
// \always4~323_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[10]~combout  & !\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[7]~combout  & !\timer[4]~regout  # 
// !\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17]~545 ) & CASCADE(\always4~346 )

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[10]~combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[7]~combout ),
	.datac(\timer[4]~regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17]~545 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\always4~346 ),
	.modesel(7'b1000001),
	.combout(\always4~323_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \always4~323 .clock_enable_mode = "false";
// defparam \always4~323 .lut_mask = "01ff";
// defparam \always4~323 .operation_mode = "normal";
// defparam \always4~323 .output_mode = "comb_only";
// defparam \always4~323 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_B21
flex10ke_lcell \Add3|adder|unreg_res_node[19] (
// Equation(s):
// \Add3|adder|unreg_res_node[19]~combout  = \Add3|adder|result_node|cout[18]  $ \timer[19]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\timer[19]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Add3|adder|result_node|cout[18] ),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Add3|adder|unreg_res_node[19]~combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000011000));
// synopsys translate_off
// defparam \Add3|adder|unreg_res_node[19] .cin_used = "true";
// defparam \Add3|adder|unreg_res_node[19] .clock_enable_mode = "false";
// defparam \Add3|adder|unreg_res_node[19] .lut_mask = "0ff0";
// defparam \Add3|adder|unreg_res_node[19] .operation_mode = "normal";
// defparam \Add3|adder|unreg_res_node[19] .output_mode = "comb_only";
// defparam \Add3|adder|unreg_res_node[19] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_A23
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[14]~266 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[14]~266_combout  = \timer[17]~regout  $ \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[13]~261_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\timer[17]~regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[13]~261_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[14]~266_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[14]~266 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[14]~266 .lut_mask = "0ff0";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[14]~266 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[14]~266 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[14]~266 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_A15
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[14]~269 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[14]~269_combout  = \timer[17]~regout  # \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[13]~261_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\timer[17]~regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[13]~261_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[14]~269_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[14]~269 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[14]~269 .lut_mask = "fff0";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[14]~269 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[14]~269 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[14]~269 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_A23
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[15]~364 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[15]~364_combout  = \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[14]~360_combout  $ (\Mod0|auto_generated|divider|divider|StageOut[302]~3118_combout  # 
// \Mod0|auto_generated|divider|divider|StageOut[302]~3119_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[302]~3118_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[302]~3119_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[14]~360_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[15]~364_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001110));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[15]~364 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[15]~364 .lut_mask = "03fc";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[15]~364 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[15]~364 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[15]~364 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_A17
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[15]~368 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[15]~368_combout  = \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[14]~360_combout  & (\Mod0|auto_generated|divider|divider|StageOut[302]~3118_combout  # 
// \Mod0|auto_generated|divider|divider|StageOut[302]~3119_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[302]~3118_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[302]~3119_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[14]~360_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[15]~368_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001110));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[15]~368 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[15]~368 .lut_mask = "fc00";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[15]~368 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[15]~368 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[15]~368 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_A17
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[16]~372 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[16]~372_combout  = \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[15]~368_combout  $ (\Mod0|auto_generated|divider|divider|StageOut[303]~3121_combout  # 
// \Mod0|auto_generated|divider|divider|StageOut[303]~3122_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[303]~3121_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[303]~3122_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[15]~368_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[16]~372_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001110));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[16]~372 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[16]~372 .lut_mask = "03fc";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[16]~372 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[16]~372 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[16]~372 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_A17
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[16]~376 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[16]~376_combout  = \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[15]~368_combout  & (\Mod0|auto_generated|divider|divider|StageOut[303]~3121_combout  # 
// \Mod0|auto_generated|divider|divider|StageOut[303]~3122_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[303]~3121_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[303]~3122_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[15]~368_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[16]~376_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001110));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[16]~376 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[16]~376 .lut_mask = "fc00";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[16]~376 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[16]~376 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[16]~376 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_A15
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[15]~272 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[15]~272_combout  = \timer[18]~regout  $ \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[14]~269_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\timer[18]~regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[14]~269_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[15]~272_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[15]~272 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[15]~272 .lut_mask = "0ff0";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[15]~272 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[15]~272 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[15]~272 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_A15
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[15]~275 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[15]~275_combout  = \timer[18]~regout  & \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[14]~269_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\timer[18]~regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[14]~269_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[15]~275_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[15]~275 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[15]~275 .lut_mask = "f000";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[15]~275 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[15]~275 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[15]~275 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_A14
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[7]~278 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[7]~278_combout  = \timer[10]~regout  $ \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[6]~237_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\timer[10]~regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[6]~237_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[7]~278_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[7]~278 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[7]~278 .lut_mask = "0ff0";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[7]~278 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[7]~278 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[7]~278 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_B13
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[7]~281 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[7]~281_combout  = \timer[10]~regout  & \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[6]~237_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\timer[10]~regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[6]~237_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[7]~281_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[7]~281 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[7]~281 .lut_mask = "f000";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[7]~281 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[7]~281 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[7]~281 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_A14
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[8]~380 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[8]~380_combout  = \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[7]~328_combout  $ (\Mod0|auto_generated|divider|divider|StageOut[295]~3123_combout  # 
// \Mod0|auto_generated|divider|divider|StageOut[295]~3124_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[295]~3123_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[295]~3124_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[7]~328_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[8]~380_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001110));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[8]~380 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[8]~380 .lut_mask = "03fc";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[8]~380 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[8]~380 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[8]~380 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_A13
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[8]~384 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[8]~384_combout  = \Mod0|auto_generated|divider|divider|StageOut[295]~3123_combout  # \Mod0|auto_generated|divider|divider|StageOut[295]~3124_combout  # 
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[7]~328_combout 

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[295]~3123_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[295]~3124_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[7]~328_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[8]~384_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001110));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[8]~384 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[8]~384 .lut_mask = "fffc";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[8]~384 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[8]~384 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[8]~384 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_A7
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[6]~388 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[6]~388_combout  = \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout  $ \timer[8]~regout  $ 
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[5]~304_combout 

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout ),
	.datac(\timer[8]~regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[5]~304_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[6]~388_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001110));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[6]~388 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[6]~388 .lut_mask = "c33c";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[6]~388 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[6]~388 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[6]~388 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_A13
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[6]~392 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[6]~392_combout  = \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[5]~304_combout  # \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout  $ 
// \timer[8]~regout 

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout ),
	.datac(\timer[8]~regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[5]~304_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[6]~392_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001110));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[6]~392 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[6]~392 .lut_mask = "ff3c";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[6]~392 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[6]~392 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[6]~392 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_A23
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[302]~3118 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[302]~3118_combout  = \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout  & !\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[14]~266_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[14]~266_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[302]~3118_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[302]~3118 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[302]~3118 .lut_mask = "00f0";
// defparam \Mod0|auto_generated|divider|divider|StageOut[302]~3118 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[302]~3118 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[302]~3118 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_A23
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[302]~3119 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[302]~3119_combout  = \timer[17]~regout  & !\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\timer[17]~regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[302]~3119_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[302]~3119 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[302]~3119 .lut_mask = "00f0";
// defparam \Mod0|auto_generated|divider|divider|StageOut[302]~3119 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[302]~3119 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[302]~3119 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_A23
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[321]~3120 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[321]~3120_combout  = \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399  & \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[15]~364_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399 ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[15]~364_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[321]~3120_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[321]~3120 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[321]~3120 .lut_mask = "f000";
// defparam \Mod0|auto_generated|divider|divider|StageOut[321]~3120 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[321]~3120 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[321]~3120 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_B7
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[303]~3121 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[303]~3121_combout  = \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout  & \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[15]~272_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[15]~272_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[303]~3121_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[303]~3121 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[303]~3121 .lut_mask = "f000";
// defparam \Mod0|auto_generated|divider|divider|StageOut[303]~3121 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[303]~3121 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[303]~3121 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_A17
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[303]~3122 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[303]~3122_combout  = \timer[18]~regout  & !\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\timer[18]~regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[303]~3122_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[303]~3122 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[303]~3122 .lut_mask = "00f0";
// defparam \Mod0|auto_generated|divider|divider|StageOut[303]~3122 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[303]~3122 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[303]~3122 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_A14
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[295]~3123 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[295]~3123_combout  = \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout  & \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[7]~278_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[7]~278_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[295]~3123_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[295]~3123 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[295]~3123 .lut_mask = "f000";
// defparam \Mod0|auto_generated|divider|divider|StageOut[295]~3123 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[295]~3123 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[295]~3123 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_A13
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[295]~3124 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[295]~3124_combout  = \timer[10]~regout  & !\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\timer[10]~regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[16]~219_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[295]~3124_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[295]~3124 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[295]~3124 .lut_mask = "00f0";
// defparam \Mod0|auto_generated|divider|divider|StageOut[295]~3124 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[295]~3124 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[295]~3124 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_A7
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[312]~3125 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[312]~3125_combout  = \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399  & !\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[6]~388_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399 ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[6]~388_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[312]~3125_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[312]~3125 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[312]~3125 .lut_mask = "00f0";
// defparam \Mod0|auto_generated|divider|divider|StageOut[312]~3125 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[312]~3125 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[312]~3125 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_A13
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[333]~3126 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[333]~3126_combout  = !\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503  & (\Mod0|auto_generated|divider|divider|StageOut[314]~3099_combout  # 
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399  & !\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[8]~380_combout )

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[314]~3099_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399 ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[8]~380_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[333]~3126_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[333]~3126 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[333]~3126 .lut_mask = "00ae";
// defparam \Mod0|auto_generated|divider|divider|StageOut[333]~3126 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[333]~3126 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[333]~3126 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_A14
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[333]~3127 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[333]~3127_combout  = \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503  & \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[9]~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503 ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[9]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[333]~3127_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[333]~3127 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[333]~3127 .lut_mask = "f000";
// defparam \Mod0|auto_generated|divider|divider|StageOut[333]~3127 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[333]~3127 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[333]~3127 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_A2
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[330]~3128 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[330]~3128_combout  = !\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503  & (\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399  & 
// (!\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[5]~302_combout ) # !\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399  & \timer[7]~regout )

	.dataa(\timer[7]~regout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399 ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[5]~302_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[330]~3128_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[330]~3128 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[330]~3128 .lut_mask = "002e";
// defparam \Mod0|auto_generated|divider|divider|StageOut[330]~3128 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[330]~3128 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[330]~3128 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_B11
flex10ke_lcell \Mod0|auto_generated|divider|divider|StageOut[329]~3129 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[329]~3129_combout  = \timer[6]~regout  & !\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503 

	.dataa(vcc),
	.datab(vcc),
	.datac(\timer[6]~regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503 ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[329]~3129_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|StageOut[329]~3129 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|StageOut[329]~3129 .lut_mask = "00f0";
// defparam \Mod0|auto_generated|divider|divider|StageOut[329]~3129 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|StageOut[329]~3129 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|StageOut[329]~3129 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_C8
flex10ke_lcell \current_digit[0]~20 (
// Equation(s):
// \current_digit[0]~20_combout  = !\reset~dataout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\reset~dataout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\current_digit[0]~20_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001000));
// synopsys translate_off
// defparam \current_digit[0]~20 .clock_enable_mode = "false";
// defparam \current_digit[0]~20 .lut_mask = "00ff";
// defparam \current_digit[0]~20 .operation_mode = "normal";
// defparam \current_digit[0]~20 .output_mode = "comb_only";
// defparam \current_digit[0]~20 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_A12
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17]~544 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17]~545  = \Mod0|auto_generated|divider|divider|add_sub_19|cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_19|cout ),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17]~545 ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000010000));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17]~544 .cin_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17]~544 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17]~544 .lut_mask = "f0f0";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17]~544 .operation_mode = "normal";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17]~544 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[17]~544 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_A6
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~398 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399  = \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~300_combout 
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~398_cout  = CARRY(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~300_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~300_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~399 ),
	.regout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~398_cout ),
	.cascout(),
	.pathsel(10'b0010000010));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~398 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~398 .lut_mask = "cccc";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~398 .operation_mode = "arithmetic";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~398 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[17]~398 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_A10
flex10ke_lcell \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~502 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503  = \Mod0|auto_generated|divider|divider|add_sub_18|cout 
// \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~502_cout  = CARRY(\Mod0|auto_generated|divider|divider|add_sub_18|cout )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_18|cout ),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~503 ),
	.regout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~502_cout ),
	.cascout(),
	.pathsel(10'b0100010000));
// synopsys translate_off
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~502 .cin_used = "true";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~502 .clock_enable_mode = "false";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~502 .lut_mask = "f0f0";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~502 .operation_mode = "arithmetic";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~502 .output_mode = "comb_only";
// defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[17]~502 .packed_mode = "false";
// synopsys translate_on

// atom is at PIN_56
flex10ke_io \ntc~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.modesel(11'b01010000001),
	.dataout(\ntc~dataout ),
	.padio(ntc));
// synopsys translate_off
// defparam \ntc~I .feedback_mode = "from_pin";
// defparam \ntc~I .operation_mode = "input";
// defparam \ntc~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_126
flex10ke_io \reset~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.modesel(11'b01010000001),
	.dataout(\reset~dataout ),
	.padio(reset));
// synopsys translate_off
// defparam \reset~I .feedback_mode = "from_pin";
// defparam \reset~I .operation_mode = "input";
// defparam \reset~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_55
flex10ke_io \clk~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.modesel(11'b01010000001),
	.dataout(\clk~dataout ),
	.padio(clk));
// synopsys translate_off
// defparam \clk~I .feedback_mode = "from_pin";
// defparam \clk~I .operation_mode = "input";
// defparam \clk~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at LC4_C2
flex10ke_lcell \count_in_rtl_0|wysi_counter|counter_cell[0] (
// Equation(s):
// \count_in_rtl_0|wysi_counter|q[0]  = DFFEA((\Selector0~52_combout  $ \count_in_rtl_0|wysi_counter|q[0] ) & VCC, GLOBAL(\clk~dataout ), !GLOBAL(\reset~dataout ), , , , )
// \count_in_rtl_0|wysi_counter|counter_cell[0]~COUT  = CARRY(\count_in_rtl_0|wysi_counter|q[0] )

	.dataa(\Selector0~52_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1001000),
	.combout(),
	.regout(\count_in_rtl_0|wysi_counter|q[0] ),
	.cout(\count_in_rtl_0|wysi_counter|counter_cell[0]~COUT ),
	.cascout(),
	.pathsel(10'b1000100001));
// synopsys translate_off
// defparam \count_in_rtl_0|wysi_counter|counter_cell[0] .clock_enable_mode = "false";
// defparam \count_in_rtl_0|wysi_counter|counter_cell[0] .lut_mask = "66aa";
// defparam \count_in_rtl_0|wysi_counter|counter_cell[0] .operation_mode = "clrb_cntr";
// defparam \count_in_rtl_0|wysi_counter|counter_cell[0] .output_mode = "reg_only";
// defparam \count_in_rtl_0|wysi_counter|counter_cell[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_C1
flex10ke_lcell \Add2|adder|result_node|cs_buffer[1] (
// Equation(s):
// \Add2|adder|result_node|cs_buffer[1]~combout  = \count_out_rtl_1|wysi_counter|q[0]  $ \count_in_rtl_0|wysi_counter|q[0] 
// \Add2|adder|result_node|cout[1]  = CARRY(\count_in_rtl_0|wysi_counter|q[0]  # !\count_out_rtl_1|wysi_counter|q[0] )

	.dataa(\count_out_rtl_1|wysi_counter|q[0] ),
	.datab(\count_in_rtl_0|wysi_counter|q[0] ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Add2|adder|result_node|cs_buffer[1]~combout ),
	.regout(),
	.cout(\Add2|adder|result_node|cout[1] ),
	.cascout(),
	.pathsel(10'b0011000011));
// synopsys translate_off
// defparam \Add2|adder|result_node|cs_buffer[1] .clock_enable_mode = "false";
// defparam \Add2|adder|result_node|cs_buffer[1] .lut_mask = "66dd";
// defparam \Add2|adder|result_node|cs_buffer[1] .operation_mode = "arithmetic";
// defparam \Add2|adder|result_node|cs_buffer[1] .output_mode = "comb_only";
// defparam \Add2|adder|result_node|cs_buffer[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_C1
flex10ke_lcell \count_out_rtl_1|wysi_counter|counter_cell[1] (
// Equation(s):
// \count_out_rtl_1|wysi_counter|q[1]  = DFFEA((\count_out_rtl_1|wysi_counter|q[1]  $ (\Selector3~53_combout  & \count_out_rtl_1|wysi_counter|counter_cell[0]~COUT )) & VCC, GLOBAL(\clk~dataout ), !GLOBAL(\reset~dataout ), , , , )
// \count_out_rtl_1|wysi_counter|counter_cell[1]~COUT  = CARRY(\count_out_rtl_1|wysi_counter|q[1]  & (\count_out_rtl_1|wysi_counter|counter_cell[0]~COUT ))

	.dataa(\Selector3~53_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(\count_out_rtl_1|wysi_counter|counter_cell[0]~COUT ),
	.cascin(vcc),
	.modesel(7'b1001000),
	.combout(),
	.regout(\count_out_rtl_1|wysi_counter|q[1] ),
	.cout(\count_out_rtl_1|wysi_counter|counter_cell[1]~COUT ),
	.cascout(),
	.pathsel(10'b1000100001));
// synopsys translate_off
// defparam \count_out_rtl_1|wysi_counter|counter_cell[1] .cin_used = "true";
// defparam \count_out_rtl_1|wysi_counter|counter_cell[1] .clock_enable_mode = "false";
// defparam \count_out_rtl_1|wysi_counter|counter_cell[1] .lut_mask = "6ca0";
// defparam \count_out_rtl_1|wysi_counter|counter_cell[1] .operation_mode = "clrb_cntr";
// defparam \count_out_rtl_1|wysi_counter|counter_cell[1] .output_mode = "reg_only";
// defparam \count_out_rtl_1|wysi_counter|counter_cell[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_C1
flex10ke_lcell \Add2|adder|result_node|cs_buffer[2] (
// Equation(s):
// \Add2|adder|result_node|cs_buffer[2]~combout  = \count_in_rtl_0|wysi_counter|q[1]  $ \count_out_rtl_1|wysi_counter|q[1]  $ \Add2|adder|result_node|cout[1] 
// \Add2|adder|result_node|cout[2]  = CARRY(\count_in_rtl_0|wysi_counter|q[1]  & (\Add2|adder|result_node|cout[1]  # !\count_out_rtl_1|wysi_counter|q[1] ) # !\count_in_rtl_0|wysi_counter|q[1]  & !\count_out_rtl_1|wysi_counter|q[1]  & 
// \Add2|adder|result_node|cout[1] )

	.dataa(\count_in_rtl_0|wysi_counter|q[1] ),
	.datab(\count_out_rtl_1|wysi_counter|q[1] ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Add2|adder|result_node|cout[1] ),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Add2|adder|result_node|cs_buffer[2]~combout ),
	.regout(),
	.cout(\Add2|adder|result_node|cout[2] ),
	.cascout(),
	.pathsel(10'b0111010011));
// synopsys translate_off
// defparam \Add2|adder|result_node|cs_buffer[2] .cin_used = "true";
// defparam \Add2|adder|result_node|cs_buffer[2] .clock_enable_mode = "false";
// defparam \Add2|adder|result_node|cs_buffer[2] .lut_mask = "96b2";
// defparam \Add2|adder|result_node|cs_buffer[2] .operation_mode = "arithmetic";
// defparam \Add2|adder|result_node|cs_buffer[2] .output_mode = "comb_only";
// defparam \Add2|adder|result_node|cs_buffer[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_C1
flex10ke_lcell \count_out_rtl_1|wysi_counter|counter_cell[2] (
// Equation(s):
// \count_out_rtl_1|wysi_counter|q[2]  = DFFEA((\count_out_rtl_1|wysi_counter|q[2]  $ (\Selector3~53_combout  & \count_out_rtl_1|wysi_counter|counter_cell[1]~COUT )) & VCC, GLOBAL(\clk~dataout ), !GLOBAL(\reset~dataout ), , , , )
// \count_out_rtl_1|wysi_counter|counter_cell[2]~COUT  = CARRY(\count_out_rtl_1|wysi_counter|q[2]  & (\count_out_rtl_1|wysi_counter|counter_cell[1]~COUT ))

	.dataa(\Selector3~53_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(\count_out_rtl_1|wysi_counter|counter_cell[1]~COUT ),
	.cascin(vcc),
	.modesel(7'b1001000),
	.combout(),
	.regout(\count_out_rtl_1|wysi_counter|q[2] ),
	.cout(\count_out_rtl_1|wysi_counter|counter_cell[2]~COUT ),
	.cascout(),
	.pathsel(10'b1000100001));
// synopsys translate_off
// defparam \count_out_rtl_1|wysi_counter|counter_cell[2] .cin_used = "true";
// defparam \count_out_rtl_1|wysi_counter|counter_cell[2] .clock_enable_mode = "false";
// defparam \count_out_rtl_1|wysi_counter|counter_cell[2] .lut_mask = "6ca0";
// defparam \count_out_rtl_1|wysi_counter|counter_cell[2] .operation_mode = "clrb_cntr";
// defparam \count_out_rtl_1|wysi_counter|counter_cell[2] .output_mode = "reg_only";
// defparam \count_out_rtl_1|wysi_counter|counter_cell[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_C1
flex10ke_lcell \Add2|adder|result_node|cs_buffer[3] (
// Equation(s):
// \Add2|adder|result_node|cs_buffer[3]~combout  = \count_in_rtl_0|wysi_counter|q[2]  $ \count_out_rtl_1|wysi_counter|q[2]  $ \Add2|adder|result_node|cout[2] 
// \Add2|adder|result_node|cout[3]  = CARRY(\count_in_rtl_0|wysi_counter|q[2]  & (\Add2|adder|result_node|cout[2]  # !\count_out_rtl_1|wysi_counter|q[2] ) # !\count_in_rtl_0|wysi_counter|q[2]  & !\count_out_rtl_1|wysi_counter|q[2]  & 
// \Add2|adder|result_node|cout[2] )

	.dataa(\count_in_rtl_0|wysi_counter|q[2] ),
	.datab(\count_out_rtl_1|wysi_counter|q[2] ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Add2|adder|result_node|cout[2] ),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Add2|adder|result_node|cs_buffer[3]~combout ),
	.regout(),
	.cout(\Add2|adder|result_node|cout[3] ),
	.cascout(),
	.pathsel(10'b0111010011));
// synopsys translate_off
// defparam \Add2|adder|result_node|cs_buffer[3] .cin_used = "true";
// defparam \Add2|adder|result_node|cs_buffer[3] .clock_enable_mode = "false";
// defparam \Add2|adder|result_node|cs_buffer[3] .lut_mask = "96b2";
// defparam \Add2|adder|result_node|cs_buffer[3] .operation_mode = "arithmetic";
// defparam \Add2|adder|result_node|cs_buffer[3] .output_mode = "comb_only";
// defparam \Add2|adder|result_node|cs_buffer[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_C5
flex10ke_lcell \Mux0~248 (
// Equation(s):
// \Mux0~248_combout  = !\Add2|adder|result_node|cs_buffer[3]~combout  & (\clk_div_rtl_2|wysi_counter|q[5]  # \Add2|adder|result_node|cs_buffer[1]~combout  & !\Add2|adder|result_node|cs_buffer[2]~combout )

	.dataa(\clk_div_rtl_2|wysi_counter|q[5] ),
	.datab(\Add2|adder|result_node|cs_buffer[1]~combout ),
	.datac(\Add2|adder|result_node|cs_buffer[2]~combout ),
	.datad(\Add2|adder|result_node|cs_buffer[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mux0~248_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \Mux0~248 .clock_enable_mode = "false";
// defparam \Mux0~248 .lut_mask = "00ae";
// defparam \Mux0~248 .operation_mode = "normal";
// defparam \Mux0~248 .output_mode = "comb_only";
// defparam \Mux0~248 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_C7
flex10ke_lcell \clk_div_rtl_2|wysi_counter|counter_cell[0] (
// Equation(s):
// \clk_div_rtl_2|wysi_counter|counter_cell[0]~COUT  = CARRY()

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000100),
	.combout(),
	.regout(\clk_div_rtl_2|wysi_counter|q[0] ),
	.cout(\clk_div_rtl_2|wysi_counter|counter_cell[0]~COUT ),
	.cascout(),
	.pathsel(10'b1000000000));
// synopsys translate_off
// defparam \clk_div_rtl_2|wysi_counter|counter_cell[0] .clock_enable_mode = "false";
// defparam \clk_div_rtl_2|wysi_counter|counter_cell[0] .lut_mask = "33aa";
// defparam \clk_div_rtl_2|wysi_counter|counter_cell[0] .operation_mode = "up_dn_cntr";
// defparam \clk_div_rtl_2|wysi_counter|counter_cell[0] .output_mode = "none";
// defparam \clk_div_rtl_2|wysi_counter|counter_cell[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_C7
flex10ke_lcell \clk_div_rtl_2|wysi_counter|counter_cell[1] (
// Equation(s):
// \clk_div_rtl_2|wysi_counter|counter_cell[1]~COUT  = CARRY( & (\clk_div_rtl_2|wysi_counter|counter_cell[0]~COUT ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(\clk_div_rtl_2|wysi_counter|counter_cell[0]~COUT ),
	.cascin(vcc),
	.modesel(7'b1000100),
	.combout(),
	.regout(\clk_div_rtl_2|wysi_counter|q[1] ),
	.cout(\clk_div_rtl_2|wysi_counter|counter_cell[1]~COUT ),
	.cascout(),
	.pathsel(10'b1000000000));
// synopsys translate_off
// defparam \clk_div_rtl_2|wysi_counter|counter_cell[1] .cin_used = "true";
// defparam \clk_div_rtl_2|wysi_counter|counter_cell[1] .clock_enable_mode = "false";
// defparam \clk_div_rtl_2|wysi_counter|counter_cell[1] .lut_mask = "3ca0";
// defparam \clk_div_rtl_2|wysi_counter|counter_cell[1] .operation_mode = "up_dn_cntr";
// defparam \clk_div_rtl_2|wysi_counter|counter_cell[1] .output_mode = "none";
// defparam \clk_div_rtl_2|wysi_counter|counter_cell[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_C7
flex10ke_lcell \clk_div_rtl_2|wysi_counter|counter_cell[2] (
// Equation(s):
// \clk_div_rtl_2|wysi_counter|counter_cell[2]~COUT  = CARRY( & (\clk_div_rtl_2|wysi_counter|counter_cell[1]~COUT ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(\clk_div_rtl_2|wysi_counter|counter_cell[1]~COUT ),
	.cascin(vcc),
	.modesel(7'b1000100),
	.combout(),
	.regout(\clk_div_rtl_2|wysi_counter|q[2] ),
	.cout(\clk_div_rtl_2|wysi_counter|counter_cell[2]~COUT ),
	.cascout(),
	.pathsel(10'b1000000000));
// synopsys translate_off
// defparam \clk_div_rtl_2|wysi_counter|counter_cell[2] .cin_used = "true";
// defparam \clk_div_rtl_2|wysi_counter|counter_cell[2] .clock_enable_mode = "false";
// defparam \clk_div_rtl_2|wysi_counter|counter_cell[2] .lut_mask = "3ca0";
// defparam \clk_div_rtl_2|wysi_counter|counter_cell[2] .operation_mode = "up_dn_cntr";
// defparam \clk_div_rtl_2|wysi_counter|counter_cell[2] .output_mode = "none";
// defparam \clk_div_rtl_2|wysi_counter|counter_cell[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_C7
flex10ke_lcell \clk_div_rtl_2|wysi_counter|counter_cell[3] (
// Equation(s):
// \clk_div_rtl_2|wysi_counter|counter_cell[3]~COUT  = CARRY( & (\clk_div_rtl_2|wysi_counter|counter_cell[2]~COUT ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(\clk_div_rtl_2|wysi_counter|counter_cell[2]~COUT ),
	.cascin(vcc),
	.modesel(7'b1000100),
	.combout(),
	.regout(\clk_div_rtl_2|wysi_counter|q[3] ),
	.cout(\clk_div_rtl_2|wysi_counter|counter_cell[3]~COUT ),
	.cascout(),
	.pathsel(10'b1000000000));
// synopsys translate_off
// defparam \clk_div_rtl_2|wysi_counter|counter_cell[3] .cin_used = "true";
// defparam \clk_div_rtl_2|wysi_counter|counter_cell[3] .clock_enable_mode = "false";
// defparam \clk_div_rtl_2|wysi_counter|counter_cell[3] .lut_mask = "3ca0";
// defparam \clk_div_rtl_2|wysi_counter|counter_cell[3] .operation_mode = "up_dn_cntr";
// defparam \clk_div_rtl_2|wysi_counter|counter_cell[3] .output_mode = "none";
// defparam \clk_div_rtl_2|wysi_counter|counter_cell[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_C7
flex10ke_lcell \clk_div_rtl_2|wysi_counter|counter_cell[4] (
// Equation(s):
// \clk_div_rtl_2|wysi_counter|counter_cell[4]~COUT  = CARRY( & (\clk_div_rtl_2|wysi_counter|counter_cell[3]~COUT ))

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(\clk_div_rtl_2|wysi_counter|counter_cell[3]~COUT ),
	.cascin(vcc),
	.modesel(7'b1000100),
	.combout(),
	.regout(\clk_div_rtl_2|wysi_counter|q[4] ),
	.cout(\clk_div_rtl_2|wysi_counter|counter_cell[4]~COUT ),
	.cascout(),
	.pathsel(10'b1000000000));
// synopsys translate_off
// defparam \clk_div_rtl_2|wysi_counter|counter_cell[4] .cin_used = "true";
// defparam \clk_div_rtl_2|wysi_counter|counter_cell[4] .clock_enable_mode = "false";
// defparam \clk_div_rtl_2|wysi_counter|counter_cell[4] .lut_mask = "3ca0";
// defparam \clk_div_rtl_2|wysi_counter|counter_cell[4] .operation_mode = "up_dn_cntr";
// defparam \clk_div_rtl_2|wysi_counter|counter_cell[4] .output_mode = "none";
// defparam \clk_div_rtl_2|wysi_counter|counter_cell[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_C7
flex10ke_lcell \clk_div_rtl_2|wysi_counter|counter_cell[6] (
// Equation(s):
// \clk_div_rtl_2|wysi_counter|q[6]  = DFFEA(\clk_div_rtl_2|wysi_counter|q[6]  $ \clk_div_rtl_2|wysi_counter|counter_cell[5]~COUT , GLOBAL(\clk~dataout ), !GLOBAL(\reset~dataout ), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(\clk_div_rtl_2|wysi_counter|counter_cell[5]~COUT ),
	.cascin(vcc),
	.modesel(7'b1000100),
	.combout(),
	.regout(\clk_div_rtl_2|wysi_counter|q[6] ),
	.cout(),
	.cascout(),
	.pathsel(10'b0000100000));
// synopsys translate_off
// defparam \clk_div_rtl_2|wysi_counter|counter_cell[6] .cin_used = "true";
// defparam \clk_div_rtl_2|wysi_counter|counter_cell[6] .clock_enable_mode = "false";
// defparam \clk_div_rtl_2|wysi_counter|counter_cell[6] .lut_mask = "3c3c";
// defparam \clk_div_rtl_2|wysi_counter|counter_cell[6] .operation_mode = "up_dn_cntr";
// defparam \clk_div_rtl_2|wysi_counter|counter_cell[6] .output_mode = "reg_only";
// defparam \clk_div_rtl_2|wysi_counter|counter_cell[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_C5
flex10ke_lcell \Mux0~249 (
// Equation(s):
// \Mux0~249_combout  = \Add2|adder|result_node|cs_buffer[3]~combout  & \clk_div_rtl_2|wysi_counter|q[6]  & (\Add2|adder|result_node|cs_buffer[1]~combout  # !\Add2|adder|result_node|cs_buffer[2]~combout )

	.dataa(\Add2|adder|result_node|cs_buffer[3]~combout ),
	.datab(\clk_div_rtl_2|wysi_counter|q[6] ),
	.datac(\Add2|adder|result_node|cs_buffer[1]~combout ),
	.datad(\Add2|adder|result_node|cs_buffer[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mux0~249_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \Mux0~249 .clock_enable_mode = "false";
// defparam \Mux0~249 .lut_mask = "8088";
// defparam \Mux0~249 .operation_mode = "normal";
// defparam \Mux0~249 .output_mode = "comb_only";
// defparam \Mux0~249 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_C2
flex10ke_lcell \count_in_rtl_0|wysi_counter|counter_cell[3] (
// Equation(s):
// \count_in_rtl_0|wysi_counter|q[3]  = DFFEA((\count_in_rtl_0|wysi_counter|q[3]  $ (\Selector0~52_combout  & \count_in_rtl_0|wysi_counter|counter_cell[2]~COUT )) & VCC, GLOBAL(\clk~dataout ), !GLOBAL(\reset~dataout ), , , , )

	.dataa(\Selector0~52_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(\count_in_rtl_0|wysi_counter|counter_cell[2]~COUT ),
	.cascin(vcc),
	.modesel(7'b1001000),
	.combout(),
	.regout(\count_in_rtl_0|wysi_counter|q[3] ),
	.cout(),
	.cascout(),
	.pathsel(10'b0000100001));
// synopsys translate_off
// defparam \count_in_rtl_0|wysi_counter|counter_cell[3] .cin_used = "true";
// defparam \count_in_rtl_0|wysi_counter|counter_cell[3] .clock_enable_mode = "false";
// defparam \count_in_rtl_0|wysi_counter|counter_cell[3] .lut_mask = "6c6c";
// defparam \count_in_rtl_0|wysi_counter|counter_cell[3] .operation_mode = "clrb_cntr";
// defparam \count_in_rtl_0|wysi_counter|counter_cell[3] .output_mode = "reg_only";
// defparam \count_in_rtl_0|wysi_counter|counter_cell[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_C1
flex10ke_lcell \count_out_rtl_1|wysi_counter|counter_cell[3] (
// Equation(s):
// \count_out_rtl_1|wysi_counter|q[3]  = DFFEA((\count_out_rtl_1|wysi_counter|q[3]  $ (\Selector3~53_combout  & \count_out_rtl_1|wysi_counter|counter_cell[2]~COUT )) & VCC, GLOBAL(\clk~dataout ), !GLOBAL(\reset~dataout ), , , , )

	.dataa(\Selector3~53_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(\count_out_rtl_1|wysi_counter|counter_cell[2]~COUT ),
	.cascin(vcc),
	.modesel(7'b1001000),
	.combout(),
	.regout(\count_out_rtl_1|wysi_counter|q[3] ),
	.cout(),
	.cascout(),
	.pathsel(10'b0000100001));
// synopsys translate_off
// defparam \count_out_rtl_1|wysi_counter|counter_cell[3] .cin_used = "true";
// defparam \count_out_rtl_1|wysi_counter|counter_cell[3] .clock_enable_mode = "false";
// defparam \count_out_rtl_1|wysi_counter|counter_cell[3] .lut_mask = "6c6c";
// defparam \count_out_rtl_1|wysi_counter|counter_cell[3] .operation_mode = "clrb_cntr";
// defparam \count_out_rtl_1|wysi_counter|counter_cell[3] .output_mode = "reg_only";
// defparam \count_out_rtl_1|wysi_counter|counter_cell[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_C1
flex10ke_lcell \Add2|adder|unreg_res_node[4] (
// Equation(s):
// \Add2|adder|unreg_res_node[4]~combout  = \count_in_rtl_0|wysi_counter|q[3]  $ \Add2|adder|result_node|cout[3]  $ \count_out_rtl_1|wysi_counter|q[3] 

	.dataa(vcc),
	.datab(\count_in_rtl_0|wysi_counter|q[3] ),
	.datac(vcc),
	.datad(\count_out_rtl_1|wysi_counter|q[3] ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Add2|adder|result_node|cout[3] ),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Add2|adder|unreg_res_node[4]~combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000011010));
// synopsys translate_off
// defparam \Add2|adder|unreg_res_node[4] .cin_used = "true";
// defparam \Add2|adder|unreg_res_node[4] .clock_enable_mode = "false";
// defparam \Add2|adder|unreg_res_node[4] .lut_mask = "c33c";
// defparam \Add2|adder|unreg_res_node[4] .operation_mode = "normal";
// defparam \Add2|adder|unreg_res_node[4] .output_mode = "comb_only";
// defparam \Add2|adder|unreg_res_node[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_C5
flex10ke_lcell \Mux0~250 (
// Equation(s):
// \Mux0~250_combout  = \ntc~dataout  & (\Mux0~248_combout  # \Mux0~249_combout  # !\Add2|adder|unreg_res_node[4]~combout )

	.dataa(\ntc~dataout ),
	.datab(\Mux0~248_combout ),
	.datac(\Mux0~249_combout ),
	.datad(\Add2|adder|unreg_res_node[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Mux0~250_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \Mux0~250 .clock_enable_mode = "false";
// defparam \Mux0~250 .lut_mask = "a8aa";
// defparam \Mux0~250 .operation_mode = "normal";
// defparam \Mux0~250 .output_mode = "comb_only";
// defparam \Mux0~250 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_C12
flex10ke_lcell \mux_sel[0] (
// Equation(s):
// \mux_sel[0]~regout  = DFFEA(!\mux_sel[0]~regout , GLOBAL(\clk~dataout ), !GLOBAL(\reset~dataout ), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_sel[0]~regout ),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(),
	.regout(\mux_sel[0]~regout ),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001000));
// synopsys translate_off
// defparam \mux_sel[0] .clock_enable_mode = "false";
// defparam \mux_sel[0] .lut_mask = "00ff";
// defparam \mux_sel[0] .operation_mode = "normal";
// defparam \mux_sel[0] .output_mode = "reg_only";
// defparam \mux_sel[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_C12
flex10ke_lcell \mux_sel[1] (
// Equation(s):
// \mux_sel[1]~regout  = DFFEA(\mux_sel[1]~regout  $ \mux_sel[0]~regout , GLOBAL(\clk~dataout ), !GLOBAL(\reset~dataout ), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(\mux_sel[1]~regout ),
	.datad(\mux_sel[0]~regout ),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(),
	.regout(\mux_sel[1]~regout ),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \mux_sel[1] .clock_enable_mode = "false";
// defparam \mux_sel[1] .lut_mask = "0ff0";
// defparam \mux_sel[1] .operation_mode = "normal";
// defparam \mux_sel[1] .output_mode = "reg_only";
// defparam \mux_sel[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_C12
flex10ke_lcell \an[0]~reg0 (
// Equation(s):
// \an[0]~reg0_regout  = DFFEA(!\mux_sel[1]~regout  & !\mux_sel[0]~regout , GLOBAL(\clk~dataout ), !GLOBAL(\reset~dataout ), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(\mux_sel[1]~regout ),
	.datad(\mux_sel[0]~regout ),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(),
	.regout(\an[0]~reg0_regout ),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \an[0]~reg0 .clock_enable_mode = "false";
// defparam \an[0]~reg0 .lut_mask = "000f";
// defparam \an[0]~reg0 .operation_mode = "normal";
// defparam \an[0]~reg0 .output_mode = "reg_only";
// defparam \an[0]~reg0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_C12
flex10ke_lcell \an[1]~reg0 (
// Equation(s):
// \an[1]~reg0_regout  = DFFEA(\mux_sel[0]~regout  & !\mux_sel[1]~regout , GLOBAL(\clk~dataout ), !GLOBAL(\reset~dataout ), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(\mux_sel[0]~regout ),
	.datad(\mux_sel[1]~regout ),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(),
	.regout(\an[1]~reg0_regout ),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \an[1]~reg0 .clock_enable_mode = "false";
// defparam \an[1]~reg0 .lut_mask = "00f0";
// defparam \an[1]~reg0 .operation_mode = "normal";
// defparam \an[1]~reg0 .output_mode = "reg_only";
// defparam \an[1]~reg0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_C10
flex10ke_lcell \Selector9~82 (
// Equation(s):
// \Selector9~82_combout  = !\mux_sel[1]~regout  & (\mux_sel[0]~regout  & \seconds_remaining[0]~regout  # !\mux_sel[0]~regout  & (\Add2|adder|result_node|cs_buffer[1]~combout ))

	.dataa(\seconds_remaining[0]~regout ),
	.datab(\Add2|adder|result_node|cs_buffer[1]~combout ),
	.datac(\mux_sel[0]~regout ),
	.datad(\mux_sel[1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Selector9~82_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \Selector9~82 .clock_enable_mode = "false";
// defparam \Selector9~82 .lut_mask = "00ac";
// defparam \Selector9~82 .operation_mode = "normal";
// defparam \Selector9~82 .output_mode = "comb_only";
// defparam \Selector9~82 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_C10
flex10ke_lcell \current_digit[0] (
// Equation(s):
// \current_digit[0]~regout  = DFFEA(\Selector9~82_combout  # \current_digit[0]~regout  & \mux_sel[1]~regout , GLOBAL(\clk~dataout ), , , \current_digit[0]~20_combout , , )

	.dataa(\current_digit[0]~20_combout ),
	.datab(\current_digit[0]~regout ),
	.datac(\mux_sel[1]~regout ),
	.datad(\Selector9~82_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b0100001),
	.combout(),
	.regout(\current_digit[0]~regout ),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001110));
// synopsys translate_off
// defparam \current_digit[0] .clock_enable_mode = "true";
// defparam \current_digit[0] .lut_mask = "ffc0";
// defparam \current_digit[0] .operation_mode = "normal";
// defparam \current_digit[0] .output_mode = "reg_only";
// defparam \current_digit[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_C10
flex10ke_lcell \Selector8~82 (
// Equation(s):
// \Selector8~82_combout  = !\mux_sel[1]~regout  & (\mux_sel[0]~regout  & \seconds_remaining[1]~regout  # !\mux_sel[0]~regout  & (!\Add2|adder|result_node|cs_buffer[2]~combout ))

	.dataa(\seconds_remaining[1]~regout ),
	.datab(\mux_sel[0]~regout ),
	.datac(\Add2|adder|result_node|cs_buffer[2]~combout ),
	.datad(\mux_sel[1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Selector8~82_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \Selector8~82 .clock_enable_mode = "false";
// defparam \Selector8~82 .lut_mask = "008b";
// defparam \Selector8~82 .operation_mode = "normal";
// defparam \Selector8~82 .output_mode = "comb_only";
// defparam \Selector8~82 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_C10
flex10ke_lcell \current_digit[1] (
// Equation(s):
// \current_digit[1]~regout  = DFFEA(\Selector8~82_combout  # \current_digit[1]~regout  & \mux_sel[1]~regout , GLOBAL(\clk~dataout ), , , \current_digit[0]~20_combout , , )

	.dataa(\current_digit[0]~20_combout ),
	.datab(\current_digit[1]~regout ),
	.datac(\mux_sel[1]~regout ),
	.datad(\Selector8~82_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b0100001),
	.combout(),
	.regout(\current_digit[1]~regout ),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001110));
// synopsys translate_off
// defparam \current_digit[1] .clock_enable_mode = "true";
// defparam \current_digit[1] .lut_mask = "ffc0";
// defparam \current_digit[1] .operation_mode = "normal";
// defparam \current_digit[1] .output_mode = "reg_only";
// defparam \current_digit[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_C10
flex10ke_lcell \Selector7~82 (
// Equation(s):
// \Selector7~82_combout  = !\mux_sel[1]~regout  & (\mux_sel[0]~regout  & \seconds_remaining[2]~regout  # !\mux_sel[0]~regout  & (!\Add2|adder|result_node|cs_buffer[3]~combout ))

	.dataa(\seconds_remaining[2]~regout ),
	.datab(\mux_sel[0]~regout ),
	.datac(\Add2|adder|result_node|cs_buffer[3]~combout ),
	.datad(\mux_sel[1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Selector7~82_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \Selector7~82 .clock_enable_mode = "false";
// defparam \Selector7~82 .lut_mask = "008b";
// defparam \Selector7~82 .operation_mode = "normal";
// defparam \Selector7~82 .output_mode = "comb_only";
// defparam \Selector7~82 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_C10
flex10ke_lcell \current_digit[2] (
// Equation(s):
// \current_digit[2]~regout  = DFFEA(\Selector7~82_combout  # \current_digit[2]~regout  & \mux_sel[1]~regout , GLOBAL(\clk~dataout ), , , \current_digit[0]~20_combout , , )

	.dataa(\current_digit[0]~20_combout ),
	.datab(\current_digit[2]~regout ),
	.datac(\mux_sel[1]~regout ),
	.datad(\Selector7~82_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b0100001),
	.combout(),
	.regout(\current_digit[2]~regout ),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001110));
// synopsys translate_off
// defparam \current_digit[2] .clock_enable_mode = "true";
// defparam \current_digit[2] .lut_mask = "ffc0";
// defparam \current_digit[2] .operation_mode = "normal";
// defparam \current_digit[2] .output_mode = "reg_only";
// defparam \current_digit[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_C10
flex10ke_lcell \Selector6~82 (
// Equation(s):
// \Selector6~82_combout  = !\mux_sel[1]~regout  & (\mux_sel[0]~regout  & \seconds_remaining[3]~regout  # !\mux_sel[0]~regout  & (!\Add2|adder|unreg_res_node[4]~combout ))

	.dataa(\seconds_remaining[3]~regout ),
	.datab(\mux_sel[0]~regout ),
	.datac(\Add2|adder|unreg_res_node[4]~combout ),
	.datad(\mux_sel[1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Selector6~82_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \Selector6~82 .clock_enable_mode = "false";
// defparam \Selector6~82 .lut_mask = "008b";
// defparam \Selector6~82 .operation_mode = "normal";
// defparam \Selector6~82 .output_mode = "comb_only";
// defparam \Selector6~82 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_C10
flex10ke_lcell \current_digit[3] (
// Equation(s):
// \current_digit[3]~regout  = DFFEA(\Selector6~82_combout  # \current_digit[3]~regout  & \mux_sel[1]~regout , GLOBAL(\clk~dataout ), , , \current_digit[0]~20_combout , , )

	.dataa(\current_digit[0]~20_combout ),
	.datab(\current_digit[3]~regout ),
	.datac(\mux_sel[1]~regout ),
	.datad(\Selector6~82_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b0100001),
	.combout(),
	.regout(\current_digit[3]~regout ),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001110));
// synopsys translate_off
// defparam \current_digit[3] .clock_enable_mode = "true";
// defparam \current_digit[3] .lut_mask = "ffc0";
// defparam \current_digit[3] .operation_mode = "normal";
// defparam \current_digit[3] .output_mode = "reg_only";
// defparam \current_digit[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_C11
flex10ke_lcell \WideOr6~4 (
// Equation(s):
// \WideOr6~4_combout  = \current_digit[1]~regout  & !\current_digit[3]~regout  & (!\current_digit[2]~regout  # !\current_digit[0]~regout ) # !\current_digit[1]~regout  & (\current_digit[2]~regout  $ \current_digit[3]~regout )

	.dataa(\current_digit[0]~regout ),
	.datab(\current_digit[1]~regout ),
	.datac(\current_digit[2]~regout ),
	.datad(\current_digit[3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\WideOr6~4_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \WideOr6~4 .clock_enable_mode = "false";
// defparam \WideOr6~4 .lut_mask = "037c";
// defparam \WideOr6~4 .operation_mode = "normal";
// defparam \WideOr6~4 .output_mode = "comb_only";
// defparam \WideOr6~4 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_C11
flex10ke_lcell \WideOr5~4 (
// Equation(s):
// \WideOr5~4_combout  = \current_digit[0]~regout  & (\current_digit[1]~regout  # \current_digit[2]~regout  $ !\current_digit[3]~regout ) # !\current_digit[0]~regout  & (\current_digit[2]~regout  & (\current_digit[3]~regout ) # !\current_digit[2]~regout  & 
// \current_digit[1]~regout )

	.dataa(\current_digit[0]~regout ),
	.datab(\current_digit[1]~regout ),
	.datac(\current_digit[2]~regout ),
	.datad(\current_digit[3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\WideOr5~4_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \WideOr5~4 .clock_enable_mode = "false";
// defparam \WideOr5~4 .lut_mask = "fc8e";
// defparam \WideOr5~4 .operation_mode = "normal";
// defparam \WideOr5~4 .output_mode = "comb_only";
// defparam \WideOr5~4 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_C11
flex10ke_lcell \WideOr4~4 (
// Equation(s):
// \WideOr4~4_combout  = \current_digit[0]~regout  # \current_digit[1]~regout  & (\current_digit[3]~regout ) # !\current_digit[1]~regout  & \current_digit[2]~regout 

	.dataa(\current_digit[0]~regout ),
	.datab(\current_digit[1]~regout ),
	.datac(\current_digit[2]~regout ),
	.datad(\current_digit[3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\WideOr4~4_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \WideOr4~4 .clock_enable_mode = "false";
// defparam \WideOr4~4 .lut_mask = "feba";
// defparam \WideOr4~4 .operation_mode = "normal";
// defparam \WideOr4~4 .output_mode = "comb_only";
// defparam \WideOr4~4 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_C11
flex10ke_lcell \WideOr3~4 (
// Equation(s):
// \WideOr3~4_combout  = \current_digit[1]~regout  & (\current_digit[3]~regout  # \current_digit[0]~regout  & \current_digit[2]~regout ) # !\current_digit[1]~regout  & (\current_digit[2]~regout  $ (\current_digit[0]~regout  & !\current_digit[3]~regout ))

	.dataa(\current_digit[0]~regout ),
	.datab(\current_digit[1]~regout ),
	.datac(\current_digit[2]~regout ),
	.datad(\current_digit[3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\WideOr3~4_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \WideOr3~4 .clock_enable_mode = "false";
// defparam \WideOr3~4 .lut_mask = "fc92";
// defparam \WideOr3~4 .operation_mode = "normal";
// defparam \WideOr3~4 .output_mode = "comb_only";
// defparam \WideOr3~4 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_C11
flex10ke_lcell \WideOr2~4 (
// Equation(s):
// \WideOr2~4_combout  = \current_digit[2]~regout  & (\current_digit[3]~regout ) # !\current_digit[2]~regout  & \current_digit[1]~regout  & (\current_digit[3]~regout  # !\current_digit[0]~regout )

	.dataa(\current_digit[0]~regout ),
	.datab(\current_digit[1]~regout ),
	.datac(\current_digit[2]~regout ),
	.datad(\current_digit[3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\WideOr2~4_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \WideOr2~4 .clock_enable_mode = "false";
// defparam \WideOr2~4 .lut_mask = "fc04";
// defparam \WideOr2~4 .operation_mode = "normal";
// defparam \WideOr2~4 .output_mode = "comb_only";
// defparam \WideOr2~4 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_C11
flex10ke_lcell \WideOr1~4 (
// Equation(s):
// \WideOr1~4_combout  = \current_digit[2]~regout  & (\current_digit[3]~regout  # \current_digit[0]~regout  $ \current_digit[1]~regout ) # !\current_digit[2]~regout  & (\current_digit[1]~regout  & \current_digit[3]~regout )

	.dataa(\current_digit[0]~regout ),
	.datab(\current_digit[1]~regout ),
	.datac(\current_digit[2]~regout ),
	.datad(\current_digit[3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\WideOr1~4_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \WideOr1~4 .clock_enable_mode = "false";
// defparam \WideOr1~4 .lut_mask = "fc60";
// defparam \WideOr1~4 .operation_mode = "normal";
// defparam \WideOr1~4 .output_mode = "comb_only";
// defparam \WideOr1~4 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_C11
flex10ke_lcell \WideOr0~4 (
// Equation(s):
// \WideOr0~4_combout  = \current_digit[1]~regout  & (\current_digit[3]~regout ) # !\current_digit[1]~regout  & (\current_digit[2]~regout  $ (\current_digit[0]~regout  & !\current_digit[3]~regout ))

	.dataa(\current_digit[0]~regout ),
	.datab(\current_digit[1]~regout ),
	.datac(\current_digit[2]~regout ),
	.datad(\current_digit[3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\WideOr0~4_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \WideOr0~4 .clock_enable_mode = "false";
// defparam \WideOr0~4 .lut_mask = "fc12";
// defparam \WideOr0~4 .operation_mode = "normal";
// defparam \WideOr0~4 .output_mode = "comb_only";
// defparam \WideOr0~4 .packed_mode = "false";
// synopsys translate_on

// atom is at PIN_89
flex10ke_io \password[1]~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.modesel(11'b01010000001),
	.dataout(\password[1]~dataout ),
	.padio(password[1]));
// synopsys translate_off
// defparam \password[1]~I .feedback_mode = "from_pin";
// defparam \password[1]~I .operation_mode = "input";
// defparam \password[1]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_87
flex10ke_io \password[2]~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.modesel(11'b01010000001),
	.dataout(\password[2]~dataout ),
	.padio(password[2]));
// synopsys translate_off
// defparam \password[2]~I .feedback_mode = "from_pin";
// defparam \password[2]~I .operation_mode = "input";
// defparam \password[2]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_17
flex10ke_io \password[0]~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.modesel(11'b01010000001),
	.dataout(\password[0]~dataout ),
	.padio(password[0]));
// synopsys translate_off
// defparam \password[0]~I .feedback_mode = "from_pin";
// defparam \password[0]~I .operation_mode = "input";
// defparam \password[0]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at LC4_B5
flex10ke_lcell \Equal0~38 (
// Equation(s):
// \Equal0~38_combout  = \password[3]~dataout  & \password[1]~dataout  & !\password[2]~dataout  & !\password[0]~dataout 

	.dataa(\password[3]~dataout ),
	.datab(\password[1]~dataout ),
	.datac(\password[2]~dataout ),
	.datad(\password[0]~dataout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Equal0~38_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \Equal0~38 .clock_enable_mode = "false";
// defparam \Equal0~38 .lut_mask = "0008";
// defparam \Equal0~38 .operation_mode = "normal";
// defparam \Equal0~38 .output_mode = "comb_only";
// defparam \Equal0~38 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_B17
flex10ke_lcell \Add3|adder|result_node|cs_buffer[0] (
// Equation(s):
// \Add3|adder|result_node|cs_buffer[0]~combout  = \timer[0]~regout 
// \Add3|adder|result_node|cout[0]  = CARRY(\timer[0]~regout )

	.dataa(vcc),
	.datab(\timer[0]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Add3|adder|result_node|cs_buffer[0]~combout ),
	.regout(),
	.cout(\Add3|adder|result_node|cout[0] ),
	.cascout(),
	.pathsel(10'b0010000010));
// synopsys translate_off
// defparam \Add3|adder|result_node|cs_buffer[0] .clock_enable_mode = "false";
// defparam \Add3|adder|result_node|cs_buffer[0] .lut_mask = "cccc";
// defparam \Add3|adder|result_node|cs_buffer[0] .operation_mode = "arithmetic";
// defparam \Add3|adder|result_node|cs_buffer[0] .output_mode = "comb_only";
// defparam \Add3|adder|result_node|cs_buffer[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_B17
flex10ke_lcell \timer[0] (
// Equation(s):
// \timer[0]~regout  = DFFEA(!\Equal0~38_combout  & !\Add3|adder|result_node|cs_buffer[0]~combout , GLOBAL(\clk~dataout ), !GLOBAL(\reset~dataout ), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal0~38_combout ),
	.datad(\Add3|adder|result_node|cs_buffer[0]~combout ),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(),
	.regout(\timer[0]~regout ),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \timer[0] .clock_enable_mode = "false";
// defparam \timer[0] .lut_mask = "000f";
// defparam \timer[0] .operation_mode = "normal";
// defparam \timer[0] .output_mode = "reg_only";
// defparam \timer[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_B17
flex10ke_lcell \Add3|adder|result_node|cs_buffer[1] (
// Equation(s):
// \Add3|adder|result_node|cs_buffer[1]~combout  = \timer[1]~regout  $ \Add3|adder|result_node|cout[0] 
// \Add3|adder|result_node|cout[1]  = CARRY(\timer[1]~regout  # \Add3|adder|result_node|cout[0] )

	.dataa(vcc),
	.datab(\timer[1]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Add3|adder|result_node|cout[0] ),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Add3|adder|result_node|cs_buffer[1]~combout ),
	.regout(),
	.cout(\Add3|adder|result_node|cout[1] ),
	.cascout(),
	.pathsel(10'b0110010010));
// synopsys translate_off
// defparam \Add3|adder|result_node|cs_buffer[1] .cin_used = "true";
// defparam \Add3|adder|result_node|cs_buffer[1] .clock_enable_mode = "false";
// defparam \Add3|adder|result_node|cs_buffer[1] .lut_mask = "3cfc";
// defparam \Add3|adder|result_node|cs_buffer[1] .operation_mode = "arithmetic";
// defparam \Add3|adder|result_node|cs_buffer[1] .output_mode = "comb_only";
// defparam \Add3|adder|result_node|cs_buffer[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_B20
flex10ke_lcell \timer[1] (
// Equation(s):
// \timer[1]~regout  = DFFEA(!\Equal0~38_combout  & !\Add3|adder|result_node|cs_buffer[1]~combout , GLOBAL(\clk~dataout ), !GLOBAL(\reset~dataout ), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal0~38_combout ),
	.datad(\Add3|adder|result_node|cs_buffer[1]~combout ),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(),
	.regout(\timer[1]~regout ),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \timer[1] .clock_enable_mode = "false";
// defparam \timer[1] .lut_mask = "000f";
// defparam \timer[1] .operation_mode = "normal";
// defparam \timer[1] .output_mode = "reg_only";
// defparam \timer[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_B17
flex10ke_lcell \Add3|adder|result_node|cs_buffer[2] (
// Equation(s):
// \Add3|adder|result_node|cs_buffer[2]~combout  = \timer[2]~regout  $ \Add3|adder|result_node|cout[1] 
// \Add3|adder|result_node|cout[2]  = CARRY(\timer[2]~regout  # \Add3|adder|result_node|cout[1] )

	.dataa(vcc),
	.datab(\timer[2]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Add3|adder|result_node|cout[1] ),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Add3|adder|result_node|cs_buffer[2]~combout ),
	.regout(),
	.cout(\Add3|adder|result_node|cout[2] ),
	.cascout(),
	.pathsel(10'b0110010010));
// synopsys translate_off
// defparam \Add3|adder|result_node|cs_buffer[2] .cin_used = "true";
// defparam \Add3|adder|result_node|cs_buffer[2] .clock_enable_mode = "false";
// defparam \Add3|adder|result_node|cs_buffer[2] .lut_mask = "3cfc";
// defparam \Add3|adder|result_node|cs_buffer[2] .operation_mode = "arithmetic";
// defparam \Add3|adder|result_node|cs_buffer[2] .output_mode = "comb_only";
// defparam \Add3|adder|result_node|cs_buffer[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_B17
flex10ke_lcell \timer[2] (
// Equation(s):
// \timer[2]~regout  = DFFEA(!\Equal0~38_combout  & !\Add3|adder|result_node|cs_buffer[2]~combout , GLOBAL(\clk~dataout ), !GLOBAL(\reset~dataout ), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal0~38_combout ),
	.datad(\Add3|adder|result_node|cs_buffer[2]~combout ),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(),
	.regout(\timer[2]~regout ),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \timer[2] .clock_enable_mode = "false";
// defparam \timer[2] .lut_mask = "000f";
// defparam \timer[2] .operation_mode = "normal";
// defparam \timer[2] .output_mode = "reg_only";
// defparam \timer[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_B17
flex10ke_lcell \Add3|adder|result_node|cs_buffer[3] (
// Equation(s):
// \Add3|adder|result_node|cs_buffer[3]~combout  = \timer[3]~regout  $ \Add3|adder|result_node|cout[2] 
// \Add3|adder|result_node|cout[3]  = CARRY(\timer[3]~regout  # \Add3|adder|result_node|cout[2] )

	.dataa(vcc),
	.datab(\timer[3]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Add3|adder|result_node|cout[2] ),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Add3|adder|result_node|cs_buffer[3]~combout ),
	.regout(),
	.cout(\Add3|adder|result_node|cout[3] ),
	.cascout(),
	.pathsel(10'b0110010010));
// synopsys translate_off
// defparam \Add3|adder|result_node|cs_buffer[3] .cin_used = "true";
// defparam \Add3|adder|result_node|cs_buffer[3] .clock_enable_mode = "false";
// defparam \Add3|adder|result_node|cs_buffer[3] .lut_mask = "3cfc";
// defparam \Add3|adder|result_node|cs_buffer[3] .operation_mode = "arithmetic";
// defparam \Add3|adder|result_node|cs_buffer[3] .output_mode = "comb_only";
// defparam \Add3|adder|result_node|cs_buffer[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_B16
flex10ke_lcell \timer[3] (
// Equation(s):
// \timer[3]~regout  = DFFEA(!\Equal0~38_combout  & !\Add3|adder|result_node|cs_buffer[3]~combout , GLOBAL(\clk~dataout ), !GLOBAL(\reset~dataout ), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal0~38_combout ),
	.datad(\Add3|adder|result_node|cs_buffer[3]~combout ),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(),
	.regout(\timer[3]~regout ),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \timer[3] .clock_enable_mode = "false";
// defparam \timer[3] .lut_mask = "000f";
// defparam \timer[3] .operation_mode = "normal";
// defparam \timer[3] .output_mode = "reg_only";
// defparam \timer[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_B17
flex10ke_lcell \Add3|adder|result_node|cs_buffer[4] (
// Equation(s):
// \Add3|adder|result_node|cs_buffer[4]~combout  = \timer[4]~regout  $ \Add3|adder|result_node|cout[3] 
// \Add3|adder|result_node|cout[4]  = CARRY(\timer[4]~regout  # \Add3|adder|result_node|cout[3] )

	.dataa(vcc),
	.datab(\timer[4]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Add3|adder|result_node|cout[3] ),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Add3|adder|result_node|cs_buffer[4]~combout ),
	.regout(),
	.cout(\Add3|adder|result_node|cout[4] ),
	.cascout(),
	.pathsel(10'b0110010010));
// synopsys translate_off
// defparam \Add3|adder|result_node|cs_buffer[4] .cin_used = "true";
// defparam \Add3|adder|result_node|cs_buffer[4] .clock_enable_mode = "false";
// defparam \Add3|adder|result_node|cs_buffer[4] .lut_mask = "3cfc";
// defparam \Add3|adder|result_node|cs_buffer[4] .operation_mode = "arithmetic";
// defparam \Add3|adder|result_node|cs_buffer[4] .output_mode = "comb_only";
// defparam \Add3|adder|result_node|cs_buffer[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_B23
flex10ke_lcell \timer[4] (
// Equation(s):
// \timer[4]~regout  = DFFEA(!\Equal0~38_combout  & !\Add3|adder|result_node|cs_buffer[4]~combout , GLOBAL(\clk~dataout ), !GLOBAL(\reset~dataout ), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal0~38_combout ),
	.datad(\Add3|adder|result_node|cs_buffer[4]~combout ),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(),
	.regout(\timer[4]~regout ),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \timer[4] .clock_enable_mode = "false";
// defparam \timer[4] .lut_mask = "000f";
// defparam \timer[4] .operation_mode = "normal";
// defparam \timer[4] .output_mode = "reg_only";
// defparam \timer[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_B17
flex10ke_lcell \Add3|adder|result_node|cs_buffer[5] (
// Equation(s):
// \Add3|adder|result_node|cs_buffer[5]~combout  = \timer[5]~regout  $ \Add3|adder|result_node|cout[4] 
// \Add3|adder|result_node|cout[5]  = CARRY(\timer[5]~regout  # \Add3|adder|result_node|cout[4] )

	.dataa(vcc),
	.datab(\timer[5]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Add3|adder|result_node|cout[4] ),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Add3|adder|result_node|cs_buffer[5]~combout ),
	.regout(),
	.cout(\Add3|adder|result_node|cout[5] ),
	.cascout(),
	.pathsel(10'b0110010010));
// synopsys translate_off
// defparam \Add3|adder|result_node|cs_buffer[5] .cin_used = "true";
// defparam \Add3|adder|result_node|cs_buffer[5] .clock_enable_mode = "false";
// defparam \Add3|adder|result_node|cs_buffer[5] .lut_mask = "3cfc";
// defparam \Add3|adder|result_node|cs_buffer[5] .operation_mode = "arithmetic";
// defparam \Add3|adder|result_node|cs_buffer[5] .output_mode = "comb_only";
// defparam \Add3|adder|result_node|cs_buffer[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_B23
flex10ke_lcell \timer[5] (
// Equation(s):
// \timer[5]~regout  = DFFEA(!\Equal0~38_combout  & !\Add3|adder|result_node|cs_buffer[5]~combout , GLOBAL(\clk~dataout ), !GLOBAL(\reset~dataout ), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal0~38_combout ),
	.datad(\Add3|adder|result_node|cs_buffer[5]~combout ),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(),
	.regout(\timer[5]~regout ),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \timer[5] .clock_enable_mode = "false";
// defparam \timer[5] .lut_mask = "000f";
// defparam \timer[5] .operation_mode = "normal";
// defparam \timer[5] .output_mode = "reg_only";
// defparam \timer[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_B19
flex10ke_lcell \Add3|adder|result_node|cs_buffer[6] (
// Equation(s):
// \Add3|adder|result_node|cs_buffer[6]~combout  = \timer[6]~regout  $ \Add3|adder|result_node|cout[5] 
// \Add3|adder|result_node|cout[6]  = CARRY(\timer[6]~regout  # \Add3|adder|result_node|cout[5] )

	.dataa(vcc),
	.datab(\timer[6]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Add3|adder|result_node|cout[5] ),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Add3|adder|result_node|cs_buffer[6]~combout ),
	.regout(),
	.cout(\Add3|adder|result_node|cout[6] ),
	.cascout(),
	.pathsel(10'b0110010010));
// synopsys translate_off
// defparam \Add3|adder|result_node|cs_buffer[6] .cin_used = "true";
// defparam \Add3|adder|result_node|cs_buffer[6] .clock_enable_mode = "false";
// defparam \Add3|adder|result_node|cs_buffer[6] .lut_mask = "3cfc";
// defparam \Add3|adder|result_node|cs_buffer[6] .operation_mode = "arithmetic";
// defparam \Add3|adder|result_node|cs_buffer[6] .output_mode = "comb_only";
// defparam \Add3|adder|result_node|cs_buffer[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_B11
flex10ke_lcell \timer[6] (
// Equation(s):
// \timer[6]~regout  = DFFEA(\Equal0~38_combout  # !\Add3|adder|result_node|cs_buffer[6]~combout , GLOBAL(\clk~dataout ), !GLOBAL(\reset~dataout ), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal0~38_combout ),
	.datad(\Add3|adder|result_node|cs_buffer[6]~combout ),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(),
	.regout(\timer[6]~regout ),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \timer[6] .clock_enable_mode = "false";
// defparam \timer[6] .lut_mask = "f0ff";
// defparam \timer[6] .operation_mode = "normal";
// defparam \timer[6] .output_mode = "reg_only";
// defparam \timer[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_B19
flex10ke_lcell \Add3|adder|result_node|cs_buffer[7] (
// Equation(s):
// \Add3|adder|result_node|cs_buffer[7]~combout  = \timer[7]~regout  $ \Add3|adder|result_node|cout[6] 
// \Add3|adder|result_node|cout[7]  = CARRY(\timer[7]~regout  # \Add3|adder|result_node|cout[6] )

	.dataa(vcc),
	.datab(\timer[7]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Add3|adder|result_node|cout[6] ),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Add3|adder|result_node|cs_buffer[7]~combout ),
	.regout(),
	.cout(\Add3|adder|result_node|cout[7] ),
	.cascout(),
	.pathsel(10'b0110010010));
// synopsys translate_off
// defparam \Add3|adder|result_node|cs_buffer[7] .cin_used = "true";
// defparam \Add3|adder|result_node|cs_buffer[7] .clock_enable_mode = "false";
// defparam \Add3|adder|result_node|cs_buffer[7] .lut_mask = "3cfc";
// defparam \Add3|adder|result_node|cs_buffer[7] .operation_mode = "arithmetic";
// defparam \Add3|adder|result_node|cs_buffer[7] .output_mode = "comb_only";
// defparam \Add3|adder|result_node|cs_buffer[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_A2
flex10ke_lcell \timer[7] (
// Equation(s):
// \timer[7]~regout  = DFFEA(!\Equal0~38_combout  & !\Add3|adder|result_node|cs_buffer[7]~combout , GLOBAL(\clk~dataout ), !GLOBAL(\reset~dataout ), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal0~38_combout ),
	.datad(\Add3|adder|result_node|cs_buffer[7]~combout ),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(),
	.regout(\timer[7]~regout ),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \timer[7] .clock_enable_mode = "false";
// defparam \timer[7] .lut_mask = "000f";
// defparam \timer[7] .operation_mode = "normal";
// defparam \timer[7] .output_mode = "reg_only";
// defparam \timer[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_B19
flex10ke_lcell \Add3|adder|result_node|cs_buffer[8] (
// Equation(s):
// \Add3|adder|result_node|cs_buffer[8]~combout  = \timer[8]~regout  $ \Add3|adder|result_node|cout[7] 
// \Add3|adder|result_node|cout[8]  = CARRY(\timer[8]~regout  # \Add3|adder|result_node|cout[7] )

	.dataa(vcc),
	.datab(\timer[8]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Add3|adder|result_node|cout[7] ),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Add3|adder|result_node|cs_buffer[8]~combout ),
	.regout(),
	.cout(\Add3|adder|result_node|cout[8] ),
	.cascout(),
	.pathsel(10'b0110010010));
// synopsys translate_off
// defparam \Add3|adder|result_node|cs_buffer[8] .cin_used = "true";
// defparam \Add3|adder|result_node|cs_buffer[8] .clock_enable_mode = "false";
// defparam \Add3|adder|result_node|cs_buffer[8] .lut_mask = "3cfc";
// defparam \Add3|adder|result_node|cs_buffer[8] .operation_mode = "arithmetic";
// defparam \Add3|adder|result_node|cs_buffer[8] .output_mode = "comb_only";
// defparam \Add3|adder|result_node|cs_buffer[8] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_B16
flex10ke_lcell \timer~436 (
// Equation(s):
// \timer~436_combout  = \Equal0~38_combout  # !\Add3|adder|result_node|cs_buffer[8]~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal0~38_combout ),
	.datad(\Add3|adder|result_node|cs_buffer[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\timer~436_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \timer~436 .clock_enable_mode = "false";
// defparam \timer~436 .lut_mask = "f0ff";
// defparam \timer~436 .operation_mode = "normal";
// defparam \timer~436 .output_mode = "comb_only";
// defparam \timer~436 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_B16
flex10ke_lcell \timer[8] (
// Equation(s):
// \timer[8]~regout  = DFFEA(\timer~436_combout , GLOBAL(\clk~dataout ), !GLOBAL(\reset~dataout ), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\timer~436_combout ),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(),
	.regout(\timer[8]~regout ),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001000));
// synopsys translate_off
// defparam \timer[8] .clock_enable_mode = "false";
// defparam \timer[8] .lut_mask = "ff00";
// defparam \timer[8] .operation_mode = "normal";
// defparam \timer[8] .output_mode = "reg_only";
// defparam \timer[8] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_B19
flex10ke_lcell \Add3|adder|result_node|cs_buffer[9] (
// Equation(s):
// \Add3|adder|result_node|cs_buffer[9]~combout  = \timer[9]~regout  $ \Add3|adder|result_node|cout[8] 
// \Add3|adder|result_node|cout[9]  = CARRY(\timer[9]~regout  # \Add3|adder|result_node|cout[8] )

	.dataa(vcc),
	.datab(\timer[9]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Add3|adder|result_node|cout[8] ),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Add3|adder|result_node|cs_buffer[9]~combout ),
	.regout(),
	.cout(\Add3|adder|result_node|cout[9] ),
	.cascout(),
	.pathsel(10'b0110010010));
// synopsys translate_off
// defparam \Add3|adder|result_node|cs_buffer[9] .cin_used = "true";
// defparam \Add3|adder|result_node|cs_buffer[9] .clock_enable_mode = "false";
// defparam \Add3|adder|result_node|cs_buffer[9] .lut_mask = "3cfc";
// defparam \Add3|adder|result_node|cs_buffer[9] .operation_mode = "arithmetic";
// defparam \Add3|adder|result_node|cs_buffer[9] .output_mode = "comb_only";
// defparam \Add3|adder|result_node|cs_buffer[9] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_B16
flex10ke_lcell \timer[9] (
// Equation(s):
// \timer[9]~regout  = DFFEA(\Equal0~38_combout  # !\Add3|adder|result_node|cs_buffer[9]~combout , GLOBAL(\clk~dataout ), !GLOBAL(\reset~dataout ), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal0~38_combout ),
	.datad(\Add3|adder|result_node|cs_buffer[9]~combout ),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(),
	.regout(\timer[9]~regout ),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \timer[9] .clock_enable_mode = "false";
// defparam \timer[9] .lut_mask = "f0ff";
// defparam \timer[9] .operation_mode = "normal";
// defparam \timer[9] .output_mode = "reg_only";
// defparam \timer[9] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_B19
flex10ke_lcell \Add3|adder|result_node|cs_buffer[10] (
// Equation(s):
// \Add3|adder|result_node|cs_buffer[10]~combout  = \timer[10]~regout  $ \Add3|adder|result_node|cout[9] 
// \Add3|adder|result_node|cout[10]  = CARRY(\timer[10]~regout  # \Add3|adder|result_node|cout[9] )

	.dataa(vcc),
	.datab(\timer[10]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Add3|adder|result_node|cout[9] ),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Add3|adder|result_node|cs_buffer[10]~combout ),
	.regout(),
	.cout(\Add3|adder|result_node|cout[10] ),
	.cascout(),
	.pathsel(10'b0110010010));
// synopsys translate_off
// defparam \Add3|adder|result_node|cs_buffer[10] .cin_used = "true";
// defparam \Add3|adder|result_node|cs_buffer[10] .clock_enable_mode = "false";
// defparam \Add3|adder|result_node|cs_buffer[10] .lut_mask = "3cfc";
// defparam \Add3|adder|result_node|cs_buffer[10] .operation_mode = "arithmetic";
// defparam \Add3|adder|result_node|cs_buffer[10] .output_mode = "comb_only";
// defparam \Add3|adder|result_node|cs_buffer[10] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_B13
flex10ke_lcell \timer[10] (
// Equation(s):
// \timer[10]~regout  = DFFEA(!\Equal0~38_combout  & !\Add3|adder|result_node|cs_buffer[10]~combout , GLOBAL(\clk~dataout ), !GLOBAL(\reset~dataout ), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal0~38_combout ),
	.datad(\Add3|adder|result_node|cs_buffer[10]~combout ),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(),
	.regout(\timer[10]~regout ),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \timer[10] .clock_enable_mode = "false";
// defparam \timer[10] .lut_mask = "000f";
// defparam \timer[10] .operation_mode = "normal";
// defparam \timer[10] .output_mode = "reg_only";
// defparam \timer[10] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_B19
flex10ke_lcell \Add3|adder|result_node|cs_buffer[11] (
// Equation(s):
// \Add3|adder|result_node|cs_buffer[11]~combout  = \timer[11]~regout  $ \Add3|adder|result_node|cout[10] 
// \Add3|adder|result_node|cout[11]  = CARRY(\timer[11]~regout  # \Add3|adder|result_node|cout[10] )

	.dataa(vcc),
	.datab(\timer[11]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Add3|adder|result_node|cout[10] ),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Add3|adder|result_node|cs_buffer[11]~combout ),
	.regout(),
	.cout(\Add3|adder|result_node|cout[11] ),
	.cascout(),
	.pathsel(10'b0110010010));
// synopsys translate_off
// defparam \Add3|adder|result_node|cs_buffer[11] .cin_used = "true";
// defparam \Add3|adder|result_node|cs_buffer[11] .clock_enable_mode = "false";
// defparam \Add3|adder|result_node|cs_buffer[11] .lut_mask = "3cfc";
// defparam \Add3|adder|result_node|cs_buffer[11] .operation_mode = "arithmetic";
// defparam \Add3|adder|result_node|cs_buffer[11] .output_mode = "comb_only";
// defparam \Add3|adder|result_node|cs_buffer[11] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_B23
flex10ke_lcell \timer[11] (
// Equation(s):
// \timer[11]~regout  = DFFEA(\Equal0~38_combout  # !\Add3|adder|result_node|cs_buffer[11]~combout , GLOBAL(\clk~dataout ), !GLOBAL(\reset~dataout ), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal0~38_combout ),
	.datad(\Add3|adder|result_node|cs_buffer[11]~combout ),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(),
	.regout(\timer[11]~regout ),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \timer[11] .clock_enable_mode = "false";
// defparam \timer[11] .lut_mask = "f0ff";
// defparam \timer[11] .operation_mode = "normal";
// defparam \timer[11] .output_mode = "reg_only";
// defparam \timer[11] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_B19
flex10ke_lcell \Add3|adder|result_node|cs_buffer[12] (
// Equation(s):
// \Add3|adder|result_node|cs_buffer[12]~combout  = \timer[12]~regout  $ \Add3|adder|result_node|cout[11] 
// \Add3|adder|result_node|cout[12]  = CARRY(\timer[12]~regout  # \Add3|adder|result_node|cout[11] )

	.dataa(vcc),
	.datab(\timer[12]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Add3|adder|result_node|cout[11] ),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Add3|adder|result_node|cs_buffer[12]~combout ),
	.regout(),
	.cout(\Add3|adder|result_node|cout[12] ),
	.cascout(),
	.pathsel(10'b0110010010));
// synopsys translate_off
// defparam \Add3|adder|result_node|cs_buffer[12] .cin_used = "true";
// defparam \Add3|adder|result_node|cs_buffer[12] .clock_enable_mode = "false";
// defparam \Add3|adder|result_node|cs_buffer[12] .lut_mask = "3cfc";
// defparam \Add3|adder|result_node|cs_buffer[12] .operation_mode = "arithmetic";
// defparam \Add3|adder|result_node|cs_buffer[12] .output_mode = "comb_only";
// defparam \Add3|adder|result_node|cs_buffer[12] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_B13
flex10ke_lcell \timer[12] (
// Equation(s):
// \timer[12]~regout  = DFFEA(!\Equal0~38_combout  & !\Add3|adder|result_node|cs_buffer[12]~combout , GLOBAL(\clk~dataout ), !GLOBAL(\reset~dataout ), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal0~38_combout ),
	.datad(\Add3|adder|result_node|cs_buffer[12]~combout ),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(),
	.regout(\timer[12]~regout ),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \timer[12] .clock_enable_mode = "false";
// defparam \timer[12] .lut_mask = "000f";
// defparam \timer[12] .operation_mode = "normal";
// defparam \timer[12] .output_mode = "reg_only";
// defparam \timer[12] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_B19
flex10ke_lcell \Add3|adder|result_node|cs_buffer[13] (
// Equation(s):
// \Add3|adder|result_node|cs_buffer[13]~combout  = \timer[13]~regout  $ \Add3|adder|result_node|cout[12] 
// \Add3|adder|result_node|cout[13]  = CARRY(\timer[13]~regout  # \Add3|adder|result_node|cout[12] )

	.dataa(vcc),
	.datab(\timer[13]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Add3|adder|result_node|cout[12] ),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Add3|adder|result_node|cs_buffer[13]~combout ),
	.regout(),
	.cout(\Add3|adder|result_node|cout[13] ),
	.cascout(),
	.pathsel(10'b0110010010));
// synopsys translate_off
// defparam \Add3|adder|result_node|cs_buffer[13] .cin_used = "true";
// defparam \Add3|adder|result_node|cs_buffer[13] .clock_enable_mode = "false";
// defparam \Add3|adder|result_node|cs_buffer[13] .lut_mask = "3cfc";
// defparam \Add3|adder|result_node|cs_buffer[13] .operation_mode = "arithmetic";
// defparam \Add3|adder|result_node|cs_buffer[13] .output_mode = "comb_only";
// defparam \Add3|adder|result_node|cs_buffer[13] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_B13
flex10ke_lcell \timer[13] (
// Equation(s):
// \timer[13]~regout  = DFFEA(!\Equal0~38_combout  & !\Add3|adder|result_node|cs_buffer[13]~combout , GLOBAL(\clk~dataout ), !GLOBAL(\reset~dataout ), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal0~38_combout ),
	.datad(\Add3|adder|result_node|cs_buffer[13]~combout ),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(),
	.regout(\timer[13]~regout ),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \timer[13] .clock_enable_mode = "false";
// defparam \timer[13] .lut_mask = "000f";
// defparam \timer[13] .operation_mode = "normal";
// defparam \timer[13] .output_mode = "reg_only";
// defparam \timer[13] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_B21
flex10ke_lcell \Add3|adder|result_node|cs_buffer[14] (
// Equation(s):
// \Add3|adder|result_node|cs_buffer[14]~combout  = \timer[14]~regout  $ \Add3|adder|result_node|cout[13] 
// \Add3|adder|result_node|cout[14]  = CARRY(\timer[14]~regout  # \Add3|adder|result_node|cout[13] )

	.dataa(vcc),
	.datab(\timer[14]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Add3|adder|result_node|cout[13] ),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Add3|adder|result_node|cs_buffer[14]~combout ),
	.regout(),
	.cout(\Add3|adder|result_node|cout[14] ),
	.cascout(),
	.pathsel(10'b0110010010));
// synopsys translate_off
// defparam \Add3|adder|result_node|cs_buffer[14] .cin_used = "true";
// defparam \Add3|adder|result_node|cs_buffer[14] .clock_enable_mode = "false";
// defparam \Add3|adder|result_node|cs_buffer[14] .lut_mask = "3cfc";
// defparam \Add3|adder|result_node|cs_buffer[14] .operation_mode = "arithmetic";
// defparam \Add3|adder|result_node|cs_buffer[14] .output_mode = "comb_only";
// defparam \Add3|adder|result_node|cs_buffer[14] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_B22
flex10ke_lcell \timer[14] (
// Equation(s):
// \timer[14]~regout  = DFFEA(\Equal0~38_combout  # !\Add3|adder|result_node|cs_buffer[14]~combout , GLOBAL(\clk~dataout ), !GLOBAL(\reset~dataout ), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal0~38_combout ),
	.datad(\Add3|adder|result_node|cs_buffer[14]~combout ),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(),
	.regout(\timer[14]~regout ),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \timer[14] .clock_enable_mode = "false";
// defparam \timer[14] .lut_mask = "f0ff";
// defparam \timer[14] .operation_mode = "normal";
// defparam \timer[14] .output_mode = "reg_only";
// defparam \timer[14] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_B21
flex10ke_lcell \Add3|adder|result_node|cs_buffer[15] (
// Equation(s):
// \Add3|adder|result_node|cs_buffer[15]~combout  = \timer[15]~regout  $ \Add3|adder|result_node|cout[14] 
// \Add3|adder|result_node|cout[15]  = CARRY(\timer[15]~regout  # \Add3|adder|result_node|cout[14] )

	.dataa(vcc),
	.datab(\timer[15]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Add3|adder|result_node|cout[14] ),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Add3|adder|result_node|cs_buffer[15]~combout ),
	.regout(),
	.cout(\Add3|adder|result_node|cout[15] ),
	.cascout(),
	.pathsel(10'b0110010010));
// synopsys translate_off
// defparam \Add3|adder|result_node|cs_buffer[15] .cin_used = "true";
// defparam \Add3|adder|result_node|cs_buffer[15] .clock_enable_mode = "false";
// defparam \Add3|adder|result_node|cs_buffer[15] .lut_mask = "3cfc";
// defparam \Add3|adder|result_node|cs_buffer[15] .operation_mode = "arithmetic";
// defparam \Add3|adder|result_node|cs_buffer[15] .output_mode = "comb_only";
// defparam \Add3|adder|result_node|cs_buffer[15] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_A16
flex10ke_lcell \timer[15] (
// Equation(s):
// \timer[15]~regout  = DFFEA(!\Equal0~38_combout  & !\Add3|adder|result_node|cs_buffer[15]~combout , GLOBAL(\clk~dataout ), !GLOBAL(\reset~dataout ), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal0~38_combout ),
	.datad(\Add3|adder|result_node|cs_buffer[15]~combout ),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(),
	.regout(\timer[15]~regout ),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \timer[15] .clock_enable_mode = "false";
// defparam \timer[15] .lut_mask = "000f";
// defparam \timer[15] .operation_mode = "normal";
// defparam \timer[15] .output_mode = "reg_only";
// defparam \timer[15] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_B21
flex10ke_lcell \Add3|adder|result_node|cs_buffer[16] (
// Equation(s):
// \Add3|adder|result_node|cs_buffer[16]~combout  = \timer[16]~regout  $ \Add3|adder|result_node|cout[15] 
// \Add3|adder|result_node|cout[16]  = CARRY(\timer[16]~regout  # \Add3|adder|result_node|cout[15] )

	.dataa(vcc),
	.datab(\timer[16]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Add3|adder|result_node|cout[15] ),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Add3|adder|result_node|cs_buffer[16]~combout ),
	.regout(),
	.cout(\Add3|adder|result_node|cout[16] ),
	.cascout(),
	.pathsel(10'b0110010010));
// synopsys translate_off
// defparam \Add3|adder|result_node|cs_buffer[16] .cin_used = "true";
// defparam \Add3|adder|result_node|cs_buffer[16] .clock_enable_mode = "false";
// defparam \Add3|adder|result_node|cs_buffer[16] .lut_mask = "3cfc";
// defparam \Add3|adder|result_node|cs_buffer[16] .operation_mode = "arithmetic";
// defparam \Add3|adder|result_node|cs_buffer[16] .output_mode = "comb_only";
// defparam \Add3|adder|result_node|cs_buffer[16] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_B21
flex10ke_lcell \timer[16] (
// Equation(s):
// \timer[16]~regout  = DFFEA(!\Equal0~38_combout  & !\Add3|adder|result_node|cs_buffer[16]~combout , GLOBAL(\clk~dataout ), !GLOBAL(\reset~dataout ), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal0~38_combout ),
	.datad(\Add3|adder|result_node|cs_buffer[16]~combout ),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(),
	.regout(\timer[16]~regout ),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \timer[16] .clock_enable_mode = "false";
// defparam \timer[16] .lut_mask = "000f";
// defparam \timer[16] .operation_mode = "normal";
// defparam \timer[16] .output_mode = "reg_only";
// defparam \timer[16] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_B21
flex10ke_lcell \Add3|adder|result_node|cs_buffer[17] (
// Equation(s):
// \Add3|adder|result_node|cs_buffer[17]~combout  = \timer[17]~regout  $ \Add3|adder|result_node|cout[16] 
// \Add3|adder|result_node|cout[17]  = CARRY(\timer[17]~regout  # \Add3|adder|result_node|cout[16] )

	.dataa(vcc),
	.datab(\timer[17]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\Add3|adder|result_node|cout[16] ),
	.cascin(vcc),
	.modesel(7'b1000010),
	.combout(\Add3|adder|result_node|cs_buffer[17]~combout ),
	.regout(),
	.cout(\Add3|adder|result_node|cout[17] ),
	.cascout(),
	.pathsel(10'b0110010010));
// synopsys translate_off
// defparam \Add3|adder|result_node|cs_buffer[17] .cin_used = "true";
// defparam \Add3|adder|result_node|cs_buffer[17] .clock_enable_mode = "false";
// defparam \Add3|adder|result_node|cs_buffer[17] .lut_mask = "3cfc";
// defparam \Add3|adder|result_node|cs_buffer[17] .operation_mode = "arithmetic";
// defparam \Add3|adder|result_node|cs_buffer[17] .output_mode = "comb_only";
// defparam \Add3|adder|result_node|cs_buffer[17] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_A23
flex10ke_lcell \timer[17] (
// Equation(s):
// \timer[17]~regout  = DFFEA(!\Equal0~38_combout  & !\Add3|adder|result_node|cs_buffer[17]~combout , GLOBAL(\clk~dataout ), !GLOBAL(\reset~dataout ), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal0~38_combout ),
	.datad(\Add3|adder|result_node|cs_buffer[17]~combout ),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(),
	.regout(\timer[17]~regout ),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \timer[17] .clock_enable_mode = "false";
// defparam \timer[17] .lut_mask = "000f";
// defparam \timer[17] .operation_mode = "normal";
// defparam \timer[17] .output_mode = "reg_only";
// defparam \timer[17] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_B21
flex10ke_lcell \timer[18] (
// Equation(s):
// \timer[18]~regout  = DFFEA(\Equal0~38_combout  # !\Add3|adder|result_node|cs_buffer[18]~combout , GLOBAL(\clk~dataout ), !GLOBAL(\reset~dataout ), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal0~38_combout ),
	.datad(\Add3|adder|result_node|cs_buffer[18]~combout ),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(),
	.regout(\timer[18]~regout ),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001100));
// synopsys translate_off
// defparam \timer[18] .clock_enable_mode = "false";
// defparam \timer[18] .lut_mask = "f0ff";
// defparam \timer[18] .operation_mode = "normal";
// defparam \timer[18] .output_mode = "reg_only";
// defparam \timer[18] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_A15
flex10ke_lcell \Equal2~192 (
// Equation(s):
// \Equal2~202  = !\timer[15]~regout  & !\timer[14]~regout  & !\timer[13]~regout  & !\timer[12]~regout 

	.dataa(\timer[15]~regout ),
	.datab(\timer[14]~regout ),
	.datac(\timer[13]~regout ),
	.datad(\timer[12]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Equal2~192_combout ),
	.regout(),
	.cout(),
	.cascout(\Equal2~202 ),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \Equal2~192 .clock_enable_mode = "false";
// defparam \Equal2~192 .lut_mask = "0001";
// defparam \Equal2~192 .operation_mode = "normal";
// defparam \Equal2~192 .output_mode = "none";
// defparam \Equal2~192 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_A15
flex10ke_lcell \Equal2~196 (
// Equation(s):
// \Equal2~196_combout  = (!\timer[19]~regout  & !\timer[18]~regout  & !\timer[17]~regout  & !\timer[16]~regout ) & CASCADE(\Equal2~202 )

	.dataa(\timer[19]~regout ),
	.datab(\timer[18]~regout ),
	.datac(\timer[17]~regout ),
	.datad(\timer[16]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\Equal2~202 ),
	.modesel(7'b1000001),
	.combout(\Equal2~196_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \Equal2~196 .clock_enable_mode = "false";
// defparam \Equal2~196 .lut_mask = "0001";
// defparam \Equal2~196 .operation_mode = "normal";
// defparam \Equal2~196 .output_mode = "comb_only";
// defparam \Equal2~196 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_B23
flex10ke_lcell \Equal2~194 (
// Equation(s):
// \Equal2~205  = !\timer[7]~regout  & !\timer[6]~regout  & !\timer[5]~regout  & !\timer[4]~regout 

	.dataa(\timer[7]~regout ),
	.datab(\timer[6]~regout ),
	.datac(\timer[5]~regout ),
	.datad(\timer[4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Equal2~194_combout ),
	.regout(),
	.cout(),
	.cascout(\Equal2~205 ),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \Equal2~194 .clock_enable_mode = "false";
// defparam \Equal2~194 .lut_mask = "0001";
// defparam \Equal2~194 .operation_mode = "normal";
// defparam \Equal2~194 .output_mode = "none";
// defparam \Equal2~194 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_B23
flex10ke_lcell \Equal2~197 (
// Equation(s):
// \Equal2~197_combout  = (!\timer[11]~regout  & !\timer[10]~regout  & !\timer[9]~regout  & !\timer[8]~regout ) & CASCADE(\Equal2~205 )

	.dataa(\timer[11]~regout ),
	.datab(\timer[10]~regout ),
	.datac(\timer[9]~regout ),
	.datad(\timer[8]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\Equal2~205 ),
	.modesel(7'b1000001),
	.combout(\Equal2~197_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \Equal2~197 .clock_enable_mode = "false";
// defparam \Equal2~197 .lut_mask = "0001";
// defparam \Equal2~197 .operation_mode = "normal";
// defparam \Equal2~197 .output_mode = "comb_only";
// defparam \Equal2~197 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_A4
flex10ke_lcell \Equal2~185 (
// Equation(s):
// \Equal2~185_combout  = !\timer[3]~regout  & !\timer[2]~regout  & !\timer[1]~regout  & !\timer[0]~regout 

	.dataa(\timer[3]~regout ),
	.datab(\timer[2]~regout ),
	.datac(\timer[1]~regout ),
	.datad(\timer[0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\Equal2~185_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \Equal2~185 .clock_enable_mode = "false";
// defparam \Equal2~185 .lut_mask = "0001";
// defparam \Equal2~185 .operation_mode = "normal";
// defparam \Equal2~185 .output_mode = "comb_only";
// defparam \Equal2~185 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_B23
flex10ke_lcell \gate_open~28 (
// Equation(s):
// \gate_open~28_combout  = \Equal0~38_combout  # \Equal2~196_combout  & \Equal2~197_combout  & \Equal2~185_combout 

	.dataa(\Equal0~38_combout ),
	.datab(\Equal2~196_combout ),
	.datac(\Equal2~197_combout ),
	.datad(\Equal2~185_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b1000001),
	.combout(\gate_open~28_combout ),
	.regout(),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001111));
// synopsys translate_off
// defparam \gate_open~28 .clock_enable_mode = "false";
// defparam \gate_open~28 .lut_mask = "eaaa";
// defparam \gate_open~28 .operation_mode = "normal";
// defparam \gate_open~28 .output_mode = "comb_only";
// defparam \gate_open~28 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_B23
flex10ke_lcell \gate_open~reg0 (
// Equation(s):
// \gate_open~reg0_regout  = DFFEA(\Equal0~38_combout , GLOBAL(\clk~dataout ), !GLOBAL(\reset~dataout ), , \gate_open~28_combout , , )

	.dataa(\gate_open~28_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Equal0~38_combout ),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b0100001),
	.combout(),
	.regout(\gate_open~reg0_regout ),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001000));
// synopsys translate_off
// defparam \gate_open~reg0 .clock_enable_mode = "true";
// defparam \gate_open~reg0 .lut_mask = "ff00";
// defparam \gate_open~reg0 .operation_mode = "normal";
// defparam \gate_open~reg0 .output_mode = "reg_only";
// defparam \gate_open~reg0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_B23
flex10ke_lcell \gate_open~32 (
// Equation(s):
// \gate_open~32_regout  = DFFEA(\Equal0~38_combout , GLOBAL(\clk~dataout ), !GLOBAL(\reset~dataout ), , \gate_open~28_combout , , )

	.dataa(\gate_open~28_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Equal0~38_combout ),
	.aclr(\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.modesel(7'b0100001),
	.combout(),
	.regout(\gate_open~32_regout ),
	.cout(),
	.cascout(),
	.pathsel(10'b0000001000));
// synopsys translate_off
// defparam \gate_open~32 .clock_enable_mode = "true";
// defparam \gate_open~32 .lut_mask = "ff00";
// defparam \gate_open~32 .operation_mode = "normal";
// defparam \gate_open~32 .output_mode = "reg_only";
// defparam \gate_open~32 .packed_mode = "false";
// synopsys translate_on

// atom is at PIN_80
flex10ke_io \fan~I (
	.datain(\Mux0~250_combout ),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.modesel(11'b10010000010),
	.dataout(),
	.padio(fan));
// synopsys translate_off
// defparam \fan~I .feedback_mode = "none";
// defparam \fan~I .operation_mode = "output";
// defparam \fan~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_8
flex10ke_io \led~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.modesel(11'b10010000010),
	.dataout(),
	.padio(led));
// synopsys translate_off
// defparam \led~I .feedback_mode = "none";
// defparam \led~I .operation_mode = "output";
// defparam \led~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_81
flex10ke_io \an[0]~I (
	.datain(\ALT_INV_an[0]~reg0_regout ),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.modesel(11'b10010000010),
	.dataout(),
	.padio(an[0]));
// synopsys translate_off
// defparam \an[0]~I .feedback_mode = "none";
// defparam \an[0]~I .operation_mode = "output";
// defparam \an[0]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_78
flex10ke_io \an[1]~I (
	.datain(\ALT_INV_an[1]~reg0_regout ),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.modesel(11'b10010000010),
	.dataout(),
	.padio(an[1]));
// synopsys translate_off
// defparam \an[1]~I .feedback_mode = "none";
// defparam \an[1]~I .operation_mode = "output";
// defparam \an[1]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_113
flex10ke_io \an[2]~I (
	.datain(vcc),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.modesel(11'b10010000010),
	.dataout(),
	.padio(an[2]));
// synopsys translate_off
// defparam \an[2]~I .feedback_mode = "none";
// defparam \an[2]~I .operation_mode = "output";
// defparam \an[2]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_97
flex10ke_io \an[3]~I (
	.datain(vcc),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.modesel(11'b10010000010),
	.dataout(),
	.padio(an[3]));
// synopsys translate_off
// defparam \an[3]~I .feedback_mode = "none";
// defparam \an[3]~I .operation_mode = "output";
// defparam \an[3]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_28
flex10ke_io \seg[0]~I (
	.datain(\WideOr6~4_combout ),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.modesel(11'b10010000010),
	.dataout(),
	.padio(seg[0]));
// synopsys translate_off
// defparam \seg[0]~I .feedback_mode = "none";
// defparam \seg[0]~I .operation_mode = "output";
// defparam \seg[0]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_79
flex10ke_io \seg[1]~I (
	.datain(\ALT_INV_WideOr5~4_combout ),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.modesel(11'b10010000010),
	.dataout(),
	.padio(seg[1]));
// synopsys translate_off
// defparam \seg[1]~I .feedback_mode = "none";
// defparam \seg[1]~I .operation_mode = "output";
// defparam \seg[1]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_27
flex10ke_io \seg[2]~I (
	.datain(\ALT_INV_WideOr4~4_combout ),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.modesel(11'b10010000010),
	.dataout(),
	.padio(seg[2]));
// synopsys translate_off
// defparam \seg[2]~I .feedback_mode = "none";
// defparam \seg[2]~I .operation_mode = "output";
// defparam \seg[2]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_33
flex10ke_io \seg[3]~I (
	.datain(\ALT_INV_WideOr3~4_combout ),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.modesel(11'b10010000010),
	.dataout(),
	.padio(seg[3]));
// synopsys translate_off
// defparam \seg[3]~I .feedback_mode = "none";
// defparam \seg[3]~I .operation_mode = "output";
// defparam \seg[3]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_83
flex10ke_io \seg[4]~I (
	.datain(\ALT_INV_WideOr2~4_combout ),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.modesel(11'b10010000010),
	.dataout(),
	.padio(seg[4]));
// synopsys translate_off
// defparam \seg[4]~I .feedback_mode = "none";
// defparam \seg[4]~I .operation_mode = "output";
// defparam \seg[4]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_29
flex10ke_io \seg[5]~I (
	.datain(\ALT_INV_WideOr1~4_combout ),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.modesel(11'b10010000010),
	.dataout(),
	.padio(seg[5]));
// synopsys translate_off
// defparam \seg[5]~I .feedback_mode = "none";
// defparam \seg[5]~I .operation_mode = "output";
// defparam \seg[5]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_31
flex10ke_io \seg[6]~I (
	.datain(\ALT_INV_WideOr0~4_combout ),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.modesel(11'b10010000010),
	.dataout(),
	.padio(seg[6]));
// synopsys translate_off
// defparam \seg[6]~I .feedback_mode = "none";
// defparam \seg[6]~I .operation_mode = "output";
// defparam \seg[6]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_67
flex10ke_io \dp~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.modesel(11'b10010000010),
	.dataout(),
	.padio(dp));
// synopsys translate_off
// defparam \dp~I .feedback_mode = "none";
// defparam \dp~I .operation_mode = "output";
// defparam \dp~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_19
flex10ke_io \gate_open~I (
	.datain(\gate_open~reg0_regout ),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.modesel(11'b10010000010),
	.dataout(),
	.padio(gate_open));
// synopsys translate_off
// defparam \gate_open~I .feedback_mode = "none";
// defparam \gate_open~I .operation_mode = "output";
// defparam \gate_open~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_22
flex10ke_io \corridor_light~I (
	.datain(\gate_open~32_regout ),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.modesel(11'b10010000010),
	.dataout(),
	.padio(corridor_light));
// synopsys translate_off
// defparam \corridor_light~I .feedback_mode = "none";
// defparam \corridor_light~I .operation_mode = "output";
// defparam \corridor_light~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_60
flex10ke_io \LED_COM~I (
	.datain(vcc),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.modesel(11'b10010000100),
	.dataout(),
	.padio(LED_COM));
// synopsys translate_off
// defparam \LED_COM~I .feedback_mode = "none";
// defparam \LED_COM~I .operation_mode = "bidir";
// defparam \LED_COM~I .reg_source_mode = "none";
// synopsys translate_on

endmodule
