/**
 * DO NOT EDIT THIS FILE!
 * File automatically generated by
 *   /shared/gem5/src/mem/slicc/symbols/StateMachine.py:1348
 */

// Created by slicc definition of Module "DMA Controller"

#include <sys/types.h>
#include <unistd.h>

#include <cassert>
#include <sstream>
#include <string>
#include <typeinfo>

#include "mem/ruby/common/BoolVec.hh"

#include "base/compiler.hh"
#include "base/cprintf.hh"

#include "debug/RubyGenerated.hh"
#include "debug/RubySlicc.hh"
#include "mem/ruby/network/Network.hh"
#include "mem/ruby/protocol/DMA_Controller.hh"
#include "mem/ruby/protocol/DMA_Event.hh"
#include "mem/ruby/protocol/DMA_State.hh"
#include "mem/ruby/protocol/Types.hh"
#include "mem/ruby/system/RubySystem.hh"

#include "mem/ruby/slicc_interface/RubySlicc_includes.hh"
#include "mem/ruby/protocol/TBETable.hh"
namespace gem5
{

namespace ruby
{

int DMA_Controller::m_num_controllers = 0;
std::vector<statistics::Vector *>  DMA_Controller::eventVec;
std::vector<std::vector<statistics::Vector *> >  DMA_Controller::transVec;

// for adding information to the protocol debug trace
std::stringstream DMA_transitionComment;

#ifndef NDEBUG
#define APPEND_TRANSITION_COMMENT(str) (DMA_transitionComment << str)
#else
#define APPEND_TRANSITION_COMMENT(str) do {} while (0)
#endif

/** \brief constructor */
DMA_Controller::DMA_Controller(const Params &p)
    : AbstractController(p)
{
    m_machineID.type = MachineType_DMA;
    m_machineID.num = m_version;
    m_num_controllers++;
    p.ruby_system->registerAbstractController(this);

    m_in_ports = 2;
    m_dma_sequencer_ptr = p.dma_sequencer;
    if (m_dma_sequencer_ptr != NULL) {
        m_dma_sequencer_ptr->setController(this);
    }
    m_request_latency = p.request_latency;
    m_responseFromDir_ptr = p.responseFromDir;
    m_requestToDir_ptr = p.requestToDir;
    m_mandatoryQueue_ptr = p.mandatoryQueue;

    for (int state = 0; state < DMA_State_NUM; state++) {
        for (int event = 0; event < DMA_Event_NUM; event++) {
            m_possible[state][event] = false;
            m_counters[state][event] = 0;
        }
    }
    for (int event = 0; event < DMA_Event_NUM; event++) {
        m_event_counters[event] = 0;
    }
}

void
DMA_Controller::initNetQueues()
{
    MachineType machine_type = string_to_MachineType("DMA");
    [[maybe_unused]] int base = MachineType_base_number(machine_type);

    assert(m_responseFromDir_ptr != NULL);
    m_net_ptr->setFromNetQueue(m_version + base, m_responseFromDir_ptr->getOrdered(), 1,
                                     "response", m_responseFromDir_ptr);
    assert(m_requestToDir_ptr != NULL);
    m_net_ptr->setToNetQueue(m_version + base, m_requestToDir_ptr->getOrdered(), 0,
                                     "request", m_requestToDir_ptr);
}

void
DMA_Controller::init()
{
    // initialize objects
    m_TBEs_ptr  = new TBETable<DMA_TBE>(m_number_of_TBEs);
    assert(m_TBEs_ptr != NULL);


    (*m_mandatoryQueue_ptr).setConsumer(this);
    (*m_responseFromDir_ptr).setConsumer(this);

    possibleTransition(DMA_State_READY, DMA_Event_ReadRequest);
    possibleTransition(DMA_State_READY, DMA_Event_WriteRequest);
    possibleTransition(DMA_State_BUSY_RD, DMA_Event_Data);
    possibleTransition(DMA_State_BUSY_WR, DMA_Event_Ack);
    possibleTransition(DMA_State_BUSY_RD, DMA_Event_ReadRequest);
    possibleTransition(DMA_State_BUSY_RD, DMA_Event_WriteRequest);
    possibleTransition(DMA_State_BUSY_WR, DMA_Event_ReadRequest);
    possibleTransition(DMA_State_BUSY_WR, DMA_Event_WriteRequest);
    AbstractController::init();
    resetStats();
}

Sequencer*
DMA_Controller::getCPUSequencer() const
{
    return NULL;
}
DMASequencer*
DMA_Controller::getDMASequencer() const
{
    if (NULL != m_dma_sequencer_ptr) {
        return m_dma_sequencer_ptr;
    } else {
        return NULL;
    }
}

GPUCoalescer*
DMA_Controller::getGPUCoalescer() const
{
    return NULL;
}

void
DMA_Controller::regStats()
{
    AbstractController::regStats();

    // For each type of controllers, one controller of that type is picked
    // to aggregate stats of all controllers of that type.
    if (m_version == 0) {

        Profiler *profiler = params().ruby_system->getProfiler();
        statistics::Group *profilerStatsPtr = &profiler->rubyProfilerStats;

        for (DMA_Event event = DMA_Event_FIRST;
             event < DMA_Event_NUM; ++event) {
            std::string stat_name =
                "DMA_Controller." + DMA_Event_to_string(event);
            statistics::Vector *t =
                new statistics::Vector(profilerStatsPtr, stat_name.c_str());
            t->init(m_num_controllers);
            t->flags(statistics::pdf | statistics::total |
                statistics::oneline | statistics::nozero);

            eventVec.push_back(t);
        }

        for (DMA_State state = DMA_State_FIRST;
             state < DMA_State_NUM; ++state) {

            transVec.push_back(std::vector<statistics::Vector *>());

            for (DMA_Event event = DMA_Event_FIRST;
                 event < DMA_Event_NUM; ++event) {
                std::string stat_name = "DMA_Controller." +
                    DMA_State_to_string(state) +
                    "." + DMA_Event_to_string(event);
                statistics::Vector *t = new statistics::Vector(
                    profilerStatsPtr, stat_name.c_str());
                t->init(m_num_controllers);
                t->flags(statistics::pdf | statistics::total |
                    statistics::oneline | statistics::nozero);
                transVec[state].push_back(t);
            }
        }
    }

    for (DMA_Event event = DMA_Event_FIRST;
                 event < DMA_Event_NUM; ++event) {
        std::string stat_name =
            "outTransLatHist." + DMA_Event_to_string(event);
        statistics::Histogram* t =
            new statistics::Histogram(&stats, stat_name.c_str());
        stats.outTransLatHist.push_back(t);
        t->init(5);
        t->flags(statistics::pdf | statistics::total |
                 statistics::oneline | statistics::nozero);

        statistics::Scalar* r = new statistics::Scalar(&stats,
                                             (stat_name + ".retries").c_str());
        stats.outTransLatHistRetries.push_back(r);
        r->flags(statistics::nozero);
    }

    for (DMA_Event event = DMA_Event_FIRST;
                 event < DMA_Event_NUM; ++event) {
        std::string stat_name = "inTransLatHist." +
                                DMA_Event_to_string(event);
        statistics::Scalar* r = new statistics::Scalar(&stats,
                                             (stat_name + ".total").c_str());
        stats.inTransLatTotal.push_back(r);
        r->flags(statistics::nozero);

        r = new statistics::Scalar(&stats,
                              (stat_name + ".retries").c_str());
        stats.inTransLatRetries.push_back(r);
        r->flags(statistics::nozero);

        stats.inTransLatHist.emplace_back();
        for (DMA_State initial_state = DMA_State_FIRST;
             initial_state < DMA_State_NUM; ++initial_state) {
            stats.inTransLatHist.back().emplace_back();
            for (DMA_State final_state = DMA_State_FIRST;
                 final_state < DMA_State_NUM; ++final_state) {
                std::string stat_name = "inTransLatHist." +
                    DMA_Event_to_string(event) + "." +
                    DMA_State_to_string(initial_state) + "." +
                    DMA_State_to_string(final_state);
                statistics::Histogram* t =
                    new statistics::Histogram(&stats, stat_name.c_str());
                stats.inTransLatHist.back().back().push_back(t);
                t->init(5);
                t->flags(statistics::pdf | statistics::total |
                         statistics::oneline | statistics::nozero);
            }
        }
    }
}

void
DMA_Controller::collateStats()
{
    for (DMA_Event event = DMA_Event_FIRST;
         event < DMA_Event_NUM; ++event) {
        for (unsigned int i = 0; i < m_num_controllers; ++i) {
            RubySystem *rs = params().ruby_system;
            std::map<uint32_t, AbstractController *>::iterator it =
                     rs->m_abstract_controls[MachineType_DMA].find(i);
            assert(it != rs->m_abstract_controls[MachineType_DMA].end());
            (*eventVec[event])[i] =
                ((DMA_Controller *)(*it).second)->getEventCount(event);
        }
    }

    for (DMA_State state = DMA_State_FIRST;
         state < DMA_State_NUM; ++state) {

        for (DMA_Event event = DMA_Event_FIRST;
             event < DMA_Event_NUM; ++event) {

            for (unsigned int i = 0; i < m_num_controllers; ++i) {
                RubySystem *rs = params().ruby_system;
                std::map<uint32_t, AbstractController *>::iterator it =
                         rs->m_abstract_controls[MachineType_DMA].find(i);
                assert(it != rs->m_abstract_controls[MachineType_DMA].end());
                (*transVec[state][event])[i] =
                    ((DMA_Controller *)(*it).second)->getTransitionCount(state, event);
            }
        }
    }
}

void
DMA_Controller::countTransition(DMA_State state, DMA_Event event)
{
    assert(m_possible[state][event]);
    m_counters[state][event]++;
    m_event_counters[event]++;
}
void
DMA_Controller::possibleTransition(DMA_State state,
                             DMA_Event event)
{
    m_possible[state][event] = true;
}

uint64_t
DMA_Controller::getEventCount(DMA_Event event)
{
    return m_event_counters[event];
}

bool
DMA_Controller::isPossible(DMA_State state, DMA_Event event)
{
    return m_possible[state][event];
}

uint64_t
DMA_Controller::getTransitionCount(DMA_State state,
                             DMA_Event event)
{
    return m_counters[state][event];
}

int
DMA_Controller::getNumControllers()
{
    return m_num_controllers;
}

MessageBuffer*
DMA_Controller::getMandatoryQueue() const
{
    return m_mandatoryQueue_ptr;
}

MessageBuffer*
DMA_Controller::getMemReqQueue() const
{
    return NULL;
}

MessageBuffer*
DMA_Controller::getMemRespQueue() const
{
    return NULL;
}

void
DMA_Controller::print(std::ostream& out) const
{
    out << "[DMA_Controller " << m_version << "]";
}

void DMA_Controller::resetStats()
{
    for (int state = 0; state < DMA_State_NUM; state++) {
        for (int event = 0; event < DMA_Event_NUM; event++) {
            m_counters[state][event] = 0;
        }
    }

    for (int event = 0; event < DMA_Event_NUM; event++) {
        m_event_counters[event] = 0;
    }

    AbstractController::resetStats();
}

// Set and Reset for tbe variable
void
DMA_Controller::set_tbe(DMA_TBE*& m_tbe_ptr, DMA_TBE* m_new_tbe)
{
  m_tbe_ptr = m_new_tbe;
}

void
DMA_Controller::unset_tbe(DMA_TBE*& m_tbe_ptr)
{
  m_tbe_ptr = NULL;
}

void
DMA_Controller::recordCacheTrace(int cntrl, CacheRecorder* tr)
{
}

// Actions
/** \brief Send a DMA read request to memory */
void
DMA_Controller::s_sendReadRequest(DMA_TBE*& m_tbe_ptr, Addr addr)
{
    DPRINTF(RubyGenerated, "executing s_sendReadRequest\n");
    {
    // Declare message
    [[maybe_unused]] const SequencerMsg* in_msg_ptr;
    in_msg_ptr = dynamic_cast<const SequencerMsg *>(((*m_mandatoryQueue_ptr)).peek());
    if (in_msg_ptr == NULL) {
        // If the cast fails, this is the wrong inport (wrong message type).
        // Throw an exception, and the caller will decide to either try a
        // different inport or punt.
        throw RejectException();
    }
{
    std::shared_ptr<DMARequestMsg> out_msg = std::make_shared<DMARequestMsg>(clockEdge());
    (*out_msg).m_PhysicalAddress = ((*in_msg_ptr)).m_PhysicalAddress;
    (*out_msg).m_LineAddress = ((*in_msg_ptr)).m_LineAddress;
    (*out_msg).m_Type = DMARequestType_READ;
    (*out_msg).m_Requestor = m_machineID;
    (*out_msg).m_DataBlk = ((*in_msg_ptr)).m_DataBlk;
    (*out_msg).m_Len = ((*in_msg_ptr)).m_Len;
    (((*out_msg).m_Destination).add((mapAddressToMachine(addr, MachineType_Directory))));
    (*out_msg).m_MessageSize = MessageSizeType_Writeback_Control;
    ((*m_requestToDir_ptr)).enqueue(out_msg, clockEdge(), cyclesToTicks(Cycles(m_request_latency)));
}
}

}

/** \brief Send a DMA write request to memory */
void
DMA_Controller::s_sendWriteRequest(DMA_TBE*& m_tbe_ptr, Addr addr)
{
    DPRINTF(RubyGenerated, "executing s_sendWriteRequest\n");
    {
    // Declare message
    [[maybe_unused]] const SequencerMsg* in_msg_ptr;
    in_msg_ptr = dynamic_cast<const SequencerMsg *>(((*m_mandatoryQueue_ptr)).peek());
    if (in_msg_ptr == NULL) {
        // If the cast fails, this is the wrong inport (wrong message type).
        // Throw an exception, and the caller will decide to either try a
        // different inport or punt.
        throw RejectException();
    }
{
    std::shared_ptr<DMARequestMsg> out_msg = std::make_shared<DMARequestMsg>(clockEdge());
    (*out_msg).m_PhysicalAddress = ((*in_msg_ptr)).m_PhysicalAddress;
    (*out_msg).m_LineAddress = ((*in_msg_ptr)).m_LineAddress;
    (*out_msg).m_Type = DMARequestType_WRITE;
    (*out_msg).m_Requestor = m_machineID;
    (*out_msg).m_DataBlk = ((*in_msg_ptr)).m_DataBlk;
    (*out_msg).m_Len = ((*in_msg_ptr)).m_Len;
    (((*out_msg).m_Destination).add((mapAddressToMachine(addr, MachineType_Directory))));
    (*out_msg).m_MessageSize = MessageSizeType_Writeback_Control;
    ((*m_requestToDir_ptr)).enqueue(out_msg, clockEdge(), cyclesToTicks(Cycles(m_request_latency)));
}
}

}

/** \brief Notify dma controller that write request completed */
void
DMA_Controller::a_ackCallback(DMA_TBE*& m_tbe_ptr, Addr addr)
{
    DPRINTF(RubyGenerated, "executing a_ackCallback\n");
    (((*m_dma_sequencer_ptr)).ackCallback(addr));

}

/** \brief Write data to dma sequencer */
void
DMA_Controller::d_dataCallback(DMA_TBE*& m_tbe_ptr, Addr addr)
{
    DPRINTF(RubyGenerated, "executing d_dataCallback\n");
    (((*m_dma_sequencer_ptr)).dataCallback((*m_tbe_ptr).m_DataBlk, addr));

}

/** \brief Update TBE Data */
void
DMA_Controller::t_updateTBEData(DMA_TBE*& m_tbe_ptr, Addr addr)
{
    DPRINTF(RubyGenerated, "executing t_updateTBEData\n");
    #ifndef NDEBUG
if (!((m_tbe_ptr != NULL))) {
    panic("Runtime Error at MOESI_hammer-dma.sm:172: %s.\n", "assert failure");

}
#endif
;
{
    // Declare message
    [[maybe_unused]] const DMAResponseMsg* in_msg_ptr;
    in_msg_ptr = dynamic_cast<const DMAResponseMsg *>(((*m_responseFromDir_ptr)).peek());
    if (in_msg_ptr == NULL) {
        // If the cast fails, this is the wrong inport (wrong message type).
        // Throw an exception, and the caller will decide to either try a
        // different inport or punt.
        throw RejectException();
    }
(*m_tbe_ptr).m_DataBlk = ((*in_msg_ptr)).m_DataBlk;
}

}

/** \brief Allocate TBE entry */
void
DMA_Controller::v_allocateTBE(DMA_TBE*& m_tbe_ptr, Addr addr)
{
    DPRINTF(RubyGenerated, "executing v_allocateTBE\n");
    (((*m_TBEs_ptr)).allocate(addr));
set_tbe(m_tbe_ptr, (((*m_TBEs_ptr)).lookup(addr)));;

}

/** \brief Deallocate TBE entry */
void
DMA_Controller::w_deallocateTBE(DMA_TBE*& m_tbe_ptr, Addr addr)
{
    DPRINTF(RubyGenerated, "executing w_deallocateTBE\n");
    (((*m_TBEs_ptr)).deallocate(addr));
unset_tbe(m_tbe_ptr);;

}

/** \brief Pop request queue */
void
DMA_Controller::p_popRequestQueue(DMA_TBE*& m_tbe_ptr, Addr addr)
{
    DPRINTF(RubyGenerated, "executing p_popRequestQueue\n");
    (((*m_mandatoryQueue_ptr)).dequeue((clockEdge())));

}

/** \brief Pop request queue */
void
DMA_Controller::p_popResponseQueue(DMA_TBE*& m_tbe_ptr, Addr addr)
{
    DPRINTF(RubyGenerated, "executing p_popResponseQueue\n");
    (((*m_responseFromDir_ptr)).dequeue((clockEdge())));

}

/** \brief ... */
void
DMA_Controller::zz_stallAndWaitRequestQueue(DMA_TBE*& m_tbe_ptr, Addr addr)
{
    DPRINTF(RubyGenerated, "executing zz_stallAndWaitRequestQueue\n");
            stallBuffer(&((*m_mandatoryQueue_ptr)), addr);
        (*m_mandatoryQueue_ptr).stallMessage(addr, clockEdge());
        

}

/** \brief wake-up all dependents */
void
DMA_Controller::wkad_wakeUpAllDependents(DMA_TBE*& m_tbe_ptr, Addr addr)
{
    DPRINTF(RubyGenerated, "executing wkad_wakeUpAllDependents\n");
    (wakeUpAllBuffers());

}

DMA_State
DMA_Controller::getState(DMA_TBE* param_tbe, const Addr& param_addr)
{
    if ((param_tbe != NULL)) {
        return (*param_tbe).m_TBEState;
    } else {
        return DMA_State_READY;
    }

}
void
DMA_Controller::setState(DMA_TBE* param_tbe, const Addr& param_addr, const DMA_State& param_state)
{
    if ((param_tbe != NULL)) {
        (*param_tbe).m_TBEState = param_state;
    }

}
AccessPermission
DMA_Controller::getAccessPermission(const Addr& param_addr)
{
return AccessPermission_NotPresent;

}
void
DMA_Controller::setAccessPermission(const Addr& param_addr, const DMA_State& param_state)
{

}
void
DMA_Controller::functionalRead(const Addr& param_addr, Packet* param_pkt)
{
panic("Runtime Error at MOESI_hammer-dma.sm:96: %s.\n", ("DMA does not support functional read."));
;

}
int
DMA_Controller::functionalWrite(const Addr& param_addr, Packet* param_pkt)
{
panic("Runtime Error at MOESI_hammer-dma.sm:100: %s.\n", ("DMA does not support functional write."));
;

}
int
DMA_Controller::functionalWriteBuffers(PacketPtr& pkt)
{
    int num_functional_writes = 0;
num_functional_writes += m_responseFromDir_ptr->functionalWrite(pkt);
num_functional_writes += m_requestToDir_ptr->functionalWrite(pkt);
num_functional_writes += m_mandatoryQueue_ptr->functionalWrite(pkt);
    return num_functional_writes;
}
bool
DMA_Controller::functionalReadBuffers(PacketPtr& pkt)
{
if (m_responseFromDir_ptr->functionalRead(pkt)) return true;
if (m_requestToDir_ptr->functionalRead(pkt)) return true;
if (m_mandatoryQueue_ptr->functionalRead(pkt)) return true;
    return false;
}

bool
DMA_Controller::functionalReadBuffers(PacketPtr& pkt, WriteMask &mask)
{
    bool read = false;
if (m_responseFromDir_ptr->functionalRead(pkt, mask)) read = true;
if (m_requestToDir_ptr->functionalRead(pkt, mask)) read = true;
if (m_mandatoryQueue_ptr->functionalRead(pkt, mask)) read = true;
    return read;
}

} // namespace ruby
} // namespace gem5
