Running: /home/tyler/xilinx/ISE_14.7/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/tyler/sat_erp/firmware/blink/blink/blink_top_tb_isim_beh.exe -prj /home/tyler/sat_erp/firmware/blink/blink/blink_top_tb_beh.prj work.blink_top_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/tyler/sat_erp/firmware/blink/blink/../config_ind.v" into library work
Analyzing Verilog file "/home/tyler/sat_erp/firmware/blink/blink/../blink_top.v" into library work
Analyzing Verilog file "/home/tyler/sat_erp/firmware/blink/blink/blink_top_tb.v" into library work
Analyzing Verilog file "/home/tyler/xilinx/ISE_14.7/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94640 KB
Fuse CPU Usage: 1130 ms
Compiling module blink_top
Compiling module config_ind_default
Compiling module blink_top_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable /home/tyler/sat_erp/firmware/blink/blink/blink_top_tb_isim_beh.exe
Fuse Memory Usage: 654816 KB
Fuse CPU Usage: 1130 ms
GCC CPU Usage: 310 ms
