###########################################
## Statistics of Channel 0
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_read_row_hits              =       364182   # Number of read row buffer hits
num_write_buf_hits             =            0   # Number of write buffer hits
num_reads_done                 =       533970   # Number of read requests issued
num_writes_done                =        77440   # Number of read requests issued
num_cycles                     =    154905701   # Number of DRAM cycles
num_srefx_cmds                 =            0   # Number of SREFX commands
epoch_num                      =          116   # Number of epochs
num_read_cmds                  =       533726   # Number of READ/READP commands
num_act_cmds                   =       208230   # Number of ACT commands
num_write_row_hits             =        39904   # Number of write row buffer hits
num_pre_cmds                   =       208230   # Number of PRE commands
num_write_cmds                 =        77439   # Number of WRITE/WRITEP commands
num_ondemand_pres              =       123018   # Number of ondemend PRE commands
num_ref_cmds                   =        29795   # Number of REF commands
num_refb_cmds                  =            0   # Number of REFb commands
num_srefe_cmds                 =            0   # Number of SREFE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
all_bank_idle_cycles.0         =    106392366   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =    108347048   # Cyles of all bank idle in rank rank.1
rank_active_cycles.0           =     48513335   # Cyles of rank active rank.0
rank_active_cycles.1           =     46558653   # Cyles of rank active rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       145211   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        73954   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        57173   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        41129   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        39814   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =        31452   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =        25708   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =        21735   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =        19338   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =        18491   # Request interarrival latency (cycles)
interarrival_latency[100-]     =       137405   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =          244   # Read request latency (cycles)
read_latency[20-39]            =       339489   # Read request latency (cycles)
read_latency[40-59]            =         2302   # Read request latency (cycles)
read_latency[60-79]            =         1090   # Read request latency (cycles)
read_latency[80-99]            =        76221   # Read request latency (cycles)
read_latency[100-119]          =        70811   # Read request latency (cycles)
read_latency[120-139]          =         3532   # Read request latency (cycles)
read_latency[140-159]          =         5135   # Read request latency (cycles)
read_latency[160-179]          =         2315   # Read request latency (cycles)
read_latency[180-199]          =         2102   # Read request latency (cycles)
read_latency[200-]             =        30729   # Read request latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =           24   # Write cmd latency (cycles)
write_latency[40-59]           =           16   # Write cmd latency (cycles)
write_latency[60-79]           =           22   # Write cmd latency (cycles)
write_latency[80-99]           =          229   # Write cmd latency (cycles)
write_latency[100-119]         =         2803   # Write cmd latency (cycles)
write_latency[120-139]         =         4677   # Write cmd latency (cycles)
write_latency[140-159]         =         2446   # Write cmd latency (cycles)
write_latency[160-179]         =         1774   # Write cmd latency (cycles)
write_latency[180-199]         =         1555   # Write cmd latency (cycles)
write_latency[200-]            =        63892   # Write cmd latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
ref_energy                     =  5.58352e+10   # Refresh energy
write_energy                   =  4.22259e+08   # Write energy
act_energy                     =  2.43479e+09   # Activation energy
read_energy                    =  3.27921e+09   # Read energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
act_stb_energy.0               =  3.81897e+10   # Active standby energy rank.0
act_stb_energy.1               =   3.6651e+10   # Active standby energy rank.1
pre_stb_energy.0               =  7.14957e+10   # Precharge standby energy rank.0
pre_stb_energy.1               =  7.28092e+10   # Precharge standby energy rank.1
average_interarrival           =      253.294   # Average request interarrival latency (cycles)
average_read_latency           =      68.2415   # Average read request latency (cycles)
average_power                  =      1814.76   # Average power (mW)
average_bandwidth              =     0.336809   # Average bandwidth
total_energy                   =  2.81117e+11   # Total energy (pJ)
