{
  "constraints__clocks__count": 3,
  "constraints__clocks__details": [
    "mrx_clk_pad_i: 500.0000",
    "mtx_clk_pad_i: 500.0000",
    "wb_clk_i: 1500.0000"
  ],
  "cts__clock__skew__hold": 201.578,
  "cts__clock__skew__hold__post_repair": 201.796,
  "cts__clock__skew__hold__pre_repair": 201.796,
  "cts__clock__skew__setup": 201.578,
  "cts__clock__skew__setup__post_repair": 201.796,
  "cts__clock__skew__setup__pre_repair": 201.796,
  "cts__cpu__total": 70.49,
  "cts__design__core__area": 19425.1,
  "cts__design__core__area__post_repair": 19425.1,
  "cts__design__core__area__pre_repair": 19425.1,
  "cts__design__die__area": 20594,
  "cts__design__die__area__post_repair": 20594,
  "cts__design__die__area__pre_repair": 20594,
  "cts__design__instance__area": 8314.9,
  "cts__design__instance__area__macros": 0,
  "cts__design__instance__area__macros__post_repair": 0,
  "cts__design__instance__area__macros__pre_repair": 0,
  "cts__design__instance__area__post_repair": 8312.2,
  "cts__design__instance__area__pre_repair": 8312.2,
  "cts__design__instance__area__stdcell": 8314.9,
  "cts__design__instance__area__stdcell__post_repair": 8312.2,
  "cts__design__instance__area__stdcell__pre_repair": 8312.2,
  "cts__design__instance__count": 61454,
  "cts__design__instance__count__hold_buffer": 0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 61428,
  "cts__design__instance__count__pre_repair": 61428,
  "cts__design__instance__count__setup_buffer": 22,
  "cts__design__instance__count__stdcell": 61454,
  "cts__design__instance__count__stdcell__post_repair": 61428,
  "cts__design__instance__count__stdcell__pre_repair": 61428,
  "cts__design__instance__displacement__max": 1.512,
  "cts__design__instance__displacement__mean": 0,
  "cts__design__instance__displacement__total": 24.541,
  "cts__design__instance__utilization": 0.428049,
  "cts__design__instance__utilization__post_repair": 0.42791,
  "cts__design__instance__utilization__pre_repair": 0.42791,
  "cts__design__instance__utilization__stdcell": 0.428049,
  "cts__design__instance__utilization__stdcell__post_repair": 0.42791,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.42791,
  "cts__design__io": 216,
  "cts__design__io__post_repair": 216,
  "cts__design__io__pre_repair": 216,
  "cts__design__violations": 0,
  "cts__mem__peak": 510960.0,
  "cts__power__internal__total": 0.0487204,
  "cts__power__internal__total__post_repair": 0.0487193,
  "cts__power__internal__total__pre_repair": 0.0487193,
  "cts__power__leakage__total": 6.70382e-06,
  "cts__power__leakage__total__post_repair": 6.7011e-06,
  "cts__power__leakage__total__pre_repair": 6.7011e-06,
  "cts__power__switching__total": 0.0144244,
  "cts__power__switching__total__post_repair": 0.0143906,
  "cts__power__switching__total__pre_repair": 0.0143906,
  "cts__power__total": 0.0631515,
  "cts__power__total__post_repair": 0.0631165,
  "cts__power__total__pre_repair": 0.0631165,
  "cts__route__wirelength__estimated": 157735,
  "cts__runtime__total": "1:16.15",
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 0,
  "cts__timing__drv__hold_violation_count__pre_repair": 0,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.0521399,
  "cts__timing__drv__max_cap_limit__post_repair": 0.0528072,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.0528072,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 0,
  "cts__timing__drv__max_fanout_limit__post_repair": 0,
  "cts__timing__drv__max_fanout_limit__pre_repair": 0,
  "cts__timing__drv__max_slew": 9,
  "cts__timing__drv__max_slew__post_repair": 14,
  "cts__timing__drv__max_slew__pre_repair": 14,
  "cts__timing__drv__max_slew_limit": -0.0118725,
  "cts__timing__drv__max_slew_limit__post_repair": -0.0213656,
  "cts__timing__drv__max_slew_limit__pre_repair": -0.0213656,
  "cts__timing__drv__setup_violation_count": 17,
  "cts__timing__drv__setup_violation_count__post_repair": 17,
  "cts__timing__drv__setup_violation_count__pre_repair": 17,
  "cts__timing__setup__tns": -409.934,
  "cts__timing__setup__tns__post_repair": -2106.45,
  "cts__timing__setup__tns__pre_repair": -2106.45,
  "cts__timing__setup__ws": -30.6867,
  "cts__timing__setup__ws__post_repair": -139.395,
  "cts__timing__setup__ws__pre_repair": -139.395,
  "design__io__hpwl": 9212699,
  "detailedplace__cpu__total": 56.69,
  "detailedplace__design__core__area": 19425.1,
  "detailedplace__design__die__area": 20594,
  "detailedplace__design__instance__area": 8057.64,
  "detailedplace__design__instance__area__macros": 0,
  "detailedplace__design__instance__area__stdcell": 8057.64,
  "detailedplace__design__instance__count": 60846,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 60846,
  "detailedplace__design__instance__displacement__max": 2.928,
  "detailedplace__design__instance__displacement__mean": 0.363,
  "detailedplace__design__instance__displacement__total": 22132.9,
  "detailedplace__design__instance__utilization": 0.414805,
  "detailedplace__design__instance__utilization__stdcell": 0.414805,
  "detailedplace__design__io": 216,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 479160.0,
  "detailedplace__power__internal__total": 0.0341392,
  "detailedplace__power__leakage__total": 6.43522e-06,
  "detailedplace__power__switching__total": 0.00361232,
  "detailedplace__power__total": 0.0377579,
  "detailedplace__route__wirelength__estimated": 155658,
  "detailedplace__runtime__total": "0:58.99",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.0528072,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 0,
  "detailedplace__timing__drv__max_slew": 14,
  "detailedplace__timing__drv__max_slew_limit": -0.0213682,
  "detailedplace__timing__drv__setup_violation_count": 31,
  "detailedplace__timing__setup__tns": -2403.36,
  "detailedplace__timing__setup__ws": -141.203,
  "detailedroute__cpu__total": 5991.21,
  "detailedroute__mem__peak": 11879124.0,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 33412,
  "detailedroute__route__drc_errors__iter:2": 210,
  "detailedroute__route__drc_errors__iter:3": 60,
  "detailedroute__route__drc_errors__iter:4": 1,
  "detailedroute__route__drc_errors__iter:5": 0,
  "detailedroute__route__net": 59526,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 502851,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 502851,
  "detailedroute__route__wirelength": 215765,
  "detailedroute__route__wirelength__iter:1": 217701,
  "detailedroute__route__wirelength__iter:2": 215863,
  "detailedroute__route__wirelength__iter:3": 215766,
  "detailedroute__route__wirelength__iter:4": 215765,
  "detailedroute__route__wirelength__iter:5": 215765,
  "detailedroute__runtime__total": "5:46.39",
  "fillcell__cpu__total": 2.64,
  "fillcell__mem__peak": 363500.0,
  "fillcell__runtime__total": "0:03.25",
  "finish__clock__skew__hold": 213.311,
  "finish__clock__skew__setup": 216.358,
  "finish__cpu__total": 124.06,
  "finish__design__core__area": 19425.1,
  "finish__design__die__area": 20594,
  "finish__design__instance__area": 8313.73,
  "finish__design__instance__area__macros": 0,
  "finish__design__instance__area__stdcell": 8313.73,
  "finish__design__instance__count": 61457,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 61457,
  "finish__design__instance__utilization": 0.427989,
  "finish__design__instance__utilization__stdcell": 0.427989,
  "finish__design__io": 216,
  "finish__design_powergrid__drop__average__net:VDD__corner:default": 0.399049,
  "finish__design_powergrid__drop__average__net:VSS__corner:default": 0.399085,
  "finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.451516,
  "finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.449706,
  "finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.318484,
  "finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.449706,
  "finish__mem__peak": 1984732.0,
  "finish__power__internal__total": 0.0488412,
  "finish__power__leakage__total": 6.7039e-06,
  "finish__power__switching__total": 0.0147526,
  "finish__power__total": 0.0636005,
  "finish__runtime__total": "2:09.21",
  "finish__timing__drv__hold_violation_count": 0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.0208507,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 0,
  "finish__timing__drv__max_slew": 90,
  "finish__timing__drv__max_slew_limit": -0.91802,
  "finish__timing__drv__setup_violation_count": 56,
  "finish__timing__setup__tns": -1482.77,
  "finish__timing__setup__ws": -75.0763,
  "finish__timing__wns_percent_delay": -11.917458,
  "finish_merge__cpu__total": 9.8,
  "finish_merge__mem__peak": 736244.0,
  "finish_merge__runtime__total": "0:10.71",
  "floorplan__cpu__total": 17.02,
  "floorplan__design__core__area": 19425.1,
  "floorplan__design__die__area": 20594,
  "floorplan__design__instance__area": 7322.73,
  "floorplan__design__instance__area__macros": 0,
  "floorplan__design__instance__area__stdcell": 7322.73,
  "floorplan__design__instance__count": 56282,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 56282,
  "floorplan__design__instance__utilization": 0.376973,
  "floorplan__design__instance__utilization__stdcell": 0.376973,
  "floorplan__design__io": 216,
  "floorplan__mem__peak": 385196.0,
  "floorplan__power__internal__total": 0.0659537,
  "floorplan__power__leakage__total": 5.55587e-06,
  "floorplan__power__switching__total": 0.00253892,
  "floorplan__power__total": 0.0684981,
  "floorplan__runtime__total": "0:18.21",
  "floorplan__timing__setup__tns": -9657280.0,
  "floorplan__timing__setup__ws": -60586.6,
  "floorplan_io__cpu__total": 1.92,
  "floorplan_io__mem__peak": 244692.0,
  "floorplan_io__runtime__total": "0:02.39",
  "floorplan_macro__cpu__total": 1.9,
  "floorplan_macro__mem__peak": 244184.0,
  "floorplan_macro__runtime__total": "0:02.29",
  "floorplan_pdn__cpu__total": 2.85,
  "floorplan_pdn__mem__peak": 252408.0,
  "floorplan_pdn__runtime__total": "0:03.27",
  "floorplan_tap__cpu__total": 2.14,
  "floorplan_tap__mem__peak": 209916.0,
  "floorplan_tap__runtime__total": "0:02.51",
  "floorplan_tdms__cpu__total": 1.85,
  "floorplan_tdms__mem__peak": 242844.0,
  "floorplan_tdms__runtime__total": "0:02.13",
  "globalplace__cpu__total": 250.05,
  "globalplace__design__core__area": 19425.1,
  "globalplace__design__die__area": 20594,
  "globalplace__design__instance__area": 7390.59,
  "globalplace__design__instance__area__macros": 0,
  "globalplace__design__instance__area__stdcell": 7390.59,
  "globalplace__design__instance__count": 58609,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 58609,
  "globalplace__design__instance__utilization": 0.380466,
  "globalplace__design__instance__utilization__stdcell": 0.380466,
  "globalplace__design__io": 216,
  "globalplace__mem__peak": 732548.0,
  "globalplace__power__internal__total": 0.0775488,
  "globalplace__power__leakage__total": 5.55587e-06,
  "globalplace__power__switching__total": 0.00332181,
  "globalplace__power__total": 0.0808762,
  "globalplace__runtime__total": "2:42.15",
  "globalplace__timing__setup__tns": -15386800.0,
  "globalplace__timing__setup__ws": -99621,
  "globalplace_io__cpu__total": 1.89,
  "globalplace_io__mem__peak": 251820.0,
  "globalplace_io__runtime__total": "0:02.28",
  "globalplace_skip_io__cpu__total": 17.66,
  "globalplace_skip_io__mem__peak": 319756.0,
  "globalplace_skip_io__runtime__total": "0:18.20",
  "globalroute__antenna__violating__nets": 0,
  "globalroute__antenna__violating__pins": 0,
  "globalroute__clock__skew__hold": 201.801,
  "globalroute__clock__skew__setup": 201.801,
  "globalroute__cpu__total": 93.21,
  "globalroute__design__core__area": 19425.1,
  "globalroute__design__die__area": 20594,
  "globalroute__design__instance__area": 8313.73,
  "globalroute__design__instance__area__macros": 0,
  "globalroute__design__instance__area__stdcell": 8313.73,
  "globalroute__design__instance__count": 61457,
  "globalroute__design__instance__count__hold_buffer": 0,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__setup_buffer": 1,
  "globalroute__design__instance__count__stdcell": 61457,
  "globalroute__design__instance__displacement__max": 0,
  "globalroute__design__instance__displacement__mean": 0,
  "globalroute__design__instance__displacement__total": 0,
  "globalroute__design__instance__utilization": 0.427989,
  "globalroute__design__instance__utilization__stdcell": 0.427989,
  "globalroute__design__io": 216,
  "globalroute__design__violations": 0,
  "globalroute__mem__peak": 1074776.0,
  "globalroute__power__internal__total": 0.0487461,
  "globalroute__power__leakage__total": 6.70388e-06,
  "globalroute__power__switching__total": 0.0151552,
  "globalroute__power__total": 0.063908,
  "globalroute__route__wirelength__estimated": 157807,
  "globalroute__runtime__total": "1:41.54",
  "globalroute__timing__clock__slack": "N/A",
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.0400144,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 0,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.0100128,
  "globalroute__timing__drv__setup_violation_count": 25,
  "globalroute__timing__setup__tns": -802.648,
  "globalroute__timing__setup__ws": -49.1039,
  "placeopt__cpu__total": 42.89,
  "placeopt__design__core__area": 19425.1,
  "placeopt__design__core__area__pre_opt": 19425.1,
  "placeopt__design__die__area": 20594,
  "placeopt__design__die__area__pre_opt": 20594,
  "placeopt__design__instance__area": 8057.64,
  "placeopt__design__instance__area__macros": 0,
  "placeopt__design__instance__area__macros__pre_opt": 0,
  "placeopt__design__instance__area__pre_opt": 7390.59,
  "placeopt__design__instance__area__stdcell": 8057.64,
  "placeopt__design__instance__area__stdcell__pre_opt": 7390.59,
  "placeopt__design__instance__count": 60846,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 58609,
  "placeopt__design__instance__count__stdcell": 60846,
  "placeopt__design__instance__count__stdcell__pre_opt": 58609,
  "placeopt__design__instance__utilization": 0.414805,
  "placeopt__design__instance__utilization__pre_opt": 0.380466,
  "placeopt__design__instance__utilization__stdcell": 0.414805,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.380466,
  "placeopt__design__io": 216,
  "placeopt__design__io__pre_opt": 216,
  "placeopt__mem__peak": 429600.0,
  "placeopt__power__internal__total": 0.0336416,
  "placeopt__power__internal__total__pre_opt": 0.0775488,
  "placeopt__power__leakage__total": 6.51743e-06,
  "placeopt__power__leakage__total__pre_opt": 5.55587e-06,
  "placeopt__power__switching__total": 0.00223345,
  "placeopt__power__switching__total__pre_opt": 0.00332181,
  "placeopt__power__total": 0.0358815,
  "placeopt__power__total__pre_opt": 0.0808762,
  "placeopt__runtime__total": "0:45.72",
  "placeopt__timing__drv__floating__nets": 0,
  "placeopt__timing__drv__floating__pins": 0,
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.129109,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 0,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.0121166,
  "placeopt__timing__drv__setup_violation_count": 31,
  "placeopt__timing__setup__tns": -2630.82,
  "placeopt__timing__setup__tns__pre_opt": -15386800.0,
  "placeopt__timing__setup__ws": -145.716,
  "placeopt__timing__setup__ws__pre_opt": -99621,
  "run__flow__design": "ethmac",
  "run__flow__generate_date": "2023-12-15 05:51",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-11432-gead3236e5",
  "run__flow__platform": "asap7",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1pW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ps",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "a22c222b1b892d56b44e94809dd85da3e8f89bea",
  "run__flow__scripts_commit": "a22c222b1b892d56b44e94809dd85da3e8f89bea",
  "run__flow__uuid": "ee11a164-eec5-434f-80e3-3384e9647d6e",
  "run__flow__variant": "base",
  "synth__cpu__total": 53.66,
  "synth__design__instance__area__stdcell": 7784.7723,
  "synth__design__instance__count__stdcell": 62214.0,
  "synth__mem__peak": 239112.0,
  "synth__runtime__total": "0:58.04",
  "total_time": "0:17:23.430000"
}