
bluetooth_rxtx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007940  00004000  00004000  00004000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .persistent   00000020  10000000  10000000  00018000  2**0
                  ALLOC
  2 .data         0000093e  10000020  0000b940  00010020  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00002918  10000960  0000c27e  00010960  2**3
                  ALLOC
  4 .ARM.attributes 00000029  00000000  00000000  0001095e  2**0
                  CONTENTS, READONLY
  5 .comment      00000070  00000000  00000000  00010987  2**0
                  CONTENTS, READONLY
  6 .debug_frame  00001c48  00000000  00000000  000109f8  2**2
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00004ec7  00000000  00000000  00012640  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000151b  00000000  00000000  00017507  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000006b8  00000000  00000000  00018a22  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000005d8  00000000  00000000  000190da  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   000026c4  00000000  00000000  000196b2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    000021d2  00000000  00000000  0001bd76  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00004000 <_NVIC_Handler_Functions>:
    4000:	e0 3f 00 10 3d 95 00 00 a9 95 00 00 a9 95 00 00     .?..=...........
    4010:	a9 95 00 00 a9 95 00 00 a9 95 00 00 00 00 00 00     ................
    4020:	00 00 00 00 00 00 00 00 00 00 00 00 a9 95 00 00     ................
    4030:	a9 95 00 00 00 00 00 00 a9 95 00 00 a9 95 00 00     ................
    4040:	a9 95 00 00 cd 53 00 00 a9 95 00 00 a9 95 00 00     .....S..........
    4050:	a9 95 00 00 a9 95 00 00 a9 95 00 00 a9 95 00 00     ................
    4060:	a9 95 00 00 a9 95 00 00 a9 95 00 00 a9 95 00 00     ................
    4070:	a9 95 00 00 a9 95 00 00 a9 95 00 00 a9 95 00 00     ................
    4080:	a9 95 00 00 a9 95 00 00 a9 95 00 00 a9 95 00 00     ................
    4090:	a9 95 00 00 e9 54 00 00 a9 95 00 00 a9 95 00 00     .....T..........
    40a0:	31 95 00 00 a9 95 00 00 71 59 00 00 a9 95 00 00     1.......qY......
    40b0:	a9 95 00 00 a9 95 00 00 a9 95 00 00 a9 95 00 00     ................
    40c0:	a9 95 00 00 a9 95 00 00 a9 95 00 00                 ............

000040cc <__do_global_dtors_aux>:
    40cc:	b510      	push	{r4, lr}
    40ce:	4c05      	ldr	r4, [pc, #20]	; (40e4 <__do_global_dtors_aux+0x18>)
    40d0:	7823      	ldrb	r3, [r4, #0]
    40d2:	b933      	cbnz	r3, 40e2 <__do_global_dtors_aux+0x16>
    40d4:	4b04      	ldr	r3, [pc, #16]	; (40e8 <__do_global_dtors_aux+0x1c>)
    40d6:	b113      	cbz	r3, 40de <__do_global_dtors_aux+0x12>
    40d8:	4804      	ldr	r0, [pc, #16]	; (40ec <__do_global_dtors_aux+0x20>)
    40da:	f3af 8000 	nop.w
    40de:	2301      	movs	r3, #1
    40e0:	7023      	strb	r3, [r4, #0]
    40e2:	bd10      	pop	{r4, pc}
    40e4:	10000960 	.word	0x10000960
    40e8:	00000000 	.word	0x00000000
    40ec:	0000b91c 	.word	0x0000b91c

000040f0 <frame_dummy>:
    40f0:	4b08      	ldr	r3, [pc, #32]	; (4114 <frame_dummy+0x24>)
    40f2:	b510      	push	{r4, lr}
    40f4:	b11b      	cbz	r3, 40fe <frame_dummy+0xe>
    40f6:	4808      	ldr	r0, [pc, #32]	; (4118 <frame_dummy+0x28>)
    40f8:	4908      	ldr	r1, [pc, #32]	; (411c <frame_dummy+0x2c>)
    40fa:	f3af 8000 	nop.w
    40fe:	4808      	ldr	r0, [pc, #32]	; (4120 <frame_dummy+0x30>)
    4100:	6803      	ldr	r3, [r0, #0]
    4102:	b903      	cbnz	r3, 4106 <frame_dummy+0x16>
    4104:	bd10      	pop	{r4, pc}
    4106:	4b07      	ldr	r3, [pc, #28]	; (4124 <frame_dummy+0x34>)
    4108:	2b00      	cmp	r3, #0
    410a:	d0fb      	beq.n	4104 <frame_dummy+0x14>
    410c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    4110:	4718      	bx	r3
    4112:	bf00      	nop
    4114:	00000000 	.word	0x00000000
    4118:	0000b91c 	.word	0x0000b91c
    411c:	10000964 	.word	0x10000964
    4120:	10000960 	.word	0x10000960
    4124:	00000000 	.word	0x00000000

00004128 <__libc_init_array>:
    4128:	b570      	push	{r4, r5, r6, lr}
    412a:	4e0f      	ldr	r6, [pc, #60]	; (4168 <__libc_init_array+0x40>)
    412c:	4d0f      	ldr	r5, [pc, #60]	; (416c <__libc_init_array+0x44>)
    412e:	1b76      	subs	r6, r6, r5
    4130:	10b6      	asrs	r6, r6, #2
    4132:	bf18      	it	ne
    4134:	2400      	movne	r4, #0
    4136:	d005      	beq.n	4144 <__libc_init_array+0x1c>
    4138:	3401      	adds	r4, #1
    413a:	f855 3b04 	ldr.w	r3, [r5], #4
    413e:	4798      	blx	r3
    4140:	42a6      	cmp	r6, r4
    4142:	d1f9      	bne.n	4138 <__libc_init_array+0x10>
    4144:	4e0a      	ldr	r6, [pc, #40]	; (4170 <__libc_init_array+0x48>)
    4146:	4d0b      	ldr	r5, [pc, #44]	; (4174 <__libc_init_array+0x4c>)
    4148:	f007 fbe8 	bl	b91c <_init>
    414c:	1b76      	subs	r6, r6, r5
    414e:	10b6      	asrs	r6, r6, #2
    4150:	bf18      	it	ne
    4152:	2400      	movne	r4, #0
    4154:	d006      	beq.n	4164 <__libc_init_array+0x3c>
    4156:	3401      	adds	r4, #1
    4158:	f855 3b04 	ldr.w	r3, [r5], #4
    415c:	4798      	blx	r3
    415e:	42a6      	cmp	r6, r4
    4160:	d1f9      	bne.n	4156 <__libc_init_array+0x2e>
    4162:	bd70      	pop	{r4, r5, r6, pc}
    4164:	bd70      	pop	{r4, r5, r6, pc}
    4166:	bf00      	nop
    4168:	0000b928 	.word	0x0000b928
    416c:	0000b928 	.word	0x0000b928
    4170:	0000b930 	.word	0x0000b930
    4174:	0000b928 	.word	0x0000b928

00004178 <memset>:
    4178:	b470      	push	{r4, r5, r6}
    417a:	0784      	lsls	r4, r0, #30
    417c:	d046      	beq.n	420c <memset+0x94>
    417e:	1e54      	subs	r4, r2, #1
    4180:	2a00      	cmp	r2, #0
    4182:	d041      	beq.n	4208 <memset+0x90>
    4184:	b2cd      	uxtb	r5, r1
    4186:	4603      	mov	r3, r0
    4188:	e002      	b.n	4190 <memset+0x18>
    418a:	1e62      	subs	r2, r4, #1
    418c:	b3e4      	cbz	r4, 4208 <memset+0x90>
    418e:	4614      	mov	r4, r2
    4190:	f803 5b01 	strb.w	r5, [r3], #1
    4194:	079a      	lsls	r2, r3, #30
    4196:	d1f8      	bne.n	418a <memset+0x12>
    4198:	2c03      	cmp	r4, #3
    419a:	d92e      	bls.n	41fa <memset+0x82>
    419c:	b2cd      	uxtb	r5, r1
    419e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
    41a2:	2c0f      	cmp	r4, #15
    41a4:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
    41a8:	d919      	bls.n	41de <memset+0x66>
    41aa:	4626      	mov	r6, r4
    41ac:	f103 0210 	add.w	r2, r3, #16
    41b0:	3e10      	subs	r6, #16
    41b2:	2e0f      	cmp	r6, #15
    41b4:	f842 5c10 	str.w	r5, [r2, #-16]
    41b8:	f842 5c0c 	str.w	r5, [r2, #-12]
    41bc:	f842 5c08 	str.w	r5, [r2, #-8]
    41c0:	f842 5c04 	str.w	r5, [r2, #-4]
    41c4:	f102 0210 	add.w	r2, r2, #16
    41c8:	d8f2      	bhi.n	41b0 <memset+0x38>
    41ca:	f1a4 0210 	sub.w	r2, r4, #16
    41ce:	f022 020f 	bic.w	r2, r2, #15
    41d2:	f004 040f 	and.w	r4, r4, #15
    41d6:	3210      	adds	r2, #16
    41d8:	2c03      	cmp	r4, #3
    41da:	4413      	add	r3, r2
    41dc:	d90d      	bls.n	41fa <memset+0x82>
    41de:	461e      	mov	r6, r3
    41e0:	4622      	mov	r2, r4
    41e2:	3a04      	subs	r2, #4
    41e4:	2a03      	cmp	r2, #3
    41e6:	f846 5b04 	str.w	r5, [r6], #4
    41ea:	d8fa      	bhi.n	41e2 <memset+0x6a>
    41ec:	1f22      	subs	r2, r4, #4
    41ee:	f022 0203 	bic.w	r2, r2, #3
    41f2:	3204      	adds	r2, #4
    41f4:	4413      	add	r3, r2
    41f6:	f004 0403 	and.w	r4, r4, #3
    41fa:	b12c      	cbz	r4, 4208 <memset+0x90>
    41fc:	b2c9      	uxtb	r1, r1
    41fe:	441c      	add	r4, r3
    4200:	f803 1b01 	strb.w	r1, [r3], #1
    4204:	42a3      	cmp	r3, r4
    4206:	d1fb      	bne.n	4200 <memset+0x88>
    4208:	bc70      	pop	{r4, r5, r6}
    420a:	4770      	bx	lr
    420c:	4614      	mov	r4, r2
    420e:	4603      	mov	r3, r0
    4210:	e7c2      	b.n	4198 <memset+0x20>
    4212:	bf00      	nop

00004214 <register_fini>:
    4214:	4b02      	ldr	r3, [pc, #8]	; (4220 <register_fini+0xc>)
    4216:	b113      	cbz	r3, 421e <register_fini+0xa>
    4218:	4802      	ldr	r0, [pc, #8]	; (4224 <register_fini+0x10>)
    421a:	f000 b805 	b.w	4228 <atexit>
    421e:	4770      	bx	lr
    4220:	00000000 	.word	0x00000000
    4224:	00004235 	.word	0x00004235

00004228 <atexit>:
    4228:	4601      	mov	r1, r0
    422a:	2000      	movs	r0, #0
    422c:	4602      	mov	r2, r0
    422e:	4603      	mov	r3, r0
    4230:	f000 b816 	b.w	4260 <__register_exitproc>

00004234 <__libc_fini_array>:
    4234:	b538      	push	{r3, r4, r5, lr}
    4236:	4b08      	ldr	r3, [pc, #32]	; (4258 <__libc_fini_array+0x24>)
    4238:	4d08      	ldr	r5, [pc, #32]	; (425c <__libc_fini_array+0x28>)
    423a:	1aed      	subs	r5, r5, r3
    423c:	10ac      	asrs	r4, r5, #2
    423e:	bf18      	it	ne
    4240:	18ed      	addne	r5, r5, r3
    4242:	d005      	beq.n	4250 <__libc_fini_array+0x1c>
    4244:	3c01      	subs	r4, #1
    4246:	f855 3d04 	ldr.w	r3, [r5, #-4]!
    424a:	4798      	blx	r3
    424c:	2c00      	cmp	r4, #0
    424e:	d1f9      	bne.n	4244 <__libc_fini_array+0x10>
    4250:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    4254:	f007 bb6c 	b.w	b930 <_fini>
    4258:	0000b93c 	.word	0x0000b93c
    425c:	0000b940 	.word	0x0000b940

00004260 <__register_exitproc>:
    4260:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    4264:	4c25      	ldr	r4, [pc, #148]	; (42fc <__register_exitproc+0x9c>)
    4266:	4606      	mov	r6, r0
    4268:	6825      	ldr	r5, [r4, #0]
    426a:	4688      	mov	r8, r1
    426c:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
    4270:	4692      	mov	sl, r2
    4272:	4699      	mov	r9, r3
    4274:	b3c4      	cbz	r4, 42e8 <__register_exitproc+0x88>
    4276:	6860      	ldr	r0, [r4, #4]
    4278:	281f      	cmp	r0, #31
    427a:	dc17      	bgt.n	42ac <__register_exitproc+0x4c>
    427c:	1c41      	adds	r1, r0, #1
    427e:	b176      	cbz	r6, 429e <__register_exitproc+0x3e>
    4280:	eb04 0380 	add.w	r3, r4, r0, lsl #2
    4284:	f8c3 a088 	str.w	sl, [r3, #136]	; 0x88
    4288:	f8d4 5188 	ldr.w	r5, [r4, #392]	; 0x188
    428c:	2201      	movs	r2, #1
    428e:	4082      	lsls	r2, r0
    4290:	4315      	orrs	r5, r2
    4292:	2e02      	cmp	r6, #2
    4294:	f8c4 5188 	str.w	r5, [r4, #392]	; 0x188
    4298:	f8c3 9108 	str.w	r9, [r3, #264]	; 0x108
    429c:	d01e      	beq.n	42dc <__register_exitproc+0x7c>
    429e:	1c83      	adds	r3, r0, #2
    42a0:	6061      	str	r1, [r4, #4]
    42a2:	2000      	movs	r0, #0
    42a4:	f844 8023 	str.w	r8, [r4, r3, lsl #2]
    42a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    42ac:	4b14      	ldr	r3, [pc, #80]	; (4300 <__register_exitproc+0xa0>)
    42ae:	b303      	cbz	r3, 42f2 <__register_exitproc+0x92>
    42b0:	f44f 70c8 	mov.w	r0, #400	; 0x190
    42b4:	f3af 8000 	nop.w
    42b8:	4604      	mov	r4, r0
    42ba:	b1d0      	cbz	r0, 42f2 <__register_exitproc+0x92>
    42bc:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
    42c0:	2700      	movs	r7, #0
    42c2:	e884 0088 	stmia.w	r4, {r3, r7}
    42c6:	4638      	mov	r0, r7
    42c8:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
    42cc:	2101      	movs	r1, #1
    42ce:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
    42d2:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
    42d6:	2e00      	cmp	r6, #0
    42d8:	d0e1      	beq.n	429e <__register_exitproc+0x3e>
    42da:	e7d1      	b.n	4280 <__register_exitproc+0x20>
    42dc:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
    42e0:	431a      	orrs	r2, r3
    42e2:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
    42e6:	e7da      	b.n	429e <__register_exitproc+0x3e>
    42e8:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
    42ec:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
    42f0:	e7c1      	b.n	4276 <__register_exitproc+0x16>
    42f2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    42f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    42fa:	bf00      	nop
    42fc:	0000ae98 	.word	0x0000ae98
    4300:	00000000 	.word	0x00000000

00004304 <rssi_reset>:
int8_t rssi_min;
uint8_t rssi_count = 0;
int32_t rssi_sum = 0;

static void rssi_reset(void)
{
    4304:	b480      	push	{r7}
    4306:	af00      	add	r7, sp, #0
	rssi_count = 0;
    4308:	4b07      	ldr	r3, [pc, #28]	; (4328 <rssi_reset+0x24>)
    430a:	2200      	movs	r2, #0
    430c:	701a      	strb	r2, [r3, #0]
	rssi_sum = 0;
    430e:	4b07      	ldr	r3, [pc, #28]	; (432c <rssi_reset+0x28>)
    4310:	2200      	movs	r2, #0
    4312:	601a      	str	r2, [r3, #0]
	rssi_max = INT8_MIN;
    4314:	4b06      	ldr	r3, [pc, #24]	; (4330 <rssi_reset+0x2c>)
    4316:	2280      	movs	r2, #128	; 0x80
    4318:	701a      	strb	r2, [r3, #0]
	rssi_min = INT8_MAX;
    431a:	4b06      	ldr	r3, [pc, #24]	; (4334 <rssi_reset+0x30>)
    431c:	227f      	movs	r2, #127	; 0x7f
    431e:	701a      	strb	r2, [r3, #0]
}
    4320:	46bd      	mov	sp, r7
    4322:	f85d 7b04 	ldr.w	r7, [sp], #4
    4326:	4770      	bx	lr
    4328:	10000a49 	.word	0x10000a49
    432c:	10000a4c 	.word	0x10000a4c
    4330:	10000b04 	.word	0x10000b04
    4334:	10000bb8 	.word	0x10000bb8

00004338 <rssi_add>:

static void rssi_add(int8_t v)
{
    4338:	b480      	push	{r7}
    433a:	b083      	sub	sp, #12
    433c:	af00      	add	r7, sp, #0
    433e:	4603      	mov	r3, r0
    4340:	71fb      	strb	r3, [r7, #7]
	rssi_max = (v > rssi_max) ? v : rssi_max;
    4342:	4b14      	ldr	r3, [pc, #80]	; (4394 <rssi_add+0x5c>)
    4344:	781b      	ldrb	r3, [r3, #0]
    4346:	b25a      	sxtb	r2, r3
    4348:	f997 3007 	ldrsb.w	r3, [r7, #7]
    434c:	4293      	cmp	r3, r2
    434e:	bfb8      	it	lt
    4350:	4613      	movlt	r3, r2
    4352:	b2da      	uxtb	r2, r3
    4354:	4b0f      	ldr	r3, [pc, #60]	; (4394 <rssi_add+0x5c>)
    4356:	701a      	strb	r2, [r3, #0]
	rssi_min = (v < rssi_min) ? v : rssi_min;
    4358:	4b0f      	ldr	r3, [pc, #60]	; (4398 <rssi_add+0x60>)
    435a:	781b      	ldrb	r3, [r3, #0]
    435c:	b25a      	sxtb	r2, r3
    435e:	f997 3007 	ldrsb.w	r3, [r7, #7]
    4362:	4293      	cmp	r3, r2
    4364:	bfa8      	it	ge
    4366:	4613      	movge	r3, r2
    4368:	b2da      	uxtb	r2, r3
    436a:	4b0b      	ldr	r3, [pc, #44]	; (4398 <rssi_add+0x60>)
    436c:	701a      	strb	r2, [r3, #0]
	rssi_sum += ((int32_t)v * 256);  // scaled int math (x256)
    436e:	f997 3007 	ldrsb.w	r3, [r7, #7]
    4372:	021a      	lsls	r2, r3, #8
    4374:	4b09      	ldr	r3, [pc, #36]	; (439c <rssi_add+0x64>)
    4376:	681b      	ldr	r3, [r3, #0]
    4378:	4413      	add	r3, r2
    437a:	4a08      	ldr	r2, [pc, #32]	; (439c <rssi_add+0x64>)
    437c:	6013      	str	r3, [r2, #0]
	rssi_count += 1;
    437e:	4b08      	ldr	r3, [pc, #32]	; (43a0 <rssi_add+0x68>)
    4380:	781b      	ldrb	r3, [r3, #0]
    4382:	3301      	adds	r3, #1
    4384:	b2da      	uxtb	r2, r3
    4386:	4b06      	ldr	r3, [pc, #24]	; (43a0 <rssi_add+0x68>)
    4388:	701a      	strb	r2, [r3, #0]
}
    438a:	370c      	adds	r7, #12
    438c:	46bd      	mov	sp, r7
    438e:	f85d 7b04 	ldr.w	r7, [sp], #4
    4392:	4770      	bx	lr
    4394:	10000b04 	.word	0x10000b04
    4398:	10000bb8 	.word	0x10000bb8
    439c:	10000a4c 	.word	0x10000a4c
    43a0:	10000a49 	.word	0x10000a49

000043a4 <rssi_iir_update>:

/* For sweep mode, update IIR per channel. Otherwise, use single value. */
static void rssi_iir_update(void)
{
    43a4:	b480      	push	{r7}
    43a6:	b085      	sub	sp, #20
    43a8:	af00      	add	r7, sp, #0
	int32_t avg;
	int32_t rssi_iir_acc;

	/* Use array to track 79 Bluetooth channels, or just first
	 * slot of array if not sweeping. */
	if (hop_mode > 0)
    43aa:	4b1f      	ldr	r3, [pc, #124]	; (4428 <rssi_iir_update+0x84>)
    43ac:	781b      	ldrb	r3, [r3, #0]
    43ae:	2b00      	cmp	r3, #0
    43b0:	d006      	beq.n	43c0 <rssi_iir_update+0x1c>
		i = channel - 2402;
    43b2:	4b1e      	ldr	r3, [pc, #120]	; (442c <rssi_iir_update+0x88>)
    43b4:	881b      	ldrh	r3, [r3, #0]
    43b6:	b29b      	uxth	r3, r3
    43b8:	f6a3 1362 	subw	r3, r3, #2402	; 0x962
    43bc:	60fb      	str	r3, [r7, #12]
    43be:	e001      	b.n	43c4 <rssi_iir_update+0x20>
	else
		i = 0;
    43c0:	2300      	movs	r3, #0
    43c2:	60fb      	str	r3, [r7, #12]

	// IIR using scaled int math (x256)
	if (rssi_count != 0)
    43c4:	4b1a      	ldr	r3, [pc, #104]	; (4430 <rssi_iir_update+0x8c>)
    43c6:	781b      	ldrb	r3, [r3, #0]
    43c8:	2b00      	cmp	r3, #0
    43ca:	d008      	beq.n	43de <rssi_iir_update+0x3a>
		avg = (rssi_sum  + 128) / rssi_count;
    43cc:	4b19      	ldr	r3, [pc, #100]	; (4434 <rssi_iir_update+0x90>)
    43ce:	681b      	ldr	r3, [r3, #0]
    43d0:	3380      	adds	r3, #128	; 0x80
    43d2:	4a17      	ldr	r2, [pc, #92]	; (4430 <rssi_iir_update+0x8c>)
    43d4:	7812      	ldrb	r2, [r2, #0]
    43d6:	fb93 f3f2 	sdiv	r3, r3, r2
    43da:	60bb      	str	r3, [r7, #8]
    43dc:	e001      	b.n	43e2 <rssi_iir_update+0x3e>
	else
		avg = 0; // really an error
    43de:	2300      	movs	r3, #0
    43e0:	60bb      	str	r3, [r7, #8]
	rssi_iir_acc = rssi_iir[i] * (256-RSSI_IIR_ALPHA);
    43e2:	4a15      	ldr	r2, [pc, #84]	; (4438 <rssi_iir_update+0x94>)
    43e4:	68fb      	ldr	r3, [r7, #12]
    43e6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
    43ea:	b21a      	sxth	r2, r3
    43ec:	4613      	mov	r3, r2
    43ee:	019b      	lsls	r3, r3, #6
    43f0:	1a9b      	subs	r3, r3, r2
    43f2:	009b      	lsls	r3, r3, #2
    43f4:	4413      	add	r3, r2
    43f6:	607b      	str	r3, [r7, #4]
	rssi_iir_acc += avg * RSSI_IIR_ALPHA;
    43f8:	68ba      	ldr	r2, [r7, #8]
    43fa:	4613      	mov	r3, r2
    43fc:	005b      	lsls	r3, r3, #1
    43fe:	4413      	add	r3, r2
    4400:	687a      	ldr	r2, [r7, #4]
    4402:	4413      	add	r3, r2
    4404:	607b      	str	r3, [r7, #4]
	rssi_iir[i] = (int16_t)((rssi_iir_acc + 128) / 256);
    4406:	687b      	ldr	r3, [r7, #4]
    4408:	3380      	adds	r3, #128	; 0x80
    440a:	2b00      	cmp	r3, #0
    440c:	da00      	bge.n	4410 <rssi_iir_update+0x6c>
    440e:	33ff      	adds	r3, #255	; 0xff
    4410:	121b      	asrs	r3, r3, #8
    4412:	b299      	uxth	r1, r3
    4414:	4a08      	ldr	r2, [pc, #32]	; (4438 <rssi_iir_update+0x94>)
    4416:	68fb      	ldr	r3, [r7, #12]
    4418:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
}
    441c:	3714      	adds	r7, #20
    441e:	46bd      	mov	sp, r7
    4420:	f85d 7b04 	ldr.w	r7, [sp], #4
    4424:	4770      	bx	lr
    4426:	bf00      	nop
    4428:	1000097c 	.word	0x1000097c
    442c:	1000049c 	.word	0x1000049c
    4430:	10000a49 	.word	0x10000a49
    4434:	10000a4c 	.word	0x10000a4c
    4438:	100009a0 	.word	0x100009a0

0000443c <cs_threshold_set>:
/* Set CC2400 carrier sense threshold and store value to
 * global. CC2400 RSSI is determined by 54dBm + level. CS threshold is
 * in 4dBm steps, so the provided level is rounded to the nearest
 * multiple of 4 by adding 56. Useful range is -100 to -20. */
static void cs_threshold_set(int8_t level, u8 samples)
{
    443c:	b580      	push	{r7, lr}
    443e:	b082      	sub	sp, #8
    4440:	af00      	add	r7, sp, #0
    4442:	4603      	mov	r3, r0
    4444:	460a      	mov	r2, r1
    4446:	71fb      	strb	r3, [r7, #7]
    4448:	4613      	mov	r3, r2
    444a:	71bb      	strb	r3, [r7, #6]
	level = MIN(MAX(level,-120),(-20));
    444c:	f997 3007 	ldrsb.w	r3, [r7, #7]
    4450:	f113 0f14 	cmn.w	r3, #20
    4454:	d00d      	beq.n	4472 <cs_threshold_set+0x36>
    4456:	f997 3007 	ldrsb.w	r3, [r7, #7]
    445a:	f113 0f13 	cmn.w	r3, #19
    445e:	da08      	bge.n	4472 <cs_threshold_set+0x36>
    4460:	f997 3007 	ldrsb.w	r3, [r7, #7]
    4464:	f06f 0277 	mvn.w	r2, #119	; 0x77
    4468:	4293      	cmp	r3, r2
    446a:	bfb8      	it	lt
    446c:	4613      	movlt	r3, r2
    446e:	b2db      	uxtb	r3, r3
    4470:	e000      	b.n	4474 <cs_threshold_set+0x38>
    4472:	23ec      	movs	r3, #236	; 0xec
    4474:	71fb      	strb	r3, [r7, #7]
	cc2400_set(RSSI, (uint8_t)((level + 56) & (0x3f << 2)) | (samples&3));
    4476:	79fb      	ldrb	r3, [r7, #7]
    4478:	3338      	adds	r3, #56	; 0x38
    447a:	b2db      	uxtb	r3, r3
    447c:	b29b      	uxth	r3, r3
    447e:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
    4482:	b29a      	uxth	r2, r3
    4484:	79bb      	ldrb	r3, [r7, #6]
    4486:	b29b      	uxth	r3, r3
    4488:	f003 0303 	and.w	r3, r3, #3
    448c:	b29b      	uxth	r3, r3
    448e:	4313      	orrs	r3, r2
    4490:	b29b      	uxth	r3, r3
    4492:	b29b      	uxth	r3, r3
    4494:	2006      	movs	r0, #6
    4496:	4619      	mov	r1, r3
    4498:	f005 fa6e 	bl	9978 <cc2400_set>
	cs_threshold_cur = level;
    449c:	4a08      	ldr	r2, [pc, #32]	; (44c0 <cs_threshold_set+0x84>)
    449e:	79fb      	ldrb	r3, [r7, #7]
    44a0:	7013      	strb	r3, [r2, #0]
	cs_no_squelch = (level <= -120);
    44a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
    44a6:	f113 0f77 	cmn.w	r3, #119	; 0x77
    44aa:	bfb4      	ite	lt
    44ac:	2301      	movlt	r3, #1
    44ae:	2300      	movge	r3, #0
    44b0:	b2db      	uxtb	r3, r3
    44b2:	461a      	mov	r2, r3
    44b4:	4b03      	ldr	r3, [pc, #12]	; (44c4 <cs_threshold_set+0x88>)
    44b6:	701a      	strb	r2, [r3, #0]
}
    44b8:	3708      	adds	r7, #8
    44ba:	46bd      	mov	sp, r7
    44bc:	bd80      	pop	{r7, pc}
    44be:	bf00      	nop
    44c0:	1000044d 	.word	0x1000044d
    44c4:	1000097e 	.word	0x1000097e

000044c8 <enqueue>:

static int enqueue(u8 type, u8 *buf)
{
    44c8:	b580      	push	{r7, lr}
    44ca:	b088      	sub	sp, #32
    44cc:	af00      	add	r7, sp, #0
    44ce:	4603      	mov	r3, r0
    44d0:	6039      	str	r1, [r7, #0]
    44d2:	71fb      	strb	r3, [r7, #7]
	usb_pkt_rx *f = usb_enqueue();
    44d4:	f004 f974 	bl	87c0 <usb_enqueue>
    44d8:	61f8      	str	r0, [r7, #28]

	/* fail if queue is full */
	if (f == NULL) {
    44da:	69fb      	ldr	r3, [r7, #28]
    44dc:	2b00      	cmp	r3, #0
    44de:	d109      	bne.n	44f4 <enqueue+0x2c>
		status |= FIFO_OVERFLOW;
    44e0:	4b5e      	ldr	r3, [pc, #376]	; (465c <enqueue+0x194>)
    44e2:	781b      	ldrb	r3, [r3, #0]
    44e4:	b2db      	uxtb	r3, r3
    44e6:	f043 0304 	orr.w	r3, r3, #4
    44ea:	b2da      	uxtb	r2, r3
    44ec:	4b5b      	ldr	r3, [pc, #364]	; (465c <enqueue+0x194>)
    44ee:	701a      	strb	r2, [r3, #0]
		return 0;
    44f0:	2300      	movs	r3, #0
    44f2:	e0af      	b.n	4654 <enqueue+0x18c>
	}

	f->pkt_type = type;
    44f4:	69fb      	ldr	r3, [r7, #28]
    44f6:	79fa      	ldrb	r2, [r7, #7]
    44f8:	701a      	strb	r2, [r3, #0]
	if(type == SPECAN) {
    44fa:	79fb      	ldrb	r3, [r7, #7]
    44fc:	2b04      	cmp	r3, #4
    44fe:	d113      	bne.n	4528 <enqueue+0x60>
		f->clkn_high = (clkn >> 20) & 0xff;
    4500:	4b57      	ldr	r3, [pc, #348]	; (4660 <enqueue+0x198>)
    4502:	681b      	ldr	r3, [r3, #0]
    4504:	0d1b      	lsrs	r3, r3, #20
    4506:	b2da      	uxtb	r2, r3
    4508:	69fb      	ldr	r3, [r7, #28]
    450a:	70da      	strb	r2, [r3, #3]
		f->clk100ns = CLK100NS;
    450c:	4b54      	ldr	r3, [pc, #336]	; (4660 <enqueue+0x198>)
    450e:	681b      	ldr	r3, [r3, #0]
    4510:	f3c3 0313 	ubfx	r3, r3, #0, #20
    4514:	f640 4235 	movw	r2, #3125	; 0xc35
    4518:	fb02 f203 	mul.w	r2, r2, r3
    451c:	4b51      	ldr	r3, [pc, #324]	; (4664 <enqueue+0x19c>)
    451e:	681b      	ldr	r3, [r3, #0]
    4520:	441a      	add	r2, r3
    4522:	69fb      	ldr	r3, [r7, #28]
    4524:	605a      	str	r2, [r3, #4]
    4526:	e008      	b.n	453a <enqueue+0x72>
	} else {
		f->clkn_high = idle_buf_clkn_high;
    4528:	4b4f      	ldr	r3, [pc, #316]	; (4668 <enqueue+0x1a0>)
    452a:	681b      	ldr	r3, [r3, #0]
    452c:	b2da      	uxtb	r2, r3
    452e:	69fb      	ldr	r3, [r7, #28]
    4530:	70da      	strb	r2, [r3, #3]
		f->clk100ns = idle_buf_clk100ns;
    4532:	4b4e      	ldr	r3, [pc, #312]	; (466c <enqueue+0x1a4>)
    4534:	681a      	ldr	r2, [r3, #0]
    4536:	69fb      	ldr	r3, [r7, #28]
    4538:	605a      	str	r2, [r3, #4]
	}
	f->channel = idle_buf_channel - 2402;
    453a:	4b4d      	ldr	r3, [pc, #308]	; (4670 <enqueue+0x1a8>)
    453c:	881b      	ldrh	r3, [r3, #0]
    453e:	b29b      	uxth	r3, r3
    4540:	b2db      	uxtb	r3, r3
    4542:	3b62      	subs	r3, #98	; 0x62
    4544:	b2da      	uxtb	r2, r3
    4546:	69fb      	ldr	r3, [r7, #28]
    4548:	709a      	strb	r2, [r3, #2]
	f->rssi_min = rssi_min;
    454a:	4b4a      	ldr	r3, [pc, #296]	; (4674 <enqueue+0x1ac>)
    454c:	781b      	ldrb	r3, [r3, #0]
    454e:	b2da      	uxtb	r2, r3
    4550:	69fb      	ldr	r3, [r7, #28]
    4552:	725a      	strb	r2, [r3, #9]
	f->rssi_max = rssi_max;
    4554:	4b48      	ldr	r3, [pc, #288]	; (4678 <enqueue+0x1b0>)
    4556:	781b      	ldrb	r3, [r3, #0]
    4558:	b2da      	uxtb	r2, r3
    455a:	69fb      	ldr	r3, [r7, #28]
    455c:	721a      	strb	r2, [r3, #8]
	if (hop_mode != HOP_NONE)
    455e:	4b47      	ldr	r3, [pc, #284]	; (467c <enqueue+0x1b4>)
    4560:	781b      	ldrb	r3, [r3, #0]
    4562:	2b00      	cmp	r3, #0
    4564:	d011      	beq.n	458a <enqueue+0xc2>
		f->rssi_avg = (int8_t)((rssi_iir[idle_buf_channel-2402] + 128)/256);
    4566:	4b42      	ldr	r3, [pc, #264]	; (4670 <enqueue+0x1a8>)
    4568:	881b      	ldrh	r3, [r3, #0]
    456a:	b29b      	uxth	r3, r3
    456c:	f6a3 1362 	subw	r3, r3, #2402	; 0x962
    4570:	4a43      	ldr	r2, [pc, #268]	; (4680 <enqueue+0x1b8>)
    4572:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
    4576:	b21b      	sxth	r3, r3
    4578:	3380      	adds	r3, #128	; 0x80
    457a:	2b00      	cmp	r3, #0
    457c:	da00      	bge.n	4580 <enqueue+0xb8>
    457e:	33ff      	adds	r3, #255	; 0xff
    4580:	121b      	asrs	r3, r3, #8
    4582:	b2da      	uxtb	r2, r3
    4584:	69fb      	ldr	r3, [r7, #28]
    4586:	729a      	strb	r2, [r3, #10]
    4588:	e00a      	b.n	45a0 <enqueue+0xd8>
	else
		f->rssi_avg = (int8_t)((rssi_iir[0] + 128)/256);
    458a:	4b3d      	ldr	r3, [pc, #244]	; (4680 <enqueue+0x1b8>)
    458c:	881b      	ldrh	r3, [r3, #0]
    458e:	b21b      	sxth	r3, r3
    4590:	3380      	adds	r3, #128	; 0x80
    4592:	2b00      	cmp	r3, #0
    4594:	da00      	bge.n	4598 <enqueue+0xd0>
    4596:	33ff      	adds	r3, #255	; 0xff
    4598:	121b      	asrs	r3, r3, #8
    459a:	b2da      	uxtb	r2, r3
    459c:	69fb      	ldr	r3, [r7, #28]
    459e:	729a      	strb	r2, [r3, #10]
	f->rssi_count = rssi_count;
    45a0:	4b38      	ldr	r3, [pc, #224]	; (4684 <enqueue+0x1bc>)
    45a2:	781a      	ldrb	r2, [r3, #0]
    45a4:	69fb      	ldr	r3, [r7, #28]
    45a6:	72da      	strb	r2, [r3, #11]

	USRLED_SET;
    45a8:	4b37      	ldr	r3, [pc, #220]	; (4688 <enqueue+0x1c0>)
    45aa:	2202      	movs	r2, #2
    45ac:	601a      	str	r2, [r3, #0]

	// Unrolled copy of 50 bytes from buf to fifo
	u32 *p1 = (u32 *)f->data;
    45ae:	69fb      	ldr	r3, [r7, #28]
    45b0:	330e      	adds	r3, #14
    45b2:	61bb      	str	r3, [r7, #24]
	u32 *p2 = (u32 *)buf;
    45b4:	683b      	ldr	r3, [r7, #0]
    45b6:	617b      	str	r3, [r7, #20]
	p1[0] = p2[0];
    45b8:	697b      	ldr	r3, [r7, #20]
    45ba:	681a      	ldr	r2, [r3, #0]
    45bc:	69bb      	ldr	r3, [r7, #24]
    45be:	601a      	str	r2, [r3, #0]
	p1[1] = p2[1];
    45c0:	69bb      	ldr	r3, [r7, #24]
    45c2:	3304      	adds	r3, #4
    45c4:	697a      	ldr	r2, [r7, #20]
    45c6:	6852      	ldr	r2, [r2, #4]
    45c8:	601a      	str	r2, [r3, #0]
	p1[2] = p2[2];
    45ca:	69bb      	ldr	r3, [r7, #24]
    45cc:	3308      	adds	r3, #8
    45ce:	697a      	ldr	r2, [r7, #20]
    45d0:	6892      	ldr	r2, [r2, #8]
    45d2:	601a      	str	r2, [r3, #0]
	p1[3] = p2[3];
    45d4:	69bb      	ldr	r3, [r7, #24]
    45d6:	330c      	adds	r3, #12
    45d8:	697a      	ldr	r2, [r7, #20]
    45da:	68d2      	ldr	r2, [r2, #12]
    45dc:	601a      	str	r2, [r3, #0]
	p1[4] = p2[4];
    45de:	69bb      	ldr	r3, [r7, #24]
    45e0:	3310      	adds	r3, #16
    45e2:	697a      	ldr	r2, [r7, #20]
    45e4:	6912      	ldr	r2, [r2, #16]
    45e6:	601a      	str	r2, [r3, #0]
	p1[5] = p2[5];
    45e8:	69bb      	ldr	r3, [r7, #24]
    45ea:	3314      	adds	r3, #20
    45ec:	697a      	ldr	r2, [r7, #20]
    45ee:	6952      	ldr	r2, [r2, #20]
    45f0:	601a      	str	r2, [r3, #0]
	p1[6] = p2[6];
    45f2:	69bb      	ldr	r3, [r7, #24]
    45f4:	3318      	adds	r3, #24
    45f6:	697a      	ldr	r2, [r7, #20]
    45f8:	6992      	ldr	r2, [r2, #24]
    45fa:	601a      	str	r2, [r3, #0]
	p1[7] = p2[7];
    45fc:	69bb      	ldr	r3, [r7, #24]
    45fe:	331c      	adds	r3, #28
    4600:	697a      	ldr	r2, [r7, #20]
    4602:	69d2      	ldr	r2, [r2, #28]
    4604:	601a      	str	r2, [r3, #0]
	p1[8] = p2[8];
    4606:	69bb      	ldr	r3, [r7, #24]
    4608:	3320      	adds	r3, #32
    460a:	697a      	ldr	r2, [r7, #20]
    460c:	6a12      	ldr	r2, [r2, #32]
    460e:	601a      	str	r2, [r3, #0]
	p1[9] = p2[9];
    4610:	69bb      	ldr	r3, [r7, #24]
    4612:	3324      	adds	r3, #36	; 0x24
    4614:	697a      	ldr	r2, [r7, #20]
    4616:	6a52      	ldr	r2, [r2, #36]	; 0x24
    4618:	601a      	str	r2, [r3, #0]
	p1[10] = p2[10];
    461a:	69bb      	ldr	r3, [r7, #24]
    461c:	3328      	adds	r3, #40	; 0x28
    461e:	697a      	ldr	r2, [r7, #20]
    4620:	6a92      	ldr	r2, [r2, #40]	; 0x28
    4622:	601a      	str	r2, [r3, #0]
	p1[11] = p2[11];
    4624:	69bb      	ldr	r3, [r7, #24]
    4626:	332c      	adds	r3, #44	; 0x2c
    4628:	697a      	ldr	r2, [r7, #20]
    462a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    462c:	601a      	str	r2, [r3, #0]
	/* Avoid gcc warning about strict-aliasing */
	u16 *p3 = (u16 *)f->data;
    462e:	69fb      	ldr	r3, [r7, #28]
    4630:	330e      	adds	r3, #14
    4632:	613b      	str	r3, [r7, #16]
	u16 *p4 = (u16 *)buf;
    4634:	683b      	ldr	r3, [r7, #0]
    4636:	60fb      	str	r3, [r7, #12]
	p3[24] = p4[24];
    4638:	693b      	ldr	r3, [r7, #16]
    463a:	3330      	adds	r3, #48	; 0x30
    463c:	68fa      	ldr	r2, [r7, #12]
    463e:	8e12      	ldrh	r2, [r2, #48]	; 0x30
    4640:	801a      	strh	r2, [r3, #0]

	f->status = status;
    4642:	4b06      	ldr	r3, [pc, #24]	; (465c <enqueue+0x194>)
    4644:	781b      	ldrb	r3, [r3, #0]
    4646:	b2da      	uxtb	r2, r3
    4648:	69fb      	ldr	r3, [r7, #28]
    464a:	705a      	strb	r2, [r3, #1]
	status = 0;
    464c:	4b03      	ldr	r3, [pc, #12]	; (465c <enqueue+0x194>)
    464e:	2200      	movs	r2, #0
    4650:	701a      	strb	r2, [r3, #0]

	return 1;
    4652:	2301      	movs	r3, #1
}
    4654:	4618      	mov	r0, r3
    4656:	3720      	adds	r7, #32
    4658:	46bd      	mov	sp, r7
    465a:	bd80      	pop	{r7, pc}
    465c:	10000a48 	.word	0x10000a48
    4660:	10000be4 	.word	0x10000be4
    4664:	40004008 	.word	0x40004008
    4668:	10001028 	.word	0x10001028
    466c:	10000bc8 	.word	0x10000bc8
    4670:	10000988 	.word	0x10000988
    4674:	10000bb8 	.word	0x10000bb8
    4678:	10000b04 	.word	0x10000b04
    467c:	1000097c 	.word	0x1000097c
    4680:	100009a0 	.word	0x100009a0
    4684:	10000a49 	.word	0x10000a49
    4688:	2009c038 	.word	0x2009c038

0000468c <enqueue_with_ts>:

int enqueue_with_ts(u8 type, u8 *buf, u32 ts)
{
    468c:	b580      	push	{r7, lr}
    468e:	b08a      	sub	sp, #40	; 0x28
    4690:	af00      	add	r7, sp, #0
    4692:	4603      	mov	r3, r0
    4694:	60b9      	str	r1, [r7, #8]
    4696:	607a      	str	r2, [r7, #4]
    4698:	73fb      	strb	r3, [r7, #15]
	usb_pkt_rx *f = usb_enqueue();
    469a:	f004 f891 	bl	87c0 <usb_enqueue>
    469e:	6278      	str	r0, [r7, #36]	; 0x24

	/* fail if queue is full */
	if (f == NULL) {
    46a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    46a2:	2b00      	cmp	r3, #0
    46a4:	d109      	bne.n	46ba <enqueue_with_ts+0x2e>
		status |= FIFO_OVERFLOW;
    46a6:	4b3c      	ldr	r3, [pc, #240]	; (4798 <enqueue_with_ts+0x10c>)
    46a8:	781b      	ldrb	r3, [r3, #0]
    46aa:	b2db      	uxtb	r3, r3
    46ac:	f043 0304 	orr.w	r3, r3, #4
    46b0:	b2da      	uxtb	r2, r3
    46b2:	4b39      	ldr	r3, [pc, #228]	; (4798 <enqueue_with_ts+0x10c>)
    46b4:	701a      	strb	r2, [r3, #0]
		return 0;
    46b6:	2300      	movs	r3, #0
    46b8:	e069      	b.n	478e <enqueue_with_ts+0x102>
	}

	f->clkn_high = 0;
    46ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    46bc:	2200      	movs	r2, #0
    46be:	70da      	strb	r2, [r3, #3]
	f->clk100ns = ts;
    46c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    46c2:	687a      	ldr	r2, [r7, #4]
    46c4:	605a      	str	r2, [r3, #4]

	f->channel = channel - 2402;
    46c6:	4b35      	ldr	r3, [pc, #212]	; (479c <enqueue_with_ts+0x110>)
    46c8:	881b      	ldrh	r3, [r3, #0]
    46ca:	b29b      	uxth	r3, r3
    46cc:	b2db      	uxtb	r3, r3
    46ce:	3b62      	subs	r3, #98	; 0x62
    46d0:	b2da      	uxtb	r2, r3
    46d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    46d4:	709a      	strb	r2, [r3, #2]
	f->rssi_avg = 0;
    46d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    46d8:	2200      	movs	r2, #0
    46da:	729a      	strb	r2, [r3, #10]
	f->rssi_count = 0;
    46dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    46de:	2200      	movs	r2, #0
    46e0:	72da      	strb	r2, [r3, #11]

	USRLED_SET;
    46e2:	4b2f      	ldr	r3, [pc, #188]	; (47a0 <enqueue_with_ts+0x114>)
    46e4:	2202      	movs	r2, #2
    46e6:	601a      	str	r2, [r3, #0]

	// Unrolled copy of 50 bytes from buf to fifo
	u32 *p1 = (u32 *)f->data;
    46e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    46ea:	330e      	adds	r3, #14
    46ec:	623b      	str	r3, [r7, #32]
	u32 *p2 = (u32 *)buf;
    46ee:	68bb      	ldr	r3, [r7, #8]
    46f0:	61fb      	str	r3, [r7, #28]
	p1[0] = p2[0];
    46f2:	69fb      	ldr	r3, [r7, #28]
    46f4:	681a      	ldr	r2, [r3, #0]
    46f6:	6a3b      	ldr	r3, [r7, #32]
    46f8:	601a      	str	r2, [r3, #0]
	p1[1] = p2[1];
    46fa:	6a3b      	ldr	r3, [r7, #32]
    46fc:	3304      	adds	r3, #4
    46fe:	69fa      	ldr	r2, [r7, #28]
    4700:	6852      	ldr	r2, [r2, #4]
    4702:	601a      	str	r2, [r3, #0]
	p1[2] = p2[2];
    4704:	6a3b      	ldr	r3, [r7, #32]
    4706:	3308      	adds	r3, #8
    4708:	69fa      	ldr	r2, [r7, #28]
    470a:	6892      	ldr	r2, [r2, #8]
    470c:	601a      	str	r2, [r3, #0]
	p1[3] = p2[3];
    470e:	6a3b      	ldr	r3, [r7, #32]
    4710:	330c      	adds	r3, #12
    4712:	69fa      	ldr	r2, [r7, #28]
    4714:	68d2      	ldr	r2, [r2, #12]
    4716:	601a      	str	r2, [r3, #0]
	p1[4] = p2[4];
    4718:	6a3b      	ldr	r3, [r7, #32]
    471a:	3310      	adds	r3, #16
    471c:	69fa      	ldr	r2, [r7, #28]
    471e:	6912      	ldr	r2, [r2, #16]
    4720:	601a      	str	r2, [r3, #0]
	p1[5] = p2[5];
    4722:	6a3b      	ldr	r3, [r7, #32]
    4724:	3314      	adds	r3, #20
    4726:	69fa      	ldr	r2, [r7, #28]
    4728:	6952      	ldr	r2, [r2, #20]
    472a:	601a      	str	r2, [r3, #0]
	p1[6] = p2[6];
    472c:	6a3b      	ldr	r3, [r7, #32]
    472e:	3318      	adds	r3, #24
    4730:	69fa      	ldr	r2, [r7, #28]
    4732:	6992      	ldr	r2, [r2, #24]
    4734:	601a      	str	r2, [r3, #0]
	p1[7] = p2[7];
    4736:	6a3b      	ldr	r3, [r7, #32]
    4738:	331c      	adds	r3, #28
    473a:	69fa      	ldr	r2, [r7, #28]
    473c:	69d2      	ldr	r2, [r2, #28]
    473e:	601a      	str	r2, [r3, #0]
	p1[8] = p2[8];
    4740:	6a3b      	ldr	r3, [r7, #32]
    4742:	3320      	adds	r3, #32
    4744:	69fa      	ldr	r2, [r7, #28]
    4746:	6a12      	ldr	r2, [r2, #32]
    4748:	601a      	str	r2, [r3, #0]
	p1[9] = p2[9];
    474a:	6a3b      	ldr	r3, [r7, #32]
    474c:	3324      	adds	r3, #36	; 0x24
    474e:	69fa      	ldr	r2, [r7, #28]
    4750:	6a52      	ldr	r2, [r2, #36]	; 0x24
    4752:	601a      	str	r2, [r3, #0]
	p1[10] = p2[10];
    4754:	6a3b      	ldr	r3, [r7, #32]
    4756:	3328      	adds	r3, #40	; 0x28
    4758:	69fa      	ldr	r2, [r7, #28]
    475a:	6a92      	ldr	r2, [r2, #40]	; 0x28
    475c:	601a      	str	r2, [r3, #0]
	p1[11] = p2[11];
    475e:	6a3b      	ldr	r3, [r7, #32]
    4760:	332c      	adds	r3, #44	; 0x2c
    4762:	69fa      	ldr	r2, [r7, #28]
    4764:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    4766:	601a      	str	r2, [r3, #0]
	/* Avoid gcc warning about strict-aliasing */
	u16 *p3 = (u16 *)f->data;
    4768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    476a:	330e      	adds	r3, #14
    476c:	61bb      	str	r3, [r7, #24]
	u16 *p4 = (u16 *)buf;
    476e:	68bb      	ldr	r3, [r7, #8]
    4770:	617b      	str	r3, [r7, #20]
	p3[24] = p4[24];
    4772:	69bb      	ldr	r3, [r7, #24]
    4774:	3330      	adds	r3, #48	; 0x30
    4776:	697a      	ldr	r2, [r7, #20]
    4778:	8e12      	ldrh	r2, [r2, #48]	; 0x30
    477a:	801a      	strh	r2, [r3, #0]

	f->status = status;
    477c:	4b06      	ldr	r3, [pc, #24]	; (4798 <enqueue_with_ts+0x10c>)
    477e:	781b      	ldrb	r3, [r3, #0]
    4780:	b2da      	uxtb	r2, r3
    4782:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    4784:	705a      	strb	r2, [r3, #1]
	status = 0;
    4786:	4b04      	ldr	r3, [pc, #16]	; (4798 <enqueue_with_ts+0x10c>)
    4788:	2200      	movs	r2, #0
    478a:	701a      	strb	r2, [r3, #0]

	return 1;
    478c:	2301      	movs	r3, #1
}
    478e:	4618      	mov	r0, r3
    4790:	3728      	adds	r7, #40	; 0x28
    4792:	46bd      	mov	sp, r7
    4794:	bd80      	pop	{r7, pc}
    4796:	bf00      	nop
    4798:	10000a48 	.word	0x10000a48
    479c:	1000049c 	.word	0x1000049c
    47a0:	2009c038 	.word	0x2009c038

000047a4 <cs_threshold_calc_and_set>:

static void cs_threshold_calc_and_set(void)
{
    47a4:	b580      	push	{r7, lr}
    47a6:	b082      	sub	sp, #8
    47a8:	af00      	add	r7, sp, #0

	/* If threshold is max/avg based (>0), reset here while rx is
	 * off.  TODO - max-to-iir only works in SWEEP mode, where the
	 * channel is known to be in the BT band, i.e., rssi_iir has a
	 * value for it. */
	if ((hop_mode > 0) && (cs_threshold_req > 0)) {
    47aa:	4b17      	ldr	r3, [pc, #92]	; (4808 <cs_threshold_calc_and_set+0x64>)
    47ac:	781b      	ldrb	r3, [r3, #0]
    47ae:	2b00      	cmp	r3, #0
    47b0:	d01d      	beq.n	47ee <cs_threshold_calc_and_set+0x4a>
    47b2:	4b16      	ldr	r3, [pc, #88]	; (480c <cs_threshold_calc_and_set+0x68>)
    47b4:	781b      	ldrb	r3, [r3, #0]
    47b6:	b25b      	sxtb	r3, r3
    47b8:	2b00      	cmp	r3, #0
    47ba:	dd18      	ble.n	47ee <cs_threshold_calc_and_set+0x4a>
		int8_t rssi = (int8_t)((rssi_iir[channel-2402] + 128)/256);
    47bc:	4b14      	ldr	r3, [pc, #80]	; (4810 <cs_threshold_calc_and_set+0x6c>)
    47be:	881b      	ldrh	r3, [r3, #0]
    47c0:	b29b      	uxth	r3, r3
    47c2:	f6a3 1362 	subw	r3, r3, #2402	; 0x962
    47c6:	4a13      	ldr	r2, [pc, #76]	; (4814 <cs_threshold_calc_and_set+0x70>)
    47c8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
    47cc:	b21b      	sxth	r3, r3
    47ce:	3380      	adds	r3, #128	; 0x80
    47d0:	2b00      	cmp	r3, #0
    47d2:	da00      	bge.n	47d6 <cs_threshold_calc_and_set+0x32>
    47d4:	33ff      	adds	r3, #255	; 0xff
    47d6:	121b      	asrs	r3, r3, #8
    47d8:	71bb      	strb	r3, [r7, #6]
		level = rssi - 54 + cs_threshold_req;
    47da:	79ba      	ldrb	r2, [r7, #6]
    47dc:	4b0b      	ldr	r3, [pc, #44]	; (480c <cs_threshold_calc_and_set+0x68>)
    47de:	781b      	ldrb	r3, [r3, #0]
    47e0:	b2db      	uxtb	r3, r3
    47e2:	4413      	add	r3, r2
    47e4:	b2db      	uxtb	r3, r3
    47e6:	3b36      	subs	r3, #54	; 0x36
    47e8:	b2db      	uxtb	r3, r3
    47ea:	71fb      	strb	r3, [r7, #7]

	/* If threshold is max/avg based (>0), reset here while rx is
	 * off.  TODO - max-to-iir only works in SWEEP mode, where the
	 * channel is known to be in the BT band, i.e., rssi_iir has a
	 * value for it. */
	if ((hop_mode > 0) && (cs_threshold_req > 0)) {
    47ec:	e002      	b.n	47f4 <cs_threshold_calc_and_set+0x50>
		int8_t rssi = (int8_t)((rssi_iir[channel-2402] + 128)/256);
		level = rssi - 54 + cs_threshold_req;
	}
	else {
		level = cs_threshold_req;
    47ee:	4b07      	ldr	r3, [pc, #28]	; (480c <cs_threshold_calc_and_set+0x68>)
    47f0:	781b      	ldrb	r3, [r3, #0]
    47f2:	71fb      	strb	r3, [r7, #7]
	}
	cs_threshold_set(level, CS_SAMPLES_4);
    47f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
    47f8:	4618      	mov	r0, r3
    47fa:	2103      	movs	r1, #3
    47fc:	f7ff fe1e 	bl	443c <cs_threshold_set>
}
    4800:	3708      	adds	r7, #8
    4802:	46bd      	mov	sp, r7
    4804:	bd80      	pop	{r7, pc}
    4806:	bf00      	nop
    4808:	1000097c 	.word	0x1000097c
    480c:	1000044c 	.word	0x1000044c
    4810:	1000049c 	.word	0x1000049c
    4814:	100009a0 	.word	0x100009a0

00004818 <cs_trigger_enable>:
/* CS comes from CC2400 GIO6, which is LPC P2.2, active low. GPIO
 * triggers EINT3, which could be used for other things (but is not
 * currently). TODO - EINT3 should be managed globally, not turned on
 * and off here. */
static void cs_trigger_enable(void)
{
    4818:	b480      	push	{r7}
    481a:	af00      	add	r7, sp, #0
	cs_trigger = 0;
    481c:	4b09      	ldr	r3, [pc, #36]	; (4844 <cs_trigger_enable+0x2c>)
    481e:	2200      	movs	r2, #0
    4820:	701a      	strb	r2, [r3, #0]
	ISER0 = ISER0_ISE_EINT3;
    4822:	4b09      	ldr	r3, [pc, #36]	; (4848 <cs_trigger_enable+0x30>)
    4824:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    4828:	601a      	str	r2, [r3, #0]
	IO2IntClr = PIN_GIO6;      // Clear pending
    482a:	4b08      	ldr	r3, [pc, #32]	; (484c <cs_trigger_enable+0x34>)
    482c:	2204      	movs	r2, #4
    482e:	601a      	str	r2, [r3, #0]
	IO2IntEnF |= PIN_GIO6;     // Enable port 2.2 falling (CS active low)
    4830:	4a07      	ldr	r2, [pc, #28]	; (4850 <cs_trigger_enable+0x38>)
    4832:	4b07      	ldr	r3, [pc, #28]	; (4850 <cs_trigger_enable+0x38>)
    4834:	681b      	ldr	r3, [r3, #0]
    4836:	f043 0304 	orr.w	r3, r3, #4
    483a:	6013      	str	r3, [r2, #0]
}
    483c:	46bd      	mov	sp, r7
    483e:	f85d 7b04 	ldr.w	r7, [sp], #4
    4842:	4770      	bx	lr
    4844:	100010b0 	.word	0x100010b0
    4848:	e000e100 	.word	0xe000e100
    484c:	400280ac 	.word	0x400280ac
    4850:	400280b4 	.word	0x400280b4

00004854 <cs_trigger_disable>:

static void cs_trigger_disable(void)
{
    4854:	b480      	push	{r7}
    4856:	af00      	add	r7, sp, #0
	IO2IntEnF &= ~PIN_GIO6;    // Disable port 2.2 falling (CS active low)
    4858:	4a09      	ldr	r2, [pc, #36]	; (4880 <cs_trigger_disable+0x2c>)
    485a:	4b09      	ldr	r3, [pc, #36]	; (4880 <cs_trigger_disable+0x2c>)
    485c:	681b      	ldr	r3, [r3, #0]
    485e:	f023 0304 	bic.w	r3, r3, #4
    4862:	6013      	str	r3, [r2, #0]
	IO2IntClr = PIN_GIO6;      // Clear pending
    4864:	4b07      	ldr	r3, [pc, #28]	; (4884 <cs_trigger_disable+0x30>)
    4866:	2204      	movs	r2, #4
    4868:	601a      	str	r2, [r3, #0]
	ICER0 = ICER0_ICE_EINT3;
    486a:	4b07      	ldr	r3, [pc, #28]	; (4888 <cs_trigger_disable+0x34>)
    486c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    4870:	601a      	str	r2, [r3, #0]
	cs_trigger = 0;
    4872:	4b06      	ldr	r3, [pc, #24]	; (488c <cs_trigger_disable+0x38>)
    4874:	2200      	movs	r2, #0
    4876:	701a      	strb	r2, [r3, #0]
}
    4878:	46bd      	mov	sp, r7
    487a:	f85d 7b04 	ldr.w	r7, [sp], #4
    487e:	4770      	bx	lr
    4880:	400280b4 	.word	0x400280b4
    4884:	400280ac 	.word	0x400280ac
    4888:	e000e180 	.word	0xe000e180
    488c:	100010b0 	.word	0x100010b0

00004890 <vendor_request_handler>:

static int vendor_request_handler(u8 request, u16 *request_params, u8 *data, int *data_len)
{
    4890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4894:	b095      	sub	sp, #84	; 0x54
    4896:	af00      	add	r7, sp, #0
    4898:	60b9      	str	r1, [r7, #8]
    489a:	607a      	str	r2, [r7, #4]
    489c:	603b      	str	r3, [r7, #0]
    489e:	4603      	mov	r3, r0
    48a0:	73fb      	strb	r3, [r7, #15]
	u64 ac_copy;
	int i; // loop counter
	u32 clock;
	int clock_offset;
	u8 length; // string length
	usb_pkt_rx *p = NULL;
    48a2:	2300      	movs	r3, #0
    48a4:	647b      	str	r3, [r7, #68]	; 0x44
	u16 reg_val;

	switch (request) {
    48a6:	7bfb      	ldrb	r3, [r7, #15]
    48a8:	2b3c      	cmp	r3, #60	; 0x3c
    48aa:	f200 8551 	bhi.w	5350 <vendor_request_handler+0xac0>
    48ae:	a201      	add	r2, pc, #4	; (adr r2, 48b4 <vendor_request_handler+0x24>)
    48b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    48b4:	000049a9 	.word	0x000049a9
    48b8:	000049b3 	.word	0x000049b3
    48bc:	00005351 	.word	0x00005351
    48c0:	000049c3 	.word	0x000049c3
    48c4:	000049e5 	.word	0x000049e5
    48c8:	00004a01 	.word	0x00004a01
    48cc:	00004a23 	.word	0x00004a23
    48d0:	00004a3f 	.word	0x00004a3f
    48d4:	00004a61 	.word	0x00004a61
    48d8:	00004a81 	.word	0x00004a81
    48dc:	00004aa3 	.word	0x00004aa3
    48e0:	00004d47 	.word	0x00004d47
    48e4:	00004d6d 	.word	0x00004d6d
    48e8:	00004b19 	.word	0x00004b19
    48ec:	00004b23 	.word	0x00004b23
    48f0:	00004ac3 	.word	0x00004ac3
    48f4:	00004c01 	.word	0x00004c01
    48f8:	00004c21 	.word	0x00004c21
    48fc:	00004c59 	.word	0x00004c59
    4900:	00004c79 	.word	0x00004c79
    4904:	00004c95 	.word	0x00004c95
    4908:	00004d21 	.word	0x00004d21
    490c:	00004d29 	.word	0x00004d29
    4910:	00004d3b 	.word	0x00004d3b
    4914:	00004df7 	.word	0x00004df7
    4918:	00004e15 	.word	0x00004e15
    491c:	00005351 	.word	0x00005351
    4920:	00004e21 	.word	0x00004e21
    4924:	00004c9d 	.word	0x00004c9d
    4928:	00004cb9 	.word	0x00004cb9
    492c:	00004ce1 	.word	0x00004ce1
    4930:	00004cd9 	.word	0x00004cd9
    4934:	00004ce9 	.word	0x00004ce9
    4938:	00004ee5 	.word	0x00004ee5
    493c:	00004e7d 	.word	0x00004e7d
    4940:	00004f59 	.word	0x00004f59
    4944:	00004f67 	.word	0x00004f67
    4948:	00004f77 	.word	0x00004f77
    494c:	00004f89 	.word	0x00004f89
    4950:	00005055 	.word	0x00005055
    4954:	0000509b 	.word	0x0000509b
    4958:	00005129 	.word	0x00005129
    495c:	0000515d 	.word	0x0000515d
    4960:	0000517f 	.word	0x0000517f
    4964:	000051d7 	.word	0x000051d7
    4968:	00005355 	.word	0x00005355
    496c:	00005209 	.word	0x00005209
    4970:	0000521f 	.word	0x0000521f
    4974:	0000523b 	.word	0x0000523b
    4978:	00005251 	.word	0x00005251
    497c:	0000527d 	.word	0x0000527d
    4980:	000050cd 	.word	0x000050cd
    4984:	000050ff 	.word	0x000050ff
    4988:	00005299 	.word	0x00005299
    498c:	000052dd 	.word	0x000052dd
    4990:	00004f27 	.word	0x00004f27
    4994:	000052ef 	.word	0x000052ef
    4998:	00005351 	.word	0x00005351
    499c:	000052c7 	.word	0x000052c7
    49a0:	00005333 	.word	0x00005333
    49a4:	0000533f 	.word	0x0000533f

	case UBERTOOTH_PING:
		*data_len = 0;
    49a8:	683b      	ldr	r3, [r7, #0]
    49aa:	2200      	movs	r2, #0
    49ac:	601a      	str	r2, [r3, #0]
		break;
    49ae:	f000 bcd2 	b.w	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_RX_SYMBOLS:
		requested_mode = MODE_RX_SYMBOLS;
    49b2:	4ba1      	ldr	r3, [pc, #644]	; (4c38 <vendor_request_handler+0x3a8>)
    49b4:	2201      	movs	r2, #1
    49b6:	701a      	strb	r2, [r3, #0]
		*data_len = 0;
    49b8:	683b      	ldr	r3, [r7, #0]
    49ba:	2200      	movs	r2, #0
    49bc:	601a      	str	r2, [r3, #0]
		break;
    49be:	f000 bcca 	b.w	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_GET_USRLED:
		data[0] = (USRLED) ? 1 : 0;
    49c2:	4b9e      	ldr	r3, [pc, #632]	; (4c3c <vendor_request_handler+0x3ac>)
    49c4:	681b      	ldr	r3, [r3, #0]
    49c6:	f003 0302 	and.w	r3, r3, #2
    49ca:	2b00      	cmp	r3, #0
    49cc:	bf14      	ite	ne
    49ce:	2301      	movne	r3, #1
    49d0:	2300      	moveq	r3, #0
    49d2:	b2db      	uxtb	r3, r3
    49d4:	461a      	mov	r2, r3
    49d6:	687b      	ldr	r3, [r7, #4]
    49d8:	701a      	strb	r2, [r3, #0]
		*data_len = 1;
    49da:	683b      	ldr	r3, [r7, #0]
    49dc:	2201      	movs	r2, #1
    49de:	601a      	str	r2, [r3, #0]
		break;
    49e0:	f000 bcb9 	b.w	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_USRLED:
		if (request_params[0])
    49e4:	68bb      	ldr	r3, [r7, #8]
    49e6:	881b      	ldrh	r3, [r3, #0]
    49e8:	2b00      	cmp	r3, #0
    49ea:	d004      	beq.n	49f6 <vendor_request_handler+0x166>
			USRLED_SET;
    49ec:	4b94      	ldr	r3, [pc, #592]	; (4c40 <vendor_request_handler+0x3b0>)
    49ee:	2202      	movs	r2, #2
    49f0:	601a      	str	r2, [r3, #0]
		else
			USRLED_CLR;
		break;
    49f2:	f000 bcb0 	b.w	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_USRLED:
		if (request_params[0])
			USRLED_SET;
		else
			USRLED_CLR;
    49f6:	4b93      	ldr	r3, [pc, #588]	; (4c44 <vendor_request_handler+0x3b4>)
    49f8:	2202      	movs	r2, #2
    49fa:	601a      	str	r2, [r3, #0]
		break;
    49fc:	f000 bcab 	b.w	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_GET_RXLED:
		data[0] = (RXLED) ? 1 : 0;
    4a00:	4b8e      	ldr	r3, [pc, #568]	; (4c3c <vendor_request_handler+0x3ac>)
    4a02:	681b      	ldr	r3, [r3, #0]
    4a04:	f003 0310 	and.w	r3, r3, #16
    4a08:	2b00      	cmp	r3, #0
    4a0a:	bf14      	ite	ne
    4a0c:	2301      	movne	r3, #1
    4a0e:	2300      	moveq	r3, #0
    4a10:	b2db      	uxtb	r3, r3
    4a12:	461a      	mov	r2, r3
    4a14:	687b      	ldr	r3, [r7, #4]
    4a16:	701a      	strb	r2, [r3, #0]
		*data_len = 1;
    4a18:	683b      	ldr	r3, [r7, #0]
    4a1a:	2201      	movs	r2, #1
    4a1c:	601a      	str	r2, [r3, #0]
		break;
    4a1e:	f000 bc9a 	b.w	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_RXLED:
		if (request_params[0])
    4a22:	68bb      	ldr	r3, [r7, #8]
    4a24:	881b      	ldrh	r3, [r3, #0]
    4a26:	2b00      	cmp	r3, #0
    4a28:	d004      	beq.n	4a34 <vendor_request_handler+0x1a4>
			RXLED_SET;
    4a2a:	4b85      	ldr	r3, [pc, #532]	; (4c40 <vendor_request_handler+0x3b0>)
    4a2c:	2210      	movs	r2, #16
    4a2e:	601a      	str	r2, [r3, #0]
		else
			RXLED_CLR;
		break;
    4a30:	f000 bc91 	b.w	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_RXLED:
		if (request_params[0])
			RXLED_SET;
		else
			RXLED_CLR;
    4a34:	4b83      	ldr	r3, [pc, #524]	; (4c44 <vendor_request_handler+0x3b4>)
    4a36:	2210      	movs	r2, #16
    4a38:	601a      	str	r2, [r3, #0]
		break;
    4a3a:	f000 bc8c 	b.w	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_GET_TXLED:
		data[0] = (TXLED) ? 1 : 0;
    4a3e:	4b7f      	ldr	r3, [pc, #508]	; (4c3c <vendor_request_handler+0x3ac>)
    4a40:	681b      	ldr	r3, [r3, #0]
    4a42:	f403 7380 	and.w	r3, r3, #256	; 0x100
    4a46:	2b00      	cmp	r3, #0
    4a48:	bf14      	ite	ne
    4a4a:	2301      	movne	r3, #1
    4a4c:	2300      	moveq	r3, #0
    4a4e:	b2db      	uxtb	r3, r3
    4a50:	461a      	mov	r2, r3
    4a52:	687b      	ldr	r3, [r7, #4]
    4a54:	701a      	strb	r2, [r3, #0]
		*data_len = 1;
    4a56:	683b      	ldr	r3, [r7, #0]
    4a58:	2201      	movs	r2, #1
    4a5a:	601a      	str	r2, [r3, #0]
		break;
    4a5c:	f000 bc7b 	b.w	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_TXLED:
		if (request_params[0])
    4a60:	68bb      	ldr	r3, [r7, #8]
    4a62:	881b      	ldrh	r3, [r3, #0]
    4a64:	2b00      	cmp	r3, #0
    4a66:	d005      	beq.n	4a74 <vendor_request_handler+0x1e4>
			TXLED_SET;
    4a68:	4b75      	ldr	r3, [pc, #468]	; (4c40 <vendor_request_handler+0x3b0>)
    4a6a:	f44f 7280 	mov.w	r2, #256	; 0x100
    4a6e:	601a      	str	r2, [r3, #0]
		else
			TXLED_CLR;
		break;
    4a70:	f000 bc71 	b.w	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_TXLED:
		if (request_params[0])
			TXLED_SET;
		else
			TXLED_CLR;
    4a74:	4b73      	ldr	r3, [pc, #460]	; (4c44 <vendor_request_handler+0x3b4>)
    4a76:	f44f 7280 	mov.w	r2, #256	; 0x100
    4a7a:	601a      	str	r2, [r3, #0]
		break;
    4a7c:	f000 bc6b 	b.w	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_GET_1V8:
		data[0] = (CC1V8) ? 1 : 0;
    4a80:	4b6e      	ldr	r3, [pc, #440]	; (4c3c <vendor_request_handler+0x3ac>)
    4a82:	681b      	ldr	r3, [r3, #0]
    4a84:	f403 7300 	and.w	r3, r3, #512	; 0x200
    4a88:	2b00      	cmp	r3, #0
    4a8a:	bf14      	ite	ne
    4a8c:	2301      	movne	r3, #1
    4a8e:	2300      	moveq	r3, #0
    4a90:	b2db      	uxtb	r3, r3
    4a92:	461a      	mov	r2, r3
    4a94:	687b      	ldr	r3, [r7, #4]
    4a96:	701a      	strb	r2, [r3, #0]
		*data_len = 1;
    4a98:	683b      	ldr	r3, [r7, #0]
    4a9a:	2201      	movs	r2, #1
    4a9c:	601a      	str	r2, [r3, #0]
		break;
    4a9e:	f000 bc5a 	b.w	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_1V8:
		if (request_params[0])
    4aa2:	68bb      	ldr	r3, [r7, #8]
    4aa4:	881b      	ldrh	r3, [r3, #0]
    4aa6:	2b00      	cmp	r3, #0
    4aa8:	d005      	beq.n	4ab6 <vendor_request_handler+0x226>
			CC1V8_SET;
    4aaa:	4b65      	ldr	r3, [pc, #404]	; (4c40 <vendor_request_handler+0x3b0>)
    4aac:	f44f 7200 	mov.w	r2, #512	; 0x200
    4ab0:	601a      	str	r2, [r3, #0]
		else
			CC1V8_CLR;
		break;
    4ab2:	f000 bc50 	b.w	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_1V8:
		if (request_params[0])
			CC1V8_SET;
		else
			CC1V8_CLR;
    4ab6:	4b63      	ldr	r3, [pc, #396]	; (4c44 <vendor_request_handler+0x3b4>)
    4ab8:	f44f 7200 	mov.w	r2, #512	; 0x200
    4abc:	601a      	str	r2, [r3, #0]
		break;
    4abe:	f000 bc4a 	b.w	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_GET_PARTNUM:
		command[0] = 54; /* read part number */
    4ac2:	2336      	movs	r3, #54	; 0x36
    4ac4:	627b      	str	r3, [r7, #36]	; 0x24
		iap_entry(command, result);
    4ac6:	4b60      	ldr	r3, [pc, #384]	; (4c48 <vendor_request_handler+0x3b8>)
    4ac8:	681b      	ldr	r3, [r3, #0]
    4aca:	f107 0124 	add.w	r1, r7, #36	; 0x24
    4ace:	f107 0210 	add.w	r2, r7, #16
    4ad2:	4608      	mov	r0, r1
    4ad4:	4611      	mov	r1, r2
    4ad6:	4798      	blx	r3
		data[0] = result[0] & 0xFF; /* status */
    4ad8:	693b      	ldr	r3, [r7, #16]
    4ada:	b2da      	uxtb	r2, r3
    4adc:	687b      	ldr	r3, [r7, #4]
    4ade:	701a      	strb	r2, [r3, #0]
		data[1] = result[1] & 0xFF;
    4ae0:	687b      	ldr	r3, [r7, #4]
    4ae2:	3301      	adds	r3, #1
    4ae4:	697a      	ldr	r2, [r7, #20]
    4ae6:	b2d2      	uxtb	r2, r2
    4ae8:	701a      	strb	r2, [r3, #0]
		data[2] = (result[1] >> 8) & 0xFF;
    4aea:	687b      	ldr	r3, [r7, #4]
    4aec:	3302      	adds	r3, #2
    4aee:	697a      	ldr	r2, [r7, #20]
    4af0:	0a12      	lsrs	r2, r2, #8
    4af2:	b2d2      	uxtb	r2, r2
    4af4:	701a      	strb	r2, [r3, #0]
		data[3] = (result[1] >> 16) & 0xFF;
    4af6:	687b      	ldr	r3, [r7, #4]
    4af8:	3303      	adds	r3, #3
    4afa:	697a      	ldr	r2, [r7, #20]
    4afc:	0c12      	lsrs	r2, r2, #16
    4afe:	b2d2      	uxtb	r2, r2
    4b00:	701a      	strb	r2, [r3, #0]
		data[4] = (result[1] >> 24) & 0xFF;
    4b02:	687b      	ldr	r3, [r7, #4]
    4b04:	3304      	adds	r3, #4
    4b06:	697a      	ldr	r2, [r7, #20]
    4b08:	0e12      	lsrs	r2, r2, #24
    4b0a:	b2d2      	uxtb	r2, r2
    4b0c:	701a      	strb	r2, [r3, #0]
		*data_len = 5;
    4b0e:	683b      	ldr	r3, [r7, #0]
    4b10:	2205      	movs	r2, #5
    4b12:	601a      	str	r2, [r3, #0]
		break;
    4b14:	f000 bc1f 	b.w	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_RESET:
		requested_mode = MODE_RESET;
    4b18:	4b47      	ldr	r3, [pc, #284]	; (4c38 <vendor_request_handler+0x3a8>)
    4b1a:	220b      	movs	r2, #11
    4b1c:	701a      	strb	r2, [r3, #0]
		break;
    4b1e:	f000 bc1a 	b.w	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_GET_SERIAL:
		command[0] = 58; /* read device serial number */
    4b22:	233a      	movs	r3, #58	; 0x3a
    4b24:	627b      	str	r3, [r7, #36]	; 0x24
		iap_entry(command, result);
    4b26:	4b48      	ldr	r3, [pc, #288]	; (4c48 <vendor_request_handler+0x3b8>)
    4b28:	681b      	ldr	r3, [r3, #0]
    4b2a:	f107 0124 	add.w	r1, r7, #36	; 0x24
    4b2e:	f107 0210 	add.w	r2, r7, #16
    4b32:	4608      	mov	r0, r1
    4b34:	4611      	mov	r1, r2
    4b36:	4798      	blx	r3
		data[0] = result[0] & 0xFF; /* status */
    4b38:	693b      	ldr	r3, [r7, #16]
    4b3a:	b2da      	uxtb	r2, r3
    4b3c:	687b      	ldr	r3, [r7, #4]
    4b3e:	701a      	strb	r2, [r3, #0]
		data[1] = result[1] & 0xFF;
    4b40:	687b      	ldr	r3, [r7, #4]
    4b42:	3301      	adds	r3, #1
    4b44:	697a      	ldr	r2, [r7, #20]
    4b46:	b2d2      	uxtb	r2, r2
    4b48:	701a      	strb	r2, [r3, #0]
		data[2] = (result[1] >> 8) & 0xFF;
    4b4a:	687b      	ldr	r3, [r7, #4]
    4b4c:	3302      	adds	r3, #2
    4b4e:	697a      	ldr	r2, [r7, #20]
    4b50:	0a12      	lsrs	r2, r2, #8
    4b52:	b2d2      	uxtb	r2, r2
    4b54:	701a      	strb	r2, [r3, #0]
		data[3] = (result[1] >> 16) & 0xFF;
    4b56:	687b      	ldr	r3, [r7, #4]
    4b58:	3303      	adds	r3, #3
    4b5a:	697a      	ldr	r2, [r7, #20]
    4b5c:	0c12      	lsrs	r2, r2, #16
    4b5e:	b2d2      	uxtb	r2, r2
    4b60:	701a      	strb	r2, [r3, #0]
		data[4] = (result[1] >> 24) & 0xFF;
    4b62:	687b      	ldr	r3, [r7, #4]
    4b64:	3304      	adds	r3, #4
    4b66:	697a      	ldr	r2, [r7, #20]
    4b68:	0e12      	lsrs	r2, r2, #24
    4b6a:	b2d2      	uxtb	r2, r2
    4b6c:	701a      	strb	r2, [r3, #0]
		data[5] = result[2] & 0xFF;
    4b6e:	687b      	ldr	r3, [r7, #4]
    4b70:	3305      	adds	r3, #5
    4b72:	69ba      	ldr	r2, [r7, #24]
    4b74:	b2d2      	uxtb	r2, r2
    4b76:	701a      	strb	r2, [r3, #0]
		data[6] = (result[2] >> 8) & 0xFF;
    4b78:	687b      	ldr	r3, [r7, #4]
    4b7a:	3306      	adds	r3, #6
    4b7c:	69ba      	ldr	r2, [r7, #24]
    4b7e:	0a12      	lsrs	r2, r2, #8
    4b80:	b2d2      	uxtb	r2, r2
    4b82:	701a      	strb	r2, [r3, #0]
		data[7] = (result[2] >> 16) & 0xFF;
    4b84:	687b      	ldr	r3, [r7, #4]
    4b86:	3307      	adds	r3, #7
    4b88:	69ba      	ldr	r2, [r7, #24]
    4b8a:	0c12      	lsrs	r2, r2, #16
    4b8c:	b2d2      	uxtb	r2, r2
    4b8e:	701a      	strb	r2, [r3, #0]
		data[8] = (result[2] >> 24) & 0xFF;
    4b90:	687b      	ldr	r3, [r7, #4]
    4b92:	3308      	adds	r3, #8
    4b94:	69ba      	ldr	r2, [r7, #24]
    4b96:	0e12      	lsrs	r2, r2, #24
    4b98:	b2d2      	uxtb	r2, r2
    4b9a:	701a      	strb	r2, [r3, #0]
		data[9] = result[3] & 0xFF;
    4b9c:	687b      	ldr	r3, [r7, #4]
    4b9e:	3309      	adds	r3, #9
    4ba0:	69fa      	ldr	r2, [r7, #28]
    4ba2:	b2d2      	uxtb	r2, r2
    4ba4:	701a      	strb	r2, [r3, #0]
		data[10] = (result[3] >> 8) & 0xFF;
    4ba6:	687b      	ldr	r3, [r7, #4]
    4ba8:	330a      	adds	r3, #10
    4baa:	69fa      	ldr	r2, [r7, #28]
    4bac:	0a12      	lsrs	r2, r2, #8
    4bae:	b2d2      	uxtb	r2, r2
    4bb0:	701a      	strb	r2, [r3, #0]
		data[11] = (result[3] >> 16) & 0xFF;
    4bb2:	687b      	ldr	r3, [r7, #4]
    4bb4:	330b      	adds	r3, #11
    4bb6:	69fa      	ldr	r2, [r7, #28]
    4bb8:	0c12      	lsrs	r2, r2, #16
    4bba:	b2d2      	uxtb	r2, r2
    4bbc:	701a      	strb	r2, [r3, #0]
		data[12] = (result[3] >> 24) & 0xFF;
    4bbe:	687b      	ldr	r3, [r7, #4]
    4bc0:	330c      	adds	r3, #12
    4bc2:	69fa      	ldr	r2, [r7, #28]
    4bc4:	0e12      	lsrs	r2, r2, #24
    4bc6:	b2d2      	uxtb	r2, r2
    4bc8:	701a      	strb	r2, [r3, #0]
		data[13] = result[4] & 0xFF;
    4bca:	687b      	ldr	r3, [r7, #4]
    4bcc:	330d      	adds	r3, #13
    4bce:	6a3a      	ldr	r2, [r7, #32]
    4bd0:	b2d2      	uxtb	r2, r2
    4bd2:	701a      	strb	r2, [r3, #0]
		data[14] = (result[4] >> 8) & 0xFF;
    4bd4:	687b      	ldr	r3, [r7, #4]
    4bd6:	330e      	adds	r3, #14
    4bd8:	6a3a      	ldr	r2, [r7, #32]
    4bda:	0a12      	lsrs	r2, r2, #8
    4bdc:	b2d2      	uxtb	r2, r2
    4bde:	701a      	strb	r2, [r3, #0]
		data[15] = (result[4] >> 16) & 0xFF;
    4be0:	687b      	ldr	r3, [r7, #4]
    4be2:	330f      	adds	r3, #15
    4be4:	6a3a      	ldr	r2, [r7, #32]
    4be6:	0c12      	lsrs	r2, r2, #16
    4be8:	b2d2      	uxtb	r2, r2
    4bea:	701a      	strb	r2, [r3, #0]
		data[16] = (result[4] >> 24) & 0xFF;
    4bec:	687b      	ldr	r3, [r7, #4]
    4bee:	3310      	adds	r3, #16
    4bf0:	6a3a      	ldr	r2, [r7, #32]
    4bf2:	0e12      	lsrs	r2, r2, #24
    4bf4:	b2d2      	uxtb	r2, r2
    4bf6:	701a      	strb	r2, [r3, #0]
		*data_len = 17;
    4bf8:	683b      	ldr	r3, [r7, #0]
    4bfa:	2211      	movs	r2, #17
    4bfc:	601a      	str	r2, [r3, #0]
		break;
    4bfe:	e3aa      	b.n	5356 <vendor_request_handler+0xac6>

#ifdef UBERTOOTH_ONE
	case UBERTOOTH_GET_PAEN:
		data[0] = (PAEN) ? 1 : 0;
    4c00:	4b12      	ldr	r3, [pc, #72]	; (4c4c <vendor_request_handler+0x3bc>)
    4c02:	681b      	ldr	r3, [r3, #0]
    4c04:	f003 0380 	and.w	r3, r3, #128	; 0x80
    4c08:	2b00      	cmp	r3, #0
    4c0a:	bf14      	ite	ne
    4c0c:	2301      	movne	r3, #1
    4c0e:	2300      	moveq	r3, #0
    4c10:	b2db      	uxtb	r3, r3
    4c12:	461a      	mov	r2, r3
    4c14:	687b      	ldr	r3, [r7, #4]
    4c16:	701a      	strb	r2, [r3, #0]
		*data_len = 1;
    4c18:	683b      	ldr	r3, [r7, #0]
    4c1a:	2201      	movs	r2, #1
    4c1c:	601a      	str	r2, [r3, #0]
		break;
    4c1e:	e39a      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_PAEN:
		if (request_params[0])
    4c20:	68bb      	ldr	r3, [r7, #8]
    4c22:	881b      	ldrh	r3, [r3, #0]
    4c24:	2b00      	cmp	r3, #0
    4c26:	d003      	beq.n	4c30 <vendor_request_handler+0x3a0>
			PAEN_SET;
    4c28:	4b09      	ldr	r3, [pc, #36]	; (4c50 <vendor_request_handler+0x3c0>)
    4c2a:	2280      	movs	r2, #128	; 0x80
    4c2c:	601a      	str	r2, [r3, #0]
		else
			PAEN_CLR;
		break;
    4c2e:	e392      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_PAEN:
		if (request_params[0])
			PAEN_SET;
		else
			PAEN_CLR;
    4c30:	4b08      	ldr	r3, [pc, #32]	; (4c54 <vendor_request_handler+0x3c4>)
    4c32:	2280      	movs	r2, #128	; 0x80
    4c34:	601a      	str	r2, [r3, #0]
		break;
    4c36:	e38e      	b.n	5356 <vendor_request_handler+0xac6>
    4c38:	10000a3f 	.word	0x10000a3f
    4c3c:	2009c034 	.word	0x2009c034
    4c40:	2009c038 	.word	0x2009c038
    4c44:	2009c03c 	.word	0x2009c03c
    4c48:	10000448 	.word	0x10000448
    4c4c:	2009c054 	.word	0x2009c054
    4c50:	2009c058 	.word	0x2009c058
    4c54:	2009c05c 	.word	0x2009c05c

	case UBERTOOTH_GET_HGM:
		data[0] = (HGM) ? 1 : 0;
    4c58:	4b92      	ldr	r3, [pc, #584]	; (4ea4 <vendor_request_handler+0x614>)
    4c5a:	681b      	ldr	r3, [r3, #0]
    4c5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
    4c60:	2b00      	cmp	r3, #0
    4c62:	bf14      	ite	ne
    4c64:	2301      	movne	r3, #1
    4c66:	2300      	moveq	r3, #0
    4c68:	b2db      	uxtb	r3, r3
    4c6a:	461a      	mov	r2, r3
    4c6c:	687b      	ldr	r3, [r7, #4]
    4c6e:	701a      	strb	r2, [r3, #0]
		*data_len = 1;
    4c70:	683b      	ldr	r3, [r7, #0]
    4c72:	2201      	movs	r2, #1
    4c74:	601a      	str	r2, [r3, #0]
		break;
    4c76:	e36e      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_HGM:
		if (request_params[0])
    4c78:	68bb      	ldr	r3, [r7, #8]
    4c7a:	881b      	ldrh	r3, [r3, #0]
    4c7c:	2b00      	cmp	r3, #0
    4c7e:	d004      	beq.n	4c8a <vendor_request_handler+0x3fa>
			HGM_SET;
    4c80:	4b89      	ldr	r3, [pc, #548]	; (4ea8 <vendor_request_handler+0x618>)
    4c82:	f44f 7280 	mov.w	r2, #256	; 0x100
    4c86:	601a      	str	r2, [r3, #0]
		else
			HGM_CLR;
		break;
    4c88:	e365      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_HGM:
		if (request_params[0])
			HGM_SET;
		else
			HGM_CLR;
    4c8a:	4b88      	ldr	r3, [pc, #544]	; (4eac <vendor_request_handler+0x61c>)
    4c8c:	f44f 7280 	mov.w	r2, #256	; 0x100
    4c90:	601a      	str	r2, [r3, #0]
		break;
    4c92:	e360      	b.n	5356 <vendor_request_handler+0xac6>
#endif

#ifdef TX_ENABLE
	case UBERTOOTH_TX_TEST:
		requested_mode = MODE_TX_TEST;
    4c94:	4b86      	ldr	r3, [pc, #536]	; (4eb0 <vendor_request_handler+0x620>)
    4c96:	2203      	movs	r2, #3
    4c98:	701a      	strb	r2, [r3, #0]
		break;
    4c9a:	e35c      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_GET_PALEVEL:
		data[0] = cc2400_get(FREND) & 0x7;
    4c9c:	2005      	movs	r0, #5
    4c9e:	f004 fe55 	bl	994c <cc2400_get>
    4ca2:	4603      	mov	r3, r0
    4ca4:	b2db      	uxtb	r3, r3
    4ca6:	f003 0307 	and.w	r3, r3, #7
    4caa:	b2da      	uxtb	r2, r3
    4cac:	687b      	ldr	r3, [r7, #4]
    4cae:	701a      	strb	r2, [r3, #0]
		*data_len = 1;
    4cb0:	683b      	ldr	r3, [r7, #0]
    4cb2:	2201      	movs	r2, #1
    4cb4:	601a      	str	r2, [r3, #0]
		break;
    4cb6:	e34e      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_PALEVEL:
		if( request_params[0] < 8 ) {
    4cb8:	68bb      	ldr	r3, [r7, #8]
    4cba:	881b      	ldrh	r3, [r3, #0]
    4cbc:	2b07      	cmp	r3, #7
    4cbe:	d809      	bhi.n	4cd4 <vendor_request_handler+0x444>
			cc2400_set(FREND, 8 | request_params[0]);
    4cc0:	68bb      	ldr	r3, [r7, #8]
    4cc2:	881b      	ldrh	r3, [r3, #0]
    4cc4:	f043 0308 	orr.w	r3, r3, #8
    4cc8:	b29b      	uxth	r3, r3
    4cca:	2005      	movs	r0, #5
    4ccc:	4619      	mov	r1, r3
    4cce:	f004 fe53 	bl	9978 <cc2400_set>
		} else {
			return 0;
		}
		break;
    4cd2:	e340      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_PALEVEL:
		if( request_params[0] < 8 ) {
			cc2400_set(FREND, 8 | request_params[0]);
		} else {
			return 0;
    4cd4:	2300      	movs	r3, #0
    4cd6:	e33f      	b.n	5358 <vendor_request_handler+0xac8>
		}
		break;

	case UBERTOOTH_RANGE_TEST:
		requested_mode = MODE_RANGE_TEST;
    4cd8:	4b75      	ldr	r3, [pc, #468]	; (4eb0 <vendor_request_handler+0x620>)
    4cda:	2205      	movs	r2, #5
    4cdc:	701a      	strb	r2, [r3, #0]
		break;
    4cde:	e33a      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_REPEATER:
		requested_mode = MODE_REPEATER;
    4ce0:	4b73      	ldr	r3, [pc, #460]	; (4eb0 <vendor_request_handler+0x620>)
    4ce2:	2206      	movs	r2, #6
    4ce4:	701a      	strb	r2, [r3, #0]
		break;
    4ce6:	e336      	b.n	5356 <vendor_request_handler+0xac6>
#endif

	case UBERTOOTH_RANGE_CHECK:
		data[0] = rr.valid;
    4ce8:	4b72      	ldr	r3, [pc, #456]	; (4eb4 <vendor_request_handler+0x624>)
    4cea:	781a      	ldrb	r2, [r3, #0]
    4cec:	687b      	ldr	r3, [r7, #4]
    4cee:	701a      	strb	r2, [r3, #0]
		data[1] = rr.request_pa;
    4cf0:	687b      	ldr	r3, [r7, #4]
    4cf2:	3301      	adds	r3, #1
    4cf4:	4a6f      	ldr	r2, [pc, #444]	; (4eb4 <vendor_request_handler+0x624>)
    4cf6:	7852      	ldrb	r2, [r2, #1]
    4cf8:	701a      	strb	r2, [r3, #0]
		data[2] = rr.request_num;
    4cfa:	687b      	ldr	r3, [r7, #4]
    4cfc:	3302      	adds	r3, #2
    4cfe:	4a6d      	ldr	r2, [pc, #436]	; (4eb4 <vendor_request_handler+0x624>)
    4d00:	7892      	ldrb	r2, [r2, #2]
    4d02:	701a      	strb	r2, [r3, #0]
		data[3] = rr.reply_pa;
    4d04:	687b      	ldr	r3, [r7, #4]
    4d06:	3303      	adds	r3, #3
    4d08:	4a6a      	ldr	r2, [pc, #424]	; (4eb4 <vendor_request_handler+0x624>)
    4d0a:	78d2      	ldrb	r2, [r2, #3]
    4d0c:	701a      	strb	r2, [r3, #0]
		data[4] = rr.reply_num;
    4d0e:	687b      	ldr	r3, [r7, #4]
    4d10:	3304      	adds	r3, #4
    4d12:	4a68      	ldr	r2, [pc, #416]	; (4eb4 <vendor_request_handler+0x624>)
    4d14:	7912      	ldrb	r2, [r2, #4]
    4d16:	701a      	strb	r2, [r3, #0]
		*data_len = 5;
    4d18:	683b      	ldr	r3, [r7, #0]
    4d1a:	2205      	movs	r2, #5
    4d1c:	601a      	str	r2, [r3, #0]
		break;
    4d1e:	e31a      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_STOP:
		requested_mode = MODE_IDLE;
    4d20:	4b63      	ldr	r3, [pc, #396]	; (4eb0 <vendor_request_handler+0x620>)
    4d22:	2200      	movs	r2, #0
    4d24:	701a      	strb	r2, [r3, #0]
		break;
    4d26:	e316      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_GET_MOD:
		data[0] = modulation;
    4d28:	4b63      	ldr	r3, [pc, #396]	; (4eb8 <vendor_request_handler+0x628>)
    4d2a:	781b      	ldrb	r3, [r3, #0]
    4d2c:	b2da      	uxtb	r2, r3
    4d2e:	687b      	ldr	r3, [r7, #4]
    4d30:	701a      	strb	r2, [r3, #0]
		*data_len = 1;
    4d32:	683b      	ldr	r3, [r7, #0]
    4d34:	2201      	movs	r2, #1
    4d36:	601a      	str	r2, [r3, #0]
		break;
    4d38:	e30d      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_MOD:
		modulation = request_params[0];
    4d3a:	68bb      	ldr	r3, [r7, #8]
    4d3c:	881b      	ldrh	r3, [r3, #0]
    4d3e:	b2da      	uxtb	r2, r3
    4d40:	4b5d      	ldr	r3, [pc, #372]	; (4eb8 <vendor_request_handler+0x628>)
    4d42:	701a      	strb	r2, [r3, #0]
		break;
    4d44:	e307      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_GET_CHANNEL:
		data[0] = channel & 0xFF;
    4d46:	4b5d      	ldr	r3, [pc, #372]	; (4ebc <vendor_request_handler+0x62c>)
    4d48:	881b      	ldrh	r3, [r3, #0]
    4d4a:	b29b      	uxth	r3, r3
    4d4c:	b2da      	uxtb	r2, r3
    4d4e:	687b      	ldr	r3, [r7, #4]
    4d50:	701a      	strb	r2, [r3, #0]
		data[1] = (channel >> 8) & 0xFF;
    4d52:	687b      	ldr	r3, [r7, #4]
    4d54:	3301      	adds	r3, #1
    4d56:	4a59      	ldr	r2, [pc, #356]	; (4ebc <vendor_request_handler+0x62c>)
    4d58:	8812      	ldrh	r2, [r2, #0]
    4d5a:	b292      	uxth	r2, r2
    4d5c:	0a12      	lsrs	r2, r2, #8
    4d5e:	b292      	uxth	r2, r2
    4d60:	b2d2      	uxtb	r2, r2
    4d62:	701a      	strb	r2, [r3, #0]
		*data_len = 2;
    4d64:	683b      	ldr	r3, [r7, #0]
    4d66:	2202      	movs	r2, #2
    4d68:	601a      	str	r2, [r3, #0]
		break;
    4d6a:	e2f4      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_CHANNEL:
		requested_channel = request_params[0];
    4d6c:	68bb      	ldr	r3, [r7, #8]
    4d6e:	881a      	ldrh	r2, [r3, #0]
    4d70:	4b53      	ldr	r3, [pc, #332]	; (4ec0 <vendor_request_handler+0x630>)
    4d72:	801a      	strh	r2, [r3, #0]
		/* bluetooth band sweep mode, start at channel 2402 */
		if (requested_channel > MAX_FREQ) {
    4d74:	4b52      	ldr	r3, [pc, #328]	; (4ec0 <vendor_request_handler+0x630>)
    4d76:	881b      	ldrh	r3, [r3, #0]
    4d78:	b29b      	uxth	r3, r3
    4d7a:	f640 22ea 	movw	r2, #2794	; 0xaea
    4d7e:	4293      	cmp	r3, r2
    4d80:	d907      	bls.n	4d92 <vendor_request_handler+0x502>
			hop_mode = HOP_SWEEP;
    4d82:	4b50      	ldr	r3, [pc, #320]	; (4ec4 <vendor_request_handler+0x634>)
    4d84:	2201      	movs	r2, #1
    4d86:	701a      	strb	r2, [r3, #0]
			requested_channel = 2402;
    4d88:	4b4d      	ldr	r3, [pc, #308]	; (4ec0 <vendor_request_handler+0x630>)
    4d8a:	f640 1262 	movw	r2, #2402	; 0x962
    4d8e:	801a      	strh	r2, [r3, #0]
    4d90:	e020      	b.n	4dd4 <vendor_request_handler+0x544>
		}
		/* fixed channel mode, can be outside bluetooth band */
		else {
			hop_mode = HOP_NONE;
    4d92:	4b4c      	ldr	r3, [pc, #304]	; (4ec4 <vendor_request_handler+0x634>)
    4d94:	2200      	movs	r2, #0
    4d96:	701a      	strb	r2, [r3, #0]
			requested_channel = MAX(requested_channel, MIN_FREQ);
    4d98:	4b49      	ldr	r3, [pc, #292]	; (4ec0 <vendor_request_handler+0x630>)
    4d9a:	881b      	ldrh	r3, [r3, #0]
    4d9c:	b29b      	uxth	r3, r3
    4d9e:	f640 02dc 	movw	r2, #2268	; 0x8dc
    4da2:	4293      	cmp	r3, r2
    4da4:	d903      	bls.n	4dae <vendor_request_handler+0x51e>
    4da6:	4b46      	ldr	r3, [pc, #280]	; (4ec0 <vendor_request_handler+0x630>)
    4da8:	881b      	ldrh	r3, [r3, #0]
    4daa:	b29b      	uxth	r3, r3
    4dac:	e001      	b.n	4db2 <vendor_request_handler+0x522>
    4dae:	f640 03dc 	movw	r3, #2268	; 0x8dc
    4db2:	4a43      	ldr	r2, [pc, #268]	; (4ec0 <vendor_request_handler+0x630>)
    4db4:	8013      	strh	r3, [r2, #0]
			requested_channel = MIN(requested_channel, MAX_FREQ);
    4db6:	4b42      	ldr	r3, [pc, #264]	; (4ec0 <vendor_request_handler+0x630>)
    4db8:	881b      	ldrh	r3, [r3, #0]
    4dba:	b29b      	uxth	r3, r3
    4dbc:	f640 22e9 	movw	r2, #2793	; 0xae9
    4dc0:	4293      	cmp	r3, r2
    4dc2:	d803      	bhi.n	4dcc <vendor_request_handler+0x53c>
    4dc4:	4b3e      	ldr	r3, [pc, #248]	; (4ec0 <vendor_request_handler+0x630>)
    4dc6:	881b      	ldrh	r3, [r3, #0]
    4dc8:	b29b      	uxth	r3, r3
    4dca:	e001      	b.n	4dd0 <vendor_request_handler+0x540>
    4dcc:	f640 23ea 	movw	r3, #2794	; 0xaea
    4dd0:	4a3b      	ldr	r2, [pc, #236]	; (4ec0 <vendor_request_handler+0x630>)
    4dd2:	8013      	strh	r3, [r2, #0]
		}

		if (mode != MODE_BT_FOLLOW_LE) {
    4dd4:	4b3c      	ldr	r3, [pc, #240]	; (4ec8 <vendor_request_handler+0x638>)
    4dd6:	781b      	ldrb	r3, [r3, #0]
    4dd8:	b2db      	uxtb	r3, r3
    4dda:	2b09      	cmp	r3, #9
    4ddc:	d00a      	beq.n	4df4 <vendor_request_handler+0x564>
			channel = requested_channel;
    4dde:	4b38      	ldr	r3, [pc, #224]	; (4ec0 <vendor_request_handler+0x630>)
    4de0:	881b      	ldrh	r3, [r3, #0]
    4de2:	b29a      	uxth	r2, r3
    4de4:	4b35      	ldr	r3, [pc, #212]	; (4ebc <vendor_request_handler+0x62c>)
    4de6:	801a      	strh	r2, [r3, #0]
			requested_channel = 0;
    4de8:	4b35      	ldr	r3, [pc, #212]	; (4ec0 <vendor_request_handler+0x630>)
    4dea:	2200      	movs	r2, #0
    4dec:	801a      	strh	r2, [r3, #0]

			/* CS threshold is mode-dependent. Update it after
			 * possible mode change. TODO - kludgy. */
			cs_threshold_calc_and_set();
    4dee:	f7ff fcd9 	bl	47a4 <cs_threshold_calc_and_set>
		}
		break;
    4df2:	e2b0      	b.n	5356 <vendor_request_handler+0xac6>
    4df4:	e2af      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_ISP:
		command[0] = 57;
    4df6:	2339      	movs	r3, #57	; 0x39
    4df8:	627b      	str	r3, [r7, #36]	; 0x24
		iap_entry(command, result);
    4dfa:	4b34      	ldr	r3, [pc, #208]	; (4ecc <vendor_request_handler+0x63c>)
    4dfc:	681b      	ldr	r3, [r3, #0]
    4dfe:	f107 0124 	add.w	r1, r7, #36	; 0x24
    4e02:	f107 0210 	add.w	r2, r7, #16
    4e06:	4608      	mov	r0, r1
    4e08:	4611      	mov	r1, r2
    4e0a:	4798      	blx	r3
		*data_len = 0; /* should never return */
    4e0c:	683b      	ldr	r3, [r7, #0]
    4e0e:	2200      	movs	r2, #0
    4e10:	601a      	str	r2, [r3, #0]
		break;
    4e12:	e2a0      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_FLASH:
		bootloader_ctrl = DFU_MODE;
    4e14:	4b2e      	ldr	r3, [pc, #184]	; (4ed0 <vendor_request_handler+0x640>)
    4e16:	4a2f      	ldr	r2, [pc, #188]	; (4ed4 <vendor_request_handler+0x644>)
    4e18:	601a      	str	r2, [r3, #0]
		reset();
    4e1a:	f004 ff79 	bl	9d10 <reset>
		break;
    4e1e:	e29a      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_SPECAN:
		if (request_params[0] < 2049 || request_params[0] > 3072 || 
    4e20:	68bb      	ldr	r3, [r7, #8]
    4e22:	881b      	ldrh	r3, [r3, #0]
    4e24:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
    4e28:	d917      	bls.n	4e5a <vendor_request_handler+0x5ca>
    4e2a:	68bb      	ldr	r3, [r7, #8]
    4e2c:	881b      	ldrh	r3, [r3, #0]
    4e2e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
    4e32:	d812      	bhi.n	4e5a <vendor_request_handler+0x5ca>
				request_params[1] < 2049 || request_params[1] > 3072 ||
    4e34:	68bb      	ldr	r3, [r7, #8]
    4e36:	3302      	adds	r3, #2
    4e38:	881b      	ldrh	r3, [r3, #0]
		bootloader_ctrl = DFU_MODE;
		reset();
		break;

	case UBERTOOTH_SPECAN:
		if (request_params[0] < 2049 || request_params[0] > 3072 || 
    4e3a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
    4e3e:	d90c      	bls.n	4e5a <vendor_request_handler+0x5ca>
				request_params[1] < 2049 || request_params[1] > 3072 ||
    4e40:	68bb      	ldr	r3, [r7, #8]
    4e42:	3302      	adds	r3, #2
    4e44:	881b      	ldrh	r3, [r3, #0]
    4e46:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
    4e4a:	d806      	bhi.n	4e5a <vendor_request_handler+0x5ca>
				request_params[1] < request_params[0])
    4e4c:	68bb      	ldr	r3, [r7, #8]
    4e4e:	3302      	adds	r3, #2
    4e50:	881a      	ldrh	r2, [r3, #0]
    4e52:	68bb      	ldr	r3, [r7, #8]
    4e54:	881b      	ldrh	r3, [r3, #0]
		reset();
		break;

	case UBERTOOTH_SPECAN:
		if (request_params[0] < 2049 || request_params[0] > 3072 || 
				request_params[1] < 2049 || request_params[1] > 3072 ||
    4e56:	429a      	cmp	r2, r3
    4e58:	d201      	bcs.n	4e5e <vendor_request_handler+0x5ce>
				request_params[1] < request_params[0])
			return 0;
    4e5a:	2300      	movs	r3, #0
    4e5c:	e27c      	b.n	5358 <vendor_request_handler+0xac8>
		low_freq = request_params[0];
    4e5e:	68bb      	ldr	r3, [r7, #8]
    4e60:	881a      	ldrh	r2, [r3, #0]
    4e62:	4b1d      	ldr	r3, [pc, #116]	; (4ed8 <vendor_request_handler+0x648>)
    4e64:	801a      	strh	r2, [r3, #0]
		high_freq = request_params[1];
    4e66:	68bb      	ldr	r3, [r7, #8]
    4e68:	885a      	ldrh	r2, [r3, #2]
    4e6a:	4b1c      	ldr	r3, [pc, #112]	; (4edc <vendor_request_handler+0x64c>)
    4e6c:	801a      	strh	r2, [r3, #0]
		requested_mode = MODE_SPECAN;
    4e6e:	4b10      	ldr	r3, [pc, #64]	; (4eb0 <vendor_request_handler+0x620>)
    4e70:	2204      	movs	r2, #4
    4e72:	701a      	strb	r2, [r3, #0]
		*data_len = 0;
    4e74:	683b      	ldr	r3, [r7, #0]
    4e76:	2200      	movs	r2, #0
    4e78:	601a      	str	r2, [r3, #0]
		break;
    4e7a:	e26c      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_LED_SPECAN:
		if (request_params[0] > 256)
    4e7c:	68bb      	ldr	r3, [r7, #8]
    4e7e:	881b      	ldrh	r3, [r3, #0]
    4e80:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    4e84:	d901      	bls.n	4e8a <vendor_request_handler+0x5fa>
			return 0;
    4e86:	2300      	movs	r3, #0
    4e88:	e266      	b.n	5358 <vendor_request_handler+0xac8>
		rssi_threshold = (int8_t)request_params[0];
    4e8a:	68bb      	ldr	r3, [r7, #8]
    4e8c:	881b      	ldrh	r3, [r3, #0]
    4e8e:	b2da      	uxtb	r2, r3
    4e90:	4b13      	ldr	r3, [pc, #76]	; (4ee0 <vendor_request_handler+0x650>)
    4e92:	701a      	strb	r2, [r3, #0]
		requested_mode = MODE_LED_SPECAN;
    4e94:	4b06      	ldr	r3, [pc, #24]	; (4eb0 <vendor_request_handler+0x620>)
    4e96:	2207      	movs	r2, #7
    4e98:	701a      	strb	r2, [r3, #0]
		*data_len = 0;
    4e9a:	683b      	ldr	r3, [r7, #0]
    4e9c:	2200      	movs	r2, #0
    4e9e:	601a      	str	r2, [r3, #0]
		break;
    4ea0:	e259      	b.n	5356 <vendor_request_handler+0xac6>
    4ea2:	bf00      	nop
    4ea4:	2009c054 	.word	0x2009c054
    4ea8:	2009c058 	.word	0x2009c058
    4eac:	2009c05c 	.word	0x2009c05c
    4eb0:	10000a3f 	.word	0x10000a3f
    4eb4:	10001070 	.word	0x10001070
    4eb8:	10000a42 	.word	0x10000a42
    4ebc:	1000049c 	.word	0x1000049c
    4ec0:	10000a44 	.word	0x10000a44
    4ec4:	1000097c 	.word	0x1000097c
    4ec8:	10000a3e 	.word	0x10000a3e
    4ecc:	10000448 	.word	0x10000448
    4ed0:	1000001c 	.word	0x1000001c
    4ed4:	4305bb21 	.word	0x4305bb21
    4ed8:	1000049e 	.word	0x1000049e
    4edc:	100004a0 	.word	0x100004a0
    4ee0:	100004a2 	.word	0x100004a2

	case UBERTOOTH_GET_REV_NUM:
		data[0] = 0x00;
    4ee4:	687b      	ldr	r3, [r7, #4]
    4ee6:	2200      	movs	r2, #0
    4ee8:	701a      	strb	r2, [r3, #0]
		data[1] = 0x00;
    4eea:	687b      	ldr	r3, [r7, #4]
    4eec:	3301      	adds	r3, #1
    4eee:	2200      	movs	r2, #0
    4ef0:	701a      	strb	r2, [r3, #0]

		length = (u8)strlen(GIT_REVISION);
    4ef2:	48a4      	ldr	r0, [pc, #656]	; (5184 <vendor_request_handler+0x8f4>)
    4ef4:	f005 ffa0 	bl	ae38 <strlen>
    4ef8:	4603      	mov	r3, r0
    4efa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
		data[2] = length;
    4efe:	687b      	ldr	r3, [r7, #4]
    4f00:	3302      	adds	r3, #2
    4f02:	f897 2043 	ldrb.w	r2, [r7, #67]	; 0x43
    4f06:	701a      	strb	r2, [r3, #0]

		memcpy(&data[3], GIT_REVISION, length);
    4f08:	687b      	ldr	r3, [r7, #4]
    4f0a:	1cda      	adds	r2, r3, #3
    4f0c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
    4f10:	4610      	mov	r0, r2
    4f12:	499c      	ldr	r1, [pc, #624]	; (5184 <vendor_request_handler+0x8f4>)
    4f14:	461a      	mov	r2, r3
    4f16:	f005 ff19 	bl	ad4c <memcpy>

		*data_len = 2 + 1 + length;
    4f1a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
    4f1e:	1cda      	adds	r2, r3, #3
    4f20:	683b      	ldr	r3, [r7, #0]
    4f22:	601a      	str	r2, [r3, #0]
		break;
    4f24:	e217      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_GET_COMPILE_INFO:
		length = (u8)strlen(compile_info);
    4f26:	4898      	ldr	r0, [pc, #608]	; (5188 <vendor_request_handler+0x8f8>)
    4f28:	f005 ff86 	bl	ae38 <strlen>
    4f2c:	4603      	mov	r3, r0
    4f2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
		data[0] = length;
    4f32:	687b      	ldr	r3, [r7, #4]
    4f34:	f897 2043 	ldrb.w	r2, [r7, #67]	; 0x43
    4f38:	701a      	strb	r2, [r3, #0]
		memcpy(&data[1], compile_info, length);
    4f3a:	687b      	ldr	r3, [r7, #4]
    4f3c:	1c5a      	adds	r2, r3, #1
    4f3e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
    4f42:	4610      	mov	r0, r2
    4f44:	4990      	ldr	r1, [pc, #576]	; (5188 <vendor_request_handler+0x8f8>)
    4f46:	461a      	mov	r2, r3
    4f48:	f005 ff00 	bl	ad4c <memcpy>
		*data_len = 1 + length;
    4f4c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
    4f50:	1c5a      	adds	r2, r3, #1
    4f52:	683b      	ldr	r3, [r7, #0]
    4f54:	601a      	str	r2, [r3, #0]
		break;
    4f56:	e1fe      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_GET_BOARD_ID:
		data[0] = BOARD_ID;
    4f58:	687b      	ldr	r3, [r7, #4]
    4f5a:	2201      	movs	r2, #1
    4f5c:	701a      	strb	r2, [r3, #0]
		*data_len = 1;
    4f5e:	683b      	ldr	r3, [r7, #0]
    4f60:	2201      	movs	r2, #1
    4f62:	601a      	str	r2, [r3, #0]
		break;
    4f64:	e1f7      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_SQUELCH:
		cs_threshold_req = (int8_t)request_params[0];
    4f66:	68bb      	ldr	r3, [r7, #8]
    4f68:	881b      	ldrh	r3, [r3, #0]
    4f6a:	b2da      	uxtb	r2, r3
    4f6c:	4b87      	ldr	r3, [pc, #540]	; (518c <vendor_request_handler+0x8fc>)
    4f6e:	701a      	strb	r2, [r3, #0]
		cs_threshold_calc_and_set();
    4f70:	f7ff fc18 	bl	47a4 <cs_threshold_calc_and_set>
		break;
    4f74:	e1ef      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_GET_SQUELCH:
		data[0] = cs_threshold_req;
    4f76:	4b85      	ldr	r3, [pc, #532]	; (518c <vendor_request_handler+0x8fc>)
    4f78:	781b      	ldrb	r3, [r3, #0]
    4f7a:	b2da      	uxtb	r2, r3
    4f7c:	687b      	ldr	r3, [r7, #4]
    4f7e:	701a      	strb	r2, [r3, #0]
		*data_len = 1;
    4f80:	683b      	ldr	r3, [r7, #0]
    4f82:	2201      	movs	r2, #1
    4f84:	601a      	str	r2, [r3, #0]
		break;
    4f86:	e1e6      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_BDADDR:
		target.address = 0;
    4f88:	4981      	ldr	r1, [pc, #516]	; (5190 <vendor_request_handler+0x900>)
    4f8a:	f04f 0200 	mov.w	r2, #0
    4f8e:	f04f 0300 	mov.w	r3, #0
    4f92:	e9c1 2300 	strd	r2, r3, [r1]
		target.access_code = 0;
    4f96:	497e      	ldr	r1, [pc, #504]	; (5190 <vendor_request_handler+0x900>)
    4f98:	f04f 0200 	mov.w	r2, #0
    4f9c:	f04f 0300 	mov.w	r3, #0
    4fa0:	e9c1 2302 	strd	r2, r3, [r1, #8]
		for(i=0; i < 8; i++) {
    4fa4:	2300      	movs	r3, #0
    4fa6:	64fb      	str	r3, [r7, #76]	; 0x4c
    4fa8:	e025      	b.n	4ff6 <vendor_request_handler+0x766>
			target.address |= (uint64_t)data[i] << 8*i;
    4faa:	4b79      	ldr	r3, [pc, #484]	; (5190 <vendor_request_handler+0x900>)
    4fac:	e9d3 ab00 	ldrd	sl, fp, [r3]
    4fb0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    4fb2:	687a      	ldr	r2, [r7, #4]
    4fb4:	4413      	add	r3, r2
    4fb6:	781b      	ldrb	r3, [r3, #0]
    4fb8:	b2da      	uxtb	r2, r3
    4fba:	f04f 0300 	mov.w	r3, #0
    4fbe:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
    4fc0:	00c9      	lsls	r1, r1, #3
    4fc2:	f1a1 0620 	sub.w	r6, r1, #32
    4fc6:	f1c1 0020 	rsb	r0, r1, #32
    4fca:	fa03 f901 	lsl.w	r9, r3, r1
    4fce:	fa02 f606 	lsl.w	r6, r2, r6
    4fd2:	ea49 0906 	orr.w	r9, r9, r6
    4fd6:	fa22 f000 	lsr.w	r0, r2, r0
    4fda:	ea49 0900 	orr.w	r9, r9, r0
    4fde:	fa02 f801 	lsl.w	r8, r2, r1
    4fe2:	ea4a 0208 	orr.w	r2, sl, r8
    4fe6:	ea4b 0309 	orr.w	r3, fp, r9
    4fea:	4969      	ldr	r1, [pc, #420]	; (5190 <vendor_request_handler+0x900>)
    4fec:	e9c1 2300 	strd	r2, r3, [r1]
		break;

	case UBERTOOTH_SET_BDADDR:
		target.address = 0;
		target.access_code = 0;
		for(i=0; i < 8; i++) {
    4ff0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    4ff2:	3301      	adds	r3, #1
    4ff4:	64fb      	str	r3, [r7, #76]	; 0x4c
    4ff6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    4ff8:	2b07      	cmp	r3, #7
    4ffa:	ddd6      	ble.n	4faa <vendor_request_handler+0x71a>
			target.address |= (uint64_t)data[i] << 8*i;
		}
		for(i=0; i < 8; i++) {
    4ffc:	2300      	movs	r3, #0
    4ffe:	64fb      	str	r3, [r7, #76]	; 0x4c
    5000:	e024      	b.n	504c <vendor_request_handler+0x7bc>
			target.access_code |= (uint64_t)data[i+8] << 8*i;
    5002:	4b63      	ldr	r3, [pc, #396]	; (5190 <vendor_request_handler+0x900>)
    5004:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
    5008:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    500a:	3308      	adds	r3, #8
    500c:	687a      	ldr	r2, [r7, #4]
    500e:	4413      	add	r3, r2
    5010:	781b      	ldrb	r3, [r3, #0]
    5012:	b2da      	uxtb	r2, r3
    5014:	f04f 0300 	mov.w	r3, #0
    5018:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
    501a:	00c9      	lsls	r1, r1, #3
    501c:	f1a1 0620 	sub.w	r6, r1, #32
    5020:	f1c1 0020 	rsb	r0, r1, #32
    5024:	fa03 f501 	lsl.w	r5, r3, r1
    5028:	fa02 f606 	lsl.w	r6, r2, r6
    502c:	4335      	orrs	r5, r6
    502e:	fa22 f000 	lsr.w	r0, r2, r0
    5032:	4305      	orrs	r5, r0
    5034:	fa02 f401 	lsl.w	r4, r2, r1
    5038:	ea48 0204 	orr.w	r2, r8, r4
    503c:	ea49 0305 	orr.w	r3, r9, r5
    5040:	4953      	ldr	r1, [pc, #332]	; (5190 <vendor_request_handler+0x900>)
    5042:	e9c1 2302 	strd	r2, r3, [r1, #8]
		target.address = 0;
		target.access_code = 0;
		for(i=0; i < 8; i++) {
			target.address |= (uint64_t)data[i] << 8*i;
		}
		for(i=0; i < 8; i++) {
    5046:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    5048:	3301      	adds	r3, #1
    504a:	64fb      	str	r3, [r7, #76]	; 0x4c
    504c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    504e:	2b07      	cmp	r3, #7
    5050:	ddd7      	ble.n	5002 <vendor_request_handler+0x772>
			target.access_code |= (uint64_t)data[i+8] << 8*i;
		}
		break;
    5052:	e180      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_START_HOPPING:
		clock_offset = 0;
    5054:	2300      	movs	r3, #0
    5056:	64bb      	str	r3, [r7, #72]	; 0x48
		for(i=0; i < 4; i++) {
    5058:	2300      	movs	r3, #0
    505a:	64fb      	str	r3, [r7, #76]	; 0x4c
    505c:	e00d      	b.n	507a <vendor_request_handler+0x7ea>
			clock_offset <<= 8;
    505e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    5060:	021b      	lsls	r3, r3, #8
    5062:	64bb      	str	r3, [r7, #72]	; 0x48
			clock_offset |= data[i];
    5064:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    5066:	687a      	ldr	r2, [r7, #4]
    5068:	4413      	add	r3, r2
    506a:	781b      	ldrb	r3, [r3, #0]
    506c:	461a      	mov	r2, r3
    506e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    5070:	4313      	orrs	r3, r2
    5072:	64bb      	str	r3, [r7, #72]	; 0x48
		}
		break;

	case UBERTOOTH_START_HOPPING:
		clock_offset = 0;
		for(i=0; i < 4; i++) {
    5074:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    5076:	3301      	adds	r3, #1
    5078:	64fb      	str	r3, [r7, #76]	; 0x4c
    507a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    507c:	2b03      	cmp	r3, #3
    507e:	ddee      	ble.n	505e <vendor_request_handler+0x7ce>
			clock_offset <<= 8;
			clock_offset |= data[i];
		}
		clkn += clock_offset;
    5080:	4b44      	ldr	r3, [pc, #272]	; (5194 <vendor_request_handler+0x904>)
    5082:	681a      	ldr	r2, [r3, #0]
    5084:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    5086:	4413      	add	r3, r2
    5088:	4a42      	ldr	r2, [pc, #264]	; (5194 <vendor_request_handler+0x904>)
    508a:	6013      	str	r3, [r2, #0]
		hop_mode = HOP_BLUETOOTH;
    508c:	4b42      	ldr	r3, [pc, #264]	; (5198 <vendor_request_handler+0x908>)
    508e:	2202      	movs	r2, #2
    5090:	701a      	strb	r2, [r3, #0]
		requested_mode = MODE_BT_FOLLOW;
    5092:	4b42      	ldr	r3, [pc, #264]	; (519c <vendor_request_handler+0x90c>)
    5094:	2208      	movs	r2, #8
    5096:	701a      	strb	r2, [r3, #0]
		break;
    5098:	e15d      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_CLOCK:
		clock = data[0] | data[1] << 8 | data[2] << 16 | data[3] << 24;
    509a:	687b      	ldr	r3, [r7, #4]
    509c:	781b      	ldrb	r3, [r3, #0]
    509e:	461a      	mov	r2, r3
    50a0:	687b      	ldr	r3, [r7, #4]
    50a2:	3301      	adds	r3, #1
    50a4:	781b      	ldrb	r3, [r3, #0]
    50a6:	021b      	lsls	r3, r3, #8
    50a8:	431a      	orrs	r2, r3
    50aa:	687b      	ldr	r3, [r7, #4]
    50ac:	3302      	adds	r3, #2
    50ae:	781b      	ldrb	r3, [r3, #0]
    50b0:	041b      	lsls	r3, r3, #16
    50b2:	431a      	orrs	r2, r3
    50b4:	687b      	ldr	r3, [r7, #4]
    50b6:	3303      	adds	r3, #3
    50b8:	781b      	ldrb	r3, [r3, #0]
    50ba:	061b      	lsls	r3, r3, #24
    50bc:	4313      	orrs	r3, r2
    50be:	63fb      	str	r3, [r7, #60]	; 0x3c
		clkn = clock;
    50c0:	4a34      	ldr	r2, [pc, #208]	; (5194 <vendor_request_handler+0x904>)
    50c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    50c4:	6013      	str	r3, [r2, #0]
		cs_threshold_calc_and_set();
    50c6:	f7ff fb6d 	bl	47a4 <cs_threshold_calc_and_set>
		break;
    50ca:	e144      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_AFHMAP:
		for(i=0; i < 10; i++) {
    50cc:	2300      	movs	r3, #0
    50ce:	64fb      	str	r3, [r7, #76]	; 0x4c
    50d0:	e00b      	b.n	50ea <vendor_request_handler+0x85a>
			afh_map[i] = data[i];
    50d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    50d4:	687a      	ldr	r2, [r7, #4]
    50d6:	4413      	add	r3, r2
    50d8:	7819      	ldrb	r1, [r3, #0]
    50da:	4a31      	ldr	r2, [pc, #196]	; (51a0 <vendor_request_handler+0x910>)
    50dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    50de:	4413      	add	r3, r2
    50e0:	460a      	mov	r2, r1
    50e2:	701a      	strb	r2, [r3, #0]
		clkn = clock;
		cs_threshold_calc_and_set();
		break;

	case UBERTOOTH_SET_AFHMAP:
		for(i=0; i < 10; i++) {
    50e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    50e6:	3301      	adds	r3, #1
    50e8:	64fb      	str	r3, [r7, #76]	; 0x4c
    50ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    50ec:	2b09      	cmp	r3, #9
    50ee:	ddf0      	ble.n	50d2 <vendor_request_handler+0x842>
			afh_map[i] = data[i];
		}
		afh_enabled = 1;
    50f0:	4b2c      	ldr	r3, [pc, #176]	; (51a4 <vendor_request_handler+0x914>)
    50f2:	2201      	movs	r2, #1
    50f4:	701a      	strb	r2, [r3, #0]
		*data_len = 10;
    50f6:	683b      	ldr	r3, [r7, #0]
    50f8:	220a      	movs	r2, #10
    50fa:	601a      	str	r2, [r3, #0]
		break;
    50fc:	e12b      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_CLEAR_AFHMAP:
		for(i=0; i < 10; i++) {
    50fe:	2300      	movs	r3, #0
    5100:	64fb      	str	r3, [r7, #76]	; 0x4c
    5102:	e007      	b.n	5114 <vendor_request_handler+0x884>
			afh_map[i] = 0;
    5104:	4a26      	ldr	r2, [pc, #152]	; (51a0 <vendor_request_handler+0x910>)
    5106:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    5108:	4413      	add	r3, r2
    510a:	2200      	movs	r2, #0
    510c:	701a      	strb	r2, [r3, #0]
		afh_enabled = 1;
		*data_len = 10;
		break;

	case UBERTOOTH_CLEAR_AFHMAP:
		for(i=0; i < 10; i++) {
    510e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    5110:	3301      	adds	r3, #1
    5112:	64fb      	str	r3, [r7, #76]	; 0x4c
    5114:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    5116:	2b09      	cmp	r3, #9
    5118:	ddf4      	ble.n	5104 <vendor_request_handler+0x874>
			afh_map[i] = 0;
		}
		afh_enabled = 0;
    511a:	4b22      	ldr	r3, [pc, #136]	; (51a4 <vendor_request_handler+0x914>)
    511c:	2200      	movs	r2, #0
    511e:	701a      	strb	r2, [r3, #0]
		*data_len = 10;
    5120:	683b      	ldr	r3, [r7, #0]
    5122:	220a      	movs	r2, #10
    5124:	601a      	str	r2, [r3, #0]
		break;
    5126:	e116      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_GET_CLOCK:
		clock = clkn;
    5128:	4b1a      	ldr	r3, [pc, #104]	; (5194 <vendor_request_handler+0x904>)
    512a:	681b      	ldr	r3, [r3, #0]
    512c:	63fb      	str	r3, [r7, #60]	; 0x3c
		for(i=0; i < 4; i++) {
    512e:	2300      	movs	r3, #0
    5130:	64fb      	str	r3, [r7, #76]	; 0x4c
    5132:	e00c      	b.n	514e <vendor_request_handler+0x8be>
			data[i] = (clock >> (8*i)) & 0xff;
    5134:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    5136:	687a      	ldr	r2, [r7, #4]
    5138:	4413      	add	r3, r2
    513a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
    513c:	00d2      	lsls	r2, r2, #3
    513e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
    5140:	fa21 f202 	lsr.w	r2, r1, r2
    5144:	b2d2      	uxtb	r2, r2
    5146:	701a      	strb	r2, [r3, #0]
		*data_len = 10;
		break;

	case UBERTOOTH_GET_CLOCK:
		clock = clkn;
		for(i=0; i < 4; i++) {
    5148:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    514a:	3301      	adds	r3, #1
    514c:	64fb      	str	r3, [r7, #76]	; 0x4c
    514e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    5150:	2b03      	cmp	r3, #3
    5152:	ddef      	ble.n	5134 <vendor_request_handler+0x8a4>
			data[i] = (clock >> (8*i)) & 0xff;
		}
		*data_len = 4;
    5154:	683b      	ldr	r3, [r7, #0]
    5156:	2204      	movs	r2, #4
    5158:	601a      	str	r2, [r3, #0]
		break;
    515a:	e0fc      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_BTLE_SNIFFING:
		*data_len = 0;
    515c:	683b      	ldr	r3, [r7, #0]
    515e:	2200      	movs	r2, #0
    5160:	601a      	str	r2, [r3, #0]

		do_hop = 0;
    5162:	4b11      	ldr	r3, [pc, #68]	; (51a8 <vendor_request_handler+0x918>)
    5164:	2200      	movs	r2, #0
    5166:	701a      	strb	r2, [r3, #0]
		hop_mode = HOP_BTLE;
    5168:	4b0b      	ldr	r3, [pc, #44]	; (5198 <vendor_request_handler+0x908>)
    516a:	2203      	movs	r2, #3
    516c:	701a      	strb	r2, [r3, #0]
		requested_mode = MODE_BT_FOLLOW_LE;
    516e:	4b0b      	ldr	r3, [pc, #44]	; (519c <vendor_request_handler+0x90c>)
    5170:	2209      	movs	r2, #9
    5172:	701a      	strb	r2, [r3, #0]

		queue_init();
    5174:	f003 fb14 	bl	87a0 <queue_init>
		cs_threshold_calc_and_set();
    5178:	f7ff fb14 	bl	47a4 <cs_threshold_calc_and_set>
		break;
    517c:	e0eb      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_GET_ACCESS_ADDRESS:
		for(i=0; i < 4; i++) {
    517e:	2300      	movs	r3, #0
    5180:	64fb      	str	r3, [r7, #76]	; 0x4c
    5182:	e021      	b.n	51c8 <vendor_request_handler+0x938>
    5184:	0000b75c 	.word	0x0000b75c
    5188:	0000b718 	.word	0x0000b718
    518c:	1000044c 	.word	0x1000044c
    5190:	100010b8 	.word	0x100010b8
    5194:	10000be4 	.word	0x10000be4
    5198:	1000097c 	.word	0x1000097c
    519c:	10000a3f 	.word	0x10000a3f
    51a0:	10000bbc 	.word	0x10000bbc
    51a4:	10001024 	.word	0x10001024
    51a8:	1000097d 	.word	0x1000097d
			data[i] = (le.access_address >> (8*i)) & 0xff;
    51ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    51ae:	687a      	ldr	r2, [r7, #4]
    51b0:	4413      	add	r3, r2
    51b2:	4a6c      	ldr	r2, [pc, #432]	; (5364 <vendor_request_handler+0xad4>)
    51b4:	6811      	ldr	r1, [r2, #0]
    51b6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
    51b8:	00d2      	lsls	r2, r2, #3
    51ba:	fa21 f202 	lsr.w	r2, r1, r2
    51be:	b2d2      	uxtb	r2, r2
    51c0:	701a      	strb	r2, [r3, #0]
		queue_init();
		cs_threshold_calc_and_set();
		break;

	case UBERTOOTH_GET_ACCESS_ADDRESS:
		for(i=0; i < 4; i++) {
    51c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    51c4:	3301      	adds	r3, #1
    51c6:	64fb      	str	r3, [r7, #76]	; 0x4c
    51c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    51ca:	2b03      	cmp	r3, #3
    51cc:	ddee      	ble.n	51ac <vendor_request_handler+0x91c>
			data[i] = (le.access_address >> (8*i)) & 0xff;
		}
		*data_len = 4;
    51ce:	683b      	ldr	r3, [r7, #0]
    51d0:	2204      	movs	r2, #4
    51d2:	601a      	str	r2, [r3, #0]
		break;
    51d4:	e0bf      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_ACCESS_ADDRESS:
		le_set_access_address(data[0] | data[1] << 8 | data[2] << 16 | data[3] << 24);
    51d6:	687b      	ldr	r3, [r7, #4]
    51d8:	781b      	ldrb	r3, [r3, #0]
    51da:	461a      	mov	r2, r3
    51dc:	687b      	ldr	r3, [r7, #4]
    51de:	3301      	adds	r3, #1
    51e0:	781b      	ldrb	r3, [r3, #0]
    51e2:	021b      	lsls	r3, r3, #8
    51e4:	431a      	orrs	r2, r3
    51e6:	687b      	ldr	r3, [r7, #4]
    51e8:	3302      	adds	r3, #2
    51ea:	781b      	ldrb	r3, [r3, #0]
    51ec:	041b      	lsls	r3, r3, #16
    51ee:	431a      	orrs	r2, r3
    51f0:	687b      	ldr	r3, [r7, #4]
    51f2:	3303      	adds	r3, #3
    51f4:	781b      	ldrb	r3, [r3, #0]
    51f6:	061b      	lsls	r3, r3, #24
    51f8:	4313      	orrs	r3, r2
    51fa:	4618      	mov	r0, r3
    51fc:	f001 f8ae 	bl	635c <le_set_access_address>
		le.target_set = 1;
    5200:	4b58      	ldr	r3, [pc, #352]	; (5364 <vendor_request_handler+0xad4>)
    5202:	2201      	movs	r2, #1
    5204:	63da      	str	r2, [r3, #60]	; 0x3c
		break;
    5206:	e0a6      	b.n	5356 <vendor_request_handler+0xac6>
		break;

	case UBERTOOTH_DO_SOMETHING_REPLY:
		// after you do something, tell me what you did!
		// don't commit here please
		data[0] = 0x13;
    5208:	687b      	ldr	r3, [r7, #4]
    520a:	2213      	movs	r2, #19
    520c:	701a      	strb	r2, [r3, #0]
		data[1] = 0x37;
    520e:	687b      	ldr	r3, [r7, #4]
    5210:	3301      	adds	r3, #1
    5212:	2237      	movs	r2, #55	; 0x37
    5214:	701a      	strb	r2, [r3, #0]
		*data_len = 2;
    5216:	683b      	ldr	r3, [r7, #0]
    5218:	2202      	movs	r2, #2
    521a:	601a      	str	r2, [r3, #0]
		break;
    521c:	e09b      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_GET_CRC_VERIFY:
		data[0] = le.crc_verify ? 1 : 0;
    521e:	4b51      	ldr	r3, [pc, #324]	; (5364 <vendor_request_handler+0xad4>)
    5220:	691b      	ldr	r3, [r3, #16]
    5222:	2b00      	cmp	r3, #0
    5224:	bf14      	ite	ne
    5226:	2301      	movne	r3, #1
    5228:	2300      	moveq	r3, #0
    522a:	b2db      	uxtb	r3, r3
    522c:	461a      	mov	r2, r3
    522e:	687b      	ldr	r3, [r7, #4]
    5230:	701a      	strb	r2, [r3, #0]
		*data_len = 1;
    5232:	683b      	ldr	r3, [r7, #0]
    5234:	2201      	movs	r2, #1
    5236:	601a      	str	r2, [r3, #0]
		break;
    5238:	e08d      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_CRC_VERIFY:
		le.crc_verify = request_params[0] ? 1 : 0;
    523a:	68bb      	ldr	r3, [r7, #8]
    523c:	881b      	ldrh	r3, [r3, #0]
    523e:	2b00      	cmp	r3, #0
    5240:	bf14      	ite	ne
    5242:	2301      	movne	r3, #1
    5244:	2300      	moveq	r3, #0
    5246:	b2db      	uxtb	r3, r3
    5248:	461a      	mov	r2, r3
    524a:	4b46      	ldr	r3, [pc, #280]	; (5364 <vendor_request_handler+0xad4>)
    524c:	611a      	str	r2, [r3, #16]
		break;
    524e:	e082      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_POLL:
		p = dequeue();
    5250:	f003 fae6 	bl	8820 <dequeue>
    5254:	6478      	str	r0, [r7, #68]	; 0x44
		if (p != NULL) {
    5256:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    5258:	2b00      	cmp	r3, #0
    525a:	d008      	beq.n	526e <vendor_request_handler+0x9de>
			memcpy(data, (void *)p, sizeof(usb_pkt_rx));
    525c:	6878      	ldr	r0, [r7, #4]
    525e:	6c79      	ldr	r1, [r7, #68]	; 0x44
    5260:	2240      	movs	r2, #64	; 0x40
    5262:	f005 fd73 	bl	ad4c <memcpy>
			*data_len = sizeof(usb_pkt_rx);
    5266:	683b      	ldr	r3, [r7, #0]
    5268:	2240      	movs	r2, #64	; 0x40
    526a:	601a      	str	r2, [r3, #0]
		} else {
			data[0] = 0;
			*data_len = 1;
		}
		break;
    526c:	e073      	b.n	5356 <vendor_request_handler+0xac6>
		p = dequeue();
		if (p != NULL) {
			memcpy(data, (void *)p, sizeof(usb_pkt_rx));
			*data_len = sizeof(usb_pkt_rx);
		} else {
			data[0] = 0;
    526e:	687b      	ldr	r3, [r7, #4]
    5270:	2200      	movs	r2, #0
    5272:	701a      	strb	r2, [r3, #0]
			*data_len = 1;
    5274:	683b      	ldr	r3, [r7, #0]
    5276:	2201      	movs	r2, #1
    5278:	601a      	str	r2, [r3, #0]
		}
		break;
    527a:	e06c      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_BTLE_PROMISC:
		*data_len = 0;
    527c:	683b      	ldr	r3, [r7, #0]
    527e:	2200      	movs	r2, #0
    5280:	601a      	str	r2, [r3, #0]

		hop_mode = HOP_NONE;
    5282:	4b39      	ldr	r3, [pc, #228]	; (5368 <vendor_request_handler+0xad8>)
    5284:	2200      	movs	r2, #0
    5286:	701a      	strb	r2, [r3, #0]
		requested_mode = MODE_BT_PROMISC_LE;
    5288:	4b38      	ldr	r3, [pc, #224]	; (536c <vendor_request_handler+0xadc>)
    528a:	220a      	movs	r2, #10
    528c:	701a      	strb	r2, [r3, #0]

		queue_init();
    528e:	f003 fa87 	bl	87a0 <queue_init>
		cs_threshold_calc_and_set();
    5292:	f7ff fa87 	bl	47a4 <cs_threshold_calc_and_set>
		break;
    5296:	e05e      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_READ_REGISTER:
		reg_val = cc2400_get(request_params[0]);
    5298:	68bb      	ldr	r3, [r7, #8]
    529a:	881b      	ldrh	r3, [r3, #0]
    529c:	b2db      	uxtb	r3, r3
    529e:	4618      	mov	r0, r3
    52a0:	f004 fb54 	bl	994c <cc2400_get>
    52a4:	4603      	mov	r3, r0
    52a6:	877b      	strh	r3, [r7, #58]	; 0x3a
		data[0] = (reg_val >> 8) & 0xff;
    52a8:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    52aa:	0a1b      	lsrs	r3, r3, #8
    52ac:	b29b      	uxth	r3, r3
    52ae:	b2da      	uxtb	r2, r3
    52b0:	687b      	ldr	r3, [r7, #4]
    52b2:	701a      	strb	r2, [r3, #0]
		data[1] = reg_val & 0xff;
    52b4:	687b      	ldr	r3, [r7, #4]
    52b6:	3301      	adds	r3, #1
    52b8:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
    52ba:	b2d2      	uxtb	r2, r2
    52bc:	701a      	strb	r2, [r3, #0]
		*data_len = 2;
    52be:	683b      	ldr	r3, [r7, #0]
    52c0:	2202      	movs	r2, #2
    52c2:	601a      	str	r2, [r3, #0]
		break;
    52c4:	e047      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_WRITE_REGISTER:
		cc2400_set(request_params[0] & 0xff, request_params[1]);
    52c6:	68bb      	ldr	r3, [r7, #8]
    52c8:	881b      	ldrh	r3, [r3, #0]
    52ca:	b2da      	uxtb	r2, r3
    52cc:	68bb      	ldr	r3, [r7, #8]
    52ce:	3302      	adds	r3, #2
    52d0:	881b      	ldrh	r3, [r3, #0]
    52d2:	4610      	mov	r0, r2
    52d4:	4619      	mov	r1, r3
    52d6:	f004 fb4f 	bl	9978 <cc2400_set>
		break;
    52da:	e03c      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_BTLE_SLAVE:
		memcpy(slave_mac_address, data, 6);
    52dc:	4824      	ldr	r0, [pc, #144]	; (5370 <vendor_request_handler+0xae0>)
    52de:	6879      	ldr	r1, [r7, #4]
    52e0:	2206      	movs	r2, #6
    52e2:	f005 fd33 	bl	ad4c <memcpy>
		requested_mode = MODE_BT_SLAVE_LE;
    52e6:	4b21      	ldr	r3, [pc, #132]	; (536c <vendor_request_handler+0xadc>)
    52e8:	220c      	movs	r2, #12
    52ea:	701a      	strb	r2, [r3, #0]
		break;
    52ec:	e033      	b.n	5356 <vendor_request_handler+0xac6>

	case UBERTOOTH_BTLE_SET_TARGET:
		// Addresses appear in packets in reverse-octet order.
		// Store the target address in reverse order so that we can do a simple memcmp later
		le.target[0] = data[5];
    52ee:	687b      	ldr	r3, [r7, #4]
    52f0:	795a      	ldrb	r2, [r3, #5]
    52f2:	4b1c      	ldr	r3, [pc, #112]	; (5364 <vendor_request_handler+0xad4>)
    52f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
		le.target[1] = data[4];
    52f8:	687b      	ldr	r3, [r7, #4]
    52fa:	791a      	ldrb	r2, [r3, #4]
    52fc:	4b19      	ldr	r3, [pc, #100]	; (5364 <vendor_request_handler+0xad4>)
    52fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
		le.target[2] = data[3];
    5302:	687b      	ldr	r3, [r7, #4]
    5304:	78da      	ldrb	r2, [r3, #3]
    5306:	4b17      	ldr	r3, [pc, #92]	; (5364 <vendor_request_handler+0xad4>)
    5308:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
		le.target[3] = data[2];
    530c:	687b      	ldr	r3, [r7, #4]
    530e:	789a      	ldrb	r2, [r3, #2]
    5310:	4b14      	ldr	r3, [pc, #80]	; (5364 <vendor_request_handler+0xad4>)
    5312:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
		le.target[4] = data[1];
    5316:	687b      	ldr	r3, [r7, #4]
    5318:	785a      	ldrb	r2, [r3, #1]
    531a:	4b12      	ldr	r3, [pc, #72]	; (5364 <vendor_request_handler+0xad4>)
    531c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		le.target[5] = data[0];
    5320:	687b      	ldr	r3, [r7, #4]
    5322:	781a      	ldrb	r2, [r3, #0]
    5324:	4b0f      	ldr	r3, [pc, #60]	; (5364 <vendor_request_handler+0xad4>)
    5326:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
		le.target_set = 1;
    532a:	4b0e      	ldr	r3, [pc, #56]	; (5364 <vendor_request_handler+0xad4>)
    532c:	2201      	movs	r2, #1
    532e:	63da      	str	r2, [r3, #60]	; 0x3c
		break;
    5330:	e011      	b.n	5356 <vendor_request_handler+0xac6>

#ifdef TX_ENABLE
	case UBERTOOTH_JAM_MODE:
		jam_mode = request_params[0];
    5332:	68bb      	ldr	r3, [r7, #8]
    5334:	881b      	ldrh	r3, [r3, #0]
    5336:	b2da      	uxtb	r2, r3
    5338:	4b0e      	ldr	r3, [pc, #56]	; (5374 <vendor_request_handler+0xae4>)
    533a:	701a      	strb	r2, [r3, #0]
		break;
    533c:	e00b      	b.n	5356 <vendor_request_handler+0xac6>
	case UBERTOOTH_EGO:
#ifndef TX_ENABLE
		if (ego_mode == EGO_JAM)
			return 0;
#endif
		requested_mode = MODE_EGO;
    533e:	4b0b      	ldr	r3, [pc, #44]	; (536c <vendor_request_handler+0xadc>)
    5340:	220d      	movs	r2, #13
    5342:	701a      	strb	r2, [r3, #0]
		ego_mode = request_params[0];
    5344:	68bb      	ldr	r3, [r7, #8]
    5346:	881b      	ldrh	r3, [r3, #0]
    5348:	b2da      	uxtb	r2, r3
    534a:	4b0b      	ldr	r3, [pc, #44]	; (5378 <vendor_request_handler+0xae8>)
    534c:	701a      	strb	r2, [r3, #0]
		break;
    534e:	e002      	b.n	5356 <vendor_request_handler+0xac6>

	default:
		return 0;
    5350:	2300      	movs	r3, #0
    5352:	e001      	b.n	5358 <vendor_request_handler+0xac8>
		le.target_set = 1;
		break;

	case UBERTOOTH_DO_SOMETHING:
		// do something! just don't commit anything here
		break;
    5354:	bf00      	nop
		break;

	default:
		return 0;
	}
	return 1;
    5356:	2301      	movs	r3, #1
}
    5358:	4618      	mov	r0, r3
    535a:	3754      	adds	r7, #84	; 0x54
    535c:	46bd      	mov	sp, r7
    535e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5362:	bf00      	nop
    5364:	10000458 	.word	0x10000458
    5368:	1000097c 	.word	0x1000097c
    536c:	10000a3f 	.word	0x10000a3f
    5370:	1000098c 	.word	0x1000098c
    5374:	10000a40 	.word	0x10000a40
    5378:	10000a41 	.word	0x10000a41

0000537c <clkn_init>:

static void clkn_init()
{
    537c:	b480      	push	{r7}
    537e:	af00      	add	r7, sp, #0
	 * and in timer mode.  The TIMER0 peripheral clock should have been set by
	 * clock_start().
	 */

	/* stop and reset the timer to zero */
	T0TCR = TCR_Counter_Reset;
    5380:	4b0c      	ldr	r3, [pc, #48]	; (53b4 <clkn_init+0x38>)
    5382:	2202      	movs	r2, #2
    5384:	601a      	str	r2, [r3, #0]
	clkn = 0;
    5386:	4b0c      	ldr	r3, [pc, #48]	; (53b8 <clkn_init+0x3c>)
    5388:	2200      	movs	r2, #0
    538a:	601a      	str	r2, [r3, #0]
#else
	/*
	 * The peripheral clock has a period of 20ns.  5 pclk periods
	 * makes one CLK100NS period (100 ns).
	 */
	T0PR = 4;
    538c:	4b0b      	ldr	r3, [pc, #44]	; (53bc <clkn_init+0x40>)
    538e:	2204      	movs	r2, #4
    5390:	601a      	str	r2, [r3, #0]
#endif
	/* 3125 * 100 ns = 312.5 us, the Bluetooth clock (CLKN). */
	T0MR0 = 3124;
    5392:	4b0b      	ldr	r3, [pc, #44]	; (53c0 <clkn_init+0x44>)
    5394:	f640 4234 	movw	r2, #3124	; 0xc34
    5398:	601a      	str	r2, [r3, #0]
	T0MCR = TMCR_MR0R | TMCR_MR0I;
    539a:	4b0a      	ldr	r3, [pc, #40]	; (53c4 <clkn_init+0x48>)
    539c:	2203      	movs	r2, #3
    539e:	601a      	str	r2, [r3, #0]
	ISER0 = ISER0_ISE_TIMER0;
    53a0:	4b09      	ldr	r3, [pc, #36]	; (53c8 <clkn_init+0x4c>)
    53a2:	2202      	movs	r2, #2
    53a4:	601a      	str	r2, [r3, #0]

	/* start timer */
	T0TCR = TCR_Counter_Enable;
    53a6:	4b03      	ldr	r3, [pc, #12]	; (53b4 <clkn_init+0x38>)
    53a8:	2201      	movs	r2, #1
    53aa:	601a      	str	r2, [r3, #0]
}
    53ac:	46bd      	mov	sp, r7
    53ae:	f85d 7b04 	ldr.w	r7, [sp], #4
    53b2:	4770      	bx	lr
    53b4:	40004004 	.word	0x40004004
    53b8:	10000be4 	.word	0x10000be4
    53bc:	4000400c 	.word	0x4000400c
    53c0:	40004018 	.word	0x40004018
    53c4:	40004014 	.word	0x40004014
    53c8:	e000e100 	.word	0xe000e100

000053cc <TIMER0_IRQHandler>:

/* Update CLKN. */
void TIMER0_IRQHandler()
{
    53cc:	b480      	push	{r7}
    53ce:	b083      	sub	sp, #12
    53d0:	af00      	add	r7, sp, #0
	// Use non-volatile working register to shave off a couple instructions
	u32 next;
	u32 le_clk;

	if (T0IR & TIR_MR0_Interrupt) {
    53d2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
    53d6:	681b      	ldr	r3, [r3, #0]
    53d8:	f003 0301 	and.w	r3, r3, #1
    53dc:	2b00      	cmp	r3, #0
    53de:	d06d      	beq.n	54bc <TIMER0_IRQHandler+0xf0>

		clkn++;
    53e0:	4b39      	ldr	r3, [pc, #228]	; (54c8 <TIMER0_IRQHandler+0xfc>)
    53e2:	681b      	ldr	r3, [r3, #0]
    53e4:	3301      	adds	r3, #1
    53e6:	4a38      	ldr	r2, [pc, #224]	; (54c8 <TIMER0_IRQHandler+0xfc>)
    53e8:	6013      	str	r3, [r2, #0]
		next = clkn;
    53ea:	4b37      	ldr	r3, [pc, #220]	; (54c8 <TIMER0_IRQHandler+0xfc>)
    53ec:	681b      	ldr	r3, [r3, #0]
    53ee:	607b      	str	r3, [r7, #4]
		le_clk = (next - le.conn_epoch) & 0x03;
    53f0:	4b36      	ldr	r3, [pc, #216]	; (54cc <TIMER0_IRQHandler+0x100>)
    53f2:	699b      	ldr	r3, [r3, #24]
    53f4:	687a      	ldr	r2, [r7, #4]
    53f6:	1ad3      	subs	r3, r2, r3
    53f8:	f003 0303 	and.w	r3, r3, #3
    53fc:	603b      	str	r3, [r7, #0]

		/* Trigger hop based on mode */

		/* NONE or SWEEP -> 25 Hz */
		if (hop_mode == HOP_NONE || hop_mode == HOP_SWEEP) {
    53fe:	4b34      	ldr	r3, [pc, #208]	; (54d0 <TIMER0_IRQHandler+0x104>)
    5400:	781b      	ldrb	r3, [r3, #0]
    5402:	2b00      	cmp	r3, #0
    5404:	d003      	beq.n	540e <TIMER0_IRQHandler+0x42>
    5406:	4b32      	ldr	r3, [pc, #200]	; (54d0 <TIMER0_IRQHandler+0x104>)
    5408:	781b      	ldrb	r3, [r3, #0]
    540a:	2b01      	cmp	r3, #1
    540c:	d109      	bne.n	5422 <TIMER0_IRQHandler+0x56>
//			if ((next & 0x7f) == 0)
			if (next % 2 == 1)
    540e:	687b      	ldr	r3, [r7, #4]
    5410:	f003 0301 	and.w	r3, r3, #1
    5414:	2b00      	cmp	r3, #0
    5416:	d003      	beq.n	5420 <TIMER0_IRQHandler+0x54>
			{
				do_hop = 1;
    5418:	4b2e      	ldr	r3, [pc, #184]	; (54d4 <TIMER0_IRQHandler+0x108>)
    541a:	2201      	movs	r2, #1
    541c:	701a      	strb	r2, [r3, #0]
		/* Trigger hop based on mode */

		/* NONE or SWEEP -> 25 Hz */
		if (hop_mode == HOP_NONE || hop_mode == HOP_SWEEP) {
//			if ((next & 0x7f) == 0)
			if (next % 2 == 1)
    541e:	e037      	b.n	5490 <TIMER0_IRQHandler+0xc4>
    5420:	e036      	b.n	5490 <TIMER0_IRQHandler+0xc4>
			{
				do_hop = 1;
			}
		}
		/* BLUETOOTH -> 1600 Hz */
		else if (hop_mode == HOP_BLUETOOTH) {
    5422:	4b2b      	ldr	r3, [pc, #172]	; (54d0 <TIMER0_IRQHandler+0x104>)
    5424:	781b      	ldrb	r3, [r3, #0]
    5426:	2b02      	cmp	r3, #2
    5428:	d108      	bne.n	543c <TIMER0_IRQHandler+0x70>
			if ((next & 0x1) == 0)
    542a:	687b      	ldr	r3, [r7, #4]
    542c:	f003 0301 	and.w	r3, r3, #1
    5430:	2b00      	cmp	r3, #0
    5432:	d12d      	bne.n	5490 <TIMER0_IRQHandler+0xc4>
				do_hop = 1;
    5434:	4b27      	ldr	r3, [pc, #156]	; (54d4 <TIMER0_IRQHandler+0x108>)
    5436:	2201      	movs	r2, #1
    5438:	701a      	strb	r2, [r3, #0]
    543a:	e029      	b.n	5490 <TIMER0_IRQHandler+0xc4>
		}
		/* BLUETOOTH Low Energy -> 7.5ms - 4.0s in multiples of 1.25 ms */
		else if (hop_mode == HOP_BTLE) {
    543c:	4b24      	ldr	r3, [pc, #144]	; (54d0 <TIMER0_IRQHandler+0x104>)
    543e:	781b      	ldrb	r3, [r3, #0]
    5440:	2b03      	cmp	r3, #3
    5442:	d125      	bne.n	5490 <TIMER0_IRQHandler+0xc4>
			// Only hop if connected
			if (le.link_state == LINK_CONNECTED && le_clk == 0) {
    5444:	4b21      	ldr	r3, [pc, #132]	; (54cc <TIMER0_IRQHandler+0x100>)
    5446:	7d1b      	ldrb	r3, [r3, #20]
    5448:	2b03      	cmp	r3, #3
    544a:	d121      	bne.n	5490 <TIMER0_IRQHandler+0xc4>
    544c:	683b      	ldr	r3, [r7, #0]
    544e:	2b00      	cmp	r3, #0
    5450:	d11e      	bne.n	5490 <TIMER0_IRQHandler+0xc4>
				--le.interval_timer;
    5452:	4b1e      	ldr	r3, [pc, #120]	; (54cc <TIMER0_IRQHandler+0x100>)
    5454:	8b9b      	ldrh	r3, [r3, #28]
    5456:	b29b      	uxth	r3, r3
    5458:	3b01      	subs	r3, #1
    545a:	b29a      	uxth	r2, r3
    545c:	4b1b      	ldr	r3, [pc, #108]	; (54cc <TIMER0_IRQHandler+0x100>)
    545e:	839a      	strh	r2, [r3, #28]
				if (le.interval_timer == 0) {
    5460:	4b1a      	ldr	r3, [pc, #104]	; (54cc <TIMER0_IRQHandler+0x100>)
    5462:	8b9b      	ldrh	r3, [r3, #28]
    5464:	b29b      	uxth	r3, r3
    5466:	2b00      	cmp	r3, #0
    5468:	d10e      	bne.n	5488 <TIMER0_IRQHandler+0xbc>
					do_hop = 1;
    546a:	4b1a      	ldr	r3, [pc, #104]	; (54d4 <TIMER0_IRQHandler+0x108>)
    546c:	2201      	movs	r2, #1
    546e:	701a      	strb	r2, [r3, #0]
					++le.conn_count;
    5470:	4b16      	ldr	r3, [pc, #88]	; (54cc <TIMER0_IRQHandler+0x100>)
    5472:	8c1b      	ldrh	r3, [r3, #32]
    5474:	b29b      	uxth	r3, r3
    5476:	3301      	adds	r3, #1
    5478:	b29a      	uxth	r2, r3
    547a:	4b14      	ldr	r3, [pc, #80]	; (54cc <TIMER0_IRQHandler+0x100>)
    547c:	841a      	strh	r2, [r3, #32]
					le.interval_timer = le.conn_interval;
    547e:	4b13      	ldr	r3, [pc, #76]	; (54cc <TIMER0_IRQHandler+0x100>)
    5480:	8bda      	ldrh	r2, [r3, #30]
    5482:	4b12      	ldr	r3, [pc, #72]	; (54cc <TIMER0_IRQHandler+0x100>)
    5484:	839a      	strh	r2, [r3, #28]
    5486:	e003      	b.n	5490 <TIMER0_IRQHandler+0xc4>
				} else {
					TXLED_CLR; // hack!
    5488:	4b13      	ldr	r3, [pc, #76]	; (54d8 <TIMER0_IRQHandler+0x10c>)
    548a:	f44f 7280 	mov.w	r2, #256	; 0x100
    548e:	601a      	str	r2, [r3, #0]
				}
			}
		}

		/* Keepalive trigger fires at 3200/2^9 = 6.25 Hz */
		if ((next & 0x1ff) == 0)
    5490:	687b      	ldr	r3, [r7, #4]
    5492:	f3c3 0308 	ubfx	r3, r3, #0, #9
    5496:	2b00      	cmp	r3, #0
    5498:	d102      	bne.n	54a0 <TIMER0_IRQHandler+0xd4>
			keepalive_trigger = 1;
    549a:	4b10      	ldr	r3, [pc, #64]	; (54dc <TIMER0_IRQHandler+0x110>)
    549c:	2201      	movs	r2, #1
    549e:	701a      	strb	r2, [r3, #0]

		/* Ack interrupt */
		T0MR0 = 3124 - clock_trim;
    54a0:	4a0f      	ldr	r2, [pc, #60]	; (54e0 <TIMER0_IRQHandler+0x114>)
    54a2:	4b10      	ldr	r3, [pc, #64]	; (54e4 <TIMER0_IRQHandler+0x118>)
    54a4:	681b      	ldr	r3, [r3, #0]
    54a6:	f5c3 6343 	rsb	r3, r3, #3120	; 0xc30
    54aa:	3304      	adds	r3, #4
    54ac:	6013      	str	r3, [r2, #0]
		clock_trim = 0;
    54ae:	4b0d      	ldr	r3, [pc, #52]	; (54e4 <TIMER0_IRQHandler+0x118>)
    54b0:	2200      	movs	r2, #0
    54b2:	601a      	str	r2, [r3, #0]
		T0IR = TIR_MR0_Interrupt;
    54b4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
    54b8:	2201      	movs	r2, #1
    54ba:	601a      	str	r2, [r3, #0]
	}
}
    54bc:	370c      	adds	r7, #12
    54be:	46bd      	mov	sp, r7
    54c0:	f85d 7b04 	ldr.w	r7, [sp], #4
    54c4:	4770      	bx	lr
    54c6:	bf00      	nop
    54c8:	10000be4 	.word	0x10000be4
    54cc:	10000458 	.word	0x10000458
    54d0:	1000097c 	.word	0x1000097c
    54d4:	1000097d 	.word	0x1000097d
    54d8:	2009c03c 	.word	0x2009c03c
    54dc:	10000be0 	.word	0x10000be0
    54e0:	40004018 	.word	0x40004018
    54e4:	10000984 	.word	0x10000984

000054e8 <EINT3_IRQHandler>:

/* EINT3 handler is also defined in ubertooth.c for TC13BADGE. */
#ifndef TC13BADGE
//static volatile u8 txledstate = 1;
void EINT3_IRQHandler()
{
    54e8:	b480      	push	{r7}
    54ea:	af00      	add	r7, sp, #0
	/* TODO - check specific source of shared interrupt */
	IO2IntClr = PIN_GIO6;            // clear interrupt
    54ec:	4b0b      	ldr	r3, [pc, #44]	; (551c <EINT3_IRQHandler+0x34>)
    54ee:	2204      	movs	r2, #4
    54f0:	601a      	str	r2, [r3, #0]
	cs_trigger = 1;                  // signal trigger
    54f2:	4b0b      	ldr	r3, [pc, #44]	; (5520 <EINT3_IRQHandler+0x38>)
    54f4:	2201      	movs	r2, #1
    54f6:	701a      	strb	r2, [r3, #0]
	cs_timestamp = CLK100NS;         // time at trigger
    54f8:	4b0a      	ldr	r3, [pc, #40]	; (5524 <EINT3_IRQHandler+0x3c>)
    54fa:	681b      	ldr	r3, [r3, #0]
    54fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
    5500:	f640 4235 	movw	r2, #3125	; 0xc35
    5504:	fb02 f203 	mul.w	r2, r2, r3
    5508:	4b07      	ldr	r3, [pc, #28]	; (5528 <EINT3_IRQHandler+0x40>)
    550a:	681b      	ldr	r3, [r3, #0]
    550c:	4413      	add	r3, r2
    550e:	4a07      	ldr	r2, [pc, #28]	; (552c <EINT3_IRQHandler+0x44>)
    5510:	6013      	str	r3, [r2, #0]
}
    5512:	46bd      	mov	sp, r7
    5514:	f85d 7b04 	ldr.w	r7, [sp], #4
    5518:	4770      	bx	lr
    551a:	bf00      	nop
    551c:	400280ac 	.word	0x400280ac
    5520:	100010b0 	.word	0x100010b0
    5524:	10000be4 	.word	0x10000be4
    5528:	40004008 	.word	0x40004008
    552c:	10000bdc 	.word	0x10000bdc

00005530 <msleep>:

/* Sleep (busy wait) for 'millis' milliseconds. The 'wait' routines in
 * ubertooth.c are matched to the clock setup at boot time and can not
 * be used while the board is running at 100MHz. */
static void msleep(uint32_t millis)
{
    5530:	b480      	push	{r7}
    5532:	b085      	sub	sp, #20
    5534:	af00      	add	r7, sp, #0
    5536:	6078      	str	r0, [r7, #4]
	uint32_t stop_at = clkn + millis * 3125 / 1000;  // millis -> clkn ticks
    5538:	687b      	ldr	r3, [r7, #4]
    553a:	f640 4235 	movw	r2, #3125	; 0xc35
    553e:	fb02 f303 	mul.w	r3, r2, r3
    5542:	4a09      	ldr	r2, [pc, #36]	; (5568 <msleep+0x38>)
    5544:	fba2 2303 	umull	r2, r3, r2, r3
    5548:	099a      	lsrs	r2, r3, #6
    554a:	4b08      	ldr	r3, [pc, #32]	; (556c <msleep+0x3c>)
    554c:	681b      	ldr	r3, [r3, #0]
    554e:	4413      	add	r3, r2
    5550:	60fb      	str	r3, [r7, #12]
	do { } while (clkn < stop_at);                   // TODO: handle wrapping
    5552:	4b06      	ldr	r3, [pc, #24]	; (556c <msleep+0x3c>)
    5554:	681a      	ldr	r2, [r3, #0]
    5556:	68fb      	ldr	r3, [r7, #12]
    5558:	429a      	cmp	r2, r3
    555a:	d3fa      	bcc.n	5552 <msleep+0x22>
}
    555c:	3714      	adds	r7, #20
    555e:	46bd      	mov	sp, r7
    5560:	f85d 7b04 	ldr.w	r7, [sp], #4
    5564:	4770      	bx	lr
    5566:	bf00      	nop
    5568:	10624dd3 	.word	0x10624dd3
    556c:	10000be4 	.word	0x10000be4

00005570 <dma_init>:

static void dma_init()
{
    5570:	b480      	push	{r7}
    5572:	af00      	add	r7, sp, #0
	/* power up GPDMA controller */
	PCONP |= PCONP_PCGPDMA;
    5574:	4a3f      	ldr	r2, [pc, #252]	; (5674 <dma_init+0x104>)
    5576:	4b3f      	ldr	r3, [pc, #252]	; (5674 <dma_init+0x104>)
    5578:	681b      	ldr	r3, [r3, #0]
    557a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
    557e:	6013      	str	r3, [r2, #0]

	/* zero out channel configs and clear interrupts */
	DMACC0Config = 0;
    5580:	4b3d      	ldr	r3, [pc, #244]	; (5678 <dma_init+0x108>)
    5582:	2200      	movs	r2, #0
    5584:	601a      	str	r2, [r3, #0]
	DMACC1Config = 0;
    5586:	4b3d      	ldr	r3, [pc, #244]	; (567c <dma_init+0x10c>)
    5588:	2200      	movs	r2, #0
    558a:	601a      	str	r2, [r3, #0]
	DMACC2Config = 0;
    558c:	4b3c      	ldr	r3, [pc, #240]	; (5680 <dma_init+0x110>)
    558e:	2200      	movs	r2, #0
    5590:	601a      	str	r2, [r3, #0]
	DMACC3Config = 0;
    5592:	4b3c      	ldr	r3, [pc, #240]	; (5684 <dma_init+0x114>)
    5594:	2200      	movs	r2, #0
    5596:	601a      	str	r2, [r3, #0]
	DMACC4Config = 0;
    5598:	4b3b      	ldr	r3, [pc, #236]	; (5688 <dma_init+0x118>)
    559a:	2200      	movs	r2, #0
    559c:	601a      	str	r2, [r3, #0]
	DMACC5Config = 0;
    559e:	4b3b      	ldr	r3, [pc, #236]	; (568c <dma_init+0x11c>)
    55a0:	2200      	movs	r2, #0
    55a2:	601a      	str	r2, [r3, #0]
	DMACC6Config = 0;
    55a4:	4b3a      	ldr	r3, [pc, #232]	; (5690 <dma_init+0x120>)
    55a6:	2200      	movs	r2, #0
    55a8:	601a      	str	r2, [r3, #0]
	DMACC7Config = 0;
    55aa:	4b3a      	ldr	r3, [pc, #232]	; (5694 <dma_init+0x124>)
    55ac:	2200      	movs	r2, #0
    55ae:	601a      	str	r2, [r3, #0]
	DMACIntTCClear = 0xFF;
    55b0:	4b39      	ldr	r3, [pc, #228]	; (5698 <dma_init+0x128>)
    55b2:	22ff      	movs	r2, #255	; 0xff
    55b4:	601a      	str	r2, [r3, #0]
	DMACIntErrClr = 0xFF;
    55b6:	4b39      	ldr	r3, [pc, #228]	; (569c <dma_init+0x12c>)
    55b8:	22ff      	movs	r2, #255	; 0xff
    55ba:	601a      	str	r2, [r3, #0]

	/* DMA linked lists */
	rx_dma_lli1.src = (u32)&(DIO_SSP_DR);
    55bc:	4b38      	ldr	r3, [pc, #224]	; (56a0 <dma_init+0x130>)
    55be:	4a39      	ldr	r2, [pc, #228]	; (56a4 <dma_init+0x134>)
    55c0:	601a      	str	r2, [r3, #0]
	rx_dma_lli1.dest = (u32)&rxbuf1[0];
    55c2:	4a39      	ldr	r2, [pc, #228]	; (56a8 <dma_init+0x138>)
    55c4:	4b36      	ldr	r3, [pc, #216]	; (56a0 <dma_init+0x130>)
    55c6:	605a      	str	r2, [r3, #4]
	rx_dma_lli1.next_lli = (u32)&rx_dma_lli2;
    55c8:	4a38      	ldr	r2, [pc, #224]	; (56ac <dma_init+0x13c>)
    55ca:	4b35      	ldr	r3, [pc, #212]	; (56a0 <dma_init+0x130>)
    55cc:	609a      	str	r2, [r3, #8]
	rx_dma_lli1.control = (DMA_SIZE) |
    55ce:	4b34      	ldr	r3, [pc, #208]	; (56a0 <dma_init+0x130>)
    55d0:	4a37      	ldr	r2, [pc, #220]	; (56b0 <dma_init+0x140>)
    55d2:	60da      	str	r2, [r3, #12]
			(0 << 18) |        /* source width 8 bits */
			(0 << 21) |        /* destination width 8 bits */
			DMACCxControl_DI | /* destination increment */
			DMACCxControl_I;   /* terminal count interrupt enable */

	rx_dma_lli2.src = (u32)&(DIO_SSP_DR);
    55d4:	4b35      	ldr	r3, [pc, #212]	; (56ac <dma_init+0x13c>)
    55d6:	4a33      	ldr	r2, [pc, #204]	; (56a4 <dma_init+0x134>)
    55d8:	601a      	str	r2, [r3, #0]
	rx_dma_lli2.dest = (u32)&rxbuf2[0];
    55da:	4a36      	ldr	r2, [pc, #216]	; (56b4 <dma_init+0x144>)
    55dc:	4b33      	ldr	r3, [pc, #204]	; (56ac <dma_init+0x13c>)
    55de:	605a      	str	r2, [r3, #4]
	rx_dma_lli2.next_lli = (u32)&rx_dma_lli1;
    55e0:	4a2f      	ldr	r2, [pc, #188]	; (56a0 <dma_init+0x130>)
    55e2:	4b32      	ldr	r3, [pc, #200]	; (56ac <dma_init+0x13c>)
    55e4:	609a      	str	r2, [r3, #8]
	rx_dma_lli2.control = (DMA_SIZE) |
    55e6:	4b31      	ldr	r3, [pc, #196]	; (56ac <dma_init+0x13c>)
    55e8:	4a31      	ldr	r2, [pc, #196]	; (56b0 <dma_init+0x140>)
    55ea:	60da      	str	r2, [r3, #12]
			(0 << 21) |        /* destination width 8 bits */
			DMACCxControl_DI | /* destination increment */
			DMACCxControl_I;   /* terminal count interrupt enable */

	/* disable DMA interrupts */
	ICER0 = ICER0_ICE_DMA;
    55ec:	4b32      	ldr	r3, [pc, #200]	; (56b8 <dma_init+0x148>)
    55ee:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
    55f2:	601a      	str	r2, [r3, #0]

	/* enable DMA globally */
	DMACConfig = DMACConfig_E;
    55f4:	4b31      	ldr	r3, [pc, #196]	; (56bc <dma_init+0x14c>)
    55f6:	2201      	movs	r2, #1
    55f8:	601a      	str	r2, [r3, #0]
	while (!(DMACConfig & DMACConfig_E));
    55fa:	bf00      	nop
    55fc:	4b2f      	ldr	r3, [pc, #188]	; (56bc <dma_init+0x14c>)
    55fe:	681b      	ldr	r3, [r3, #0]
    5600:	f003 0301 	and.w	r3, r3, #1
    5604:	2b00      	cmp	r3, #0
    5606:	d0f9      	beq.n	55fc <dma_init+0x8c>

	/* configure DMA channel 1 */
	DMACC0SrcAddr = rx_dma_lli1.src;
    5608:	4a2d      	ldr	r2, [pc, #180]	; (56c0 <dma_init+0x150>)
    560a:	4b25      	ldr	r3, [pc, #148]	; (56a0 <dma_init+0x130>)
    560c:	681b      	ldr	r3, [r3, #0]
    560e:	6013      	str	r3, [r2, #0]
	DMACC0DestAddr = rx_dma_lli1.dest;
    5610:	4a2c      	ldr	r2, [pc, #176]	; (56c4 <dma_init+0x154>)
    5612:	4b23      	ldr	r3, [pc, #140]	; (56a0 <dma_init+0x130>)
    5614:	685b      	ldr	r3, [r3, #4]
    5616:	6013      	str	r3, [r2, #0]
	DMACC0LLI = rx_dma_lli1.next_lli;
    5618:	4a2b      	ldr	r2, [pc, #172]	; (56c8 <dma_init+0x158>)
    561a:	4b21      	ldr	r3, [pc, #132]	; (56a0 <dma_init+0x130>)
    561c:	689b      	ldr	r3, [r3, #8]
    561e:	6013      	str	r3, [r2, #0]
	DMACC0Control = rx_dma_lli1.control;
    5620:	4a2a      	ldr	r2, [pc, #168]	; (56cc <dma_init+0x15c>)
    5622:	4b1f      	ldr	r3, [pc, #124]	; (56a0 <dma_init+0x130>)
    5624:	68db      	ldr	r3, [r3, #12]
    5626:	6013      	str	r3, [r2, #0]
	DMACC0Config =
    5628:	4b13      	ldr	r3, [pc, #76]	; (5678 <dma_init+0x108>)
    562a:	f24d 0206 	movw	r2, #53254	; 0xd006
    562e:	601a      	str	r2, [r3, #0]
			DIO_SSP_SRC |
			(0x2 << 11) |           /* peripheral to memory */
			DMACCxConfig_IE |       /* allow error interrupts */
			DMACCxConfig_ITC;       /* allow terminal count interrupts */

	active_buf_clkn_high = (clkn >> 20) & 0xff;
    5630:	4b27      	ldr	r3, [pc, #156]	; (56d0 <dma_init+0x160>)
    5632:	681b      	ldr	r3, [r3, #0]
    5634:	0d1b      	lsrs	r3, r3, #20
    5636:	b2db      	uxtb	r3, r3
    5638:	4a26      	ldr	r2, [pc, #152]	; (56d4 <dma_init+0x164>)
    563a:	6013      	str	r3, [r2, #0]
	active_buf_clk100ns = CLK100NS;
    563c:	4b24      	ldr	r3, [pc, #144]	; (56d0 <dma_init+0x160>)
    563e:	681b      	ldr	r3, [r3, #0]
    5640:	f3c3 0313 	ubfx	r3, r3, #0, #20
    5644:	f640 4235 	movw	r2, #3125	; 0xc35
    5648:	fb02 f203 	mul.w	r2, r2, r3
    564c:	4b22      	ldr	r3, [pc, #136]	; (56d8 <dma_init+0x168>)
    564e:	681b      	ldr	r3, [r3, #0]
    5650:	4413      	add	r3, r2
    5652:	4a22      	ldr	r2, [pc, #136]	; (56dc <dma_init+0x16c>)
    5654:	6013      	str	r3, [r2, #0]
	active_buf_channel = channel;
    5656:	4b22      	ldr	r3, [pc, #136]	; (56e0 <dma_init+0x170>)
    5658:	881b      	ldrh	r3, [r3, #0]
    565a:	b29a      	uxth	r2, r3
    565c:	4b21      	ldr	r3, [pc, #132]	; (56e4 <dma_init+0x174>)
    565e:	801a      	strh	r2, [r3, #0]

	/* reset interrupt counters */
	rx_tc = 0;
    5660:	4b21      	ldr	r3, [pc, #132]	; (56e8 <dma_init+0x178>)
    5662:	2200      	movs	r2, #0
    5664:	601a      	str	r2, [r3, #0]
	rx_err = 0;
    5666:	4b21      	ldr	r3, [pc, #132]	; (56ec <dma_init+0x17c>)
    5668:	2200      	movs	r2, #0
    566a:	601a      	str	r2, [r3, #0]
}
    566c:	46bd      	mov	sp, r7
    566e:	f85d 7b04 	ldr.w	r7, [sp], #4
    5672:	4770      	bx	lr
    5674:	400fc0c4 	.word	0x400fc0c4
    5678:	50004110 	.word	0x50004110
    567c:	50004130 	.word	0x50004130
    5680:	50004150 	.word	0x50004150
    5684:	50004170 	.word	0x50004170
    5688:	50004190 	.word	0x50004190
    568c:	500041b0 	.word	0x500041b0
    5690:	500041d0 	.word	0x500041d0
    5694:	500041f0 	.word	0x500041f0
    5698:	50004008 	.word	0x50004008
    569c:	50004010 	.word	0x50004010
    56a0:	10001060 	.word	0x10001060
    56a4:	40030008 	.word	0x40030008
    56a8:	10001078 	.word	0x10001078
    56ac:	10000bcc 	.word	0x10000bcc
    56b0:	88009032 	.word	0x88009032
    56b4:	1000102c 	.word	0x1000102c
    56b8:	e000e180 	.word	0xe000e180
    56bc:	50004030 	.word	0x50004030
    56c0:	50004100 	.word	0x50004100
    56c4:	50004104 	.word	0x50004104
    56c8:	50004108 	.word	0x50004108
    56cc:	5000410c 	.word	0x5000410c
    56d0:	10000be4 	.word	0x10000be4
    56d4:	10000be8 	.word	0x10000be8
    56d8:	40004008 	.word	0x40004008
    56dc:	10001020 	.word	0x10001020
    56e0:	1000049c 	.word	0x1000049c
    56e4:	1000098a 	.word	0x1000098a
    56e8:	10000b00 	.word	0x10000b00
    56ec:	100010ac 	.word	0x100010ac

000056f0 <dma_init_le>:

static void dma_init_le()
{
    56f0:	b480      	push	{r7}
    56f2:	b083      	sub	sp, #12
    56f4:	af00      	add	r7, sp, #0
	int i;

	/* power up GPDMA controller */
	PCONP |= PCONP_PCGPDMA;
    56f6:	4a4b      	ldr	r2, [pc, #300]	; (5824 <dma_init_le+0x134>)
    56f8:	4b4a      	ldr	r3, [pc, #296]	; (5824 <dma_init_le+0x134>)
    56fa:	681b      	ldr	r3, [r3, #0]
    56fc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
    5700:	6013      	str	r3, [r2, #0]

	/* zero out channel configs and clear interrupts */
	DMACC0Config = 0;
    5702:	4b49      	ldr	r3, [pc, #292]	; (5828 <dma_init_le+0x138>)
    5704:	2200      	movs	r2, #0
    5706:	601a      	str	r2, [r3, #0]
	DMACC1Config = 0;
    5708:	4b48      	ldr	r3, [pc, #288]	; (582c <dma_init_le+0x13c>)
    570a:	2200      	movs	r2, #0
    570c:	601a      	str	r2, [r3, #0]
	DMACC2Config = 0;
    570e:	4b48      	ldr	r3, [pc, #288]	; (5830 <dma_init_le+0x140>)
    5710:	2200      	movs	r2, #0
    5712:	601a      	str	r2, [r3, #0]
	DMACC3Config = 0;
    5714:	4b47      	ldr	r3, [pc, #284]	; (5834 <dma_init_le+0x144>)
    5716:	2200      	movs	r2, #0
    5718:	601a      	str	r2, [r3, #0]
	DMACC4Config = 0;
    571a:	4b47      	ldr	r3, [pc, #284]	; (5838 <dma_init_le+0x148>)
    571c:	2200      	movs	r2, #0
    571e:	601a      	str	r2, [r3, #0]
	DMACC5Config = 0;
    5720:	4b46      	ldr	r3, [pc, #280]	; (583c <dma_init_le+0x14c>)
    5722:	2200      	movs	r2, #0
    5724:	601a      	str	r2, [r3, #0]
	DMACC6Config = 0;
    5726:	4b46      	ldr	r3, [pc, #280]	; (5840 <dma_init_le+0x150>)
    5728:	2200      	movs	r2, #0
    572a:	601a      	str	r2, [r3, #0]
	DMACC7Config = 0;
    572c:	4b45      	ldr	r3, [pc, #276]	; (5844 <dma_init_le+0x154>)
    572e:	2200      	movs	r2, #0
    5730:	601a      	str	r2, [r3, #0]
	DMACIntTCClear = 0xFF;
    5732:	4b45      	ldr	r3, [pc, #276]	; (5848 <dma_init_le+0x158>)
    5734:	22ff      	movs	r2, #255	; 0xff
    5736:	601a      	str	r2, [r3, #0]
	DMACIntErrClr = 0xFF;
    5738:	4b44      	ldr	r3, [pc, #272]	; (584c <dma_init_le+0x15c>)
    573a:	22ff      	movs	r2, #255	; 0xff
    573c:	601a      	str	r2, [r3, #0]

	/* enable DMA globally */
	DMACConfig = DMACConfig_E;
    573e:	4b44      	ldr	r3, [pc, #272]	; (5850 <dma_init_le+0x160>)
    5740:	2201      	movs	r2, #1
    5742:	601a      	str	r2, [r3, #0]
	while (!(DMACConfig & DMACConfig_E));
    5744:	bf00      	nop
    5746:	4b42      	ldr	r3, [pc, #264]	; (5850 <dma_init_le+0x160>)
    5748:	681b      	ldr	r3, [r3, #0]
    574a:	f003 0301 	and.w	r3, r3, #1
    574e:	2b00      	cmp	r3, #0
    5750:	d0f9      	beq.n	5746 <dma_init_le+0x56>

	for (i = 0; i < 11; ++i) {
    5752:	2300      	movs	r3, #0
    5754:	607b      	str	r3, [r7, #4]
    5756:	e02a      	b.n	57ae <dma_init_le+0xbe>
		le_dma_lli[i].src = (u32)&(DIO_SSP_DR);
    5758:	4a3e      	ldr	r2, [pc, #248]	; (5854 <dma_init_le+0x164>)
    575a:	687b      	ldr	r3, [r7, #4]
    575c:	011b      	lsls	r3, r3, #4
    575e:	4413      	add	r3, r2
    5760:	4a3d      	ldr	r2, [pc, #244]	; (5858 <dma_init_le+0x168>)
    5762:	601a      	str	r2, [r3, #0]
		le_dma_lli[i].dest = (u32)&rxbuf1[4 * i];
    5764:	687b      	ldr	r3, [r7, #4]
    5766:	009b      	lsls	r3, r3, #2
    5768:	4a3c      	ldr	r2, [pc, #240]	; (585c <dma_init_le+0x16c>)
    576a:	4413      	add	r3, r2
    576c:	4619      	mov	r1, r3
    576e:	4a39      	ldr	r2, [pc, #228]	; (5854 <dma_init_le+0x164>)
    5770:	687b      	ldr	r3, [r7, #4]
    5772:	011b      	lsls	r3, r3, #4
    5774:	4413      	add	r3, r2
    5776:	6059      	str	r1, [r3, #4]
		le_dma_lli[i].next_lli = i < 10 ? (u32)&le_dma_lli[i+1] : 0;
    5778:	687b      	ldr	r3, [r7, #4]
    577a:	2b09      	cmp	r3, #9
    577c:	dc06      	bgt.n	578c <dma_init_le+0x9c>
    577e:	687b      	ldr	r3, [r7, #4]
    5780:	3301      	adds	r3, #1
    5782:	011b      	lsls	r3, r3, #4
    5784:	4a33      	ldr	r2, [pc, #204]	; (5854 <dma_init_le+0x164>)
    5786:	4413      	add	r3, r2
    5788:	461a      	mov	r2, r3
    578a:	e000      	b.n	578e <dma_init_le+0x9e>
    578c:	2200      	movs	r2, #0
    578e:	4931      	ldr	r1, [pc, #196]	; (5854 <dma_init_le+0x164>)
    5790:	687b      	ldr	r3, [r7, #4]
    5792:	011b      	lsls	r3, r3, #4
    5794:	440b      	add	r3, r1
    5796:	3308      	adds	r3, #8
    5798:	601a      	str	r2, [r3, #0]
		le_dma_lli[i].control = 4 |
    579a:	4a2e      	ldr	r2, [pc, #184]	; (5854 <dma_init_le+0x164>)
    579c:	687b      	ldr	r3, [r7, #4]
    579e:	011b      	lsls	r3, r3, #4
    57a0:	4413      	add	r3, r2
    57a2:	3308      	adds	r3, #8
    57a4:	4a2e      	ldr	r2, [pc, #184]	; (5860 <dma_init_le+0x170>)
    57a6:	605a      	str	r2, [r3, #4]

	/* enable DMA globally */
	DMACConfig = DMACConfig_E;
	while (!(DMACConfig & DMACConfig_E));

	for (i = 0; i < 11; ++i) {
    57a8:	687b      	ldr	r3, [r7, #4]
    57aa:	3301      	adds	r3, #1
    57ac:	607b      	str	r3, [r7, #4]
    57ae:	687b      	ldr	r3, [r7, #4]
    57b0:	2b0a      	cmp	r3, #10
    57b2:	ddd1      	ble.n	5758 <dma_init_le+0x68>
				DMACCxControl_DI | /* destination increment */
				DMACCxControl_I;   /* terminal count interrupt enable */
	}

	/* configure DMA channel 0 */
	DMACC0SrcAddr = le_dma_lli[0].src;
    57b4:	4a2b      	ldr	r2, [pc, #172]	; (5864 <dma_init_le+0x174>)
    57b6:	4b27      	ldr	r3, [pc, #156]	; (5854 <dma_init_le+0x164>)
    57b8:	681b      	ldr	r3, [r3, #0]
    57ba:	6013      	str	r3, [r2, #0]
	DMACC0DestAddr = le_dma_lli[0].dest;
    57bc:	4a2a      	ldr	r2, [pc, #168]	; (5868 <dma_init_le+0x178>)
    57be:	4b25      	ldr	r3, [pc, #148]	; (5854 <dma_init_le+0x164>)
    57c0:	685b      	ldr	r3, [r3, #4]
    57c2:	6013      	str	r3, [r2, #0]
	DMACC0LLI = le_dma_lli[0].next_lli;
    57c4:	4a29      	ldr	r2, [pc, #164]	; (586c <dma_init_le+0x17c>)
    57c6:	4b23      	ldr	r3, [pc, #140]	; (5854 <dma_init_le+0x164>)
    57c8:	689b      	ldr	r3, [r3, #8]
    57ca:	6013      	str	r3, [r2, #0]
	DMACC0Control = le_dma_lli[0].control;
    57cc:	4a28      	ldr	r2, [pc, #160]	; (5870 <dma_init_le+0x180>)
    57ce:	4b21      	ldr	r3, [pc, #132]	; (5854 <dma_init_le+0x164>)
    57d0:	68db      	ldr	r3, [r3, #12]
    57d2:	6013      	str	r3, [r2, #0]
	DMACC0Config =
    57d4:	4b14      	ldr	r3, [pc, #80]	; (5828 <dma_init_le+0x138>)
    57d6:	f24d 0206 	movw	r2, #53254	; 0xd006
    57da:	601a      	str	r2, [r3, #0]
			DIO_SSP_SRC |
			(0x2 << 11) |           /* peripheral to memory */
			DMACCxConfig_IE |       /* allow error interrupts */
			DMACCxConfig_ITC;       /* allow terminal count interrupts */

	active_buf_clkn_high = (clkn >> 20) & 0xff;
    57dc:	4b25      	ldr	r3, [pc, #148]	; (5874 <dma_init_le+0x184>)
    57de:	681b      	ldr	r3, [r3, #0]
    57e0:	0d1b      	lsrs	r3, r3, #20
    57e2:	b2db      	uxtb	r3, r3
    57e4:	4a24      	ldr	r2, [pc, #144]	; (5878 <dma_init_le+0x188>)
    57e6:	6013      	str	r3, [r2, #0]
	active_buf_clk100ns = CLK100NS;
    57e8:	4b22      	ldr	r3, [pc, #136]	; (5874 <dma_init_le+0x184>)
    57ea:	681b      	ldr	r3, [r3, #0]
    57ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
    57f0:	f640 4235 	movw	r2, #3125	; 0xc35
    57f4:	fb02 f203 	mul.w	r2, r2, r3
    57f8:	4b20      	ldr	r3, [pc, #128]	; (587c <dma_init_le+0x18c>)
    57fa:	681b      	ldr	r3, [r3, #0]
    57fc:	4413      	add	r3, r2
    57fe:	4a20      	ldr	r2, [pc, #128]	; (5880 <dma_init_le+0x190>)
    5800:	6013      	str	r3, [r2, #0]
	active_buf_channel = channel;
    5802:	4b20      	ldr	r3, [pc, #128]	; (5884 <dma_init_le+0x194>)
    5804:	881b      	ldrh	r3, [r3, #0]
    5806:	b29a      	uxth	r2, r3
    5808:	4b1f      	ldr	r3, [pc, #124]	; (5888 <dma_init_le+0x198>)
    580a:	801a      	strh	r2, [r3, #0]

	/* reset interrupt counters */
	rx_tc = 0;
    580c:	4b1f      	ldr	r3, [pc, #124]	; (588c <dma_init_le+0x19c>)
    580e:	2200      	movs	r2, #0
    5810:	601a      	str	r2, [r3, #0]
	rx_err = 0;
    5812:	4b1f      	ldr	r3, [pc, #124]	; (5890 <dma_init_le+0x1a0>)
    5814:	2200      	movs	r2, #0
    5816:	601a      	str	r2, [r3, #0]
}
    5818:	370c      	adds	r7, #12
    581a:	46bd      	mov	sp, r7
    581c:	f85d 7b04 	ldr.w	r7, [sp], #4
    5820:	4770      	bx	lr
    5822:	bf00      	nop
    5824:	400fc0c4 	.word	0x400fc0c4
    5828:	50004110 	.word	0x50004110
    582c:	50004130 	.word	0x50004130
    5830:	50004150 	.word	0x50004150
    5834:	50004170 	.word	0x50004170
    5838:	50004190 	.word	0x50004190
    583c:	500041b0 	.word	0x500041b0
    5840:	500041d0 	.word	0x500041d0
    5844:	500041f0 	.word	0x500041f0
    5848:	50004008 	.word	0x50004008
    584c:	50004010 	.word	0x50004010
    5850:	50004030 	.word	0x50004030
    5854:	10000b08 	.word	0x10000b08
    5858:	40030008 	.word	0x40030008
    585c:	10001078 	.word	0x10001078
    5860:	88001004 	.word	0x88001004
    5864:	50004100 	.word	0x50004100
    5868:	50004104 	.word	0x50004104
    586c:	50004108 	.word	0x50004108
    5870:	5000410c 	.word	0x5000410c
    5874:	10000be4 	.word	0x10000be4
    5878:	10000be8 	.word	0x10000be8
    587c:	40004008 	.word	0x40004008
    5880:	10001020 	.word	0x10001020
    5884:	1000049c 	.word	0x1000049c
    5888:	1000098a 	.word	0x1000098a
    588c:	10000b00 	.word	0x10000b00
    5890:	100010ac 	.word	0x100010ac

00005894 <bt_stream_dma_handler>:

void bt_stream_dma_handler(void) {
    5894:	b480      	push	{r7}
    5896:	af00      	add	r7, sp, #0
	idle_buf_clkn_high = active_buf_clkn_high;
    5898:	4b25      	ldr	r3, [pc, #148]	; (5930 <bt_stream_dma_handler+0x9c>)
    589a:	681b      	ldr	r3, [r3, #0]
    589c:	4a25      	ldr	r2, [pc, #148]	; (5934 <bt_stream_dma_handler+0xa0>)
    589e:	6013      	str	r3, [r2, #0]
	active_buf_clkn_high = (clkn >> 20) & 0xff;
    58a0:	4b25      	ldr	r3, [pc, #148]	; (5938 <bt_stream_dma_handler+0xa4>)
    58a2:	681b      	ldr	r3, [r3, #0]
    58a4:	0d1b      	lsrs	r3, r3, #20
    58a6:	b2db      	uxtb	r3, r3
    58a8:	4a21      	ldr	r2, [pc, #132]	; (5930 <bt_stream_dma_handler+0x9c>)
    58aa:	6013      	str	r3, [r2, #0]

	idle_buf_clk100ns = active_buf_clk100ns;
    58ac:	4b23      	ldr	r3, [pc, #140]	; (593c <bt_stream_dma_handler+0xa8>)
    58ae:	681b      	ldr	r3, [r3, #0]
    58b0:	4a23      	ldr	r2, [pc, #140]	; (5940 <bt_stream_dma_handler+0xac>)
    58b2:	6013      	str	r3, [r2, #0]
	active_buf_clk100ns = CLK100NS;
    58b4:	4b20      	ldr	r3, [pc, #128]	; (5938 <bt_stream_dma_handler+0xa4>)
    58b6:	681b      	ldr	r3, [r3, #0]
    58b8:	f3c3 0313 	ubfx	r3, r3, #0, #20
    58bc:	f640 4235 	movw	r2, #3125	; 0xc35
    58c0:	fb02 f203 	mul.w	r2, r2, r3
    58c4:	4b1f      	ldr	r3, [pc, #124]	; (5944 <bt_stream_dma_handler+0xb0>)
    58c6:	681b      	ldr	r3, [r3, #0]
    58c8:	4413      	add	r3, r2
    58ca:	4a1c      	ldr	r2, [pc, #112]	; (593c <bt_stream_dma_handler+0xa8>)
    58cc:	6013      	str	r3, [r2, #0]

	idle_buf_channel = active_buf_channel;
    58ce:	4b1e      	ldr	r3, [pc, #120]	; (5948 <bt_stream_dma_handler+0xb4>)
    58d0:	881b      	ldrh	r3, [r3, #0]
    58d2:	b29a      	uxth	r2, r3
    58d4:	4b1d      	ldr	r3, [pc, #116]	; (594c <bt_stream_dma_handler+0xb8>)
    58d6:	801a      	strh	r2, [r3, #0]
	active_buf_channel = channel;
    58d8:	4b1d      	ldr	r3, [pc, #116]	; (5950 <bt_stream_dma_handler+0xbc>)
    58da:	881b      	ldrh	r3, [r3, #0]
    58dc:	b29a      	uxth	r2, r3
    58de:	4b1a      	ldr	r3, [pc, #104]	; (5948 <bt_stream_dma_handler+0xb4>)
    58e0:	801a      	strh	r2, [r3, #0]

	/* interrupt on channel 0 */
	if (DMACIntStat & (1 << 0)) {
    58e2:	4b1c      	ldr	r3, [pc, #112]	; (5954 <bt_stream_dma_handler+0xc0>)
    58e4:	681b      	ldr	r3, [r3, #0]
    58e6:	f003 0301 	and.w	r3, r3, #1
    58ea:	2b00      	cmp	r3, #0
    58ec:	d01b      	beq.n	5926 <bt_stream_dma_handler+0x92>
		if (DMACIntTCStat & (1 << 0)) {
    58ee:	4b1a      	ldr	r3, [pc, #104]	; (5958 <bt_stream_dma_handler+0xc4>)
    58f0:	681b      	ldr	r3, [r3, #0]
    58f2:	f003 0301 	and.w	r3, r3, #1
    58f6:	2b00      	cmp	r3, #0
    58f8:	d007      	beq.n	590a <bt_stream_dma_handler+0x76>
			DMACIntTCClear = (1 << 0);
    58fa:	4b18      	ldr	r3, [pc, #96]	; (595c <bt_stream_dma_handler+0xc8>)
    58fc:	2201      	movs	r2, #1
    58fe:	601a      	str	r2, [r3, #0]
			++rx_tc;
    5900:	4b17      	ldr	r3, [pc, #92]	; (5960 <bt_stream_dma_handler+0xcc>)
    5902:	681b      	ldr	r3, [r3, #0]
    5904:	3301      	adds	r3, #1
    5906:	4a16      	ldr	r2, [pc, #88]	; (5960 <bt_stream_dma_handler+0xcc>)
    5908:	6013      	str	r3, [r2, #0]
		}
		if (DMACIntErrStat & (1 << 0)) {
    590a:	4b16      	ldr	r3, [pc, #88]	; (5964 <bt_stream_dma_handler+0xd0>)
    590c:	681b      	ldr	r3, [r3, #0]
    590e:	f003 0301 	and.w	r3, r3, #1
    5912:	2b00      	cmp	r3, #0
    5914:	d007      	beq.n	5926 <bt_stream_dma_handler+0x92>
			DMACIntErrClr = (1 << 0);
    5916:	4b14      	ldr	r3, [pc, #80]	; (5968 <bt_stream_dma_handler+0xd4>)
    5918:	2201      	movs	r2, #1
    591a:	601a      	str	r2, [r3, #0]
			++rx_err;
    591c:	4b13      	ldr	r3, [pc, #76]	; (596c <bt_stream_dma_handler+0xd8>)
    591e:	681b      	ldr	r3, [r3, #0]
    5920:	3301      	adds	r3, #1
    5922:	4a12      	ldr	r2, [pc, #72]	; (596c <bt_stream_dma_handler+0xd8>)
    5924:	6013      	str	r3, [r2, #0]
		}
	}
}
    5926:	46bd      	mov	sp, r7
    5928:	f85d 7b04 	ldr.w	r7, [sp], #4
    592c:	4770      	bx	lr
    592e:	bf00      	nop
    5930:	10000be8 	.word	0x10000be8
    5934:	10001028 	.word	0x10001028
    5938:	10000be4 	.word	0x10000be4
    593c:	10001020 	.word	0x10001020
    5940:	10000bc8 	.word	0x10000bc8
    5944:	40004008 	.word	0x40004008
    5948:	1000098a 	.word	0x1000098a
    594c:	10000988 	.word	0x10000988
    5950:	1000049c 	.word	0x1000049c
    5954:	50004000 	.word	0x50004000
    5958:	50004004 	.word	0x50004004
    595c:	50004008 	.word	0x50004008
    5960:	10000b00 	.word	0x10000b00
    5964:	5000400c 	.word	0x5000400c
    5968:	50004010 	.word	0x50004010
    596c:	100010ac 	.word	0x100010ac

00005970 <DMA_IRQHandler>:

void DMA_IRQHandler()
{
    5970:	b580      	push	{r7, lr}
    5972:	af00      	add	r7, sp, #0
	switch (mode) {
    5974:	4b12      	ldr	r3, [pc, #72]	; (59c0 <DMA_IRQHandler+0x50>)
    5976:	781b      	ldrb	r3, [r3, #0]
    5978:	b2db      	uxtb	r3, r3
    597a:	3b01      	subs	r3, #1
    597c:	2b0b      	cmp	r3, #11
    597e:	d81e      	bhi.n	59be <DMA_IRQHandler+0x4e>
    5980:	a201      	add	r2, pc, #4	; (adr r2, 5988 <DMA_IRQHandler+0x18>)
    5982:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    5986:	bf00      	nop
    5988:	000059b9 	.word	0x000059b9
    598c:	000059bf 	.word	0x000059bf
    5990:	000059bf 	.word	0x000059bf
    5994:	000059b9 	.word	0x000059b9
    5998:	000059bf 	.word	0x000059bf
    599c:	000059bf 	.word	0x000059bf
    59a0:	000059bf 	.word	0x000059bf
    59a4:	000059b9 	.word	0x000059b9
    59a8:	000059b9 	.word	0x000059b9
    59ac:	000059b9 	.word	0x000059b9
    59b0:	000059bf 	.word	0x000059bf
    59b4:	000059b9 	.word	0x000059b9
		case MODE_SPECAN:
		case MODE_BT_FOLLOW:
		case MODE_BT_FOLLOW_LE:
		case MODE_BT_PROMISC_LE:
		case MODE_BT_SLAVE_LE:
			bt_stream_dma_handler();
    59b8:	f7ff ff6c 	bl	5894 <bt_stream_dma_handler>
			break;
    59bc:	bf00      	nop
	}
}
    59be:	bd80      	pop	{r7, pc}
    59c0:	10000a3e 	.word	0x10000a3e

000059c4 <dio_ssp_start>:

static void dio_ssp_start()
{
    59c4:	b480      	push	{r7}
    59c6:	af00      	add	r7, sp, #0
	/* make sure the (active low) slave select signal is not active */
	DIO_SSEL_SET;
    59c8:	4b10      	ldr	r3, [pc, #64]	; (5a0c <dio_ssp_start+0x48>)
    59ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    59ce:	601a      	str	r2, [r3, #0]

	/* enable rx DMA on DIO_SSP */
	DIO_SSP_DMACR |= SSPDMACR_RXDMAE;
    59d0:	4a0f      	ldr	r2, [pc, #60]	; (5a10 <dio_ssp_start+0x4c>)
    59d2:	4b0f      	ldr	r3, [pc, #60]	; (5a10 <dio_ssp_start+0x4c>)
    59d4:	681b      	ldr	r3, [r3, #0]
    59d6:	f043 0301 	orr.w	r3, r3, #1
    59da:	6013      	str	r3, [r2, #0]
	DIO_SSP_CR1 |= SSPCR1_SSE;
    59dc:	4a0d      	ldr	r2, [pc, #52]	; (5a14 <dio_ssp_start+0x50>)
    59de:	4b0d      	ldr	r3, [pc, #52]	; (5a14 <dio_ssp_start+0x50>)
    59e0:	681b      	ldr	r3, [r3, #0]
    59e2:	f043 0302 	orr.w	r3, r3, #2
    59e6:	6013      	str	r3, [r2, #0]
	
	/* enable DMA */
	DMACC0Config |= DMACCxConfig_E;
    59e8:	4a0b      	ldr	r2, [pc, #44]	; (5a18 <dio_ssp_start+0x54>)
    59ea:	4b0b      	ldr	r3, [pc, #44]	; (5a18 <dio_ssp_start+0x54>)
    59ec:	681b      	ldr	r3, [r3, #0]
    59ee:	f043 0301 	orr.w	r3, r3, #1
    59f2:	6013      	str	r3, [r2, #0]
	ISER0 = ISER0_ISE_DMA;
    59f4:	4b09      	ldr	r3, [pc, #36]	; (5a1c <dio_ssp_start+0x58>)
    59f6:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
    59fa:	601a      	str	r2, [r3, #0]

	/* activate slave select pin */
	DIO_SSEL_CLR;
    59fc:	4b08      	ldr	r3, [pc, #32]	; (5a20 <dio_ssp_start+0x5c>)
    59fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    5a02:	601a      	str	r2, [r3, #0]
}
    5a04:	46bd      	mov	sp, r7
    5a06:	f85d 7b04 	ldr.w	r7, [sp], #4
    5a0a:	4770      	bx	lr
    5a0c:	2009c098 	.word	0x2009c098
    5a10:	40030024 	.word	0x40030024
    5a14:	40030004 	.word	0x40030004
    5a18:	50004110 	.word	0x50004110
    5a1c:	e000e100 	.word	0xe000e100
    5a20:	2009c09c 	.word	0x2009c09c

00005a24 <dio_ssp_stop>:

static void dio_ssp_stop()
{
    5a24:	b480      	push	{r7}
    5a26:	af00      	add	r7, sp, #0
	// disable CC2400's output (active low)
	DIO_SSEL_SET;
    5a28:	4b21      	ldr	r3, [pc, #132]	; (5ab0 <dio_ssp_stop+0x8c>)
    5a2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    5a2e:	601a      	str	r2, [r3, #0]

	// disable DMA on SSP; disable SSP
	DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
    5a30:	4a20      	ldr	r2, [pc, #128]	; (5ab4 <dio_ssp_stop+0x90>)
    5a32:	4b20      	ldr	r3, [pc, #128]	; (5ab4 <dio_ssp_stop+0x90>)
    5a34:	681b      	ldr	r3, [r3, #0]
    5a36:	f023 0301 	bic.w	r3, r3, #1
    5a3a:	6013      	str	r3, [r2, #0]
	DIO_SSP_CR1 &= ~SSPCR1_SSE;
    5a3c:	4a1e      	ldr	r2, [pc, #120]	; (5ab8 <dio_ssp_stop+0x94>)
    5a3e:	4b1e      	ldr	r3, [pc, #120]	; (5ab8 <dio_ssp_stop+0x94>)
    5a40:	681b      	ldr	r3, [r3, #0]
    5a42:	f023 0302 	bic.w	r3, r3, #2
    5a46:	6013      	str	r3, [r2, #0]

	// disable DMA engine:
	// refer to UM10360 LPC17xx User Manual Ch 31 Sec 31.6.1, PDF page 607

	// disable DMA interrupts
	ICER0 = ICER0_ICE_DMA;
    5a48:	4b1c      	ldr	r3, [pc, #112]	; (5abc <dio_ssp_stop+0x98>)
    5a4a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
    5a4e:	601a      	str	r2, [r3, #0]

	// disable active channels
	DMACC0Config = 0;
    5a50:	4b1b      	ldr	r3, [pc, #108]	; (5ac0 <dio_ssp_stop+0x9c>)
    5a52:	2200      	movs	r2, #0
    5a54:	601a      	str	r2, [r3, #0]
	DMACC1Config = 0;
    5a56:	4b1b      	ldr	r3, [pc, #108]	; (5ac4 <dio_ssp_stop+0xa0>)
    5a58:	2200      	movs	r2, #0
    5a5a:	601a      	str	r2, [r3, #0]
	DMACC2Config = 0;
    5a5c:	4b1a      	ldr	r3, [pc, #104]	; (5ac8 <dio_ssp_stop+0xa4>)
    5a5e:	2200      	movs	r2, #0
    5a60:	601a      	str	r2, [r3, #0]
	DMACC3Config = 0;
    5a62:	4b1a      	ldr	r3, [pc, #104]	; (5acc <dio_ssp_stop+0xa8>)
    5a64:	2200      	movs	r2, #0
    5a66:	601a      	str	r2, [r3, #0]
	DMACC4Config = 0;
    5a68:	4b19      	ldr	r3, [pc, #100]	; (5ad0 <dio_ssp_stop+0xac>)
    5a6a:	2200      	movs	r2, #0
    5a6c:	601a      	str	r2, [r3, #0]
	DMACC5Config = 0;
    5a6e:	4b19      	ldr	r3, [pc, #100]	; (5ad4 <dio_ssp_stop+0xb0>)
    5a70:	2200      	movs	r2, #0
    5a72:	601a      	str	r2, [r3, #0]
	DMACC6Config = 0;
    5a74:	4b18      	ldr	r3, [pc, #96]	; (5ad8 <dio_ssp_stop+0xb4>)
    5a76:	2200      	movs	r2, #0
    5a78:	601a      	str	r2, [r3, #0]
	DMACC7Config = 0;
    5a7a:	4b18      	ldr	r3, [pc, #96]	; (5adc <dio_ssp_stop+0xb8>)
    5a7c:	2200      	movs	r2, #0
    5a7e:	601a      	str	r2, [r3, #0]
	DMACIntTCClear = 0xFF;
    5a80:	4b17      	ldr	r3, [pc, #92]	; (5ae0 <dio_ssp_stop+0xbc>)
    5a82:	22ff      	movs	r2, #255	; 0xff
    5a84:	601a      	str	r2, [r3, #0]
	DMACIntErrClr = 0xFF;
    5a86:	4b17      	ldr	r3, [pc, #92]	; (5ae4 <dio_ssp_stop+0xc0>)
    5a88:	22ff      	movs	r2, #255	; 0xff
    5a8a:	601a      	str	r2, [r3, #0]

	// Disable the DMA controller by writing 0 to the DMA Enable bit in the DMACConfig
	// register.
	DMACConfig &= ~DMACConfig_E;
    5a8c:	4a16      	ldr	r2, [pc, #88]	; (5ae8 <dio_ssp_stop+0xc4>)
    5a8e:	4b16      	ldr	r3, [pc, #88]	; (5ae8 <dio_ssp_stop+0xc4>)
    5a90:	681b      	ldr	r3, [r3, #0]
    5a92:	f023 0301 	bic.w	r3, r3, #1
    5a96:	6013      	str	r3, [r2, #0]
	while (DMACConfig & DMACConfig_E);
    5a98:	bf00      	nop
    5a9a:	4b13      	ldr	r3, [pc, #76]	; (5ae8 <dio_ssp_stop+0xc4>)
    5a9c:	681b      	ldr	r3, [r3, #0]
    5a9e:	f003 0301 	and.w	r3, r3, #1
    5aa2:	2b00      	cmp	r3, #0
    5aa4:	d1f9      	bne.n	5a9a <dio_ssp_stop+0x76>
}
    5aa6:	46bd      	mov	sp, r7
    5aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
    5aac:	4770      	bx	lr
    5aae:	bf00      	nop
    5ab0:	2009c098 	.word	0x2009c098
    5ab4:	40030024 	.word	0x40030024
    5ab8:	40030004 	.word	0x40030004
    5abc:	e000e180 	.word	0xe000e180
    5ac0:	50004110 	.word	0x50004110
    5ac4:	50004130 	.word	0x50004130
    5ac8:	50004150 	.word	0x50004150
    5acc:	50004170 	.word	0x50004170
    5ad0:	50004190 	.word	0x50004190
    5ad4:	500041b0 	.word	0x500041b0
    5ad8:	500041d0 	.word	0x500041d0
    5adc:	500041f0 	.word	0x500041f0
    5ae0:	50004008 	.word	0x50004008
    5ae4:	50004010 	.word	0x50004010
    5ae8:	50004030 	.word	0x50004030

00005aec <cc2400_idle>:

static void cc2400_idle()
{
    5aec:	b580      	push	{r7, lr}
    5aee:	af00      	add	r7, sp, #0
	cc2400_strobe(SRFOFF);
    5af0:	2064      	movs	r0, #100	; 0x64
    5af2:	f004 f803 	bl	9afc <cc2400_strobe>
	while ((cc2400_status() & FS_LOCK)); // need to wait for unlock?
    5af6:	bf00      	nop
    5af8:	f003 fff6 	bl	9ae8 <cc2400_status>
    5afc:	4603      	mov	r3, r0
    5afe:	f003 0304 	and.w	r3, r3, #4
    5b02:	2b00      	cmp	r3, #0
    5b04:	d1f8      	bne.n	5af8 <cc2400_idle+0xc>

#ifdef UBERTOOTH_ONE
	PAEN_CLR;
    5b06:	4b0a      	ldr	r3, [pc, #40]	; (5b30 <cc2400_idle+0x44>)
    5b08:	2280      	movs	r2, #128	; 0x80
    5b0a:	601a      	str	r2, [r3, #0]
	HGM_CLR;
    5b0c:	4b08      	ldr	r3, [pc, #32]	; (5b30 <cc2400_idle+0x44>)
    5b0e:	f44f 7280 	mov.w	r2, #256	; 0x100
    5b12:	601a      	str	r2, [r3, #0]
#endif

	RXLED_CLR;
    5b14:	4b07      	ldr	r3, [pc, #28]	; (5b34 <cc2400_idle+0x48>)
    5b16:	2210      	movs	r2, #16
    5b18:	601a      	str	r2, [r3, #0]
	TXLED_CLR;
    5b1a:	4b06      	ldr	r3, [pc, #24]	; (5b34 <cc2400_idle+0x48>)
    5b1c:	f44f 7280 	mov.w	r2, #256	; 0x100
    5b20:	601a      	str	r2, [r3, #0]
	USRLED_CLR;
    5b22:	4b04      	ldr	r3, [pc, #16]	; (5b34 <cc2400_idle+0x48>)
    5b24:	2202      	movs	r2, #2
    5b26:	601a      	str	r2, [r3, #0]
	mode = MODE_IDLE;
    5b28:	4b03      	ldr	r3, [pc, #12]	; (5b38 <cc2400_idle+0x4c>)
    5b2a:	2200      	movs	r2, #0
    5b2c:	701a      	strb	r2, [r3, #0]
}
    5b2e:	bd80      	pop	{r7, pc}
    5b30:	2009c05c 	.word	0x2009c05c
    5b34:	2009c03c 	.word	0x2009c03c
    5b38:	10000a3e 	.word	0x10000a3e

00005b3c <cc2400_rx>:

/* start un-buffered rx */
static void cc2400_rx()
{
    5b3c:	b580      	push	{r7, lr}
    5b3e:	b082      	sub	sp, #8
    5b40:	af00      	add	r7, sp, #0
	u16 mdmctrl;
	if (modulation == MOD_BT_BASIC_RATE) {
    5b42:	4b28      	ldr	r3, [pc, #160]	; (5be4 <cc2400_rx+0xa8>)
    5b44:	781b      	ldrb	r3, [r3, #0]
    5b46:	b2db      	uxtb	r3, r3
    5b48:	2b00      	cmp	r3, #0
    5b4a:	d102      	bne.n	5b52 <cc2400_rx+0x16>
		mdmctrl = 0x0029; // 160 kHz frequency deviation
    5b4c:	2329      	movs	r3, #41	; 0x29
    5b4e:	80fb      	strh	r3, [r7, #6]
    5b50:	e008      	b.n	5b64 <cc2400_rx+0x28>
	} else if (modulation == MOD_BT_LOW_ENERGY) {
    5b52:	4b24      	ldr	r3, [pc, #144]	; (5be4 <cc2400_rx+0xa8>)
    5b54:	781b      	ldrb	r3, [r3, #0]
    5b56:	b2db      	uxtb	r3, r3
    5b58:	2b01      	cmp	r3, #1
    5b5a:	d102      	bne.n	5b62 <cc2400_rx+0x26>
		mdmctrl = 0x0040; // 250 kHz frequency deviation
    5b5c:	2340      	movs	r3, #64	; 0x40
    5b5e:	80fb      	strh	r3, [r7, #6]
    5b60:	e000      	b.n	5b64 <cc2400_rx+0x28>
	} else {
		/* oops */
		return;
    5b62:	e03b      	b.n	5bdc <cc2400_rx+0xa0>
	}

	cc2400_set(MANAND,  0x7fff);
    5b64:	200d      	movs	r0, #13
    5b66:	f647 71ff 	movw	r1, #32767	; 0x7fff
    5b6a:	f003 ff05 	bl	9978 <cc2400_set>
	cc2400_set(LMTST,   0x2b22);
    5b6e:	2012      	movs	r0, #18
    5b70:	f642 3122 	movw	r1, #11042	; 0x2b22
    5b74:	f003 ff00 	bl	9978 <cc2400_set>
	cc2400_set(MDMTST0, 0x164b); // without PRNG
    5b78:	2014      	movs	r0, #20
    5b7a:	f241 614b 	movw	r1, #5707	; 0x164b
    5b7e:	f003 fefb 	bl	9978 <cc2400_set>
//	cc2400_set(GRMDM,   0x01e1); // un-buffered mode, GFSK
	cc2400_set(GRMDM,   0x0301); // un-buffered mode, GFSK
    5b82:	2020      	movs	r0, #32
    5b84:	f240 3101 	movw	r1, #769	; 0x301
    5b88:	f003 fef6 	bl	9978 <cc2400_set>
	//      |  | |   |  +--------> CRC off
	//      |  | |   +-----------> sync word: 8 MSB bits of SYNC_WORD
	//      |  | +---------------> 2 preamble bytes of 01010101
	//      |  +-----------------> not packet mode
	//      +--------------------> un-buffered mode
	cc2400_set(FSDIV,   2427 - 1); // 1 MHz IF
    5b8c:	2002      	movs	r0, #2
    5b8e:	f640 117a 	movw	r1, #2426	; 0x97a
    5b92:	f003 fef1 	bl	9978 <cc2400_set>
	cc2400_set(MDMCTRL, 0x0029);
    5b96:	2003      	movs	r0, #3
    5b98:	2129      	movs	r1, #41	; 0x29
    5b9a:	f003 feed 	bl	9978 <cc2400_set>

	// Set up CS register
	cs_threshold_calc_and_set();
    5b9e:	f7fe fe01 	bl	47a4 <cs_threshold_calc_and_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    5ba2:	bf00      	nop
    5ba4:	f003 ffa0 	bl	9ae8 <cc2400_status>
    5ba8:	4603      	mov	r3, r0
    5baa:	f003 0340 	and.w	r3, r3, #64	; 0x40
    5bae:	2b00      	cmp	r3, #0
    5bb0:	d0f8      	beq.n	5ba4 <cc2400_rx+0x68>
	cc2400_strobe(SFSON);
    5bb2:	2061      	movs	r0, #97	; 0x61
    5bb4:	f003 ffa2 	bl	9afc <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    5bb8:	bf00      	nop
    5bba:	f003 ff95 	bl	9ae8 <cc2400_status>
    5bbe:	4603      	mov	r3, r0
    5bc0:	f003 0304 	and.w	r3, r3, #4
    5bc4:	2b00      	cmp	r3, #0
    5bc6:	d0f8      	beq.n	5bba <cc2400_rx+0x7e>
	cc2400_strobe(SRX);
    5bc8:	2062      	movs	r0, #98	; 0x62
    5bca:	f003 ff97 	bl	9afc <cc2400_strobe>
#ifdef UBERTOOTH_ONE
	PAEN_SET;
    5bce:	4b06      	ldr	r3, [pc, #24]	; (5be8 <cc2400_rx+0xac>)
    5bd0:	2280      	movs	r2, #128	; 0x80
    5bd2:	601a      	str	r2, [r3, #0]
	HGM_SET;
    5bd4:	4b04      	ldr	r3, [pc, #16]	; (5be8 <cc2400_rx+0xac>)
    5bd6:	f44f 7280 	mov.w	r2, #256	; 0x100
    5bda:	601a      	str	r2, [r3, #0]
#endif
}
    5bdc:	3708      	adds	r7, #8
    5bde:	46bd      	mov	sp, r7
    5be0:	bd80      	pop	{r7, pc}
    5be2:	bf00      	nop
    5be4:	10000a42 	.word	0x10000a42
    5be8:	2009c058 	.word	0x2009c058

00005bec <cc2400_rx_sync>:

/* start un-buffered rx */
static void cc2400_rx_sync(u32 sync)
{
    5bec:	b580      	push	{r7, lr}
    5bee:	b084      	sub	sp, #16
    5bf0:	af00      	add	r7, sp, #0
    5bf2:	6078      	str	r0, [r7, #4]
	u16 grmdm, mdmctrl;

	if (modulation == MOD_BT_BASIC_RATE) {
    5bf4:	4b33      	ldr	r3, [pc, #204]	; (5cc4 <cc2400_rx_sync+0xd8>)
    5bf6:	781b      	ldrb	r3, [r3, #0]
    5bf8:	b2db      	uxtb	r3, r3
    5bfa:	2b00      	cmp	r3, #0
    5bfc:	d105      	bne.n	5c0a <cc2400_rx_sync+0x1e>
		mdmctrl = 0x0029; // 160 kHz frequency deviation
    5bfe:	2329      	movs	r3, #41	; 0x29
    5c00:	81bb      	strh	r3, [r7, #12]
		grmdm = 0x0461; // un-buffered mode, packet w/ sync word detection
    5c02:	f240 4361 	movw	r3, #1121	; 0x461
    5c06:	81fb      	strh	r3, [r7, #14]
    5c08:	e00b      	b.n	5c22 <cc2400_rx_sync+0x36>
		//   |  |  | +---------------> 0 preamble bytes of 01010101
		//   |  |  +-----------------> packet mode
		//   |  +--------------------> un-buffered mode
		//   +-----------------------> sync error bits: 0

	} else if (modulation == MOD_BT_LOW_ENERGY) {
    5c0a:	4b2e      	ldr	r3, [pc, #184]	; (5cc4 <cc2400_rx_sync+0xd8>)
    5c0c:	781b      	ldrb	r3, [r3, #0]
    5c0e:	b2db      	uxtb	r3, r3
    5c10:	2b01      	cmp	r3, #1
    5c12:	d105      	bne.n	5c20 <cc2400_rx_sync+0x34>
		mdmctrl = 0x0040; // 250 kHz frequency deviation
    5c14:	2340      	movs	r3, #64	; 0x40
    5c16:	81bb      	strh	r3, [r7, #12]
		grmdm = 0x0561; // un-buffered mode, packet w/ sync word detection
    5c18:	f240 5361 	movw	r3, #1377	; 0x561
    5c1c:	81fb      	strh	r3, [r7, #14]
    5c1e:	e000      	b.n	5c22 <cc2400_rx_sync+0x36>
		//   |  +--------------------> un-buffered mode
		//   +-----------------------> sync error bits: 0

	} else {
		/* oops */
		return;
    5c20:	e04d      	b.n	5cbe <cc2400_rx_sync+0xd2>
	}

	cc2400_set(MANAND,  0x7fff);
    5c22:	200d      	movs	r0, #13
    5c24:	f647 71ff 	movw	r1, #32767	; 0x7fff
    5c28:	f003 fea6 	bl	9978 <cc2400_set>
	cc2400_set(LMTST,   0x2b22);
    5c2c:	2012      	movs	r0, #18
    5c2e:	f642 3122 	movw	r1, #11042	; 0x2b22
    5c32:	f003 fea1 	bl	9978 <cc2400_set>

	cc2400_set(MDMTST0, 0x124b);
    5c36:	2014      	movs	r0, #20
    5c38:	f241 214b 	movw	r1, #4683	; 0x124b
    5c3c:	f003 fe9c 	bl	9978 <cc2400_set>
	//    +--------------------> PRNG off
	//
	// ref: CC2400 datasheet page 67
	// AFC settling explained page 41/42

	cc2400_set(GRMDM,   grmdm);
    5c40:	89fb      	ldrh	r3, [r7, #14]
    5c42:	2020      	movs	r0, #32
    5c44:	4619      	mov	r1, r3
    5c46:	f003 fe97 	bl	9978 <cc2400_set>

	cc2400_set(SYNCL,   sync & 0xffff);
    5c4a:	687b      	ldr	r3, [r7, #4]
    5c4c:	b29b      	uxth	r3, r3
    5c4e:	202c      	movs	r0, #44	; 0x2c
    5c50:	4619      	mov	r1, r3
    5c52:	f003 fe91 	bl	9978 <cc2400_set>
	cc2400_set(SYNCH,   (sync >> 16) & 0xffff);
    5c56:	687b      	ldr	r3, [r7, #4]
    5c58:	0c1b      	lsrs	r3, r3, #16
    5c5a:	b29b      	uxth	r3, r3
    5c5c:	202d      	movs	r0, #45	; 0x2d
    5c5e:	4619      	mov	r1, r3
    5c60:	f003 fe8a 	bl	9978 <cc2400_set>
	
	cc2400_set(FSDIV,   channel - 1); // 1 MHz IF
    5c64:	4b18      	ldr	r3, [pc, #96]	; (5cc8 <cc2400_rx_sync+0xdc>)
    5c66:	881b      	ldrh	r3, [r3, #0]
    5c68:	b29b      	uxth	r3, r3
    5c6a:	3b01      	subs	r3, #1
    5c6c:	b29b      	uxth	r3, r3
    5c6e:	2002      	movs	r0, #2
    5c70:	4619      	mov	r1, r3
    5c72:	f003 fe81 	bl	9978 <cc2400_set>
	cc2400_set(MDMCTRL, mdmctrl);
    5c76:	89bb      	ldrh	r3, [r7, #12]
    5c78:	2003      	movs	r0, #3
    5c7a:	4619      	mov	r1, r3
    5c7c:	f003 fe7c 	bl	9978 <cc2400_set>

	// Set up CS register
	cs_threshold_calc_and_set();
    5c80:	f7fe fd90 	bl	47a4 <cs_threshold_calc_and_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    5c84:	bf00      	nop
    5c86:	f003 ff2f 	bl	9ae8 <cc2400_status>
    5c8a:	4603      	mov	r3, r0
    5c8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
    5c90:	2b00      	cmp	r3, #0
    5c92:	d0f8      	beq.n	5c86 <cc2400_rx_sync+0x9a>
	cc2400_strobe(SFSON);
    5c94:	2061      	movs	r0, #97	; 0x61
    5c96:	f003 ff31 	bl	9afc <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    5c9a:	bf00      	nop
    5c9c:	f003 ff24 	bl	9ae8 <cc2400_status>
    5ca0:	4603      	mov	r3, r0
    5ca2:	f003 0304 	and.w	r3, r3, #4
    5ca6:	2b00      	cmp	r3, #0
    5ca8:	d0f8      	beq.n	5c9c <cc2400_rx_sync+0xb0>
	cc2400_strobe(SRX);
    5caa:	2062      	movs	r0, #98	; 0x62
    5cac:	f003 ff26 	bl	9afc <cc2400_strobe>
#ifdef UBERTOOTH_ONE
	PAEN_SET;
    5cb0:	4b06      	ldr	r3, [pc, #24]	; (5ccc <cc2400_rx_sync+0xe0>)
    5cb2:	2280      	movs	r2, #128	; 0x80
    5cb4:	601a      	str	r2, [r3, #0]
	HGM_SET;
    5cb6:	4b05      	ldr	r3, [pc, #20]	; (5ccc <cc2400_rx_sync+0xe0>)
    5cb8:	f44f 7280 	mov.w	r2, #256	; 0x100
    5cbc:	601a      	str	r2, [r3, #0]
#endif
}
    5cbe:	3710      	adds	r7, #16
    5cc0:	46bd      	mov	sp, r7
    5cc2:	bd80      	pop	{r7, pc}
    5cc4:	10000a42 	.word	0x10000a42
    5cc8:	1000049c 	.word	0x1000049c
    5ccc:	2009c058 	.word	0x2009c058

00005cd0 <le_transmit>:
 * All modulation parameters are set within this function. The data
 * should not be pre-whitened, but the CRC should be calculated and
 * included in the data length.
 */
void le_transmit(u32 aa, u8 len, u8 *data)
{
    5cd0:	b580      	push	{r7, lr}
    5cd2:	b09a      	sub	sp, #104	; 0x68
    5cd4:	af00      	add	r7, sp, #0
    5cd6:	60f8      	str	r0, [r7, #12]
    5cd8:	460b      	mov	r3, r1
    5cda:	607a      	str	r2, [r7, #4]
    5cdc:	72fb      	strb	r3, [r7, #11]
	u8 tx_len;
	u8 byte;
	u16 gio_save;

	// first four bytes: AA
	for (i = 0; i < 4; ++i) {
    5cde:	2300      	movs	r3, #0
    5ce0:	667b      	str	r3, [r7, #100]	; 0x64
    5ce2:	e035      	b.n	5d50 <le_transmit+0x80>
		byte = aa & 0xff;
    5ce4:	68fb      	ldr	r3, [r7, #12]
    5ce6:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
		aa >>= 8;
    5cea:	68fb      	ldr	r3, [r7, #12]
    5cec:	0a1b      	lsrs	r3, r3, #8
    5cee:	60fb      	str	r3, [r7, #12]
		txbuf[i] = 0;
    5cf0:	f107 0210 	add.w	r2, r7, #16
    5cf4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    5cf6:	4413      	add	r3, r2
    5cf8:	2200      	movs	r2, #0
    5cfa:	701a      	strb	r2, [r3, #0]
		for (j = 0; j < 8; ++j) {
    5cfc:	2300      	movs	r3, #0
    5cfe:	663b      	str	r3, [r7, #96]	; 0x60
    5d00:	e020      	b.n	5d44 <le_transmit+0x74>
			txbuf[i] |= (byte & 1) << (7 - j);
    5d02:	f107 0210 	add.w	r2, r7, #16
    5d06:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    5d08:	4413      	add	r3, r2
    5d0a:	781b      	ldrb	r3, [r3, #0]
    5d0c:	b2d9      	uxtb	r1, r3
    5d0e:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
    5d12:	f003 0301 	and.w	r3, r3, #1
    5d16:	6e3a      	ldr	r2, [r7, #96]	; 0x60
    5d18:	f1c2 0207 	rsb	r2, r2, #7
    5d1c:	4093      	lsls	r3, r2
    5d1e:	b2db      	uxtb	r3, r3
    5d20:	460a      	mov	r2, r1
    5d22:	4313      	orrs	r3, r2
    5d24:	b2db      	uxtb	r3, r3
    5d26:	b2d9      	uxtb	r1, r3
    5d28:	f107 0210 	add.w	r2, r7, #16
    5d2c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    5d2e:	4413      	add	r3, r2
    5d30:	460a      	mov	r2, r1
    5d32:	701a      	strb	r2, [r3, #0]
			byte >>= 1;
    5d34:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
    5d38:	085b      	lsrs	r3, r3, #1
    5d3a:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	// first four bytes: AA
	for (i = 0; i < 4; ++i) {
		byte = aa & 0xff;
		aa >>= 8;
		txbuf[i] = 0;
		for (j = 0; j < 8; ++j) {
    5d3e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    5d40:	3301      	adds	r3, #1
    5d42:	663b      	str	r3, [r7, #96]	; 0x60
    5d44:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    5d46:	2b07      	cmp	r3, #7
    5d48:	d9db      	bls.n	5d02 <le_transmit+0x32>
	u8 tx_len;
	u8 byte;
	u16 gio_save;

	// first four bytes: AA
	for (i = 0; i < 4; ++i) {
    5d4a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    5d4c:	3301      	adds	r3, #1
    5d4e:	667b      	str	r3, [r7, #100]	; 0x64
    5d50:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    5d52:	2b03      	cmp	r3, #3
    5d54:	d9c6      	bls.n	5ce4 <le_transmit+0x14>
			byte >>= 1;
		}
	}

	// whiten the data and copy it into the txbuf
	int idx = whitening_index[btle_channel_index(channel-2402)];
    5d56:	4b93      	ldr	r3, [pc, #588]	; (5fa4 <le_transmit+0x2d4>)
    5d58:	881b      	ldrh	r3, [r3, #0]
    5d5a:	b29b      	uxth	r3, r3
    5d5c:	b2db      	uxtb	r3, r3
    5d5e:	3b62      	subs	r3, #98	; 0x62
    5d60:	b2db      	uxtb	r3, r3
    5d62:	4618      	mov	r0, r3
    5d64:	f002 fb9c 	bl	84a0 <btle_channel_index>
    5d68:	4603      	mov	r3, r0
    5d6a:	461a      	mov	r2, r3
    5d6c:	4b8e      	ldr	r3, [pc, #568]	; (5fa8 <le_transmit+0x2d8>)
    5d6e:	5c9b      	ldrb	r3, [r3, r2]
    5d70:	65bb      	str	r3, [r7, #88]	; 0x58
	for (i = 0; i < len; ++i) {
    5d72:	2300      	movs	r3, #0
    5d74:	667b      	str	r3, [r7, #100]	; 0x64
    5d76:	e050      	b.n	5e1a <le_transmit+0x14a>
		byte = data[i];
    5d78:	687a      	ldr	r2, [r7, #4]
    5d7a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    5d7c:	4413      	add	r3, r2
    5d7e:	781b      	ldrb	r3, [r3, #0]
    5d80:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
		txbuf[i+4] = 0;
    5d84:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    5d86:	3304      	adds	r3, #4
    5d88:	f107 0268 	add.w	r2, r7, #104	; 0x68
    5d8c:	4413      	add	r3, r2
    5d8e:	2200      	movs	r2, #0
    5d90:	f803 2c58 	strb.w	r2, [r3, #-88]
		for (j = 0; j < 8; ++j) {
    5d94:	2300      	movs	r3, #0
    5d96:	663b      	str	r3, [r7, #96]	; 0x60
    5d98:	e039      	b.n	5e0e <le_transmit+0x13e>
			bit = (byte & 1) ^ whitening[idx];
    5d9a:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
    5d9e:	f003 0301 	and.w	r3, r3, #1
    5da2:	4982      	ldr	r1, [pc, #520]	; (5fac <le_transmit+0x2dc>)
    5da4:	6dba      	ldr	r2, [r7, #88]	; 0x58
    5da6:	440a      	add	r2, r1
    5da8:	7812      	ldrb	r2, [r2, #0]
    5daa:	4053      	eors	r3, r2
    5dac:	657b      	str	r3, [r7, #84]	; 0x54
			idx = (idx + 1) % sizeof(whitening);
    5dae:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    5db0:	3301      	adds	r3, #1
    5db2:	4619      	mov	r1, r3
    5db4:	4b7e      	ldr	r3, [pc, #504]	; (5fb0 <le_transmit+0x2e0>)
    5db6:	fba1 2303 	umull	r2, r3, r1, r3
    5dba:	1ac8      	subs	r0, r1, r3
    5dbc:	0840      	lsrs	r0, r0, #1
    5dbe:	4403      	add	r3, r0
    5dc0:	099a      	lsrs	r2, r3, #6
    5dc2:	4613      	mov	r3, r2
    5dc4:	01db      	lsls	r3, r3, #7
    5dc6:	1a9b      	subs	r3, r3, r2
    5dc8:	1aca      	subs	r2, r1, r3
    5dca:	65ba      	str	r2, [r7, #88]	; 0x58
			byte >>= 1;
    5dcc:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
    5dd0:	085b      	lsrs	r3, r3, #1
    5dd2:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
			txbuf[i+4] |= bit << (7 - j);
    5dd6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    5dd8:	3304      	adds	r3, #4
    5dda:	6e7a      	ldr	r2, [r7, #100]	; 0x64
    5ddc:	3204      	adds	r2, #4
    5dde:	f107 0168 	add.w	r1, r7, #104	; 0x68
    5de2:	440a      	add	r2, r1
    5de4:	f812 2c58 	ldrb.w	r2, [r2, #-88]
    5de8:	b2d1      	uxtb	r1, r2
    5dea:	6e3a      	ldr	r2, [r7, #96]	; 0x60
    5dec:	f1c2 0207 	rsb	r2, r2, #7
    5df0:	4610      	mov	r0, r2
    5df2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
    5df4:	4082      	lsls	r2, r0
    5df6:	b2d2      	uxtb	r2, r2
    5df8:	430a      	orrs	r2, r1
    5dfa:	b2d2      	uxtb	r2, r2
    5dfc:	b2d2      	uxtb	r2, r2
    5dfe:	f107 0168 	add.w	r1, r7, #104	; 0x68
    5e02:	440b      	add	r3, r1
    5e04:	f803 2c58 	strb.w	r2, [r3, #-88]
	// whiten the data and copy it into the txbuf
	int idx = whitening_index[btle_channel_index(channel-2402)];
	for (i = 0; i < len; ++i) {
		byte = data[i];
		txbuf[i+4] = 0;
		for (j = 0; j < 8; ++j) {
    5e08:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    5e0a:	3301      	adds	r3, #1
    5e0c:	663b      	str	r3, [r7, #96]	; 0x60
    5e0e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    5e10:	2b07      	cmp	r3, #7
    5e12:	d9c2      	bls.n	5d9a <le_transmit+0xca>
		}
	}

	// whiten the data and copy it into the txbuf
	int idx = whitening_index[btle_channel_index(channel-2402)];
	for (i = 0; i < len; ++i) {
    5e14:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    5e16:	3301      	adds	r3, #1
    5e18:	667b      	str	r3, [r7, #100]	; 0x64
    5e1a:	7afa      	ldrb	r2, [r7, #11]
    5e1c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    5e1e:	429a      	cmp	r2, r3
    5e20:	d8aa      	bhi.n	5d78 <le_transmit+0xa8>
			byte >>= 1;
			txbuf[i+4] |= bit << (7 - j);
		}
	}

	len += 4; // include the AA in len
    5e22:	7afb      	ldrb	r3, [r7, #11]
    5e24:	3304      	adds	r3, #4
    5e26:	72fb      	strb	r3, [r7, #11]

	// Bluetooth-like modulation
	cc2400_set(MANAND,  0x7fff);
    5e28:	200d      	movs	r0, #13
    5e2a:	f647 71ff 	movw	r1, #32767	; 0x7fff
    5e2e:	f003 fda3 	bl	9978 <cc2400_set>
	cc2400_set(LMTST,   0x2b22);    // LNA and receive mixers test register
    5e32:	2012      	movs	r0, #18
    5e34:	f642 3122 	movw	r1, #11042	; 0x2b22
    5e38:	f003 fd9e 	bl	9978 <cc2400_set>
	cc2400_set(MDMTST0, 0x134b);    // no PRNG
    5e3c:	2014      	movs	r0, #20
    5e3e:	f241 314b 	movw	r1, #4939	; 0x134b
    5e42:	f003 fd99 	bl	9978 <cc2400_set>

	cc2400_set(GRMDM,   0x0c01);
    5e46:	2020      	movs	r0, #32
    5e48:	f640 4101 	movw	r1, #3073	; 0xc01
    5e4c:	f003 fd94 	bl	9978 <cc2400_set>
	//      |  | |   +-----------> sync word: 8 MSB bits of SYNC_WORD
	//      |  | +---------------> 0 preamble bytes of 01010101
	//      |  +-----------------> packet mode
	//      +--------------------> buffered mode

	cc2400_set(FSDIV,   channel);
    5e50:	4b54      	ldr	r3, [pc, #336]	; (5fa4 <le_transmit+0x2d4>)
    5e52:	881b      	ldrh	r3, [r3, #0]
    5e54:	b29b      	uxth	r3, r3
    5e56:	2002      	movs	r0, #2
    5e58:	4619      	mov	r1, r3
    5e5a:	f003 fd8d 	bl	9978 <cc2400_set>
	cc2400_set(FREND,   0b1011);    // amplifier level (-7 dBm, picked from hat)
    5e5e:	2005      	movs	r0, #5
    5e60:	210b      	movs	r1, #11
    5e62:	f003 fd89 	bl	9978 <cc2400_set>
	cc2400_set(MDMCTRL, 0x0040);    // 250 kHz frequency deviation
    5e66:	2003      	movs	r0, #3
    5e68:	2140      	movs	r1, #64	; 0x40
    5e6a:	f003 fd85 	bl	9978 <cc2400_set>
	cc2400_set(INT,     0x0014);	// FIFO_THRESHOLD: 20 bytes
    5e6e:	2023      	movs	r0, #35	; 0x23
    5e70:	2114      	movs	r1, #20
    5e72:	f003 fd81 	bl	9978 <cc2400_set>

	// sync byte depends on the first transmitted bit of the AA
	if (aa & 1)
    5e76:	68fb      	ldr	r3, [r7, #12]
    5e78:	f003 0301 	and.w	r3, r3, #1
    5e7c:	2b00      	cmp	r3, #0
    5e7e:	d005      	beq.n	5e8c <le_transmit+0x1bc>
		cc2400_set(SYNCH,   0xaaaa);
    5e80:	202d      	movs	r0, #45	; 0x2d
    5e82:	f64a 21aa 	movw	r1, #43690	; 0xaaaa
    5e86:	f003 fd77 	bl	9978 <cc2400_set>
    5e8a:	e004      	b.n	5e96 <le_transmit+0x1c6>
	else
		cc2400_set(SYNCH,   0x5555);
    5e8c:	202d      	movs	r0, #45	; 0x2d
    5e8e:	f245 5155 	movw	r1, #21845	; 0x5555
    5e92:	f003 fd71 	bl	9978 <cc2400_set>

	// set GIO to FIFO_FULL
	gio_save = cc2400_get(IOCFG);
    5e96:	2008      	movs	r0, #8
    5e98:	f003 fd58 	bl	994c <cc2400_get>
    5e9c:	4603      	mov	r3, r0
    5e9e:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
	cc2400_set(IOCFG, (GIO_FIFO_FULL << 9) | (gio_save & 0x1ff));
    5ea2:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
    5ea6:	f3c3 0308 	ubfx	r3, r3, #0, #9
    5eaa:	b29b      	uxth	r3, r3
    5eac:	f443 439c 	orr.w	r3, r3, #19968	; 0x4e00
    5eb0:	b29b      	uxth	r3, r3
    5eb2:	b29b      	uxth	r3, r3
    5eb4:	2008      	movs	r0, #8
    5eb6:	4619      	mov	r1, r3
    5eb8:	f003 fd5e 	bl	9978 <cc2400_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    5ebc:	bf00      	nop
    5ebe:	f003 fe13 	bl	9ae8 <cc2400_status>
    5ec2:	4603      	mov	r3, r0
    5ec4:	f003 0340 	and.w	r3, r3, #64	; 0x40
    5ec8:	2b00      	cmp	r3, #0
    5eca:	d0f8      	beq.n	5ebe <le_transmit+0x1ee>
	cc2400_strobe(SFSON);
    5ecc:	2061      	movs	r0, #97	; 0x61
    5ece:	f003 fe15 	bl	9afc <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    5ed2:	bf00      	nop
    5ed4:	f003 fe08 	bl	9ae8 <cc2400_status>
    5ed8:	4603      	mov	r3, r0
    5eda:	f003 0304 	and.w	r3, r3, #4
    5ede:	2b00      	cmp	r3, #0
    5ee0:	d0f8      	beq.n	5ed4 <le_transmit+0x204>
	TXLED_SET;
    5ee2:	4b34      	ldr	r3, [pc, #208]	; (5fb4 <le_transmit+0x2e4>)
    5ee4:	f44f 7280 	mov.w	r2, #256	; 0x100
    5ee8:	601a      	str	r2, [r3, #0]
#ifdef UBERTOOTH_ONE
	PAEN_SET;
    5eea:	4b33      	ldr	r3, [pc, #204]	; (5fb8 <le_transmit+0x2e8>)
    5eec:	2280      	movs	r2, #128	; 0x80
    5eee:	601a      	str	r2, [r3, #0]
#endif
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    5ef0:	bf00      	nop
    5ef2:	200e      	movs	r0, #14
    5ef4:	f003 fd2a 	bl	994c <cc2400_get>
    5ef8:	4603      	mov	r3, r0
    5efa:	f003 031f 	and.w	r3, r3, #31
    5efe:	2b0f      	cmp	r3, #15
    5f00:	d1f7      	bne.n	5ef2 <le_transmit+0x222>
	cc2400_strobe(STX);
    5f02:	2063      	movs	r0, #99	; 0x63
    5f04:	f003 fdfa 	bl	9afc <cc2400_strobe>

	// put the packet into the FIFO
	for (i = 0; i < len; i += 16) {
    5f08:	2300      	movs	r3, #0
    5f0a:	667b      	str	r3, [r7, #100]	; 0x64
    5f0c:	e021      	b.n	5f52 <le_transmit+0x282>
		while (GIO6) ; // wait for the FIFO to drain (FIFO_FULL false)
    5f0e:	bf00      	nop
    5f10:	4b2a      	ldr	r3, [pc, #168]	; (5fbc <le_transmit+0x2ec>)
    5f12:	681b      	ldr	r3, [r3, #0]
    5f14:	f003 0304 	and.w	r3, r3, #4
    5f18:	2b00      	cmp	r3, #0
    5f1a:	d1f9      	bne.n	5f10 <le_transmit+0x240>
		tx_len = len - i;
    5f1c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    5f1e:	b2db      	uxtb	r3, r3
    5f20:	7afa      	ldrb	r2, [r7, #11]
    5f22:	1ad3      	subs	r3, r2, r3
    5f24:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		if (tx_len > 16)
    5f28:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
    5f2c:	2b10      	cmp	r3, #16
    5f2e:	d902      	bls.n	5f36 <le_transmit+0x266>
			tx_len = 16;
    5f30:	2310      	movs	r3, #16
    5f32:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		cc2400_spi_buf(FIFOREG, tx_len, txbuf + i);
    5f36:	f107 0210 	add.w	r2, r7, #16
    5f3a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    5f3c:	4413      	add	r3, r2
    5f3e:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
    5f42:	2070      	movs	r0, #112	; 0x70
    5f44:	4611      	mov	r1, r2
    5f46:	461a      	mov	r2, r3
    5f48:	f003 fd58 	bl	99fc <cc2400_spi_buf>
#endif
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
	cc2400_strobe(STX);

	// put the packet into the FIFO
	for (i = 0; i < len; i += 16) {
    5f4c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    5f4e:	3310      	adds	r3, #16
    5f50:	667b      	str	r3, [r7, #100]	; 0x64
    5f52:	7afa      	ldrb	r2, [r7, #11]
    5f54:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    5f56:	429a      	cmp	r2, r3
    5f58:	d8d9      	bhi.n	5f0e <le_transmit+0x23e>
		if (tx_len > 16)
			tx_len = 16;
		cc2400_spi_buf(FIFOREG, tx_len, txbuf + i);
	}

	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    5f5a:	bf00      	nop
    5f5c:	200e      	movs	r0, #14
    5f5e:	f003 fcf5 	bl	994c <cc2400_get>
    5f62:	4603      	mov	r3, r0
    5f64:	f003 031f 	and.w	r3, r3, #31
    5f68:	2b0f      	cmp	r3, #15
    5f6a:	d1f7      	bne.n	5f5c <le_transmit+0x28c>
	TXLED_CLR;
    5f6c:	4b14      	ldr	r3, [pc, #80]	; (5fc0 <le_transmit+0x2f0>)
    5f6e:	f44f 7280 	mov.w	r2, #256	; 0x100
    5f72:	601a      	str	r2, [r3, #0]

	cc2400_strobe(SRFOFF);
    5f74:	2064      	movs	r0, #100	; 0x64
    5f76:	f003 fdc1 	bl	9afc <cc2400_strobe>
	while ((cc2400_status() & FS_LOCK));
    5f7a:	bf00      	nop
    5f7c:	f003 fdb4 	bl	9ae8 <cc2400_status>
    5f80:	4603      	mov	r3, r0
    5f82:	f003 0304 	and.w	r3, r3, #4
    5f86:	2b00      	cmp	r3, #0
    5f88:	d1f8      	bne.n	5f7c <le_transmit+0x2ac>

#ifdef UBERTOOTH_ONE
	PAEN_CLR;
    5f8a:	4b0e      	ldr	r3, [pc, #56]	; (5fc4 <le_transmit+0x2f4>)
    5f8c:	2280      	movs	r2, #128	; 0x80
    5f8e:	601a      	str	r2, [r3, #0]
#endif

	// reset GIO
	cc2400_set(IOCFG, gio_save);
    5f90:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
    5f94:	2008      	movs	r0, #8
    5f96:	4619      	mov	r1, r3
    5f98:	f003 fcee 	bl	9978 <cc2400_set>
}
    5f9c:	3768      	adds	r7, #104	; 0x68
    5f9e:	46bd      	mov	sp, r7
    5fa0:	bd80      	pop	{r7, pc}
    5fa2:	bf00      	nop
    5fa4:	1000049c 	.word	0x1000049c
    5fa8:	0000af48 	.word	0x0000af48
    5fac:	0000aec8 	.word	0x0000aec8
    5fb0:	02040811 	.word	0x02040811
    5fb4:	2009c038 	.word	0x2009c038
    5fb8:	2009c058 	.word	0x2009c058
    5fbc:	2009c054 	.word	0x2009c054
    5fc0:	2009c03c 	.word	0x2009c03c
    5fc4:	2009c05c 	.word	0x2009c05c

00005fc8 <le_jam>:

void le_jam(void) {
    5fc8:	b580      	push	{r7, lr}
    5fca:	af00      	add	r7, sp, #0
#ifdef TX_ENABLE
	cc2400_set(MANAND,  0x7fff);
    5fcc:	200d      	movs	r0, #13
    5fce:	f647 71ff 	movw	r1, #32767	; 0x7fff
    5fd2:	f003 fcd1 	bl	9978 <cc2400_set>
	cc2400_set(LMTST,   0x2b22);    // LNA and receive mixers test register
    5fd6:	2012      	movs	r0, #18
    5fd8:	f642 3122 	movw	r1, #11042	; 0x2b22
    5fdc:	f003 fccc 	bl	9978 <cc2400_set>
	cc2400_set(MDMTST0, 0x234b);    // PRNG, 1 MHz offset
    5fe0:	2014      	movs	r0, #20
    5fe2:	f242 314b 	movw	r1, #9035	; 0x234b
    5fe6:	f003 fcc7 	bl	9978 <cc2400_set>

	cc2400_set(GRMDM,   0x0c01);
    5fea:	2020      	movs	r0, #32
    5fec:	f640 4101 	movw	r1, #3073	; 0xc01
    5ff0:	f003 fcc2 	bl	9978 <cc2400_set>
	//      |  | +---------------> 0 preamble bytes of 01010101
	//      |  +-----------------> packet mode
	//      +--------------------> buffered mode

	// cc2400_set(FSDIV,   channel);
	cc2400_set(FREND,   0b1011);    // amplifier level (-7 dBm, picked from hat)
    5ff4:	2005      	movs	r0, #5
    5ff6:	210b      	movs	r1, #11
    5ff8:	f003 fcbe 	bl	9978 <cc2400_set>
	cc2400_set(MDMCTRL, 0x0040);    // 250 kHz frequency deviation
    5ffc:	2003      	movs	r0, #3
    5ffe:	2140      	movs	r1, #64	; 0x40
    6000:	f003 fcba 	bl	9978 <cc2400_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    6004:	bf00      	nop
    6006:	f003 fd6f 	bl	9ae8 <cc2400_status>
    600a:	4603      	mov	r3, r0
    600c:	f003 0340 	and.w	r3, r3, #64	; 0x40
    6010:	2b00      	cmp	r3, #0
    6012:	d0f8      	beq.n	6006 <le_jam+0x3e>
	cc2400_strobe(SFSON);
    6014:	2061      	movs	r0, #97	; 0x61
    6016:	f003 fd71 	bl	9afc <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    601a:	bf00      	nop
    601c:	f003 fd64 	bl	9ae8 <cc2400_status>
    6020:	4603      	mov	r3, r0
    6022:	f003 0304 	and.w	r3, r3, #4
    6026:	2b00      	cmp	r3, #0
    6028:	d0f8      	beq.n	601c <le_jam+0x54>
	TXLED_SET;
    602a:	4b0a      	ldr	r3, [pc, #40]	; (6054 <le_jam+0x8c>)
    602c:	f44f 7280 	mov.w	r2, #256	; 0x100
    6030:	601a      	str	r2, [r3, #0]
#ifdef UBERTOOTH_ONE
	PAEN_SET;
    6032:	4b09      	ldr	r3, [pc, #36]	; (6058 <le_jam+0x90>)
    6034:	2280      	movs	r2, #128	; 0x80
    6036:	601a      	str	r2, [r3, #0]
#endif
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    6038:	bf00      	nop
    603a:	200e      	movs	r0, #14
    603c:	f003 fc86 	bl	994c <cc2400_get>
    6040:	4603      	mov	r3, r0
    6042:	f003 031f 	and.w	r3, r3, #31
    6046:	2b0f      	cmp	r3, #15
    6048:	d1f7      	bne.n	603a <le_jam+0x72>
	cc2400_strobe(STX);
    604a:	2063      	movs	r0, #99	; 0x63
    604c:	f003 fd56 	bl	9afc <cc2400_strobe>
#endif
}
    6050:	bd80      	pop	{r7, pc}
    6052:	bf00      	nop
    6054:	2009c038 	.word	0x2009c038
    6058:	2009c058 	.word	0x2009c058

0000605c <hop>:

/* TODO - return whether hop happened, or should caller have to keep
 * track of this? */ 
//weiping hop
void hop(void)
{
    605c:	b580      	push	{r7, lr}
    605e:	af00      	add	r7, sp, #0
	do_hop = 0;
    6060:	4b3b      	ldr	r3, [pc, #236]	; (6150 <hop+0xf4>)
    6062:	2200      	movs	r2, #0
    6064:	701a      	strb	r2, [r3, #0]

	// No hopping, if channel is set correctly, do nothing
	if (hop_mode == HOP_NONE) {
    6066:	4b3b      	ldr	r3, [pc, #236]	; (6154 <hop+0xf8>)
    6068:	781b      	ldrb	r3, [r3, #0]
    606a:	2b00      	cmp	r3, #0
    606c:	d100      	bne.n	6070 <hop+0x14>
#ifdef UBERTOOTH_ONE
//		PAEN_SET;
//		HGM_SET;
#endif
*/
		return;
    606e:	e06e      	b.n	614e <hop+0xf2>
}

	// Slow sweep (100 hops/sec)
	else if (hop_mode == HOP_SWEEP) {
    6070:	4b38      	ldr	r3, [pc, #224]	; (6154 <hop+0xf8>)
    6072:	781b      	ldrb	r3, [r3, #0]
    6074:	2b01      	cmp	r3, #1
    6076:	d114      	bne.n	60a2 <hop+0x46>
		channel += 32;
    6078:	4b37      	ldr	r3, [pc, #220]	; (6158 <hop+0xfc>)
    607a:	881b      	ldrh	r3, [r3, #0]
    607c:	b29b      	uxth	r3, r3
    607e:	3320      	adds	r3, #32
    6080:	b29a      	uxth	r2, r3
    6082:	4b35      	ldr	r3, [pc, #212]	; (6158 <hop+0xfc>)
    6084:	801a      	strh	r2, [r3, #0]
		if (channel > 2480)
    6086:	4b34      	ldr	r3, [pc, #208]	; (6158 <hop+0xfc>)
    6088:	881b      	ldrh	r3, [r3, #0]
    608a:	b29b      	uxth	r3, r3
    608c:	f5b3 6f1b 	cmp.w	r3, #2480	; 0x9b0
    6090:	d935      	bls.n	60fe <hop+0xa2>
			channel -= 79;
    6092:	4b31      	ldr	r3, [pc, #196]	; (6158 <hop+0xfc>)
    6094:	881b      	ldrh	r3, [r3, #0]
    6096:	b29b      	uxth	r3, r3
    6098:	3b4f      	subs	r3, #79	; 0x4f
    609a:	b29a      	uxth	r2, r3
    609c:	4b2e      	ldr	r3, [pc, #184]	; (6158 <hop+0xfc>)
    609e:	801a      	strh	r2, [r3, #0]
    60a0:	e02d      	b.n	60fe <hop+0xa2>
	}

	else if (hop_mode == HOP_BLUETOOTH) {
    60a2:	4b2c      	ldr	r3, [pc, #176]	; (6154 <hop+0xf8>)
    60a4:	781b      	ldrb	r3, [r3, #0]
    60a6:	2b02      	cmp	r3, #2
    60a8:	d10d      	bne.n	60c6 <hop+0x6a>
		TXLED_SET;
    60aa:	4b2c      	ldr	r3, [pc, #176]	; (615c <hop+0x100>)
    60ac:	f44f 7280 	mov.w	r2, #256	; 0x100
    60b0:	601a      	str	r2, [r3, #0]
		channel = next_hop(clkn);
    60b2:	4b2b      	ldr	r3, [pc, #172]	; (6160 <hop+0x104>)
    60b4:	681b      	ldr	r3, [r3, #0]
    60b6:	4618      	mov	r0, r3
    60b8:	f002 f904 	bl	82c4 <next_hop>
    60bc:	4603      	mov	r3, r0
    60be:	461a      	mov	r2, r3
    60c0:	4b25      	ldr	r3, [pc, #148]	; (6158 <hop+0xfc>)
    60c2:	801a      	strh	r2, [r3, #0]
    60c4:	e01b      	b.n	60fe <hop+0xa2>
	}

	else if (hop_mode == HOP_BTLE) {
    60c6:	4b23      	ldr	r3, [pc, #140]	; (6154 <hop+0xf8>)
    60c8:	781b      	ldrb	r3, [r3, #0]
    60ca:	2b03      	cmp	r3, #3
    60cc:	d10b      	bne.n	60e6 <hop+0x8a>
		TXLED_SET;
    60ce:	4b23      	ldr	r3, [pc, #140]	; (615c <hop+0x100>)
    60d0:	f44f 7280 	mov.w	r2, #256	; 0x100
    60d4:	601a      	str	r2, [r3, #0]
		channel = btle_next_hop(&le);
    60d6:	4823      	ldr	r0, [pc, #140]	; (6164 <hop+0x108>)
    60d8:	f002 f9ba 	bl	8450 <btle_next_hop>
    60dc:	4603      	mov	r3, r0
    60de:	461a      	mov	r2, r3
    60e0:	4b1d      	ldr	r3, [pc, #116]	; (6158 <hop+0xfc>)
    60e2:	801a      	strh	r2, [r3, #0]
    60e4:	e00b      	b.n	60fe <hop+0xa2>
	}

	else if (hop_mode == HOP_DIRECT) {
    60e6:	4b1b      	ldr	r3, [pc, #108]	; (6154 <hop+0xf8>)
    60e8:	781b      	ldrb	r3, [r3, #0]
    60ea:	2b04      	cmp	r3, #4
    60ec:	d107      	bne.n	60fe <hop+0xa2>
		TXLED_SET;
    60ee:	4b1b      	ldr	r3, [pc, #108]	; (615c <hop+0x100>)
    60f0:	f44f 7280 	mov.w	r2, #256	; 0x100
    60f4:	601a      	str	r2, [r3, #0]
		channel = hop_direct_channel;
    60f6:	4b1c      	ldr	r3, [pc, #112]	; (6168 <hop+0x10c>)
    60f8:	881a      	ldrh	r2, [r3, #0]
    60fa:	4b17      	ldr	r3, [pc, #92]	; (6158 <hop+0xfc>)
    60fc:	801a      	strh	r2, [r3, #0]
	}

        /* IDLE mode, but leave amp on, so don't call cc2400_idle(). */
	cc2400_strobe(SRFOFF);
    60fe:	2064      	movs	r0, #100	; 0x64
    6100:	f003 fcfc 	bl	9afc <cc2400_strobe>
	while ((cc2400_status() & FS_LOCK)); // need to wait for unlock?
    6104:	bf00      	nop
    6106:	f003 fcef 	bl	9ae8 <cc2400_status>
    610a:	4603      	mov	r3, r0
    610c:	f003 0304 	and.w	r3, r3, #4
    6110:	2b00      	cmp	r3, #0
    6112:	d1f8      	bne.n	6106 <hop+0xaa>

	/* Retune */
	cc2400_set(FSDIV, channel - 1);
    6114:	4b10      	ldr	r3, [pc, #64]	; (6158 <hop+0xfc>)
    6116:	881b      	ldrh	r3, [r3, #0]
    6118:	b29b      	uxth	r3, r3
    611a:	3b01      	subs	r3, #1
    611c:	b29b      	uxth	r3, r3
    611e:	2002      	movs	r0, #2
    6120:	4619      	mov	r1, r3
    6122:	f003 fc29 	bl	9978 <cc2400_set>
	
	/* Update CS register if hopping.  */
	if (hop_mode > 0) {
    6126:	4b0b      	ldr	r3, [pc, #44]	; (6154 <hop+0xf8>)
    6128:	781b      	ldrb	r3, [r3, #0]
    612a:	2b00      	cmp	r3, #0
    612c:	d001      	beq.n	6132 <hop+0xd6>
		cs_threshold_calc_and_set();
    612e:	f7fe fb39 	bl	47a4 <cs_threshold_calc_and_set>
	}

	/* Wait for lock */
	cc2400_strobe(SFSON);
    6132:	2061      	movs	r0, #97	; 0x61
    6134:	f003 fce2 	bl	9afc <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    6138:	bf00      	nop
    613a:	f003 fcd5 	bl	9ae8 <cc2400_status>
    613e:	4603      	mov	r3, r0
    6140:	f003 0304 	and.w	r3, r3, #4
    6144:	2b00      	cmp	r3, #0
    6146:	d0f8      	beq.n	613a <hop+0xde>
	
	/* RX mode */
	cc2400_strobe(SRX);
    6148:	2062      	movs	r0, #98	; 0x62
    614a:	f003 fcd7 	bl	9afc <cc2400_strobe>

}
    614e:	bd80      	pop	{r7, pc}
    6150:	1000097d 	.word	0x1000097d
    6154:	1000097c 	.word	0x1000097c
    6158:	1000049c 	.word	0x1000049c
    615c:	2009c038 	.word	0x2009c038
    6160:	10000be4 	.word	0x10000be4
    6164:	10000458 	.word	0x10000458
    6168:	10000980 	.word	0x10000980

0000616c <bt_stream_rx>:

/* Bluetooth packet monitoring */
void bt_stream_rx()
{
    616c:	b580      	push	{r7, lr}
    616e:	b082      	sub	sp, #8
    6170:	af00      	add	r7, sp, #0
	u8 *tmp = NULL;
    6172:	2300      	movs	r3, #0
    6174:	607b      	str	r3, [r7, #4]
	int8_t rssi;
	int i;
	int16_t packet_offset;
	int8_t rssi_at_trigger;
		
	RXLED_CLR;
    6176:	4b6d      	ldr	r3, [pc, #436]	; (632c <bt_stream_rx+0x1c0>)
    6178:	2210      	movs	r2, #16
    617a:	601a      	str	r2, [r3, #0]
	USRLED_CLR;
    617c:	4b6b      	ldr	r3, [pc, #428]	; (632c <bt_stream_rx+0x1c0>)
    617e:	2202      	movs	r2, #2
    6180:	601a      	str	r2, [r3, #0]
	dio_ssp_init();
    6182:	f003 fb27 	bl	97d4 <dio_ssp_init>
	dma_init();
    6186:	f7ff f9f3 	bl	5570 <dma_init>
	dio_ssp_start();
    618a:	f7ff fc1b 	bl	59c4 <dio_ssp_start>
	
	
	cc2400_set(MANAND, 0x7fff);
    618e:	200d      	movs	r0, #13
    6190:	f647 71ff 	movw	r1, #32767	; 0x7fff
    6194:	f003 fbf0 	bl	9978 <cc2400_set>
        cc2400_set(LMTST,   0x2b22);
    6198:	2012      	movs	r0, #18
    619a:	f642 3122 	movw	r1, #11042	; 0x2b22
    619e:	f003 fbeb 	bl	9978 <cc2400_set>
        cc2400_set(MDMTST0, 0x164b);
    61a2:	2014      	movs	r0, #20
    61a4:	f241 614b 	movw	r1, #5707	; 0x164b
    61a8:	f003 fbe6 	bl	9978 <cc2400_set>
        cc2400_set(FSDIV,   2441 - 1);
    61ac:	2002      	movs	r0, #2
    61ae:	f640 1188 	movw	r1, #2440	; 0x988
    61b2:	f003 fbe1 	bl	9978 <cc2400_set>
        cc2400_set(SYNCH,   0xf9ae);
    61b6:	202d      	movs	r0, #45	; 0x2d
    61b8:	f64f 11ae 	movw	r1, #63918	; 0xf9ae
    61bc:	f003 fbdc 	bl	9978 <cc2400_set>
        cc2400_set(SYNCL,   0x1584);
    61c0:	202c      	movs	r0, #44	; 0x2c
    61c2:	f241 5184 	movw	r1, #5508	; 0x1584
    61c6:	f003 fbd7 	bl	9978 <cc2400_set>
        cc2400_set(MDMCTRL, 0x0040);
    61ca:	2003      	movs	r0, #3
    61cc:	2140      	movs	r1, #64	; 0x40
    61ce:	f003 fbd3 	bl	9978 <cc2400_set>
        cc2400_set(GRMDM, 0x0f60);
    61d2:	2020      	movs	r0, #32
    61d4:	f44f 6176 	mov.w	r1, #3936	; 0xf60
    61d8:	f003 fbce 	bl	9978 <cc2400_set>

        while (!(cc2400_status() & XOSC16M_STABLE));
    61dc:	bf00      	nop
    61de:	f003 fc83 	bl	9ae8 <cc2400_status>
    61e2:	4603      	mov	r3, r0
    61e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
    61e8:	2b00      	cmp	r3, #0
    61ea:	d0f8      	beq.n	61de <bt_stream_rx+0x72>
        cc2400_strobe(SFSON);
    61ec:	2061      	movs	r0, #97	; 0x61
    61ee:	f003 fc85 	bl	9afc <cc2400_strobe>
        while (!(cc2400_status() & FS_LOCK));
    61f2:	bf00      	nop
    61f4:	f003 fc78 	bl	9ae8 <cc2400_status>
    61f8:	4603      	mov	r3, r0
    61fa:	f003 0304 	and.w	r3, r3, #4
    61fe:	2b00      	cmp	r3, #0
    6200:	d0f8      	beq.n	61f4 <bt_stream_rx+0x88>
#ifdef UBERTOOTH_ONE
        PAEN_SET;
    6202:	4b4b      	ldr	r3, [pc, #300]	; (6330 <bt_stream_rx+0x1c4>)
    6204:	2280      	movs	r2, #128	; 0x80
    6206:	601a      	str	r2, [r3, #0]
        HGM_SET;
    6208:	4b49      	ldr	r3, [pc, #292]	; (6330 <bt_stream_rx+0x1c4>)
    620a:	f44f 7280 	mov.w	r2, #256	; 0x100
    620e:	601a      	str	r2, [r3, #0]
#endif
        cc2400_strobe(SRX);
    6210:	2062      	movs	r0, #98	; 0x62
    6212:	f003 fc73 	bl	9afc <cc2400_strobe>
        while (!(cc2400_status() & SYNC_RECEIVED));
    6216:	bf00      	nop
    6218:	f003 fc66 	bl	9ae8 <cc2400_status>
    621c:	4603      	mov	r3, r0
    621e:	f003 0310 	and.w	r3, r3, #16
    6222:	2b00      	cmp	r3, #0
    6224:	d0f8      	beq.n	6218 <bt_stream_rx+0xac>
	

	clkn_init ();
    6226:	f7ff f8a9 	bl	537c <clkn_init>
	T0TC = 2250;
    622a:	4b42      	ldr	r3, [pc, #264]	; (6334 <bt_stream_rx+0x1c8>)
    622c:	f640 02ca 	movw	r2, #2250	; 0x8ca
    6230:	601a      	str	r2, [r3, #0]

	USRLED_SET;
    6232:	4b41      	ldr	r3, [pc, #260]	; (6338 <bt_stream_rx+0x1cc>)
    6234:	2202      	movs	r2, #2
    6236:	601a      	str	r2, [r3, #0]
	
	cs_trigger_enable();
    6238:	f7fe faee 	bl	4818 <cs_trigger_enable>

	hold = 0;
    623c:	2300      	movs	r3, #0
    623e:	70fb      	strb	r3, [r7, #3]

	while ((requested_mode == MODE_RX_SYMBOLS) ||
    6240:	e063      	b.n	630a <bt_stream_rx+0x19e>
		/* If timer says time to hop, do it. TODO - set
		 * per-channel carrier sense threshold. Set by
		 * firmware or host. TODO - if hop happened, clear
		 * hold. */
//		while (do_hop);
		while (clkn % 4 != 2);
    6242:	bf00      	nop
    6244:	4b3d      	ldr	r3, [pc, #244]	; (633c <bt_stream_rx+0x1d0>)
    6246:	681b      	ldr	r3, [r3, #0]
    6248:	f003 0303 	and.w	r3, r3, #3
    624c:	2b02      	cmp	r3, #2
    624e:	d1f9      	bne.n	6244 <bt_stream_rx+0xd8>
		hop();
    6250:	f7ff ff04 	bl	605c <hop>

		RXLED_CLR;
    6254:	4b35      	ldr	r3, [pc, #212]	; (632c <bt_stream_rx+0x1c0>)
    6256:	2210      	movs	r2, #16
    6258:	601a      	str	r2, [r3, #0]
			}
			rssi_add(rssi);
		}
*/
		/* Keep buffer swapping in sync with DMA. */
		if (rx_tc % 2) {
    625a:	4b39      	ldr	r3, [pc, #228]	; (6340 <bt_stream_rx+0x1d4>)
    625c:	681b      	ldr	r3, [r3, #0]
    625e:	f003 0301 	and.w	r3, r3, #1
    6262:	2b00      	cmp	r3, #0
    6264:	d009      	beq.n	627a <bt_stream_rx+0x10e>
			tmp = active_rxbuf;
    6266:	4b37      	ldr	r3, [pc, #220]	; (6344 <bt_stream_rx+0x1d8>)
    6268:	681b      	ldr	r3, [r3, #0]
    626a:	607b      	str	r3, [r7, #4]
			active_rxbuf = idle_rxbuf;
    626c:	4b36      	ldr	r3, [pc, #216]	; (6348 <bt_stream_rx+0x1dc>)
    626e:	681b      	ldr	r3, [r3, #0]
    6270:	4a34      	ldr	r2, [pc, #208]	; (6344 <bt_stream_rx+0x1d8>)
    6272:	6013      	str	r3, [r2, #0]
			idle_rxbuf = tmp;
    6274:	4a34      	ldr	r2, [pc, #208]	; (6348 <bt_stream_rx+0x1dc>)
    6276:	687b      	ldr	r3, [r7, #4]
    6278:	6013      	str	r3, [r2, #0]
		}

		if (rx_err) {
    627a:	4b34      	ldr	r3, [pc, #208]	; (634c <bt_stream_rx+0x1e0>)
    627c:	681b      	ldr	r3, [r3, #0]
    627e:	2b00      	cmp	r3, #0
    6280:	d007      	beq.n	6292 <bt_stream_rx+0x126>
			status |= DMA_ERROR;
    6282:	4b33      	ldr	r3, [pc, #204]	; (6350 <bt_stream_rx+0x1e4>)
    6284:	781b      	ldrb	r3, [r3, #0]
    6286:	b2db      	uxtb	r3, r3
    6288:	f043 0302 	orr.w	r3, r3, #2
    628c:	b2da      	uxtb	r2, r3
    628e:	4b30      	ldr	r3, [pc, #192]	; (6350 <bt_stream_rx+0x1e4>)
    6290:	701a      	strb	r2, [r3, #0]
		}

		/* No DMA transfer? */
		if (!rx_tc)
    6292:	4b2b      	ldr	r3, [pc, #172]	; (6340 <bt_stream_rx+0x1d4>)
    6294:	681b      	ldr	r3, [r3, #0]
    6296:	2b00      	cmp	r3, #0
    6298:	d100      	bne.n	629c <bt_stream_rx+0x130>
			goto rx_continue;
    629a:	e02b      	b.n	62f4 <bt_stream_rx+0x188>

		/* Missed a DMA trasfer? */
		if (rx_tc > 1)
    629c:	4b28      	ldr	r3, [pc, #160]	; (6340 <bt_stream_rx+0x1d4>)
    629e:	681b      	ldr	r3, [r3, #0]
    62a0:	2b01      	cmp	r3, #1
    62a2:	d907      	bls.n	62b4 <bt_stream_rx+0x148>
			status |= DMA_OVERFLOW;
    62a4:	4b2a      	ldr	r3, [pc, #168]	; (6350 <bt_stream_rx+0x1e4>)
    62a6:	781b      	ldrb	r3, [r3, #0]
    62a8:	b2db      	uxtb	r3, r3
    62aa:	f043 0301 	orr.w	r3, r3, #1
    62ae:	b2da      	uxtb	r2, r3
    62b0:	4b27      	ldr	r3, [pc, #156]	; (6350 <bt_stream_rx+0x1e4>)
    62b2:	701a      	strb	r2, [r3, #0]
			goto rx_continue;
		}
		hold--;
*/		
		/* Queue data from DMA buffer. */
		switch (hop_mode) {
    62b4:	4b27      	ldr	r3, [pc, #156]	; (6354 <bt_stream_rx+0x1e8>)
    62b6:	781b      	ldrb	r3, [r3, #0]
    62b8:	2b02      	cmp	r3, #2
    62ba:	d10d      	bne.n	62d8 <bt_stream_rx+0x16c>
			case HOP_BLUETOOTH:
				//if ((packet_offset = find_access_code(idle_rxbuf)) >= 0) {
				//		clock_trim = 20 - packet_offset;
						if (enqueue(BR_PACKET, idle_rxbuf)) {
    62bc:	4b22      	ldr	r3, [pc, #136]	; (6348 <bt_stream_rx+0x1dc>)
    62be:	681b      	ldr	r3, [r3, #0]
    62c0:	2000      	movs	r0, #0
    62c2:	4619      	mov	r1, r3
    62c4:	f7fe f900 	bl	44c8 <enqueue>
    62c8:	4603      	mov	r3, r0
    62ca:	2b00      	cmp	r3, #0
    62cc:	d003      	beq.n	62d6 <bt_stream_rx+0x16a>
								RXLED_SET;
    62ce:	4b1a      	ldr	r3, [pc, #104]	; (6338 <bt_stream_rx+0x1cc>)
    62d0:	2210      	movs	r2, #16
    62d2:	601a      	str	r2, [r3, #0]
						}
				//}
				break;
    62d4:	e00e      	b.n	62f4 <bt_stream_rx+0x188>
    62d6:	e00d      	b.n	62f4 <bt_stream_rx+0x188>
			default:
				if (enqueue(BR_PACKET, idle_rxbuf)) {
    62d8:	4b1b      	ldr	r3, [pc, #108]	; (6348 <bt_stream_rx+0x1dc>)
    62da:	681b      	ldr	r3, [r3, #0]
    62dc:	2000      	movs	r0, #0
    62de:	4619      	mov	r1, r3
    62e0:	f7fe f8f2 	bl	44c8 <enqueue>
    62e4:	4603      	mov	r3, r0
    62e6:	2b00      	cmp	r3, #0
    62e8:	d003      	beq.n	62f2 <bt_stream_rx+0x186>
						RXLED_SET;
    62ea:	4b13      	ldr	r3, [pc, #76]	; (6338 <bt_stream_rx+0x1cc>)
    62ec:	2210      	movs	r2, #16
    62ee:	601a      	str	r2, [r3, #0]
				}
				break;
    62f0:	e7ff      	b.n	62f2 <bt_stream_rx+0x186>
    62f2:	bf00      	nop
		}

	rx_continue:
		handle_usb(clkn);
    62f4:	4b11      	ldr	r3, [pc, #68]	; (633c <bt_stream_rx+0x1d0>)
    62f6:	681b      	ldr	r3, [r3, #0]
    62f8:	4618      	mov	r0, r3
    62fa:	f002 faf1 	bl	88e0 <handle_usb>
		rx_tc = 0;
    62fe:	4b10      	ldr	r3, [pc, #64]	; (6340 <bt_stream_rx+0x1d4>)
    6300:	2200      	movs	r2, #0
    6302:	601a      	str	r2, [r3, #0]
		rx_err = 0;
    6304:	4b11      	ldr	r3, [pc, #68]	; (634c <bt_stream_rx+0x1e0>)
    6306:	2200      	movs	r2, #0
    6308:	601a      	str	r2, [r3, #0]
	
	cs_trigger_enable();

	hold = 0;

	while ((requested_mode == MODE_RX_SYMBOLS) ||
    630a:	4b13      	ldr	r3, [pc, #76]	; (6358 <bt_stream_rx+0x1ec>)
    630c:	781b      	ldrb	r3, [r3, #0]
    630e:	b2db      	uxtb	r3, r3
    6310:	2b01      	cmp	r3, #1
    6312:	d096      	beq.n	6242 <bt_stream_rx+0xd6>
		   (requested_mode == MODE_BT_FOLLOW)) {
    6314:	4b10      	ldr	r3, [pc, #64]	; (6358 <bt_stream_rx+0x1ec>)
    6316:	781b      	ldrb	r3, [r3, #0]
    6318:	b2db      	uxtb	r3, r3
	
	cs_trigger_enable();

	hold = 0;

	while ((requested_mode == MODE_RX_SYMBOLS) ||
    631a:	2b08      	cmp	r3, #8
    631c:	d091      	beq.n	6242 <bt_stream_rx+0xd6>

	/* This call is a nop so far. Since bt_rx_stream() starts the
	 * stream, it makes sense that it would stop it. TODO - how
	 * should setup/teardown be handled? Should every new mode be
	 * starting from scratch? */
	dio_ssp_stop();
    631e:	f7ff fb81 	bl	5a24 <dio_ssp_stop>
	cs_trigger_disable();
    6322:	f7fe fa97 	bl	4854 <cs_trigger_disable>
}
    6326:	3708      	adds	r7, #8
    6328:	46bd      	mov	sp, r7
    632a:	bd80      	pop	{r7, pc}
    632c:	2009c03c 	.word	0x2009c03c
    6330:	2009c058 	.word	0x2009c058
    6334:	40004008 	.word	0x40004008
    6338:	2009c038 	.word	0x2009c038
    633c:	10000be4 	.word	0x10000be4
    6340:	10000b00 	.word	0x10000b00
    6344:	10000450 	.word	0x10000450
    6348:	10000454 	.word	0x10000454
    634c:	100010ac 	.word	0x100010ac
    6350:	10000a48 	.word	0x10000a48
    6354:	1000097c 	.word	0x1000097c
    6358:	10000a3f 	.word	0x10000a3f

0000635c <le_set_access_address>:

/* set LE access address */
static void le_set_access_address(u32 aa) {
    635c:	b580      	push	{r7, lr}
    635e:	b084      	sub	sp, #16
    6360:	af00      	add	r7, sp, #0
    6362:	6078      	str	r0, [r7, #4]
	u32 aa_rev;

	le.access_address = aa;
    6364:	4a09      	ldr	r2, [pc, #36]	; (638c <le_set_access_address+0x30>)
    6366:	687b      	ldr	r3, [r7, #4]
    6368:	6013      	str	r3, [r2, #0]
	aa_rev = rbit(aa);
    636a:	6878      	ldr	r0, [r7, #4]
    636c:	f003 f932 	bl	95d4 <rbit>
    6370:	60f8      	str	r0, [r7, #12]
	le.syncl = aa_rev & 0xffff;
    6372:	68fb      	ldr	r3, [r7, #12]
    6374:	b29a      	uxth	r2, r3
    6376:	4b05      	ldr	r3, [pc, #20]	; (638c <le_set_access_address+0x30>)
    6378:	80da      	strh	r2, [r3, #6]
	le.synch = aa_rev >> 16;
    637a:	68fb      	ldr	r3, [r7, #12]
    637c:	0c1b      	lsrs	r3, r3, #16
    637e:	b29a      	uxth	r2, r3
    6380:	4b02      	ldr	r3, [pc, #8]	; (638c <le_set_access_address+0x30>)
    6382:	809a      	strh	r2, [r3, #4]
}
    6384:	3710      	adds	r7, #16
    6386:	46bd      	mov	sp, r7
    6388:	bd80      	pop	{r7, pc}
    638a:	bf00      	nop
    638c:	10000458 	.word	0x10000458

00006390 <reset_le>:

/* reset le state, called by bt_generic_le and bt_follow_le() */
void reset_le() {
    6390:	b580      	push	{r7, lr}
    6392:	af00      	add	r7, sp, #0
	le_set_access_address(0x8e89bed6);     // advertising channel access address
    6394:	481f      	ldr	r0, [pc, #124]	; (6414 <reset_le+0x84>)
    6396:	f7ff ffe1 	bl	635c <le_set_access_address>
	le.crc_init  = 0x555555;	       // advertising channel CRCInit
    639a:	4b1f      	ldr	r3, [pc, #124]	; (6418 <reset_le+0x88>)
    639c:	4a1f      	ldr	r2, [pc, #124]	; (641c <reset_le+0x8c>)
    639e:	609a      	str	r2, [r3, #8]
	le.crc_init_reversed = 0xAAAAAA;
    63a0:	4b1d      	ldr	r3, [pc, #116]	; (6418 <reset_le+0x88>)
    63a2:	4a1f      	ldr	r2, [pc, #124]	; (6420 <reset_le+0x90>)
    63a4:	60da      	str	r2, [r3, #12]
	le.crc_verify = 1;
    63a6:	4b1c      	ldr	r3, [pc, #112]	; (6418 <reset_le+0x88>)
    63a8:	2201      	movs	r2, #1
    63aa:	611a      	str	r2, [r3, #16]
	le.last_packet = 0;
    63ac:	4b1a      	ldr	r3, [pc, #104]	; (6418 <reset_le+0x88>)
    63ae:	2200      	movs	r2, #0
    63b0:	641a      	str	r2, [r3, #64]	; 0x40

	le.link_state = LINK_INACTIVE;
    63b2:	4b19      	ldr	r3, [pc, #100]	; (6418 <reset_le+0x88>)
    63b4:	2200      	movs	r2, #0
    63b6:	751a      	strb	r2, [r3, #20]

	le.channel_idx = 0;
    63b8:	4b17      	ldr	r3, [pc, #92]	; (6418 <reset_le+0x88>)
    63ba:	2200      	movs	r2, #0
    63bc:	755a      	strb	r2, [r3, #21]
	le.channel_increment = 0;
    63be:	4b16      	ldr	r3, [pc, #88]	; (6418 <reset_le+0x88>)
    63c0:	2200      	movs	r2, #0
    63c2:	759a      	strb	r2, [r3, #22]

	le.conn_epoch = 0;
    63c4:	4b14      	ldr	r3, [pc, #80]	; (6418 <reset_le+0x88>)
    63c6:	2200      	movs	r2, #0
    63c8:	619a      	str	r2, [r3, #24]
	le.interval_timer = 0;
    63ca:	4b13      	ldr	r3, [pc, #76]	; (6418 <reset_le+0x88>)
    63cc:	2200      	movs	r2, #0
    63ce:	839a      	strh	r2, [r3, #28]
	le.conn_interval = 0;
    63d0:	4b11      	ldr	r3, [pc, #68]	; (6418 <reset_le+0x88>)
    63d2:	2200      	movs	r2, #0
    63d4:	83da      	strh	r2, [r3, #30]
	le.conn_interval = 0;
    63d6:	4b10      	ldr	r3, [pc, #64]	; (6418 <reset_le+0x88>)
    63d8:	2200      	movs	r2, #0
    63da:	83da      	strh	r2, [r3, #30]
	le.conn_count = 0;
    63dc:	4b0e      	ldr	r3, [pc, #56]	; (6418 <reset_le+0x88>)
    63de:	2200      	movs	r2, #0
    63e0:	841a      	strh	r2, [r3, #32]

	le.win_size = 0;
    63e2:	4b0d      	ldr	r3, [pc, #52]	; (6418 <reset_le+0x88>)
    63e4:	2200      	movs	r2, #0
    63e6:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	le.win_offset = 0;
    63ea:	4b0b      	ldr	r3, [pc, #44]	; (6418 <reset_le+0x88>)
    63ec:	2200      	movs	r2, #0
    63ee:	849a      	strh	r2, [r3, #36]	; 0x24

	le.update_pending = 0;
    63f0:	4b09      	ldr	r3, [pc, #36]	; (6418 <reset_le+0x88>)
    63f2:	2200      	movs	r2, #0
    63f4:	629a      	str	r2, [r3, #40]	; 0x28
	le.update_instant = 0;
    63f6:	4b08      	ldr	r3, [pc, #32]	; (6418 <reset_le+0x88>)
    63f8:	2200      	movs	r2, #0
    63fa:	859a      	strh	r2, [r3, #44]	; 0x2c
	le.interval_update = 0;
    63fc:	4b06      	ldr	r3, [pc, #24]	; (6418 <reset_le+0x88>)
    63fe:	2200      	movs	r2, #0
    6400:	85da      	strh	r2, [r3, #46]	; 0x2e
	le.win_size_update = 0;
    6402:	4b05      	ldr	r3, [pc, #20]	; (6418 <reset_le+0x88>)
    6404:	2200      	movs	r2, #0
    6406:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	le.win_offset_update;

	do_hop = 0;
    640a:	4b06      	ldr	r3, [pc, #24]	; (6424 <reset_le+0x94>)
    640c:	2200      	movs	r2, #0
    640e:	701a      	strb	r2, [r3, #0]
}
    6410:	bd80      	pop	{r7, pc}
    6412:	bf00      	nop
    6414:	8e89bed6 	.word	0x8e89bed6
    6418:	10000458 	.word	0x10000458
    641c:	00555555 	.word	0x00555555
    6420:	00aaaaaa 	.word	0x00aaaaaa
    6424:	1000097d 	.word	0x1000097d

00006428 <reset_le_promisc>:

// reset LE Promisc state
void reset_le_promisc(void) {
    6428:	b580      	push	{r7, lr}
    642a:	af00      	add	r7, sp, #0
	memset(&le_promisc, 0, sizeof(le_promisc));
    642c:	4805      	ldr	r0, [pc, #20]	; (6444 <reset_le_promisc+0x1c>)
    642e:	2100      	movs	r1, #0
    6430:	f44f 7284 	mov.w	r2, #264	; 0x108
    6434:	f7fd fea0 	bl	4178 <memset>
	le_promisc.smallest_hop_interval = 0xffffffff;
    6438:	4b02      	ldr	r3, [pc, #8]	; (6444 <reset_le_promisc+0x1c>)
    643a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    643e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
}
    6442:	bd80      	pop	{r7, pc}
    6444:	10000bec 	.word	0x10000bec

00006448 <bt_generic_le>:

/* generic le mode */
void bt_generic_le(u8 active_mode)
{
    6448:	b580      	push	{r7, lr}
    644a:	b088      	sub	sp, #32
    644c:	af00      	add	r7, sp, #0
    644e:	4603      	mov	r3, r0
    6450:	71fb      	strb	r3, [r7, #7]
	u8 *tmp = NULL;
    6452:	2300      	movs	r3, #0
    6454:	60fb      	str	r3, [r7, #12]
	u8 hold;
	int i, j;
	int8_t rssi, rssi_at_trigger;

	modulation = MOD_BT_LOW_ENERGY;
    6456:	4ba4      	ldr	r3, [pc, #656]	; (66e8 <bt_generic_le+0x2a0>)
    6458:	2201      	movs	r2, #1
    645a:	701a      	strb	r2, [r3, #0]
	mode = active_mode;
    645c:	4aa3      	ldr	r2, [pc, #652]	; (66ec <bt_generic_le+0x2a4>)
    645e:	79fb      	ldrb	r3, [r7, #7]
    6460:	7013      	strb	r3, [r2, #0]

	reset_le();
    6462:	f7ff ff95 	bl	6390 <reset_le>

	// enable USB interrupts
	ISER0 = ISER0_ISE_USB;
    6466:	4ba2      	ldr	r3, [pc, #648]	; (66f0 <bt_generic_le+0x2a8>)
    6468:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    646c:	601a      	str	r2, [r3, #0]

	RXLED_CLR;
    646e:	4ba1      	ldr	r3, [pc, #644]	; (66f4 <bt_generic_le+0x2ac>)
    6470:	2210      	movs	r2, #16
    6472:	601a      	str	r2, [r3, #0]

	queue_init();
    6474:	f002 f994 	bl	87a0 <queue_init>
	dio_ssp_init();
    6478:	f003 f9ac 	bl	97d4 <dio_ssp_init>
	dma_init();
    647c:	f7ff f878 	bl	5570 <dma_init>
	dio_ssp_start();
    6480:	f7ff faa0 	bl	59c4 <dio_ssp_start>
	cc2400_rx();
    6484:	f7ff fb5a 	bl	5b3c <cc2400_rx>

	cs_trigger_enable();
    6488:	f7fe f9c6 	bl	4818 <cs_trigger_enable>

	hold = 0;
    648c:	2300      	movs	r3, #0
    648e:	77fb      	strb	r3, [r7, #31]

	while (requested_mode == active_mode) {
    6490:	e115      	b.n	66be <bt_generic_le+0x276>
		if (requested_channel != 0) {
    6492:	4b99      	ldr	r3, [pc, #612]	; (66f8 <bt_generic_le+0x2b0>)
    6494:	881b      	ldrh	r3, [r3, #0]
    6496:	b29b      	uxth	r3, r3
    6498:	2b00      	cmp	r3, #0
    649a:	d024      	beq.n	64e6 <bt_generic_le+0x9e>
			cc2400_strobe(SRFOFF);
    649c:	2064      	movs	r0, #100	; 0x64
    649e:	f003 fb2d 	bl	9afc <cc2400_strobe>
			while ((cc2400_status() & FS_LOCK)); // need to wait for unlock?
    64a2:	bf00      	nop
    64a4:	f003 fb20 	bl	9ae8 <cc2400_status>
    64a8:	4603      	mov	r3, r0
    64aa:	f003 0304 	and.w	r3, r3, #4
    64ae:	2b00      	cmp	r3, #0
    64b0:	d1f8      	bne.n	64a4 <bt_generic_le+0x5c>

			/* Retune */
			cc2400_set(FSDIV, channel - 1);
    64b2:	4b92      	ldr	r3, [pc, #584]	; (66fc <bt_generic_le+0x2b4>)
    64b4:	881b      	ldrh	r3, [r3, #0]
    64b6:	b29b      	uxth	r3, r3
    64b8:	3b01      	subs	r3, #1
    64ba:	b29b      	uxth	r3, r3
    64bc:	2002      	movs	r0, #2
    64be:	4619      	mov	r1, r3
    64c0:	f003 fa5a 	bl	9978 <cc2400_set>

			/* Wait for lock */
			cc2400_strobe(SFSON);
    64c4:	2061      	movs	r0, #97	; 0x61
    64c6:	f003 fb19 	bl	9afc <cc2400_strobe>
			while (!(cc2400_status() & FS_LOCK));
    64ca:	bf00      	nop
    64cc:	f003 fb0c 	bl	9ae8 <cc2400_status>
    64d0:	4603      	mov	r3, r0
    64d2:	f003 0304 	and.w	r3, r3, #4
    64d6:	2b00      	cmp	r3, #0
    64d8:	d0f8      	beq.n	64cc <bt_generic_le+0x84>

			/* RX mode */
			cc2400_strobe(SRX);
    64da:	2062      	movs	r0, #98	; 0x62
    64dc:	f003 fb0e 	bl	9afc <cc2400_strobe>

			requested_channel = 0;
    64e0:	4b85      	ldr	r3, [pc, #532]	; (66f8 <bt_generic_le+0x2b0>)
    64e2:	2200      	movs	r2, #0
    64e4:	801a      	strh	r2, [r3, #0]
		}

		if (do_hop) {
    64e6:	4b86      	ldr	r3, [pc, #536]	; (6700 <bt_generic_le+0x2b8>)
    64e8:	781b      	ldrb	r3, [r3, #0]
    64ea:	b2db      	uxtb	r3, r3
    64ec:	2b00      	cmp	r3, #0
    64ee:	d002      	beq.n	64f6 <bt_generic_le+0xae>
			hop();
    64f0:	f7ff fdb4 	bl	605c <hop>
    64f4:	e003      	b.n	64fe <bt_generic_le+0xb6>
		} else {
			TXLED_CLR;
    64f6:	4b7f      	ldr	r3, [pc, #508]	; (66f4 <bt_generic_le+0x2ac>)
    64f8:	f44f 7280 	mov.w	r2, #256	; 0x100
    64fc:	601a      	str	r2, [r3, #0]
		}

		RXLED_CLR;
    64fe:	4b7d      	ldr	r3, [pc, #500]	; (66f4 <bt_generic_le+0x2ac>)
    6500:	2210      	movs	r2, #16
    6502:	601a      	str	r2, [r3, #0]

		/* Wait for DMA. Meanwhile keep track of RSSI. */
		rssi_reset();
    6504:	f7fd fefe 	bl	4304 <rssi_reset>
		rssi_at_trigger = INT8_MIN;
    6508:	2380      	movs	r3, #128	; 0x80
    650a:	74bb      	strb	r3, [r7, #18]
		while ((rx_tc == 0) && (rx_err == 0))
    650c:	e022      	b.n	6554 <bt_generic_le+0x10c>
		{
			rssi = (int8_t)(cc2400_get(RSSI) >> 8);
    650e:	2006      	movs	r0, #6
    6510:	f003 fa1c 	bl	994c <cc2400_get>
    6514:	4603      	mov	r3, r0
    6516:	0a1b      	lsrs	r3, r3, #8
    6518:	b29b      	uxth	r3, r3
    651a:	74fb      	strb	r3, [r7, #19]
			if (cs_trigger && (rssi_at_trigger == INT8_MIN)) {
    651c:	4b79      	ldr	r3, [pc, #484]	; (6704 <bt_generic_le+0x2bc>)
    651e:	781b      	ldrb	r3, [r3, #0]
    6520:	b2db      	uxtb	r3, r3
    6522:	2b00      	cmp	r3, #0
    6524:	d011      	beq.n	654a <bt_generic_le+0x102>
    6526:	f997 3012 	ldrsb.w	r3, [r7, #18]
    652a:	f113 0f80 	cmn.w	r3, #128	; 0x80
    652e:	d10c      	bne.n	654a <bt_generic_le+0x102>
				rssi = MAX(rssi,(cs_threshold_cur+54));
    6530:	4b75      	ldr	r3, [pc, #468]	; (6708 <bt_generic_le+0x2c0>)
    6532:	781b      	ldrb	r3, [r3, #0]
    6534:	b25b      	sxtb	r3, r3
    6536:	f103 0236 	add.w	r2, r3, #54	; 0x36
    653a:	f997 3013 	ldrsb.w	r3, [r7, #19]
    653e:	4293      	cmp	r3, r2
    6540:	bfb8      	it	lt
    6542:	4613      	movlt	r3, r2
    6544:	74fb      	strb	r3, [r7, #19]
				rssi_at_trigger = rssi;
    6546:	7cfb      	ldrb	r3, [r7, #19]
    6548:	74bb      	strb	r3, [r7, #18]
			}
			rssi_add(rssi);
    654a:	f997 3013 	ldrsb.w	r3, [r7, #19]
    654e:	4618      	mov	r0, r3
    6550:	f7fd fef2 	bl	4338 <rssi_add>
		RXLED_CLR;

		/* Wait for DMA. Meanwhile keep track of RSSI. */
		rssi_reset();
		rssi_at_trigger = INT8_MIN;
		while ((rx_tc == 0) && (rx_err == 0))
    6554:	4b6d      	ldr	r3, [pc, #436]	; (670c <bt_generic_le+0x2c4>)
    6556:	681b      	ldr	r3, [r3, #0]
    6558:	2b00      	cmp	r3, #0
    655a:	d103      	bne.n	6564 <bt_generic_le+0x11c>
    655c:	4b6c      	ldr	r3, [pc, #432]	; (6710 <bt_generic_le+0x2c8>)
    655e:	681b      	ldr	r3, [r3, #0]
    6560:	2b00      	cmp	r3, #0
    6562:	d0d4      	beq.n	650e <bt_generic_le+0xc6>
			}
			rssi_add(rssi);
		}

		/* Keep buffer swapping in sync with DMA. */
		if (rx_tc % 2) {
    6564:	4b69      	ldr	r3, [pc, #420]	; (670c <bt_generic_le+0x2c4>)
    6566:	681b      	ldr	r3, [r3, #0]
    6568:	f003 0301 	and.w	r3, r3, #1
    656c:	2b00      	cmp	r3, #0
    656e:	d009      	beq.n	6584 <bt_generic_le+0x13c>
			tmp = active_rxbuf;
    6570:	4b68      	ldr	r3, [pc, #416]	; (6714 <bt_generic_le+0x2cc>)
    6572:	681b      	ldr	r3, [r3, #0]
    6574:	60fb      	str	r3, [r7, #12]
			active_rxbuf = idle_rxbuf;
    6576:	4b68      	ldr	r3, [pc, #416]	; (6718 <bt_generic_le+0x2d0>)
    6578:	681b      	ldr	r3, [r3, #0]
    657a:	4a66      	ldr	r2, [pc, #408]	; (6714 <bt_generic_le+0x2cc>)
    657c:	6013      	str	r3, [r2, #0]
			idle_rxbuf = tmp;
    657e:	4a66      	ldr	r2, [pc, #408]	; (6718 <bt_generic_le+0x2d0>)
    6580:	68fb      	ldr	r3, [r7, #12]
    6582:	6013      	str	r3, [r2, #0]
		}

		if (rx_err) {
    6584:	4b62      	ldr	r3, [pc, #392]	; (6710 <bt_generic_le+0x2c8>)
    6586:	681b      	ldr	r3, [r3, #0]
    6588:	2b00      	cmp	r3, #0
    658a:	d007      	beq.n	659c <bt_generic_le+0x154>
			status |= DMA_ERROR;
    658c:	4b63      	ldr	r3, [pc, #396]	; (671c <bt_generic_le+0x2d4>)
    658e:	781b      	ldrb	r3, [r3, #0]
    6590:	b2db      	uxtb	r3, r3
    6592:	f043 0302 	orr.w	r3, r3, #2
    6596:	b2da      	uxtb	r2, r3
    6598:	4b60      	ldr	r3, [pc, #384]	; (671c <bt_generic_le+0x2d4>)
    659a:	701a      	strb	r2, [r3, #0]
		}

		/* No DMA transfer? */
		if (!rx_tc)
    659c:	4b5b      	ldr	r3, [pc, #364]	; (670c <bt_generic_le+0x2c4>)
    659e:	681b      	ldr	r3, [r3, #0]
    65a0:	2b00      	cmp	r3, #0
    65a2:	d100      	bne.n	65a6 <bt_generic_le+0x15e>
			goto rx_continue;
    65a4:	e085      	b.n	66b2 <bt_generic_le+0x26a>

		/* Missed a DMA trasfer? */
		if (rx_tc > 1)
    65a6:	4b59      	ldr	r3, [pc, #356]	; (670c <bt_generic_le+0x2c4>)
    65a8:	681b      	ldr	r3, [r3, #0]
    65aa:	2b01      	cmp	r3, #1
    65ac:	d907      	bls.n	65be <bt_generic_le+0x176>
			status |= DMA_OVERFLOW;
    65ae:	4b5b      	ldr	r3, [pc, #364]	; (671c <bt_generic_le+0x2d4>)
    65b0:	781b      	ldrb	r3, [r3, #0]
    65b2:	b2db      	uxtb	r3, r3
    65b4:	f043 0301 	orr.w	r3, r3, #1
    65b8:	b2da      	uxtb	r2, r3
    65ba:	4b58      	ldr	r3, [pc, #352]	; (671c <bt_generic_le+0x2d4>)
    65bc:	701a      	strb	r2, [r3, #0]

		rssi_iir_update();
    65be:	f7fd fef1 	bl	43a4 <rssi_iir_update>

		/* Set squelch hold if there was either a CS trigger, squelch
		 * is disabled, or if the current rssi_max is above the same
		 * threshold. Currently, this is redundant, but allows for
		 * per-channel or other rssi triggers in the future. */
		if (cs_trigger || cs_no_squelch) {
    65c2:	4b50      	ldr	r3, [pc, #320]	; (6704 <bt_generic_le+0x2bc>)
    65c4:	781b      	ldrb	r3, [r3, #0]
    65c6:	b2db      	uxtb	r3, r3
    65c8:	2b00      	cmp	r3, #0
    65ca:	d103      	bne.n	65d4 <bt_generic_le+0x18c>
    65cc:	4b54      	ldr	r3, [pc, #336]	; (6720 <bt_generic_le+0x2d8>)
    65ce:	781b      	ldrb	r3, [r3, #0]
    65d0:	2b00      	cmp	r3, #0
    65d2:	d00c      	beq.n	65ee <bt_generic_le+0x1a6>
			status |= CS_TRIGGER;
    65d4:	4b51      	ldr	r3, [pc, #324]	; (671c <bt_generic_le+0x2d4>)
    65d6:	781b      	ldrb	r3, [r3, #0]
    65d8:	b2db      	uxtb	r3, r3
    65da:	f043 0308 	orr.w	r3, r3, #8
    65de:	b2da      	uxtb	r2, r3
    65e0:	4b4e      	ldr	r3, [pc, #312]	; (671c <bt_generic_le+0x2d4>)
    65e2:	701a      	strb	r2, [r3, #0]
			hold = CS_HOLD_TIME;
    65e4:	2302      	movs	r3, #2
    65e6:	77fb      	strb	r3, [r7, #31]
			cs_trigger = 0;
    65e8:	4b46      	ldr	r3, [pc, #280]	; (6704 <bt_generic_le+0x2bc>)
    65ea:	2200      	movs	r2, #0
    65ec:	701a      	strb	r2, [r3, #0]
		}

		if (rssi_max >= (cs_threshold_cur + 54)) {
    65ee:	4b4d      	ldr	r3, [pc, #308]	; (6724 <bt_generic_le+0x2dc>)
    65f0:	781b      	ldrb	r3, [r3, #0]
    65f2:	b25a      	sxtb	r2, r3
    65f4:	4b44      	ldr	r3, [pc, #272]	; (6708 <bt_generic_le+0x2c0>)
    65f6:	781b      	ldrb	r3, [r3, #0]
    65f8:	b25b      	sxtb	r3, r3
    65fa:	3336      	adds	r3, #54	; 0x36
    65fc:	429a      	cmp	r2, r3
    65fe:	db09      	blt.n	6614 <bt_generic_le+0x1cc>
			status |= RSSI_TRIGGER;
    6600:	4b46      	ldr	r3, [pc, #280]	; (671c <bt_generic_le+0x2d4>)
    6602:	781b      	ldrb	r3, [r3, #0]
    6604:	b2db      	uxtb	r3, r3
    6606:	f043 0310 	orr.w	r3, r3, #16
    660a:	b2da      	uxtb	r2, r3
    660c:	4b43      	ldr	r3, [pc, #268]	; (671c <bt_generic_le+0x2d4>)
    660e:	701a      	strb	r2, [r3, #0]
			hold = CS_HOLD_TIME;
    6610:	2302      	movs	r3, #2
    6612:	77fb      	strb	r3, [r7, #31]
		}

		/* Send a packet once in a while (6.25 Hz) to keep
		 * host USB reads from timing out. */
		if (keepalive_trigger) {
    6614:	4b44      	ldr	r3, [pc, #272]	; (6728 <bt_generic_le+0x2e0>)
    6616:	781b      	ldrb	r3, [r3, #0]
    6618:	b2db      	uxtb	r3, r3
    661a:	2b00      	cmp	r3, #0
    661c:	d007      	beq.n	662e <bt_generic_le+0x1e6>
			if (hold == 0)
    661e:	7ffb      	ldrb	r3, [r7, #31]
    6620:	2b00      	cmp	r3, #0
    6622:	d101      	bne.n	6628 <bt_generic_le+0x1e0>
				hold = 1;
    6624:	2301      	movs	r3, #1
    6626:	77fb      	strb	r3, [r7, #31]
			keepalive_trigger = 0;
    6628:	4b3f      	ldr	r3, [pc, #252]	; (6728 <bt_generic_le+0x2e0>)
    662a:	2200      	movs	r2, #0
    662c:	701a      	strb	r2, [r3, #0]
		}

		/* Hold expired? Ignore data. */
		if (hold == 0) {
    662e:	7ffb      	ldrb	r3, [r7, #31]
    6630:	2b00      	cmp	r3, #0
    6632:	d100      	bne.n	6636 <bt_generic_le+0x1ee>
			goto rx_continue;
    6634:	e03d      	b.n	66b2 <bt_generic_le+0x26a>
		}
		hold--;
    6636:	7ffb      	ldrb	r3, [r7, #31]
    6638:	3b01      	subs	r3, #1
    663a:	77fb      	strb	r3, [r7, #31]

		// copy the previously unpacked symbols to the front of the buffer
		memcpy(unpacked, unpacked + DMA_SIZE*8, DMA_SIZE*8);
    663c:	483b      	ldr	r0, [pc, #236]	; (672c <bt_generic_le+0x2e4>)
    663e:	493c      	ldr	r1, [pc, #240]	; (6730 <bt_generic_le+0x2e8>)
    6640:	f44f 72c8 	mov.w	r2, #400	; 0x190
    6644:	f004 fb82 	bl	ad4c <memcpy>

		// unpack the new packet to the end of the buffer
		for (i = 0; i < DMA_SIZE; ++i) {
    6648:	2300      	movs	r3, #0
    664a:	61bb      	str	r3, [r7, #24]
    664c:	e025      	b.n	669a <bt_generic_le+0x252>
			/* output one byte for each received symbol (0x00 or 0x01) */
			for (j = 0; j < 8; ++j) {
    664e:	2300      	movs	r3, #0
    6650:	617b      	str	r3, [r7, #20]
    6652:	e01c      	b.n	668e <bt_generic_le+0x246>
				unpacked[DMA_SIZE*8 + i * 8 + j] = (idle_rxbuf[i] & 0x80) >> 7;
    6654:	69bb      	ldr	r3, [r7, #24]
    6656:	3332      	adds	r3, #50	; 0x32
    6658:	00da      	lsls	r2, r3, #3
    665a:	697b      	ldr	r3, [r7, #20]
    665c:	4413      	add	r3, r2
    665e:	4a2e      	ldr	r2, [pc, #184]	; (6718 <bt_generic_le+0x2d0>)
    6660:	6811      	ldr	r1, [r2, #0]
    6662:	69ba      	ldr	r2, [r7, #24]
    6664:	440a      	add	r2, r1
    6666:	7812      	ldrb	r2, [r2, #0]
    6668:	09d2      	lsrs	r2, r2, #7
    666a:	b2d1      	uxtb	r1, r2
    666c:	4a2f      	ldr	r2, [pc, #188]	; (672c <bt_generic_le+0x2e4>)
    666e:	54d1      	strb	r1, [r2, r3]
				idle_rxbuf[i] <<= 1;
    6670:	4b29      	ldr	r3, [pc, #164]	; (6718 <bt_generic_le+0x2d0>)
    6672:	681a      	ldr	r2, [r3, #0]
    6674:	69bb      	ldr	r3, [r7, #24]
    6676:	4413      	add	r3, r2
    6678:	4a27      	ldr	r2, [pc, #156]	; (6718 <bt_generic_le+0x2d0>)
    667a:	6811      	ldr	r1, [r2, #0]
    667c:	69ba      	ldr	r2, [r7, #24]
    667e:	440a      	add	r2, r1
    6680:	7812      	ldrb	r2, [r2, #0]
    6682:	0052      	lsls	r2, r2, #1
    6684:	b2d2      	uxtb	r2, r2
    6686:	701a      	strb	r2, [r3, #0]
		memcpy(unpacked, unpacked + DMA_SIZE*8, DMA_SIZE*8);

		// unpack the new packet to the end of the buffer
		for (i = 0; i < DMA_SIZE; ++i) {
			/* output one byte for each received symbol (0x00 or 0x01) */
			for (j = 0; j < 8; ++j) {
    6688:	697b      	ldr	r3, [r7, #20]
    668a:	3301      	adds	r3, #1
    668c:	617b      	str	r3, [r7, #20]
    668e:	697b      	ldr	r3, [r7, #20]
    6690:	2b07      	cmp	r3, #7
    6692:	dddf      	ble.n	6654 <bt_generic_le+0x20c>

		// copy the previously unpacked symbols to the front of the buffer
		memcpy(unpacked, unpacked + DMA_SIZE*8, DMA_SIZE*8);

		// unpack the new packet to the end of the buffer
		for (i = 0; i < DMA_SIZE; ++i) {
    6694:	69bb      	ldr	r3, [r7, #24]
    6696:	3301      	adds	r3, #1
    6698:	61bb      	str	r3, [r7, #24]
    669a:	69bb      	ldr	r3, [r7, #24]
    669c:	2b31      	cmp	r3, #49	; 0x31
    669e:	ddd6      	ble.n	664e <bt_generic_le+0x206>
				unpacked[DMA_SIZE*8 + i * 8 + j] = (idle_rxbuf[i] & 0x80) >> 7;
				idle_rxbuf[i] <<= 1;
			}
		}

		int ret = data_cb(unpacked);
    66a0:	4b24      	ldr	r3, [pc, #144]	; (6734 <bt_generic_le+0x2ec>)
    66a2:	681b      	ldr	r3, [r3, #0]
    66a4:	4821      	ldr	r0, [pc, #132]	; (672c <bt_generic_le+0x2e4>)
    66a6:	4798      	blx	r3
    66a8:	60b8      	str	r0, [r7, #8]
		if (!ret) break;
    66aa:	68bb      	ldr	r3, [r7, #8]
    66ac:	2b00      	cmp	r3, #0
    66ae:	d100      	bne.n	66b2 <bt_generic_le+0x26a>
    66b0:	e00c      	b.n	66cc <bt_generic_le+0x284>

	rx_continue:
		rx_tc = 0;
    66b2:	4b16      	ldr	r3, [pc, #88]	; (670c <bt_generic_le+0x2c4>)
    66b4:	2200      	movs	r2, #0
    66b6:	601a      	str	r2, [r3, #0]
		rx_err = 0;
    66b8:	4b15      	ldr	r3, [pc, #84]	; (6710 <bt_generic_le+0x2c8>)
    66ba:	2200      	movs	r2, #0
    66bc:	601a      	str	r2, [r3, #0]

	cs_trigger_enable();

	hold = 0;

	while (requested_mode == active_mode) {
    66be:	4b1e      	ldr	r3, [pc, #120]	; (6738 <bt_generic_le+0x2f0>)
    66c0:	781b      	ldrb	r3, [r3, #0]
    66c2:	b2db      	uxtb	r3, r3
    66c4:	79fa      	ldrb	r2, [r7, #7]
    66c6:	429a      	cmp	r2, r3
    66c8:	f43f aee3 	beq.w	6492 <bt_generic_le+0x4a>
		rx_tc = 0;
		rx_err = 0;
	}

	// disable USB interrupts
	ICER0 = ICER0_ICE_USB;
    66cc:	4b1b      	ldr	r3, [pc, #108]	; (673c <bt_generic_le+0x2f4>)
    66ce:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    66d2:	601a      	str	r2, [r3, #0]

	// reset the radio completely
	cc2400_idle();
    66d4:	f7ff fa0a 	bl	5aec <cc2400_idle>
	dio_ssp_stop();
    66d8:	f7ff f9a4 	bl	5a24 <dio_ssp_stop>
	cs_trigger_disable();
    66dc:	f7fe f8ba 	bl	4854 <cs_trigger_disable>
}
    66e0:	3720      	adds	r7, #32
    66e2:	46bd      	mov	sp, r7
    66e4:	bd80      	pop	{r7, pc}
    66e6:	bf00      	nop
    66e8:	10000a42 	.word	0x10000a42
    66ec:	10000a3e 	.word	0x10000a3e
    66f0:	e000e100 	.word	0xe000e100
    66f4:	2009c03c 	.word	0x2009c03c
    66f8:	10000a44 	.word	0x10000a44
    66fc:	1000049c 	.word	0x1000049c
    6700:	1000097d 	.word	0x1000097d
    6704:	100010b0 	.word	0x100010b0
    6708:	1000044d 	.word	0x1000044d
    670c:	10000b00 	.word	0x10000b00
    6710:	100010ac 	.word	0x100010ac
    6714:	10000450 	.word	0x10000450
    6718:	10000454 	.word	0x10000454
    671c:	10000a48 	.word	0x10000a48
    6720:	1000097e 	.word	0x1000097e
    6724:	10000b04 	.word	0x10000b04
    6728:	10000be0 	.word	0x10000be0
    672c:	10000d00 	.word	0x10000d00
    6730:	10000e90 	.word	0x10000e90
    6734:	10000998 	.word	0x10000998
    6738:	10000a3f 	.word	0x10000a3f
    673c:	e000e180 	.word	0xe000e180

00006740 <bt_le_sync>:


void bt_le_sync(u8 active_mode)
{
    6740:	b590      	push	{r4, r7, lr}
    6742:	b09b      	sub	sp, #108	; 0x6c
    6744:	af00      	add	r7, sp, #0
    6746:	4603      	mov	r3, r0
    6748:	71fb      	strb	r3, [r7, #7]
	int i;
	int8_t rssi;
	static int restart_jamming = 0;

	modulation = MOD_BT_LOW_ENERGY;
    674a:	4b87      	ldr	r3, [pc, #540]	; (6968 <bt_le_sync+0x228>)
    674c:	2201      	movs	r2, #1
    674e:	701a      	strb	r2, [r3, #0]
	mode = active_mode;
    6750:	4a86      	ldr	r2, [pc, #536]	; (696c <bt_le_sync+0x22c>)
    6752:	79fb      	ldrb	r3, [r7, #7]
    6754:	7013      	strb	r3, [r2, #0]

	le.link_state = LINK_LISTENING;
    6756:	4b86      	ldr	r3, [pc, #536]	; (6970 <bt_le_sync+0x230>)
    6758:	2201      	movs	r2, #1
    675a:	751a      	strb	r2, [r3, #20]

	// enable USB interrupts
	ISER0 = ISER0_ISE_USB;
    675c:	4b85      	ldr	r3, [pc, #532]	; (6974 <bt_le_sync+0x234>)
    675e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    6762:	601a      	str	r2, [r3, #0]

	RXLED_CLR;
    6764:	4b84      	ldr	r3, [pc, #528]	; (6978 <bt_le_sync+0x238>)
    6766:	2210      	movs	r2, #16
    6768:	601a      	str	r2, [r3, #0]

	queue_init();
    676a:	f002 f819 	bl	87a0 <queue_init>
	dio_ssp_init();
    676e:	f003 f831 	bl	97d4 <dio_ssp_init>
	dma_init_le();
    6772:	f7fe ffbd 	bl	56f0 <dma_init_le>
	dio_ssp_start();
    6776:	f7ff f925 	bl	59c4 <dio_ssp_start>

	cc2400_rx_sync(rbit(le.access_address)); // bit-reversed access address
    677a:	4b7d      	ldr	r3, [pc, #500]	; (6970 <bt_le_sync+0x230>)
    677c:	681b      	ldr	r3, [r3, #0]
    677e:	4618      	mov	r0, r3
    6780:	f002 ff28 	bl	95d4 <rbit>
    6784:	4603      	mov	r3, r0
    6786:	4618      	mov	r0, r3
    6788:	f7ff fa30 	bl	5bec <cc2400_rx_sync>

	while (requested_mode == active_mode) {
    678c:	e248      	b.n	6c20 <bt_le_sync+0x4e0>
		if (requested_channel != 0) {
    678e:	4b7b      	ldr	r3, [pc, #492]	; (697c <bt_le_sync+0x23c>)
    6790:	881b      	ldrh	r3, [r3, #0]
    6792:	b29b      	uxth	r3, r3
    6794:	2b00      	cmp	r3, #0
    6796:	d029      	beq.n	67ec <bt_le_sync+0xac>
			cc2400_strobe(SRFOFF);
    6798:	2064      	movs	r0, #100	; 0x64
    679a:	f003 f9af 	bl	9afc <cc2400_strobe>
			while ((cc2400_status() & FS_LOCK)); // need to wait for unlock?
    679e:	bf00      	nop
    67a0:	f003 f9a2 	bl	9ae8 <cc2400_status>
    67a4:	4603      	mov	r3, r0
    67a6:	f003 0304 	and.w	r3, r3, #4
    67aa:	2b00      	cmp	r3, #0
    67ac:	d1f8      	bne.n	67a0 <bt_le_sync+0x60>

			/* Retune */
			cc2400_set(FSDIV, channel - 1);
    67ae:	4b74      	ldr	r3, [pc, #464]	; (6980 <bt_le_sync+0x240>)
    67b0:	881b      	ldrh	r3, [r3, #0]
    67b2:	b29b      	uxth	r3, r3
    67b4:	3b01      	subs	r3, #1
    67b6:	b29b      	uxth	r3, r3
    67b8:	2002      	movs	r0, #2
    67ba:	4619      	mov	r1, r3
    67bc:	f003 f8dc 	bl	9978 <cc2400_set>

			/* Wait for lock */
			cc2400_strobe(SFSON);
    67c0:	2061      	movs	r0, #97	; 0x61
    67c2:	f003 f99b 	bl	9afc <cc2400_strobe>
			while (!(cc2400_status() & FS_LOCK));
    67c6:	bf00      	nop
    67c8:	f003 f98e 	bl	9ae8 <cc2400_status>
    67cc:	4603      	mov	r3, r0
    67ce:	f003 0304 	and.w	r3, r3, #4
    67d2:	2b00      	cmp	r3, #0
    67d4:	d0f8      	beq.n	67c8 <bt_le_sync+0x88>

			/* RX mode */
			cc2400_strobe(SRX);
    67d6:	2062      	movs	r0, #98	; 0x62
    67d8:	f003 f990 	bl	9afc <cc2400_strobe>

			saved_request = requested_channel;
    67dc:	4b67      	ldr	r3, [pc, #412]	; (697c <bt_le_sync+0x23c>)
    67de:	881b      	ldrh	r3, [r3, #0]
    67e0:	b29a      	uxth	r2, r3
    67e2:	4b68      	ldr	r3, [pc, #416]	; (6984 <bt_le_sync+0x244>)
    67e4:	801a      	strh	r2, [r3, #0]
			requested_channel = 0;
    67e6:	4b65      	ldr	r3, [pc, #404]	; (697c <bt_le_sync+0x23c>)
    67e8:	2200      	movs	r2, #0
    67ea:	801a      	strh	r2, [r3, #0]
		}

		RXLED_CLR;
    67ec:	4b62      	ldr	r3, [pc, #392]	; (6978 <bt_le_sync+0x238>)
    67ee:	2210      	movs	r2, #16
    67f0:	601a      	str	r2, [r3, #0]

		/* Wait for DMA. Meanwhile keep track of RSSI. */
		rssi_reset();
    67f2:	f7fd fd87 	bl	4304 <rssi_reset>
		while ((rx_tc == 0) && (rx_err == 0) && (do_hop == 0) && requested_mode == active_mode)
    67f6:	bf00      	nop
    67f8:	4b63      	ldr	r3, [pc, #396]	; (6988 <bt_le_sync+0x248>)
    67fa:	681b      	ldr	r3, [r3, #0]
    67fc:	2b00      	cmp	r3, #0
    67fe:	d10e      	bne.n	681e <bt_le_sync+0xde>
    6800:	4b62      	ldr	r3, [pc, #392]	; (698c <bt_le_sync+0x24c>)
    6802:	681b      	ldr	r3, [r3, #0]
    6804:	2b00      	cmp	r3, #0
    6806:	d10a      	bne.n	681e <bt_le_sync+0xde>
    6808:	4b61      	ldr	r3, [pc, #388]	; (6990 <bt_le_sync+0x250>)
    680a:	781b      	ldrb	r3, [r3, #0]
    680c:	b2db      	uxtb	r3, r3
    680e:	2b00      	cmp	r3, #0
    6810:	d105      	bne.n	681e <bt_le_sync+0xde>
    6812:	4b60      	ldr	r3, [pc, #384]	; (6994 <bt_le_sync+0x254>)
    6814:	781b      	ldrb	r3, [r3, #0]
    6816:	b2db      	uxtb	r3, r3
    6818:	79fa      	ldrb	r2, [r7, #7]
    681a:	429a      	cmp	r2, r3
    681c:	d0ec      	beq.n	67f8 <bt_le_sync+0xb8>
			;

		if (requested_mode != active_mode) {
    681e:	4b5d      	ldr	r3, [pc, #372]	; (6994 <bt_le_sync+0x254>)
    6820:	781b      	ldrb	r3, [r3, #0]
    6822:	b2db      	uxtb	r3, r3
    6824:	79fa      	ldrb	r2, [r7, #7]
    6826:	429a      	cmp	r2, r3
    6828:	d000      	beq.n	682c <bt_le_sync+0xec>
			goto cleanup;
    682a:	e200      	b.n	6c2e <bt_le_sync+0x4ee>
		}

		if (rx_err) {
    682c:	4b57      	ldr	r3, [pc, #348]	; (698c <bt_le_sync+0x24c>)
    682e:	681b      	ldr	r3, [r3, #0]
    6830:	2b00      	cmp	r3, #0
    6832:	d007      	beq.n	6844 <bt_le_sync+0x104>
			status |= DMA_ERROR;
    6834:	4b58      	ldr	r3, [pc, #352]	; (6998 <bt_le_sync+0x258>)
    6836:	781b      	ldrb	r3, [r3, #0]
    6838:	b2db      	uxtb	r3, r3
    683a:	f043 0302 	orr.w	r3, r3, #2
    683e:	b2da      	uxtb	r2, r3
    6840:	4b55      	ldr	r3, [pc, #340]	; (6998 <bt_le_sync+0x258>)
    6842:	701a      	strb	r2, [r3, #0]
		}

		if (do_hop)
    6844:	4b52      	ldr	r3, [pc, #328]	; (6990 <bt_le_sync+0x250>)
    6846:	781b      	ldrb	r3, [r3, #0]
    6848:	b2db      	uxtb	r3, r3
    684a:	2b00      	cmp	r3, #0
    684c:	d000      	beq.n	6850 <bt_le_sync+0x110>
			goto rx_flush;
    684e:	e12b      	b.n	6aa8 <bt_le_sync+0x368>

		/* No DMA transfer? */
		if (!rx_tc)
    6850:	4b4d      	ldr	r3, [pc, #308]	; (6988 <bt_le_sync+0x248>)
    6852:	681b      	ldr	r3, [r3, #0]
    6854:	2b00      	cmp	r3, #0
    6856:	d100      	bne.n	685a <bt_le_sync+0x11a>
    6858:	e1e2      	b.n	6c20 <bt_le_sync+0x4e0>

		/////////////////////
		// process the packet

		uint32_t packet[48/4+1];
		u8 *p = (u8 *)packet;
    685a:	f107 0308 	add.w	r3, r7, #8
    685e:	65fb      	str	r3, [r7, #92]	; 0x5c
		packet[0] = le.access_address;
    6860:	4b43      	ldr	r3, [pc, #268]	; (6970 <bt_le_sync+0x230>)
    6862:	681b      	ldr	r3, [r3, #0]
    6864:	60bb      	str	r3, [r7, #8]

		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
    6866:	4b46      	ldr	r3, [pc, #280]	; (6980 <bt_le_sync+0x240>)
    6868:	881b      	ldrh	r3, [r3, #0]
    686a:	b29b      	uxth	r3, r3
    686c:	b2db      	uxtb	r3, r3
    686e:	3b62      	subs	r3, #98	; 0x62
    6870:	b2db      	uxtb	r3, r3
    6872:	4618      	mov	r0, r3
    6874:	f001 fe14 	bl	84a0 <btle_channel_index>
    6878:	4603      	mov	r3, r0
    687a:	461a      	mov	r2, r3
    687c:	4613      	mov	r3, r2
    687e:	005b      	lsls	r3, r3, #1
    6880:	4413      	add	r3, r2
    6882:	011b      	lsls	r3, r3, #4
    6884:	4a45      	ldr	r2, [pc, #276]	; (699c <bt_le_sync+0x25c>)
    6886:	4413      	add	r3, r2
    6888:	65bb      	str	r3, [r7, #88]	; 0x58
		for (i = 0; i < 4; i+= 4) {
    688a:	2300      	movs	r3, #0
    688c:	667b      	str	r3, [r7, #100]	; 0x64
    688e:	e034      	b.n	68fa <bt_le_sync+0x1ba>
			uint32_t v = rxbuf1[i+0] << 24
    6890:	4a43      	ldr	r2, [pc, #268]	; (69a0 <bt_le_sync+0x260>)
    6892:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    6894:	4413      	add	r3, r2
    6896:	781b      	ldrb	r3, [r3, #0]
    6898:	061a      	lsls	r2, r3, #24
					   | rxbuf1[i+1] << 16
    689a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    689c:	3301      	adds	r3, #1
    689e:	4940      	ldr	r1, [pc, #256]	; (69a0 <bt_le_sync+0x260>)
    68a0:	5ccb      	ldrb	r3, [r1, r3]
    68a2:	041b      	lsls	r3, r3, #16
    68a4:	431a      	orrs	r2, r3
					   | rxbuf1[i+2] << 8
    68a6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    68a8:	3302      	adds	r3, #2
    68aa:	493d      	ldr	r1, [pc, #244]	; (69a0 <bt_le_sync+0x260>)
    68ac:	5ccb      	ldrb	r3, [r1, r3]
    68ae:	021b      	lsls	r3, r3, #8
    68b0:	4313      	orrs	r3, r2
					   | rxbuf1[i+3] << 0;
    68b2:	6e7a      	ldr	r2, [r7, #100]	; 0x64
    68b4:	3203      	adds	r2, #3
    68b6:	493a      	ldr	r1, [pc, #232]	; (69a0 <bt_le_sync+0x260>)
    68b8:	5c8a      	ldrb	r2, [r1, r2]
    68ba:	4313      	orrs	r3, r2
		u8 *p = (u8 *)packet;
		packet[0] = le.access_address;

		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
		for (i = 0; i < 4; i+= 4) {
			uint32_t v = rxbuf1[i+0] << 24
    68bc:	657b      	str	r3, [r7, #84]	; 0x54
					   | rxbuf1[i+1] << 16
					   | rxbuf1[i+2] << 8
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
    68be:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    68c0:	2b00      	cmp	r3, #0
    68c2:	da00      	bge.n	68c6 <bt_le_sync+0x186>
    68c4:	3303      	adds	r3, #3
    68c6:	109b      	asrs	r3, r3, #2
    68c8:	1c5c      	adds	r4, r3, #1
    68ca:	6d78      	ldr	r0, [r7, #84]	; 0x54
    68cc:	f002 fe82 	bl	95d4 <rbit>
    68d0:	4601      	mov	r1, r0
    68d2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    68d4:	2b00      	cmp	r3, #0
    68d6:	da00      	bge.n	68da <bt_le_sync+0x19a>
    68d8:	3303      	adds	r3, #3
    68da:	109b      	asrs	r3, r3, #2
    68dc:	009b      	lsls	r3, r3, #2
    68de:	6dba      	ldr	r2, [r7, #88]	; 0x58
    68e0:	4413      	add	r3, r2
    68e2:	681b      	ldr	r3, [r3, #0]
    68e4:	ea81 0203 	eor.w	r2, r1, r3
    68e8:	00a3      	lsls	r3, r4, #2
    68ea:	f107 0168 	add.w	r1, r7, #104	; 0x68
    68ee:	440b      	add	r3, r1
    68f0:	f843 2c60 	str.w	r2, [r3, #-96]
		uint32_t packet[48/4+1];
		u8 *p = (u8 *)packet;
		packet[0] = le.access_address;

		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
		for (i = 0; i < 4; i+= 4) {
    68f4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    68f6:	3304      	adds	r3, #4
    68f8:	667b      	str	r3, [r7, #100]	; 0x64
    68fa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    68fc:	2b03      	cmp	r3, #3
    68fe:	ddc7      	ble.n	6890 <bt_le_sync+0x150>
					   | rxbuf1[i+2] << 8
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
		}

		unsigned len = (p[5] & 0x3f) + 2;
    6900:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    6902:	3305      	adds	r3, #5
    6904:	781b      	ldrb	r3, [r3, #0]
    6906:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    690a:	3302      	adds	r3, #2
    690c:	653b      	str	r3, [r7, #80]	; 0x50
		if (len > 39)
    690e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    6910:	2b27      	cmp	r3, #39	; 0x27
    6912:	d900      	bls.n	6916 <bt_le_sync+0x1d6>
			goto rx_flush;
    6914:	e0c8      	b.n	6aa8 <bt_le_sync+0x368>

		// transfer the minimum number of bytes from the CC2400
		// this allows us enough time to resume RX for subsequent packets on the same channel
		unsigned total_transfers = ((len + 3) + 4 - 1) / 4;
    6916:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    6918:	3306      	adds	r3, #6
    691a:	089b      	lsrs	r3, r3, #2
    691c:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (total_transfers < 11) {
    691e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    6920:	2b0a      	cmp	r3, #10
    6922:	d80d      	bhi.n	6940 <bt_le_sync+0x200>
			while (DMACC0DestAddr < (uint32_t)rxbuf1 + 4 * total_transfers && rx_err == 0)
    6924:	bf00      	nop
    6926:	4b1f      	ldr	r3, [pc, #124]	; (69a4 <bt_le_sync+0x264>)
    6928:	681a      	ldr	r2, [r3, #0]
    692a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    692c:	009b      	lsls	r3, r3, #2
    692e:	491c      	ldr	r1, [pc, #112]	; (69a0 <bt_le_sync+0x260>)
    6930:	440b      	add	r3, r1
    6932:	429a      	cmp	r2, r3
    6934:	d20f      	bcs.n	6956 <bt_le_sync+0x216>
    6936:	4b15      	ldr	r3, [pc, #84]	; (698c <bt_le_sync+0x24c>)
    6938:	681b      	ldr	r3, [r3, #0]
    693a:	2b00      	cmp	r3, #0
    693c:	d0f3      	beq.n	6926 <bt_le_sync+0x1e6>
    693e:	e00a      	b.n	6956 <bt_le_sync+0x216>
				;
		} else { // max transfers? just wait till DMA's done
			while (DMACC0Config & DMACCxConfig_E && rx_err == 0)
    6940:	bf00      	nop
    6942:	4b19      	ldr	r3, [pc, #100]	; (69a8 <bt_le_sync+0x268>)
    6944:	681b      	ldr	r3, [r3, #0]
    6946:	f003 0301 	and.w	r3, r3, #1
    694a:	2b00      	cmp	r3, #0
    694c:	d003      	beq.n	6956 <bt_le_sync+0x216>
    694e:	4b0f      	ldr	r3, [pc, #60]	; (698c <bt_le_sync+0x24c>)
    6950:	681b      	ldr	r3, [r3, #0]
    6952:	2b00      	cmp	r3, #0
    6954:	d0f5      	beq.n	6942 <bt_le_sync+0x202>
				;
		}
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
    6956:	4a15      	ldr	r2, [pc, #84]	; (69ac <bt_le_sync+0x26c>)
    6958:	4b14      	ldr	r3, [pc, #80]	; (69ac <bt_le_sync+0x26c>)
    695a:	681b      	ldr	r3, [r3, #0]
    695c:	f023 0301 	bic.w	r3, r3, #1
    6960:	6013      	str	r3, [r2, #0]

		// unwhiten the rest of the packet
		for (i = 4; i < 44; i += 4) {
    6962:	2304      	movs	r3, #4
    6964:	667b      	str	r3, [r7, #100]	; 0x64
    6966:	e058      	b.n	6a1a <bt_le_sync+0x2da>
    6968:	10000a42 	.word	0x10000a42
    696c:	10000a3e 	.word	0x10000a3e
    6970:	10000458 	.word	0x10000458
    6974:	e000e100 	.word	0xe000e100
    6978:	2009c03c 	.word	0x2009c03c
    697c:	10000a44 	.word	0x10000a44
    6980:	1000049c 	.word	0x1000049c
    6984:	10000a46 	.word	0x10000a46
    6988:	10000b00 	.word	0x10000b00
    698c:	100010ac 	.word	0x100010ac
    6990:	1000097d 	.word	0x1000097d
    6994:	10000a3f 	.word	0x10000a3f
    6998:	10000a48 	.word	0x10000a48
    699c:	0000af98 	.word	0x0000af98
    69a0:	10001078 	.word	0x10001078
    69a4:	50004104 	.word	0x50004104
    69a8:	50004110 	.word	0x50004110
    69ac:	40030024 	.word	0x40030024
			uint32_t v = rxbuf1[i+0] << 24
    69b0:	4aa5      	ldr	r2, [pc, #660]	; (6c48 <bt_le_sync+0x508>)
    69b2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    69b4:	4413      	add	r3, r2
    69b6:	781b      	ldrb	r3, [r3, #0]
    69b8:	061a      	lsls	r2, r3, #24
					   | rxbuf1[i+1] << 16
    69ba:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    69bc:	3301      	adds	r3, #1
    69be:	49a2      	ldr	r1, [pc, #648]	; (6c48 <bt_le_sync+0x508>)
    69c0:	5ccb      	ldrb	r3, [r1, r3]
    69c2:	041b      	lsls	r3, r3, #16
    69c4:	431a      	orrs	r2, r3
				       | rxbuf1[i+2] << 8
    69c6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    69c8:	3302      	adds	r3, #2
    69ca:	499f      	ldr	r1, [pc, #636]	; (6c48 <bt_le_sync+0x508>)
    69cc:	5ccb      	ldrb	r3, [r1, r3]
    69ce:	021b      	lsls	r3, r3, #8
    69d0:	4313      	orrs	r3, r2
					   | rxbuf1[i+3] << 0;
    69d2:	6e7a      	ldr	r2, [r7, #100]	; 0x64
    69d4:	3203      	adds	r2, #3
    69d6:	499c      	ldr	r1, [pc, #624]	; (6c48 <bt_le_sync+0x508>)
    69d8:	5c8a      	ldrb	r2, [r1, r2]
    69da:	4313      	orrs	r3, r2
		}
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;

		// unwhiten the rest of the packet
		for (i = 4; i < 44; i += 4) {
			uint32_t v = rxbuf1[i+0] << 24
    69dc:	64bb      	str	r3, [r7, #72]	; 0x48
					   | rxbuf1[i+1] << 16
				       | rxbuf1[i+2] << 8
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
    69de:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    69e0:	2b00      	cmp	r3, #0
    69e2:	da00      	bge.n	69e6 <bt_le_sync+0x2a6>
    69e4:	3303      	adds	r3, #3
    69e6:	109b      	asrs	r3, r3, #2
    69e8:	1c5c      	adds	r4, r3, #1
    69ea:	6cb8      	ldr	r0, [r7, #72]	; 0x48
    69ec:	f002 fdf2 	bl	95d4 <rbit>
    69f0:	4601      	mov	r1, r0
    69f2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    69f4:	2b00      	cmp	r3, #0
    69f6:	da00      	bge.n	69fa <bt_le_sync+0x2ba>
    69f8:	3303      	adds	r3, #3
    69fa:	109b      	asrs	r3, r3, #2
    69fc:	009b      	lsls	r3, r3, #2
    69fe:	6dba      	ldr	r2, [r7, #88]	; 0x58
    6a00:	4413      	add	r3, r2
    6a02:	681b      	ldr	r3, [r3, #0]
    6a04:	ea81 0203 	eor.w	r2, r1, r3
    6a08:	00a3      	lsls	r3, r4, #2
    6a0a:	f107 0168 	add.w	r1, r7, #104	; 0x68
    6a0e:	440b      	add	r3, r1
    6a10:	f843 2c60 	str.w	r2, [r3, #-96]
				;
		}
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;

		// unwhiten the rest of the packet
		for (i = 4; i < 44; i += 4) {
    6a14:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    6a16:	3304      	adds	r3, #4
    6a18:	667b      	str	r3, [r7, #100]	; 0x64
    6a1a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    6a1c:	2b2b      	cmp	r3, #43	; 0x2b
    6a1e:	ddc7      	ble.n	69b0 <bt_le_sync+0x270>
				       | rxbuf1[i+2] << 8
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
		}

		if (le.crc_verify) {
    6a20:	4b8a      	ldr	r3, [pc, #552]	; (6c4c <bt_le_sync+0x50c>)
    6a22:	691b      	ldr	r3, [r3, #16]
    6a24:	2b00      	cmp	r3, #0
    6a26:	d023      	beq.n	6a70 <bt_le_sync+0x330>
			u32 calc_crc = btle_crcgen_lut(le.crc_init_reversed, p + 4, len);
    6a28:	4b88      	ldr	r3, [pc, #544]	; (6c4c <bt_le_sync+0x50c>)
    6a2a:	68d9      	ldr	r1, [r3, #12]
    6a2c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    6a2e:	1d1a      	adds	r2, r3, #4
    6a30:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    6a32:	4608      	mov	r0, r1
    6a34:	4611      	mov	r1, r2
    6a36:	461a      	mov	r2, r3
    6a38:	f001 fe36 	bl	86a8 <btle_crcgen_lut>
    6a3c:	6478      	str	r0, [r7, #68]	; 0x44
			u32 wire_crc = (p[4+len+2] << 16)
    6a3e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    6a40:	3306      	adds	r3, #6
    6a42:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
    6a44:	4413      	add	r3, r2
    6a46:	781b      	ldrb	r3, [r3, #0]
    6a48:	041a      	lsls	r2, r3, #16
						 | (p[4+len+1] << 8)
    6a4a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    6a4c:	3305      	adds	r3, #5
    6a4e:	6df9      	ldr	r1, [r7, #92]	; 0x5c
    6a50:	440b      	add	r3, r1
    6a52:	781b      	ldrb	r3, [r3, #0]
    6a54:	021b      	lsls	r3, r3, #8
    6a56:	4313      	orrs	r3, r2
						 | (p[4+len+0] << 0);
    6a58:	6d3a      	ldr	r2, [r7, #80]	; 0x50
    6a5a:	3204      	adds	r2, #4
    6a5c:	6df9      	ldr	r1, [r7, #92]	; 0x5c
    6a5e:	440a      	add	r2, r1
    6a60:	7812      	ldrb	r2, [r2, #0]
    6a62:	4313      	orrs	r3, r2
			packet[i/4+1] = rbit(v) ^ whit[i/4];
		}

		if (le.crc_verify) {
			u32 calc_crc = btle_crcgen_lut(le.crc_init_reversed, p + 4, len);
			u32 wire_crc = (p[4+len+2] << 16)
    6a64:	643b      	str	r3, [r7, #64]	; 0x40
						 | (p[4+len+1] << 8)
						 | (p[4+len+0] << 0);
			if (calc_crc != wire_crc) // skip packets with a bad CRC
    6a66:	6c7a      	ldr	r2, [r7, #68]	; 0x44
    6a68:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    6a6a:	429a      	cmp	r2, r3
    6a6c:	d000      	beq.n	6a70 <bt_le_sync+0x330>
				goto rx_flush;
    6a6e:	e01b      	b.n	6aa8 <bt_le_sync+0x368>
		}


		RXLED_SET;
    6a70:	4b77      	ldr	r3, [pc, #476]	; (6c50 <bt_le_sync+0x510>)
    6a72:	2210      	movs	r2, #16
    6a74:	601a      	str	r2, [r3, #0]
		packet_cb((uint8_t *)packet);
    6a76:	4b77      	ldr	r3, [pc, #476]	; (6c54 <bt_le_sync+0x514>)
    6a78:	681b      	ldr	r3, [r3, #0]
    6a7a:	f107 0208 	add.w	r2, r7, #8
    6a7e:	4610      	mov	r0, r2
    6a80:	4798      	blx	r3
		enqueue(LE_PACKET, (uint8_t *)packet);
    6a82:	f107 0308 	add.w	r3, r7, #8
    6a86:	2001      	movs	r0, #1
    6a88:	4619      	mov	r1, r3
    6a8a:	f7fd fd1d 	bl	44c8 <enqueue>
		le.last_packet = CLK100NS;
    6a8e:	4b72      	ldr	r3, [pc, #456]	; (6c58 <bt_le_sync+0x518>)
    6a90:	681b      	ldr	r3, [r3, #0]
    6a92:	f3c3 0313 	ubfx	r3, r3, #0, #20
    6a96:	f640 4235 	movw	r2, #3125	; 0xc35
    6a9a:	fb02 f203 	mul.w	r2, r2, r3
    6a9e:	4b6f      	ldr	r3, [pc, #444]	; (6c5c <bt_le_sync+0x51c>)
    6aa0:	681b      	ldr	r3, [r3, #0]
    6aa2:	4413      	add	r3, r2
    6aa4:	4a69      	ldr	r2, [pc, #420]	; (6c4c <bt_le_sync+0x50c>)
    6aa6:	6413      	str	r3, [r2, #64]	; 0x40

	rx_flush:
		cc2400_strobe(SFSON);
    6aa8:	2061      	movs	r0, #97	; 0x61
    6aaa:	f003 f827 	bl	9afc <cc2400_strobe>
		while (!(cc2400_status() & FS_LOCK));
    6aae:	bf00      	nop
    6ab0:	f003 f81a 	bl	9ae8 <cc2400_status>
    6ab4:	4603      	mov	r3, r0
    6ab6:	f003 0304 	and.w	r3, r3, #4
    6aba:	2b00      	cmp	r3, #0
    6abc:	d0f8      	beq.n	6ab0 <bt_le_sync+0x370>

		// flush any excess bytes from the SSP's buffer
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
    6abe:	4a68      	ldr	r2, [pc, #416]	; (6c60 <bt_le_sync+0x520>)
    6ac0:	4b67      	ldr	r3, [pc, #412]	; (6c60 <bt_le_sync+0x520>)
    6ac2:	681b      	ldr	r3, [r3, #0]
    6ac4:	f023 0301 	bic.w	r3, r3, #1
    6ac8:	6013      	str	r3, [r2, #0]
		while (SSP1SR & SSPSR_RNE) {
    6aca:	e003      	b.n	6ad4 <bt_le_sync+0x394>
			u8 tmp = (u8)DIO_SSP_DR;
    6acc:	4b65      	ldr	r3, [pc, #404]	; (6c64 <bt_le_sync+0x524>)
    6ace:	681b      	ldr	r3, [r3, #0]
    6ad0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		cc2400_strobe(SFSON);
		while (!(cc2400_status() & FS_LOCK));

		// flush any excess bytes from the SSP's buffer
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
		while (SSP1SR & SSPSR_RNE) {
    6ad4:	4b64      	ldr	r3, [pc, #400]	; (6c68 <bt_le_sync+0x528>)
    6ad6:	681b      	ldr	r3, [r3, #0]
    6ad8:	f003 0304 	and.w	r3, r3, #4
    6adc:	2b00      	cmp	r3, #0
    6ade:	d1f5      	bne.n	6acc <bt_le_sync+0x38c>
			u8 tmp = (u8)DIO_SSP_DR;
		}

		// timeout - FIXME this is an ugly hack
		u32 now = CLK100NS;
    6ae0:	4b5d      	ldr	r3, [pc, #372]	; (6c58 <bt_le_sync+0x518>)
    6ae2:	681b      	ldr	r3, [r3, #0]
    6ae4:	f3c3 0313 	ubfx	r3, r3, #0, #20
    6ae8:	f640 4235 	movw	r2, #3125	; 0xc35
    6aec:	fb02 f203 	mul.w	r2, r2, r3
    6af0:	4b5a      	ldr	r3, [pc, #360]	; (6c5c <bt_le_sync+0x51c>)
    6af2:	681b      	ldr	r3, [r3, #0]
    6af4:	4413      	add	r3, r2
    6af6:	663b      	str	r3, [r7, #96]	; 0x60
		if (now < le.last_packet)
    6af8:	4b54      	ldr	r3, [pc, #336]	; (6c4c <bt_le_sync+0x50c>)
    6afa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    6afc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    6afe:	429a      	cmp	r2, r3
    6b00:	d905      	bls.n	6b0e <bt_le_sync+0x3ce>
			now += 3276800000; // handle rollover
    6b02:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    6b04:	f103 4343 	add.w	r3, r3, #3271557120	; 0xc3000000
    6b08:	f503 03a0 	add.w	r3, r3, #5242880	; 0x500000
    6b0c:	663b      	str	r3, [r7, #96]	; 0x60
		if  ( // timeout
			((le.link_state == LINK_CONNECTED || le.link_state == LINK_CONN_PENDING)
    6b0e:	4b4f      	ldr	r3, [pc, #316]	; (6c4c <bt_le_sync+0x50c>)
    6b10:	7d1b      	ldrb	r3, [r3, #20]

		// timeout - FIXME this is an ugly hack
		u32 now = CLK100NS;
		if (now < le.last_packet)
			now += 3276800000; // handle rollover
		if  ( // timeout
    6b12:	2b03      	cmp	r3, #3
    6b14:	d003      	beq.n	6b1e <bt_le_sync+0x3de>
			((le.link_state == LINK_CONNECTED || le.link_state == LINK_CONN_PENDING)
    6b16:	4b4d      	ldr	r3, [pc, #308]	; (6c4c <bt_le_sync+0x50c>)
    6b18:	7d1b      	ldrb	r3, [r3, #20]
    6b1a:	2b02      	cmp	r3, #2
    6b1c:	d106      	bne.n	6b2c <bt_le_sync+0x3ec>
			&& (now - le.last_packet > 50000000))
    6b1e:	4b4b      	ldr	r3, [pc, #300]	; (6c4c <bt_le_sync+0x50c>)
    6b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    6b22:	6e3a      	ldr	r2, [r7, #96]	; 0x60
    6b24:	1ad3      	subs	r3, r2, r3
    6b26:	4a51      	ldr	r2, [pc, #324]	; (6c6c <bt_le_sync+0x52c>)
    6b28:	4293      	cmp	r3, r2
    6b2a:	d803      	bhi.n	6b34 <bt_le_sync+0x3f4>
			// jam finished
			|| (le_jam_count == 1)
    6b2c:	4b50      	ldr	r3, [pc, #320]	; (6c70 <bt_le_sync+0x530>)
    6b2e:	681b      	ldr	r3, [r3, #0]
    6b30:	2b01      	cmp	r3, #1
    6b32:	d137      	bne.n	6ba4 <bt_le_sync+0x464>
			)
		{
			reset_le();
    6b34:	f7ff fc2c 	bl	6390 <reset_le>
			le_jam_count = 0;
    6b38:	4b4d      	ldr	r3, [pc, #308]	; (6c70 <bt_le_sync+0x530>)
    6b3a:	2200      	movs	r2, #0
    6b3c:	601a      	str	r2, [r3, #0]
			TXLED_CLR;
    6b3e:	4b4d      	ldr	r3, [pc, #308]	; (6c74 <bt_le_sync+0x534>)
    6b40:	f44f 7280 	mov.w	r2, #256	; 0x100
    6b44:	601a      	str	r2, [r3, #0]

			if (jam_mode == JAM_ONCE) {
    6b46:	4b4c      	ldr	r3, [pc, #304]	; (6c78 <bt_le_sync+0x538>)
    6b48:	781b      	ldrb	r3, [r3, #0]
    6b4a:	b2db      	uxtb	r3, r3
    6b4c:	2b01      	cmp	r3, #1
    6b4e:	d106      	bne.n	6b5e <bt_le_sync+0x41e>
				jam_mode = JAM_NONE;
    6b50:	4b49      	ldr	r3, [pc, #292]	; (6c78 <bt_le_sync+0x538>)
    6b52:	2200      	movs	r2, #0
    6b54:	701a      	strb	r2, [r3, #0]
				requested_mode = MODE_IDLE;
    6b56:	4b49      	ldr	r3, [pc, #292]	; (6c7c <bt_le_sync+0x53c>)
    6b58:	2200      	movs	r2, #0
    6b5a:	701a      	strb	r2, [r3, #0]
				goto cleanup;
    6b5c:	e067      	b.n	6c2e <bt_le_sync+0x4ee>
			}

			// go back to promisc if the connection dies
			if (active_mode == MODE_BT_PROMISC_LE)
    6b5e:	79fb      	ldrb	r3, [r7, #7]
    6b60:	2b0a      	cmp	r3, #10
    6b62:	d101      	bne.n	6b68 <bt_le_sync+0x428>
				goto cleanup;
    6b64:	bf00      	nop
    6b66:	e062      	b.n	6c2e <bt_le_sync+0x4ee>

			le.link_state = LINK_LISTENING;
    6b68:	4b38      	ldr	r3, [pc, #224]	; (6c4c <bt_le_sync+0x50c>)
    6b6a:	2201      	movs	r2, #1
    6b6c:	751a      	strb	r2, [r3, #20]

			cc2400_strobe(SRFOFF);
    6b6e:	2064      	movs	r0, #100	; 0x64
    6b70:	f002 ffc4 	bl	9afc <cc2400_strobe>
			while ((cc2400_status() & FS_LOCK));
    6b74:	bf00      	nop
    6b76:	f002 ffb7 	bl	9ae8 <cc2400_status>
    6b7a:	4603      	mov	r3, r0
    6b7c:	f003 0304 	and.w	r3, r3, #4
    6b80:	2b00      	cmp	r3, #0
    6b82:	d1f8      	bne.n	6b76 <bt_le_sync+0x436>

			/* Retune */
			channel = saved_request != 0 ? saved_request : 2402;
    6b84:	4b3e      	ldr	r3, [pc, #248]	; (6c80 <bt_le_sync+0x540>)
    6b86:	881b      	ldrh	r3, [r3, #0]
    6b88:	b29b      	uxth	r3, r3
    6b8a:	2b00      	cmp	r3, #0
    6b8c:	d003      	beq.n	6b96 <bt_le_sync+0x456>
    6b8e:	4b3c      	ldr	r3, [pc, #240]	; (6c80 <bt_le_sync+0x540>)
    6b90:	881b      	ldrh	r3, [r3, #0]
    6b92:	b29b      	uxth	r3, r3
    6b94:	e001      	b.n	6b9a <bt_le_sync+0x45a>
    6b96:	f640 1362 	movw	r3, #2402	; 0x962
    6b9a:	4a3a      	ldr	r2, [pc, #232]	; (6c84 <bt_le_sync+0x544>)
    6b9c:	8013      	strh	r3, [r2, #0]
			restart_jamming = 1;
    6b9e:	4b3a      	ldr	r3, [pc, #232]	; (6c88 <bt_le_sync+0x548>)
    6ba0:	2201      	movs	r2, #1
    6ba2:	601a      	str	r2, [r3, #0]
		}

		cc2400_set(SYNCL, le.syncl);
    6ba4:	4b29      	ldr	r3, [pc, #164]	; (6c4c <bt_le_sync+0x50c>)
    6ba6:	88db      	ldrh	r3, [r3, #6]
    6ba8:	202c      	movs	r0, #44	; 0x2c
    6baa:	4619      	mov	r1, r3
    6bac:	f002 fee4 	bl	9978 <cc2400_set>
		cc2400_set(SYNCH, le.synch);
    6bb0:	4b26      	ldr	r3, [pc, #152]	; (6c4c <bt_le_sync+0x50c>)
    6bb2:	889b      	ldrh	r3, [r3, #4]
    6bb4:	202d      	movs	r0, #45	; 0x2d
    6bb6:	4619      	mov	r1, r3
    6bb8:	f002 fede 	bl	9978 <cc2400_set>

		while (do_hop);
    6bbc:	bf00      	nop
    6bbe:	4b33      	ldr	r3, [pc, #204]	; (6c8c <bt_le_sync+0x54c>)
    6bc0:	781b      	ldrb	r3, [r3, #0]
    6bc2:	b2db      	uxtb	r3, r3
    6bc4:	2b00      	cmp	r3, #0
    6bc6:	d1fa      	bne.n	6bbe <bt_le_sync+0x47e>
		hop();
    6bc8:	f7ff fa48 	bl	605c <hop>

		//  you can jam but you keep turning off the light 
		if (le_jam_count > 0) {
    6bcc:	4b28      	ldr	r3, [pc, #160]	; (6c70 <bt_le_sync+0x530>)
    6bce:	681b      	ldr	r3, [r3, #0]
    6bd0:	2b00      	cmp	r3, #0
    6bd2:	dd07      	ble.n	6be4 <bt_le_sync+0x4a4>
			le_jam();
    6bd4:	f7ff f9f8 	bl	5fc8 <le_jam>
			--le_jam_count;
    6bd8:	4b25      	ldr	r3, [pc, #148]	; (6c70 <bt_le_sync+0x530>)
    6bda:	681b      	ldr	r3, [r3, #0]
    6bdc:	3b01      	subs	r3, #1
    6bde:	4a24      	ldr	r2, [pc, #144]	; (6c70 <bt_le_sync+0x530>)
    6be0:	6013      	str	r3, [r2, #0]
    6be2:	e017      	b.n	6c14 <bt_le_sync+0x4d4>
		} else {
			/* RX mode */
			dma_init_le();
    6be4:	f7fe fd84 	bl	56f0 <dma_init_le>
			dio_ssp_start();
    6be8:	f7fe feec 	bl	59c4 <dio_ssp_start>

			if (restart_jamming) {
    6bec:	4b26      	ldr	r3, [pc, #152]	; (6c88 <bt_le_sync+0x548>)
    6bee:	681b      	ldr	r3, [r3, #0]
    6bf0:	2b00      	cmp	r3, #0
    6bf2:	d00c      	beq.n	6c0e <bt_le_sync+0x4ce>
				cc2400_rx_sync(rbit(le.access_address));
    6bf4:	4b15      	ldr	r3, [pc, #84]	; (6c4c <bt_le_sync+0x50c>)
    6bf6:	681b      	ldr	r3, [r3, #0]
    6bf8:	4618      	mov	r0, r3
    6bfa:	f002 fceb 	bl	95d4 <rbit>
    6bfe:	4603      	mov	r3, r0
    6c00:	4618      	mov	r0, r3
    6c02:	f7fe fff3 	bl	5bec <cc2400_rx_sync>
				restart_jamming = 0;
    6c06:	4b20      	ldr	r3, [pc, #128]	; (6c88 <bt_le_sync+0x548>)
    6c08:	2200      	movs	r2, #0
    6c0a:	601a      	str	r2, [r3, #0]
    6c0c:	e002      	b.n	6c14 <bt_le_sync+0x4d4>
			} else {
				cc2400_strobe(SRX);
    6c0e:	2062      	movs	r0, #98	; 0x62
    6c10:	f002 ff74 	bl	9afc <cc2400_strobe>
			}
		}

		rx_tc = 0;
    6c14:	4b1e      	ldr	r3, [pc, #120]	; (6c90 <bt_le_sync+0x550>)
    6c16:	2200      	movs	r2, #0
    6c18:	601a      	str	r2, [r3, #0]
		rx_err = 0;
    6c1a:	4b1e      	ldr	r3, [pc, #120]	; (6c94 <bt_le_sync+0x554>)
    6c1c:	2200      	movs	r2, #0
    6c1e:	601a      	str	r2, [r3, #0]
	dma_init_le();
	dio_ssp_start();

	cc2400_rx_sync(rbit(le.access_address)); // bit-reversed access address

	while (requested_mode == active_mode) {
    6c20:	4b16      	ldr	r3, [pc, #88]	; (6c7c <bt_le_sync+0x53c>)
    6c22:	781b      	ldrb	r3, [r3, #0]
    6c24:	b2db      	uxtb	r3, r3
    6c26:	79fa      	ldrb	r2, [r7, #7]
    6c28:	429a      	cmp	r2, r3
    6c2a:	f43f adb0 	beq.w	678e <bt_le_sync+0x4e>
	}

cleanup:

	// disable USB interrupts
	ICER0 = ICER0_ICE_USB;
    6c2e:	4b1a      	ldr	r3, [pc, #104]	; (6c98 <bt_le_sync+0x558>)
    6c30:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    6c34:	601a      	str	r2, [r3, #0]

	// reset the radio completely
	cc2400_idle();
    6c36:	f7fe ff59 	bl	5aec <cc2400_idle>
	dio_ssp_stop();
    6c3a:	f7fe fef3 	bl	5a24 <dio_ssp_stop>
	cs_trigger_disable();
    6c3e:	f7fd fe09 	bl	4854 <cs_trigger_disable>
}
    6c42:	376c      	adds	r7, #108	; 0x6c
    6c44:	46bd      	mov	sp, r7
    6c46:	bd90      	pop	{r4, r7, pc}
    6c48:	10001078 	.word	0x10001078
    6c4c:	10000458 	.word	0x10000458
    6c50:	2009c038 	.word	0x2009c038
    6c54:	1000099c 	.word	0x1000099c
    6c58:	10000be4 	.word	0x10000be4
    6c5c:	40004008 	.word	0x40004008
    6c60:	40030024 	.word	0x40030024
    6c64:	40030008 	.word	0x40030008
    6c68:	4003000c 	.word	0x4003000c
    6c6c:	02faf080 	.word	0x02faf080
    6c70:	10000994 	.word	0x10000994
    6c74:	2009c03c 	.word	0x2009c03c
    6c78:	10000a40 	.word	0x10000a40
    6c7c:	10000a3f 	.word	0x10000a3f
    6c80:	10000a46 	.word	0x10000a46
    6c84:	1000049c 	.word	0x1000049c
    6c88:	10000a50 	.word	0x10000a50
    6c8c:	1000097d 	.word	0x1000097d
    6c90:	10000b00 	.word	0x10000b00
    6c94:	100010ac 	.word	0x100010ac
    6c98:	e000e180 	.word	0xe000e180

00006c9c <cb_follow_le>:



/* low energy connection following
 * follows a known AA around */
int cb_follow_le() {
    6c9c:	b580      	push	{r7, lr}
    6c9e:	b08c      	sub	sp, #48	; 0x30
    6ca0:	af00      	add	r7, sp, #0
	int i, j, k;
	int idx = whitening_index[btle_channel_index(channel-2402)];
    6ca2:	4b6c      	ldr	r3, [pc, #432]	; (6e54 <cb_follow_le+0x1b8>)
    6ca4:	881b      	ldrh	r3, [r3, #0]
    6ca6:	b29b      	uxth	r3, r3
    6ca8:	b2db      	uxtb	r3, r3
    6caa:	3b62      	subs	r3, #98	; 0x62
    6cac:	b2db      	uxtb	r3, r3
    6cae:	4618      	mov	r0, r3
    6cb0:	f001 fbf6 	bl	84a0 <btle_channel_index>
    6cb4:	4603      	mov	r3, r0
    6cb6:	461a      	mov	r2, r3
    6cb8:	4b67      	ldr	r3, [pc, #412]	; (6e58 <cb_follow_le+0x1bc>)
    6cba:	5c9b      	ldrb	r3, [r3, r2]
    6cbc:	623b      	str	r3, [r7, #32]

	u32 access_address = 0;
    6cbe:	2300      	movs	r3, #0
    6cc0:	61fb      	str	r3, [r7, #28]
	for (i = 0; i < 31; ++i) {
    6cc2:	2300      	movs	r3, #0
    6cc4:	62fb      	str	r3, [r7, #44]	; 0x2c
    6cc6:	e00e      	b.n	6ce6 <cb_follow_le+0x4a>
		access_address >>= 1;
    6cc8:	69fb      	ldr	r3, [r7, #28]
    6cca:	085b      	lsrs	r3, r3, #1
    6ccc:	61fb      	str	r3, [r7, #28]
		access_address |= (unpacked[i] << 31);
    6cce:	4a63      	ldr	r2, [pc, #396]	; (6e5c <cb_follow_le+0x1c0>)
    6cd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    6cd2:	4413      	add	r3, r2
    6cd4:	781b      	ldrb	r3, [r3, #0]
    6cd6:	07db      	lsls	r3, r3, #31
    6cd8:	461a      	mov	r2, r3
    6cda:	69fb      	ldr	r3, [r7, #28]
    6cdc:	4313      	orrs	r3, r2
    6cde:	61fb      	str	r3, [r7, #28]
int cb_follow_le() {
	int i, j, k;
	int idx = whitening_index[btle_channel_index(channel-2402)];

	u32 access_address = 0;
	for (i = 0; i < 31; ++i) {
    6ce0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    6ce2:	3301      	adds	r3, #1
    6ce4:	62fb      	str	r3, [r7, #44]	; 0x2c
    6ce6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    6ce8:	2b1e      	cmp	r3, #30
    6cea:	dded      	ble.n	6cc8 <cb_follow_le+0x2c>
		access_address >>= 1;
		access_address |= (unpacked[i] << 31);
	}

	for (i = 31; i < DMA_SIZE * 8 + 32; i++) {
    6cec:	231f      	movs	r3, #31
    6cee:	62fb      	str	r3, [r7, #44]	; 0x2c
    6cf0:	e0a6      	b.n	6e40 <cb_follow_le+0x1a4>
		access_address >>= 1;
    6cf2:	69fb      	ldr	r3, [r7, #28]
    6cf4:	085b      	lsrs	r3, r3, #1
    6cf6:	61fb      	str	r3, [r7, #28]
		access_address |= (unpacked[i] << 31);
    6cf8:	4a58      	ldr	r2, [pc, #352]	; (6e5c <cb_follow_le+0x1c0>)
    6cfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    6cfc:	4413      	add	r3, r2
    6cfe:	781b      	ldrb	r3, [r3, #0]
    6d00:	07db      	lsls	r3, r3, #31
    6d02:	461a      	mov	r2, r3
    6d04:	69fb      	ldr	r3, [r7, #28]
    6d06:	4313      	orrs	r3, r2
    6d08:	61fb      	str	r3, [r7, #28]
		if (access_address == le.access_address) {
    6d0a:	4b55      	ldr	r3, [pc, #340]	; (6e60 <cb_follow_le+0x1c4>)
    6d0c:	681a      	ldr	r2, [r3, #0]
    6d0e:	69fb      	ldr	r3, [r7, #28]
    6d10:	429a      	cmp	r2, r3
    6d12:	f040 8092 	bne.w	6e3a <cb_follow_le+0x19e>
			for (j = 0; j < 46; ++j) {
    6d16:	2300      	movs	r3, #0
    6d18:	62bb      	str	r3, [r7, #40]	; 0x28
    6d1a:	e048      	b.n	6dae <cb_follow_le+0x112>
				u8 byte = 0;
    6d1c:	2300      	movs	r3, #0
    6d1e:	76fb      	strb	r3, [r7, #27]
				for (k = 0; k < 8; k++) {
    6d20:	2300      	movs	r3, #0
    6d22:	627b      	str	r3, [r7, #36]	; 0x24
    6d24:	e037      	b.n	6d96 <cb_follow_le+0xfa>
					int offset = k + (j * 8) + i - 31;
    6d26:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6d28:	00da      	lsls	r2, r3, #3
    6d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    6d2c:	441a      	add	r2, r3
    6d2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    6d30:	4413      	add	r3, r2
    6d32:	3b1f      	subs	r3, #31
    6d34:	613b      	str	r3, [r7, #16]
					if (offset >= DMA_SIZE*8*2) break;
    6d36:	693b      	ldr	r3, [r7, #16]
    6d38:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
    6d3c:	db00      	blt.n	6d40 <cb_follow_le+0xa4>
    6d3e:	e02d      	b.n	6d9c <cb_follow_le+0x100>
					int bit = unpacked[offset];
    6d40:	4a46      	ldr	r2, [pc, #280]	; (6e5c <cb_follow_le+0x1c0>)
    6d42:	693b      	ldr	r3, [r7, #16]
    6d44:	4413      	add	r3, r2
    6d46:	781b      	ldrb	r3, [r3, #0]
    6d48:	617b      	str	r3, [r7, #20]
					if (j >= 4) { // unwhiten data bytes
    6d4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6d4c:	2b03      	cmp	r3, #3
    6d4e:	dd16      	ble.n	6d7e <cb_follow_le+0xe2>
						bit ^= whitening[idx];
    6d50:	4a44      	ldr	r2, [pc, #272]	; (6e64 <cb_follow_le+0x1c8>)
    6d52:	6a3b      	ldr	r3, [r7, #32]
    6d54:	4413      	add	r3, r2
    6d56:	781b      	ldrb	r3, [r3, #0]
    6d58:	461a      	mov	r2, r3
    6d5a:	697b      	ldr	r3, [r7, #20]
    6d5c:	4053      	eors	r3, r2
    6d5e:	617b      	str	r3, [r7, #20]
						idx = (idx + 1) % sizeof(whitening);
    6d60:	6a3b      	ldr	r3, [r7, #32]
    6d62:	3301      	adds	r3, #1
    6d64:	4619      	mov	r1, r3
    6d66:	4b40      	ldr	r3, [pc, #256]	; (6e68 <cb_follow_le+0x1cc>)
    6d68:	fba1 2303 	umull	r2, r3, r1, r3
    6d6c:	1ac8      	subs	r0, r1, r3
    6d6e:	0840      	lsrs	r0, r0, #1
    6d70:	4403      	add	r3, r0
    6d72:	099a      	lsrs	r2, r3, #6
    6d74:	4613      	mov	r3, r2
    6d76:	01db      	lsls	r3, r3, #7
    6d78:	1a9b      	subs	r3, r3, r2
    6d7a:	1aca      	subs	r2, r1, r3
    6d7c:	623a      	str	r2, [r7, #32]
					}
					byte |= bit << k;
    6d7e:	697a      	ldr	r2, [r7, #20]
    6d80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    6d82:	fa02 f303 	lsl.w	r3, r2, r3
    6d86:	b2da      	uxtb	r2, r3
    6d88:	7efb      	ldrb	r3, [r7, #27]
    6d8a:	4313      	orrs	r3, r2
    6d8c:	b2db      	uxtb	r3, r3
    6d8e:	76fb      	strb	r3, [r7, #27]
		access_address >>= 1;
		access_address |= (unpacked[i] << 31);
		if (access_address == le.access_address) {
			for (j = 0; j < 46; ++j) {
				u8 byte = 0;
				for (k = 0; k < 8; k++) {
    6d90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    6d92:	3301      	adds	r3, #1
    6d94:	627b      	str	r3, [r7, #36]	; 0x24
    6d96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    6d98:	2b07      	cmp	r3, #7
    6d9a:	ddc4      	ble.n	6d26 <cb_follow_le+0x8a>
						bit ^= whitening[idx];
						idx = (idx + 1) % sizeof(whitening);
					}
					byte |= bit << k;
				}
				idle_rxbuf[j] = byte;
    6d9c:	4b33      	ldr	r3, [pc, #204]	; (6e6c <cb_follow_le+0x1d0>)
    6d9e:	681a      	ldr	r2, [r3, #0]
    6da0:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6da2:	4413      	add	r3, r2
    6da4:	7efa      	ldrb	r2, [r7, #27]
    6da6:	701a      	strb	r2, [r3, #0]

	for (i = 31; i < DMA_SIZE * 8 + 32; i++) {
		access_address >>= 1;
		access_address |= (unpacked[i] << 31);
		if (access_address == le.access_address) {
			for (j = 0; j < 46; ++j) {
    6da8:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6daa:	3301      	adds	r3, #1
    6dac:	62bb      	str	r3, [r7, #40]	; 0x28
    6dae:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6db0:	2b2d      	cmp	r3, #45	; 0x2d
    6db2:	ddb3      	ble.n	6d1c <cb_follow_le+0x80>
				}
				idle_rxbuf[j] = byte;
			}

			// verify CRC
			if (le.crc_verify) {
    6db4:	4b2a      	ldr	r3, [pc, #168]	; (6e60 <cb_follow_le+0x1c4>)
    6db6:	691b      	ldr	r3, [r3, #16]
    6db8:	2b00      	cmp	r3, #0
    6dba:	d02e      	beq.n	6e1a <cb_follow_le+0x17e>
				int len		 = (idle_rxbuf[5] & 0x3f) + 2;
    6dbc:	4b2b      	ldr	r3, [pc, #172]	; (6e6c <cb_follow_le+0x1d0>)
    6dbe:	681b      	ldr	r3, [r3, #0]
    6dc0:	3305      	adds	r3, #5
    6dc2:	781b      	ldrb	r3, [r3, #0]
    6dc4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    6dc8:	3302      	adds	r3, #2
    6dca:	60fb      	str	r3, [r7, #12]
				u32 calc_crc = btle_crcgen_lut(le.crc_init_reversed, idle_rxbuf + 4, len);
    6dcc:	4b24      	ldr	r3, [pc, #144]	; (6e60 <cb_follow_le+0x1c4>)
    6dce:	68da      	ldr	r2, [r3, #12]
    6dd0:	4b26      	ldr	r3, [pc, #152]	; (6e6c <cb_follow_le+0x1d0>)
    6dd2:	681b      	ldr	r3, [r3, #0]
    6dd4:	3304      	adds	r3, #4
    6dd6:	4610      	mov	r0, r2
    6dd8:	4619      	mov	r1, r3
    6dda:	68fa      	ldr	r2, [r7, #12]
    6ddc:	f001 fc64 	bl	86a8 <btle_crcgen_lut>
    6de0:	60b8      	str	r0, [r7, #8]
				u32 wire_crc = (idle_rxbuf[4+len+2] << 16)
    6de2:	4b22      	ldr	r3, [pc, #136]	; (6e6c <cb_follow_le+0x1d0>)
    6de4:	681a      	ldr	r2, [r3, #0]
    6de6:	68fb      	ldr	r3, [r7, #12]
    6de8:	3306      	adds	r3, #6
    6dea:	4413      	add	r3, r2
    6dec:	781b      	ldrb	r3, [r3, #0]
    6dee:	041a      	lsls	r2, r3, #16
							 | (idle_rxbuf[4+len+1] << 8)
    6df0:	4b1e      	ldr	r3, [pc, #120]	; (6e6c <cb_follow_le+0x1d0>)
    6df2:	6819      	ldr	r1, [r3, #0]
    6df4:	68fb      	ldr	r3, [r7, #12]
    6df6:	3305      	adds	r3, #5
    6df8:	440b      	add	r3, r1
    6dfa:	781b      	ldrb	r3, [r3, #0]
    6dfc:	021b      	lsls	r3, r3, #8
    6dfe:	4313      	orrs	r3, r2
							 |  idle_rxbuf[4+len+0];
    6e00:	4a1a      	ldr	r2, [pc, #104]	; (6e6c <cb_follow_le+0x1d0>)
    6e02:	6812      	ldr	r2, [r2, #0]
    6e04:	68f9      	ldr	r1, [r7, #12]
    6e06:	3104      	adds	r1, #4
    6e08:	440a      	add	r2, r1
    6e0a:	7812      	ldrb	r2, [r2, #0]
    6e0c:	4313      	orrs	r3, r2

			// verify CRC
			if (le.crc_verify) {
				int len		 = (idle_rxbuf[5] & 0x3f) + 2;
				u32 calc_crc = btle_crcgen_lut(le.crc_init_reversed, idle_rxbuf + 4, len);
				u32 wire_crc = (idle_rxbuf[4+len+2] << 16)
    6e0e:	607b      	str	r3, [r7, #4]
							 | (idle_rxbuf[4+len+1] << 8)
							 |  idle_rxbuf[4+len+0];
				if (calc_crc != wire_crc) // skip packets with a bad CRC
    6e10:	68ba      	ldr	r2, [r7, #8]
    6e12:	687b      	ldr	r3, [r7, #4]
    6e14:	429a      	cmp	r2, r3
    6e16:	d000      	beq.n	6e1a <cb_follow_le+0x17e>
					break;
    6e18:	e017      	b.n	6e4a <cb_follow_le+0x1ae>
			}

			// send to PC
			enqueue(LE_PACKET, idle_rxbuf);
    6e1a:	4b14      	ldr	r3, [pc, #80]	; (6e6c <cb_follow_le+0x1d0>)
    6e1c:	681b      	ldr	r3, [r3, #0]
    6e1e:	2001      	movs	r0, #1
    6e20:	4619      	mov	r1, r3
    6e22:	f7fd fb51 	bl	44c8 <enqueue>
			RXLED_SET;
    6e26:	4b12      	ldr	r3, [pc, #72]	; (6e70 <cb_follow_le+0x1d4>)
    6e28:	2210      	movs	r2, #16
    6e2a:	601a      	str	r2, [r3, #0]

			packet_cb(idle_rxbuf);
    6e2c:	4b11      	ldr	r3, [pc, #68]	; (6e74 <cb_follow_le+0x1d8>)
    6e2e:	681b      	ldr	r3, [r3, #0]
    6e30:	4a0e      	ldr	r2, [pc, #56]	; (6e6c <cb_follow_le+0x1d0>)
    6e32:	6812      	ldr	r2, [r2, #0]
    6e34:	4610      	mov	r0, r2
    6e36:	4798      	blx	r3

			break;
    6e38:	e007      	b.n	6e4a <cb_follow_le+0x1ae>
	for (i = 0; i < 31; ++i) {
		access_address >>= 1;
		access_address |= (unpacked[i] << 31);
	}

	for (i = 31; i < DMA_SIZE * 8 + 32; i++) {
    6e3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    6e3c:	3301      	adds	r3, #1
    6e3e:	62fb      	str	r3, [r7, #44]	; 0x2c
    6e40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    6e42:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
    6e46:	f6ff af54 	blt.w	6cf2 <cb_follow_le+0x56>

			break;
		}
	}

	return 1;
    6e4a:	2301      	movs	r3, #1
}
    6e4c:	4618      	mov	r0, r3
    6e4e:	3730      	adds	r7, #48	; 0x30
    6e50:	46bd      	mov	sp, r7
    6e52:	bd80      	pop	{r7, pc}
    6e54:	1000049c 	.word	0x1000049c
    6e58:	0000af48 	.word	0x0000af48
    6e5c:	10000d00 	.word	0x10000d00
    6e60:	10000458 	.word	0x10000458
    6e64:	0000aec8 	.word	0x0000aec8
    6e68:	02040811 	.word	0x02040811
    6e6c:	10000454 	.word	0x10000454
    6e70:	2009c038 	.word	0x2009c038
    6e74:	1000099c 	.word	0x1000099c

00006e78 <connection_follow_cb>:

/**
 * Called when we receive a packet in connection following mode.
 */
void connection_follow_cb(u8 *packet) {
    6e78:	b580      	push	{r7, lr}
    6e7a:	b08a      	sub	sp, #40	; 0x28
    6e7c:	af00      	add	r7, sp, #0
    6e7e:	6078      	str	r0, [r7, #4]
	int i;
	u32 aa = 0;
    6e80:	2300      	movs	r3, #0
    6e82:	623b      	str	r3, [r7, #32]
#define ADV_ADDRESS_IDX 0
#define HEADER_IDX 4
#define DATA_LEN_IDX 5
#define DATA_START_IDX 6

	u8 *adv_addr = &packet[ADV_ADDRESS_IDX];
    6e84:	687b      	ldr	r3, [r7, #4]
    6e86:	61fb      	str	r3, [r7, #28]
	u8 header = packet[HEADER_IDX];
    6e88:	687b      	ldr	r3, [r7, #4]
    6e8a:	791b      	ldrb	r3, [r3, #4]
    6e8c:	76fb      	strb	r3, [r7, #27]
	u8 *data_len = &packet[DATA_LEN_IDX];
    6e8e:	687b      	ldr	r3, [r7, #4]
    6e90:	3305      	adds	r3, #5
    6e92:	617b      	str	r3, [r7, #20]
	u8 *data = &packet[DATA_START_IDX];
    6e94:	687b      	ldr	r3, [r7, #4]
    6e96:	3306      	adds	r3, #6
    6e98:	613b      	str	r3, [r7, #16]
	u8 *crc = &packet[DATA_START_IDX + *data_len];
    6e9a:	697b      	ldr	r3, [r7, #20]
    6e9c:	781b      	ldrb	r3, [r3, #0]
    6e9e:	3306      	adds	r3, #6
    6ea0:	461a      	mov	r2, r3
    6ea2:	687b      	ldr	r3, [r7, #4]
    6ea4:	4413      	add	r3, r2
    6ea6:	60fb      	str	r3, [r7, #12]

	if (le.link_state == LINK_CONN_PENDING) {
    6ea8:	4b8b      	ldr	r3, [pc, #556]	; (70d8 <connection_follow_cb+0x260>)
    6eaa:	7d1b      	ldrb	r3, [r3, #20]
    6eac:	2b02      	cmp	r3, #2
    6eae:	d11c      	bne.n	6eea <connection_follow_cb+0x72>
		// We received a packet in the connection pending state, so now the device *should* be connected
		le.link_state = LINK_CONNECTED;
    6eb0:	4b89      	ldr	r3, [pc, #548]	; (70d8 <connection_follow_cb+0x260>)
    6eb2:	2203      	movs	r2, #3
    6eb4:	751a      	strb	r2, [r3, #20]
		le.conn_epoch = clkn;
    6eb6:	4b89      	ldr	r3, [pc, #548]	; (70dc <connection_follow_cb+0x264>)
    6eb8:	681b      	ldr	r3, [r3, #0]
    6eba:	4a87      	ldr	r2, [pc, #540]	; (70d8 <connection_follow_cb+0x260>)
    6ebc:	6193      	str	r3, [r2, #24]
		le.interval_timer = le.conn_interval - 1;
    6ebe:	4b86      	ldr	r3, [pc, #536]	; (70d8 <connection_follow_cb+0x260>)
    6ec0:	8bdb      	ldrh	r3, [r3, #30]
    6ec2:	3b01      	subs	r3, #1
    6ec4:	b29a      	uxth	r2, r3
    6ec6:	4b84      	ldr	r3, [pc, #528]	; (70d8 <connection_follow_cb+0x260>)
    6ec8:	839a      	strh	r2, [r3, #28]
		le.conn_count = 0;
    6eca:	4b83      	ldr	r3, [pc, #524]	; (70d8 <connection_follow_cb+0x260>)
    6ecc:	2200      	movs	r2, #0
    6ece:	841a      	strh	r2, [r3, #32]
		le.update_pending = 0;
    6ed0:	4b81      	ldr	r3, [pc, #516]	; (70d8 <connection_follow_cb+0x260>)
    6ed2:	2200      	movs	r2, #0
    6ed4:	629a      	str	r2, [r3, #40]	; 0x28

		// hue hue hue
		if (jam_mode != JAM_NONE)
    6ed6:	4b82      	ldr	r3, [pc, #520]	; (70e0 <connection_follow_cb+0x268>)
    6ed8:	781b      	ldrb	r3, [r3, #0]
    6eda:	b2db      	uxtb	r3, r3
    6edc:	2b00      	cmp	r3, #0
    6ede:	f000 80f7 	beq.w	70d0 <connection_follow_cb+0x258>
			le_jam_count = JAM_COUNT_DEFAULT;
    6ee2:	4b80      	ldr	r3, [pc, #512]	; (70e4 <connection_follow_cb+0x26c>)
    6ee4:	2228      	movs	r2, #40	; 0x28
    6ee6:	601a      	str	r2, [r3, #0]
    6ee8:	e0f2      	b.n	70d0 <connection_follow_cb+0x258>

	} else if (le.link_state == LINK_CONNECTED) {
    6eea:	4b7b      	ldr	r3, [pc, #492]	; (70d8 <connection_follow_cb+0x260>)
    6eec:	7d1b      	ldrb	r3, [r3, #20]
    6eee:	2b03      	cmp	r3, #3
    6ef0:	d16f      	bne.n	6fd2 <connection_follow_cb+0x15a>
		u8 llid =  header & 0x03;
    6ef2:	7efb      	ldrb	r3, [r7, #27]
    6ef4:	f003 0303 	and.w	r3, r3, #3
    6ef8:	72fb      	strb	r3, [r7, #11]

		// Apply any connection parameter update if necessary
		if (le.update_pending && le.conn_count == le.update_instant) {
    6efa:	4b77      	ldr	r3, [pc, #476]	; (70d8 <connection_follow_cb+0x260>)
    6efc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6efe:	2b00      	cmp	r3, #0
    6f00:	d021      	beq.n	6f46 <connection_follow_cb+0xce>
    6f02:	4b75      	ldr	r3, [pc, #468]	; (70d8 <connection_follow_cb+0x260>)
    6f04:	8c1b      	ldrh	r3, [r3, #32]
    6f06:	b29a      	uxth	r2, r3
    6f08:	4b73      	ldr	r3, [pc, #460]	; (70d8 <connection_follow_cb+0x260>)
    6f0a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    6f0c:	429a      	cmp	r2, r3
    6f0e:	d11a      	bne.n	6f46 <connection_follow_cb+0xce>
			// This is the first packet received in the connection interval for which the new parameters apply
			le.conn_epoch = clkn;
    6f10:	4b72      	ldr	r3, [pc, #456]	; (70dc <connection_follow_cb+0x264>)
    6f12:	681b      	ldr	r3, [r3, #0]
    6f14:	4a70      	ldr	r2, [pc, #448]	; (70d8 <connection_follow_cb+0x260>)
    6f16:	6193      	str	r3, [r2, #24]
			le.conn_interval = le.interval_update;
    6f18:	4b6f      	ldr	r3, [pc, #444]	; (70d8 <connection_follow_cb+0x260>)
    6f1a:	8dda      	ldrh	r2, [r3, #46]	; 0x2e
    6f1c:	4b6e      	ldr	r3, [pc, #440]	; (70d8 <connection_follow_cb+0x260>)
    6f1e:	83da      	strh	r2, [r3, #30]
			le.interval_timer = le.interval_update - 1;
    6f20:	4b6d      	ldr	r3, [pc, #436]	; (70d8 <connection_follow_cb+0x260>)
    6f22:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    6f24:	3b01      	subs	r3, #1
    6f26:	b29a      	uxth	r2, r3
    6f28:	4b6b      	ldr	r3, [pc, #428]	; (70d8 <connection_follow_cb+0x260>)
    6f2a:	839a      	strh	r2, [r3, #28]
			le.win_size = le.win_size_update;
    6f2c:	4b6a      	ldr	r3, [pc, #424]	; (70d8 <connection_follow_cb+0x260>)
    6f2e:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
    6f32:	4b69      	ldr	r3, [pc, #420]	; (70d8 <connection_follow_cb+0x260>)
    6f34:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			le.win_offset = le.win_offset_update;
    6f38:	4b67      	ldr	r3, [pc, #412]	; (70d8 <connection_follow_cb+0x260>)
    6f3a:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
    6f3c:	4b66      	ldr	r3, [pc, #408]	; (70d8 <connection_follow_cb+0x260>)
    6f3e:	849a      	strh	r2, [r3, #36]	; 0x24
			le.update_pending = 0;
    6f40:	4b65      	ldr	r3, [pc, #404]	; (70d8 <connection_follow_cb+0x260>)
    6f42:	2200      	movs	r2, #0
    6f44:	629a      	str	r2, [r3, #40]	; 0x28
		}

		if (llid == 0x03 && data[0] == 0x00) {
    6f46:	7afb      	ldrb	r3, [r7, #11]
    6f48:	2b03      	cmp	r3, #3
    6f4a:	d141      	bne.n	6fd0 <connection_follow_cb+0x158>
    6f4c:	693b      	ldr	r3, [r7, #16]
    6f4e:	781b      	ldrb	r3, [r3, #0]
    6f50:	2b00      	cmp	r3, #0
    6f52:	d13d      	bne.n	6fd0 <connection_follow_cb+0x158>
			// This is a CONNECTION_UPDATE_REQ.
			// The host is changing the connection parameters.
			le.win_size_update = packet[7];
    6f54:	687b      	ldr	r3, [r7, #4]
    6f56:	79da      	ldrb	r2, [r3, #7]
    6f58:	4b5f      	ldr	r3, [pc, #380]	; (70d8 <connection_follow_cb+0x260>)
    6f5a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
			le.win_offset_update = packet[8] + ((u16)packet[9] << 8);
    6f5e:	687b      	ldr	r3, [r7, #4]
    6f60:	3308      	adds	r3, #8
    6f62:	781b      	ldrb	r3, [r3, #0]
    6f64:	b29a      	uxth	r2, r3
    6f66:	687b      	ldr	r3, [r7, #4]
    6f68:	3309      	adds	r3, #9
    6f6a:	781b      	ldrb	r3, [r3, #0]
    6f6c:	b29b      	uxth	r3, r3
    6f6e:	021b      	lsls	r3, r3, #8
    6f70:	b29b      	uxth	r3, r3
    6f72:	4413      	add	r3, r2
    6f74:	b29a      	uxth	r2, r3
    6f76:	4b58      	ldr	r3, [pc, #352]	; (70d8 <connection_follow_cb+0x260>)
    6f78:	865a      	strh	r2, [r3, #50]	; 0x32
			le.interval_update = packet[10] + ((u16)packet[11] << 8);
    6f7a:	687b      	ldr	r3, [r7, #4]
    6f7c:	330a      	adds	r3, #10
    6f7e:	781b      	ldrb	r3, [r3, #0]
    6f80:	b29a      	uxth	r2, r3
    6f82:	687b      	ldr	r3, [r7, #4]
    6f84:	330b      	adds	r3, #11
    6f86:	781b      	ldrb	r3, [r3, #0]
    6f88:	b29b      	uxth	r3, r3
    6f8a:	021b      	lsls	r3, r3, #8
    6f8c:	b29b      	uxth	r3, r3
    6f8e:	4413      	add	r3, r2
    6f90:	b29a      	uxth	r2, r3
    6f92:	4b51      	ldr	r3, [pc, #324]	; (70d8 <connection_follow_cb+0x260>)
    6f94:	85da      	strh	r2, [r3, #46]	; 0x2e
			le.update_instant = packet[16] + ((u16)packet[17] << 8);
    6f96:	687b      	ldr	r3, [r7, #4]
    6f98:	3310      	adds	r3, #16
    6f9a:	781b      	ldrb	r3, [r3, #0]
    6f9c:	b29a      	uxth	r2, r3
    6f9e:	687b      	ldr	r3, [r7, #4]
    6fa0:	3311      	adds	r3, #17
    6fa2:	781b      	ldrb	r3, [r3, #0]
    6fa4:	b29b      	uxth	r3, r3
    6fa6:	021b      	lsls	r3, r3, #8
    6fa8:	b29b      	uxth	r3, r3
    6faa:	4413      	add	r3, r2
    6fac:	b29a      	uxth	r2, r3
    6fae:	4b4a      	ldr	r3, [pc, #296]	; (70d8 <connection_follow_cb+0x260>)
    6fb0:	859a      	strh	r2, [r3, #44]	; 0x2c
			if (le.update_instant - le.conn_count < 32767)
    6fb2:	4b49      	ldr	r3, [pc, #292]	; (70d8 <connection_follow_cb+0x260>)
    6fb4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    6fb6:	461a      	mov	r2, r3
    6fb8:	4b47      	ldr	r3, [pc, #284]	; (70d8 <connection_follow_cb+0x260>)
    6fba:	8c1b      	ldrh	r3, [r3, #32]
    6fbc:	b29b      	uxth	r3, r3
    6fbe:	1ad3      	subs	r3, r2, r3
    6fc0:	f647 72fe 	movw	r2, #32766	; 0x7ffe
    6fc4:	4293      	cmp	r3, r2
    6fc6:	dc03      	bgt.n	6fd0 <connection_follow_cb+0x158>
				le.update_pending = 1;
    6fc8:	4b43      	ldr	r3, [pc, #268]	; (70d8 <connection_follow_cb+0x260>)
    6fca:	2201      	movs	r2, #1
    6fcc:	629a      	str	r2, [r3, #40]	; 0x28
    6fce:	e07f      	b.n	70d0 <connection_follow_cb+0x258>
    6fd0:	e07e      	b.n	70d0 <connection_follow_cb+0x258>
		}

	} else if (le.link_state == LINK_LISTENING) {
    6fd2:	4b41      	ldr	r3, [pc, #260]	; (70d8 <connection_follow_cb+0x260>)
    6fd4:	7d1b      	ldrb	r3, [r3, #20]
    6fd6:	2b01      	cmp	r3, #1
    6fd8:	d17a      	bne.n	70d0 <connection_follow_cb+0x258>
		u8 pkt_type = packet[4] & 0x0F;
    6fda:	687b      	ldr	r3, [r7, #4]
    6fdc:	3304      	adds	r3, #4
    6fde:	781b      	ldrb	r3, [r3, #0]
    6fe0:	f003 030f 	and.w	r3, r3, #15
    6fe4:	72bb      	strb	r3, [r7, #10]
		if (pkt_type == 0x05) {
    6fe6:	7abb      	ldrb	r3, [r7, #10]
    6fe8:	2b05      	cmp	r3, #5
    6fea:	d171      	bne.n	70d0 <connection_follow_cb+0x258>
			// This is a connect packet
			// if we have a target, see if InitA or AdvA matches
			if (le.target_set &&
    6fec:	4b3a      	ldr	r3, [pc, #232]	; (70d8 <connection_follow_cb+0x260>)
    6fee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    6ff0:	2b00      	cmp	r3, #0
    6ff2:	d014      	beq.n	701e <connection_follow_cb+0x1a6>
			    memcmp(le.target, &packet[6], 6) &&  // Target address doesn't match Initiator.
    6ff4:	687b      	ldr	r3, [r7, #4]
    6ff6:	3306      	adds	r3, #6
    6ff8:	483b      	ldr	r0, [pc, #236]	; (70e8 <connection_follow_cb+0x270>)
    6ffa:	4619      	mov	r1, r3
    6ffc:	2206      	movs	r2, #6
    6ffe:	f003 fe73 	bl	ace8 <memcmp>
    7002:	4603      	mov	r3, r0
	} else if (le.link_state == LINK_LISTENING) {
		u8 pkt_type = packet[4] & 0x0F;
		if (pkt_type == 0x05) {
			// This is a connect packet
			// if we have a target, see if InitA or AdvA matches
			if (le.target_set &&
    7004:	2b00      	cmp	r3, #0
    7006:	d00a      	beq.n	701e <connection_follow_cb+0x1a6>
			    memcmp(le.target, &packet[6], 6) &&  // Target address doesn't match Initiator.
			    memcmp(le.target, &packet[12], 6)) {  // Target address doesn't match Advertiser.
    7008:	687b      	ldr	r3, [r7, #4]
    700a:	330c      	adds	r3, #12
    700c:	4836      	ldr	r0, [pc, #216]	; (70e8 <connection_follow_cb+0x270>)
    700e:	4619      	mov	r1, r3
    7010:	2206      	movs	r2, #6
    7012:	f003 fe69 	bl	ace8 <memcmp>
    7016:	4603      	mov	r3, r0
		u8 pkt_type = packet[4] & 0x0F;
		if (pkt_type == 0x05) {
			// This is a connect packet
			// if we have a target, see if InitA or AdvA matches
			if (le.target_set &&
			    memcmp(le.target, &packet[6], 6) &&  // Target address doesn't match Initiator.
    7018:	2b00      	cmp	r3, #0
    701a:	d000      	beq.n	701e <connection_follow_cb+0x1a6>
			    memcmp(le.target, &packet[12], 6)) {  // Target address doesn't match Advertiser.
				return;
    701c:	e058      	b.n	70d0 <connection_follow_cb+0x258>
			}

			le.link_state = LINK_CONN_PENDING;
    701e:	4b2e      	ldr	r3, [pc, #184]	; (70d8 <connection_follow_cb+0x260>)
    7020:	2202      	movs	r2, #2
    7022:	751a      	strb	r2, [r3, #20]
			le.crc_verify = 0; // we will drop many packets if we attempt to filter by CRC
    7024:	4b2c      	ldr	r3, [pc, #176]	; (70d8 <connection_follow_cb+0x260>)
    7026:	2200      	movs	r2, #0
    7028:	611a      	str	r2, [r3, #16]

			for (i = 0; i < 4; ++i)
    702a:	2300      	movs	r3, #0
    702c:	627b      	str	r3, [r7, #36]	; 0x24
    702e:	e011      	b.n	7054 <connection_follow_cb+0x1dc>
				aa |= packet[18+i] << (i*8);
    7030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7032:	3312      	adds	r3, #18
    7034:	461a      	mov	r2, r3
    7036:	687b      	ldr	r3, [r7, #4]
    7038:	4413      	add	r3, r2
    703a:	781b      	ldrb	r3, [r3, #0]
    703c:	461a      	mov	r2, r3
    703e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7040:	00db      	lsls	r3, r3, #3
    7042:	fa02 f303 	lsl.w	r3, r2, r3
    7046:	461a      	mov	r2, r3
    7048:	6a3b      	ldr	r3, [r7, #32]
    704a:	4313      	orrs	r3, r2
    704c:	623b      	str	r3, [r7, #32]
			}

			le.link_state = LINK_CONN_PENDING;
			le.crc_verify = 0; // we will drop many packets if we attempt to filter by CRC

			for (i = 0; i < 4; ++i)
    704e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7050:	3301      	adds	r3, #1
    7052:	627b      	str	r3, [r7, #36]	; 0x24
    7054:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7056:	2b03      	cmp	r3, #3
    7058:	ddea      	ble.n	7030 <connection_follow_cb+0x1b8>
				aa |= packet[18+i] << (i*8);
			le_set_access_address(aa);
    705a:	6a38      	ldr	r0, [r7, #32]
    705c:	f7ff f97e 	bl	635c <le_set_access_address>

#define CRC_INIT (2+4+6+6+4)
			le.crc_init = (packet[CRC_INIT+2] << 16)
    7060:	687b      	ldr	r3, [r7, #4]
    7062:	3318      	adds	r3, #24
    7064:	781b      	ldrb	r3, [r3, #0]
    7066:	041a      	lsls	r2, r3, #16
						| (packet[CRC_INIT+1] << 8)
    7068:	687b      	ldr	r3, [r7, #4]
    706a:	3317      	adds	r3, #23
    706c:	781b      	ldrb	r3, [r3, #0]
    706e:	021b      	lsls	r3, r3, #8
    7070:	4313      	orrs	r3, r2
						|  packet[CRC_INIT+0];
    7072:	687a      	ldr	r2, [r7, #4]
    7074:	3216      	adds	r2, #22
    7076:	7812      	ldrb	r2, [r2, #0]
    7078:	4313      	orrs	r3, r2
			for (i = 0; i < 4; ++i)
				aa |= packet[18+i] << (i*8);
			le_set_access_address(aa);

#define CRC_INIT (2+4+6+6+4)
			le.crc_init = (packet[CRC_INIT+2] << 16)
    707a:	461a      	mov	r2, r3
    707c:	4b16      	ldr	r3, [pc, #88]	; (70d8 <connection_follow_cb+0x260>)
    707e:	609a      	str	r2, [r3, #8]
						| (packet[CRC_INIT+1] << 8)
						|  packet[CRC_INIT+0];
			le.crc_init_reversed = rbit(le.crc_init);
    7080:	4b15      	ldr	r3, [pc, #84]	; (70d8 <connection_follow_cb+0x260>)
    7082:	689b      	ldr	r3, [r3, #8]
    7084:	4618      	mov	r0, r3
    7086:	f002 faa5 	bl	95d4 <rbit>
    708a:	4602      	mov	r2, r0
    708c:	4b12      	ldr	r3, [pc, #72]	; (70d8 <connection_follow_cb+0x260>)
    708e:	60da      	str	r2, [r3, #12]

#define WIN_SIZE (2+4+6+6+4+3)
			le.win_size = packet[WIN_SIZE];
    7090:	687b      	ldr	r3, [r7, #4]
    7092:	7e5a      	ldrb	r2, [r3, #25]
    7094:	4b10      	ldr	r3, [pc, #64]	; (70d8 <connection_follow_cb+0x260>)
    7096:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

#define WIN_OFFSET (2+4+6+6+4+3+1)
			le.win_offset = packet[WIN_OFFSET];
    709a:	687b      	ldr	r3, [r7, #4]
    709c:	331a      	adds	r3, #26
    709e:	781b      	ldrb	r3, [r3, #0]
    70a0:	b29a      	uxth	r2, r3
    70a2:	4b0d      	ldr	r3, [pc, #52]	; (70d8 <connection_follow_cb+0x260>)
    70a4:	849a      	strh	r2, [r3, #36]	; 0x24

#define CONN_INTERVAL (2+4+6+6+4+3+1+2)
			le.conn_interval = packet[CONN_INTERVAL];
    70a6:	687b      	ldr	r3, [r7, #4]
    70a8:	331c      	adds	r3, #28
    70aa:	781b      	ldrb	r3, [r3, #0]
    70ac:	b29a      	uxth	r2, r3
    70ae:	4b0a      	ldr	r3, [pc, #40]	; (70d8 <connection_follow_cb+0x260>)
    70b0:	83da      	strh	r2, [r3, #30]

#define CHANNEL_INC (2+4+6+6+4+3+1+2+2+2+2+5)
			le.channel_increment = packet[CHANNEL_INC] & 0x1f;
    70b2:	687b      	ldr	r3, [r7, #4]
    70b4:	3327      	adds	r3, #39	; 0x27
    70b6:	781b      	ldrb	r3, [r3, #0]
    70b8:	f003 031f 	and.w	r3, r3, #31
    70bc:	b2da      	uxtb	r2, r3
    70be:	4b06      	ldr	r3, [pc, #24]	; (70d8 <connection_follow_cb+0x260>)
    70c0:	759a      	strb	r2, [r3, #22]
			le.channel_idx = le.channel_increment;
    70c2:	4b05      	ldr	r3, [pc, #20]	; (70d8 <connection_follow_cb+0x260>)
    70c4:	7d9a      	ldrb	r2, [r3, #22]
    70c6:	4b04      	ldr	r3, [pc, #16]	; (70d8 <connection_follow_cb+0x260>)
    70c8:	755a      	strb	r2, [r3, #21]

			// Hop to the initial channel immediately
			do_hop = 1;
    70ca:	4b08      	ldr	r3, [pc, #32]	; (70ec <connection_follow_cb+0x274>)
    70cc:	2201      	movs	r2, #1
    70ce:	701a      	strb	r2, [r3, #0]
		}
	}
}
    70d0:	3728      	adds	r7, #40	; 0x28
    70d2:	46bd      	mov	sp, r7
    70d4:	bd80      	pop	{r7, pc}
    70d6:	bf00      	nop
    70d8:	10000458 	.word	0x10000458
    70dc:	10000be4 	.word	0x10000be4
    70e0:	10000a40 	.word	0x10000a40
    70e4:	10000994 	.word	0x10000994
    70e8:	1000048c 	.word	0x1000048c
    70ec:	1000097d 	.word	0x1000097d

000070f0 <bt_follow_le>:

void bt_follow_le() {
    70f0:	b580      	push	{r7, lr}
    70f2:	af00      	add	r7, sp, #0
	reset_le();
    70f4:	f7ff f94c 	bl	6390 <reset_le>
	packet_cb = connection_follow_cb;
    70f8:	4b04      	ldr	r3, [pc, #16]	; (710c <bt_follow_le+0x1c>)
    70fa:	4a05      	ldr	r2, [pc, #20]	; (7110 <bt_follow_le+0x20>)
    70fc:	601a      	str	r2, [r3, #0]
	bt_le_sync(MODE_BT_FOLLOW_LE);
    70fe:	2009      	movs	r0, #9
    7100:	f7ff fb1e 	bl	6740 <bt_le_sync>
	data_cb = cb_follow_le;
	packet_cb = connection_follow_cb;
	bt_generic_le(MODE_BT_FOLLOW_LE);
	*/

	mode = MODE_IDLE;
    7104:	4b03      	ldr	r3, [pc, #12]	; (7114 <bt_follow_le+0x24>)
    7106:	2200      	movs	r2, #0
    7108:	701a      	strb	r2, [r3, #0]
}
    710a:	bd80      	pop	{r7, pc}
    710c:	1000099c 	.word	0x1000099c
    7110:	00006e79 	.word	0x00006e79
    7114:	10000a3e 	.word	0x10000a3e

00007118 <le_promisc_state>:

// issue state change message
void le_promisc_state(u8 type, void *data, unsigned len) {
    7118:	b580      	push	{r7, lr}
    711a:	b092      	sub	sp, #72	; 0x48
    711c:	af00      	add	r7, sp, #0
    711e:	4603      	mov	r3, r0
    7120:	60b9      	str	r1, [r7, #8]
    7122:	607a      	str	r2, [r7, #4]
    7124:	73fb      	strb	r3, [r7, #15]
	u8 buf[50] = { 0, };
    7126:	f107 0314 	add.w	r3, r7, #20
    712a:	2200      	movs	r2, #0
    712c:	601a      	str	r2, [r3, #0]
    712e:	3304      	adds	r3, #4
    7130:	2200      	movs	r2, #0
    7132:	601a      	str	r2, [r3, #0]
    7134:	3304      	adds	r3, #4
    7136:	2200      	movs	r2, #0
    7138:	601a      	str	r2, [r3, #0]
    713a:	3304      	adds	r3, #4
    713c:	2200      	movs	r2, #0
    713e:	601a      	str	r2, [r3, #0]
    7140:	3304      	adds	r3, #4
    7142:	2200      	movs	r2, #0
    7144:	601a      	str	r2, [r3, #0]
    7146:	3304      	adds	r3, #4
    7148:	2200      	movs	r2, #0
    714a:	601a      	str	r2, [r3, #0]
    714c:	3304      	adds	r3, #4
    714e:	2200      	movs	r2, #0
    7150:	601a      	str	r2, [r3, #0]
    7152:	3304      	adds	r3, #4
    7154:	2200      	movs	r2, #0
    7156:	601a      	str	r2, [r3, #0]
    7158:	3304      	adds	r3, #4
    715a:	2200      	movs	r2, #0
    715c:	601a      	str	r2, [r3, #0]
    715e:	3304      	adds	r3, #4
    7160:	2200      	movs	r2, #0
    7162:	601a      	str	r2, [r3, #0]
    7164:	3304      	adds	r3, #4
    7166:	2200      	movs	r2, #0
    7168:	601a      	str	r2, [r3, #0]
    716a:	3304      	adds	r3, #4
    716c:	2200      	movs	r2, #0
    716e:	601a      	str	r2, [r3, #0]
    7170:	3304      	adds	r3, #4
    7172:	2200      	movs	r2, #0
    7174:	801a      	strh	r2, [r3, #0]
    7176:	3302      	adds	r3, #2
	if (len > 49)
    7178:	687b      	ldr	r3, [r7, #4]
    717a:	2b31      	cmp	r3, #49	; 0x31
    717c:	d901      	bls.n	7182 <le_promisc_state+0x6a>
		len = 49;
    717e:	2331      	movs	r3, #49	; 0x31
    7180:	607b      	str	r3, [r7, #4]

	buf[0] = type;
    7182:	7bfb      	ldrb	r3, [r7, #15]
    7184:	753b      	strb	r3, [r7, #20]
	memcpy(&buf[1], data, len);
    7186:	f107 0314 	add.w	r3, r7, #20
    718a:	3301      	adds	r3, #1
    718c:	4618      	mov	r0, r3
    718e:	68b9      	ldr	r1, [r7, #8]
    7190:	687a      	ldr	r2, [r7, #4]
    7192:	f003 fddb 	bl	ad4c <memcpy>
	enqueue(LE_PROMISC, buf);
    7196:	f107 0314 	add.w	r3, r7, #20
    719a:	2005      	movs	r0, #5
    719c:	4619      	mov	r1, r3
    719e:	f7fd f993 	bl	44c8 <enqueue>
}
    71a2:	3748      	adds	r7, #72	; 0x48
    71a4:	46bd      	mov	sp, r7
    71a6:	bd80      	pop	{r7, pc}

000071a8 <promisc_recover_hop_increment>:

// divide, rounding to the nearest integer: round up at 0.5.
#define DIVIDE_ROUND(N, D) ((N) + (D)/2) / (D)

void promisc_recover_hop_increment(u8 *packet) {
    71a8:	b580      	push	{r7, lr}
    71aa:	b084      	sub	sp, #16
    71ac:	af00      	add	r7, sp, #0
    71ae:	6078      	str	r0, [r7, #4]
	static u32 first_ts = 0;
	if (channel == 2404) {
    71b0:	4b55      	ldr	r3, [pc, #340]	; (7308 <promisc_recover_hop_increment+0x160>)
    71b2:	881b      	ldrh	r3, [r3, #0]
    71b4:	b29b      	uxth	r3, r3
    71b6:	f640 1264 	movw	r2, #2404	; 0x964
    71ba:	4293      	cmp	r3, r2
    71bc:	d114      	bne.n	71e8 <promisc_recover_hop_increment+0x40>
		first_ts = CLK100NS;
    71be:	4b53      	ldr	r3, [pc, #332]	; (730c <promisc_recover_hop_increment+0x164>)
    71c0:	681b      	ldr	r3, [r3, #0]
    71c2:	f3c3 0313 	ubfx	r3, r3, #0, #20
    71c6:	f640 4235 	movw	r2, #3125	; 0xc35
    71ca:	fb02 f203 	mul.w	r2, r2, r3
    71ce:	4b50      	ldr	r3, [pc, #320]	; (7310 <promisc_recover_hop_increment+0x168>)
    71d0:	681b      	ldr	r3, [r3, #0]
    71d2:	4413      	add	r3, r2
    71d4:	4a4f      	ldr	r2, [pc, #316]	; (7314 <promisc_recover_hop_increment+0x16c>)
    71d6:	6013      	str	r3, [r2, #0]
		hop_direct_channel = 2406;
    71d8:	4b4f      	ldr	r3, [pc, #316]	; (7318 <promisc_recover_hop_increment+0x170>)
    71da:	f640 1266 	movw	r2, #2406	; 0x966
    71de:	801a      	strh	r2, [r3, #0]
		do_hop = 1;
    71e0:	4b4e      	ldr	r3, [pc, #312]	; (731c <promisc_recover_hop_increment+0x174>)
    71e2:	2201      	movs	r2, #1
    71e4:	701a      	strb	r2, [r3, #0]
    71e6:	e08b      	b.n	7300 <promisc_recover_hop_increment+0x158>
	} else if (channel == 2406) {
    71e8:	4b47      	ldr	r3, [pc, #284]	; (7308 <promisc_recover_hop_increment+0x160>)
    71ea:	881b      	ldrh	r3, [r3, #0]
    71ec:	b29b      	uxth	r3, r3
    71ee:	f640 1266 	movw	r2, #2406	; 0x966
    71f2:	4293      	cmp	r3, r2
    71f4:	d17d      	bne.n	72f2 <promisc_recover_hop_increment+0x14a>
		u32 second_ts = CLK100NS;
    71f6:	4b45      	ldr	r3, [pc, #276]	; (730c <promisc_recover_hop_increment+0x164>)
    71f8:	681b      	ldr	r3, [r3, #0]
    71fa:	f3c3 0313 	ubfx	r3, r3, #0, #20
    71fe:	f640 4235 	movw	r2, #3125	; 0xc35
    7202:	fb02 f203 	mul.w	r2, r2, r3
    7206:	4b42      	ldr	r3, [pc, #264]	; (7310 <promisc_recover_hop_increment+0x168>)
    7208:	681b      	ldr	r3, [r3, #0]
    720a:	4413      	add	r3, r2
    720c:	60fb      	str	r3, [r7, #12]
		if (second_ts < first_ts)
    720e:	4b41      	ldr	r3, [pc, #260]	; (7314 <promisc_recover_hop_increment+0x16c>)
    7210:	681b      	ldr	r3, [r3, #0]
    7212:	68fa      	ldr	r2, [r7, #12]
    7214:	429a      	cmp	r2, r3
    7216:	d205      	bcs.n	7224 <promisc_recover_hop_increment+0x7c>
			second_ts += 3276800000; // handle rollover
    7218:	68fb      	ldr	r3, [r7, #12]
    721a:	f103 4343 	add.w	r3, r3, #3271557120	; 0xc3000000
    721e:	f503 03a0 	add.w	r3, r3, #5242880	; 0x500000
    7222:	60fb      	str	r3, [r7, #12]
		// Number of channels hopped between previous and current timestamp.
		u32 channels_hopped = DIVIDE_ROUND(second_ts - first_ts,
    7224:	4b3b      	ldr	r3, [pc, #236]	; (7314 <promisc_recover_hop_increment+0x16c>)
    7226:	681b      	ldr	r3, [r3, #0]
    7228:	68fa      	ldr	r2, [r7, #12]
    722a:	1ad2      	subs	r2, r2, r3
    722c:	4b3c      	ldr	r3, [pc, #240]	; (7320 <promisc_recover_hop_increment+0x178>)
    722e:	8bdb      	ldrh	r3, [r3, #30]
    7230:	4619      	mov	r1, r3
    7232:	f243 03d4 	movw	r3, #12500	; 0x30d4
    7236:	fb03 f301 	mul.w	r3, r3, r1
    723a:	0fd9      	lsrs	r1, r3, #31
    723c:	440b      	add	r3, r1
    723e:	105b      	asrs	r3, r3, #1
    7240:	4413      	add	r3, r2
    7242:	4a37      	ldr	r2, [pc, #220]	; (7320 <promisc_recover_hop_increment+0x178>)
    7244:	8bd2      	ldrh	r2, [r2, #30]
    7246:	4611      	mov	r1, r2
    7248:	f243 02d4 	movw	r2, #12500	; 0x30d4
    724c:	fb02 f201 	mul.w	r2, r2, r1
    7250:	fbb3 f3f2 	udiv	r3, r3, r2
    7254:	60bb      	str	r3, [r7, #8]
										   le.conn_interval * LE_BASECLK);
		if (channels_hopped < 37) {
    7256:	68bb      	ldr	r3, [r7, #8]
    7258:	2b24      	cmp	r3, #36	; 0x24
    725a:	d842      	bhi.n	72e2 <promisc_recover_hop_increment+0x13a>
			// Get the hop increment based on the number of channels hopped.
			le.channel_increment = hop_interval_lut[channels_hopped];
    725c:	4a31      	ldr	r2, [pc, #196]	; (7324 <promisc_recover_hop_increment+0x17c>)
    725e:	68bb      	ldr	r3, [r7, #8]
    7260:	4413      	add	r3, r2
    7262:	781a      	ldrb	r2, [r3, #0]
    7264:	4b2e      	ldr	r3, [pc, #184]	; (7320 <promisc_recover_hop_increment+0x178>)
    7266:	759a      	strb	r2, [r3, #22]
			le.interval_timer = le.conn_interval / 2;
    7268:	4b2d      	ldr	r3, [pc, #180]	; (7320 <promisc_recover_hop_increment+0x178>)
    726a:	8bdb      	ldrh	r3, [r3, #30]
    726c:	085b      	lsrs	r3, r3, #1
    726e:	b29a      	uxth	r2, r3
    7270:	4b2b      	ldr	r3, [pc, #172]	; (7320 <promisc_recover_hop_increment+0x178>)
    7272:	839a      	strh	r2, [r3, #28]
			le.conn_count = 0;
    7274:	4b2a      	ldr	r3, [pc, #168]	; (7320 <promisc_recover_hop_increment+0x178>)
    7276:	2200      	movs	r2, #0
    7278:	841a      	strh	r2, [r3, #32]
			le.conn_epoch = 0;
    727a:	4b29      	ldr	r3, [pc, #164]	; (7320 <promisc_recover_hop_increment+0x178>)
    727c:	2200      	movs	r2, #0
    727e:	619a      	str	r2, [r3, #24]
			do_hop = 0;
    7280:	4b26      	ldr	r3, [pc, #152]	; (731c <promisc_recover_hop_increment+0x174>)
    7282:	2200      	movs	r2, #0
    7284:	701a      	strb	r2, [r3, #0]
			// Move on to regular connection following.
			le.channel_idx = (1 + le.channel_increment) % 37;
    7286:	4b26      	ldr	r3, [pc, #152]	; (7320 <promisc_recover_hop_increment+0x178>)
    7288:	7d9b      	ldrb	r3, [r3, #22]
    728a:	1c5a      	adds	r2, r3, #1
    728c:	4b26      	ldr	r3, [pc, #152]	; (7328 <promisc_recover_hop_increment+0x180>)
    728e:	fb82 0103 	smull	r0, r1, r2, r3
    7292:	1853      	adds	r3, r2, r1
    7294:	1159      	asrs	r1, r3, #5
    7296:	17d3      	asrs	r3, r2, #31
    7298:	1ac9      	subs	r1, r1, r3
    729a:	460b      	mov	r3, r1
    729c:	00db      	lsls	r3, r3, #3
    729e:	440b      	add	r3, r1
    72a0:	009b      	lsls	r3, r3, #2
    72a2:	440b      	add	r3, r1
    72a4:	1ad1      	subs	r1, r2, r3
    72a6:	b2ca      	uxtb	r2, r1
    72a8:	4b1d      	ldr	r3, [pc, #116]	; (7320 <promisc_recover_hop_increment+0x178>)
    72aa:	755a      	strb	r2, [r3, #21]
			le.link_state = LINK_CONNECTED;
    72ac:	4b1c      	ldr	r3, [pc, #112]	; (7320 <promisc_recover_hop_increment+0x178>)
    72ae:	2203      	movs	r2, #3
    72b0:	751a      	strb	r2, [r3, #20]
			le.crc_verify = 0;
    72b2:	4b1b      	ldr	r3, [pc, #108]	; (7320 <promisc_recover_hop_increment+0x178>)
    72b4:	2200      	movs	r2, #0
    72b6:	611a      	str	r2, [r3, #16]
			hop_mode = HOP_BTLE;
    72b8:	4b1c      	ldr	r3, [pc, #112]	; (732c <promisc_recover_hop_increment+0x184>)
    72ba:	2203      	movs	r2, #3
    72bc:	701a      	strb	r2, [r3, #0]
			packet_cb = connection_follow_cb;
    72be:	4b1c      	ldr	r3, [pc, #112]	; (7330 <promisc_recover_hop_increment+0x188>)
    72c0:	4a1c      	ldr	r2, [pc, #112]	; (7334 <promisc_recover_hop_increment+0x18c>)
    72c2:	601a      	str	r2, [r3, #0]
			le_promisc_state(3, &le.channel_increment, 1);
    72c4:	2003      	movs	r0, #3
    72c6:	491c      	ldr	r1, [pc, #112]	; (7338 <promisc_recover_hop_increment+0x190>)
    72c8:	2201      	movs	r2, #1
    72ca:	f7ff ff25 	bl	7118 <le_promisc_state>

			if (jam_mode != JAM_NONE)
    72ce:	4b1b      	ldr	r3, [pc, #108]	; (733c <promisc_recover_hop_increment+0x194>)
    72d0:	781b      	ldrb	r3, [r3, #0]
    72d2:	b2db      	uxtb	r3, r3
    72d4:	2b00      	cmp	r3, #0
    72d6:	d003      	beq.n	72e0 <promisc_recover_hop_increment+0x138>
				le_jam_count = JAM_COUNT_DEFAULT;
    72d8:	4b19      	ldr	r3, [pc, #100]	; (7340 <promisc_recover_hop_increment+0x198>)
    72da:	2228      	movs	r2, #40	; 0x28
    72dc:	601a      	str	r2, [r3, #0]

			return;
    72de:	e00f      	b.n	7300 <promisc_recover_hop_increment+0x158>
    72e0:	e00e      	b.n	7300 <promisc_recover_hop_increment+0x158>
		}
		hop_direct_channel = 2404;
    72e2:	4b0d      	ldr	r3, [pc, #52]	; (7318 <promisc_recover_hop_increment+0x170>)
    72e4:	f640 1264 	movw	r2, #2404	; 0x964
    72e8:	801a      	strh	r2, [r3, #0]
		do_hop = 1;
    72ea:	4b0c      	ldr	r3, [pc, #48]	; (731c <promisc_recover_hop_increment+0x174>)
    72ec:	2201      	movs	r2, #1
    72ee:	701a      	strb	r2, [r3, #0]
    72f0:	e006      	b.n	7300 <promisc_recover_hop_increment+0x158>
	}
	else {
		hop_direct_channel = 2404;
    72f2:	4b09      	ldr	r3, [pc, #36]	; (7318 <promisc_recover_hop_increment+0x170>)
    72f4:	f640 1264 	movw	r2, #2404	; 0x964
    72f8:	801a      	strh	r2, [r3, #0]
		do_hop = 1;
    72fa:	4b08      	ldr	r3, [pc, #32]	; (731c <promisc_recover_hop_increment+0x174>)
    72fc:	2201      	movs	r2, #1
    72fe:	701a      	strb	r2, [r3, #0]
	}
}
    7300:	3710      	adds	r7, #16
    7302:	46bd      	mov	sp, r7
    7304:	bd80      	pop	{r7, pc}
    7306:	bf00      	nop
    7308:	1000049c 	.word	0x1000049c
    730c:	10000be4 	.word	0x10000be4
    7310:	40004008 	.word	0x40004008
    7314:	10000a54 	.word	0x10000a54
    7318:	10000980 	.word	0x10000980
    731c:	1000097d 	.word	0x1000097d
    7320:	10000458 	.word	0x10000458
    7324:	0000af70 	.word	0x0000af70
    7328:	dd67c8a7 	.word	0xdd67c8a7
    732c:	1000097c 	.word	0x1000097c
    7330:	1000099c 	.word	0x1000099c
    7334:	00006e79 	.word	0x00006e79
    7338:	1000046e 	.word	0x1000046e
    733c:	10000a40 	.word	0x10000a40
    7340:	10000994 	.word	0x10000994

00007344 <promisc_recover_hop_interval>:

void promisc_recover_hop_interval(u8 *packet) {
    7344:	b580      	push	{r7, lr}
    7346:	b086      	sub	sp, #24
    7348:	af00      	add	r7, sp, #0
    734a:	6078      	str	r0, [r7, #4]
	static u32 prev_clk = 0;

	u32 cur_clk = CLK100NS;
    734c:	4b33      	ldr	r3, [pc, #204]	; (741c <promisc_recover_hop_interval+0xd8>)
    734e:	681b      	ldr	r3, [r3, #0]
    7350:	f3c3 0313 	ubfx	r3, r3, #0, #20
    7354:	f640 4235 	movw	r2, #3125	; 0xc35
    7358:	fb02 f203 	mul.w	r2, r2, r3
    735c:	4b30      	ldr	r3, [pc, #192]	; (7420 <promisc_recover_hop_interval+0xdc>)
    735e:	681b      	ldr	r3, [r3, #0]
    7360:	4413      	add	r3, r2
    7362:	617b      	str	r3, [r7, #20]
	if (cur_clk < prev_clk)
    7364:	4b2f      	ldr	r3, [pc, #188]	; (7424 <promisc_recover_hop_interval+0xe0>)
    7366:	681b      	ldr	r3, [r3, #0]
    7368:	697a      	ldr	r2, [r7, #20]
    736a:	429a      	cmp	r2, r3
    736c:	d203      	bcs.n	7376 <promisc_recover_hop_interval+0x32>
		cur_clk += 3267800000; // handle rollover
    736e:	697a      	ldr	r2, [r7, #20]
    7370:	4b2d      	ldr	r3, [pc, #180]	; (7428 <promisc_recover_hop_interval+0xe4>)
    7372:	4413      	add	r3, r2
    7374:	617b      	str	r3, [r7, #20]
	u32 clk_diff = cur_clk - prev_clk;
    7376:	4b2b      	ldr	r3, [pc, #172]	; (7424 <promisc_recover_hop_interval+0xe0>)
    7378:	681b      	ldr	r3, [r3, #0]
    737a:	697a      	ldr	r2, [r7, #20]
    737c:	1ad3      	subs	r3, r2, r3
    737e:	613b      	str	r3, [r7, #16]
	u16 obsv_hop_interval; // observed hop interval

	// probably consecutive data packets on the same channel
	if (clk_diff < 2 * LE_BASECLK)
    7380:	693b      	ldr	r3, [r7, #16]
    7382:	f246 12a7 	movw	r2, #24999	; 0x61a7
    7386:	4293      	cmp	r3, r2
    7388:	d800      	bhi.n	738c <promisc_recover_hop_interval+0x48>
		return;
    738a:	e043      	b.n	7414 <promisc_recover_hop_interval+0xd0>

	if (clk_diff < le_promisc.smallest_hop_interval)
    738c:	4b27      	ldr	r3, [pc, #156]	; (742c <promisc_recover_hop_interval+0xe8>)
    738e:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    7392:	693b      	ldr	r3, [r7, #16]
    7394:	429a      	cmp	r2, r3
    7396:	d903      	bls.n	73a0 <promisc_recover_hop_interval+0x5c>
		le_promisc.smallest_hop_interval = clk_diff;
    7398:	4a24      	ldr	r2, [pc, #144]	; (742c <promisc_recover_hop_interval+0xe8>)
    739a:	693b      	ldr	r3, [r7, #16]
    739c:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

	obsv_hop_interval = DIVIDE_ROUND(le_promisc.smallest_hop_interval, 37 * LE_BASECLK);
    73a0:	4b22      	ldr	r3, [pc, #136]	; (742c <promisc_recover_hop_interval+0xe8>)
    73a2:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
    73a6:	f503 3361 	add.w	r3, r3, #230400	; 0x38400
    73aa:	f203 3352 	addw	r3, r3, #850	; 0x352
    73ae:	4a20      	ldr	r2, [pc, #128]	; (7430 <promisc_recover_hop_interval+0xec>)
    73b0:	fba2 2303 	umull	r2, r3, r2, r3
    73b4:	0c9b      	lsrs	r3, r3, #18
    73b6:	81fb      	strh	r3, [r7, #14]

	if (le.conn_interval == obsv_hop_interval) {
    73b8:	4b1e      	ldr	r3, [pc, #120]	; (7434 <promisc_recover_hop_interval+0xf0>)
    73ba:	8bdb      	ldrh	r3, [r3, #30]
    73bc:	89fa      	ldrh	r2, [r7, #14]
    73be:	429a      	cmp	r2, r3
    73c0:	d11e      	bne.n	7400 <promisc_recover_hop_interval+0xbc>
		// 5 consecutive hop intervals: consider it legit and move on
		++le_promisc.consec_intervals;
    73c2:	4b1a      	ldr	r3, [pc, #104]	; (742c <promisc_recover_hop_interval+0xe8>)
    73c4:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
    73c8:	3301      	adds	r3, #1
    73ca:	4a18      	ldr	r2, [pc, #96]	; (742c <promisc_recover_hop_interval+0xe8>)
    73cc:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
		if (le_promisc.consec_intervals == 5) {
    73d0:	4b16      	ldr	r3, [pc, #88]	; (742c <promisc_recover_hop_interval+0xe8>)
    73d2:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
    73d6:	2b05      	cmp	r3, #5
    73d8:	d119      	bne.n	740e <promisc_recover_hop_interval+0xca>
			packet_cb = promisc_recover_hop_increment;
    73da:	4b17      	ldr	r3, [pc, #92]	; (7438 <promisc_recover_hop_interval+0xf4>)
    73dc:	4a17      	ldr	r2, [pc, #92]	; (743c <promisc_recover_hop_interval+0xf8>)
    73de:	601a      	str	r2, [r3, #0]
			hop_direct_channel = 2404;
    73e0:	4b17      	ldr	r3, [pc, #92]	; (7440 <promisc_recover_hop_interval+0xfc>)
    73e2:	f640 1264 	movw	r2, #2404	; 0x964
    73e6:	801a      	strh	r2, [r3, #0]
			hop_mode = HOP_DIRECT;
    73e8:	4b16      	ldr	r3, [pc, #88]	; (7444 <promisc_recover_hop_interval+0x100>)
    73ea:	2204      	movs	r2, #4
    73ec:	701a      	strb	r2, [r3, #0]
			do_hop = 1;
    73ee:	4b16      	ldr	r3, [pc, #88]	; (7448 <promisc_recover_hop_interval+0x104>)
    73f0:	2201      	movs	r2, #1
    73f2:	701a      	strb	r2, [r3, #0]
			le_promisc_state(2, &le.conn_interval, 2);
    73f4:	2002      	movs	r0, #2
    73f6:	4915      	ldr	r1, [pc, #84]	; (744c <promisc_recover_hop_interval+0x108>)
    73f8:	2202      	movs	r2, #2
    73fa:	f7ff fe8d 	bl	7118 <le_promisc_state>
    73fe:	e006      	b.n	740e <promisc_recover_hop_interval+0xca>
		}
	} else {
		le.conn_interval = obsv_hop_interval;
    7400:	4a0c      	ldr	r2, [pc, #48]	; (7434 <promisc_recover_hop_interval+0xf0>)
    7402:	89fb      	ldrh	r3, [r7, #14]
    7404:	83d3      	strh	r3, [r2, #30]
		le_promisc.consec_intervals = 0;
    7406:	4b09      	ldr	r3, [pc, #36]	; (742c <promisc_recover_hop_interval+0xe8>)
    7408:	2200      	movs	r2, #0
    740a:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	}

	prev_clk = cur_clk;
    740e:	4a05      	ldr	r2, [pc, #20]	; (7424 <promisc_recover_hop_interval+0xe0>)
    7410:	697b      	ldr	r3, [r7, #20]
    7412:	6013      	str	r3, [r2, #0]
}
    7414:	3718      	adds	r7, #24
    7416:	46bd      	mov	sp, r7
    7418:	bd80      	pop	{r7, pc}
    741a:	bf00      	nop
    741c:	10000be4 	.word	0x10000be4
    7420:	40004008 	.word	0x40004008
    7424:	10000a58 	.word	0x10000a58
    7428:	c2c6abc0 	.word	0xc2c6abc0
    742c:	10000bec 	.word	0x10000bec
    7430:	9119a9c1 	.word	0x9119a9c1
    7434:	10000458 	.word	0x10000458
    7438:	1000099c 	.word	0x1000099c
    743c:	000071a9 	.word	0x000071a9
    7440:	10000980 	.word	0x10000980
    7444:	1000097c 	.word	0x1000097c
    7448:	1000097d 	.word	0x1000097d
    744c:	10000476 	.word	0x10000476

00007450 <promisc_follow_cb>:

void promisc_follow_cb(u8 *packet) {
    7450:	b580      	push	{r7, lr}
    7452:	b084      	sub	sp, #16
    7454:	af00      	add	r7, sp, #0
    7456:	6078      	str	r0, [r7, #4]
	int i;

	// get the CRCInit
	if (!le.crc_verify && packet[4] == 0x01 && packet[5] == 0x00) {
    7458:	4b28      	ldr	r3, [pc, #160]	; (74fc <promisc_follow_cb+0xac>)
    745a:	691b      	ldr	r3, [r3, #16]
    745c:	2b00      	cmp	r3, #0
    745e:	d149      	bne.n	74f4 <promisc_follow_cb+0xa4>
    7460:	687b      	ldr	r3, [r7, #4]
    7462:	3304      	adds	r3, #4
    7464:	781b      	ldrb	r3, [r3, #0]
    7466:	2b01      	cmp	r3, #1
    7468:	d144      	bne.n	74f4 <promisc_follow_cb+0xa4>
    746a:	687b      	ldr	r3, [r7, #4]
    746c:	3305      	adds	r3, #5
    746e:	781b      	ldrb	r3, [r3, #0]
    7470:	2b00      	cmp	r3, #0
    7472:	d13f      	bne.n	74f4 <promisc_follow_cb+0xa4>
		u32 crc = (packet[8] << 16) | (packet[7] << 8) | packet[6];
    7474:	687b      	ldr	r3, [r7, #4]
    7476:	3308      	adds	r3, #8
    7478:	781b      	ldrb	r3, [r3, #0]
    747a:	041a      	lsls	r2, r3, #16
    747c:	687b      	ldr	r3, [r7, #4]
    747e:	3307      	adds	r3, #7
    7480:	781b      	ldrb	r3, [r3, #0]
    7482:	021b      	lsls	r3, r3, #8
    7484:	4313      	orrs	r3, r2
    7486:	687a      	ldr	r2, [r7, #4]
    7488:	3206      	adds	r2, #6
    748a:	7812      	ldrb	r2, [r2, #0]
    748c:	4313      	orrs	r3, r2
    748e:	60bb      	str	r3, [r7, #8]

		le.crc_init = btle_reverse_crc(crc, packet + 4, 2);
    7490:	687b      	ldr	r3, [r7, #4]
    7492:	3304      	adds	r3, #4
    7494:	68b8      	ldr	r0, [r7, #8]
    7496:	4619      	mov	r1, r3
    7498:	2202      	movs	r2, #2
    749a:	f001 f8a3 	bl	85e4 <btle_reverse_crc>
    749e:	4602      	mov	r2, r0
    74a0:	4b16      	ldr	r3, [pc, #88]	; (74fc <promisc_follow_cb+0xac>)
    74a2:	609a      	str	r2, [r3, #8]
		le.crc_init_reversed = 0;
    74a4:	4b15      	ldr	r3, [pc, #84]	; (74fc <promisc_follow_cb+0xac>)
    74a6:	2200      	movs	r2, #0
    74a8:	60da      	str	r2, [r3, #12]
		for (i = 0; i < 24; ++i)
    74aa:	2300      	movs	r3, #0
    74ac:	60fb      	str	r3, [r7, #12]
    74ae:	e013      	b.n	74d8 <promisc_follow_cb+0x88>
			le.crc_init_reversed |= ((le.crc_init >> i) & 1) << (23 - i);
    74b0:	4b12      	ldr	r3, [pc, #72]	; (74fc <promisc_follow_cb+0xac>)
    74b2:	68da      	ldr	r2, [r3, #12]
    74b4:	4b11      	ldr	r3, [pc, #68]	; (74fc <promisc_follow_cb+0xac>)
    74b6:	6899      	ldr	r1, [r3, #8]
    74b8:	68fb      	ldr	r3, [r7, #12]
    74ba:	fa21 f303 	lsr.w	r3, r1, r3
    74be:	f003 0101 	and.w	r1, r3, #1
    74c2:	68fb      	ldr	r3, [r7, #12]
    74c4:	f1c3 0317 	rsb	r3, r3, #23
    74c8:	fa01 f303 	lsl.w	r3, r1, r3
    74cc:	4313      	orrs	r3, r2
    74ce:	4a0b      	ldr	r2, [pc, #44]	; (74fc <promisc_follow_cb+0xac>)
    74d0:	60d3      	str	r3, [r2, #12]
	if (!le.crc_verify && packet[4] == 0x01 && packet[5] == 0x00) {
		u32 crc = (packet[8] << 16) | (packet[7] << 8) | packet[6];

		le.crc_init = btle_reverse_crc(crc, packet + 4, 2);
		le.crc_init_reversed = 0;
		for (i = 0; i < 24; ++i)
    74d2:	68fb      	ldr	r3, [r7, #12]
    74d4:	3301      	adds	r3, #1
    74d6:	60fb      	str	r3, [r7, #12]
    74d8:	68fb      	ldr	r3, [r7, #12]
    74da:	2b17      	cmp	r3, #23
    74dc:	dde8      	ble.n	74b0 <promisc_follow_cb+0x60>
			le.crc_init_reversed |= ((le.crc_init >> i) & 1) << (23 - i);

		le.crc_verify = 1;
    74de:	4b07      	ldr	r3, [pc, #28]	; (74fc <promisc_follow_cb+0xac>)
    74e0:	2201      	movs	r2, #1
    74e2:	611a      	str	r2, [r3, #16]
		packet_cb = promisc_recover_hop_interval;
    74e4:	4b06      	ldr	r3, [pc, #24]	; (7500 <promisc_follow_cb+0xb0>)
    74e6:	4a07      	ldr	r2, [pc, #28]	; (7504 <promisc_follow_cb+0xb4>)
    74e8:	601a      	str	r2, [r3, #0]
		le_promisc_state(1, &le.crc_init, 3);
    74ea:	2001      	movs	r0, #1
    74ec:	4906      	ldr	r1, [pc, #24]	; (7508 <promisc_follow_cb+0xb8>)
    74ee:	2203      	movs	r2, #3
    74f0:	f7ff fe12 	bl	7118 <le_promisc_state>
	}
}
    74f4:	3710      	adds	r7, #16
    74f6:	46bd      	mov	sp, r7
    74f8:	bd80      	pop	{r7, pc}
    74fa:	bf00      	nop
    74fc:	10000458 	.word	0x10000458
    7500:	1000099c 	.word	0x1000099c
    7504:	00007345 	.word	0x00007345
    7508:	10000460 	.word	0x10000460

0000750c <see_aa>:

// called when we see an AA, add it to the list
void see_aa(u32 aa) {
    750c:	b480      	push	{r7}
    750e:	b087      	sub	sp, #28
    7510:	af00      	add	r7, sp, #0
    7512:	6078      	str	r0, [r7, #4]
	int i, max = -1, killme = -1;
    7514:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    7518:	613b      	str	r3, [r7, #16]
    751a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    751e:	60fb      	str	r3, [r7, #12]
	for (i = 0; i < AA_LIST_SIZE; ++i)
    7520:	2300      	movs	r3, #0
    7522:	617b      	str	r3, [r7, #20]
    7524:	e015      	b.n	7552 <see_aa+0x46>
		if (le_promisc.active_aa[i].aa == aa) {
    7526:	4a22      	ldr	r2, [pc, #136]	; (75b0 <see_aa+0xa4>)
    7528:	697b      	ldr	r3, [r7, #20]
    752a:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
    752e:	687b      	ldr	r3, [r7, #4]
    7530:	429a      	cmp	r2, r3
    7532:	d10b      	bne.n	754c <see_aa+0x40>
			++le_promisc.active_aa[i].count;
    7534:	4a1e      	ldr	r2, [pc, #120]	; (75b0 <see_aa+0xa4>)
    7536:	697b      	ldr	r3, [r7, #20]
    7538:	00db      	lsls	r3, r3, #3
    753a:	4413      	add	r3, r2
    753c:	685b      	ldr	r3, [r3, #4]
    753e:	1c5a      	adds	r2, r3, #1
    7540:	491b      	ldr	r1, [pc, #108]	; (75b0 <see_aa+0xa4>)
    7542:	697b      	ldr	r3, [r7, #20]
    7544:	00db      	lsls	r3, r3, #3
    7546:	440b      	add	r3, r1
    7548:	605a      	str	r2, [r3, #4]
			return;
    754a:	e02c      	b.n	75a6 <see_aa+0x9a>
}

// called when we see an AA, add it to the list
void see_aa(u32 aa) {
	int i, max = -1, killme = -1;
	for (i = 0; i < AA_LIST_SIZE; ++i)
    754c:	697b      	ldr	r3, [r7, #20]
    754e:	3301      	adds	r3, #1
    7550:	617b      	str	r3, [r7, #20]
    7552:	697b      	ldr	r3, [r7, #20]
    7554:	2b1f      	cmp	r3, #31
    7556:	dde6      	ble.n	7526 <see_aa+0x1a>
			++le_promisc.active_aa[i].count;
			return;
		}

	// evict someone
	for (i = 0; i < AA_LIST_SIZE; ++i)
    7558:	2300      	movs	r3, #0
    755a:	617b      	str	r3, [r7, #20]
    755c:	e015      	b.n	758a <see_aa+0x7e>
		if (le_promisc.active_aa[i].count < max || max < 0) {
    755e:	4a14      	ldr	r2, [pc, #80]	; (75b0 <see_aa+0xa4>)
    7560:	697b      	ldr	r3, [r7, #20]
    7562:	00db      	lsls	r3, r3, #3
    7564:	4413      	add	r3, r2
    7566:	685a      	ldr	r2, [r3, #4]
    7568:	693b      	ldr	r3, [r7, #16]
    756a:	429a      	cmp	r2, r3
    756c:	db02      	blt.n	7574 <see_aa+0x68>
    756e:	693b      	ldr	r3, [r7, #16]
    7570:	2b00      	cmp	r3, #0
    7572:	da07      	bge.n	7584 <see_aa+0x78>
			killme = i;
    7574:	697b      	ldr	r3, [r7, #20]
    7576:	60fb      	str	r3, [r7, #12]
			max = le_promisc.active_aa[i].count;
    7578:	4a0d      	ldr	r2, [pc, #52]	; (75b0 <see_aa+0xa4>)
    757a:	697b      	ldr	r3, [r7, #20]
    757c:	00db      	lsls	r3, r3, #3
    757e:	4413      	add	r3, r2
    7580:	685b      	ldr	r3, [r3, #4]
    7582:	613b      	str	r3, [r7, #16]
			++le_promisc.active_aa[i].count;
			return;
		}

	// evict someone
	for (i = 0; i < AA_LIST_SIZE; ++i)
    7584:	697b      	ldr	r3, [r7, #20]
    7586:	3301      	adds	r3, #1
    7588:	617b      	str	r3, [r7, #20]
    758a:	697b      	ldr	r3, [r7, #20]
    758c:	2b1f      	cmp	r3, #31
    758e:	dde6      	ble.n	755e <see_aa+0x52>
		if (le_promisc.active_aa[i].count < max || max < 0) {
			killme = i;
			max = le_promisc.active_aa[i].count;
		}

	le_promisc.active_aa[killme].aa = aa;
    7590:	4907      	ldr	r1, [pc, #28]	; (75b0 <see_aa+0xa4>)
    7592:	68fb      	ldr	r3, [r7, #12]
    7594:	687a      	ldr	r2, [r7, #4]
    7596:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
	le_promisc.active_aa[killme].count = 1;
    759a:	4a05      	ldr	r2, [pc, #20]	; (75b0 <see_aa+0xa4>)
    759c:	68fb      	ldr	r3, [r7, #12]
    759e:	00db      	lsls	r3, r3, #3
    75a0:	4413      	add	r3, r2
    75a2:	2201      	movs	r2, #1
    75a4:	605a      	str	r2, [r3, #4]
}
    75a6:	371c      	adds	r7, #28
    75a8:	46bd      	mov	sp, r7
    75aa:	f85d 7b04 	ldr.w	r7, [sp], #4
    75ae:	4770      	bx	lr
    75b0:	10000bec 	.word	0x10000bec

000075b4 <cb_le_promisc>:

/* le promiscuous mode */
int cb_le_promisc(char *unpacked) {
    75b4:	b590      	push	{r4, r7, lr}
    75b6:	b0a1      	sub	sp, #132	; 0x84
    75b8:	af00      	add	r7, sp, #0
    75ba:	6078      	str	r0, [r7, #4]
	int i, j, k;
	int idx;

	// empty data PDU: 01 00
	char desired[4][16] = {
    75bc:	f107 031c 	add.w	r3, r7, #28
    75c0:	2240      	movs	r2, #64	; 0x40
    75c2:	4618      	mov	r0, r3
    75c4:	2100      	movs	r1, #0
    75c6:	f7fc fdd7 	bl	4178 <memset>
    75ca:	2301      	movs	r3, #1
    75cc:	773b      	strb	r3, [r7, #28]
    75ce:	2301      	movs	r3, #1
    75d0:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    75d4:	2301      	movs	r3, #1
    75d6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    75da:	2301      	movs	r3, #1
    75dc:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    75e0:	2301      	movs	r3, #1
    75e2:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    75e6:	2301      	movs	r3, #1
    75e8:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
    75ec:	2301      	movs	r3, #1
    75ee:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
    75f2:	2301      	movs	r3, #1
    75f4:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
		  0, 0, 0, 0, 0, 0, 0, 0, },
		{ 1, 0, 1, 1, 0, 0, 0, 0,
		  0, 0, 0, 0, 0, 0, 0, 0, },
	};

	for (i = 0; i < 4; ++i) {
    75f8:	2300      	movs	r3, #0
    75fa:	67fb      	str	r3, [r7, #124]	; 0x7c
    75fc:	e041      	b.n	7682 <cb_le_promisc+0xce>
		idx = whitening_index[btle_channel_index(channel-2402)];
    75fe:	4ba5      	ldr	r3, [pc, #660]	; (7894 <cb_le_promisc+0x2e0>)
    7600:	881b      	ldrh	r3, [r3, #0]
    7602:	b29b      	uxth	r3, r3
    7604:	b2db      	uxtb	r3, r3
    7606:	3b62      	subs	r3, #98	; 0x62
    7608:	b2db      	uxtb	r3, r3
    760a:	4618      	mov	r0, r3
    760c:	f000 ff48 	bl	84a0 <btle_channel_index>
    7610:	4603      	mov	r3, r0
    7612:	461a      	mov	r2, r3
    7614:	4ba0      	ldr	r3, [pc, #640]	; (7898 <cb_le_promisc+0x2e4>)
    7616:	5c9b      	ldrb	r3, [r3, r2]
    7618:	673b      	str	r3, [r7, #112]	; 0x70

		// whiten the desired data
		for (j = 0; j < (int)sizeof(desired[i]); ++j) {
    761a:	2300      	movs	r3, #0
    761c:	67bb      	str	r3, [r7, #120]	; 0x78
    761e:	e02a      	b.n	7676 <cb_le_promisc+0xc2>
			desired[i][j] ^= whitening[idx];
    7620:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    7622:	011b      	lsls	r3, r3, #4
    7624:	f107 0280 	add.w	r2, r7, #128	; 0x80
    7628:	441a      	add	r2, r3
    762a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    762c:	4413      	add	r3, r2
    762e:	3b64      	subs	r3, #100	; 0x64
    7630:	781a      	ldrb	r2, [r3, #0]
    7632:	499a      	ldr	r1, [pc, #616]	; (789c <cb_le_promisc+0x2e8>)
    7634:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    7636:	440b      	add	r3, r1
    7638:	781b      	ldrb	r3, [r3, #0]
    763a:	4053      	eors	r3, r2
    763c:	b2d9      	uxtb	r1, r3
    763e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    7640:	011b      	lsls	r3, r3, #4
    7642:	f107 0280 	add.w	r2, r7, #128	; 0x80
    7646:	441a      	add	r2, r3
    7648:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    764a:	4413      	add	r3, r2
    764c:	3b64      	subs	r3, #100	; 0x64
    764e:	460a      	mov	r2, r1
    7650:	701a      	strb	r2, [r3, #0]
			idx = (idx + 1) % sizeof(whitening);
    7652:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    7654:	3301      	adds	r3, #1
    7656:	4619      	mov	r1, r3
    7658:	4b91      	ldr	r3, [pc, #580]	; (78a0 <cb_le_promisc+0x2ec>)
    765a:	fba1 2303 	umull	r2, r3, r1, r3
    765e:	1ac8      	subs	r0, r1, r3
    7660:	0840      	lsrs	r0, r0, #1
    7662:	4403      	add	r3, r0
    7664:	099a      	lsrs	r2, r3, #6
    7666:	4613      	mov	r3, r2
    7668:	01db      	lsls	r3, r3, #7
    766a:	1a9b      	subs	r3, r3, r2
    766c:	1aca      	subs	r2, r1, r3
    766e:	673a      	str	r2, [r7, #112]	; 0x70

	for (i = 0; i < 4; ++i) {
		idx = whitening_index[btle_channel_index(channel-2402)];

		// whiten the desired data
		for (j = 0; j < (int)sizeof(desired[i]); ++j) {
    7670:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    7672:	3301      	adds	r3, #1
    7674:	67bb      	str	r3, [r7, #120]	; 0x78
    7676:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    7678:	2b0f      	cmp	r3, #15
    767a:	ddd1      	ble.n	7620 <cb_le_promisc+0x6c>
		  0, 0, 0, 0, 0, 0, 0, 0, },
		{ 1, 0, 1, 1, 0, 0, 0, 0,
		  0, 0, 0, 0, 0, 0, 0, 0, },
	};

	for (i = 0; i < 4; ++i) {
    767c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    767e:	3301      	adds	r3, #1
    7680:	67fb      	str	r3, [r7, #124]	; 0x7c
    7682:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    7684:	2b03      	cmp	r3, #3
    7686:	ddba      	ble.n	75fe <cb_le_promisc+0x4a>
			idx = (idx + 1) % sizeof(whitening);
		}
	}

	// then look for that bitsream in our receive buffer
	for (i = 32; i < (DMA_SIZE*8*2 - 32 - 16); i++) {
    7688:	2320      	movs	r3, #32
    768a:	67fb      	str	r3, [r7, #124]	; 0x7c
    768c:	e0d0      	b.n	7830 <cb_le_promisc+0x27c>
		int ok[4] = { 1, 1, 1, 1 };
    768e:	4b85      	ldr	r3, [pc, #532]	; (78a4 <cb_le_promisc+0x2f0>)
    7690:	f107 040c 	add.w	r4, r7, #12
    7694:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    7696:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		int matching = -1;
    769a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    769e:	66fb      	str	r3, [r7, #108]	; 0x6c

		for (j = 0; j < 4; ++j) {
    76a0:	2300      	movs	r3, #0
    76a2:	67bb      	str	r3, [r7, #120]	; 0x78
    76a4:	e026      	b.n	76f4 <cb_le_promisc+0x140>
			for (k = 0; k < (int)sizeof(desired[j]); ++k) {
    76a6:	2300      	movs	r3, #0
    76a8:	677b      	str	r3, [r7, #116]	; 0x74
    76aa:	e01d      	b.n	76e8 <cb_le_promisc+0x134>
				if (unpacked[i+k] != desired[j][k]) {
    76ac:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
    76ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    76b0:	4413      	add	r3, r2
    76b2:	461a      	mov	r2, r3
    76b4:	687b      	ldr	r3, [r7, #4]
    76b6:	4413      	add	r3, r2
    76b8:	781a      	ldrb	r2, [r3, #0]
    76ba:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    76bc:	011b      	lsls	r3, r3, #4
    76be:	f107 0180 	add.w	r1, r7, #128	; 0x80
    76c2:	4419      	add	r1, r3
    76c4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    76c6:	440b      	add	r3, r1
    76c8:	3b64      	subs	r3, #100	; 0x64
    76ca:	781b      	ldrb	r3, [r3, #0]
    76cc:	429a      	cmp	r2, r3
    76ce:	d008      	beq.n	76e2 <cb_le_promisc+0x12e>
					ok[j] = 0;
    76d0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    76d2:	009b      	lsls	r3, r3, #2
    76d4:	f107 0280 	add.w	r2, r7, #128	; 0x80
    76d8:	4413      	add	r3, r2
    76da:	2200      	movs	r2, #0
    76dc:	f843 2c74 	str.w	r2, [r3, #-116]
					break;
    76e0:	e005      	b.n	76ee <cb_le_promisc+0x13a>
	for (i = 32; i < (DMA_SIZE*8*2 - 32 - 16); i++) {
		int ok[4] = { 1, 1, 1, 1 };
		int matching = -1;

		for (j = 0; j < 4; ++j) {
			for (k = 0; k < (int)sizeof(desired[j]); ++k) {
    76e2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    76e4:	3301      	adds	r3, #1
    76e6:	677b      	str	r3, [r7, #116]	; 0x74
    76e8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    76ea:	2b0f      	cmp	r3, #15
    76ec:	ddde      	ble.n	76ac <cb_le_promisc+0xf8>
	// then look for that bitsream in our receive buffer
	for (i = 32; i < (DMA_SIZE*8*2 - 32 - 16); i++) {
		int ok[4] = { 1, 1, 1, 1 };
		int matching = -1;

		for (j = 0; j < 4; ++j) {
    76ee:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    76f0:	3301      	adds	r3, #1
    76f2:	67bb      	str	r3, [r7, #120]	; 0x78
    76f4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    76f6:	2b03      	cmp	r3, #3
    76f8:	ddd5      	ble.n	76a6 <cb_le_promisc+0xf2>
				}
			}
		}

		// see if any match
		for (j = 0; j < 4; ++j) {
    76fa:	2300      	movs	r3, #0
    76fc:	67bb      	str	r3, [r7, #120]	; 0x78
    76fe:	e00e      	b.n	771e <cb_le_promisc+0x16a>
			if (ok[j]) {
    7700:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    7702:	009b      	lsls	r3, r3, #2
    7704:	f107 0280 	add.w	r2, r7, #128	; 0x80
    7708:	4413      	add	r3, r2
    770a:	f853 3c74 	ldr.w	r3, [r3, #-116]
    770e:	2b00      	cmp	r3, #0
    7710:	d002      	beq.n	7718 <cb_le_promisc+0x164>
				matching = j;
    7712:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    7714:	66fb      	str	r3, [r7, #108]	; 0x6c
				break;
    7716:	e005      	b.n	7724 <cb_le_promisc+0x170>
				}
			}
		}

		// see if any match
		for (j = 0; j < 4; ++j) {
    7718:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    771a:	3301      	adds	r3, #1
    771c:	67bb      	str	r3, [r7, #120]	; 0x78
    771e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    7720:	2b03      	cmp	r3, #3
    7722:	dded      	ble.n	7700 <cb_le_promisc+0x14c>
				break;
			}
		}

		// skip if no match
		if (matching < 0)
    7724:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    7726:	2b00      	cmp	r3, #0
    7728:	db7f      	blt.n	782a <cb_le_promisc+0x276>
			continue;

		// found a match! unwhiten it and send it home
		idx = whitening_index[btle_channel_index(channel-2402)];
    772a:	4b5a      	ldr	r3, [pc, #360]	; (7894 <cb_le_promisc+0x2e0>)
    772c:	881b      	ldrh	r3, [r3, #0]
    772e:	b29b      	uxth	r3, r3
    7730:	b2db      	uxtb	r3, r3
    7732:	3b62      	subs	r3, #98	; 0x62
    7734:	b2db      	uxtb	r3, r3
    7736:	4618      	mov	r0, r3
    7738:	f000 feb2 	bl	84a0 <btle_channel_index>
    773c:	4603      	mov	r3, r0
    773e:	461a      	mov	r2, r3
    7740:	4b55      	ldr	r3, [pc, #340]	; (7898 <cb_le_promisc+0x2e4>)
    7742:	5c9b      	ldrb	r3, [r3, r2]
    7744:	673b      	str	r3, [r7, #112]	; 0x70
		for (j = 0; j < 4+3+3; ++j) {
    7746:	2300      	movs	r3, #0
    7748:	67bb      	str	r3, [r7, #120]	; 0x78
    774a:	e04c      	b.n	77e6 <cb_le_promisc+0x232>
			u8 byte = 0;
    774c:	2300      	movs	r3, #0
    774e:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
			for (k = 0; k < 8; k++) {
    7752:	2300      	movs	r3, #0
    7754:	677b      	str	r3, [r7, #116]	; 0x74
    7756:	e039      	b.n	77cc <cb_le_promisc+0x218>
				int offset = k + (j * 8) + i - 32;
    7758:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    775a:	00da      	lsls	r2, r3, #3
    775c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    775e:	441a      	add	r2, r3
    7760:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    7762:	4413      	add	r3, r2
    7764:	3b20      	subs	r3, #32
    7766:	663b      	str	r3, [r7, #96]	; 0x60
				if (offset >= DMA_SIZE*8*2) break;
    7768:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    776a:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
    776e:	db00      	blt.n	7772 <cb_le_promisc+0x1be>
    7770:	e02f      	b.n	77d2 <cb_le_promisc+0x21e>
				int bit = unpacked[offset];
    7772:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    7774:	687a      	ldr	r2, [r7, #4]
    7776:	4413      	add	r3, r2
    7778:	781b      	ldrb	r3, [r3, #0]
    777a:	667b      	str	r3, [r7, #100]	; 0x64
				if (j >= 4) { // unwhiten data bytes
    777c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    777e:	2b03      	cmp	r3, #3
    7780:	dd16      	ble.n	77b0 <cb_le_promisc+0x1fc>
					bit ^= whitening[idx];
    7782:	4a46      	ldr	r2, [pc, #280]	; (789c <cb_le_promisc+0x2e8>)
    7784:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    7786:	4413      	add	r3, r2
    7788:	781b      	ldrb	r3, [r3, #0]
    778a:	461a      	mov	r2, r3
    778c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    778e:	4053      	eors	r3, r2
    7790:	667b      	str	r3, [r7, #100]	; 0x64
					idx = (idx + 1) % sizeof(whitening);
    7792:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    7794:	3301      	adds	r3, #1
    7796:	4619      	mov	r1, r3
    7798:	4b41      	ldr	r3, [pc, #260]	; (78a0 <cb_le_promisc+0x2ec>)
    779a:	fba1 2303 	umull	r2, r3, r1, r3
    779e:	1ac8      	subs	r0, r1, r3
    77a0:	0840      	lsrs	r0, r0, #1
    77a2:	4403      	add	r3, r0
    77a4:	099a      	lsrs	r2, r3, #6
    77a6:	4613      	mov	r3, r2
    77a8:	01db      	lsls	r3, r3, #7
    77aa:	1a9b      	subs	r3, r3, r2
    77ac:	1aca      	subs	r2, r1, r3
    77ae:	673a      	str	r2, [r7, #112]	; 0x70
				}
				byte |= bit << k;
    77b0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
    77b2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    77b4:	fa02 f303 	lsl.w	r3, r2, r3
    77b8:	b2da      	uxtb	r2, r3
    77ba:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
    77be:	4313      	orrs	r3, r2
    77c0:	b2db      	uxtb	r3, r3
    77c2:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

		// found a match! unwhiten it and send it home
		idx = whitening_index[btle_channel_index(channel-2402)];
		for (j = 0; j < 4+3+3; ++j) {
			u8 byte = 0;
			for (k = 0; k < 8; k++) {
    77c6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    77c8:	3301      	adds	r3, #1
    77ca:	677b      	str	r3, [r7, #116]	; 0x74
    77cc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    77ce:	2b07      	cmp	r3, #7
    77d0:	ddc2      	ble.n	7758 <cb_le_promisc+0x1a4>
					bit ^= whitening[idx];
					idx = (idx + 1) % sizeof(whitening);
				}
				byte |= bit << k;
			}
			idle_rxbuf[j] = byte;
    77d2:	4b35      	ldr	r3, [pc, #212]	; (78a8 <cb_le_promisc+0x2f4>)
    77d4:	681a      	ldr	r2, [r3, #0]
    77d6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    77d8:	4413      	add	r3, r2
    77da:	f897 206b 	ldrb.w	r2, [r7, #107]	; 0x6b
    77de:	701a      	strb	r2, [r3, #0]
		if (matching < 0)
			continue;

		// found a match! unwhiten it and send it home
		idx = whitening_index[btle_channel_index(channel-2402)];
		for (j = 0; j < 4+3+3; ++j) {
    77e0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    77e2:	3301      	adds	r3, #1
    77e4:	67bb      	str	r3, [r7, #120]	; 0x78
    77e6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    77e8:	2b09      	cmp	r3, #9
    77ea:	ddaf      	ble.n	774c <cb_le_promisc+0x198>
				byte |= bit << k;
			}
			idle_rxbuf[j] = byte;
		}

		u32 aa = (idle_rxbuf[3] << 24) |
    77ec:	4b2e      	ldr	r3, [pc, #184]	; (78a8 <cb_le_promisc+0x2f4>)
    77ee:	681b      	ldr	r3, [r3, #0]
    77f0:	3303      	adds	r3, #3
    77f2:	781b      	ldrb	r3, [r3, #0]
    77f4:	061a      	lsls	r2, r3, #24
				 (idle_rxbuf[2] << 16) |
    77f6:	4b2c      	ldr	r3, [pc, #176]	; (78a8 <cb_le_promisc+0x2f4>)
    77f8:	681b      	ldr	r3, [r3, #0]
    77fa:	3302      	adds	r3, #2
    77fc:	781b      	ldrb	r3, [r3, #0]
    77fe:	041b      	lsls	r3, r3, #16
				byte |= bit << k;
			}
			idle_rxbuf[j] = byte;
		}

		u32 aa = (idle_rxbuf[3] << 24) |
    7800:	431a      	orrs	r2, r3
				 (idle_rxbuf[2] << 16) |
				 (idle_rxbuf[1] <<  8) |
    7802:	4b29      	ldr	r3, [pc, #164]	; (78a8 <cb_le_promisc+0x2f4>)
    7804:	681b      	ldr	r3, [r3, #0]
    7806:	3301      	adds	r3, #1
    7808:	781b      	ldrb	r3, [r3, #0]
    780a:	021b      	lsls	r3, r3, #8
			}
			idle_rxbuf[j] = byte;
		}

		u32 aa = (idle_rxbuf[3] << 24) |
				 (idle_rxbuf[2] << 16) |
    780c:	4313      	orrs	r3, r2
				 (idle_rxbuf[1] <<  8) |
				 (idle_rxbuf[0]);
    780e:	4a26      	ldr	r2, [pc, #152]	; (78a8 <cb_le_promisc+0x2f4>)
    7810:	6812      	ldr	r2, [r2, #0]
    7812:	7812      	ldrb	r2, [r2, #0]
			idle_rxbuf[j] = byte;
		}

		u32 aa = (idle_rxbuf[3] << 24) |
				 (idle_rxbuf[2] << 16) |
				 (idle_rxbuf[1] <<  8) |
    7814:	4313      	orrs	r3, r2
				byte |= bit << k;
			}
			idle_rxbuf[j] = byte;
		}

		u32 aa = (idle_rxbuf[3] << 24) |
    7816:	65fb      	str	r3, [r7, #92]	; 0x5c
				 (idle_rxbuf[2] << 16) |
				 (idle_rxbuf[1] <<  8) |
				 (idle_rxbuf[0]);
		see_aa(aa);
    7818:	6df8      	ldr	r0, [r7, #92]	; 0x5c
    781a:	f7ff fe77 	bl	750c <see_aa>

		enqueue(LE_PACKET, idle_rxbuf);
    781e:	4b22      	ldr	r3, [pc, #136]	; (78a8 <cb_le_promisc+0x2f4>)
    7820:	681b      	ldr	r3, [r3, #0]
    7822:	2001      	movs	r0, #1
    7824:	4619      	mov	r1, r3
    7826:	f7fc fe4f 	bl	44c8 <enqueue>
			idx = (idx + 1) % sizeof(whitening);
		}
	}

	// then look for that bitsream in our receive buffer
	for (i = 32; i < (DMA_SIZE*8*2 - 32 - 16); i++) {
    782a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    782c:	3301      	adds	r3, #1
    782e:	67fb      	str	r3, [r7, #124]	; 0x7c
    7830:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    7832:	f5b3 7f3c 	cmp.w	r3, #752	; 0x2f0
    7836:	f6ff af2a 	blt.w	768e <cb_le_promisc+0xda>
		enqueue(LE_PACKET, idle_rxbuf);

	}

	// once we see an AA 5 times, start following it
	for (i = 0; i < AA_LIST_SIZE; ++i) {
    783a:	2300      	movs	r3, #0
    783c:	67fb      	str	r3, [r7, #124]	; 0x7c
    783e:	e020      	b.n	7882 <cb_le_promisc+0x2ce>
		if (le_promisc.active_aa[i].count > 3) {
    7840:	4a1a      	ldr	r2, [pc, #104]	; (78ac <cb_le_promisc+0x2f8>)
    7842:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    7844:	00db      	lsls	r3, r3, #3
    7846:	4413      	add	r3, r2
    7848:	685b      	ldr	r3, [r3, #4]
    784a:	2b03      	cmp	r3, #3
    784c:	dd16      	ble.n	787c <cb_le_promisc+0x2c8>
			le_set_access_address(le_promisc.active_aa[i].aa);
    784e:	4a17      	ldr	r2, [pc, #92]	; (78ac <cb_le_promisc+0x2f8>)
    7850:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    7852:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
    7856:	4618      	mov	r0, r3
    7858:	f7fe fd80 	bl	635c <le_set_access_address>
			data_cb = cb_follow_le;
    785c:	4b14      	ldr	r3, [pc, #80]	; (78b0 <cb_le_promisc+0x2fc>)
    785e:	4a15      	ldr	r2, [pc, #84]	; (78b4 <cb_le_promisc+0x300>)
    7860:	601a      	str	r2, [r3, #0]
			packet_cb = promisc_follow_cb;
    7862:	4b15      	ldr	r3, [pc, #84]	; (78b8 <cb_le_promisc+0x304>)
    7864:	4a15      	ldr	r2, [pc, #84]	; (78bc <cb_le_promisc+0x308>)
    7866:	601a      	str	r2, [r3, #0]
			le.crc_verify = 0;
    7868:	4b15      	ldr	r3, [pc, #84]	; (78c0 <cb_le_promisc+0x30c>)
    786a:	2200      	movs	r2, #0
    786c:	611a      	str	r2, [r3, #16]
			le_promisc_state(0, &le.access_address, 4);
    786e:	2000      	movs	r0, #0
    7870:	4913      	ldr	r1, [pc, #76]	; (78c0 <cb_le_promisc+0x30c>)
    7872:	2204      	movs	r2, #4
    7874:	f7ff fc50 	bl	7118 <le_promisc_state>
			// quit using the old stuff and switch to sync mode
			return 0;
    7878:	2300      	movs	r3, #0
    787a:	e006      	b.n	788a <cb_le_promisc+0x2d6>
		enqueue(LE_PACKET, idle_rxbuf);

	}

	// once we see an AA 5 times, start following it
	for (i = 0; i < AA_LIST_SIZE; ++i) {
    787c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    787e:	3301      	adds	r3, #1
    7880:	67fb      	str	r3, [r7, #124]	; 0x7c
    7882:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    7884:	2b1f      	cmp	r3, #31
    7886:	dddb      	ble.n	7840 <cb_le_promisc+0x28c>
			// quit using the old stuff and switch to sync mode
			return 0;
		}
	}

	return 1;
    7888:	2301      	movs	r3, #1
}
    788a:	4618      	mov	r0, r3
    788c:	3784      	adds	r7, #132	; 0x84
    788e:	46bd      	mov	sp, r7
    7890:	bd90      	pop	{r4, r7, pc}
    7892:	bf00      	nop
    7894:	1000049c 	.word	0x1000049c
    7898:	0000af48 	.word	0x0000af48
    789c:	0000aec8 	.word	0x0000aec8
    78a0:	02040811 	.word	0x02040811
    78a4:	0000b768 	.word	0x0000b768
    78a8:	10000454 	.word	0x10000454
    78ac:	10000bec 	.word	0x10000bec
    78b0:	10000998 	.word	0x10000998
    78b4:	00006c9d 	.word	0x00006c9d
    78b8:	1000099c 	.word	0x1000099c
    78bc:	00007451 	.word	0x00007451
    78c0:	10000458 	.word	0x10000458

000078c4 <bt_promisc_le>:

void bt_promisc_le() {
    78c4:	b580      	push	{r7, lr}
    78c6:	af00      	add	r7, sp, #0
	while (requested_mode == MODE_BT_PROMISC_LE) {
    78c8:	e02c      	b.n	7924 <bt_promisc_le+0x60>
		reset_le_promisc();
    78ca:	f7fe fdad 	bl	6428 <reset_le_promisc>

		// jump to a random data channel and turn up the squelch
		if ((channel & 1) == 1)
    78ce:	4b18      	ldr	r3, [pc, #96]	; (7930 <bt_promisc_le+0x6c>)
    78d0:	881b      	ldrh	r3, [r3, #0]
    78d2:	b29b      	uxth	r3, r3
    78d4:	f003 0301 	and.w	r3, r3, #1
    78d8:	2b00      	cmp	r3, #0
    78da:	d003      	beq.n	78e4 <bt_promisc_le+0x20>
			channel = 2440;
    78dc:	4b14      	ldr	r3, [pc, #80]	; (7930 <bt_promisc_le+0x6c>)
    78de:	f640 1288 	movw	r2, #2440	; 0x988
    78e2:	801a      	strh	r2, [r3, #0]

		// if the PC hasn't given us AA, determine by listening
		if (!le.target_set) {
    78e4:	4b13      	ldr	r3, [pc, #76]	; (7934 <bt_promisc_le+0x70>)
    78e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    78e8:	2b00      	cmp	r3, #0
    78ea:	d107      	bne.n	78fc <bt_promisc_le+0x38>
			// cs_threshold_req = -80;
			cs_threshold_calc_and_set();
    78ec:	f7fc ff5a 	bl	47a4 <cs_threshold_calc_and_set>
			data_cb = cb_le_promisc;
    78f0:	4b11      	ldr	r3, [pc, #68]	; (7938 <bt_promisc_le+0x74>)
    78f2:	4a12      	ldr	r2, [pc, #72]	; (793c <bt_promisc_le+0x78>)
    78f4:	601a      	str	r2, [r3, #0]
			bt_generic_le(MODE_BT_PROMISC_LE);
    78f6:	200a      	movs	r0, #10
    78f8:	f7fe fda6 	bl	6448 <bt_generic_le>
		}

		// could have got mode change in middle of above
		if (requested_mode != MODE_BT_PROMISC_LE)
    78fc:	4b10      	ldr	r3, [pc, #64]	; (7940 <bt_promisc_le+0x7c>)
    78fe:	781b      	ldrb	r3, [r3, #0]
    7900:	b2db      	uxtb	r3, r3
    7902:	2b0a      	cmp	r3, #10
    7904:	d000      	beq.n	7908 <bt_promisc_le+0x44>
			break;
    7906:	e012      	b.n	792e <bt_promisc_le+0x6a>

		le_promisc_state(0, &le.access_address, 4);
    7908:	2000      	movs	r0, #0
    790a:	490a      	ldr	r1, [pc, #40]	; (7934 <bt_promisc_le+0x70>)
    790c:	2204      	movs	r2, #4
    790e:	f7ff fc03 	bl	7118 <le_promisc_state>
		packet_cb = promisc_follow_cb;
    7912:	4b0c      	ldr	r3, [pc, #48]	; (7944 <bt_promisc_le+0x80>)
    7914:	4a0c      	ldr	r2, [pc, #48]	; (7948 <bt_promisc_le+0x84>)
    7916:	601a      	str	r2, [r3, #0]
		le.crc_verify = 0;
    7918:	4b06      	ldr	r3, [pc, #24]	; (7934 <bt_promisc_le+0x70>)
    791a:	2200      	movs	r2, #0
    791c:	611a      	str	r2, [r3, #16]
		bt_le_sync(MODE_BT_PROMISC_LE);
    791e:	200a      	movs	r0, #10
    7920:	f7fe ff0e 	bl	6740 <bt_le_sync>

	return 1;
}

void bt_promisc_le() {
	while (requested_mode == MODE_BT_PROMISC_LE) {
    7924:	4b06      	ldr	r3, [pc, #24]	; (7940 <bt_promisc_le+0x7c>)
    7926:	781b      	ldrb	r3, [r3, #0]
    7928:	b2db      	uxtb	r3, r3
    792a:	2b0a      	cmp	r3, #10
    792c:	d0cd      	beq.n	78ca <bt_promisc_le+0x6>
		le_promisc_state(0, &le.access_address, 4);
		packet_cb = promisc_follow_cb;
		le.crc_verify = 0;
		bt_le_sync(MODE_BT_PROMISC_LE);
	}
}
    792e:	bd80      	pop	{r7, pc}
    7930:	1000049c 	.word	0x1000049c
    7934:	10000458 	.word	0x10000458
    7938:	10000998 	.word	0x10000998
    793c:	000075b5 	.word	0x000075b5
    7940:	10000a3f 	.word	0x10000a3f
    7944:	1000099c 	.word	0x1000099c
    7948:	00007451 	.word	0x00007451

0000794c <bt_slave_le>:

void bt_slave_le() {
    794c:	b590      	push	{r4, r7, lr}
    794e:	b089      	sub	sp, #36	; 0x24
    7950:	af00      	add	r7, sp, #0
	u32 calc_crc;
	int i;

	u8 adv_ind[] = {
    7952:	4a35      	ldr	r2, [pc, #212]	; (7a28 <bt_slave_le+0xdc>)
    7954:	1d3b      	adds	r3, r7, #4
    7956:	4614      	mov	r4, r2
    7958:	6820      	ldr	r0, [r4, #0]
    795a:	6861      	ldr	r1, [r4, #4]
    795c:	68a2      	ldr	r2, [r4, #8]
    795e:	c307      	stmia	r3!, {r0, r1, r2}
    7960:	89a2      	ldrh	r2, [r4, #12]
    7962:	801a      	strh	r2, [r3, #0]

		// CRC (calc)
		0xff, 0xff, 0xff,
	};

	u8 adv_ind_len = sizeof(adv_ind) - 3;
    7964:	230b      	movs	r3, #11
    7966:	76fb      	strb	r3, [r7, #27]

	// copy the user-specified mac address
	for (i = 0; i < 6; ++i)
    7968:	2300      	movs	r3, #0
    796a:	61fb      	str	r3, [r7, #28]
    796c:	e00e      	b.n	798c <bt_slave_le+0x40>
		adv_ind[i+2] = slave_mac_address[5-i];
    796e:	69fb      	ldr	r3, [r7, #28]
    7970:	3302      	adds	r3, #2
    7972:	69fa      	ldr	r2, [r7, #28]
    7974:	f1c2 0205 	rsb	r2, r2, #5
    7978:	492c      	ldr	r1, [pc, #176]	; (7a2c <bt_slave_le+0xe0>)
    797a:	5c8a      	ldrb	r2, [r1, r2]
    797c:	f107 0120 	add.w	r1, r7, #32
    7980:	440b      	add	r3, r1
    7982:	f803 2c1c 	strb.w	r2, [r3, #-28]
	};

	u8 adv_ind_len = sizeof(adv_ind) - 3;

	// copy the user-specified mac address
	for (i = 0; i < 6; ++i)
    7986:	69fb      	ldr	r3, [r7, #28]
    7988:	3301      	adds	r3, #1
    798a:	61fb      	str	r3, [r7, #28]
    798c:	69fb      	ldr	r3, [r7, #28]
    798e:	2b05      	cmp	r3, #5
    7990:	dded      	ble.n	796e <bt_slave_le+0x22>
		adv_ind[i+2] = slave_mac_address[5-i];

	calc_crc = btle_calc_crc(le.crc_init_reversed, adv_ind, adv_ind_len);
    7992:	4b27      	ldr	r3, [pc, #156]	; (7a30 <bt_slave_le+0xe4>)
    7994:	68d9      	ldr	r1, [r3, #12]
    7996:	7efb      	ldrb	r3, [r7, #27]
    7998:	1d3a      	adds	r2, r7, #4
    799a:	4608      	mov	r0, r1
    799c:	4611      	mov	r1, r2
    799e:	461a      	mov	r2, r3
    79a0:	f000 fddc 	bl	855c <btle_calc_crc>
    79a4:	6178      	str	r0, [r7, #20]
	adv_ind[adv_ind_len+0] = (calc_crc >>  0) & 0xff;
    79a6:	7efb      	ldrb	r3, [r7, #27]
    79a8:	697a      	ldr	r2, [r7, #20]
    79aa:	b2d2      	uxtb	r2, r2
    79ac:	f107 0120 	add.w	r1, r7, #32
    79b0:	440b      	add	r3, r1
    79b2:	f803 2c1c 	strb.w	r2, [r3, #-28]
	adv_ind[adv_ind_len+1] = (calc_crc >>  8) & 0xff;
    79b6:	7efb      	ldrb	r3, [r7, #27]
    79b8:	3301      	adds	r3, #1
    79ba:	697a      	ldr	r2, [r7, #20]
    79bc:	0a12      	lsrs	r2, r2, #8
    79be:	b2d2      	uxtb	r2, r2
    79c0:	f107 0120 	add.w	r1, r7, #32
    79c4:	440b      	add	r3, r1
    79c6:	f803 2c1c 	strb.w	r2, [r3, #-28]
	adv_ind[adv_ind_len+2] = (calc_crc >> 16) & 0xff;
    79ca:	7efb      	ldrb	r3, [r7, #27]
    79cc:	3302      	adds	r3, #2
    79ce:	697a      	ldr	r2, [r7, #20]
    79d0:	0c12      	lsrs	r2, r2, #16
    79d2:	b2d2      	uxtb	r2, r2
    79d4:	f107 0120 	add.w	r1, r7, #32
    79d8:	440b      	add	r3, r1
    79da:	f803 2c1c 	strb.w	r2, [r3, #-28]

	// spam advertising packets
	while (requested_mode == MODE_BT_SLAVE_LE) {
    79de:	e01b      	b.n	7a18 <bt_slave_le+0xcc>
		ICER0 = ICER0_ICE_USB;
    79e0:	4b14      	ldr	r3, [pc, #80]	; (7a34 <bt_slave_le+0xe8>)
    79e2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    79e6:	601a      	str	r2, [r3, #0]
		ICER0 = ICER0_ICE_DMA;
    79e8:	4b12      	ldr	r3, [pc, #72]	; (7a34 <bt_slave_le+0xe8>)
    79ea:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
    79ee:	601a      	str	r2, [r3, #0]
		le_transmit(0x8e89bed6, adv_ind_len+3, adv_ind);
    79f0:	7efb      	ldrb	r3, [r7, #27]
    79f2:	3303      	adds	r3, #3
    79f4:	b2da      	uxtb	r2, r3
    79f6:	1d3b      	adds	r3, r7, #4
    79f8:	480f      	ldr	r0, [pc, #60]	; (7a38 <bt_slave_le+0xec>)
    79fa:	4611      	mov	r1, r2
    79fc:	461a      	mov	r2, r3
    79fe:	f7fe f967 	bl	5cd0 <le_transmit>
		ISER0 = ISER0_ISE_USB;
    7a02:	4b0e      	ldr	r3, [pc, #56]	; (7a3c <bt_slave_le+0xf0>)
    7a04:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    7a08:	601a      	str	r2, [r3, #0]
		ISER0 = ISER0_ISE_DMA;
    7a0a:	4b0c      	ldr	r3, [pc, #48]	; (7a3c <bt_slave_le+0xf0>)
    7a0c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
    7a10:	601a      	str	r2, [r3, #0]
		msleep(100);
    7a12:	2064      	movs	r0, #100	; 0x64
    7a14:	f7fd fd8c 	bl	5530 <msleep>
	adv_ind[adv_ind_len+0] = (calc_crc >>  0) & 0xff;
	adv_ind[adv_ind_len+1] = (calc_crc >>  8) & 0xff;
	adv_ind[adv_ind_len+2] = (calc_crc >> 16) & 0xff;

	// spam advertising packets
	while (requested_mode == MODE_BT_SLAVE_LE) {
    7a18:	4b09      	ldr	r3, [pc, #36]	; (7a40 <bt_slave_le+0xf4>)
    7a1a:	781b      	ldrb	r3, [r3, #0]
    7a1c:	b2db      	uxtb	r3, r3
    7a1e:	2b0c      	cmp	r3, #12
    7a20:	d0de      	beq.n	79e0 <bt_slave_le+0x94>
		le_transmit(0x8e89bed6, adv_ind_len+3, adv_ind);
		ISER0 = ISER0_ISE_USB;
		ISER0 = ISER0_ISE_DMA;
		msleep(100);
	}
}
    7a22:	3724      	adds	r7, #36	; 0x24
    7a24:	46bd      	mov	sp, r7
    7a26:	bd90      	pop	{r4, r7, pc}
    7a28:	0000b778 	.word	0x0000b778
    7a2c:	1000098c 	.word	0x1000098c
    7a30:	10000458 	.word	0x10000458
    7a34:	e000e180 	.word	0xe000e180
    7a38:	8e89bed6 	.word	0x8e89bed6
    7a3c:	e000e100 	.word	0xe000e100
    7a40:	10000a3f 	.word	0x10000a3f

00007a44 <specan>:

/* spectrum analysis */
void specan()
{
    7a44:	b590      	push	{r4, r7, lr}
    7a46:	b091      	sub	sp, #68	; 0x44
    7a48:	af00      	add	r7, sp, #0
	u8 epstat;
	u16 f;
	u8 i = 0;
    7a4a:	2300      	movs	r3, #0
    7a4c:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	u8 buf[DMA_SIZE];

	RXLED_SET;
    7a50:	4b5a      	ldr	r3, [pc, #360]	; (7bbc <specan+0x178>)
    7a52:	2210      	movs	r2, #16
    7a54:	601a      	str	r2, [r3, #0]

	queue_init();
    7a56:	f000 fea3 	bl	87a0 <queue_init>

#ifdef UBERTOOTH_ONE
	PAEN_SET;
    7a5a:	4b59      	ldr	r3, [pc, #356]	; (7bc0 <specan+0x17c>)
    7a5c:	2280      	movs	r2, #128	; 0x80
    7a5e:	601a      	str	r2, [r3, #0]
	//HGM_SET;
#endif
	cc2400_set(LMTST,   0x2b22);
    7a60:	2012      	movs	r0, #18
    7a62:	f642 3122 	movw	r1, #11042	; 0x2b22
    7a66:	f001 ff87 	bl	9978 <cc2400_set>
	cc2400_set(MDMTST0, 0x134b); // without PRNG
    7a6a:	2014      	movs	r0, #20
    7a6c:	f241 314b 	movw	r1, #4939	; 0x134b
    7a70:	f001 ff82 	bl	9978 <cc2400_set>
	cc2400_set(GRMDM,   0x0101); // un-buffered mode, GFSK
    7a74:	2020      	movs	r0, #32
    7a76:	f240 1101 	movw	r1, #257	; 0x101
    7a7a:	f001 ff7d 	bl	9978 <cc2400_set>
	cc2400_set(MDMCTRL, 0x0029); // 160 kHz frequency deviation
    7a7e:	2003      	movs	r0, #3
    7a80:	2129      	movs	r1, #41	; 0x29
    7a82:	f001 ff79 	bl	9978 <cc2400_set>
	//FIXME maybe set RSSI.RSSI_FILT
	while (!(cc2400_status() & XOSC16M_STABLE));
    7a86:	bf00      	nop
    7a88:	f002 f82e 	bl	9ae8 <cc2400_status>
    7a8c:	4603      	mov	r3, r0
    7a8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
    7a92:	2b00      	cmp	r3, #0
    7a94:	d0f8      	beq.n	7a88 <specan+0x44>
	while ((cc2400_status() & FS_LOCK));
    7a96:	bf00      	nop
    7a98:	f002 f826 	bl	9ae8 <cc2400_status>
    7a9c:	4603      	mov	r3, r0
    7a9e:	f003 0304 	and.w	r3, r3, #4
    7aa2:	2b00      	cmp	r3, #0
    7aa4:	d1f8      	bne.n	7a98 <specan+0x54>

	while (requested_mode == MODE_SPECAN) {
    7aa6:	e07a      	b.n	7b9e <specan+0x15a>
		for (f = low_freq; f < high_freq + 1; f++) {
    7aa8:	4b46      	ldr	r3, [pc, #280]	; (7bc4 <specan+0x180>)
    7aaa:	881b      	ldrh	r3, [r3, #0]
    7aac:	87fb      	strh	r3, [r7, #62]	; 0x3e
    7aae:	e06f      	b.n	7b90 <specan+0x14c>
			cc2400_set(FSDIV, f - 1);
    7ab0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
    7ab2:	3b01      	subs	r3, #1
    7ab4:	b29b      	uxth	r3, r3
    7ab6:	2002      	movs	r0, #2
    7ab8:	4619      	mov	r1, r3
    7aba:	f001 ff5d 	bl	9978 <cc2400_set>
			cc2400_strobe(SFSON);
    7abe:	2061      	movs	r0, #97	; 0x61
    7ac0:	f002 f81c 	bl	9afc <cc2400_strobe>
			while (!(cc2400_status() & FS_LOCK));
    7ac4:	bf00      	nop
    7ac6:	f002 f80f 	bl	9ae8 <cc2400_status>
    7aca:	4603      	mov	r3, r0
    7acc:	f003 0304 	and.w	r3, r3, #4
    7ad0:	2b00      	cmp	r3, #0
    7ad2:	d0f8      	beq.n	7ac6 <specan+0x82>
			cc2400_strobe(SRX);
    7ad4:	2062      	movs	r0, #98	; 0x62
    7ad6:	f002 f811 	bl	9afc <cc2400_strobe>

			/* give the CC2400 time to acquire RSSI reading */
			volatile u32 j = 500; while (--j); //FIXME crude delay
    7ada:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
    7ade:	607b      	str	r3, [r7, #4]
    7ae0:	bf00      	nop
    7ae2:	687b      	ldr	r3, [r7, #4]
    7ae4:	3b01      	subs	r3, #1
    7ae6:	607b      	str	r3, [r7, #4]
    7ae8:	2b00      	cmp	r3, #0
    7aea:	d1fa      	bne.n	7ae2 <specan+0x9e>
			buf[3 * i] = (f >> 8) & 0xFF;
    7aec:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
    7af0:	4613      	mov	r3, r2
    7af2:	005b      	lsls	r3, r3, #1
    7af4:	4413      	add	r3, r2
    7af6:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
    7af8:	0a12      	lsrs	r2, r2, #8
    7afa:	b292      	uxth	r2, r2
    7afc:	b2d2      	uxtb	r2, r2
    7afe:	f107 0140 	add.w	r1, r7, #64	; 0x40
    7b02:	440b      	add	r3, r1
    7b04:	f803 2c38 	strb.w	r2, [r3, #-56]
			buf[(3 * i) + 1] = f  & 0xFF;
    7b08:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
    7b0c:	4613      	mov	r3, r2
    7b0e:	005b      	lsls	r3, r3, #1
    7b10:	4413      	add	r3, r2
    7b12:	3301      	adds	r3, #1
    7b14:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
    7b16:	b2d2      	uxtb	r2, r2
    7b18:	f107 0140 	add.w	r1, r7, #64	; 0x40
    7b1c:	440b      	add	r3, r1
    7b1e:	f803 2c38 	strb.w	r2, [r3, #-56]
			buf[(3 * i) + 2] = cc2400_get(RSSI) >> 8;
    7b22:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
    7b26:	4613      	mov	r3, r2
    7b28:	005b      	lsls	r3, r3, #1
    7b2a:	4413      	add	r3, r2
    7b2c:	1c9c      	adds	r4, r3, #2
    7b2e:	2006      	movs	r0, #6
    7b30:	f001 ff0c 	bl	994c <cc2400_get>
    7b34:	4603      	mov	r3, r0
    7b36:	0a1b      	lsrs	r3, r3, #8
    7b38:	b29b      	uxth	r3, r3
    7b3a:	b2da      	uxtb	r2, r3
    7b3c:	f107 0340 	add.w	r3, r7, #64	; 0x40
    7b40:	4423      	add	r3, r4
    7b42:	f803 2c38 	strb.w	r2, [r3, #-56]
			i++;
    7b46:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
    7b4a:	3301      	adds	r3, #1
    7b4c:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
			if (i == 16) {
    7b50:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
    7b54:	2b10      	cmp	r3, #16
    7b56:	d10d      	bne.n	7b74 <specan+0x130>
				enqueue(SPECAN, buf);
    7b58:	f107 0308 	add.w	r3, r7, #8
    7b5c:	2004      	movs	r0, #4
    7b5e:	4619      	mov	r1, r3
    7b60:	f7fc fcb2 	bl	44c8 <enqueue>
				i = 0;
    7b64:	2300      	movs	r3, #0
    7b66:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

				handle_usb(clkn);
    7b6a:	4b17      	ldr	r3, [pc, #92]	; (7bc8 <specan+0x184>)
    7b6c:	681b      	ldr	r3, [r3, #0]
    7b6e:	4618      	mov	r0, r3
    7b70:	f000 feb6 	bl	88e0 <handle_usb>
			}

			cc2400_strobe(SRFOFF);
    7b74:	2064      	movs	r0, #100	; 0x64
    7b76:	f001 ffc1 	bl	9afc <cc2400_strobe>
			while ((cc2400_status() & FS_LOCK));
    7b7a:	bf00      	nop
    7b7c:	f001 ffb4 	bl	9ae8 <cc2400_status>
    7b80:	4603      	mov	r3, r0
    7b82:	f003 0304 	and.w	r3, r3, #4
    7b86:	2b00      	cmp	r3, #0
    7b88:	d1f8      	bne.n	7b7c <specan+0x138>
	//FIXME maybe set RSSI.RSSI_FILT
	while (!(cc2400_status() & XOSC16M_STABLE));
	while ((cc2400_status() & FS_LOCK));

	while (requested_mode == MODE_SPECAN) {
		for (f = low_freq; f < high_freq + 1; f++) {
    7b8a:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
    7b8c:	3301      	adds	r3, #1
    7b8e:	87fb      	strh	r3, [r7, #62]	; 0x3e
    7b90:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
    7b92:	4b0e      	ldr	r3, [pc, #56]	; (7bcc <specan+0x188>)
    7b94:	881b      	ldrh	r3, [r3, #0]
    7b96:	b29b      	uxth	r3, r3
    7b98:	3301      	adds	r3, #1
    7b9a:	429a      	cmp	r2, r3
    7b9c:	db88      	blt.n	7ab0 <specan+0x6c>
	cc2400_set(MDMCTRL, 0x0029); // 160 kHz frequency deviation
	//FIXME maybe set RSSI.RSSI_FILT
	while (!(cc2400_status() & XOSC16M_STABLE));
	while ((cc2400_status() & FS_LOCK));

	while (requested_mode == MODE_SPECAN) {
    7b9e:	4b0c      	ldr	r3, [pc, #48]	; (7bd0 <specan+0x18c>)
    7ba0:	781b      	ldrb	r3, [r3, #0]
    7ba2:	b2db      	uxtb	r3, r3
    7ba4:	2b04      	cmp	r3, #4
    7ba6:	f43f af7f 	beq.w	7aa8 <specan+0x64>

			cc2400_strobe(SRFOFF);
			while ((cc2400_status() & FS_LOCK));
		}
	}
	mode = MODE_IDLE;
    7baa:	4b0a      	ldr	r3, [pc, #40]	; (7bd4 <specan+0x190>)
    7bac:	2200      	movs	r2, #0
    7bae:	701a      	strb	r2, [r3, #0]
	RXLED_CLR;
    7bb0:	4b09      	ldr	r3, [pc, #36]	; (7bd8 <specan+0x194>)
    7bb2:	2210      	movs	r2, #16
    7bb4:	601a      	str	r2, [r3, #0]
}
    7bb6:	3744      	adds	r7, #68	; 0x44
    7bb8:	46bd      	mov	sp, r7
    7bba:	bd90      	pop	{r4, r7, pc}
    7bbc:	2009c038 	.word	0x2009c038
    7bc0:	2009c058 	.word	0x2009c058
    7bc4:	1000049e 	.word	0x1000049e
    7bc8:	10000be4 	.word	0x10000be4
    7bcc:	100004a0 	.word	0x100004a0
    7bd0:	10000a3f 	.word	0x10000a3f
    7bd4:	10000a3e 	.word	0x10000a3e
    7bd8:	2009c03c 	.word	0x2009c03c

00007bdc <led_specan>:

/* LED based spectrum analysis */
void led_specan()
{
    7bdc:	b580      	push	{r7, lr}
    7bde:	b084      	sub	sp, #16
    7be0:	af00      	add	r7, sp, #0
	int8_t lvl;
	u8 i = 0;
    7be2:	2300      	movs	r3, #0
    7be4:	73fb      	strb	r3, [r7, #15]
	u16 channels[3] = {2412, 2437, 2462};
    7be6:	4a5b      	ldr	r2, [pc, #364]	; (7d54 <led_specan+0x178>)
    7be8:	f107 0308 	add.w	r3, r7, #8
    7bec:	6810      	ldr	r0, [r2, #0]
    7bee:	6018      	str	r0, [r3, #0]
    7bf0:	8892      	ldrh	r2, [r2, #4]
    7bf2:	809a      	strh	r2, [r3, #4]
	//void (*set[3]) = {TXLED_SET, RXLED_SET, USRLED_SET};
	//void (*clr[3]) = {TXLED_CLR, RXLED_CLR, USRLED_CLR};

#ifdef UBERTOOTH_ONE
	PAEN_SET;
    7bf4:	4b58      	ldr	r3, [pc, #352]	; (7d58 <led_specan+0x17c>)
    7bf6:	2280      	movs	r2, #128	; 0x80
    7bf8:	601a      	str	r2, [r3, #0]
	//HGM_SET;
#endif
	cc2400_set(LMTST,   0x2b22);
    7bfa:	2012      	movs	r0, #18
    7bfc:	f642 3122 	movw	r1, #11042	; 0x2b22
    7c00:	f001 feba 	bl	9978 <cc2400_set>
	cc2400_set(MDMTST0, 0x134b); // without PRNG
    7c04:	2014      	movs	r0, #20
    7c06:	f241 314b 	movw	r1, #4939	; 0x134b
    7c0a:	f001 feb5 	bl	9978 <cc2400_set>
	cc2400_set(GRMDM,   0x0101); // un-buffered mode, GFSK
    7c0e:	2020      	movs	r0, #32
    7c10:	f240 1101 	movw	r1, #257	; 0x101
    7c14:	f001 feb0 	bl	9978 <cc2400_set>
	cc2400_set(MDMCTRL, 0x0029); // 160 kHz frequency deviation
    7c18:	2003      	movs	r0, #3
    7c1a:	2129      	movs	r1, #41	; 0x29
    7c1c:	f001 feac 	bl	9978 <cc2400_set>
	cc2400_set(RSSI,    0x00F1); // RSSI Sample over 2 symbols
    7c20:	2006      	movs	r0, #6
    7c22:	21f1      	movs	r1, #241	; 0xf1
    7c24:	f001 fea8 	bl	9978 <cc2400_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    7c28:	bf00      	nop
    7c2a:	f001 ff5d 	bl	9ae8 <cc2400_status>
    7c2e:	4603      	mov	r3, r0
    7c30:	f003 0340 	and.w	r3, r3, #64	; 0x40
    7c34:	2b00      	cmp	r3, #0
    7c36:	d0f8      	beq.n	7c2a <led_specan+0x4e>
	while ((cc2400_status() & FS_LOCK));
    7c38:	bf00      	nop
    7c3a:	f001 ff55 	bl	9ae8 <cc2400_status>
    7c3e:	4603      	mov	r3, r0
    7c40:	f003 0304 	and.w	r3, r3, #4
    7c44:	2b00      	cmp	r3, #0
    7c46:	d1f8      	bne.n	7c3a <led_specan+0x5e>

	while (requested_mode == MODE_LED_SPECAN) {
    7c48:	e079      	b.n	7d3e <led_specan+0x162>
		cc2400_set(FSDIV, channels[i] - 1);
    7c4a:	7bfb      	ldrb	r3, [r7, #15]
    7c4c:	005b      	lsls	r3, r3, #1
    7c4e:	f107 0210 	add.w	r2, r7, #16
    7c52:	4413      	add	r3, r2
    7c54:	f833 3c08 	ldrh.w	r3, [r3, #-8]
    7c58:	3b01      	subs	r3, #1
    7c5a:	b29b      	uxth	r3, r3
    7c5c:	2002      	movs	r0, #2
    7c5e:	4619      	mov	r1, r3
    7c60:	f001 fe8a 	bl	9978 <cc2400_set>
		cc2400_strobe(SFSON);
    7c64:	2061      	movs	r0, #97	; 0x61
    7c66:	f001 ff49 	bl	9afc <cc2400_strobe>
		while (!(cc2400_status() & FS_LOCK));
    7c6a:	bf00      	nop
    7c6c:	f001 ff3c 	bl	9ae8 <cc2400_status>
    7c70:	4603      	mov	r3, r0
    7c72:	f003 0304 	and.w	r3, r3, #4
    7c76:	2b00      	cmp	r3, #0
    7c78:	d0f8      	beq.n	7c6c <led_specan+0x90>
		cc2400_strobe(SRX);
    7c7a:	2062      	movs	r0, #98	; 0x62
    7c7c:	f001 ff3e 	bl	9afc <cc2400_strobe>

		/* give the CC2400 time to acquire RSSI reading */
		volatile u32 j = 500; while (--j); //FIXME crude delay
    7c80:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
    7c84:	607b      	str	r3, [r7, #4]
    7c86:	bf00      	nop
    7c88:	687b      	ldr	r3, [r7, #4]
    7c8a:	3b01      	subs	r3, #1
    7c8c:	607b      	str	r3, [r7, #4]
    7c8e:	2b00      	cmp	r3, #0
    7c90:	d1fa      	bne.n	7c88 <led_specan+0xac>
		lvl = cc2400_get(RSSI) >> 8;
    7c92:	2006      	movs	r0, #6
    7c94:	f001 fe5a 	bl	994c <cc2400_get>
    7c98:	4603      	mov	r3, r0
    7c9a:	0a1b      	lsrs	r3, r3, #8
    7c9c:	b29b      	uxth	r3, r3
    7c9e:	73bb      	strb	r3, [r7, #14]
        if (lvl > rssi_threshold) {
    7ca0:	4b2e      	ldr	r3, [pc, #184]	; (7d5c <led_specan+0x180>)
    7ca2:	781b      	ldrb	r3, [r3, #0]
    7ca4:	b2db      	uxtb	r3, r3
    7ca6:	f997 200e 	ldrsb.w	r2, [r7, #14]
    7caa:	b25b      	sxtb	r3, r3
    7cac:	429a      	cmp	r2, r3
    7cae:	dd15      	ble.n	7cdc <led_specan+0x100>
            switch (i) {
    7cb0:	7bfb      	ldrb	r3, [r7, #15]
    7cb2:	2b01      	cmp	r3, #1
    7cb4:	d009      	beq.n	7cca <led_specan+0xee>
    7cb6:	2b02      	cmp	r3, #2
    7cb8:	d00b      	beq.n	7cd2 <led_specan+0xf6>
    7cba:	2b00      	cmp	r3, #0
    7cbc:	d000      	beq.n	7cc0 <led_specan+0xe4>
    7cbe:	e021      	b.n	7d04 <led_specan+0x128>
                case 0:
                    TXLED_SET;
    7cc0:	4b27      	ldr	r3, [pc, #156]	; (7d60 <led_specan+0x184>)
    7cc2:	f44f 7280 	mov.w	r2, #256	; 0x100
    7cc6:	601a      	str	r2, [r3, #0]
                    break;
    7cc8:	e007      	b.n	7cda <led_specan+0xfe>
                case 1:
                    RXLED_SET;
    7cca:	4b25      	ldr	r3, [pc, #148]	; (7d60 <led_specan+0x184>)
    7ccc:	2210      	movs	r2, #16
    7cce:	601a      	str	r2, [r3, #0]
                    break;
    7cd0:	e003      	b.n	7cda <led_specan+0xfe>
                case 2:
                    USRLED_SET;
    7cd2:	4b23      	ldr	r3, [pc, #140]	; (7d60 <led_specan+0x184>)
    7cd4:	2202      	movs	r2, #2
    7cd6:	601a      	str	r2, [r3, #0]
                    break;
    7cd8:	bf00      	nop
    7cda:	e013      	b.n	7d04 <led_specan+0x128>
            }
        }
        else {
            switch (i) {
    7cdc:	7bfb      	ldrb	r3, [r7, #15]
    7cde:	2b01      	cmp	r3, #1
    7ce0:	d008      	beq.n	7cf4 <led_specan+0x118>
    7ce2:	2b02      	cmp	r3, #2
    7ce4:	d00a      	beq.n	7cfc <led_specan+0x120>
    7ce6:	2b00      	cmp	r3, #0
    7ce8:	d10c      	bne.n	7d04 <led_specan+0x128>
                case 0:
                    TXLED_CLR;
    7cea:	4b1e      	ldr	r3, [pc, #120]	; (7d64 <led_specan+0x188>)
    7cec:	f44f 7280 	mov.w	r2, #256	; 0x100
    7cf0:	601a      	str	r2, [r3, #0]
                    break;
    7cf2:	e007      	b.n	7d04 <led_specan+0x128>
                case 1:
                    RXLED_CLR;
    7cf4:	4b1b      	ldr	r3, [pc, #108]	; (7d64 <led_specan+0x188>)
    7cf6:	2210      	movs	r2, #16
    7cf8:	601a      	str	r2, [r3, #0]
                    break;
    7cfa:	e003      	b.n	7d04 <led_specan+0x128>
                case 2:
                    USRLED_CLR;
    7cfc:	4b19      	ldr	r3, [pc, #100]	; (7d64 <led_specan+0x188>)
    7cfe:	2202      	movs	r2, #2
    7d00:	601a      	str	r2, [r3, #0]
                    break;
    7d02:	bf00      	nop
            }
        }

		i = (i+1) % 3;
    7d04:	7bfb      	ldrb	r3, [r7, #15]
    7d06:	1c5a      	adds	r2, r3, #1
    7d08:	4b17      	ldr	r3, [pc, #92]	; (7d68 <led_specan+0x18c>)
    7d0a:	fb83 3102 	smull	r3, r1, r3, r2
    7d0e:	17d3      	asrs	r3, r2, #31
    7d10:	1ac9      	subs	r1, r1, r3
    7d12:	460b      	mov	r3, r1
    7d14:	005b      	lsls	r3, r3, #1
    7d16:	440b      	add	r3, r1
    7d18:	1ad1      	subs	r1, r2, r3
    7d1a:	460b      	mov	r3, r1
    7d1c:	73fb      	strb	r3, [r7, #15]

		handle_usb(clkn);
    7d1e:	4b13      	ldr	r3, [pc, #76]	; (7d6c <led_specan+0x190>)
    7d20:	681b      	ldr	r3, [r3, #0]
    7d22:	4618      	mov	r0, r3
    7d24:	f000 fddc 	bl	88e0 <handle_usb>
        //wait(1);
		cc2400_strobe(SRFOFF);
    7d28:	2064      	movs	r0, #100	; 0x64
    7d2a:	f001 fee7 	bl	9afc <cc2400_strobe>
		while ((cc2400_status() & FS_LOCK));
    7d2e:	bf00      	nop
    7d30:	f001 feda 	bl	9ae8 <cc2400_status>
    7d34:	4603      	mov	r3, r0
    7d36:	f003 0304 	and.w	r3, r3, #4
    7d3a:	2b00      	cmp	r3, #0
    7d3c:	d1f8      	bne.n	7d30 <led_specan+0x154>
	cc2400_set(RSSI,    0x00F1); // RSSI Sample over 2 symbols

	while (!(cc2400_status() & XOSC16M_STABLE));
	while ((cc2400_status() & FS_LOCK));

	while (requested_mode == MODE_LED_SPECAN) {
    7d3e:	4b0c      	ldr	r3, [pc, #48]	; (7d70 <led_specan+0x194>)
    7d40:	781b      	ldrb	r3, [r3, #0]
    7d42:	b2db      	uxtb	r3, r3
    7d44:	2b07      	cmp	r3, #7
    7d46:	d080      	beq.n	7c4a <led_specan+0x6e>
		handle_usb(clkn);
        //wait(1);
		cc2400_strobe(SRFOFF);
		while ((cc2400_status() & FS_LOCK));
	}
	mode = MODE_IDLE;
    7d48:	4b0a      	ldr	r3, [pc, #40]	; (7d74 <led_specan+0x198>)
    7d4a:	2200      	movs	r2, #0
    7d4c:	701a      	strb	r2, [r3, #0]
}
    7d4e:	3710      	adds	r7, #16
    7d50:	46bd      	mov	sp, r7
    7d52:	bd80      	pop	{r7, pc}
    7d54:	0000b788 	.word	0x0000b788
    7d58:	2009c058 	.word	0x2009c058
    7d5c:	100004a2 	.word	0x100004a2
    7d60:	2009c038 	.word	0x2009c038
    7d64:	2009c03c 	.word	0x2009c03c
    7d68:	55555556 	.word	0x55555556
    7d6c:	10000be4 	.word	0x10000be4
    7d70:	10000a3f 	.word	0x10000a3f
    7d74:	10000a3e 	.word	0x10000a3e

00007d78 <cc2400_txtest>:


void cc2400_txtest(volatile u16 *chan_ptr)
{
    7d78:	b580      	push	{r7, lr}
    7d7a:	b088      	sub	sp, #32
    7d7c:	af00      	add	r7, sp, #0
    7d7e:	6078      	str	r0, [r7, #4]
#ifdef TX_ENABLE
        u8 id_pkt1[9] = {0x54, 0x75, 0xc5, 0x8c, 0xc7, 0x33, 0x45, 0xe7, 0x2a};
    7d80:	4a52      	ldr	r2, [pc, #328]	; (7ecc <cc2400_txtest+0x154>)
    7d82:	f107 030c 	add.w	r3, r7, #12
    7d86:	6810      	ldr	r0, [r2, #0]
    7d88:	6851      	ldr	r1, [r2, #4]
    7d8a:	c303      	stmia	r3!, {r0, r1}
    7d8c:	7a12      	ldrb	r2, [r2, #8]
    7d8e:	701a      	strb	r2, [r3, #0]

        cc2400_set(MANAND, 0x7fff);
    7d90:	200d      	movs	r0, #13
    7d92:	f647 71ff 	movw	r1, #32767	; 0x7fff
    7d96:	f001 fdef 	bl	9978 <cc2400_set>

        cc2400_set(LMTST,   0x2b22); // receiver
    7d9a:	2012      	movs	r0, #18
    7d9c:	f642 3122 	movw	r1, #11042	; 0x2b22
    7da0:	f001 fdea 	bl	9978 <cc2400_set>
        cc2400_set(MDMTST0, 0x134b); // wo PRNG
    7da4:	2014      	movs	r0, #20
    7da6:	f241 314b 	movw	r1, #4939	; 0x134b
    7daa:	f001 fde5 	bl	9978 <cc2400_set>
        cc2400_set(GRMDM,   0x0f60); // 0 preamble, 8 bit cync word
    7dae:	2020      	movs	r0, #32
    7db0:	f44f 6176 	mov.w	r1, #3936	; 0xf60
    7db4:	f001 fde0 	bl	9978 <cc2400_set>
        cc2400_set(FSDIV,   *chan_ptr);
    7db8:	687b      	ldr	r3, [r7, #4]
    7dba:	881b      	ldrh	r3, [r3, #0]
    7dbc:	b29b      	uxth	r3, r3
    7dbe:	2002      	movs	r0, #2
    7dc0:	4619      	mov	r1, r3
    7dc2:	f001 fdd9 	bl	9978 <cc2400_set>
        cc2400_set(MDMCTRL, 0x0040); // 250 kHz 
    7dc6:	2003      	movs	r0, #3
    7dc8:	2140      	movs	r1, #64	; 0x40
    7dca:	f001 fdd5 	bl	9978 <cc2400_set>
        cc2400_set(INT, 0x000b);
    7dce:	2023      	movs	r0, #35	; 0x23
    7dd0:	210b      	movs	r1, #11
    7dd2:	f001 fdd1 	bl	9978 <cc2400_set>
//      cc2400_set(SYNCH,   0xf9ae);
//      cc2400_set(SYNCL,   0x1584);

        u16 gio_save;
        gio_save = cc2400_get(IOCFG);
    7dd6:	2008      	movs	r0, #8
    7dd8:	f001 fdb8 	bl	994c <cc2400_get>
    7ddc:	4603      	mov	r3, r0
    7dde:	82fb      	strh	r3, [r7, #22]
        cc2400_set(IOCFG, (GIO_FIFO_FULL << 9) | (gio_save & 0x1ff));
    7de0:	8afb      	ldrh	r3, [r7, #22]
    7de2:	f3c3 0308 	ubfx	r3, r3, #0, #9
    7de6:	b29b      	uxth	r3, r3
    7de8:	f443 439c 	orr.w	r3, r3, #19968	; 0x4e00
    7dec:	b29b      	uxth	r3, r3
    7dee:	b29b      	uxth	r3, r3
    7df0:	2008      	movs	r0, #8
    7df2:	4619      	mov	r1, r3
    7df4:	f001 fdc0 	bl	9978 <cc2400_set>
//      u8 pa = 7;
//      cc2400_set(FREND, 0b1011);

//      cc2400_set(GRDEC, 49);

        while (!(cc2400_status() & XOSC16M_STABLE));
    7df8:	bf00      	nop
    7dfa:	f001 fe75 	bl	9ae8 <cc2400_status>
    7dfe:	4603      	mov	r3, r0
    7e00:	f003 0340 	and.w	r3, r3, #64	; 0x40
    7e04:	2b00      	cmp	r3, #0
    7e06:	d0f8      	beq.n	7dfa <cc2400_txtest+0x82>
        cc2400_strobe(SFSON);
    7e08:	2061      	movs	r0, #97	; 0x61
    7e0a:	f001 fe77 	bl	9afc <cc2400_strobe>
        while (!(cc2400_status() & FS_LOCK));
    7e0e:	bf00      	nop
    7e10:	f001 fe6a 	bl	9ae8 <cc2400_status>
    7e14:	4603      	mov	r3, r0
    7e16:	f003 0304 	and.w	r3, r3, #4
    7e1a:	2b00      	cmp	r3, #0
    7e1c:	d0f8      	beq.n	7e10 <cc2400_txtest+0x98>
        TXLED_SET;
    7e1e:	4b2c      	ldr	r3, [pc, #176]	; (7ed0 <cc2400_txtest+0x158>)
    7e20:	f44f 7280 	mov.w	r2, #256	; 0x100
    7e24:	601a      	str	r2, [r3, #0]
#ifdef UBERTOOTH_ONE
        PAEN_SET;
    7e26:	4b2b      	ldr	r3, [pc, #172]	; (7ed4 <cc2400_txtest+0x15c>)
    7e28:	2280      	movs	r2, #128	; 0x80
    7e2a:	601a      	str	r2, [r3, #0]
#endif
                for (int j = 0; j < 1000; j++)
    7e2c:	2300      	movs	r3, #0
    7e2e:	61fb      	str	r3, [r7, #28]
    7e30:	e025      	b.n	7e7e <cc2400_txtest+0x106>
                {
                        while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    7e32:	bf00      	nop
    7e34:	200e      	movs	r0, #14
    7e36:	f001 fd89 	bl	994c <cc2400_get>
    7e3a:	4603      	mov	r3, r0
    7e3c:	f003 031f 	and.w	r3, r3, #31
    7e40:	2b0f      	cmp	r3, #15
    7e42:	d1f7      	bne.n	7e34 <cc2400_txtest+0xbc>

//                      for (int i = 0; i < 9; i++)
                        {
                                while (GIO6);
    7e44:	bf00      	nop
    7e46:	4b24      	ldr	r3, [pc, #144]	; (7ed8 <cc2400_txtest+0x160>)
    7e48:	681b      	ldr	r3, [r3, #0]
    7e4a:	f003 0304 	and.w	r3, r3, #4
    7e4e:	2b00      	cmp	r3, #0
    7e50:	d1f9      	bne.n	7e46 <cc2400_txtest+0xce>
//                              cc2400_set8(FIFOREG, id_pkt1[i]);
                                cc2400_spi_buf(FIFOREG, 9, id_pkt1);
    7e52:	f107 030c 	add.w	r3, r7, #12
    7e56:	2070      	movs	r0, #112	; 0x70
    7e58:	2109      	movs	r1, #9
    7e5a:	461a      	mov	r2, r3
    7e5c:	f001 fdce 	bl	99fc <cc2400_spi_buf>
                        }
//			wait_us (100000);
			
                        int k = 20000; while (--k);
    7e60:	f644 6320 	movw	r3, #20000	; 0x4e20
    7e64:	61bb      	str	r3, [r7, #24]
    7e66:	69bb      	ldr	r3, [r7, #24]
    7e68:	3b01      	subs	r3, #1
    7e6a:	61bb      	str	r3, [r7, #24]
    7e6c:	69bb      	ldr	r3, [r7, #24]
    7e6e:	2b00      	cmp	r3, #0
    7e70:	d1f9      	bne.n	7e66 <cc2400_txtest+0xee>
                        cc2400_strobe (STX);
    7e72:	2063      	movs	r0, #99	; 0x63
    7e74:	f001 fe42 	bl	9afc <cc2400_strobe>
        while (!(cc2400_status() & FS_LOCK));
        TXLED_SET;
#ifdef UBERTOOTH_ONE
        PAEN_SET;
#endif
                for (int j = 0; j < 1000; j++)
    7e78:	69fb      	ldr	r3, [r7, #28]
    7e7a:	3301      	adds	r3, #1
    7e7c:	61fb      	str	r3, [r7, #28]
    7e7e:	69fb      	ldr	r3, [r7, #28]
    7e80:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
    7e84:	dbd5      	blt.n	7e32 <cc2400_txtest+0xba>
			
                        int k = 20000; while (--k);
                        cc2400_strobe (STX);

                }
        while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    7e86:	bf00      	nop
    7e88:	200e      	movs	r0, #14
    7e8a:	f001 fd5f 	bl	994c <cc2400_get>
    7e8e:	4603      	mov	r3, r0
    7e90:	f003 031f 	and.w	r3, r3, #31
    7e94:	2b0f      	cmp	r3, #15
    7e96:	d1f7      	bne.n	7e88 <cc2400_txtest+0x110>
        TXLED_CLR;
    7e98:	4b10      	ldr	r3, [pc, #64]	; (7edc <cc2400_txtest+0x164>)
    7e9a:	f44f 7280 	mov.w	r2, #256	; 0x100
    7e9e:	601a      	str	r2, [r3, #0]
        cc2400_strobe(SRFOFF);
    7ea0:	2064      	movs	r0, #100	; 0x64
    7ea2:	f001 fe2b 	bl	9afc <cc2400_strobe>
        while ((cc2400_status () & FS_LOCK));
    7ea6:	bf00      	nop
    7ea8:	f001 fe1e 	bl	9ae8 <cc2400_status>
    7eac:	4603      	mov	r3, r0
    7eae:	f003 0304 	and.w	r3, r3, #4
    7eb2:	2b00      	cmp	r3, #0
    7eb4:	d1f8      	bne.n	7ea8 <cc2400_txtest+0x130>
#ifdef UBERTOOTH_ONE
        PAEN_CLR;
    7eb6:	4b0a      	ldr	r3, [pc, #40]	; (7ee0 <cc2400_txtest+0x168>)
    7eb8:	2280      	movs	r2, #128	; 0x80
    7eba:	601a      	str	r2, [r3, #0]
#endif
        cc2400_set(IOCFG, gio_save);
    7ebc:	8afb      	ldrh	r3, [r7, #22]
    7ebe:	2008      	movs	r0, #8
    7ec0:	4619      	mov	r1, r3
    7ec2:	f001 fd59 	bl	9978 <cc2400_set>

#endif
}
    7ec6:	3720      	adds	r7, #32
    7ec8:	46bd      	mov	sp, r7
    7eca:	bd80      	pop	{r7, pc}
    7ecc:	0000b790 	.word	0x0000b790
    7ed0:	2009c038 	.word	0x2009c038
    7ed4:	2009c058 	.word	0x2009c058
    7ed8:	2009c054 	.word	0x2009c054
    7edc:	2009c03c 	.word	0x2009c03c
    7ee0:	2009c05c 	.word	0x2009c05c

00007ee4 <cc2400_repeater>:

void cc2400_repeater(volatile u16 *chan_ptr)
{
    7ee4:	b580      	push	{r7, lr}
    7ee6:	b086      	sub	sp, #24
    7ee8:	af00      	add	r7, sp, #0
    7eea:	6078      	str	r0, [r7, #4]
#ifdef TX_ENABLE

	u8 id_pkt1[9] = {0x54, 0x75, 0xc5, 0x8c, 0xc7, 0x33, 0x45, 0xe7, 0x2a};
    7eec:	4a38      	ldr	r2, [pc, #224]	; (7fd0 <cc2400_repeater+0xec>)
    7eee:	f107 0308 	add.w	r3, r7, #8
    7ef2:	6810      	ldr	r0, [r2, #0]
    7ef4:	6851      	ldr	r1, [r2, #4]
    7ef6:	c303      	stmia	r3!, {r0, r1}
    7ef8:	7a12      	ldrb	r2, [r2, #8]
    7efa:	701a      	strb	r2, [r3, #0]

	cc2400_set(MANAND, 0x7fff);
    7efc:	200d      	movs	r0, #13
    7efe:	f647 71ff 	movw	r1, #32767	; 0x7fff
    7f02:	f001 fd39 	bl	9978 <cc2400_set>
	cc2400_set(LMTST, 0x2b22);
    7f06:	2012      	movs	r0, #18
    7f08:	f642 3122 	movw	r1, #11042	; 0x2b22
    7f0c:	f001 fd34 	bl	9978 <cc2400_set>
	cc2400_set(MDMTST0, 0x134b); // wo PRNG
    7f10:	2014      	movs	r0, #20
    7f12:	f241 314b 	movw	r1, #4939	; 0x134b
    7f16:	f001 fd2f 	bl	9978 <cc2400_set>
	cc2400_set(GRMDM,   0x0f01); // 0 preamble, 8 bit cync word
    7f1a:	2020      	movs	r0, #32
    7f1c:	f640 7101 	movw	r1, #3841	; 0xf01
    7f20:	f001 fd2a 	bl	9978 <cc2400_set>
	cc2400_set(MDMCTRL, 0x0040); // 250 kHz 
    7f24:	2003      	movs	r0, #3
    7f26:	2140      	movs	r1, #64	; 0x40
    7f28:	f001 fd26 	bl	9978 <cc2400_set>
//	cc2400_set(MDMCTRL, 0x0029); // 250 kHz 
	cc2400_set(INT, 0x000b);
    7f2c:	2023      	movs	r0, #35	; 0x23
    7f2e:	210b      	movs	r1, #11
    7f30:	f001 fd22 	bl	9978 <cc2400_set>
	
	u8 pa = 7;
    7f34:	2307      	movs	r3, #7
    7f36:	74fb      	strb	r3, [r7, #19]
	cc2400_set(FREND, pa);
    7f38:	7cfb      	ldrb	r3, [r7, #19]
    7f3a:	b29b      	uxth	r3, r3
    7f3c:	2005      	movs	r0, #5
    7f3e:	4619      	mov	r1, r3
    7f40:	f001 fd1a 	bl	9978 <cc2400_set>

	TXLED_SET;
    7f44:	4b23      	ldr	r3, [pc, #140]	; (7fd4 <cc2400_repeater+0xf0>)
    7f46:	f44f 7280 	mov.w	r2, #256	; 0x100
    7f4a:	601a      	str	r2, [r3, #0]
#ifdef UBERTOOTH_ONE
	PAEN_SET;
    7f4c:	4b22      	ldr	r3, [pc, #136]	; (7fd8 <cc2400_repeater+0xf4>)
    7f4e:	2280      	movs	r2, #128	; 0x80
    7f50:	601a      	str	r2, [r3, #0]
#endif
	cc2400_set (FSDIV, 2427);	
    7f52:	2002      	movs	r0, #2
    7f54:	f640 117b 	movw	r1, #2427	; 0x97b
    7f58:	f001 fd0e 	bl	9978 <cc2400_set>
	while (!(cc2400_status() & XOSC16M_STABLE));
    7f5c:	bf00      	nop
    7f5e:	f001 fdc3 	bl	9ae8 <cc2400_status>
    7f62:	4603      	mov	r3, r0
    7f64:	f003 0340 	and.w	r3, r3, #64	; 0x40
    7f68:	2b00      	cmp	r3, #0
    7f6a:	d0f8      	beq.n	7f5e <cc2400_repeater+0x7a>
	cc2400_strobe(SFSON);
    7f6c:	2061      	movs	r0, #97	; 0x61
    7f6e:	f001 fdc5 	bl	9afc <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    7f72:	bf00      	nop
    7f74:	f001 fdb8 	bl	9ae8 <cc2400_status>
    7f78:	4603      	mov	r3, r0
    7f7a:	f003 0304 	and.w	r3, r3, #4
    7f7e:	2b00      	cmp	r3, #0
    7f80:	d0f8      	beq.n	7f74 <cc2400_repeater+0x90>
	for (int i = 0; i < 1000; i++)
    7f82:	2300      	movs	r3, #0
    7f84:	617b      	str	r3, [r7, #20]
    7f86:	e015      	b.n	7fb4 <cc2400_repeater+0xd0>
	{	
			
		cc2400_spi_buf(FIFOREG, 9, id_pkt1);				
    7f88:	f107 0308 	add.w	r3, r7, #8
    7f8c:	2070      	movs	r0, #112	; 0x70
    7f8e:	2109      	movs	r1, #9
    7f90:	461a      	mov	r2, r3
    7f92:	f001 fd33 	bl	99fc <cc2400_spi_buf>
	
		cc2400_strobe (STX);
    7f96:	2063      	movs	r0, #99	; 0x63
    7f98:	f001 fdb0 	bl	9afc <cc2400_strobe>
		while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    7f9c:	bf00      	nop
    7f9e:	200e      	movs	r0, #14
    7fa0:	f001 fcd4 	bl	994c <cc2400_get>
    7fa4:	4603      	mov	r3, r0
    7fa6:	f003 031f 	and.w	r3, r3, #31
    7faa:	2b0f      	cmp	r3, #15
    7fac:	d1f7      	bne.n	7f9e <cc2400_repeater+0xba>
#endif
	cc2400_set (FSDIV, 2427);	
	while (!(cc2400_status() & XOSC16M_STABLE));
	cc2400_strobe(SFSON);
	while (!(cc2400_status() & FS_LOCK));
	for (int i = 0; i < 1000; i++)
    7fae:	697b      	ldr	r3, [r7, #20]
    7fb0:	3301      	adds	r3, #1
    7fb2:	617b      	str	r3, [r7, #20]
    7fb4:	697b      	ldr	r3, [r7, #20]
    7fb6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
    7fba:	dbe5      	blt.n	7f88 <cc2400_repeater+0xa4>
	
		cc2400_strobe (STX);
		while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
	
	}
	TXLED_CLR;
    7fbc:	4b07      	ldr	r3, [pc, #28]	; (7fdc <cc2400_repeater+0xf8>)
    7fbe:	f44f 7280 	mov.w	r2, #256	; 0x100
    7fc2:	601a      	str	r2, [r3, #0]
#ifdef UBERTOOTH_ONE
	PAEN_CLR;
    7fc4:	4b06      	ldr	r3, [pc, #24]	; (7fe0 <cc2400_repeater+0xfc>)
    7fc6:	2280      	movs	r2, #128	; 0x80
    7fc8:	601a      	str	r2, [r3, #0]
#endif

#endif
}
    7fca:	3718      	adds	r7, #24
    7fcc:	46bd      	mov	sp, r7
    7fce:	bd80      	pop	{r7, pc}
    7fd0:	0000b790 	.word	0x0000b790
    7fd4:	2009c038 	.word	0x2009c038
    7fd8:	2009c058 	.word	0x2009c058
    7fdc:	2009c03c 	.word	0x2009c03c
    7fe0:	2009c05c 	.word	0x2009c05c

00007fe4 <main>:



int main()
{
    7fe4:	b580      	push	{r7, lr}
    7fe6:	af00      	add	r7, sp, #0
	ubertooth_init();
    7fe8:	f001 fbea 	bl	97c0 <ubertooth_init>
	clkn_init();
    7fec:	f7fd f9c6 	bl	537c <clkn_init>
	ubertooth_usb_init(vendor_request_handler);
    7ff0:	4845      	ldr	r0, [pc, #276]	; (8108 <main+0x124>)
    7ff2:	f000 fbad 	bl	8750 <ubertooth_usb_init>

	while (1) {
		handle_usb(clkn);
    7ff6:	4b45      	ldr	r3, [pc, #276]	; (810c <main+0x128>)
    7ff8:	681b      	ldr	r3, [r3, #0]
    7ffa:	4618      	mov	r0, r3
    7ffc:	f000 fc70 	bl	88e0 <handle_usb>
		if(requested_mode != mode)
    8000:	4b43      	ldr	r3, [pc, #268]	; (8110 <main+0x12c>)
    8002:	781b      	ldrb	r3, [r3, #0]
    8004:	b2da      	uxtb	r2, r3
    8006:	4b43      	ldr	r3, [pc, #268]	; (8114 <main+0x130>)
    8008:	781b      	ldrb	r3, [r3, #0]
    800a:	b2db      	uxtb	r3, r3
    800c:	429a      	cmp	r2, r3
    800e:	d079      	beq.n	8104 <main+0x120>
			switch (requested_mode) {
    8010:	4b3f      	ldr	r3, [pc, #252]	; (8110 <main+0x12c>)
    8012:	781b      	ldrb	r3, [r3, #0]
    8014:	b2db      	uxtb	r3, r3
    8016:	2b0d      	cmp	r3, #13
    8018:	d873      	bhi.n	8102 <main+0x11e>
    801a:	a201      	add	r2, pc, #4	; (adr r2, 8020 <main+0x3c>)
    801c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    8020:	000080fd 	.word	0x000080fd
    8024:	00008065 	.word	0x00008065
    8028:	00008103 	.word	0x00008103
    802c:	0000808f 	.word	0x0000808f
    8030:	000080dd 	.word	0x000080dd
    8034:	000080a3 	.word	0x000080a3
    8038:	000080c9 	.word	0x000080c9
    803c:	000080e3 	.word	0x000080e3
    8040:	00008071 	.word	0x00008071
    8044:	0000807d 	.word	0x0000807d
    8048:	00008083 	.word	0x00008083
    804c:	00008059 	.word	0x00008059
    8050:	00008089 	.word	0x00008089
    8054:	000080e9 	.word	0x000080e9
				 case MODE_RESET:
					/* Allow time for the USB command to return correctly */
					wait(1);
    8058:	2001      	movs	r0, #1
    805a:	f001 faa9 	bl	95b0 <wait>
					reset();
    805e:	f001 fe57 	bl	9d10 <reset>
					break;
    8062:	e04f      	b.n	8104 <main+0x120>
				case MODE_RX_SYMBOLS:
					mode = MODE_RX_SYMBOLS;
    8064:	4b2b      	ldr	r3, [pc, #172]	; (8114 <main+0x130>)
    8066:	2201      	movs	r2, #1
    8068:	701a      	strb	r2, [r3, #0]
					bt_stream_rx();
    806a:	f7fe f87f 	bl	616c <bt_stream_rx>
					break;
    806e:	e049      	b.n	8104 <main+0x120>
				case MODE_BT_FOLLOW:
					mode = MODE_BT_FOLLOW;
    8070:	4b28      	ldr	r3, [pc, #160]	; (8114 <main+0x130>)
    8072:	2208      	movs	r2, #8
    8074:	701a      	strb	r2, [r3, #0]
					bt_stream_rx();
    8076:	f7fe f879 	bl	616c <bt_stream_rx>
					break;
    807a:	e043      	b.n	8104 <main+0x120>
				case MODE_BT_FOLLOW_LE:
					bt_follow_le();
    807c:	f7ff f838 	bl	70f0 <bt_follow_le>
					break;
    8080:	e040      	b.n	8104 <main+0x120>
				case MODE_BT_PROMISC_LE:
					bt_promisc_le();
    8082:	f7ff fc1f 	bl	78c4 <bt_promisc_le>
					break;
    8086:	e03d      	b.n	8104 <main+0x120>
				case MODE_BT_SLAVE_LE:
					bt_slave_le();
    8088:	f7ff fc60 	bl	794c <bt_slave_le>
					break;
    808c:	e03a      	b.n	8104 <main+0x120>
				case MODE_TX_TEST:
					mode = MODE_TX_TEST;
    808e:	4b21      	ldr	r3, [pc, #132]	; (8114 <main+0x130>)
    8090:	2203      	movs	r2, #3
    8092:	701a      	strb	r2, [r3, #0]
					cc2400_txtest(&channel);
    8094:	4820      	ldr	r0, [pc, #128]	; (8118 <main+0x134>)
    8096:	f7ff fe6f 	bl	7d78 <cc2400_txtest>
					requested_mode = MODE_IDLE;
    809a:	4b1d      	ldr	r3, [pc, #116]	; (8110 <main+0x12c>)
    809c:	2200      	movs	r2, #0
    809e:	701a      	strb	r2, [r3, #0]
					break;
    80a0:	e030      	b.n	8104 <main+0x120>
				case MODE_RANGE_TEST:
					mode = MODE_RANGE_TEST;
    80a2:	4b1c      	ldr	r3, [pc, #112]	; (8114 <main+0x130>)
    80a4:	2205      	movs	r2, #5
    80a6:	701a      	strb	r2, [r3, #0]
					cc2400_rangetest(&channel);
    80a8:	481b      	ldr	r0, [pc, #108]	; (8118 <main+0x134>)
    80aa:	f000 fc37 	bl	891c <cc2400_rangetest>
					mode = MODE_IDLE;
    80ae:	4b19      	ldr	r3, [pc, #100]	; (8114 <main+0x130>)
    80b0:	2200      	movs	r2, #0
    80b2:	701a      	strb	r2, [r3, #0]
					if (requested_mode == MODE_RANGE_TEST)
    80b4:	4b16      	ldr	r3, [pc, #88]	; (8110 <main+0x12c>)
    80b6:	781b      	ldrb	r3, [r3, #0]
    80b8:	b2db      	uxtb	r3, r3
    80ba:	2b05      	cmp	r3, #5
    80bc:	d103      	bne.n	80c6 <main+0xe2>
						requested_mode = MODE_IDLE;
    80be:	4b14      	ldr	r3, [pc, #80]	; (8110 <main+0x12c>)
    80c0:	2200      	movs	r2, #0
    80c2:	701a      	strb	r2, [r3, #0]
					break;
    80c4:	e01e      	b.n	8104 <main+0x120>
    80c6:	e01d      	b.n	8104 <main+0x120>
				case MODE_REPEATER:
					mode = MODE_REPEATER;
    80c8:	4b12      	ldr	r3, [pc, #72]	; (8114 <main+0x130>)
    80ca:	2206      	movs	r2, #6
    80cc:	701a      	strb	r2, [r3, #0]
					cc2400_repeater(&channel);
    80ce:	4812      	ldr	r0, [pc, #72]	; (8118 <main+0x134>)
    80d0:	f7ff ff08 	bl	7ee4 <cc2400_repeater>
					requested_mode = MODE_IDLE;
    80d4:	4b0e      	ldr	r3, [pc, #56]	; (8110 <main+0x12c>)
    80d6:	2200      	movs	r2, #0
    80d8:	701a      	strb	r2, [r3, #0]
					break;
    80da:	e013      	b.n	8104 <main+0x120>
				case MODE_SPECAN:
					specan();
    80dc:	f7ff fcb2 	bl	7a44 <specan>
					break;
    80e0:	e010      	b.n	8104 <main+0x120>
				case MODE_LED_SPECAN:
					led_specan();
    80e2:	f7ff fd7b 	bl	7bdc <led_specan>
					break;
    80e6:	e00d      	b.n	8104 <main+0x120>
				case MODE_EGO:
					mode = MODE_EGO;
    80e8:	4b0a      	ldr	r3, [pc, #40]	; (8114 <main+0x130>)
    80ea:	220d      	movs	r2, #13
    80ec:	701a      	strb	r2, [r3, #0]
					ego_main(ego_mode);
    80ee:	4b0b      	ldr	r3, [pc, #44]	; (811c <main+0x138>)
    80f0:	781b      	ldrb	r3, [r3, #0]
    80f2:	b2db      	uxtb	r3, r3
    80f4:	4618      	mov	r0, r3
    80f6:	f001 f9a9 	bl	944c <ego_main>
					break;
    80fa:	e003      	b.n	8104 <main+0x120>
				case MODE_IDLE:
					cc2400_idle();
    80fc:	f7fd fcf6 	bl	5aec <cc2400_idle>
					break;
    8100:	e000      	b.n	8104 <main+0x120>
				default:
					/* This is really an error state, but what can you do? */
					break;
    8102:	bf00      	nop
			}
	}
    8104:	e777      	b.n	7ff6 <main+0x12>
    8106:	bf00      	nop
    8108:	00004891 	.word	0x00004891
    810c:	10000be4 	.word	0x10000be4
    8110:	10000a3f 	.word	0x10000a3f
    8114:	10000a3e 	.word	0x10000a3e
    8118:	1000049c 	.word	0x1000049c
    811c:	10000a41 	.word	0x10000a41

00008120 <perm5>:
	}
}

/* 5 bit permutation */
u8 perm5(u8 z, u8 p_high, u16 p_low)
{
    8120:	b490      	push	{r4, r7}
    8122:	b092      	sub	sp, #72	; 0x48
    8124:	af00      	add	r7, sp, #0
    8126:	4603      	mov	r3, r0
    8128:	71fb      	strb	r3, [r7, #7]
    812a:	460b      	mov	r3, r1
    812c:	71bb      	strb	r3, [r7, #6]
    812e:	4613      	mov	r3, r2
    8130:	80bb      	strh	r3, [r7, #4]
	/* z is constrained to 5 bits, p_high to 5 bits, p_low to 9 bits */
	z &= 0x1f;
    8132:	79fb      	ldrb	r3, [r7, #7]
    8134:	f003 031f 	and.w	r3, r3, #31
    8138:	71fb      	strb	r3, [r7, #7]
	p_high &= 0x1f;
    813a:	79bb      	ldrb	r3, [r7, #6]
    813c:	f003 031f 	and.w	r3, r3, #31
    8140:	71bb      	strb	r3, [r7, #6]
	p_low &= 0x1ff;
    8142:	88bb      	ldrh	r3, [r7, #4]
    8144:	f3c3 0308 	ubfx	r3, r3, #0, #9
    8148:	80bb      	strh	r3, [r7, #4]

	int i;
	u8 tmp, output, z_bit[5], p[14];
	u8 index1[] = {0, 2, 1, 3, 0, 1, 0, 3, 1, 0, 2, 1, 0, 1};
    814a:	4a5c      	ldr	r2, [pc, #368]	; (82bc <perm5+0x19c>)
    814c:	f107 031c 	add.w	r3, r7, #28
    8150:	4614      	mov	r4, r2
    8152:	6820      	ldr	r0, [r4, #0]
    8154:	6861      	ldr	r1, [r4, #4]
    8156:	68a2      	ldr	r2, [r4, #8]
    8158:	c307      	stmia	r3!, {r0, r1, r2}
    815a:	89a2      	ldrh	r2, [r4, #12]
    815c:	801a      	strh	r2, [r3, #0]
	u8 index2[] = {1, 3, 2, 4, 4, 3, 2, 4, 4, 3, 4, 3, 3, 2};
    815e:	4a58      	ldr	r2, [pc, #352]	; (82c0 <perm5+0x1a0>)
    8160:	f107 030c 	add.w	r3, r7, #12
    8164:	4614      	mov	r4, r2
    8166:	6820      	ldr	r0, [r4, #0]
    8168:	6861      	ldr	r1, [r4, #4]
    816a:	68a2      	ldr	r2, [r4, #8]
    816c:	c307      	stmia	r3!, {r0, r1, r2}
    816e:	89a2      	ldrh	r2, [r4, #12]
    8170:	801a      	strh	r2, [r3, #0]

	/* bits of p_low and p_high are control signals */
	for (i = 0; i < 9; i++)
    8172:	2300      	movs	r3, #0
    8174:	647b      	str	r3, [r7, #68]	; 0x44
    8176:	e010      	b.n	819a <perm5+0x7a>
		p[i] = (p_low >> i) & 0x01;
    8178:	88ba      	ldrh	r2, [r7, #4]
    817a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    817c:	fa42 f303 	asr.w	r3, r2, r3
    8180:	b2db      	uxtb	r3, r3
    8182:	f003 0301 	and.w	r3, r3, #1
    8186:	b2d9      	uxtb	r1, r3
    8188:	f107 022c 	add.w	r2, r7, #44	; 0x2c
    818c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    818e:	4413      	add	r3, r2
    8190:	460a      	mov	r2, r1
    8192:	701a      	strb	r2, [r3, #0]
	u8 tmp, output, z_bit[5], p[14];
	u8 index1[] = {0, 2, 1, 3, 0, 1, 0, 3, 1, 0, 2, 1, 0, 1};
	u8 index2[] = {1, 3, 2, 4, 4, 3, 2, 4, 4, 3, 4, 3, 3, 2};

	/* bits of p_low and p_high are control signals */
	for (i = 0; i < 9; i++)
    8194:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    8196:	3301      	adds	r3, #1
    8198:	647b      	str	r3, [r7, #68]	; 0x44
    819a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    819c:	2b08      	cmp	r3, #8
    819e:	ddeb      	ble.n	8178 <perm5+0x58>
		p[i] = (p_low >> i) & 0x01;
	for (i = 0; i < 5; i++)
    81a0:	2300      	movs	r3, #0
    81a2:	647b      	str	r3, [r7, #68]	; 0x44
    81a4:	e011      	b.n	81ca <perm5+0xaa>
		p[i+9] = (p_high >> i) & 0x01;
    81a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    81a8:	3309      	adds	r3, #9
    81aa:	79b9      	ldrb	r1, [r7, #6]
    81ac:	6c7a      	ldr	r2, [r7, #68]	; 0x44
    81ae:	fa41 f202 	asr.w	r2, r1, r2
    81b2:	b2d2      	uxtb	r2, r2
    81b4:	f002 0201 	and.w	r2, r2, #1
    81b8:	b2d2      	uxtb	r2, r2
    81ba:	f107 0148 	add.w	r1, r7, #72	; 0x48
    81be:	440b      	add	r3, r1
    81c0:	f803 2c1c 	strb.w	r2, [r3, #-28]
	u8 index2[] = {1, 3, 2, 4, 4, 3, 2, 4, 4, 3, 4, 3, 3, 2};

	/* bits of p_low and p_high are control signals */
	for (i = 0; i < 9; i++)
		p[i] = (p_low >> i) & 0x01;
	for (i = 0; i < 5; i++)
    81c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    81c6:	3301      	adds	r3, #1
    81c8:	647b      	str	r3, [r7, #68]	; 0x44
    81ca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    81cc:	2b04      	cmp	r3, #4
    81ce:	ddea      	ble.n	81a6 <perm5+0x86>
		p[i+9] = (p_high >> i) & 0x01;

	/* bit swapping will be easier with an array of bits */
	for (i = 0; i < 5; i++)
    81d0:	2300      	movs	r3, #0
    81d2:	647b      	str	r3, [r7, #68]	; 0x44
    81d4:	e010      	b.n	81f8 <perm5+0xd8>
		z_bit[i] = (z >> i) & 0x01;
    81d6:	79fa      	ldrb	r2, [r7, #7]
    81d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    81da:	fa42 f303 	asr.w	r3, r2, r3
    81de:	b2db      	uxtb	r3, r3
    81e0:	f003 0301 	and.w	r3, r3, #1
    81e4:	b2d9      	uxtb	r1, r3
    81e6:	f107 023c 	add.w	r2, r7, #60	; 0x3c
    81ea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    81ec:	4413      	add	r3, r2
    81ee:	460a      	mov	r2, r1
    81f0:	701a      	strb	r2, [r3, #0]
		p[i] = (p_low >> i) & 0x01;
	for (i = 0; i < 5; i++)
		p[i+9] = (p_high >> i) & 0x01;

	/* bit swapping will be easier with an array of bits */
	for (i = 0; i < 5; i++)
    81f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    81f4:	3301      	adds	r3, #1
    81f6:	647b      	str	r3, [r7, #68]	; 0x44
    81f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    81fa:	2b04      	cmp	r3, #4
    81fc:	ddeb      	ble.n	81d6 <perm5+0xb6>
		z_bit[i] = (z >> i) & 0x01;

	/* butterfly operations */
	for (i = 13; i >= 0; i--) {
    81fe:	230d      	movs	r3, #13
    8200:	647b      	str	r3, [r7, #68]	; 0x44
    8202:	e036      	b.n	8272 <perm5+0x152>
		/* swap bits according to index arrays if control signal tells us to */
		if (p[i]) {
    8204:	f107 022c 	add.w	r2, r7, #44	; 0x2c
    8208:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    820a:	4413      	add	r3, r2
    820c:	781b      	ldrb	r3, [r3, #0]
    820e:	2b00      	cmp	r3, #0
    8210:	d02c      	beq.n	826c <perm5+0x14c>
			tmp = z_bit[index1[i]];
    8212:	f107 021c 	add.w	r2, r7, #28
    8216:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    8218:	4413      	add	r3, r2
    821a:	781b      	ldrb	r3, [r3, #0]
    821c:	f107 0248 	add.w	r2, r7, #72	; 0x48
    8220:	4413      	add	r3, r2
    8222:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
    8226:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
			z_bit[index1[i]] = z_bit[index2[i]];
    822a:	f107 021c 	add.w	r2, r7, #28
    822e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    8230:	4413      	add	r3, r2
    8232:	781b      	ldrb	r3, [r3, #0]
    8234:	4619      	mov	r1, r3
    8236:	f107 020c 	add.w	r2, r7, #12
    823a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    823c:	4413      	add	r3, r2
    823e:	781b      	ldrb	r3, [r3, #0]
    8240:	f107 0248 	add.w	r2, r7, #72	; 0x48
    8244:	4413      	add	r3, r2
    8246:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
    824a:	f107 0348 	add.w	r3, r7, #72	; 0x48
    824e:	440b      	add	r3, r1
    8250:	f803 2c0c 	strb.w	r2, [r3, #-12]
			z_bit[index2[i]] = tmp;
    8254:	f107 020c 	add.w	r2, r7, #12
    8258:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    825a:	4413      	add	r3, r2
    825c:	781b      	ldrb	r3, [r3, #0]
    825e:	f107 0248 	add.w	r2, r7, #72	; 0x48
    8262:	4413      	add	r3, r2
    8264:	f897 2042 	ldrb.w	r2, [r7, #66]	; 0x42
    8268:	f803 2c0c 	strb.w	r2, [r3, #-12]
	/* bit swapping will be easier with an array of bits */
	for (i = 0; i < 5; i++)
		z_bit[i] = (z >> i) & 0x01;

	/* butterfly operations */
	for (i = 13; i >= 0; i--) {
    826c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    826e:	3b01      	subs	r3, #1
    8270:	647b      	str	r3, [r7, #68]	; 0x44
    8272:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    8274:	2b00      	cmp	r3, #0
    8276:	dac5      	bge.n	8204 <perm5+0xe4>
			z_bit[index2[i]] = tmp;
		}
	}

	/* reconstruct output from rearranged bits */
	output = 0;
    8278:	2300      	movs	r3, #0
    827a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	for (i = 0; i < 5; i++)
    827e:	2300      	movs	r3, #0
    8280:	647b      	str	r3, [r7, #68]	; 0x44
    8282:	e011      	b.n	82a8 <perm5+0x188>
		output += z_bit[i] << i;
    8284:	f107 023c 	add.w	r2, r7, #60	; 0x3c
    8288:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    828a:	4413      	add	r3, r2
    828c:	781b      	ldrb	r3, [r3, #0]
    828e:	461a      	mov	r2, r3
    8290:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    8292:	fa02 f303 	lsl.w	r3, r2, r3
    8296:	b2da      	uxtb	r2, r3
    8298:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
    829c:	4413      	add	r3, r2
    829e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
		}
	}

	/* reconstruct output from rearranged bits */
	output = 0;
	for (i = 0; i < 5; i++)
    82a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    82a4:	3301      	adds	r3, #1
    82a6:	647b      	str	r3, [r7, #68]	; 0x44
    82a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    82aa:	2b04      	cmp	r3, #4
    82ac:	ddea      	ble.n	8284 <perm5+0x164>
		output += z_bit[i] << i;

	return output;
    82ae:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
}
    82b2:	4618      	mov	r0, r3
    82b4:	3748      	adds	r7, #72	; 0x48
    82b6:	46bd      	mov	sp, r7
    82b8:	bc90      	pop	{r4, r7}
    82ba:	4770      	bx	lr
    82bc:	0000b79c 	.word	0x0000b79c
    82c0:	0000b7ac 	.word	0x0000b7ac

000082c4 <next_hop>:

u16 next_hop(u32 clock)
{
    82c4:	b580      	push	{r7, lr}
    82c6:	b08a      	sub	sp, #40	; 0x28
    82c8:	af00      	add	r7, sp, #0
    82ca:	6078      	str	r0, [r7, #4]
	u16 d, y2;
	u32 base_f, f, f_dash;

	clock &= 0xffffffff;
	/* Variable names used in Vol 2, Part B, Section 2.6 of the spec */
	x = (clock >> 2) & 0x1f;
    82cc:	687b      	ldr	r3, [r7, #4]
    82ce:	089b      	lsrs	r3, r3, #2
    82d0:	b2db      	uxtb	r3, r3
    82d2:	f003 031f 	and.w	r3, r3, #31
    82d6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	y1 = (clock >> 1) & 0x01;
    82da:	687b      	ldr	r3, [r7, #4]
    82dc:	085b      	lsrs	r3, r3, #1
    82de:	b2db      	uxtb	r3, r3
    82e0:	f003 0301 	and.w	r3, r3, #1
    82e4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	y2 = y1 << 5;
    82e8:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
    82ec:	b29b      	uxth	r3, r3
    82ee:	015b      	lsls	r3, r3, #5
    82f0:	847b      	strh	r3, [r7, #34]	; 0x22
	a = (a1 ^ (clock >> 21)) & 0x1f;
    82f2:	687b      	ldr	r3, [r7, #4]
    82f4:	0d5b      	lsrs	r3, r3, #21
    82f6:	b2da      	uxtb	r2, r3
    82f8:	4b4b      	ldr	r3, [pc, #300]	; (8428 <next_hop+0x164>)
    82fa:	781b      	ldrb	r3, [r3, #0]
    82fc:	4053      	eors	r3, r2
    82fe:	b2db      	uxtb	r3, r3
    8300:	f003 031f 	and.w	r3, r3, #31
    8304:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	/* b is already defined */
	c = (c1 ^ (clock >> 16)) & 0x1f;
    8308:	687b      	ldr	r3, [r7, #4]
    830a:	0c1b      	lsrs	r3, r3, #16
    830c:	b2da      	uxtb	r2, r3
    830e:	4b47      	ldr	r3, [pc, #284]	; (842c <next_hop+0x168>)
    8310:	781b      	ldrb	r3, [r3, #0]
    8312:	4053      	eors	r3, r2
    8314:	b2db      	uxtb	r3, r3
    8316:	f003 031f 	and.w	r3, r3, #31
    831a:	f887 3020 	strb.w	r3, [r7, #32]
	d = (d1 ^ (clock >> 7)) & 0x1ff;
    831e:	687b      	ldr	r3, [r7, #4]
    8320:	09db      	lsrs	r3, r3, #7
    8322:	b29a      	uxth	r2, r3
    8324:	4b42      	ldr	r3, [pc, #264]	; (8430 <next_hop+0x16c>)
    8326:	881b      	ldrh	r3, [r3, #0]
    8328:	4053      	eors	r3, r2
    832a:	b29b      	uxth	r3, r3
    832c:	f3c3 0308 	ubfx	r3, r3, #0, #9
    8330:	83fb      	strh	r3, [r7, #30]
	/* e is already defined */
	base_f = (clock >> 3) & 0x1fffff0;
    8332:	687b      	ldr	r3, [r7, #4]
    8334:	08db      	lsrs	r3, r3, #3
    8336:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
    833a:	f023 030f 	bic.w	r3, r3, #15
    833e:	61bb      	str	r3, [r7, #24]
	f = base_f % 79;
    8340:	69b9      	ldr	r1, [r7, #24]
    8342:	4b3c      	ldr	r3, [pc, #240]	; (8434 <next_hop+0x170>)
    8344:	fba3 2301 	umull	r2, r3, r3, r1
    8348:	099a      	lsrs	r2, r3, #6
    834a:	4613      	mov	r3, r2
    834c:	009b      	lsls	r3, r3, #2
    834e:	4413      	add	r3, r2
    8350:	011b      	lsls	r3, r3, #4
    8352:	1a9b      	subs	r3, r3, r2
    8354:	1acb      	subs	r3, r1, r3
    8356:	617b      	str	r3, [r7, #20]

	perm = perm5(
    8358:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
    835c:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
    8360:	4413      	add	r3, r2
    8362:	b2db      	uxtb	r3, r3
    8364:	b2db      	uxtb	r3, r3
    8366:	f003 031f 	and.w	r3, r3, #31
    836a:	b2da      	uxtb	r2, r3
    836c:	4b32      	ldr	r3, [pc, #200]	; (8438 <next_hop+0x174>)
    836e:	781b      	ldrb	r3, [r3, #0]
    8370:	b2db      	uxtb	r3, r3
    8372:	4053      	eors	r3, r2
    8374:	b2db      	uxtb	r3, r3
    8376:	b2d9      	uxtb	r1, r3
    8378:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
    837c:	461a      	mov	r2, r3
    837e:	0152      	lsls	r2, r2, #5
    8380:	1ad3      	subs	r3, r2, r3
    8382:	b2db      	uxtb	r3, r3
    8384:	b2da      	uxtb	r2, r3
    8386:	f897 3020 	ldrb.w	r3, [r7, #32]
    838a:	4053      	eors	r3, r2
    838c:	b2db      	uxtb	r3, r3
    838e:	b2da      	uxtb	r2, r3
    8390:	8bfb      	ldrh	r3, [r7, #30]
    8392:	4608      	mov	r0, r1
    8394:	4611      	mov	r1, r2
    8396:	461a      	mov	r2, r3
    8398:	f7ff fec2 	bl	8120 <perm5>
    839c:	4603      	mov	r3, r0
    839e:	74fb      	strb	r3, [r7, #19]
		((x + a) % 32) ^ b,
		(y1 * 0x1f) ^ c,
		d);
	/* hop selection */
	next_channel = bank[(perm + e + f + y2) % CHANNELS];
    83a0:	7cfb      	ldrb	r3, [r7, #19]
    83a2:	4a26      	ldr	r2, [pc, #152]	; (843c <next_hop+0x178>)
    83a4:	7812      	ldrb	r2, [r2, #0]
    83a6:	4413      	add	r3, r2
    83a8:	461a      	mov	r2, r3
    83aa:	697b      	ldr	r3, [r7, #20]
    83ac:	441a      	add	r2, r3
    83ae:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
    83b0:	18d1      	adds	r1, r2, r3
    83b2:	4b20      	ldr	r3, [pc, #128]	; (8434 <next_hop+0x170>)
    83b4:	fba3 2301 	umull	r2, r3, r3, r1
    83b8:	099a      	lsrs	r2, r3, #6
    83ba:	4613      	mov	r3, r2
    83bc:	009b      	lsls	r3, r3, #2
    83be:	4413      	add	r3, r2
    83c0:	011b      	lsls	r3, r3, #4
    83c2:	1a9b      	subs	r3, r3, r2
    83c4:	1aca      	subs	r2, r1, r3
    83c6:	4b1e      	ldr	r3, [pc, #120]	; (8440 <next_hop+0x17c>)
    83c8:	5c9b      	ldrb	r3, [r3, r2]
    83ca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if(afh_enabled) {
    83ce:	4b1d      	ldr	r3, [pc, #116]	; (8444 <next_hop+0x180>)
    83d0:	781b      	ldrb	r3, [r3, #0]
    83d2:	2b00      	cmp	r3, #0
    83d4:	d01d      	beq.n	8412 <next_hop+0x14e>
		f_dash = base_f % used_channels;
    83d6:	4b1c      	ldr	r3, [pc, #112]	; (8448 <next_hop+0x184>)
    83d8:	781b      	ldrb	r3, [r3, #0]
    83da:	461a      	mov	r2, r3
    83dc:	69bb      	ldr	r3, [r7, #24]
    83de:	fbb3 f1f2 	udiv	r1, r3, r2
    83e2:	fb02 f201 	mul.w	r2, r2, r1
    83e6:	1a9b      	subs	r3, r3, r2
    83e8:	60fb      	str	r3, [r7, #12]
		next_channel = afh_bank[(perm + e + f_dash + y2) % used_channels];
    83ea:	7cfb      	ldrb	r3, [r7, #19]
    83ec:	4a13      	ldr	r2, [pc, #76]	; (843c <next_hop+0x178>)
    83ee:	7812      	ldrb	r2, [r2, #0]
    83f0:	4413      	add	r3, r2
    83f2:	461a      	mov	r2, r3
    83f4:	68fb      	ldr	r3, [r7, #12]
    83f6:	441a      	add	r2, r3
    83f8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
    83fa:	4413      	add	r3, r2
    83fc:	4a12      	ldr	r2, [pc, #72]	; (8448 <next_hop+0x184>)
    83fe:	7812      	ldrb	r2, [r2, #0]
    8400:	fbb3 f1f2 	udiv	r1, r3, r2
    8404:	fb02 f201 	mul.w	r2, r2, r1
    8408:	1a9b      	subs	r3, r3, r2
    840a:	4a10      	ldr	r2, [pc, #64]	; (844c <next_hop+0x188>)
    840c:	5cd3      	ldrb	r3, [r2, r3]
    840e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}
	return (2402 + next_channel);
    8412:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
    8416:	b29b      	uxth	r3, r3
    8418:	f603 1362 	addw	r3, r3, #2402	; 0x962
    841c:	b29b      	uxth	r3, r3

}
    841e:	4618      	mov	r0, r3
    8420:	3728      	adds	r7, #40	; 0x28
    8422:	46bd      	mov	sp, r7
    8424:	bd80      	pop	{r7, pc}
    8426:	bf00      	nop
    8428:	1000111b 	.word	0x1000111b
    842c:	1000111c 	.word	0x1000111c
    8430:	100010ca 	.word	0x100010ca
    8434:	cf6474a9 	.word	0xcf6474a9
    8438:	100010c8 	.word	0x100010c8
    843c:	1000116f 	.word	0x1000116f
    8440:	10001120 	.word	0x10001120
    8444:	10001024 	.word	0x10001024
    8448:	100010c9 	.word	0x100010c9
    844c:	100010cc 	.word	0x100010cc

00008450 <btle_next_hop>:

extern u8 le_channel_idx;
extern u8 le_hop_amount;

u16 btle_next_hop(le_state_t *le)
{
    8450:	b580      	push	{r7, lr}
    8452:	b084      	sub	sp, #16
    8454:	af00      	add	r7, sp, #0
    8456:	6078      	str	r0, [r7, #4]
	u16 phys = btle_channel_index_to_phys(le->channel_idx);
    8458:	687b      	ldr	r3, [r7, #4]
    845a:	7d5b      	ldrb	r3, [r3, #21]
    845c:	4618      	mov	r0, r3
    845e:	f000 f84b 	bl	84f8 <btle_channel_index_to_phys>
    8462:	4603      	mov	r3, r0
    8464:	81fb      	strh	r3, [r7, #14]
	le->channel_idx = (le->channel_idx + le->channel_increment) % 37;
    8466:	687b      	ldr	r3, [r7, #4]
    8468:	7d5b      	ldrb	r3, [r3, #21]
    846a:	461a      	mov	r2, r3
    846c:	687b      	ldr	r3, [r7, #4]
    846e:	7d9b      	ldrb	r3, [r3, #22]
    8470:	441a      	add	r2, r3
    8472:	4b0a      	ldr	r3, [pc, #40]	; (849c <btle_next_hop+0x4c>)
    8474:	fb82 0103 	smull	r0, r1, r2, r3
    8478:	1853      	adds	r3, r2, r1
    847a:	1159      	asrs	r1, r3, #5
    847c:	17d3      	asrs	r3, r2, #31
    847e:	1ac9      	subs	r1, r1, r3
    8480:	460b      	mov	r3, r1
    8482:	00db      	lsls	r3, r3, #3
    8484:	440b      	add	r3, r1
    8486:	009b      	lsls	r3, r3, #2
    8488:	440b      	add	r3, r1
    848a:	1ad1      	subs	r1, r2, r3
    848c:	b2ca      	uxtb	r2, r1
    848e:	687b      	ldr	r3, [r7, #4]
    8490:	755a      	strb	r2, [r3, #21]
	return phys;
    8492:	89fb      	ldrh	r3, [r7, #14]
}
    8494:	4618      	mov	r0, r3
    8496:	3710      	adds	r7, #16
    8498:	46bd      	mov	sp, r7
    849a:	bd80      	pop	{r7, pc}
    849c:	dd67c8a7 	.word	0xdd67c8a7

000084a0 <btle_channel_index>:

u32 received_data = 0;

u8 btle_channel_index(u8 channel) {
    84a0:	b480      	push	{r7}
    84a2:	b085      	sub	sp, #20
    84a4:	af00      	add	r7, sp, #0
    84a6:	4603      	mov	r3, r0
    84a8:	71fb      	strb	r3, [r7, #7]
	u8 idx;
	channel /= 2;
    84aa:	79fb      	ldrb	r3, [r7, #7]
    84ac:	085b      	lsrs	r3, r3, #1
    84ae:	71fb      	strb	r3, [r7, #7]
	if (channel == 0)
    84b0:	79fb      	ldrb	r3, [r7, #7]
    84b2:	2b00      	cmp	r3, #0
    84b4:	d102      	bne.n	84bc <btle_channel_index+0x1c>
		idx = 37;
    84b6:	2325      	movs	r3, #37	; 0x25
    84b8:	73fb      	strb	r3, [r7, #15]
    84ba:	e015      	b.n	84e8 <btle_channel_index+0x48>
	else if (channel < 12)
    84bc:	79fb      	ldrb	r3, [r7, #7]
    84be:	2b0b      	cmp	r3, #11
    84c0:	d803      	bhi.n	84ca <btle_channel_index+0x2a>
		idx = channel - 1;
    84c2:	79fb      	ldrb	r3, [r7, #7]
    84c4:	3b01      	subs	r3, #1
    84c6:	73fb      	strb	r3, [r7, #15]
    84c8:	e00e      	b.n	84e8 <btle_channel_index+0x48>
	else if (channel == 12)
    84ca:	79fb      	ldrb	r3, [r7, #7]
    84cc:	2b0c      	cmp	r3, #12
    84ce:	d102      	bne.n	84d6 <btle_channel_index+0x36>
		idx = 38;
    84d0:	2326      	movs	r3, #38	; 0x26
    84d2:	73fb      	strb	r3, [r7, #15]
    84d4:	e008      	b.n	84e8 <btle_channel_index+0x48>
	else if (channel < 39)
    84d6:	79fb      	ldrb	r3, [r7, #7]
    84d8:	2b26      	cmp	r3, #38	; 0x26
    84da:	d803      	bhi.n	84e4 <btle_channel_index+0x44>
		idx = channel - 2;
    84dc:	79fb      	ldrb	r3, [r7, #7]
    84de:	3b02      	subs	r3, #2
    84e0:	73fb      	strb	r3, [r7, #15]
    84e2:	e001      	b.n	84e8 <btle_channel_index+0x48>
	else
		idx = 39;
    84e4:	2327      	movs	r3, #39	; 0x27
    84e6:	73fb      	strb	r3, [r7, #15]
	return idx;
    84e8:	7bfb      	ldrb	r3, [r7, #15]
}
    84ea:	4618      	mov	r0, r3
    84ec:	3714      	adds	r7, #20
    84ee:	46bd      	mov	sp, r7
    84f0:	f85d 7b04 	ldr.w	r7, [sp], #4
    84f4:	4770      	bx	lr
    84f6:	bf00      	nop

000084f8 <btle_channel_index_to_phys>:

u16 btle_channel_index_to_phys(u8 idx) {
    84f8:	b480      	push	{r7}
    84fa:	b085      	sub	sp, #20
    84fc:	af00      	add	r7, sp, #0
    84fe:	4603      	mov	r3, r0
    8500:	71fb      	strb	r3, [r7, #7]
	u16 phys;
	if (idx < 11)
    8502:	79fb      	ldrb	r3, [r7, #7]
    8504:	2b0a      	cmp	r3, #10
    8506:	d806      	bhi.n	8516 <btle_channel_index_to_phys+0x1e>
		phys = 2404 + 2 * idx;
    8508:	79fb      	ldrb	r3, [r7, #7]
    850a:	f203 43b2 	addw	r3, r3, #1202	; 0x4b2
    850e:	b29b      	uxth	r3, r3
    8510:	005b      	lsls	r3, r3, #1
    8512:	81fb      	strh	r3, [r7, #14]
    8514:	e01a      	b.n	854c <btle_channel_index_to_phys+0x54>
	else if (idx < 37)
    8516:	79fb      	ldrb	r3, [r7, #7]
    8518:	2b24      	cmp	r3, #36	; 0x24
    851a:	d806      	bhi.n	852a <btle_channel_index_to_phys+0x32>
		phys = 2428 + 2 * (idx - 11);
    851c:	79fb      	ldrb	r3, [r7, #7]
    851e:	f203 43b3 	addw	r3, r3, #1203	; 0x4b3
    8522:	b29b      	uxth	r3, r3
    8524:	005b      	lsls	r3, r3, #1
    8526:	81fb      	strh	r3, [r7, #14]
    8528:	e010      	b.n	854c <btle_channel_index_to_phys+0x54>
	else if (idx == 37)
    852a:	79fb      	ldrb	r3, [r7, #7]
    852c:	2b25      	cmp	r3, #37	; 0x25
    852e:	d103      	bne.n	8538 <btle_channel_index_to_phys+0x40>
		phys = 2402;
    8530:	f640 1362 	movw	r3, #2402	; 0x962
    8534:	81fb      	strh	r3, [r7, #14]
    8536:	e009      	b.n	854c <btle_channel_index_to_phys+0x54>
	else if (idx == 38)
    8538:	79fb      	ldrb	r3, [r7, #7]
    853a:	2b26      	cmp	r3, #38	; 0x26
    853c:	d103      	bne.n	8546 <btle_channel_index_to_phys+0x4e>
		phys = 2426;
    853e:	f640 137a 	movw	r3, #2426	; 0x97a
    8542:	81fb      	strh	r3, [r7, #14]
    8544:	e002      	b.n	854c <btle_channel_index_to_phys+0x54>
	else
		phys = 2480;
    8546:	f44f 631b 	mov.w	r3, #2480	; 0x9b0
    854a:	81fb      	strh	r3, [r7, #14]
	return phys;
    854c:	89fb      	ldrh	r3, [r7, #14]
}
    854e:	4618      	mov	r0, r3
    8550:	3714      	adds	r7, #20
    8552:	46bd      	mov	sp, r7
    8554:	f85d 7b04 	ldr.w	r7, [sp], #4
    8558:	4770      	bx	lr
    855a:	bf00      	nop

0000855c <btle_calc_crc>:
//			0x6ff46e
//
//		bytes in packet will be:
//		  { 0x6e, 0xf4, 0x6f }
//
u32 btle_calc_crc(u32 crc_init, u8 *data, int len) {
    855c:	b480      	push	{r7}
    855e:	b08b      	sub	sp, #44	; 0x2c
    8560:	af00      	add	r7, sp, #0
    8562:	60f8      	str	r0, [r7, #12]
    8564:	60b9      	str	r1, [r7, #8]
    8566:	607a      	str	r2, [r7, #4]
	u32 state = crc_init & 0xffffff;
    8568:	68fb      	ldr	r3, [r7, #12]
    856a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    856e:	627b      	str	r3, [r7, #36]	; 0x24
	u32 lfsr_mask = 0x5a6000; // 010110100110000000000000
    8570:	4b1b      	ldr	r3, [pc, #108]	; (85e0 <btle_calc_crc+0x84>)
    8572:	617b      	str	r3, [r7, #20]
	int i, j;

	for (i = 0; i < len; ++i) {
    8574:	2300      	movs	r3, #0
    8576:	623b      	str	r3, [r7, #32]
    8578:	e027      	b.n	85ca <btle_calc_crc+0x6e>
		u8 cur = data[i];
    857a:	6a3b      	ldr	r3, [r7, #32]
    857c:	68ba      	ldr	r2, [r7, #8]
    857e:	4413      	add	r3, r2
    8580:	781b      	ldrb	r3, [r3, #0]
    8582:	76fb      	strb	r3, [r7, #27]
		for (j = 0; j < 8; ++j) {
    8584:	2300      	movs	r3, #0
    8586:	61fb      	str	r3, [r7, #28]
    8588:	e019      	b.n	85be <btle_calc_crc+0x62>
			int next_bit = (state ^ cur) & 1;
    858a:	7efa      	ldrb	r2, [r7, #27]
    858c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    858e:	4053      	eors	r3, r2
    8590:	f003 0301 	and.w	r3, r3, #1
    8594:	613b      	str	r3, [r7, #16]
			cur >>= 1;
    8596:	7efb      	ldrb	r3, [r7, #27]
    8598:	085b      	lsrs	r3, r3, #1
    859a:	76fb      	strb	r3, [r7, #27]
			state >>= 1;
    859c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    859e:	085b      	lsrs	r3, r3, #1
    85a0:	627b      	str	r3, [r7, #36]	; 0x24
			if (next_bit) {
    85a2:	693b      	ldr	r3, [r7, #16]
    85a4:	2b00      	cmp	r3, #0
    85a6:	d007      	beq.n	85b8 <btle_calc_crc+0x5c>
				state |= 1 << 23;
    85a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    85aa:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
    85ae:	627b      	str	r3, [r7, #36]	; 0x24
				state ^= lfsr_mask;
    85b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    85b2:	697b      	ldr	r3, [r7, #20]
    85b4:	4053      	eors	r3, r2
    85b6:	627b      	str	r3, [r7, #36]	; 0x24
	u32 lfsr_mask = 0x5a6000; // 010110100110000000000000
	int i, j;

	for (i = 0; i < len; ++i) {
		u8 cur = data[i];
		for (j = 0; j < 8; ++j) {
    85b8:	69fb      	ldr	r3, [r7, #28]
    85ba:	3301      	adds	r3, #1
    85bc:	61fb      	str	r3, [r7, #28]
    85be:	69fb      	ldr	r3, [r7, #28]
    85c0:	2b07      	cmp	r3, #7
    85c2:	dde2      	ble.n	858a <btle_calc_crc+0x2e>
u32 btle_calc_crc(u32 crc_init, u8 *data, int len) {
	u32 state = crc_init & 0xffffff;
	u32 lfsr_mask = 0x5a6000; // 010110100110000000000000
	int i, j;

	for (i = 0; i < len; ++i) {
    85c4:	6a3b      	ldr	r3, [r7, #32]
    85c6:	3301      	adds	r3, #1
    85c8:	623b      	str	r3, [r7, #32]
    85ca:	6a3a      	ldr	r2, [r7, #32]
    85cc:	687b      	ldr	r3, [r7, #4]
    85ce:	429a      	cmp	r2, r3
    85d0:	dbd3      	blt.n	857a <btle_calc_crc+0x1e>
				state ^= lfsr_mask;
			}
		}
	}

	return state;
    85d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
    85d4:	4618      	mov	r0, r3
    85d6:	372c      	adds	r7, #44	; 0x2c
    85d8:	46bd      	mov	sp, r7
    85da:	f85d 7b04 	ldr.w	r7, [sp], #4
    85de:	4770      	bx	lr
    85e0:	005a6000 	.word	0x005a6000

000085e4 <btle_reverse_crc>:
// runs the CRC in reverse to generate a CRCInit
//
//	crc should be big endian
//	the return will be big endian
//
u32 btle_reverse_crc(u32 crc, u8 *data, int len) {
    85e4:	b480      	push	{r7}
    85e6:	b08d      	sub	sp, #52	; 0x34
    85e8:	af00      	add	r7, sp, #0
    85ea:	60f8      	str	r0, [r7, #12]
    85ec:	60b9      	str	r1, [r7, #8]
    85ee:	607a      	str	r2, [r7, #4]
	u32 state = crc;
    85f0:	68fb      	ldr	r3, [r7, #12]
    85f2:	62fb      	str	r3, [r7, #44]	; 0x2c
	u32 lfsr_mask = 0xb4c000; // 101101001100000000000000
    85f4:	4b2b      	ldr	r3, [pc, #172]	; (86a4 <btle_reverse_crc+0xc0>)
    85f6:	61fb      	str	r3, [r7, #28]
	u32 ret;
	int i, j;

	for (i = len - 1; i >= 0; --i) {
    85f8:	687b      	ldr	r3, [r7, #4]
    85fa:	3b01      	subs	r3, #1
    85fc:	627b      	str	r3, [r7, #36]	; 0x24
    85fe:	e02d      	b.n	865c <btle_reverse_crc+0x78>
		u8 cur = data[i];
    8600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8602:	68ba      	ldr	r2, [r7, #8]
    8604:	4413      	add	r3, r2
    8606:	781b      	ldrb	r3, [r3, #0]
    8608:	76fb      	strb	r3, [r7, #27]
		for (j = 0; j < 8; ++j) {
    860a:	2300      	movs	r3, #0
    860c:	623b      	str	r3, [r7, #32]
    860e:	e01f      	b.n	8650 <btle_reverse_crc+0x6c>
			int top_bit = state >> 23;
    8610:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    8612:	0ddb      	lsrs	r3, r3, #23
    8614:	617b      	str	r3, [r7, #20]
			state = (state << 1) & 0xffffff;
    8616:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    8618:	005b      	lsls	r3, r3, #1
    861a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    861e:	62fb      	str	r3, [r7, #44]	; 0x2c
			state |= top_bit ^ ((cur >> (7 - j)) & 1);
    8620:	7efa      	ldrb	r2, [r7, #27]
    8622:	6a3b      	ldr	r3, [r7, #32]
    8624:	f1c3 0307 	rsb	r3, r3, #7
    8628:	fa42 f303 	asr.w	r3, r2, r3
    862c:	f003 0201 	and.w	r2, r3, #1
    8630:	697b      	ldr	r3, [r7, #20]
    8632:	4053      	eors	r3, r2
    8634:	461a      	mov	r2, r3
    8636:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    8638:	4313      	orrs	r3, r2
    863a:	62fb      	str	r3, [r7, #44]	; 0x2c
			if (top_bit)
    863c:	697b      	ldr	r3, [r7, #20]
    863e:	2b00      	cmp	r3, #0
    8640:	d003      	beq.n	864a <btle_reverse_crc+0x66>
				state ^= lfsr_mask;
    8642:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    8644:	69fb      	ldr	r3, [r7, #28]
    8646:	4053      	eors	r3, r2
    8648:	62fb      	str	r3, [r7, #44]	; 0x2c
	u32 ret;
	int i, j;

	for (i = len - 1; i >= 0; --i) {
		u8 cur = data[i];
		for (j = 0; j < 8; ++j) {
    864a:	6a3b      	ldr	r3, [r7, #32]
    864c:	3301      	adds	r3, #1
    864e:	623b      	str	r3, [r7, #32]
    8650:	6a3b      	ldr	r3, [r7, #32]
    8652:	2b07      	cmp	r3, #7
    8654:	dddc      	ble.n	8610 <btle_reverse_crc+0x2c>
	u32 state = crc;
	u32 lfsr_mask = 0xb4c000; // 101101001100000000000000
	u32 ret;
	int i, j;

	for (i = len - 1; i >= 0; --i) {
    8656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8658:	3b01      	subs	r3, #1
    865a:	627b      	str	r3, [r7, #36]	; 0x24
    865c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    865e:	2b00      	cmp	r3, #0
    8660:	dace      	bge.n	8600 <btle_reverse_crc+0x1c>
			if (top_bit)
				state ^= lfsr_mask;
		}
	}

	ret = 0;
    8662:	2300      	movs	r3, #0
    8664:	62bb      	str	r3, [r7, #40]	; 0x28
	for (i = 0; i < 24; ++i)
    8666:	2300      	movs	r3, #0
    8668:	627b      	str	r3, [r7, #36]	; 0x24
    866a:	e010      	b.n	868e <btle_reverse_crc+0xaa>
		ret |= ((state >> i) & 1) << (23 - i);
    866c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    866e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8670:	fa22 f303 	lsr.w	r3, r2, r3
    8674:	f003 0201 	and.w	r2, r3, #1
    8678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    867a:	f1c3 0317 	rsb	r3, r3, #23
    867e:	fa02 f303 	lsl.w	r3, r2, r3
    8682:	6aba      	ldr	r2, [r7, #40]	; 0x28
    8684:	4313      	orrs	r3, r2
    8686:	62bb      	str	r3, [r7, #40]	; 0x28
				state ^= lfsr_mask;
		}
	}

	ret = 0;
	for (i = 0; i < 24; ++i)
    8688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    868a:	3301      	adds	r3, #1
    868c:	627b      	str	r3, [r7, #36]	; 0x24
    868e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8690:	2b17      	cmp	r3, #23
    8692:	ddeb      	ble.n	866c <btle_reverse_crc+0x88>
		ret |= ((state >> i) & 1) << (23 - i);

	return ret;
    8694:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
    8696:	4618      	mov	r0, r3
    8698:	3734      	adds	r7, #52	; 0x34
    869a:	46bd      	mov	sp, r7
    869c:	f85d 7b04 	ldr.w	r7, [sp], #4
    86a0:	4770      	bx	lr
    86a2:	bf00      	nop
    86a4:	00b4c000 	.word	0x00b4c000

000086a8 <btle_crcgen_lut>:
 * Michael Ossmann for writing and optimizing this.
 *
 * Arguments: CRCInit, pointer to start of packet, length of packet in
 * bytes
 * */
u32 btle_crcgen_lut(u32 crc_init, u8 *data, int len) {
    86a8:	b480      	push	{r7}
    86aa:	b089      	sub	sp, #36	; 0x24
    86ac:	af00      	add	r7, sp, #0
    86ae:	60f8      	str	r0, [r7, #12]
    86b0:	60b9      	str	r1, [r7, #8]
    86b2:	607a      	str	r2, [r7, #4]
	u32 state;
	int i;
	u8 key;

	state = crc_init & 0xffffff;
    86b4:	68fb      	ldr	r3, [r7, #12]
    86b6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    86ba:	61fb      	str	r3, [r7, #28]
	for (i = 0; i < len; ++i) {
    86bc:	2300      	movs	r3, #0
    86be:	61bb      	str	r3, [r7, #24]
    86c0:	e012      	b.n	86e8 <btle_crcgen_lut+0x40>
		key = data[i] ^ (state & 0xff);
    86c2:	69bb      	ldr	r3, [r7, #24]
    86c4:	68ba      	ldr	r2, [r7, #8]
    86c6:	4413      	add	r3, r2
    86c8:	781a      	ldrb	r2, [r3, #0]
    86ca:	69fb      	ldr	r3, [r7, #28]
    86cc:	b2db      	uxtb	r3, r3
    86ce:	4053      	eors	r3, r2
    86d0:	75fb      	strb	r3, [r7, #23]
		state = (state >> 8) ^ btle_crc_lut[key];
    86d2:	69fb      	ldr	r3, [r7, #28]
    86d4:	0a1a      	lsrs	r2, r3, #8
    86d6:	7dfb      	ldrb	r3, [r7, #23]
    86d8:	4909      	ldr	r1, [pc, #36]	; (8700 <btle_crcgen_lut+0x58>)
    86da:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
    86de:	4053      	eors	r3, r2
    86e0:	61fb      	str	r3, [r7, #28]
	u32 state;
	int i;
	u8 key;

	state = crc_init & 0xffffff;
	for (i = 0; i < len; ++i) {
    86e2:	69bb      	ldr	r3, [r7, #24]
    86e4:	3301      	adds	r3, #1
    86e6:	61bb      	str	r3, [r7, #24]
    86e8:	69ba      	ldr	r2, [r7, #24]
    86ea:	687b      	ldr	r3, [r7, #4]
    86ec:	429a      	cmp	r2, r3
    86ee:	dbe8      	blt.n	86c2 <btle_crcgen_lut+0x1a>
		key = data[i] ^ (state & 0xff);
		state = (state >> 8) ^ btle_crc_lut[key];
	}
	return state;
    86f0:	69fb      	ldr	r3, [r7, #28]
}
    86f2:	4618      	mov	r0, r3
    86f4:	3724      	adds	r7, #36	; 0x24
    86f6:	46bd      	mov	sp, r7
    86f8:	f85d 7b04 	ldr.w	r7, [sp], #4
    86fc:	4770      	bx	lr
    86fe:	bf00      	nop
    8700:	100004a8 	.word	0x100004a8

00008704 <usb_vendor_request_handler>:
*/

VendorRequestHandler *v_req_handler;

BOOL usb_vendor_request_handler(TSetupPacket *pSetup, int *piLen, u8 **ppbData)
{
    8704:	b590      	push	{r4, r7, lr}
    8706:	b087      	sub	sp, #28
    8708:	af00      	add	r7, sp, #0
    870a:	60f8      	str	r0, [r7, #12]
    870c:	60b9      	str	r1, [r7, #8]
    870e:	607a      	str	r2, [r7, #4]
	int rv;
	u16 params[2] = {pSetup->wValue, pSetup->wIndex};
    8710:	68fb      	ldr	r3, [r7, #12]
    8712:	885b      	ldrh	r3, [r3, #2]
    8714:	823b      	strh	r3, [r7, #16]
    8716:	68fb      	ldr	r3, [r7, #12]
    8718:	889b      	ldrh	r3, [r3, #4]
    871a:	827b      	strh	r3, [r7, #18]
	rv = v_req_handler(pSetup->bRequest, params, *ppbData, piLen);
    871c:	4b0b      	ldr	r3, [pc, #44]	; (874c <usb_vendor_request_handler+0x48>)
    871e:	681c      	ldr	r4, [r3, #0]
    8720:	68fb      	ldr	r3, [r7, #12]
    8722:	7859      	ldrb	r1, [r3, #1]
    8724:	687b      	ldr	r3, [r7, #4]
    8726:	681b      	ldr	r3, [r3, #0]
    8728:	f107 0210 	add.w	r2, r7, #16
    872c:	4608      	mov	r0, r1
    872e:	4611      	mov	r1, r2
    8730:	461a      	mov	r2, r3
    8732:	68bb      	ldr	r3, [r7, #8]
    8734:	47a0      	blx	r4
    8736:	6178      	str	r0, [r7, #20]
	return (BOOL) (rv==1);
    8738:	697b      	ldr	r3, [r7, #20]
    873a:	2b01      	cmp	r3, #1
    873c:	bf0c      	ite	eq
    873e:	2301      	moveq	r3, #1
    8740:	2300      	movne	r3, #0
    8742:	b2db      	uxtb	r3, r3
}
    8744:	4618      	mov	r0, r3
    8746:	371c      	adds	r7, #28
    8748:	46bd      	mov	sp, r7
    874a:	bd90      	pop	{r4, r7, pc}
    874c:	10003274 	.word	0x10003274

00008750 <ubertooth_usb_init>:

int ubertooth_usb_init(VendorRequestHandler *vendor_req_handler)
{
    8750:	b580      	push	{r7, lr}
    8752:	b082      	sub	sp, #8
    8754:	af00      	add	r7, sp, #0
    8756:	6078      	str	r0, [r7, #4]
	// initialise stack
	USBInit();
    8758:	f001 fc40 	bl	9fdc <USBInit>
	
	// register device descriptors
	USBRegisterDescriptors(abDescriptors);
    875c:	480b      	ldr	r0, [pc, #44]	; (878c <ubertooth_usb_init+0x3c>)
    875e:	f002 f89f 	bl	a8a0 <USBRegisterDescriptors>

	// Request handler 
	v_req_handler = vendor_req_handler;
    8762:	4a0b      	ldr	r2, [pc, #44]	; (8790 <ubertooth_usb_init+0x40>)
    8764:	687b      	ldr	r3, [r7, #4]
    8766:	6013      	str	r3, [r2, #0]

	// override standard request handler
	USBRegisterRequestHandler(REQTYPE_TYPE_VENDOR, usb_vendor_request_handler, abVendorReqData);
    8768:	2002      	movs	r0, #2
    876a:	490a      	ldr	r1, [pc, #40]	; (8794 <ubertooth_usb_init+0x44>)
    876c:	4a0a      	ldr	r2, [pc, #40]	; (8798 <ubertooth_usb_init+0x48>)
    876e:	f001 fc11 	bl	9f94 <USBRegisterRequestHandler>

	// enable USB interrupts
	//ISER0 = ISER0_ISE_USB;

	// Enable WCID / driverless setup on Windows - Consumes Vendor Request 0xFF
	USBRegisterWinusbInterface(0xFF, "{8ac47a88-cc26-4aa9-887b-42ca8cf07a63}");
    8772:	20ff      	movs	r0, #255	; 0xff
    8774:	4909      	ldr	r1, [pc, #36]	; (879c <ubertooth_usb_init+0x4c>)
    8776:	f002 f83d 	bl	a7f4 <USBRegisterWinusbInterface>

	// connect to bus
	USBHwConnect(TRUE);
    877a:	2001      	movs	r0, #1
    877c:	f001 fd70 	bl	a260 <USBHwConnect>

	return 0;
    8780:	2300      	movs	r3, #0
}
    8782:	4618      	mov	r0, r3
    8784:	3708      	adds	r7, #8
    8786:	46bd      	mov	sp, r7
    8788:	bd80      	pop	{r7, pc}
    878a:	bf00      	nop
    878c:	0000b7bc 	.word	0x0000b7bc
    8790:	10003274 	.word	0x10003274
    8794:	00008705 	.word	0x00008705
    8798:	10003170 	.word	0x10003170
    879c:	0000b880 	.word	0x0000b880

000087a0 <queue_init>:

volatile u32 head = 0;
volatile u32 tail = 0;

void queue_init()
{
    87a0:	b480      	push	{r7}
    87a2:	af00      	add	r7, sp, #0
	head = 0;
    87a4:	4b04      	ldr	r3, [pc, #16]	; (87b8 <queue_init+0x18>)
    87a6:	2200      	movs	r2, #0
    87a8:	601a      	str	r2, [r3, #0]
	tail = 0;
    87aa:	4b04      	ldr	r3, [pc, #16]	; (87bc <queue_init+0x1c>)
    87ac:	2200      	movs	r2, #0
    87ae:	601a      	str	r2, [r3, #0]
}
    87b0:	46bd      	mov	sp, r7
    87b2:	f85d 7b04 	ldr.w	r7, [sp], #4
    87b6:	4770      	bx	lr
    87b8:	10000a5c 	.word	0x10000a5c
    87bc:	10000a60 	.word	0x10000a60

000087c0 <usb_enqueue>:

usb_pkt_rx *usb_enqueue()
{
    87c0:	b480      	push	{r7}
    87c2:	b083      	sub	sp, #12
    87c4:	af00      	add	r7, sp, #0
	u8 h = head & 0x7F;
    87c6:	4b13      	ldr	r3, [pc, #76]	; (8814 <usb_enqueue+0x54>)
    87c8:	681b      	ldr	r3, [r3, #0]
    87ca:	b2db      	uxtb	r3, r3
    87cc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    87d0:	71fb      	strb	r3, [r7, #7]
	u8 t = tail & 0x7F;
    87d2:	4b11      	ldr	r3, [pc, #68]	; (8818 <usb_enqueue+0x58>)
    87d4:	681b      	ldr	r3, [r3, #0]
    87d6:	b2db      	uxtb	r3, r3
    87d8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    87dc:	71bb      	strb	r3, [r7, #6]
	u8 n = (t + 1) & 0x7F;
    87de:	79bb      	ldrb	r3, [r7, #6]
    87e0:	3301      	adds	r3, #1
    87e2:	b2db      	uxtb	r3, r3
    87e4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    87e8:	717b      	strb	r3, [r7, #5]

	/* fail if queue is full */
	if (h == n) {
    87ea:	79fa      	ldrb	r2, [r7, #7]
    87ec:	797b      	ldrb	r3, [r7, #5]
    87ee:	429a      	cmp	r2, r3
    87f0:	d101      	bne.n	87f6 <usb_enqueue+0x36>
		return NULL;
    87f2:	2300      	movs	r3, #0
    87f4:	e008      	b.n	8808 <usb_enqueue+0x48>
	}

	++tail;
    87f6:	4b08      	ldr	r3, [pc, #32]	; (8818 <usb_enqueue+0x58>)
    87f8:	681b      	ldr	r3, [r3, #0]
    87fa:	3301      	adds	r3, #1
    87fc:	4a06      	ldr	r2, [pc, #24]	; (8818 <usb_enqueue+0x58>)
    87fe:	6013      	str	r3, [r2, #0]
	return &fifo[t];
    8800:	79bb      	ldrb	r3, [r7, #6]
    8802:	019b      	lsls	r3, r3, #6
    8804:	4a05      	ldr	r2, [pc, #20]	; (881c <usb_enqueue+0x5c>)
    8806:	4413      	add	r3, r2
	
}
    8808:	4618      	mov	r0, r3
    880a:	370c      	adds	r7, #12
    880c:	46bd      	mov	sp, r7
    880e:	f85d 7b04 	ldr.w	r7, [sp], #4
    8812:	4770      	bx	lr
    8814:	10000a5c 	.word	0x10000a5c
    8818:	10000a60 	.word	0x10000a60
    881c:	10001170 	.word	0x10001170

00008820 <dequeue>:

usb_pkt_rx *dequeue()
{
    8820:	b480      	push	{r7}
    8822:	b083      	sub	sp, #12
    8824:	af00      	add	r7, sp, #0
	u8 h = head & 0x7F;
    8826:	4b10      	ldr	r3, [pc, #64]	; (8868 <dequeue+0x48>)
    8828:	681b      	ldr	r3, [r3, #0]
    882a:	b2db      	uxtb	r3, r3
    882c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    8830:	71fb      	strb	r3, [r7, #7]
	u8 t = tail & 0x7F;
    8832:	4b0e      	ldr	r3, [pc, #56]	; (886c <dequeue+0x4c>)
    8834:	681b      	ldr	r3, [r3, #0]
    8836:	b2db      	uxtb	r3, r3
    8838:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    883c:	71bb      	strb	r3, [r7, #6]

	/* fail if queue is empty */
	if (h == t) {
    883e:	79fa      	ldrb	r2, [r7, #7]
    8840:	79bb      	ldrb	r3, [r7, #6]
    8842:	429a      	cmp	r2, r3
    8844:	d101      	bne.n	884a <dequeue+0x2a>
		return NULL;
    8846:	2300      	movs	r3, #0
    8848:	e008      	b.n	885c <dequeue+0x3c>
	}

	++head;
    884a:	4b07      	ldr	r3, [pc, #28]	; (8868 <dequeue+0x48>)
    884c:	681b      	ldr	r3, [r3, #0]
    884e:	3301      	adds	r3, #1
    8850:	4a05      	ldr	r2, [pc, #20]	; (8868 <dequeue+0x48>)
    8852:	6013      	str	r3, [r2, #0]
	return &fifo[h];
    8854:	79fb      	ldrb	r3, [r7, #7]
    8856:	019b      	lsls	r3, r3, #6
    8858:	4a05      	ldr	r2, [pc, #20]	; (8870 <dequeue+0x50>)
    885a:	4413      	add	r3, r2
}
    885c:	4618      	mov	r0, r3
    885e:	370c      	adds	r7, #12
    8860:	46bd      	mov	sp, r7
    8862:	f85d 7b04 	ldr.w	r7, [sp], #4
    8866:	4770      	bx	lr
    8868:	10000a5c 	.word	0x10000a5c
    886c:	10000a60 	.word	0x10000a60
    8870:	10001170 	.word	0x10001170

00008874 <dequeue_send>:

#define USB_KEEP_ALIVE 400000
u32 last_usb_pkt = 0;  // for keep alive packets

int dequeue_send(u32 clkn)
{
    8874:	b580      	push	{r7, lr}
    8876:	b084      	sub	sp, #16
    8878:	af00      	add	r7, sp, #0
    887a:	6078      	str	r0, [r7, #4]
	usb_pkt_rx *pkt = dequeue(&pkt);
    887c:	f107 030c 	add.w	r3, r7, #12
    8880:	4618      	mov	r0, r3
    8882:	f7ff ffcd 	bl	8820 <dequeue>
    8886:	4603      	mov	r3, r0
    8888:	60fb      	str	r3, [r7, #12]
	if (pkt != NULL) {
    888a:	68fb      	ldr	r3, [r7, #12]
    888c:	2b00      	cmp	r3, #0
    888e:	d00a      	beq.n	88a6 <dequeue_send+0x32>
		last_usb_pkt = clkn;
    8890:	4a11      	ldr	r2, [pc, #68]	; (88d8 <dequeue_send+0x64>)
    8892:	687b      	ldr	r3, [r7, #4]
    8894:	6013      	str	r3, [r2, #0]
		USBHwEPWrite(BULK_IN_EP, (u8 *)pkt, sizeof(usb_pkt_rx));
    8896:	68fb      	ldr	r3, [r7, #12]
    8898:	2082      	movs	r0, #130	; 0x82
    889a:	4619      	mov	r1, r3
    889c:	2240      	movs	r2, #64	; 0x40
    889e:	f001 fd3b 	bl	a318 <USBHwEPWrite>
		return 1;
    88a2:	2301      	movs	r3, #1
    88a4:	e013      	b.n	88ce <dequeue_send+0x5a>
	} else {
		if (clkn - last_usb_pkt > USB_KEEP_ALIVE) {
    88a6:	4b0c      	ldr	r3, [pc, #48]	; (88d8 <dequeue_send+0x64>)
    88a8:	681b      	ldr	r3, [r3, #0]
    88aa:	687a      	ldr	r2, [r7, #4]
    88ac:	1ad3      	subs	r3, r2, r3
    88ae:	4a0b      	ldr	r2, [pc, #44]	; (88dc <dequeue_send+0x68>)
    88b0:	4293      	cmp	r3, r2
    88b2:	d90b      	bls.n	88cc <dequeue_send+0x58>
			u8 pkt_type = KEEP_ALIVE;
    88b4:	2303      	movs	r3, #3
    88b6:	72fb      	strb	r3, [r7, #11]
			last_usb_pkt = clkn;
    88b8:	4a07      	ldr	r2, [pc, #28]	; (88d8 <dequeue_send+0x64>)
    88ba:	687b      	ldr	r3, [r7, #4]
    88bc:	6013      	str	r3, [r2, #0]
			USBHwEPWrite(BULK_IN_EP, &pkt_type, 1);
    88be:	f107 030b 	add.w	r3, r7, #11
    88c2:	2082      	movs	r0, #130	; 0x82
    88c4:	4619      	mov	r1, r3
    88c6:	2201      	movs	r2, #1
    88c8:	f001 fd26 	bl	a318 <USBHwEPWrite>
		}
		return 0;
    88cc:	2300      	movs	r3, #0
	}
}
    88ce:	4618      	mov	r0, r3
    88d0:	3710      	adds	r7, #16
    88d2:	46bd      	mov	sp, r7
    88d4:	bd80      	pop	{r7, pc}
    88d6:	bf00      	nop
    88d8:	10000a64 	.word	0x10000a64
    88dc:	00061a80 	.word	0x00061a80

000088e0 <handle_usb>:

void handle_usb(u32 clkn)
{
    88e0:	b580      	push	{r7, lr}
    88e2:	b084      	sub	sp, #16
    88e4:	af00      	add	r7, sp, #0
    88e6:	6078      	str	r0, [r7, #4]
	u8 epstat;

	/* write queued packets to USB if possible */
	epstat = USBHwEPGetStatus(BULK_IN_EP);
    88e8:	2082      	movs	r0, #130	; 0x82
    88ea:	f001 fcd9 	bl	a2a0 <USBHwEPGetStatus>
    88ee:	4603      	mov	r3, r0
    88f0:	73fb      	strb	r3, [r7, #15]
	if (!(epstat & EPSTAT_B1FULL)) {
    88f2:	7bfb      	ldrb	r3, [r7, #15]
    88f4:	f003 0320 	and.w	r3, r3, #32
    88f8:	2b00      	cmp	r3, #0
    88fa:	d102      	bne.n	8902 <handle_usb+0x22>
		dequeue_send(clkn);
    88fc:	6878      	ldr	r0, [r7, #4]
    88fe:	f7ff ffb9 	bl	8874 <dequeue_send>
	}
	if (!(epstat & EPSTAT_B2FULL)) {
    8902:	7bfb      	ldrb	r3, [r7, #15]
    8904:	f003 0340 	and.w	r3, r3, #64	; 0x40
    8908:	2b00      	cmp	r3, #0
    890a:	d102      	bne.n	8912 <handle_usb+0x32>
		dequeue_send(clkn);
    890c:	6878      	ldr	r0, [r7, #4]
    890e:	f7ff ffb1 	bl	8874 <dequeue_send>
	}

	/* polled "interrupt" */
	USBHwISR();
    8912:	f001 fdc7 	bl	a4a4 <USBHwISR>
}
    8916:	3710      	adds	r7, #16
    8918:	46bd      	mov	sp, r7
    891a:	bd80      	pop	{r7, pc}

0000891c <cc2400_rangetest>:
 *     reply number: 1 byte
 *   crc: 2 bytes
 */

void cc2400_rangetest(volatile u16 *chan_ptr)
{
    891c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8920:	b095      	sub	sp, #84	; 0x54
    8922:	af00      	add	r7, sp, #0
    8924:	6078      	str	r0, [r7, #4]
    8926:	4669      	mov	r1, sp
    8928:	6039      	str	r1, [r7, #0]
#ifdef TX_ENABLE
	u32 command[5];
	u32 result[5];
	int i;
	int j;
	u8 len = 22;
    892a:	2116      	movs	r1, #22
    892c:	f887 1046 	strb.w	r1, [r7, #70]	; 0x46
	u8 pa = 0;
    8930:	2100      	movs	r1, #0
    8932:	f887 1047 	strb.w	r1, [r7, #71]	; 0x47
	u8 txbuf[len];
    8936:	f897 6046 	ldrb.w	r6, [r7, #70]	; 0x46
    893a:	4631      	mov	r1, r6
    893c:	3901      	subs	r1, #1
    893e:	6439      	str	r1, [r7, #64]	; 0x40
    8940:	b2f0      	uxtb	r0, r6
    8942:	f04f 0100 	mov.w	r1, #0
    8946:	ea4f 0bc1 	mov.w	fp, r1, lsl #3
    894a:	ea4b 7b50 	orr.w	fp, fp, r0, lsr #29
    894e:	ea4f 0ac0 	mov.w	sl, r0, lsl #3
    8952:	b2f0      	uxtb	r0, r6
    8954:	f04f 0100 	mov.w	r1, #0
    8958:	ea4f 09c1 	mov.w	r9, r1, lsl #3
    895c:	ea49 7950 	orr.w	r9, r9, r0, lsr #29
    8960:	ea4f 08c0 	mov.w	r8, r0, lsl #3
    8964:	4631      	mov	r1, r6
    8966:	3107      	adds	r1, #7
    8968:	08c9      	lsrs	r1, r1, #3
    896a:	00c9      	lsls	r1, r1, #3
    896c:	ebad 0d01 	sub.w	sp, sp, r1
    8970:	4669      	mov	r1, sp
    8972:	3100      	adds	r1, #0
    8974:	63f9      	str	r1, [r7, #60]	; 0x3c
	u8 rxbuf[len];
    8976:	f897 6046 	ldrb.w	r6, [r7, #70]	; 0x46
    897a:	4631      	mov	r1, r6
    897c:	3901      	subs	r1, #1
    897e:	63b9      	str	r1, [r7, #56]	; 0x38
    8980:	b2f0      	uxtb	r0, r6
    8982:	f04f 0100 	mov.w	r1, #0
    8986:	00cd      	lsls	r5, r1, #3
    8988:	ea45 7550 	orr.w	r5, r5, r0, lsr #29
    898c:	00c4      	lsls	r4, r0, #3
    898e:	b2f0      	uxtb	r0, r6
    8990:	f04f 0100 	mov.w	r1, #0
    8994:	00cb      	lsls	r3, r1, #3
    8996:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
    899a:	00c2      	lsls	r2, r0, #3
    899c:	4633      	mov	r3, r6
    899e:	3307      	adds	r3, #7
    89a0:	08db      	lsrs	r3, r3, #3
    89a2:	00db      	lsls	r3, r3, #3
    89a4:	ebad 0d03 	sub.w	sp, sp, r3
    89a8:	466b      	mov	r3, sp
    89aa:	3300      	adds	r3, #0
    89ac:	637b      	str	r3, [r7, #52]	; 0x34

	txbuf[0] = len - 1; // length of data (rest of payload)
    89ae:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
    89b2:	3b01      	subs	r3, #1
    89b4:	b2da      	uxtb	r2, r3
    89b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    89b8:	701a      	strb	r2, [r3, #0]
	txbuf[1] = 0; // request
    89ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    89bc:	2200      	movs	r2, #0
    89be:	705a      	strb	r2, [r3, #1]

	// read device serial number
	command[0] = 58;
    89c0:	233a      	movs	r3, #58	; 0x3a
    89c2:	623b      	str	r3, [r7, #32]
	iap_entry(command, result);
    89c4:	4bb3      	ldr	r3, [pc, #716]	; (8c94 <cc2400_rangetest+0x378>)
    89c6:	681b      	ldr	r3, [r3, #0]
    89c8:	f107 0120 	add.w	r1, r7, #32
    89cc:	f107 020c 	add.w	r2, r7, #12
    89d0:	4608      	mov	r0, r1
    89d2:	4611      	mov	r1, r2
    89d4:	4798      	blx	r3
	if ((result[0] & 0xFF) != 0) //status check
    89d6:	68fb      	ldr	r3, [r7, #12]
    89d8:	b2db      	uxtb	r3, r3
    89da:	2b00      	cmp	r3, #0
    89dc:	d001      	beq.n	89e2 <cc2400_rangetest+0xc6>
    89de:	2300      	movs	r3, #0
		return;
    89e0:	e1ac      	b.n	8d3c <cc2400_rangetest+0x420>
	txbuf[2] = (result[1] >> 24) & 0xFF;
    89e2:	693b      	ldr	r3, [r7, #16]
    89e4:	0e1b      	lsrs	r3, r3, #24
    89e6:	b2da      	uxtb	r2, r3
    89e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    89ea:	709a      	strb	r2, [r3, #2]
	txbuf[3] = (result[1] >> 16) & 0xFF;
    89ec:	693b      	ldr	r3, [r7, #16]
    89ee:	0c1b      	lsrs	r3, r3, #16
    89f0:	b2da      	uxtb	r2, r3
    89f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    89f4:	70da      	strb	r2, [r3, #3]
	txbuf[4] = (result[1] >> 8) & 0xFF;
    89f6:	693b      	ldr	r3, [r7, #16]
    89f8:	0a1b      	lsrs	r3, r3, #8
    89fa:	b2da      	uxtb	r2, r3
    89fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    89fe:	711a      	strb	r2, [r3, #4]
	txbuf[5] = result[1] & 0xFF;
    8a00:	693b      	ldr	r3, [r7, #16]
    8a02:	b2da      	uxtb	r2, r3
    8a04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8a06:	715a      	strb	r2, [r3, #5]
	txbuf[6] = (result[2] >> 24) & 0xFF;
    8a08:	697b      	ldr	r3, [r7, #20]
    8a0a:	0e1b      	lsrs	r3, r3, #24
    8a0c:	b2da      	uxtb	r2, r3
    8a0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8a10:	719a      	strb	r2, [r3, #6]
	txbuf[7] = (result[2] >> 16) & 0xFF;
    8a12:	697b      	ldr	r3, [r7, #20]
    8a14:	0c1b      	lsrs	r3, r3, #16
    8a16:	b2da      	uxtb	r2, r3
    8a18:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8a1a:	71da      	strb	r2, [r3, #7]
	txbuf[8] = (result[2] >> 8) & 0xFF;
    8a1c:	697b      	ldr	r3, [r7, #20]
    8a1e:	0a1b      	lsrs	r3, r3, #8
    8a20:	b2da      	uxtb	r2, r3
    8a22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8a24:	721a      	strb	r2, [r3, #8]
	txbuf[9] = result[2] & 0xFF;
    8a26:	697b      	ldr	r3, [r7, #20]
    8a28:	b2da      	uxtb	r2, r3
    8a2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8a2c:	725a      	strb	r2, [r3, #9]
	txbuf[10] = (result[3] >> 24) & 0xFF;
    8a2e:	69bb      	ldr	r3, [r7, #24]
    8a30:	0e1b      	lsrs	r3, r3, #24
    8a32:	b2da      	uxtb	r2, r3
    8a34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8a36:	729a      	strb	r2, [r3, #10]
	txbuf[11] = (result[3] >> 16) & 0xFF;
    8a38:	69bb      	ldr	r3, [r7, #24]
    8a3a:	0c1b      	lsrs	r3, r3, #16
    8a3c:	b2da      	uxtb	r2, r3
    8a3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8a40:	72da      	strb	r2, [r3, #11]
	txbuf[12] = (result[3] >> 8) & 0xFF;
    8a42:	69bb      	ldr	r3, [r7, #24]
    8a44:	0a1b      	lsrs	r3, r3, #8
    8a46:	b2da      	uxtb	r2, r3
    8a48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8a4a:	731a      	strb	r2, [r3, #12]
	txbuf[13] = result[3] & 0xFF;
    8a4c:	69bb      	ldr	r3, [r7, #24]
    8a4e:	b2da      	uxtb	r2, r3
    8a50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8a52:	735a      	strb	r2, [r3, #13]
	txbuf[14] = (result[4] >> 24) & 0xFF;
    8a54:	69fb      	ldr	r3, [r7, #28]
    8a56:	0e1b      	lsrs	r3, r3, #24
    8a58:	b2da      	uxtb	r2, r3
    8a5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8a5c:	739a      	strb	r2, [r3, #14]
	txbuf[15] = (result[4] >> 16) & 0xFF;
    8a5e:	69fb      	ldr	r3, [r7, #28]
    8a60:	0c1b      	lsrs	r3, r3, #16
    8a62:	b2da      	uxtb	r2, r3
    8a64:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8a66:	73da      	strb	r2, [r3, #15]
	txbuf[16] = (result[4] >> 8) & 0xFF;
    8a68:	69fb      	ldr	r3, [r7, #28]
    8a6a:	0a1b      	lsrs	r3, r3, #8
    8a6c:	b2da      	uxtb	r2, r3
    8a6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8a70:	741a      	strb	r2, [r3, #16]
	txbuf[17] = result[4] & 0xFF;
    8a72:	69fb      	ldr	r3, [r7, #28]
    8a74:	b2da      	uxtb	r2, r3
    8a76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8a78:	745a      	strb	r2, [r3, #17]

	txbuf[18] = pa; // request pa
    8a7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8a7c:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
    8a80:	749a      	strb	r2, [r3, #18]
	txbuf[19] = 0; // request number
    8a82:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8a84:	2200      	movs	r2, #0
    8a86:	74da      	strb	r2, [r3, #19]
	txbuf[20] = 0xff; // reply pa
    8a88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8a8a:	22ff      	movs	r2, #255	; 0xff
    8a8c:	751a      	strb	r2, [r3, #20]
	txbuf[21] = 0xff; // reply number
    8a8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8a90:	22ff      	movs	r2, #255	; 0xff
    8a92:	755a      	strb	r2, [r3, #21]

	// Bluetooth-like modulation
	cc2400_set(LMTST,   0x2b22);
    8a94:	2012      	movs	r0, #18
    8a96:	f642 3122 	movw	r1, #11042	; 0x2b22
    8a9a:	f000 ff6d 	bl	9978 <cc2400_set>
	cc2400_set(MDMTST0, 0x134b);
    8a9e:	2014      	movs	r0, #20
    8aa0:	f241 314b 	movw	r1, #4939	; 0x134b
    8aa4:	f000 ff68 	bl	9978 <cc2400_set>
	cc2400_set(GRMDM,   0x0df1);  // default value
    8aa8:	2020      	movs	r0, #32
    8aaa:	f640 51f1 	movw	r1, #3569	; 0xdf1
    8aae:	f000 ff63 	bl	9978 <cc2400_set>
	cc2400_set(FSDIV,   *chan_ptr);
    8ab2:	687b      	ldr	r3, [r7, #4]
    8ab4:	881b      	ldrh	r3, [r3, #0]
    8ab6:	b29b      	uxth	r3, r3
    8ab8:	2002      	movs	r0, #2
    8aba:	4619      	mov	r1, r3
    8abc:	f000 ff5c 	bl	9978 <cc2400_set>
	cc2400_set(SYNCH,   0xf9ae);
    8ac0:	202d      	movs	r0, #45	; 0x2d
    8ac2:	f64f 11ae 	movw	r1, #63918	; 0xf9ae
    8ac6:	f000 ff57 	bl	9978 <cc2400_set>
	cc2400_set(SYNCL,   0x1584);
    8aca:	202c      	movs	r0, #44	; 0x2c
    8acc:	f241 5184 	movw	r1, #5508	; 0x1584
    8ad0:	f000 ff52 	bl	9978 <cc2400_set>
	cc2400_set(FREND,   8 | pa);
    8ad4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
    8ad8:	f043 0308 	orr.w	r3, r3, #8
    8adc:	b2db      	uxtb	r3, r3
    8ade:	b29b      	uxth	r3, r3
    8ae0:	2005      	movs	r0, #5
    8ae2:	4619      	mov	r1, r3
    8ae4:	f000 ff48 	bl	9978 <cc2400_set>
	cc2400_set(MDMCTRL, 0x0029);
    8ae8:	2003      	movs	r0, #3
    8aea:	2129      	movs	r1, #41	; 0x29
    8aec:	f000 ff44 	bl	9978 <cc2400_set>
	while (!(cc2400_status() & XOSC16M_STABLE));
    8af0:	bf00      	nop
    8af2:	f000 fff9 	bl	9ae8 <cc2400_status>
    8af6:	4603      	mov	r3, r0
    8af8:	f003 0340 	and.w	r3, r3, #64	; 0x40
    8afc:	2b00      	cmp	r3, #0
    8afe:	d0f8      	beq.n	8af2 <cc2400_rangetest+0x1d6>
	cc2400_strobe(SFSON);
    8b00:	2061      	movs	r0, #97	; 0x61
    8b02:	f000 fffb 	bl	9afc <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    8b06:	bf00      	nop
    8b08:	f000 ffee 	bl	9ae8 <cc2400_status>
    8b0c:	4603      	mov	r3, r0
    8b0e:	f003 0304 	and.w	r3, r3, #4
    8b12:	2b00      	cmp	r3, #0
    8b14:	d0f8      	beq.n	8b08 <cc2400_rangetest+0x1ec>
	TXLED_SET;
    8b16:	4b60      	ldr	r3, [pc, #384]	; (8c98 <cc2400_rangetest+0x37c>)
    8b18:	f44f 7280 	mov.w	r2, #256	; 0x100
    8b1c:	601a      	str	r2, [r3, #0]
#ifdef UBERTOOTH_ONE
	PAEN_SET;
    8b1e:	4b5f      	ldr	r3, [pc, #380]	; (8c9c <cc2400_rangetest+0x380>)
    8b20:	2280      	movs	r2, #128	; 0x80
    8b22:	601a      	str	r2, [r3, #0]
#endif
	for (pa = 0; pa < 8; pa++) {
    8b24:	2300      	movs	r3, #0
    8b26:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    8b2a:	e03e      	b.n	8baa <cc2400_rangetest+0x28e>
		cc2400_set(FREND, 8 | pa);
    8b2c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
    8b30:	f043 0308 	orr.w	r3, r3, #8
    8b34:	b2db      	uxtb	r3, r3
    8b36:	b29b      	uxth	r3, r3
    8b38:	2005      	movs	r0, #5
    8b3a:	4619      	mov	r1, r3
    8b3c:	f000 ff1c 	bl	9978 <cc2400_set>
		txbuf[18] = pa;
    8b40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8b42:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
    8b46:	749a      	strb	r2, [r3, #18]
		for (i = 0; i < 16; i++) {
    8b48:	2300      	movs	r3, #0
    8b4a:	64fb      	str	r3, [r7, #76]	; 0x4c
    8b4c:	e025      	b.n	8b9a <cc2400_rangetest+0x27e>
			txbuf[19] = i;
    8b4e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    8b50:	b2da      	uxtb	r2, r3
    8b52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8b54:	74da      	strb	r2, [r3, #19]
			while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    8b56:	bf00      	nop
    8b58:	200e      	movs	r0, #14
    8b5a:	f000 fef7 	bl	994c <cc2400_get>
    8b5e:	4603      	mov	r3, r0
    8b60:	f003 031f 	and.w	r3, r3, #31
    8b64:	2b0f      	cmp	r3, #15
    8b66:	d1f7      	bne.n	8b58 <cc2400_rangetest+0x23c>
			// transmit a packet
			for (j = 0; j < len; j++)
    8b68:	2300      	movs	r3, #0
    8b6a:	64bb      	str	r3, [r7, #72]	; 0x48
    8b6c:	e00a      	b.n	8b84 <cc2400_rangetest+0x268>
				cc2400_set8(FIFOREG, txbuf[j]);
    8b6e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    8b70:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    8b72:	4413      	add	r3, r2
    8b74:	781b      	ldrb	r3, [r3, #0]
    8b76:	2070      	movs	r0, #112	; 0x70
    8b78:	4619      	mov	r1, r3
    8b7a:	f000 ff2b 	bl	99d4 <cc2400_set8>
		txbuf[18] = pa;
		for (i = 0; i < 16; i++) {
			txbuf[19] = i;
			while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
			// transmit a packet
			for (j = 0; j < len; j++)
    8b7e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    8b80:	3301      	adds	r3, #1
    8b82:	64bb      	str	r3, [r7, #72]	; 0x48
    8b84:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
    8b88:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    8b8a:	429a      	cmp	r2, r3
    8b8c:	dcef      	bgt.n	8b6e <cc2400_rangetest+0x252>
				cc2400_set8(FIFOREG, txbuf[j]);
			cc2400_strobe(STX);
    8b8e:	2063      	movs	r0, #99	; 0x63
    8b90:	f000 ffb4 	bl	9afc <cc2400_strobe>
	PAEN_SET;
#endif
	for (pa = 0; pa < 8; pa++) {
		cc2400_set(FREND, 8 | pa);
		txbuf[18] = pa;
		for (i = 0; i < 16; i++) {
    8b94:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    8b96:	3301      	adds	r3, #1
    8b98:	64fb      	str	r3, [r7, #76]	; 0x4c
    8b9a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    8b9c:	2b0f      	cmp	r3, #15
    8b9e:	ddd6      	ble.n	8b4e <cc2400_rangetest+0x232>
	while (!(cc2400_status() & FS_LOCK));
	TXLED_SET;
#ifdef UBERTOOTH_ONE
	PAEN_SET;
#endif
	for (pa = 0; pa < 8; pa++) {
    8ba0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
    8ba4:	3301      	adds	r3, #1
    8ba6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    8baa:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
    8bae:	2b07      	cmp	r3, #7
    8bb0:	d9bc      	bls.n	8b2c <cc2400_rangetest+0x210>
				cc2400_set8(FIFOREG, txbuf[j]);
			cc2400_strobe(STX);
		}
	}
	// sent packet, now look for repeated packet
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    8bb2:	bf00      	nop
    8bb4:	200e      	movs	r0, #14
    8bb6:	f000 fec9 	bl	994c <cc2400_get>
    8bba:	4603      	mov	r3, r0
    8bbc:	f003 031f 	and.w	r3, r3, #31
    8bc0:	2b0f      	cmp	r3, #15
    8bc2:	d1f7      	bne.n	8bb4 <cc2400_rangetest+0x298>
	TXLED_CLR;
    8bc4:	4b36      	ldr	r3, [pc, #216]	; (8ca0 <cc2400_rangetest+0x384>)
    8bc6:	f44f 7280 	mov.w	r2, #256	; 0x100
    8bca:	601a      	str	r2, [r3, #0]
	cc2400_strobe(SRFOFF);
    8bcc:	2064      	movs	r0, #100	; 0x64
    8bce:	f000 ff95 	bl	9afc <cc2400_strobe>
	while ((cc2400_status() & FS_LOCK));
    8bd2:	bf00      	nop
    8bd4:	f000 ff88 	bl	9ae8 <cc2400_status>
    8bd8:	4603      	mov	r3, r0
    8bda:	f003 0304 	and.w	r3, r3, #4
    8bde:	2b00      	cmp	r3, #0
    8be0:	d1f8      	bne.n	8bd4 <cc2400_rangetest+0x2b8>
	cc2400_set(FSDIV, *chan_ptr - 1);
    8be2:	687b      	ldr	r3, [r7, #4]
    8be4:	881b      	ldrh	r3, [r3, #0]
    8be6:	b29b      	uxth	r3, r3
    8be8:	3b01      	subs	r3, #1
    8bea:	b29b      	uxth	r3, r3
    8bec:	2002      	movs	r0, #2
    8bee:	4619      	mov	r1, r3
    8bf0:	f000 fec2 	bl	9978 <cc2400_set>
	while (!(cc2400_status() & XOSC16M_STABLE));
    8bf4:	bf00      	nop
    8bf6:	f000 ff77 	bl	9ae8 <cc2400_status>
    8bfa:	4603      	mov	r3, r0
    8bfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
    8c00:	2b00      	cmp	r3, #0
    8c02:	d0f8      	beq.n	8bf6 <cc2400_rangetest+0x2da>
	cc2400_strobe(SFSON);
    8c04:	2061      	movs	r0, #97	; 0x61
    8c06:	f000 ff79 	bl	9afc <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    8c0a:	bf00      	nop
    8c0c:	f000 ff6c 	bl	9ae8 <cc2400_status>
    8c10:	4603      	mov	r3, r0
    8c12:	f003 0304 	and.w	r3, r3, #4
    8c16:	2b00      	cmp	r3, #0
    8c18:	d0f8      	beq.n	8c0c <cc2400_rangetest+0x2f0>
	RXLED_SET;
    8c1a:	4b1f      	ldr	r3, [pc, #124]	; (8c98 <cc2400_rangetest+0x37c>)
    8c1c:	2210      	movs	r2, #16
    8c1e:	601a      	str	r2, [r3, #0]
	while (1) {
		while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    8c20:	bf00      	nop
    8c22:	200e      	movs	r0, #14
    8c24:	f000 fe92 	bl	994c <cc2400_get>
    8c28:	4603      	mov	r3, r0
    8c2a:	f003 031f 	and.w	r3, r3, #31
    8c2e:	2b0f      	cmp	r3, #15
    8c30:	d1f7      	bne.n	8c22 <cc2400_rangetest+0x306>
		cc2400_strobe(SRX);
    8c32:	2062      	movs	r0, #98	; 0x62
    8c34:	f000 ff62 	bl	9afc <cc2400_strobe>
		while (!(cc2400_status() & SYNC_RECEIVED));
    8c38:	bf00      	nop
    8c3a:	f000 ff55 	bl	9ae8 <cc2400_status>
    8c3e:	4603      	mov	r3, r0
    8c40:	f003 0310 	and.w	r3, r3, #16
    8c44:	2b00      	cmp	r3, #0
    8c46:	d0f8      	beq.n	8c3a <cc2400_rangetest+0x31e>
		USRLED_SET;
    8c48:	4b13      	ldr	r3, [pc, #76]	; (8c98 <cc2400_rangetest+0x37c>)
    8c4a:	2202      	movs	r2, #2
    8c4c:	601a      	str	r2, [r3, #0]
		for (j = 0; j < len; j++)
    8c4e:	2300      	movs	r3, #0
    8c50:	64bb      	str	r3, [r7, #72]	; 0x48
    8c52:	e00c      	b.n	8c6e <cc2400_rangetest+0x352>
			rxbuf[j] = cc2400_get8(FIFOREG);
    8c54:	2070      	movs	r0, #112	; 0x70
    8c56:	f000 fea3 	bl	99a0 <cc2400_get8>
    8c5a:	4603      	mov	r3, r0
    8c5c:	4619      	mov	r1, r3
    8c5e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
    8c60:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    8c62:	4413      	add	r3, r2
    8c64:	460a      	mov	r2, r1
    8c66:	701a      	strb	r2, [r3, #0]
	while (1) {
		while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
		cc2400_strobe(SRX);
		while (!(cc2400_status() & SYNC_RECEIVED));
		USRLED_SET;
		for (j = 0; j < len; j++)
    8c68:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    8c6a:	3301      	adds	r3, #1
    8c6c:	64bb      	str	r3, [r7, #72]	; 0x48
    8c6e:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
    8c72:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    8c74:	429a      	cmp	r2, r3
    8c76:	dced      	bgt.n	8c54 <cc2400_rangetest+0x338>
			rxbuf[j] = cc2400_get8(FIFOREG);
		if (cc2400_status() & STATUS_CRC_OK)
    8c78:	f000 ff36 	bl	9ae8 <cc2400_status>
    8c7c:	4603      	mov	r3, r0
    8c7e:	f003 0308 	and.w	r3, r3, #8
    8c82:	2b00      	cmp	r3, #0
    8c84:	d001      	beq.n	8c8a <cc2400_rangetest+0x36e>
			break;
    8c86:	bf00      	nop
		USRLED_CLR;
	}

	// done
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    8c88:	e00c      	b.n	8ca4 <cc2400_rangetest+0x388>
		USRLED_SET;
		for (j = 0; j < len; j++)
			rxbuf[j] = cc2400_get8(FIFOREG);
		if (cc2400_status() & STATUS_CRC_OK)
			break;
		USRLED_CLR;
    8c8a:	4b05      	ldr	r3, [pc, #20]	; (8ca0 <cc2400_rangetest+0x384>)
    8c8c:	2202      	movs	r2, #2
    8c8e:	601a      	str	r2, [r3, #0]
	}
    8c90:	e7c6      	b.n	8c20 <cc2400_rangetest+0x304>
    8c92:	bf00      	nop
    8c94:	100008a8 	.word	0x100008a8
    8c98:	2009c038 	.word	0x2009c038
    8c9c:	2009c058 	.word	0x2009c058
    8ca0:	2009c03c 	.word	0x2009c03c

	// done
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    8ca4:	200e      	movs	r0, #14
    8ca6:	f000 fe51 	bl	994c <cc2400_get>
    8caa:	4603      	mov	r3, r0
    8cac:	f003 031f 	and.w	r3, r3, #31
    8cb0:	2b0f      	cmp	r3, #15
    8cb2:	d1f7      	bne.n	8ca4 <cc2400_rangetest+0x388>
	cc2400_strobe(SRFOFF);
    8cb4:	2064      	movs	r0, #100	; 0x64
    8cb6:	f000 ff21 	bl	9afc <cc2400_strobe>
	while ((cc2400_status() & FS_LOCK));
    8cba:	bf00      	nop
    8cbc:	f000 ff14 	bl	9ae8 <cc2400_status>
    8cc0:	4603      	mov	r3, r0
    8cc2:	f003 0304 	and.w	r3, r3, #4
    8cc6:	2b00      	cmp	r3, #0
    8cc8:	d1f8      	bne.n	8cbc <cc2400_rangetest+0x3a0>
#ifdef UBERTOOTH_ONE
	PAEN_CLR;
    8cca:	4b20      	ldr	r3, [pc, #128]	; (8d4c <cc2400_rangetest+0x430>)
    8ccc:	2280      	movs	r2, #128	; 0x80
    8cce:	601a      	str	r2, [r3, #0]
#endif
	RXLED_CLR;
    8cd0:	4b1f      	ldr	r3, [pc, #124]	; (8d50 <cc2400_rangetest+0x434>)
    8cd2:	2210      	movs	r2, #16
    8cd4:	601a      	str	r2, [r3, #0]

	// get test result
	rr.valid       = 1;
    8cd6:	4b1f      	ldr	r3, [pc, #124]	; (8d54 <cc2400_rangetest+0x438>)
    8cd8:	2201      	movs	r2, #1
    8cda:	701a      	strb	r2, [r3, #0]
	rr.request_pa  = rxbuf[18];
    8cdc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    8cde:	7c9a      	ldrb	r2, [r3, #18]
    8ce0:	4b1c      	ldr	r3, [pc, #112]	; (8d54 <cc2400_rangetest+0x438>)
    8ce2:	705a      	strb	r2, [r3, #1]
	rr.request_num = rxbuf[19];
    8ce4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    8ce6:	7cda      	ldrb	r2, [r3, #19]
    8ce8:	4b1a      	ldr	r3, [pc, #104]	; (8d54 <cc2400_rangetest+0x438>)
    8cea:	709a      	strb	r2, [r3, #2]
	rr.reply_pa    = rxbuf[20];
    8cec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    8cee:	7d1a      	ldrb	r2, [r3, #20]
    8cf0:	4b18      	ldr	r3, [pc, #96]	; (8d54 <cc2400_rangetest+0x438>)
    8cf2:	70da      	strb	r2, [r3, #3]
	rr.reply_num   = rxbuf[21];
    8cf4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    8cf6:	7d5a      	ldrb	r2, [r3, #21]
    8cf8:	4b16      	ldr	r3, [pc, #88]	; (8d54 <cc2400_rangetest+0x438>)
    8cfa:	711a      	strb	r2, [r3, #4]

	// make sure rx packet is as expected
	txbuf[1] = 1; // expected value in rxbuf
    8cfc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8cfe:	2201      	movs	r2, #1
    8d00:	705a      	strb	r2, [r3, #1]
	for (i = 0; i < 18; i++)
    8d02:	2300      	movs	r3, #0
    8d04:	64fb      	str	r3, [r7, #76]	; 0x4c
    8d06:	e012      	b.n	8d2e <cc2400_rangetest+0x412>
		if (rxbuf[i] != txbuf[i])
    8d08:	6b7a      	ldr	r2, [r7, #52]	; 0x34
    8d0a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    8d0c:	4413      	add	r3, r2
    8d0e:	781a      	ldrb	r2, [r3, #0]
    8d10:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
    8d12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    8d14:	440b      	add	r3, r1
    8d16:	781b      	ldrb	r3, [r3, #0]
    8d18:	429a      	cmp	r2, r3
    8d1a:	d005      	beq.n	8d28 <cc2400_rangetest+0x40c>
			rr.valid = 2 + i;
    8d1c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    8d1e:	b2db      	uxtb	r3, r3
    8d20:	3302      	adds	r3, #2
    8d22:	b2da      	uxtb	r2, r3
    8d24:	4b0b      	ldr	r3, [pc, #44]	; (8d54 <cc2400_rangetest+0x438>)
    8d26:	701a      	strb	r2, [r3, #0]
	rr.reply_pa    = rxbuf[20];
	rr.reply_num   = rxbuf[21];

	// make sure rx packet is as expected
	txbuf[1] = 1; // expected value in rxbuf
	for (i = 0; i < 18; i++)
    8d28:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    8d2a:	3301      	adds	r3, #1
    8d2c:	64fb      	str	r3, [r7, #76]	; 0x4c
    8d2e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    8d30:	2b11      	cmp	r3, #17
    8d32:	dde9      	ble.n	8d08 <cc2400_rangetest+0x3ec>
		if (rxbuf[i] != txbuf[i])
			rr.valid = 2 + i;

	USRLED_CLR;
    8d34:	4b06      	ldr	r3, [pc, #24]	; (8d50 <cc2400_rangetest+0x434>)
    8d36:	2202      	movs	r2, #2
    8d38:	601a      	str	r2, [r3, #0]
    8d3a:	2301      	movs	r3, #1
    8d3c:	f8d7 d000 	ldr.w	sp, [r7]
    8d40:	2b01      	cmp	r3, #1
#endif
}
    8d42:	3754      	adds	r7, #84	; 0x54
    8d44:	46bd      	mov	sp, r7
    8d46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8d4a:	bf00      	nop
    8d4c:	2009c05c 	.word	0x2009c05c
    8d50:	2009c03c 	.word	0x2009c03c
    8d54:	10001070 	.word	0x10001070

00008d58 <ssp_start>:
typedef struct _ego_packet_t {
	u8 rxbuf[EGO_PACKET_LEN];
	u32 rxtime;
} ego_packet_t;

static void ssp_start(void) {
    8d58:	b480      	push	{r7}
    8d5a:	af00      	add	r7, sp, #0
	// make sure the (active low) slave select signal is not active
	DIO_SSEL_SET;
    8d5c:	4b08      	ldr	r3, [pc, #32]	; (8d80 <ssp_start+0x28>)
    8d5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    8d62:	601a      	str	r2, [r3, #0]

	// enable SSP
	DIO_SSP_CR1 |= SSPCR1_SSE;
    8d64:	4a07      	ldr	r2, [pc, #28]	; (8d84 <ssp_start+0x2c>)
    8d66:	4b07      	ldr	r3, [pc, #28]	; (8d84 <ssp_start+0x2c>)
    8d68:	681b      	ldr	r3, [r3, #0]
    8d6a:	f043 0302 	orr.w	r3, r3, #2
    8d6e:	6013      	str	r3, [r2, #0]

	// activate slave select pin
	DIO_SSEL_CLR;
    8d70:	4b05      	ldr	r3, [pc, #20]	; (8d88 <ssp_start+0x30>)
    8d72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    8d76:	601a      	str	r2, [r3, #0]
}
    8d78:	46bd      	mov	sp, r7
    8d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
    8d7e:	4770      	bx	lr
    8d80:	2009c098 	.word	0x2009c098
    8d84:	40030004 	.word	0x40030004
    8d88:	2009c09c 	.word	0x2009c09c

00008d8c <ssp_stop>:

static void ssp_stop() {
    8d8c:	b480      	push	{r7}
    8d8e:	af00      	add	r7, sp, #0
	// disable CC2400's output (active low)
	DIO_SSEL_SET;
    8d90:	4b06      	ldr	r3, [pc, #24]	; (8dac <ssp_stop+0x20>)
    8d92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    8d96:	601a      	str	r2, [r3, #0]

	// disable SSP
	DIO_SSP_CR1 &= ~SSPCR1_SSE;
    8d98:	4a05      	ldr	r2, [pc, #20]	; (8db0 <ssp_stop+0x24>)
    8d9a:	4b05      	ldr	r3, [pc, #20]	; (8db0 <ssp_stop+0x24>)
    8d9c:	681b      	ldr	r3, [r3, #0]
    8d9e:	f023 0302 	bic.w	r3, r3, #2
    8da2:	6013      	str	r3, [r2, #0]
}
    8da4:	46bd      	mov	sp, r7
    8da6:	f85d 7b04 	ldr.w	r7, [sp], #4
    8daa:	4770      	bx	lr
    8dac:	2009c098 	.word	0x2009c098
    8db0:	40030004 	.word	0x40030004

00008db4 <ego_init>:

static void ego_init(void) {
    8db4:	b580      	push	{r7, lr}
    8db6:	af00      	add	r7, sp, #0
	// enable USB interrupts
	ISER0 = ISER0_ISE_USB;
    8db8:	4b03      	ldr	r3, [pc, #12]	; (8dc8 <ego_init+0x14>)
    8dba:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    8dbe:	601a      	str	r2, [r3, #0]

	dio_ssp_init();
    8dc0:	f000 fd08 	bl	97d4 <dio_ssp_init>
}
    8dc4:	bd80      	pop	{r7, pc}
    8dc6:	bf00      	nop
    8dc8:	e000e100 	.word	0xe000e100

00008dcc <ego_deinit>:

static void ego_deinit(void) {
    8dcc:	b580      	push	{r7, lr}
    8dce:	af00      	add	r7, sp, #0
	cc2400_strobe(SRFOFF);
    8dd0:	2064      	movs	r0, #100	; 0x64
    8dd2:	f000 fe93 	bl	9afc <cc2400_strobe>
	ssp_stop(); // TODO disable SSP
    8dd6:	f7ff ffd9 	bl	8d8c <ssp_stop>
	ICER0 = ICER0_ICE_USB;
    8dda:	4b02      	ldr	r3, [pc, #8]	; (8de4 <ego_deinit+0x18>)
    8ddc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    8de0:	601a      	str	r2, [r3, #0]
}
    8de2:	bd80      	pop	{r7, pc}
    8de4:	e000e180 	.word	0xe000e180

00008de8 <rf_on>:

static void rf_on(void) {
    8de8:	b580      	push	{r7, lr}
    8dea:	af00      	add	r7, sp, #0
	cc2400_set(MANAND,  0x7fff);
    8dec:	200d      	movs	r0, #13
    8dee:	f647 71ff 	movw	r1, #32767	; 0x7fff
    8df2:	f000 fdc1 	bl	9978 <cc2400_set>
	cc2400_set(LMTST,   0x2b22);
    8df6:	2012      	movs	r0, #18
    8df8:	f642 3122 	movw	r1, #11042	; 0x2b22
    8dfc:	f000 fdbc 	bl	9978 <cc2400_set>
	cc2400_set(MDMTST0, 0x134b); // without PRNG
    8e00:	2014      	movs	r0, #20
    8e02:	f241 314b 	movw	r1, #4939	; 0x134b
    8e06:	f000 fdb7 	bl	9978 <cc2400_set>
	cc2400_set(GRMDM,   0x04c0); // un-buffered mode, 2FSK
    8e0a:	2020      	movs	r0, #32
    8e0c:	f44f 6198 	mov.w	r1, #1216	; 0x4c0
    8e10:	f000 fdb2 	bl	9978 <cc2400_set>
	//      |  | |   |  +--------> CRC off
	//      |  | |   +-----------> sync word: 24 MSB bits of SYNC_WORD
	//      |  | +---------------> 1 byte of 01010101
	//      |  +-----------------> packet mode
	//      +--------------------> un-buffered mode
	cc2400_set(FSDIV,   channel - 1); // 1 MHz IF
    8e14:	4b1e      	ldr	r3, [pc, #120]	; (8e90 <rf_on+0xa8>)
    8e16:	881b      	ldrh	r3, [r3, #0]
    8e18:	b29b      	uxth	r3, r3
    8e1a:	3b01      	subs	r3, #1
    8e1c:	b29b      	uxth	r3, r3
    8e1e:	2002      	movs	r0, #2
    8e20:	4619      	mov	r1, r3
    8e22:	f000 fda9 	bl	9978 <cc2400_set>
	cc2400_set(MDMCTRL, 0x0026); // 150 kHz frequency deviation
    8e26:	2003      	movs	r0, #3
    8e28:	2126      	movs	r1, #38	; 0x26
    8e2a:	f000 fda5 	bl	9978 <cc2400_set>
	cc2400_set(GRDEC,  3);       // 250 kbit
    8e2e:	2021      	movs	r0, #33	; 0x21
    8e30:	2103      	movs	r1, #3
    8e32:	f000 fda1 	bl	9978 <cc2400_set>

    // 630f9ffe86
	cc2400_set(SYNCH,   0x630f);
    8e36:	202d      	movs	r0, #45	; 0x2d
    8e38:	f246 310f 	movw	r1, #25359	; 0x630f
    8e3c:	f000 fd9c 	bl	9978 <cc2400_set>
	cc2400_set(SYNCL,   0x9ffe);
    8e40:	202c      	movs	r0, #44	; 0x2c
    8e42:	f649 71fe 	movw	r1, #40958	; 0x9ffe
    8e46:	f000 fd97 	bl	9978 <cc2400_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    8e4a:	bf00      	nop
    8e4c:	f000 fe4c 	bl	9ae8 <cc2400_status>
    8e50:	4603      	mov	r3, r0
    8e52:	f003 0340 	and.w	r3, r3, #64	; 0x40
    8e56:	2b00      	cmp	r3, #0
    8e58:	d0f8      	beq.n	8e4c <rf_on+0x64>

	ssp_start();
    8e5a:	f7ff ff7d 	bl	8d58 <ssp_start>

	cc2400_strobe(SFSON);
    8e5e:	2061      	movs	r0, #97	; 0x61
    8e60:	f000 fe4c 	bl	9afc <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    8e64:	bf00      	nop
    8e66:	f000 fe3f 	bl	9ae8 <cc2400_status>
    8e6a:	4603      	mov	r3, r0
    8e6c:	f003 0304 	and.w	r3, r3, #4
    8e70:	2b00      	cmp	r3, #0
    8e72:	d0f8      	beq.n	8e66 <rf_on+0x7e>
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    8e74:	bf00      	nop
    8e76:	200e      	movs	r0, #14
    8e78:	f000 fd68 	bl	994c <cc2400_get>
    8e7c:	4603      	mov	r3, r0
    8e7e:	f003 031f 	and.w	r3, r3, #31
    8e82:	2b0f      	cmp	r3, #15
    8e84:	d1f7      	bne.n	8e76 <rf_on+0x8e>

	cc2400_strobe(SRX);
    8e86:	2062      	movs	r0, #98	; 0x62
    8e88:	f000 fe38 	bl	9afc <cc2400_strobe>
}
    8e8c:	bd80      	pop	{r7, pc}
    8e8e:	bf00      	nop
    8e90:	1000049c 	.word	0x1000049c

00008e94 <do_rx>:

void do_rx(ego_packet_t *packet) {
    8e94:	b480      	push	{r7}
    8e96:	b085      	sub	sp, #20
    8e98:	af00      	add	r7, sp, #0
    8e9a:	6078      	str	r0, [r7, #4]
	int i;
	for (i = 0; i < EGO_PACKET_LEN; i++) {
    8e9c:	2300      	movs	r3, #0
    8e9e:	60fb      	str	r3, [r7, #12]
    8ea0:	e011      	b.n	8ec6 <do_rx+0x32>
		// make sure there are bytes ready
		while (!(SSP1SR & SSPSR_RNE)) ;
    8ea2:	bf00      	nop
    8ea4:	4b0c      	ldr	r3, [pc, #48]	; (8ed8 <do_rx+0x44>)
    8ea6:	681b      	ldr	r3, [r3, #0]
    8ea8:	f003 0304 	and.w	r3, r3, #4
    8eac:	2b00      	cmp	r3, #0
    8eae:	d0f9      	beq.n	8ea4 <do_rx+0x10>
		packet->rxbuf[i] = (u8)DIO_SSP_DR;
    8eb0:	4b0a      	ldr	r3, [pc, #40]	; (8edc <do_rx+0x48>)
    8eb2:	681b      	ldr	r3, [r3, #0]
    8eb4:	b2d9      	uxtb	r1, r3
    8eb6:	687a      	ldr	r2, [r7, #4]
    8eb8:	68fb      	ldr	r3, [r7, #12]
    8eba:	4413      	add	r3, r2
    8ebc:	460a      	mov	r2, r1
    8ebe:	701a      	strb	r2, [r3, #0]
	cc2400_strobe(SRX);
}

void do_rx(ego_packet_t *packet) {
	int i;
	for (i = 0; i < EGO_PACKET_LEN; i++) {
    8ec0:	68fb      	ldr	r3, [r7, #12]
    8ec2:	3301      	adds	r3, #1
    8ec4:	60fb      	str	r3, [r7, #12]
    8ec6:	68fb      	ldr	r3, [r7, #12]
    8ec8:	2b23      	cmp	r3, #35	; 0x23
    8eca:	ddea      	ble.n	8ea2 <do_rx+0xe>
		// make sure there are bytes ready
		while (!(SSP1SR & SSPSR_RNE)) ;
		packet->rxbuf[i] = (u8)DIO_SSP_DR;
	}
}
    8ecc:	3714      	adds	r7, #20
    8ece:	46bd      	mov	sp, r7
    8ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
    8ed4:	4770      	bx	lr
    8ed6:	bf00      	nop
    8ed8:	4003000c 	.word	0x4003000c
    8edc:	40030008 	.word	0x40030008

00008ee0 <sync_received>:

static inline int sync_received(void) {
    8ee0:	b580      	push	{r7, lr}
    8ee2:	af00      	add	r7, sp, #0
	return cc2400_status() & SYNC_RECEIVED;
    8ee4:	f000 fe00 	bl	9ae8 <cc2400_status>
    8ee8:	4603      	mov	r3, r0
    8eea:	f003 0310 	and.w	r3, r3, #16
}
    8eee:	4618      	mov	r0, r3
    8ef0:	bd80      	pop	{r7, pc}
    8ef2:	bf00      	nop

00008ef4 <sleep_ms>:

// sleep for some milliseconds
static void sleep_ms(ego_fsm_state_t *state, u32 duration) {
    8ef4:	b480      	push	{r7}
    8ef6:	b083      	sub	sp, #12
    8ef8:	af00      	add	r7, sp, #0
    8efa:	6078      	str	r0, [r7, #4]
    8efc:	6039      	str	r1, [r7, #0]
	state->sleep_start = CLK100NS;
    8efe:	4b0c      	ldr	r3, [pc, #48]	; (8f30 <sleep_ms+0x3c>)
    8f00:	681b      	ldr	r3, [r3, #0]
    8f02:	f3c3 0313 	ubfx	r3, r3, #0, #20
    8f06:	f640 4235 	movw	r2, #3125	; 0xc35
    8f0a:	fb02 f203 	mul.w	r2, r2, r3
    8f0e:	4b09      	ldr	r3, [pc, #36]	; (8f34 <sleep_ms+0x40>)
    8f10:	681b      	ldr	r3, [r3, #0]
    8f12:	441a      	add	r2, r3
    8f14:	687b      	ldr	r3, [r7, #4]
    8f16:	609a      	str	r2, [r3, #8]
	state->sleep_duration = duration * 1000*10;
    8f18:	683b      	ldr	r3, [r7, #0]
    8f1a:	f242 7210 	movw	r2, #10000	; 0x2710
    8f1e:	fb02 f203 	mul.w	r2, r2, r3
    8f22:	687b      	ldr	r3, [r7, #4]
    8f24:	60da      	str	r2, [r3, #12]
}
    8f26:	370c      	adds	r7, #12
    8f28:	46bd      	mov	sp, r7
    8f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
    8f2e:	4770      	bx	lr
    8f30:	10000be4 	.word	0x10000be4
    8f34:	40004008 	.word	0x40004008

00008f38 <sleep_ms_anchor>:

// sleep for some milliseconds relative to the current anchor point
static void sleep_ms_anchor(ego_fsm_state_t *state, u32 duration) {
    8f38:	b480      	push	{r7}
    8f3a:	b083      	sub	sp, #12
    8f3c:	af00      	add	r7, sp, #0
    8f3e:	6078      	str	r0, [r7, #4]
    8f40:	6039      	str	r1, [r7, #0]
	state->sleep_start = state->anchor;
    8f42:	687b      	ldr	r3, [r7, #4]
    8f44:	699a      	ldr	r2, [r3, #24]
    8f46:	687b      	ldr	r3, [r7, #4]
    8f48:	609a      	str	r2, [r3, #8]
	state->sleep_duration = duration * 1000*10;
    8f4a:	683b      	ldr	r3, [r7, #0]
    8f4c:	f242 7210 	movw	r2, #10000	; 0x2710
    8f50:	fb02 f203 	mul.w	r2, r2, r3
    8f54:	687b      	ldr	r3, [r7, #4]
    8f56:	60da      	str	r2, [r3, #12]
}
    8f58:	370c      	adds	r7, #12
    8f5a:	46bd      	mov	sp, r7
    8f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
    8f60:	4770      	bx	lr
    8f62:	bf00      	nop

00008f64 <sleep_elapsed>:

static inline int sleep_elapsed(ego_fsm_state_t *state) {
    8f64:	b480      	push	{r7}
    8f66:	b085      	sub	sp, #20
    8f68:	af00      	add	r7, sp, #0
    8f6a:	6078      	str	r0, [r7, #4]
	u32 now = CLK100NS;
    8f6c:	4b13      	ldr	r3, [pc, #76]	; (8fbc <sleep_elapsed+0x58>)
    8f6e:	681b      	ldr	r3, [r3, #0]
    8f70:	f3c3 0313 	ubfx	r3, r3, #0, #20
    8f74:	f640 4235 	movw	r2, #3125	; 0xc35
    8f78:	fb02 f203 	mul.w	r2, r2, r3
    8f7c:	4b10      	ldr	r3, [pc, #64]	; (8fc0 <sleep_elapsed+0x5c>)
    8f7e:	681b      	ldr	r3, [r3, #0]
    8f80:	4413      	add	r3, r2
    8f82:	60fb      	str	r3, [r7, #12]
	if (now < state->sleep_start)
    8f84:	687b      	ldr	r3, [r7, #4]
    8f86:	689a      	ldr	r2, [r3, #8]
    8f88:	68fb      	ldr	r3, [r7, #12]
    8f8a:	429a      	cmp	r2, r3
    8f8c:	d905      	bls.n	8f9a <sleep_elapsed+0x36>
		now += 3276800000;
    8f8e:	68fb      	ldr	r3, [r7, #12]
    8f90:	f103 4343 	add.w	r3, r3, #3271557120	; 0xc3000000
    8f94:	f503 03a0 	add.w	r3, r3, #5242880	; 0x500000
    8f98:	60fb      	str	r3, [r7, #12]
	return (now - state->sleep_start) >= state->sleep_duration;
    8f9a:	687b      	ldr	r3, [r7, #4]
    8f9c:	689b      	ldr	r3, [r3, #8]
    8f9e:	68fa      	ldr	r2, [r7, #12]
    8fa0:	1ad2      	subs	r2, r2, r3
    8fa2:	687b      	ldr	r3, [r7, #4]
    8fa4:	68db      	ldr	r3, [r3, #12]
    8fa6:	429a      	cmp	r2, r3
    8fa8:	bf2c      	ite	cs
    8faa:	2301      	movcs	r3, #1
    8fac:	2300      	movcc	r3, #0
    8fae:	b2db      	uxtb	r3, r3
}
    8fb0:	4618      	mov	r0, r3
    8fb2:	3714      	adds	r7, #20
    8fb4:	46bd      	mov	sp, r7
    8fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
    8fba:	4770      	bx	lr
    8fbc:	10000be4 	.word	0x10000be4
    8fc0:	40004008 	.word	0x40004008

00008fc4 <nop_state>:

/////////////
// states

// do nothing
void nop_state(ego_fsm_state_t *state) {
    8fc4:	b480      	push	{r7}
    8fc6:	b083      	sub	sp, #12
    8fc8:	af00      	add	r7, sp, #0
    8fca:	6078      	str	r0, [r7, #4]
}
    8fcc:	370c      	adds	r7, #12
    8fce:	46bd      	mov	sp, r7
    8fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
    8fd4:	4770      	bx	lr
    8fd6:	bf00      	nop

00008fd8 <init_state>:

// used in follow and jam mode, override the channel supplied by user
void init_state(ego_fsm_state_t *state) {
    8fd8:	b480      	push	{r7}
    8fda:	b083      	sub	sp, #12
    8fdc:	af00      	add	r7, sp, #0
    8fde:	6078      	str	r0, [r7, #4]
	state->channel_index = 0;
    8fe0:	687b      	ldr	r3, [r7, #4]
    8fe2:	2200      	movs	r2, #0
    8fe4:	605a      	str	r2, [r3, #4]
	channel = channels[state->channel_index];
    8fe6:	687b      	ldr	r3, [r7, #4]
    8fe8:	685b      	ldr	r3, [r3, #4]
    8fea:	4a06      	ldr	r2, [pc, #24]	; (9004 <init_state+0x2c>)
    8fec:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
    8ff0:	4b05      	ldr	r3, [pc, #20]	; (9008 <init_state+0x30>)
    8ff2:	801a      	strh	r2, [r3, #0]
	state->state = EGO_ST_START_RX;
    8ff4:	687b      	ldr	r3, [r7, #4]
    8ff6:	2201      	movs	r2, #1
    8ff8:	701a      	strb	r2, [r3, #0]
}
    8ffa:	370c      	adds	r7, #12
    8ffc:	46bd      	mov	sp, r7
    8ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
    9002:	4770      	bx	lr
    9004:	100008b0 	.word	0x100008b0
    9008:	1000049c 	.word	0x1000049c

0000900c <start_rf_state>:

void start_rf_state(ego_fsm_state_t *state) {
    900c:	b580      	push	{r7, lr}
    900e:	b082      	sub	sp, #8
    9010:	af00      	add	r7, sp, #0
    9012:	6078      	str	r0, [r7, #4]
	rf_on();
    9014:	f7ff fee8 	bl	8de8 <rf_on>
	state->state = EGO_ST_CAP;
    9018:	687b      	ldr	r3, [r7, #4]
    901a:	2202      	movs	r2, #2
    901c:	701a      	strb	r2, [r3, #0]
}
    901e:	3708      	adds	r7, #8
    9020:	46bd      	mov	sp, r7
    9022:	bd80      	pop	{r7, pc}

00009024 <cap_state>:

void cap_state(ego_fsm_state_t *state) {
    9024:	b580      	push	{r7, lr}
    9026:	b08c      	sub	sp, #48	; 0x30
    9028:	af00      	add	r7, sp, #0
    902a:	6078      	str	r0, [r7, #4]
	ego_packet_t packet = {
    902c:	f107 0308 	add.w	r3, r7, #8
    9030:	2200      	movs	r2, #0
    9032:	601a      	str	r2, [r3, #0]
    9034:	3304      	adds	r3, #4
    9036:	2200      	movs	r2, #0
    9038:	601a      	str	r2, [r3, #0]
    903a:	3304      	adds	r3, #4
    903c:	2200      	movs	r2, #0
    903e:	601a      	str	r2, [r3, #0]
    9040:	3304      	adds	r3, #4
    9042:	2200      	movs	r2, #0
    9044:	601a      	str	r2, [r3, #0]
    9046:	3304      	adds	r3, #4
    9048:	2200      	movs	r2, #0
    904a:	601a      	str	r2, [r3, #0]
    904c:	3304      	adds	r3, #4
    904e:	2200      	movs	r2, #0
    9050:	601a      	str	r2, [r3, #0]
    9052:	3304      	adds	r3, #4
    9054:	2200      	movs	r2, #0
    9056:	601a      	str	r2, [r3, #0]
    9058:	3304      	adds	r3, #4
    905a:	2200      	movs	r2, #0
    905c:	601a      	str	r2, [r3, #0]
    905e:	3304      	adds	r3, #4
    9060:	2200      	movs	r2, #0
    9062:	601a      	str	r2, [r3, #0]
    9064:	3304      	adds	r3, #4
    9066:	2200      	movs	r2, #0
    9068:	601a      	str	r2, [r3, #0]
    906a:	3304      	adds	r3, #4
		.rxtime = CLK100NS,
    906c:	4b23      	ldr	r3, [pc, #140]	; (90fc <cap_state+0xd8>)
    906e:	681b      	ldr	r3, [r3, #0]
    9070:	f3c3 0313 	ubfx	r3, r3, #0, #20
    9074:	f640 4235 	movw	r2, #3125	; 0xc35
    9078:	fb02 f203 	mul.w	r2, r2, r3
    907c:	4b20      	ldr	r3, [pc, #128]	; (9100 <cap_state+0xdc>)
    907e:	681b      	ldr	r3, [r3, #0]
    9080:	4413      	add	r3, r2
	rf_on();
	state->state = EGO_ST_CAP;
}

void cap_state(ego_fsm_state_t *state) {
	ego_packet_t packet = {
    9082:	62fb      	str	r3, [r7, #44]	; 0x2c
		.rxtime = CLK100NS,
	};

	if (sleep_elapsed(state)) {
    9084:	6878      	ldr	r0, [r7, #4]
    9086:	f7ff ff6d 	bl	8f64 <sleep_elapsed>
    908a:	4603      	mov	r3, r0
    908c:	2b00      	cmp	r3, #0
    908e:	d006      	beq.n	909e <cap_state+0x7a>
		sleep_ms(state, 4);
    9090:	6878      	ldr	r0, [r7, #4]
    9092:	2104      	movs	r1, #4
    9094:	f7ff ff2e 	bl	8ef4 <sleep_ms>
		state->state = EGO_ST_SLEEP;
    9098:	687b      	ldr	r3, [r7, #4]
    909a:	2203      	movs	r2, #3
    909c:	701a      	strb	r2, [r3, #0]
	}

	if (sync_received()) {
    909e:	f7ff ff1f 	bl	8ee0 <sync_received>
    90a2:	4603      	mov	r3, r0
    90a4:	2b00      	cmp	r3, #0
    90a6:	d019      	beq.n	90dc <cap_state+0xb8>
		RXLED_SET;
    90a8:	4b16      	ldr	r3, [pc, #88]	; (9104 <cap_state+0xe0>)
    90aa:	2210      	movs	r2, #16
    90ac:	601a      	str	r2, [r3, #0]
		do_rx(&packet);
    90ae:	f107 0308 	add.w	r3, r7, #8
    90b2:	4618      	mov	r0, r3
    90b4:	f7ff feee 	bl	8e94 <do_rx>
		enqueue_with_ts(EGO_PACKET, packet.rxbuf, packet.rxtime);
    90b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    90ba:	f107 0208 	add.w	r2, r7, #8
    90be:	2006      	movs	r0, #6
    90c0:	4611      	mov	r1, r2
    90c2:	461a      	mov	r2, r3
    90c4:	f7fb fae2 	bl	468c <enqueue_with_ts>
		RXLED_CLR;
    90c8:	4b0f      	ldr	r3, [pc, #60]	; (9108 <cap_state+0xe4>)
    90ca:	2210      	movs	r2, #16
    90cc:	601a      	str	r2, [r3, #0]

		sleep_ms(state, 6);
    90ce:	6878      	ldr	r0, [r7, #4]
    90d0:	2106      	movs	r1, #6
    90d2:	f7ff ff0f 	bl	8ef4 <sleep_ms>
		state->state = EGO_ST_SLEEP;
    90d6:	687b      	ldr	r3, [r7, #4]
    90d8:	2203      	movs	r2, #3
    90da:	701a      	strb	r2, [r3, #0]
	}

	// kill RF on state change
	if (state->state != EGO_ST_CAP) {
    90dc:	687b      	ldr	r3, [r7, #4]
    90de:	781b      	ldrb	r3, [r3, #0]
    90e0:	2b02      	cmp	r3, #2
    90e2:	d007      	beq.n	90f4 <cap_state+0xd0>
		cc2400_strobe(SRFOFF);
    90e4:	2064      	movs	r0, #100	; 0x64
    90e6:	f000 fd09 	bl	9afc <cc2400_strobe>
		ssp_stop();
    90ea:	f7ff fe4f 	bl	8d8c <ssp_stop>
		state->timer_active = 1;
    90ee:	687b      	ldr	r3, [r7, #4]
    90f0:	2201      	movs	r2, #1
    90f2:	611a      	str	r2, [r3, #16]
	}
}
    90f4:	3730      	adds	r7, #48	; 0x30
    90f6:	46bd      	mov	sp, r7
    90f8:	bd80      	pop	{r7, pc}
    90fa:	bf00      	nop
    90fc:	10000be4 	.word	0x10000be4
    9100:	40004008 	.word	0x40004008
    9104:	2009c038 	.word	0x2009c038
    9108:	2009c03c 	.word	0x2009c03c

0000910c <sleep_state>:

void sleep_state(ego_fsm_state_t *state) {
    910c:	b580      	push	{r7, lr}
    910e:	b082      	sub	sp, #8
    9110:	af00      	add	r7, sp, #0
    9112:	6078      	str	r0, [r7, #4]
	if (sleep_elapsed(state)) {
    9114:	6878      	ldr	r0, [r7, #4]
    9116:	f7ff ff25 	bl	8f64 <sleep_elapsed>
    911a:	4603      	mov	r3, r0
    911c:	2b00      	cmp	r3, #0
    911e:	d01e      	beq.n	915e <sleep_state+0x52>
		// change channel
		state->channel_index = (state->channel_index + 1) % 4;
    9120:	687b      	ldr	r3, [r7, #4]
    9122:	685b      	ldr	r3, [r3, #4]
    9124:	1c5a      	adds	r2, r3, #1
    9126:	4b0f      	ldr	r3, [pc, #60]	; (9164 <sleep_state+0x58>)
    9128:	4013      	ands	r3, r2
    912a:	2b00      	cmp	r3, #0
    912c:	da03      	bge.n	9136 <sleep_state+0x2a>
    912e:	3b01      	subs	r3, #1
    9130:	f063 0303 	orn	r3, r3, #3
    9134:	3301      	adds	r3, #1
    9136:	461a      	mov	r2, r3
    9138:	687b      	ldr	r3, [r7, #4]
    913a:	605a      	str	r2, [r3, #4]
		channel = channels[state->channel_index];
    913c:	687b      	ldr	r3, [r7, #4]
    913e:	685b      	ldr	r3, [r3, #4]
    9140:	4a09      	ldr	r2, [pc, #36]	; (9168 <sleep_state+0x5c>)
    9142:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
    9146:	4b09      	ldr	r3, [pc, #36]	; (916c <sleep_state+0x60>)
    9148:	801a      	strh	r2, [r3, #0]

		// set 7 ms timeout for RX
		sleep_ms(state, 7);
    914a:	6878      	ldr	r0, [r7, #4]
    914c:	2107      	movs	r1, #7
    914e:	f7ff fed1 	bl	8ef4 <sleep_ms>
		state->timer_active = 1;
    9152:	687b      	ldr	r3, [r7, #4]
    9154:	2201      	movs	r2, #1
    9156:	611a      	str	r2, [r3, #16]

		state->state = EGO_ST_START_RX;
    9158:	687b      	ldr	r3, [r7, #4]
    915a:	2201      	movs	r2, #1
    915c:	701a      	strb	r2, [r3, #0]
	}
}
    915e:	3708      	adds	r7, #8
    9160:	46bd      	mov	sp, r7
    9162:	bd80      	pop	{r7, pc}
    9164:	80000003 	.word	0x80000003
    9168:	100008b0 	.word	0x100008b0
    916c:	1000049c 	.word	0x1000049c

00009170 <continuous_init_state>:

// continuous cap states (reuses START_RX state)
void continuous_init_state(ego_fsm_state_t *state) {
    9170:	b480      	push	{r7}
    9172:	b083      	sub	sp, #12
    9174:	af00      	add	r7, sp, #0
    9176:	6078      	str	r0, [r7, #4]
	state->state = EGO_ST_START_RX;
    9178:	687b      	ldr	r3, [r7, #4]
    917a:	2201      	movs	r2, #1
    917c:	701a      	strb	r2, [r3, #0]
}
    917e:	370c      	adds	r7, #12
    9180:	46bd      	mov	sp, r7
    9182:	f85d 7b04 	ldr.w	r7, [sp], #4
    9186:	4770      	bx	lr

00009188 <continuous_cap_state>:

void continuous_cap_state(ego_fsm_state_t *state) {
    9188:	b580      	push	{r7, lr}
    918a:	b08c      	sub	sp, #48	; 0x30
    918c:	af00      	add	r7, sp, #0
    918e:	6078      	str	r0, [r7, #4]
	ego_packet_t packet = {
    9190:	f107 0308 	add.w	r3, r7, #8
    9194:	2200      	movs	r2, #0
    9196:	601a      	str	r2, [r3, #0]
    9198:	3304      	adds	r3, #4
    919a:	2200      	movs	r2, #0
    919c:	601a      	str	r2, [r3, #0]
    919e:	3304      	adds	r3, #4
    91a0:	2200      	movs	r2, #0
    91a2:	601a      	str	r2, [r3, #0]
    91a4:	3304      	adds	r3, #4
    91a6:	2200      	movs	r2, #0
    91a8:	601a      	str	r2, [r3, #0]
    91aa:	3304      	adds	r3, #4
    91ac:	2200      	movs	r2, #0
    91ae:	601a      	str	r2, [r3, #0]
    91b0:	3304      	adds	r3, #4
    91b2:	2200      	movs	r2, #0
    91b4:	601a      	str	r2, [r3, #0]
    91b6:	3304      	adds	r3, #4
    91b8:	2200      	movs	r2, #0
    91ba:	601a      	str	r2, [r3, #0]
    91bc:	3304      	adds	r3, #4
    91be:	2200      	movs	r2, #0
    91c0:	601a      	str	r2, [r3, #0]
    91c2:	3304      	adds	r3, #4
    91c4:	2200      	movs	r2, #0
    91c6:	601a      	str	r2, [r3, #0]
    91c8:	3304      	adds	r3, #4
    91ca:	2200      	movs	r2, #0
    91cc:	601a      	str	r2, [r3, #0]
    91ce:	3304      	adds	r3, #4
		.rxtime = CLK100NS,
    91d0:	4b1e      	ldr	r3, [pc, #120]	; (924c <continuous_cap_state+0xc4>)
    91d2:	681b      	ldr	r3, [r3, #0]
    91d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
    91d8:	f640 4235 	movw	r2, #3125	; 0xc35
    91dc:	fb02 f203 	mul.w	r2, r2, r3
    91e0:	4b1b      	ldr	r3, [pc, #108]	; (9250 <continuous_cap_state+0xc8>)
    91e2:	681b      	ldr	r3, [r3, #0]
    91e4:	4413      	add	r3, r2
void continuous_init_state(ego_fsm_state_t *state) {
	state->state = EGO_ST_START_RX;
}

void continuous_cap_state(ego_fsm_state_t *state) {
	ego_packet_t packet = {
    91e6:	62fb      	str	r3, [r7, #44]	; 0x2c
		.rxtime = CLK100NS,
	};

	if (sync_received()) {
    91e8:	f7ff fe7a 	bl	8ee0 <sync_received>
    91ec:	4603      	mov	r3, r0
    91ee:	2b00      	cmp	r3, #0
    91f0:	d029      	beq.n	9246 <continuous_cap_state+0xbe>
		RXLED_SET;
    91f2:	4b18      	ldr	r3, [pc, #96]	; (9254 <continuous_cap_state+0xcc>)
    91f4:	2210      	movs	r2, #16
    91f6:	601a      	str	r2, [r3, #0]
		do_rx(&packet);
    91f8:	f107 0308 	add.w	r3, r7, #8
    91fc:	4618      	mov	r0, r3
    91fe:	f7ff fe49 	bl	8e94 <do_rx>
		enqueue_with_ts(EGO_PACKET, packet.rxbuf, packet.rxtime);
    9202:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    9204:	f107 0208 	add.w	r2, r7, #8
    9208:	2006      	movs	r0, #6
    920a:	4611      	mov	r1, r2
    920c:	461a      	mov	r2, r3
    920e:	f7fb fa3d 	bl	468c <enqueue_with_ts>
		RXLED_CLR;
    9212:	4b11      	ldr	r3, [pc, #68]	; (9258 <continuous_cap_state+0xd0>)
    9214:	2210      	movs	r2, #16
    9216:	601a      	str	r2, [r3, #0]

		// restart cap with radio warm
		cc2400_strobe(SFSON);
    9218:	2061      	movs	r0, #97	; 0x61
    921a:	f000 fc6f 	bl	9afc <cc2400_strobe>
		while (!(cc2400_status() & FS_LOCK));
    921e:	bf00      	nop
    9220:	f000 fc62 	bl	9ae8 <cc2400_status>
    9224:	4603      	mov	r3, r0
    9226:	f003 0304 	and.w	r3, r3, #4
    922a:	2b00      	cmp	r3, #0
    922c:	d0f8      	beq.n	9220 <continuous_cap_state+0x98>
		while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    922e:	bf00      	nop
    9230:	200e      	movs	r0, #14
    9232:	f000 fb8b 	bl	994c <cc2400_get>
    9236:	4603      	mov	r3, r0
    9238:	f003 031f 	and.w	r3, r3, #31
    923c:	2b0f      	cmp	r3, #15
    923e:	d1f7      	bne.n	9230 <continuous_cap_state+0xa8>
		cc2400_strobe(SRX);
    9240:	2062      	movs	r0, #98	; 0x62
    9242:	f000 fc5b 	bl	9afc <cc2400_strobe>
	}
}
    9246:	3730      	adds	r7, #48	; 0x30
    9248:	46bd      	mov	sp, r7
    924a:	bd80      	pop	{r7, pc}
    924c:	10000be4 	.word	0x10000be4
    9250:	40004008 	.word	0x40004008
    9254:	2009c038 	.word	0x2009c038
    9258:	2009c03c 	.word	0x2009c03c

0000925c <jam_cap_state>:

// jammer states
void jam_cap_state(ego_fsm_state_t *state) {
    925c:	b580      	push	{r7, lr}
    925e:	b082      	sub	sp, #8
    9260:	af00      	add	r7, sp, #0
    9262:	6078      	str	r0, [r7, #4]
	if (sync_received()) {
    9264:	f7ff fe3c 	bl	8ee0 <sync_received>
    9268:	4603      	mov	r3, r0
    926a:	2b00      	cmp	r3, #0
    926c:	d012      	beq.n	9294 <jam_cap_state+0x38>
		state->state = EGO_ST_START_JAMMING;
    926e:	687b      	ldr	r3, [r7, #4]
    9270:	2204      	movs	r2, #4
    9272:	701a      	strb	r2, [r3, #0]
		state->packet_observed = 1;
    9274:	687b      	ldr	r3, [r7, #4]
    9276:	2201      	movs	r2, #1
    9278:	615a      	str	r2, [r3, #20]
		state->anchor = CLK100NS;
    927a:	4b16      	ldr	r3, [pc, #88]	; (92d4 <jam_cap_state+0x78>)
    927c:	681b      	ldr	r3, [r3, #0]
    927e:	f3c3 0313 	ubfx	r3, r3, #0, #20
    9282:	f640 4235 	movw	r2, #3125	; 0xc35
    9286:	fb02 f203 	mul.w	r2, r2, r3
    928a:	4b13      	ldr	r3, [pc, #76]	; (92d8 <jam_cap_state+0x7c>)
    928c:	681b      	ldr	r3, [r3, #0]
    928e:	441a      	add	r2, r3
    9290:	687b      	ldr	r3, [r7, #4]
    9292:	619a      	str	r2, [r3, #24]
	}
	if (state->timer_active && sleep_elapsed(state)) {
    9294:	687b      	ldr	r3, [r7, #4]
    9296:	691b      	ldr	r3, [r3, #16]
    9298:	2b00      	cmp	r3, #0
    929a:	d00f      	beq.n	92bc <jam_cap_state+0x60>
    929c:	6878      	ldr	r0, [r7, #4]
    929e:	f7ff fe61 	bl	8f64 <sleep_elapsed>
    92a2:	4603      	mov	r3, r0
    92a4:	2b00      	cmp	r3, #0
    92a6:	d009      	beq.n	92bc <jam_cap_state+0x60>
		state->state = EGO_ST_START_JAMMING;
    92a8:	687b      	ldr	r3, [r7, #4]
    92aa:	2204      	movs	r2, #4
    92ac:	701a      	strb	r2, [r3, #0]
		state->packet_observed = 0;
    92ae:	687b      	ldr	r3, [r7, #4]
    92b0:	2200      	movs	r2, #0
    92b2:	615a      	str	r2, [r3, #20]
		sleep_ms(state, 11); // 11 ms hop interval
    92b4:	6878      	ldr	r0, [r7, #4]
    92b6:	210b      	movs	r1, #11
    92b8:	f7ff fe1c 	bl	8ef4 <sleep_ms>
	}

	// state changed, kill radio
	if (state->state != EGO_ST_CAP) {
    92bc:	687b      	ldr	r3, [r7, #4]
    92be:	781b      	ldrb	r3, [r3, #0]
    92c0:	2b02      	cmp	r3, #2
    92c2:	d004      	beq.n	92ce <jam_cap_state+0x72>
		cc2400_strobe(SRFOFF);
    92c4:	2064      	movs	r0, #100	; 0x64
    92c6:	f000 fc19 	bl	9afc <cc2400_strobe>
		ssp_stop();
    92ca:	f7ff fd5f 	bl	8d8c <ssp_stop>
	}
}
    92ce:	3708      	adds	r7, #8
    92d0:	46bd      	mov	sp, r7
    92d2:	bd80      	pop	{r7, pc}
    92d4:	10000be4 	.word	0x10000be4
    92d8:	40004008 	.word	0x40004008

000092dc <start_jamming_state>:

void start_jamming_state(ego_fsm_state_t *state) {
    92dc:	b580      	push	{r7, lr}
    92de:	b082      	sub	sp, #8
    92e0:	af00      	add	r7, sp, #0
    92e2:	6078      	str	r0, [r7, #4]
#ifdef TX_ENABLE
	cc2400_set(MANAND,  0x7fff);
    92e4:	200d      	movs	r0, #13
    92e6:	f647 71ff 	movw	r1, #32767	; 0x7fff
    92ea:	f000 fb45 	bl	9978 <cc2400_set>
	cc2400_set(LMTST,   0x2b22);
    92ee:	2012      	movs	r0, #18
    92f0:	f642 3122 	movw	r1, #11042	; 0x2b22
    92f4:	f000 fb40 	bl	9978 <cc2400_set>
	cc2400_set(MDMTST0, 0x334b); // with PRNG
    92f8:	2014      	movs	r0, #20
    92fa:	f243 314b 	movw	r1, #13131	; 0x334b
    92fe:	f000 fb3b 	bl	9978 <cc2400_set>
	// cc2400_set(GRMDM,   0x04e0); // un-buffered mode, 2FSK
	cc2400_set(GRMDM,   0x04c0); // un-buffered mode, 2FSK
    9302:	2020      	movs	r0, #32
    9304:	f44f 6198 	mov.w	r1, #1216	; 0x4c0
    9308:	f000 fb36 	bl	9978 <cc2400_set>
	//      |  | |   |  +--------> CRC off
	//      |  | |   +-----------> sync word: 24 MSB bits of SYNC_WORD
	//      |  | +---------------> 1 byte of 01010101
	//      |  +-----------------> packet mode
	//      +--------------------> un-buffered mode
	cc2400_set(FSDIV,   channel); // no IF for TX
    930c:	4b21      	ldr	r3, [pc, #132]	; (9394 <start_jamming_state+0xb8>)
    930e:	881b      	ldrh	r3, [r3, #0]
    9310:	b29b      	uxth	r3, r3
    9312:	2002      	movs	r0, #2
    9314:	4619      	mov	r1, r3
    9316:	f000 fb2f 	bl	9978 <cc2400_set>
	cc2400_set(MDMCTRL, 0x0026); // 150 kHz frequency deviation
    931a:	2003      	movs	r0, #3
    931c:	2126      	movs	r1, #38	; 0x26
    931e:	f000 fb2b 	bl	9978 <cc2400_set>
	cc2400_set(GRDEC,  3);       // 250 kbit
    9322:	2021      	movs	r0, #33	; 0x21
    9324:	2103      	movs	r1, #3
    9326:	f000 fb27 	bl	9978 <cc2400_set>
	cc2400_set(FREND, 0xf);
    932a:	2005      	movs	r0, #5
    932c:	210f      	movs	r1, #15
    932e:	f000 fb23 	bl	9978 <cc2400_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    9332:	bf00      	nop
    9334:	f000 fbd8 	bl	9ae8 <cc2400_status>
    9338:	4603      	mov	r3, r0
    933a:	f003 0340 	and.w	r3, r3, #64	; 0x40
    933e:	2b00      	cmp	r3, #0
    9340:	d0f8      	beq.n	9334 <start_jamming_state+0x58>

	cc2400_strobe(SFSON);
    9342:	2061      	movs	r0, #97	; 0x61
    9344:	f000 fbda 	bl	9afc <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    9348:	bf00      	nop
    934a:	f000 fbcd 	bl	9ae8 <cc2400_status>
    934e:	4603      	mov	r3, r0
    9350:	f003 0304 	and.w	r3, r3, #4
    9354:	2b00      	cmp	r3, #0
    9356:	d0f8      	beq.n	934a <start_jamming_state+0x6e>
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    9358:	bf00      	nop
    935a:	200e      	movs	r0, #14
    935c:	f000 faf6 	bl	994c <cc2400_get>
    9360:	4603      	mov	r3, r0
    9362:	f003 031f 	and.w	r3, r3, #31
    9366:	2b0f      	cmp	r3, #15
    9368:	d1f7      	bne.n	935a <start_jamming_state+0x7e>

#ifdef UBERTOOTH_ONE
	PAEN_SET;
    936a:	4b0b      	ldr	r3, [pc, #44]	; (9398 <start_jamming_state+0xbc>)
    936c:	2280      	movs	r2, #128	; 0x80
    936e:	601a      	str	r2, [r3, #0]
#endif

	cc2400_strobe(STX);
    9370:	2063      	movs	r0, #99	; 0x63
    9372:	f000 fbc3 	bl	9afc <cc2400_strobe>
	TXLED_SET;
    9376:	4b09      	ldr	r3, [pc, #36]	; (939c <start_jamming_state+0xc0>)
    9378:	f44f 7280 	mov.w	r2, #256	; 0x100
    937c:	601a      	str	r2, [r3, #0]
#endif

	state->state = EGO_ST_JAMMING;
    937e:	687b      	ldr	r3, [r7, #4]
    9380:	2205      	movs	r2, #5
    9382:	701a      	strb	r2, [r3, #0]
	sleep_ms_anchor(state, 2);
    9384:	6878      	ldr	r0, [r7, #4]
    9386:	2102      	movs	r1, #2
    9388:	f7ff fdd6 	bl	8f38 <sleep_ms_anchor>
}
    938c:	3708      	adds	r7, #8
    938e:	46bd      	mov	sp, r7
    9390:	bd80      	pop	{r7, pc}
    9392:	bf00      	nop
    9394:	1000049c 	.word	0x1000049c
    9398:	2009c058 	.word	0x2009c058
    939c:	2009c038 	.word	0x2009c038

000093a0 <jamming_state>:

void jamming_state(ego_fsm_state_t *state) {
    93a0:	b580      	push	{r7, lr}
    93a2:	b082      	sub	sp, #8
    93a4:	af00      	add	r7, sp, #0
    93a6:	6078      	str	r0, [r7, #4]
	if (sleep_elapsed(state)) {
    93a8:	6878      	ldr	r0, [r7, #4]
    93aa:	f7ff fddb 	bl	8f64 <sleep_elapsed>
    93ae:	4603      	mov	r3, r0
    93b0:	2b00      	cmp	r3, #0
    93b2:	d025      	beq.n	9400 <jamming_state+0x60>
		cc2400_strobe(SRFOFF);
    93b4:	2064      	movs	r0, #100	; 0x64
    93b6:	f000 fba1 	bl	9afc <cc2400_strobe>
#ifdef UBERTOOTH_ONE
		PAEN_CLR;
    93ba:	4b13      	ldr	r3, [pc, #76]	; (9408 <jamming_state+0x68>)
    93bc:	2280      	movs	r2, #128	; 0x80
    93be:	601a      	str	r2, [r3, #0]
#endif
		TXLED_CLR;
    93c0:	4b12      	ldr	r3, [pc, #72]	; (940c <jamming_state+0x6c>)
    93c2:	f44f 7280 	mov.w	r2, #256	; 0x100
    93c6:	601a      	str	r2, [r3, #0]

		// change channel
		state->channel_index = (state->channel_index + 1) % 4;
    93c8:	687b      	ldr	r3, [r7, #4]
    93ca:	685b      	ldr	r3, [r3, #4]
    93cc:	1c5a      	adds	r2, r3, #1
    93ce:	4b10      	ldr	r3, [pc, #64]	; (9410 <jamming_state+0x70>)
    93d0:	4013      	ands	r3, r2
    93d2:	2b00      	cmp	r3, #0
    93d4:	da03      	bge.n	93de <jamming_state+0x3e>
    93d6:	3b01      	subs	r3, #1
    93d8:	f063 0303 	orn	r3, r3, #3
    93dc:	3301      	adds	r3, #1
    93de:	461a      	mov	r2, r3
    93e0:	687b      	ldr	r3, [r7, #4]
    93e2:	605a      	str	r2, [r3, #4]
		channel = channels[state->channel_index];
    93e4:	687b      	ldr	r3, [r7, #4]
    93e6:	685b      	ldr	r3, [r3, #4]
    93e8:	4a0a      	ldr	r2, [pc, #40]	; (9414 <jamming_state+0x74>)
    93ea:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
    93ee:	4b0a      	ldr	r3, [pc, #40]	; (9418 <jamming_state+0x78>)
    93f0:	801a      	strh	r2, [r3, #0]

		state->state = EGO_ST_SLEEP;
    93f2:	687b      	ldr	r3, [r7, #4]
    93f4:	2203      	movs	r2, #3
    93f6:	701a      	strb	r2, [r3, #0]
		sleep_ms_anchor(state, 6);
    93f8:	6878      	ldr	r0, [r7, #4]
    93fa:	2106      	movs	r1, #6
    93fc:	f7ff fd9c 	bl	8f38 <sleep_ms_anchor>
	}
}
    9400:	3708      	adds	r7, #8
    9402:	46bd      	mov	sp, r7
    9404:	bd80      	pop	{r7, pc}
    9406:	bf00      	nop
    9408:	2009c05c 	.word	0x2009c05c
    940c:	2009c03c 	.word	0x2009c03c
    9410:	80000003 	.word	0x80000003
    9414:	100008b0 	.word	0x100008b0
    9418:	1000049c 	.word	0x1000049c

0000941c <jam_sleep_state>:

void jam_sleep_state(ego_fsm_state_t *state) {
    941c:	b580      	push	{r7, lr}
    941e:	b082      	sub	sp, #8
    9420:	af00      	add	r7, sp, #0
    9422:	6078      	str	r0, [r7, #4]
	if (sleep_elapsed(state)) {
    9424:	6878      	ldr	r0, [r7, #4]
    9426:	f7ff fd9d 	bl	8f64 <sleep_elapsed>
    942a:	4603      	mov	r3, r0
    942c:	2b00      	cmp	r3, #0
    942e:	d009      	beq.n	9444 <jam_sleep_state+0x28>
		state->state = EGO_ST_START_RX;
    9430:	687b      	ldr	r3, [r7, #4]
    9432:	2201      	movs	r2, #1
    9434:	701a      	strb	r2, [r3, #0]
		state->timer_active = 1;
    9436:	687b      	ldr	r3, [r7, #4]
    9438:	2201      	movs	r2, #1
    943a:	611a      	str	r2, [r3, #16]
		sleep_ms_anchor(state, 11);
    943c:	6878      	ldr	r0, [r7, #4]
    943e:	210b      	movs	r1, #11
    9440:	f7ff fd7a 	bl	8f38 <sleep_ms_anchor>
	}
}
    9444:	3708      	adds	r7, #8
    9446:	46bd      	mov	sp, r7
    9448:	bd80      	pop	{r7, pc}
    944a:	bf00      	nop

0000944c <ego_main>:

void ego_main(ego_mode_t mode) {
    944c:	b5b0      	push	{r4, r5, r7, lr}
    944e:	b09e      	sub	sp, #120	; 0x78
    9450:	af00      	add	r7, sp, #0
    9452:	4603      	mov	r3, r0
    9454:	71fb      	strb	r3, [r7, #7]
	ego_st_handler *handler; // set depending on mode
	ego_fsm_state_t state = {
    9456:	f107 0358 	add.w	r3, r7, #88	; 0x58
    945a:	2200      	movs	r2, #0
    945c:	601a      	str	r2, [r3, #0]
    945e:	3304      	adds	r3, #4
    9460:	2200      	movs	r2, #0
    9462:	601a      	str	r2, [r3, #0]
    9464:	3304      	adds	r3, #4
    9466:	2200      	movs	r2, #0
    9468:	601a      	str	r2, [r3, #0]
    946a:	3304      	adds	r3, #4
    946c:	2200      	movs	r2, #0
    946e:	601a      	str	r2, [r3, #0]
    9470:	3304      	adds	r3, #4
    9472:	2200      	movs	r2, #0
    9474:	601a      	str	r2, [r3, #0]
    9476:	3304      	adds	r3, #4
    9478:	2200      	movs	r2, #0
    947a:	601a      	str	r2, [r3, #0]
    947c:	3304      	adds	r3, #4
    947e:	2200      	movs	r2, #0
    9480:	601a      	str	r2, [r3, #0]
    9482:	3304      	adds	r3, #4
		.channel_index = 0,
		.timer_active = 0,
	};

	// hopping connection following
	ego_st_handler follow_handler[] = {
    9484:	4b26      	ldr	r3, [pc, #152]	; (9520 <ego_main+0xd4>)
    9486:	f107 043c 	add.w	r4, r7, #60	; 0x3c
    948a:	461d      	mov	r5, r3
    948c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    948e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    9490:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
    9494:	e884 0007 	stmia.w	r4, {r0, r1, r2}
		nop_state,
		nop_state,
	};

	// continuous rx on a single channel
	ego_st_handler continuous_rx_handler[] = {
    9498:	4b22      	ldr	r3, [pc, #136]	; (9524 <ego_main+0xd8>)
    949a:	f107 0424 	add.w	r4, r7, #36	; 0x24
    949e:	461d      	mov	r5, r3
    94a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    94a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    94a4:	e895 0003 	ldmia.w	r5, {r0, r1}
    94a8:	e884 0003 	stmia.w	r4, {r0, r1}
		nop_state,
		nop_state,
	};

	// jamming
	ego_st_handler jam_handler[] = {
    94ac:	4b1e      	ldr	r3, [pc, #120]	; (9528 <ego_main+0xdc>)
    94ae:	f107 040c 	add.w	r4, r7, #12
    94b2:	461d      	mov	r5, r3
    94b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    94b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    94b8:	e895 0003 	ldmia.w	r5, {r0, r1}
    94bc:	e884 0003 	stmia.w	r4, {r0, r1}
		jam_sleep_state,
		start_jamming_state,
		jamming_state,
	};

	switch (mode) {
    94c0:	79fb      	ldrb	r3, [r7, #7]
    94c2:	2b01      	cmp	r3, #1
    94c4:	d007      	beq.n	94d6 <ego_main+0x8a>
    94c6:	2b02      	cmp	r3, #2
    94c8:	d009      	beq.n	94de <ego_main+0x92>
    94ca:	2b00      	cmp	r3, #0
    94cc:	d10b      	bne.n	94e6 <ego_main+0x9a>
		case EGO_FOLLOW:
			handler = follow_handler;
    94ce:	f107 033c 	add.w	r3, r7, #60	; 0x3c
    94d2:	677b      	str	r3, [r7, #116]	; 0x74
			break;
    94d4:	e00b      	b.n	94ee <ego_main+0xa2>
		case EGO_CONTINUOUS_RX:
			handler = continuous_rx_handler;
    94d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
    94da:	677b      	str	r3, [r7, #116]	; 0x74
			break;
    94dc:	e007      	b.n	94ee <ego_main+0xa2>
#ifdef TX_ENABLE
		case EGO_JAM:
			handler = jam_handler;
    94de:	f107 030c 	add.w	r3, r7, #12
    94e2:	677b      	str	r3, [r7, #116]	; 0x74
			break;
    94e4:	e003      	b.n	94ee <ego_main+0xa2>
#endif
		default: // should never happen
			requested_mode = MODE_IDLE;
    94e6:	4b11      	ldr	r3, [pc, #68]	; (952c <ego_main+0xe0>)
    94e8:	2200      	movs	r2, #0
    94ea:	701a      	strb	r2, [r3, #0]
    94ec:	e015      	b.n	951a <ego_main+0xce>
			return;
	}

	ego_init();
    94ee:	f7ff fc61 	bl	8db4 <ego_init>

	while (1) {
		if (requested_mode != MODE_EGO)
    94f2:	4b0e      	ldr	r3, [pc, #56]	; (952c <ego_main+0xe0>)
    94f4:	781b      	ldrb	r3, [r3, #0]
    94f6:	b2db      	uxtb	r3, r3
    94f8:	2b0d      	cmp	r3, #13
    94fa:	d003      	beq.n	9504 <ego_main+0xb8>
			break;
    94fc:	bf00      	nop
		handler[state.state](&state);
	}

	ego_deinit();
    94fe:	f7ff fc65 	bl	8dcc <ego_deinit>
    9502:	e00a      	b.n	951a <ego_main+0xce>
	ego_init();

	while (1) {
		if (requested_mode != MODE_EGO)
			break;
		handler[state.state](&state);
    9504:	f897 3058 	ldrb.w	r3, [r7, #88]	; 0x58
    9508:	009b      	lsls	r3, r3, #2
    950a:	6f7a      	ldr	r2, [r7, #116]	; 0x74
    950c:	4413      	add	r3, r2
    950e:	681b      	ldr	r3, [r3, #0]
    9510:	f107 0258 	add.w	r2, r7, #88	; 0x58
    9514:	4610      	mov	r0, r2
    9516:	4798      	blx	r3
	}
    9518:	e7eb      	b.n	94f2 <ego_main+0xa6>

	ego_deinit();
}
    951a:	3778      	adds	r7, #120	; 0x78
    951c:	46bd      	mov	sp, r7
    951e:	bdb0      	pop	{r4, r5, r7, pc}
    9520:	0000b8a8 	.word	0x0000b8a8
    9524:	0000b8c4 	.word	0x0000b8c4
    9528:	0000b8dc 	.word	0x0000b8dc
    952c:	10000a3f 	.word	0x10000a3f

00009530 <USB_IRQHandler>:
	
	return fifo_get(&rxfifo, &c) ? c : EOF;
}

void USB_IRQHandler()
{
    9530:	b580      	push	{r7, lr}
    9532:	af00      	add	r7, sp, #0
	USBHwISR();
    9534:	f000 ffb6 	bl	a4a4 <USBHwISR>
}
    9538:	bd80      	pop	{r7, pc}
    953a:	bf00      	nop

0000953c <Reset_Handler>:
extern void __libc_init_array(void);
extern int main(void);

/* Reset Handler */
void Reset_Handler(void)
{
    953c:	b580      	push	{r7, lr}
    953e:	b082      	sub	sp, #8
    9540:	af00      	add	r7, sp, #0
    unsigned long *src, *dest;

	// Copy the data segment initializers from flash to SRAM
	src = &_etext;
    9542:	4b12      	ldr	r3, [pc, #72]	; (958c <Reset_Handler+0x50>)
    9544:	607b      	str	r3, [r7, #4]
	for(dest = &_data; dest < &_edata; )
    9546:	4b12      	ldr	r3, [pc, #72]	; (9590 <Reset_Handler+0x54>)
    9548:	603b      	str	r3, [r7, #0]
    954a:	e007      	b.n	955c <Reset_Handler+0x20>
	{
		*dest++ = *src++;
    954c:	683b      	ldr	r3, [r7, #0]
    954e:	1d1a      	adds	r2, r3, #4
    9550:	603a      	str	r2, [r7, #0]
    9552:	687a      	ldr	r2, [r7, #4]
    9554:	1d11      	adds	r1, r2, #4
    9556:	6079      	str	r1, [r7, #4]
    9558:	6812      	ldr	r2, [r2, #0]
    955a:	601a      	str	r2, [r3, #0]
{
    unsigned long *src, *dest;

	// Copy the data segment initializers from flash to SRAM
	src = &_etext;
	for(dest = &_data; dest < &_edata; )
    955c:	683b      	ldr	r3, [r7, #0]
    955e:	4a0d      	ldr	r2, [pc, #52]	; (9594 <Reset_Handler+0x58>)
    9560:	4293      	cmp	r3, r2
    9562:	d3f3      	bcc.n	954c <Reset_Handler+0x10>
	{
		*dest++ = *src++;
	}

	// Initialize the .bss segment of memory to zeros
	src = &_bss;
    9564:	4b0c      	ldr	r3, [pc, #48]	; (9598 <Reset_Handler+0x5c>)
    9566:	607b      	str	r3, [r7, #4]
	while (src < &_ebss)
    9568:	e004      	b.n	9574 <Reset_Handler+0x38>
	{
		*src++ = 0;
    956a:	687b      	ldr	r3, [r7, #4]
    956c:	1d1a      	adds	r2, r3, #4
    956e:	607a      	str	r2, [r7, #4]
    9570:	2200      	movs	r2, #0
    9572:	601a      	str	r2, [r3, #0]
		*dest++ = *src++;
	}

	// Initialize the .bss segment of memory to zeros
	src = &_bss;
	while (src < &_ebss)
    9574:	687b      	ldr	r3, [r7, #4]
    9576:	4a09      	ldr	r2, [pc, #36]	; (959c <Reset_Handler+0x60>)
    9578:	4293      	cmp	r3, r2
    957a:	d3f6      	bcc.n	956a <Reset_Handler+0x2e>
	{
		*src++ = 0;
	}

    __libc_init_array();
    957c:	f7fa fdd4 	bl	4128 <__libc_init_array>
    
    // Set the vector table location.
    SCB_VTOR = &_interrupt_vector_table;
    9580:	4b07      	ldr	r3, [pc, #28]	; (95a0 <Reset_Handler+0x64>)
    9582:	4a08      	ldr	r2, [pc, #32]	; (95a4 <Reset_Handler+0x68>)
    9584:	601a      	str	r2, [r3, #0]
    
	main();
    9586:	f7fe fd2d 	bl	7fe4 <main>

	// In case main() fails, have something to breakpoint
	while (1) {;}
    958a:	e7fe      	b.n	958a <Reset_Handler+0x4e>
    958c:	0000b940 	.word	0x0000b940
    9590:	10000020 	.word	0x10000020
    9594:	1000095e 	.word	0x1000095e
    9598:	10000960 	.word	0x10000960
    959c:	10003278 	.word	0x10003278
    95a0:	e000ed08 	.word	0xe000ed08
    95a4:	00004000 	.word	0x00004000

000095a8 <ADC_IRQHandler>:
extern unsigned long _StackTop;

extern void Reset_Handler(void);

/* Default interrupt handler */
static void Default_Handler(void) { while(1) {;} }
    95a8:	b480      	push	{r7}
    95aa:	af00      	add	r7, sp, #0
    95ac:	e7fe      	b.n	95ac <ADC_IRQHandler+0x4>
    95ae:	bf00      	nop

000095b0 <wait>:
 */

#include "ubertooth.h"
/* delay a number of seconds while on internal oscillator (4 MHz) */
void wait(u8 seconds)
{
    95b0:	b580      	push	{r7, lr}
    95b2:	b082      	sub	sp, #8
    95b4:	af00      	add	r7, sp, #0
    95b6:	4603      	mov	r3, r0
    95b8:	71fb      	strb	r3, [r7, #7]
	wait_us(seconds * 1000000);
    95ba:	79fb      	ldrb	r3, [r7, #7]
    95bc:	4a04      	ldr	r2, [pc, #16]	; (95d0 <wait+0x20>)
    95be:	fb02 f303 	mul.w	r3, r2, r3
    95c2:	4618      	mov	r0, r3
    95c4:	f000 f818 	bl	95f8 <wait_us>
}
    95c8:	3708      	adds	r7, #8
    95ca:	46bd      	mov	sp, r7
    95cc:	bd80      	pop	{r7, pc}
    95ce:	bf00      	nop
    95d0:	000f4240 	.word	0x000f4240

000095d4 <rbit>:
{
	wait_us(ms * 1000);
}

/* efficiently reverse the bits of a 32-bit word */
u32 rbit(u32 value) {
    95d4:	b480      	push	{r7}
    95d6:	b085      	sub	sp, #20
    95d8:	af00      	add	r7, sp, #0
    95da:	6078      	str	r0, [r7, #4]
  u32 result = 0;
    95dc:	2300      	movs	r3, #0
    95de:	60fb      	str	r3, [r7, #12]
  asm("rbit %0, %1" : "=r" (result) : "r" (value));
    95e0:	687b      	ldr	r3, [r7, #4]
    95e2:	fa93 f3a3 	rbit	r3, r3
    95e6:	60fb      	str	r3, [r7, #12]
  return result;
    95e8:	68fb      	ldr	r3, [r7, #12]
}
    95ea:	4618      	mov	r0, r3
    95ec:	3714      	adds	r7, #20
    95ee:	46bd      	mov	sp, r7
    95f0:	f85d 7b04 	ldr.w	r7, [sp], #4
    95f4:	4770      	bx	lr
    95f6:	bf00      	nop

000095f8 <wait_us>:

/* delay a number of microseconds while on internal oscillator (4 MHz) */
/* we only have a resolution of 1000/400, so to the nearest 2.5        */
static volatile u32 wait_us_counter;
void wait_us(u32 us)
{
    95f8:	b480      	push	{r7}
    95fa:	b083      	sub	sp, #12
    95fc:	af00      	add	r7, sp, #0
    95fe:	6078      	str	r0, [r7, #4]
	/* This is binary multiply by ~0.3999, i.e, multiply by
	   0.011011011b. The loop also contains 6 instructions at -Os, so
	   why this factor works is not at all related to the comment
	   above ;-) */
	wait_us_counter =
		(us>>2) + (us>>3) + (us>>6) + (us>>7) + (us>>10) + (us>>11);
    9600:	687b      	ldr	r3, [r7, #4]
    9602:	089a      	lsrs	r2, r3, #2
    9604:	687b      	ldr	r3, [r7, #4]
    9606:	08db      	lsrs	r3, r3, #3
    9608:	441a      	add	r2, r3
    960a:	687b      	ldr	r3, [r7, #4]
    960c:	099b      	lsrs	r3, r3, #6
    960e:	441a      	add	r2, r3
    9610:	687b      	ldr	r3, [r7, #4]
    9612:	09db      	lsrs	r3, r3, #7
    9614:	441a      	add	r2, r3
    9616:	687b      	ldr	r3, [r7, #4]
    9618:	0a9b      	lsrs	r3, r3, #10
    961a:	441a      	add	r2, r3
    961c:	687b      	ldr	r3, [r7, #4]
    961e:	0adb      	lsrs	r3, r3, #11
    9620:	4413      	add	r3, r2
{
	/* This is binary multiply by ~0.3999, i.e, multiply by
	   0.011011011b. The loop also contains 6 instructions at -Os, so
	   why this factor works is not at all related to the comment
	   above ;-) */
	wait_us_counter =
    9622:	4a07      	ldr	r2, [pc, #28]	; (9640 <wait_us+0x48>)
    9624:	6013      	str	r3, [r2, #0]
		(us>>2) + (us>>3) + (us>>6) + (us>>7) + (us>>10) + (us>>11);
	while(--wait_us_counter);
    9626:	bf00      	nop
    9628:	4b05      	ldr	r3, [pc, #20]	; (9640 <wait_us+0x48>)
    962a:	681b      	ldr	r3, [r3, #0]
    962c:	3b01      	subs	r3, #1
    962e:	4a04      	ldr	r2, [pc, #16]	; (9640 <wait_us+0x48>)
    9630:	6013      	str	r3, [r2, #0]
    9632:	2b00      	cmp	r3, #0
    9634:	d1f8      	bne.n	9628 <wait_us+0x30>
}
    9636:	370c      	adds	r7, #12
    9638:	46bd      	mov	sp, r7
    963a:	f85d 7b04 	ldr.w	r7, [sp], #4
    963e:	4770      	bx	lr
    9640:	10000a68 	.word	0x10000a68

00009644 <gpio_init>:
/*
 * This should be called very early by every firmware in order to ensure safe
 * operating conditions for the CC2400.
 */
void gpio_init()
{
    9644:	b580      	push	{r7, lr}
    9646:	af00      	add	r7, sp, #0
	/* 
	 * Set all pins for GPIO.  This shouldn't be necessary after a reset, but
	 * we might get called at other times.
	 */
	all_pins_off();
    9648:	f000 f836 	bl	96b8 <all_pins_off>
	FIO2DIR = PIN_SSEL0;
	FIO3DIR = 0;
	FIO4DIR = (PIN_RXLED | PIN_TXLED);
#endif
#ifdef UBERTOOTH_ONE
	FIO0DIR = 0;
    964c:	4b10      	ldr	r3, [pc, #64]	; (9690 <gpio_init+0x4c>)
    964e:	2200      	movs	r2, #0
    9650:	601a      	str	r2, [r3, #0]
	FIO1DIR = (PIN_USRLED | PIN_RXLED | PIN_TXLED | PIN_CC3V3 |
    9652:	4b10      	ldr	r3, [pc, #64]	; (9694 <gpio_init+0x50>)
    9654:	f24c 7212 	movw	r2, #50962	; 0xc712
    9658:	601a      	str	r2, [r3, #0]
			PIN_RX | PIN_CC1V8 | PIN_BTGR);
	FIO2DIR = (PIN_CSN | PIN_SCLK | PIN_MOSI | PIN_PAEN | PIN_HGM);
    965a:	4b0f      	ldr	r3, [pc, #60]	; (9698 <gpio_init+0x54>)
    965c:	f240 12b1 	movw	r2, #433	; 0x1b1
    9660:	601a      	str	r2, [r3, #0]
	FIO3DIR = 0;
    9662:	4b0e      	ldr	r3, [pc, #56]	; (969c <gpio_init+0x58>)
    9664:	2200      	movs	r2, #0
    9666:	601a      	str	r2, [r3, #0]
	FIO4DIR = (PIN_TX | PIN_SSEL1);
    9668:	4b0d      	ldr	r3, [pc, #52]	; (96a0 <gpio_init+0x5c>)
    966a:	f04f 5240 	mov.w	r2, #805306368	; 0x30000000
    966e:	601a      	str	r2, [r3, #0]
	FIO3DIR = 0;
	FIO4DIR = 0;
#endif

	/* set all outputs low */
	FIO0PIN = 0;
    9670:	4b0c      	ldr	r3, [pc, #48]	; (96a4 <gpio_init+0x60>)
    9672:	2200      	movs	r2, #0
    9674:	601a      	str	r2, [r3, #0]
	FIO1PIN = 0;
    9676:	4b0c      	ldr	r3, [pc, #48]	; (96a8 <gpio_init+0x64>)
    9678:	2200      	movs	r2, #0
    967a:	601a      	str	r2, [r3, #0]
	FIO2PIN = 0;
    967c:	4b0b      	ldr	r3, [pc, #44]	; (96ac <gpio_init+0x68>)
    967e:	2200      	movs	r2, #0
    9680:	601a      	str	r2, [r3, #0]
	FIO3PIN = 0;
    9682:	4b0b      	ldr	r3, [pc, #44]	; (96b0 <gpio_init+0x6c>)
    9684:	2200      	movs	r2, #0
    9686:	601a      	str	r2, [r3, #0]
	FIO4PIN = 0;
    9688:	4b0a      	ldr	r3, [pc, #40]	; (96b4 <gpio_init+0x70>)
    968a:	2200      	movs	r2, #0
    968c:	601a      	str	r2, [r3, #0]

#ifdef TC13BADGE
	/* R8C_CTL is active low */
	R8C_CTL_SET;
#endif
}
    968e:	bd80      	pop	{r7, pc}
    9690:	2009c000 	.word	0x2009c000
    9694:	2009c020 	.word	0x2009c020
    9698:	2009c040 	.word	0x2009c040
    969c:	2009c060 	.word	0x2009c060
    96a0:	2009c080 	.word	0x2009c080
    96a4:	2009c014 	.word	0x2009c014
    96a8:	2009c034 	.word	0x2009c034
    96ac:	2009c054 	.word	0x2009c054
    96b0:	2009c074 	.word	0x2009c074
    96b4:	2009c094 	.word	0x2009c094

000096b8 <all_pins_off>:

void all_pins_off(void)
{
    96b8:	b480      	push	{r7}
    96ba:	af00      	add	r7, sp, #0
	/* configure all pins for GPIO */
	PINSEL0 = 0;
    96bc:	4b27      	ldr	r3, [pc, #156]	; (975c <all_pins_off+0xa4>)
    96be:	2200      	movs	r2, #0
    96c0:	601a      	str	r2, [r3, #0]
	PINSEL1 = 0;
    96c2:	4b27      	ldr	r3, [pc, #156]	; (9760 <all_pins_off+0xa8>)
    96c4:	2200      	movs	r2, #0
    96c6:	601a      	str	r2, [r3, #0]
	PINSEL2 = 0;
    96c8:	4b26      	ldr	r3, [pc, #152]	; (9764 <all_pins_off+0xac>)
    96ca:	2200      	movs	r2, #0
    96cc:	601a      	str	r2, [r3, #0]
	PINSEL3 = 0;
    96ce:	4b26      	ldr	r3, [pc, #152]	; (9768 <all_pins_off+0xb0>)
    96d0:	2200      	movs	r2, #0
    96d2:	601a      	str	r2, [r3, #0]
	PINSEL4 = 0;
    96d4:	4b25      	ldr	r3, [pc, #148]	; (976c <all_pins_off+0xb4>)
    96d6:	2200      	movs	r2, #0
    96d8:	601a      	str	r2, [r3, #0]
	PINSEL7 = 0;
    96da:	4b25      	ldr	r3, [pc, #148]	; (9770 <all_pins_off+0xb8>)
    96dc:	2200      	movs	r2, #0
    96de:	601a      	str	r2, [r3, #0]
	PINSEL9 = 0;
    96e0:	4b24      	ldr	r3, [pc, #144]	; (9774 <all_pins_off+0xbc>)
    96e2:	2200      	movs	r2, #0
    96e4:	601a      	str	r2, [r3, #0]
	PINSEL10 = 0;
    96e6:	4b24      	ldr	r3, [pc, #144]	; (9778 <all_pins_off+0xc0>)
    96e8:	2200      	movs	r2, #0
    96ea:	601a      	str	r2, [r3, #0]

	/* configure all pins as inputs */
	FIO0DIR = 0;
    96ec:	4b23      	ldr	r3, [pc, #140]	; (977c <all_pins_off+0xc4>)
    96ee:	2200      	movs	r2, #0
    96f0:	601a      	str	r2, [r3, #0]
	FIO1DIR = 0;
    96f2:	4b23      	ldr	r3, [pc, #140]	; (9780 <all_pins_off+0xc8>)
    96f4:	2200      	movs	r2, #0
    96f6:	601a      	str	r2, [r3, #0]
	FIO2DIR = 0;
    96f8:	4b22      	ldr	r3, [pc, #136]	; (9784 <all_pins_off+0xcc>)
    96fa:	2200      	movs	r2, #0
    96fc:	601a      	str	r2, [r3, #0]
	FIO3DIR = 0;
    96fe:	4b22      	ldr	r3, [pc, #136]	; (9788 <all_pins_off+0xd0>)
    9700:	2200      	movs	r2, #0
    9702:	601a      	str	r2, [r3, #0]
	FIO4DIR = 0;
    9704:	4b21      	ldr	r3, [pc, #132]	; (978c <all_pins_off+0xd4>)
    9706:	2200      	movs	r2, #0
    9708:	601a      	str	r2, [r3, #0]

	/* pull-up on every pin */
	PINMODE0 = 0;
    970a:	4b21      	ldr	r3, [pc, #132]	; (9790 <all_pins_off+0xd8>)
    970c:	2200      	movs	r2, #0
    970e:	601a      	str	r2, [r3, #0]
	PINMODE1 = 0;
    9710:	4b20      	ldr	r3, [pc, #128]	; (9794 <all_pins_off+0xdc>)
    9712:	2200      	movs	r2, #0
    9714:	601a      	str	r2, [r3, #0]
	PINMODE2 = 0;
    9716:	4b20      	ldr	r3, [pc, #128]	; (9798 <all_pins_off+0xe0>)
    9718:	2200      	movs	r2, #0
    971a:	601a      	str	r2, [r3, #0]
	PINMODE3 = 0;
    971c:	4b1f      	ldr	r3, [pc, #124]	; (979c <all_pins_off+0xe4>)
    971e:	2200      	movs	r2, #0
    9720:	601a      	str	r2, [r3, #0]
	PINMODE4 = 0;
    9722:	4b1f      	ldr	r3, [pc, #124]	; (97a0 <all_pins_off+0xe8>)
    9724:	2200      	movs	r2, #0
    9726:	601a      	str	r2, [r3, #0]
	PINMODE7 = 0;
    9728:	4b1e      	ldr	r3, [pc, #120]	; (97a4 <all_pins_off+0xec>)
    972a:	2200      	movs	r2, #0
    972c:	601a      	str	r2, [r3, #0]
	PINMODE9 = 0;
    972e:	4b1e      	ldr	r3, [pc, #120]	; (97a8 <all_pins_off+0xf0>)
    9730:	2200      	movs	r2, #0
    9732:	601a      	str	r2, [r3, #0]

	/* set all outputs low */
	FIO0PIN = 0;
    9734:	4b1d      	ldr	r3, [pc, #116]	; (97ac <all_pins_off+0xf4>)
    9736:	2200      	movs	r2, #0
    9738:	601a      	str	r2, [r3, #0]
	FIO1PIN = 0;
    973a:	4b1d      	ldr	r3, [pc, #116]	; (97b0 <all_pins_off+0xf8>)
    973c:	2200      	movs	r2, #0
    973e:	601a      	str	r2, [r3, #0]
	FIO2PIN = 0;
    9740:	4b1c      	ldr	r3, [pc, #112]	; (97b4 <all_pins_off+0xfc>)
    9742:	2200      	movs	r2, #0
    9744:	601a      	str	r2, [r3, #0]
	FIO3PIN = 0;
    9746:	4b1c      	ldr	r3, [pc, #112]	; (97b8 <all_pins_off+0x100>)
    9748:	2200      	movs	r2, #0
    974a:	601a      	str	r2, [r3, #0]
	FIO4PIN = 0;
    974c:	4b1b      	ldr	r3, [pc, #108]	; (97bc <all_pins_off+0x104>)
    974e:	2200      	movs	r2, #0
    9750:	601a      	str	r2, [r3, #0]
}
    9752:	46bd      	mov	sp, r7
    9754:	f85d 7b04 	ldr.w	r7, [sp], #4
    9758:	4770      	bx	lr
    975a:	bf00      	nop
    975c:	4002c000 	.word	0x4002c000
    9760:	4002c004 	.word	0x4002c004
    9764:	4002c008 	.word	0x4002c008
    9768:	4002c00c 	.word	0x4002c00c
    976c:	4002c010 	.word	0x4002c010
    9770:	4002c01c 	.word	0x4002c01c
    9774:	4002c024 	.word	0x4002c024
    9778:	4002c028 	.word	0x4002c028
    977c:	2009c000 	.word	0x2009c000
    9780:	2009c020 	.word	0x2009c020
    9784:	2009c040 	.word	0x2009c040
    9788:	2009c060 	.word	0x2009c060
    978c:	2009c080 	.word	0x2009c080
    9790:	4002c040 	.word	0x4002c040
    9794:	4002c044 	.word	0x4002c044
    9798:	4002c048 	.word	0x4002c048
    979c:	4002c04c 	.word	0x4002c04c
    97a0:	4002c050 	.word	0x4002c050
    97a4:	4002c05c 	.word	0x4002c05c
    97a8:	4002c064 	.word	0x4002c064
    97ac:	2009c014 	.word	0x2009c014
    97b0:	2009c034 	.word	0x2009c034
    97b4:	2009c054 	.word	0x2009c054
    97b8:	2009c074 	.word	0x2009c074
    97bc:	2009c094 	.word	0x2009c094

000097c0 <ubertooth_init>:
/*
 * Every application that uses the main oscillator (including any that use both
 * USB and the CC2400) should start with this.
 */
void ubertooth_init()
{
    97c0:	b580      	push	{r7, lr}
    97c2:	af00      	add	r7, sp, #0
	gpio_init();
    97c4:	f7ff ff3e 	bl	9644 <gpio_init>
	cc2400_init();
    97c8:	f000 f860 	bl	988c <cc2400_init>
	clock_start();
    97cc:	f000 f9c2 	bl	9b54 <clock_start>
}
    97d0:	bd80      	pop	{r7, pc}
    97d2:	bf00      	nop

000097d4 <dio_ssp_init>:

/* configure SSP for CC2400's secondary serial data interface */
void dio_ssp_init()
{
    97d4:	b480      	push	{r7}
    97d6:	af00      	add	r7, sp, #0
	/* set P1.18 as MOSI0 */
	PINSEL1 = (PINSEL1 & ~(3 << 4)) | (2 << 4);
#endif
#if defined UBERTOOTH_ONE || defined TC13BADGE
	/* set P0.7 as SCK1 */
	PINSEL0 = (PINSEL0 & ~(3 << 14)) | (2 << 14);
    97d8:	4a16      	ldr	r2, [pc, #88]	; (9834 <dio_ssp_init+0x60>)
    97da:	4b16      	ldr	r3, [pc, #88]	; (9834 <dio_ssp_init+0x60>)
    97dc:	681b      	ldr	r3, [r3, #0]
    97de:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
    97e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    97e6:	6013      	str	r3, [r2, #0]

	/* set P0.6 as SSEL1 */
	PINSEL0 = (PINSEL0 & ~(3 << 12)) | (2 << 12);
    97e8:	4a12      	ldr	r2, [pc, #72]	; (9834 <dio_ssp_init+0x60>)
    97ea:	4b12      	ldr	r3, [pc, #72]	; (9834 <dio_ssp_init+0x60>)
    97ec:	681b      	ldr	r3, [r3, #0]
    97ee:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
    97f2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    97f6:	6013      	str	r3, [r2, #0]

	/* set P0.8 as MISO1 */
	PINSEL0 = (PINSEL0 & ~(3 << 16)) | (2 << 16);
    97f8:	4a0e      	ldr	r2, [pc, #56]	; (9834 <dio_ssp_init+0x60>)
    97fa:	4b0e      	ldr	r3, [pc, #56]	; (9834 <dio_ssp_init+0x60>)
    97fc:	681b      	ldr	r3, [r3, #0]
    97fe:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
    9802:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
    9806:	6013      	str	r3, [r2, #0]

	/* set P0.9 as MOSI1 */
	PINSEL0 = (PINSEL0 & ~(3 << 18)) | (2 << 18);
    9808:	4a0a      	ldr	r2, [pc, #40]	; (9834 <dio_ssp_init+0x60>)
    980a:	4b0a      	ldr	r3, [pc, #40]	; (9834 <dio_ssp_init+0x60>)
    980c:	681b      	ldr	r3, [r3, #0]
    980e:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
    9812:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
    9816:	6013      	str	r3, [r2, #0]
	 * interface.  Since the CC2400 doesn't have a slave select output, we
	 * control it with this.  DIO_SSEL should already be configured by
	 * gpio_init().  We set it high by default because it is an active low
	 * signal.
	 */
	DIO_SSEL_SET;
    9818:	4b07      	ldr	r3, [pc, #28]	; (9838 <dio_ssp_init+0x64>)
    981a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    981e:	601a      	str	r2, [r3, #0]

	/* configure DIO_SSP */
	DIO_SSP_CR0 = (0x7 /* 8 bit transfer */ | SSPCR0_CPOL | SSPCR0_CPHA);
    9820:	4b06      	ldr	r3, [pc, #24]	; (983c <dio_ssp_init+0x68>)
    9822:	22c7      	movs	r2, #199	; 0xc7
    9824:	601a      	str	r2, [r3, #0]
	DIO_SSP_CR1 = (SSPCR1_MS | SSPCR1_SOD);
    9826:	4b06      	ldr	r3, [pc, #24]	; (9840 <dio_ssp_init+0x6c>)
    9828:	220c      	movs	r2, #12
    982a:	601a      	str	r2, [r3, #0]
}
    982c:	46bd      	mov	sp, r7
    982e:	f85d 7b04 	ldr.w	r7, [sp], #4
    9832:	4770      	bx	lr
    9834:	4002c000 	.word	0x4002c000
    9838:	2009c098 	.word	0x2009c098
    983c:	40030000 	.word	0x40030000
    9840:	40030004 	.word	0x40030004

00009844 <atest_init>:

void atest_init()
{
    9844:	b480      	push	{r7}
    9846:	af00      	add	r7, sp, #0
	 * ADC can optionally be configured for ATEST1 and ATEST2, but for now we
	 * set them as floating inputs.
	 */

	/* P0.25 is ATEST1, P0.26 is ATEST2 */
	PINSEL1 &= ~((0x3 << 20) | (0x3 << 18)); // set as GPIO
    9848:	4a0d      	ldr	r2, [pc, #52]	; (9880 <atest_init+0x3c>)
    984a:	4b0d      	ldr	r3, [pc, #52]	; (9880 <atest_init+0x3c>)
    984c:	681b      	ldr	r3, [r3, #0]
    984e:	f423 1370 	bic.w	r3, r3, #3932160	; 0x3c0000
    9852:	6013      	str	r3, [r2, #0]
	FIO0DIR &= ~(0x3 << 25); // set as input
    9854:	4a0b      	ldr	r2, [pc, #44]	; (9884 <atest_init+0x40>)
    9856:	4b0b      	ldr	r3, [pc, #44]	; (9884 <atest_init+0x40>)
    9858:	681b      	ldr	r3, [r3, #0]
    985a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
    985e:	6013      	str	r3, [r2, #0]
	PINMODE1 |= (0x5 << 19); // no pull-up/pull-down
    9860:	4a09      	ldr	r2, [pc, #36]	; (9888 <atest_init+0x44>)
    9862:	4b09      	ldr	r3, [pc, #36]	; (9888 <atest_init+0x44>)
    9864:	681b      	ldr	r3, [r3, #0]
    9866:	f443 1320 	orr.w	r3, r3, #2621440	; 0x280000
    986a:	6013      	str	r3, [r2, #0]
	PINMODE1 &= ~(0x5 << 18); // no pull-up/pull-down
    986c:	4a06      	ldr	r2, [pc, #24]	; (9888 <atest_init+0x44>)
    986e:	4b06      	ldr	r3, [pc, #24]	; (9888 <atest_init+0x44>)
    9870:	681b      	ldr	r3, [r3, #0]
    9872:	f423 13a0 	bic.w	r3, r3, #1310720	; 0x140000
    9876:	6013      	str	r3, [r2, #0]
}
    9878:	46bd      	mov	sp, r7
    987a:	f85d 7b04 	ldr.w	r7, [sp], #4
    987e:	4770      	bx	lr
    9880:	4002c004 	.word	0x4002c004
    9884:	2009c000 	.word	0x2009c000
    9888:	4002c044 	.word	0x4002c044

0000988c <cc2400_init>:

void cc2400_init()
{
    988c:	b580      	push	{r7, lr}
    988e:	af00      	add	r7, sp, #0
	FIO1PIN = 0; /* assuming we have already asserted R8C_CTL low */
	FIO2PIN = 0;
	FIO3PIN = 0;
	FIO4PIN = 0;
#else
	atest_init();
    9890:	f7ff ffd8 	bl	9844 <atest_init>
#endif

	/* activate 1V8 supply for CC2400 */
	CC1V8_SET;
    9894:	4b09      	ldr	r3, [pc, #36]	; (98bc <cc2400_init+0x30>)
    9896:	f44f 7200 	mov.w	r2, #512	; 0x200
    989a:	601a      	str	r2, [r3, #0]
	wait_us(50);
    989c:	2032      	movs	r0, #50	; 0x32
    989e:	f7ff feab 	bl	95f8 <wait_us>

	/* CSN (slave select) is active low */
	CSN_SET;
    98a2:	4b07      	ldr	r3, [pc, #28]	; (98c0 <cc2400_init+0x34>)
    98a4:	2220      	movs	r2, #32
    98a6:	601a      	str	r2, [r3, #0]

	/* activate 3V3 supply for CC2400 IO */
	CC3V3_SET;
    98a8:	4b04      	ldr	r3, [pc, #16]	; (98bc <cc2400_init+0x30>)
    98aa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    98ae:	601a      	str	r2, [r3, #0]

	/* initialise various cc2400 settings - see datasheet pg63 */
	cc2400_set(MANAND,  0x7fff);
    98b0:	200d      	movs	r0, #13
    98b2:	f647 71ff 	movw	r1, #32767	; 0x7fff
    98b6:	f000 f85f 	bl	9978 <cc2400_set>
}
    98ba:	bd80      	pop	{r7, pc}
    98bc:	2009c038 	.word	0x2009c038
    98c0:	2009c058 	.word	0x2009c058

000098c4 <cc2400_spi>:
 * 2. We're saving the second SPI peripheral for an expansion port.
 * 3. The CC2400 needs CSN held low for the entire transaction which the
 *    LPC17xx SPI peripheral won't do without some workaround anyway.
 */
u32 cc2400_spi(u8 len, u32 data)
{
    98c4:	b480      	push	{r7}
    98c6:	b085      	sub	sp, #20
    98c8:	af00      	add	r7, sp, #0
    98ca:	4603      	mov	r3, r0
    98cc:	6039      	str	r1, [r7, #0]
    98ce:	71fb      	strb	r3, [r7, #7]
	u32 msb = 1 << (len - 1);
    98d0:	79fb      	ldrb	r3, [r7, #7]
    98d2:	3b01      	subs	r3, #1
    98d4:	2201      	movs	r2, #1
    98d6:	fa02 f303 	lsl.w	r3, r2, r3
    98da:	60fb      	str	r3, [r7, #12]

	/* start transaction by dropping CSN */
	CSN_CLR;
    98dc:	4b18      	ldr	r3, [pc, #96]	; (9940 <cc2400_spi+0x7c>)
    98de:	2220      	movs	r2, #32
    98e0:	601a      	str	r2, [r3, #0]

	while (len--) {
    98e2:	e01e      	b.n	9922 <cc2400_spi+0x5e>
		if (data & msb)
    98e4:	683a      	ldr	r2, [r7, #0]
    98e6:	68fb      	ldr	r3, [r7, #12]
    98e8:	4013      	ands	r3, r2
    98ea:	2b00      	cmp	r3, #0
    98ec:	d003      	beq.n	98f6 <cc2400_spi+0x32>
			MOSI_SET;
    98ee:	4b15      	ldr	r3, [pc, #84]	; (9944 <cc2400_spi+0x80>)
    98f0:	2201      	movs	r2, #1
    98f2:	601a      	str	r2, [r3, #0]
    98f4:	e002      	b.n	98fc <cc2400_spi+0x38>
		else
			MOSI_CLR;
    98f6:	4b12      	ldr	r3, [pc, #72]	; (9940 <cc2400_spi+0x7c>)
    98f8:	2201      	movs	r2, #1
    98fa:	601a      	str	r2, [r3, #0]
		data <<= 1;
    98fc:	683b      	ldr	r3, [r7, #0]
    98fe:	005b      	lsls	r3, r3, #1
    9900:	603b      	str	r3, [r7, #0]

		SCLK_SET;
    9902:	4b10      	ldr	r3, [pc, #64]	; (9944 <cc2400_spi+0x80>)
    9904:	2210      	movs	r2, #16
    9906:	601a      	str	r2, [r3, #0]
		if (MISO)
    9908:	4b0f      	ldr	r3, [pc, #60]	; (9948 <cc2400_spi+0x84>)
    990a:	681b      	ldr	r3, [r3, #0]
    990c:	f003 0302 	and.w	r3, r3, #2
    9910:	2b00      	cmp	r3, #0
    9912:	d003      	beq.n	991c <cc2400_spi+0x58>
			data |= 1;
    9914:	683b      	ldr	r3, [r7, #0]
    9916:	f043 0301 	orr.w	r3, r3, #1
    991a:	603b      	str	r3, [r7, #0]

		SCLK_CLR;
    991c:	4b08      	ldr	r3, [pc, #32]	; (9940 <cc2400_spi+0x7c>)
    991e:	2210      	movs	r2, #16
    9920:	601a      	str	r2, [r3, #0]
	u32 msb = 1 << (len - 1);

	/* start transaction by dropping CSN */
	CSN_CLR;

	while (len--) {
    9922:	79fb      	ldrb	r3, [r7, #7]
    9924:	1e5a      	subs	r2, r3, #1
    9926:	71fa      	strb	r2, [r7, #7]
    9928:	2b00      	cmp	r3, #0
    992a:	d1db      	bne.n	98e4 <cc2400_spi+0x20>

		SCLK_CLR;
	}

	/* end transaction by raising CSN */
	CSN_SET;
    992c:	4b05      	ldr	r3, [pc, #20]	; (9944 <cc2400_spi+0x80>)
    992e:	2220      	movs	r2, #32
    9930:	601a      	str	r2, [r3, #0]

	return data;
    9932:	683b      	ldr	r3, [r7, #0]
}
    9934:	4618      	mov	r0, r3
    9936:	3714      	adds	r7, #20
    9938:	46bd      	mov	sp, r7
    993a:	f85d 7b04 	ldr.w	r7, [sp], #4
    993e:	4770      	bx	lr
    9940:	2009c05c 	.word	0x2009c05c
    9944:	2009c058 	.word	0x2009c058
    9948:	2009c054 	.word	0x2009c054

0000994c <cc2400_get>:

/* read 16 bit value from a register */
u16 cc2400_get(u8 reg)
{
    994c:	b580      	push	{r7, lr}
    994e:	b084      	sub	sp, #16
    9950:	af00      	add	r7, sp, #0
    9952:	4603      	mov	r3, r0
    9954:	71fb      	strb	r3, [r7, #7]
	u32 in;

	u32 out = (reg | 0x80) << 16;
    9956:	79fb      	ldrb	r3, [r7, #7]
    9958:	f063 037f 	orn	r3, r3, #127	; 0x7f
    995c:	b2db      	uxtb	r3, r3
    995e:	041b      	lsls	r3, r3, #16
    9960:	60fb      	str	r3, [r7, #12]
	in = cc2400_spi(24, out);
    9962:	2018      	movs	r0, #24
    9964:	68f9      	ldr	r1, [r7, #12]
    9966:	f7ff ffad 	bl	98c4 <cc2400_spi>
    996a:	60b8      	str	r0, [r7, #8]
	return in & 0xFFFF;
    996c:	68bb      	ldr	r3, [r7, #8]
    996e:	b29b      	uxth	r3, r3
}
    9970:	4618      	mov	r0, r3
    9972:	3710      	adds	r7, #16
    9974:	46bd      	mov	sp, r7
    9976:	bd80      	pop	{r7, pc}

00009978 <cc2400_set>:

/* write 16 bit value to a register */
void cc2400_set(u8 reg, u16 val)
{
    9978:	b580      	push	{r7, lr}
    997a:	b084      	sub	sp, #16
    997c:	af00      	add	r7, sp, #0
    997e:	4603      	mov	r3, r0
    9980:	460a      	mov	r2, r1
    9982:	71fb      	strb	r3, [r7, #7]
    9984:	4613      	mov	r3, r2
    9986:	80bb      	strh	r3, [r7, #4]
	u32 out = (reg << 16) | val;
    9988:	79fb      	ldrb	r3, [r7, #7]
    998a:	041a      	lsls	r2, r3, #16
    998c:	88bb      	ldrh	r3, [r7, #4]
    998e:	4313      	orrs	r3, r2
    9990:	60fb      	str	r3, [r7, #12]
	cc2400_spi(24, out);
    9992:	2018      	movs	r0, #24
    9994:	68f9      	ldr	r1, [r7, #12]
    9996:	f7ff ff95 	bl	98c4 <cc2400_spi>
}
    999a:	3710      	adds	r7, #16
    999c:	46bd      	mov	sp, r7
    999e:	bd80      	pop	{r7, pc}

000099a0 <cc2400_get8>:

/* read 8 bit value from a register */
u8 cc2400_get8(u8 reg)
{
    99a0:	b580      	push	{r7, lr}
    99a2:	b084      	sub	sp, #16
    99a4:	af00      	add	r7, sp, #0
    99a6:	4603      	mov	r3, r0
    99a8:	71fb      	strb	r3, [r7, #7]
	u16 in;

	u16 out = (reg | 0x80) << 8;
    99aa:	79fb      	ldrb	r3, [r7, #7]
    99ac:	f063 037f 	orn	r3, r3, #127	; 0x7f
    99b0:	b2db      	uxtb	r3, r3
    99b2:	b29b      	uxth	r3, r3
    99b4:	021b      	lsls	r3, r3, #8
    99b6:	81fb      	strh	r3, [r7, #14]
	in = cc2400_spi(16, out);
    99b8:	89fb      	ldrh	r3, [r7, #14]
    99ba:	2010      	movs	r0, #16
    99bc:	4619      	mov	r1, r3
    99be:	f7ff ff81 	bl	98c4 <cc2400_spi>
    99c2:	4603      	mov	r3, r0
    99c4:	81bb      	strh	r3, [r7, #12]
	return in & 0xFF;
    99c6:	89bb      	ldrh	r3, [r7, #12]
    99c8:	b2db      	uxtb	r3, r3
}
    99ca:	4618      	mov	r0, r3
    99cc:	3710      	adds	r7, #16
    99ce:	46bd      	mov	sp, r7
    99d0:	bd80      	pop	{r7, pc}
    99d2:	bf00      	nop

000099d4 <cc2400_set8>:

/* write 8 bit value to a register */
void cc2400_set8(u8 reg, u8 val)
{
    99d4:	b580      	push	{r7, lr}
    99d6:	b084      	sub	sp, #16
    99d8:	af00      	add	r7, sp, #0
    99da:	4603      	mov	r3, r0
    99dc:	460a      	mov	r2, r1
    99de:	71fb      	strb	r3, [r7, #7]
    99e0:	4613      	mov	r3, r2
    99e2:	71bb      	strb	r3, [r7, #6]
	u32 out = (reg << 8) | val;
    99e4:	79fb      	ldrb	r3, [r7, #7]
    99e6:	021a      	lsls	r2, r3, #8
    99e8:	79bb      	ldrb	r3, [r7, #6]
    99ea:	4313      	orrs	r3, r2
    99ec:	60fb      	str	r3, [r7, #12]
	cc2400_spi(16, out);
    99ee:	2010      	movs	r0, #16
    99f0:	68f9      	ldr	r1, [r7, #12]
    99f2:	f7ff ff67 	bl	98c4 <cc2400_spi>
}
    99f6:	3710      	adds	r7, #16
    99f8:	46bd      	mov	sp, r7
    99fa:	bd80      	pop	{r7, pc}

000099fc <cc2400_spi_buf>:

/* write multiple bytes to SPI */
void cc2400_spi_buf(u8 reg, u8 len, u8 *data)
{
    99fc:	b480      	push	{r7}
    99fe:	b085      	sub	sp, #20
    9a00:	af00      	add	r7, sp, #0
    9a02:	4603      	mov	r3, r0
    9a04:	603a      	str	r2, [r7, #0]
    9a06:	71fb      	strb	r3, [r7, #7]
    9a08:	460b      	mov	r3, r1
    9a0a:	71bb      	strb	r3, [r7, #6]
	u8 msb = 1 << 7;
    9a0c:	2380      	movs	r3, #128	; 0x80
    9a0e:	733b      	strb	r3, [r7, #12]
	u8 i, j, temp;

	/* start transaction by dropping CSN */
	CSN_CLR;
    9a10:	4b33      	ldr	r3, [pc, #204]	; (9ae0 <cc2400_spi_buf+0xe4>)
    9a12:	2220      	movs	r2, #32
    9a14:	601a      	str	r2, [r3, #0]

	for (i = 0; i < 8; ++i) {
    9a16:	2300      	movs	r3, #0
    9a18:	73fb      	strb	r3, [r7, #15]
    9a1a:	e018      	b.n	9a4e <cc2400_spi_buf+0x52>
		if (reg & msb)
    9a1c:	79fa      	ldrb	r2, [r7, #7]
    9a1e:	7b3b      	ldrb	r3, [r7, #12]
    9a20:	4013      	ands	r3, r2
    9a22:	b2db      	uxtb	r3, r3
    9a24:	2b00      	cmp	r3, #0
    9a26:	d003      	beq.n	9a30 <cc2400_spi_buf+0x34>
			MOSI_SET;
    9a28:	4b2e      	ldr	r3, [pc, #184]	; (9ae4 <cc2400_spi_buf+0xe8>)
    9a2a:	2201      	movs	r2, #1
    9a2c:	601a      	str	r2, [r3, #0]
    9a2e:	e002      	b.n	9a36 <cc2400_spi_buf+0x3a>
		else
			MOSI_CLR;
    9a30:	4b2b      	ldr	r3, [pc, #172]	; (9ae0 <cc2400_spi_buf+0xe4>)
    9a32:	2201      	movs	r2, #1
    9a34:	601a      	str	r2, [r3, #0]
		reg <<= 1;
    9a36:	79fb      	ldrb	r3, [r7, #7]
    9a38:	005b      	lsls	r3, r3, #1
    9a3a:	71fb      	strb	r3, [r7, #7]
		SCLK_SET;
    9a3c:	4b29      	ldr	r3, [pc, #164]	; (9ae4 <cc2400_spi_buf+0xe8>)
    9a3e:	2210      	movs	r2, #16
    9a40:	601a      	str	r2, [r3, #0]
		SCLK_CLR;
    9a42:	4b27      	ldr	r3, [pc, #156]	; (9ae0 <cc2400_spi_buf+0xe4>)
    9a44:	2210      	movs	r2, #16
    9a46:	601a      	str	r2, [r3, #0]
	u8 i, j, temp;

	/* start transaction by dropping CSN */
	CSN_CLR;

	for (i = 0; i < 8; ++i) {
    9a48:	7bfb      	ldrb	r3, [r7, #15]
    9a4a:	3301      	adds	r3, #1
    9a4c:	73fb      	strb	r3, [r7, #15]
    9a4e:	7bfb      	ldrb	r3, [r7, #15]
    9a50:	2b07      	cmp	r3, #7
    9a52:	d9e3      	bls.n	9a1c <cc2400_spi_buf+0x20>
		reg <<= 1;
		SCLK_SET;
		SCLK_CLR;
	}

	for (i = 0; i < len; ++i) {
    9a54:	2300      	movs	r3, #0
    9a56:	73fb      	strb	r3, [r7, #15]
    9a58:	e026      	b.n	9aa8 <cc2400_spi_buf+0xac>
		temp = data[i];
    9a5a:	7bfb      	ldrb	r3, [r7, #15]
    9a5c:	683a      	ldr	r2, [r7, #0]
    9a5e:	4413      	add	r3, r2
    9a60:	781b      	ldrb	r3, [r3, #0]
    9a62:	737b      	strb	r3, [r7, #13]
		for (j = 0; j < 8; ++j) {
    9a64:	2300      	movs	r3, #0
    9a66:	73bb      	strb	r3, [r7, #14]
    9a68:	e018      	b.n	9a9c <cc2400_spi_buf+0xa0>
			if (temp & msb)
    9a6a:	7b7a      	ldrb	r2, [r7, #13]
    9a6c:	7b3b      	ldrb	r3, [r7, #12]
    9a6e:	4013      	ands	r3, r2
    9a70:	b2db      	uxtb	r3, r3
    9a72:	2b00      	cmp	r3, #0
    9a74:	d003      	beq.n	9a7e <cc2400_spi_buf+0x82>
				MOSI_SET;
    9a76:	4b1b      	ldr	r3, [pc, #108]	; (9ae4 <cc2400_spi_buf+0xe8>)
    9a78:	2201      	movs	r2, #1
    9a7a:	601a      	str	r2, [r3, #0]
    9a7c:	e002      	b.n	9a84 <cc2400_spi_buf+0x88>
			else
				MOSI_CLR;
    9a7e:	4b18      	ldr	r3, [pc, #96]	; (9ae0 <cc2400_spi_buf+0xe4>)
    9a80:	2201      	movs	r2, #1
    9a82:	601a      	str	r2, [r3, #0]
			temp <<= 1;
    9a84:	7b7b      	ldrb	r3, [r7, #13]
    9a86:	005b      	lsls	r3, r3, #1
    9a88:	737b      	strb	r3, [r7, #13]
			SCLK_SET;
    9a8a:	4b16      	ldr	r3, [pc, #88]	; (9ae4 <cc2400_spi_buf+0xe8>)
    9a8c:	2210      	movs	r2, #16
    9a8e:	601a      	str	r2, [r3, #0]
			SCLK_CLR;
    9a90:	4b13      	ldr	r3, [pc, #76]	; (9ae0 <cc2400_spi_buf+0xe4>)
    9a92:	2210      	movs	r2, #16
    9a94:	601a      	str	r2, [r3, #0]
		SCLK_CLR;
	}

	for (i = 0; i < len; ++i) {
		temp = data[i];
		for (j = 0; j < 8; ++j) {
    9a96:	7bbb      	ldrb	r3, [r7, #14]
    9a98:	3301      	adds	r3, #1
    9a9a:	73bb      	strb	r3, [r7, #14]
    9a9c:	7bbb      	ldrb	r3, [r7, #14]
    9a9e:	2b07      	cmp	r3, #7
    9aa0:	d9e3      	bls.n	9a6a <cc2400_spi_buf+0x6e>
		reg <<= 1;
		SCLK_SET;
		SCLK_CLR;
	}

	for (i = 0; i < len; ++i) {
    9aa2:	7bfb      	ldrb	r3, [r7, #15]
    9aa4:	3301      	adds	r3, #1
    9aa6:	73fb      	strb	r3, [r7, #15]
    9aa8:	7bfa      	ldrb	r2, [r7, #15]
    9aaa:	79bb      	ldrb	r3, [r7, #6]
    9aac:	429a      	cmp	r2, r3
    9aae:	d3d4      	bcc.n	9a5a <cc2400_spi_buf+0x5e>
			SCLK_CLR;
		}
	}

	// this is necessary to clock in the last byte
	for (i = 0; i < 8; ++i) {
    9ab0:	2300      	movs	r3, #0
    9ab2:	73fb      	strb	r3, [r7, #15]
    9ab4:	e008      	b.n	9ac8 <cc2400_spi_buf+0xcc>
		SCLK_SET;
    9ab6:	4b0b      	ldr	r3, [pc, #44]	; (9ae4 <cc2400_spi_buf+0xe8>)
    9ab8:	2210      	movs	r2, #16
    9aba:	601a      	str	r2, [r3, #0]
		SCLK_CLR;
    9abc:	4b08      	ldr	r3, [pc, #32]	; (9ae0 <cc2400_spi_buf+0xe4>)
    9abe:	2210      	movs	r2, #16
    9ac0:	601a      	str	r2, [r3, #0]
			SCLK_CLR;
		}
	}

	// this is necessary to clock in the last byte
	for (i = 0; i < 8; ++i) {
    9ac2:	7bfb      	ldrb	r3, [r7, #15]
    9ac4:	3301      	adds	r3, #1
    9ac6:	73fb      	strb	r3, [r7, #15]
    9ac8:	7bfb      	ldrb	r3, [r7, #15]
    9aca:	2b07      	cmp	r3, #7
    9acc:	d9f3      	bls.n	9ab6 <cc2400_spi_buf+0xba>
		SCLK_SET;
		SCLK_CLR;
	}

	/* end transaction by raising CSN */
	CSN_SET;
    9ace:	4b05      	ldr	r3, [pc, #20]	; (9ae4 <cc2400_spi_buf+0xe8>)
    9ad0:	2220      	movs	r2, #32
    9ad2:	601a      	str	r2, [r3, #0]
}
    9ad4:	3714      	adds	r7, #20
    9ad6:	46bd      	mov	sp, r7
    9ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
    9adc:	4770      	bx	lr
    9ade:	bf00      	nop
    9ae0:	2009c05c 	.word	0x2009c05c
    9ae4:	2009c058 	.word	0x2009c058

00009ae8 <cc2400_status>:

/* get the status */
u8 cc2400_status()
{
    9ae8:	b580      	push	{r7, lr}
    9aea:	af00      	add	r7, sp, #0
	return cc2400_spi(8, 0);
    9aec:	2008      	movs	r0, #8
    9aee:	2100      	movs	r1, #0
    9af0:	f7ff fee8 	bl	98c4 <cc2400_spi>
    9af4:	4603      	mov	r3, r0
    9af6:	b2db      	uxtb	r3, r3
}
    9af8:	4618      	mov	r0, r3
    9afa:	bd80      	pop	{r7, pc}

00009afc <cc2400_strobe>:

/* strobe register, return status */
u8 cc2400_strobe(u8 reg)
{
    9afc:	b580      	push	{r7, lr}
    9afe:	b082      	sub	sp, #8
    9b00:	af00      	add	r7, sp, #0
    9b02:	4603      	mov	r3, r0
    9b04:	71fb      	strb	r3, [r7, #7]
	return cc2400_spi(8, reg);
    9b06:	79fb      	ldrb	r3, [r7, #7]
    9b08:	2008      	movs	r0, #8
    9b0a:	4619      	mov	r1, r3
    9b0c:	f7ff feda 	bl	98c4 <cc2400_spi>
    9b10:	4603      	mov	r3, r0
    9b12:	b2db      	uxtb	r3, r3
}
    9b14:	4618      	mov	r0, r3
    9b16:	3708      	adds	r7, #8
    9b18:	46bd      	mov	sp, r7
    9b1a:	bd80      	pop	{r7, pc}

00009b1c <cc2400_reset>:
/*
 * Warning: This should only be called when running on the internal oscillator.
 * Otherwise use clock_start().
 */
void cc2400_reset()
{
    9b1c:	b580      	push	{r7, lr}
    9b1e:	af00      	add	r7, sp, #0
	cc2400_set(MAIN, 0x0000);
    9b20:	2000      	movs	r0, #0
    9b22:	2100      	movs	r1, #0
    9b24:	f7ff ff28 	bl	9978 <cc2400_set>
	while (cc2400_get(MAIN) != 0x0000);
    9b28:	bf00      	nop
    9b2a:	2000      	movs	r0, #0
    9b2c:	f7ff ff0e 	bl	994c <cc2400_get>
    9b30:	4603      	mov	r3, r0
    9b32:	2b00      	cmp	r3, #0
    9b34:	d1f9      	bne.n	9b2a <cc2400_reset+0xe>
	cc2400_set(MAIN, 0x8000);
    9b36:	2000      	movs	r0, #0
    9b38:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    9b3c:	f7ff ff1c 	bl	9978 <cc2400_set>
	while (cc2400_get(MAIN) != 0x8000);
    9b40:	bf00      	nop
    9b42:	2000      	movs	r0, #0
    9b44:	f7ff ff02 	bl	994c <cc2400_get>
    9b48:	4603      	mov	r3, r0
    9b4a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    9b4e:	d1f8      	bne.n	9b42 <cc2400_reset+0x26>
}
    9b50:	bd80      	pop	{r7, pc}
    9b52:	bf00      	nop

00009b54 <clock_start>:

/* activate the CC2400's 16 MHz oscillator and sync LPC175x to it */
void clock_start()
{
    9b54:	b580      	push	{r7, lr}
    9b56:	af00      	add	r7, sp, #0
	/* configure flash accelerator for higher clock rate */
	FLASHCFG = (0x03A | (FLASHTIM << 12));
    9b58:	4b5e      	ldr	r3, [pc, #376]	; (9cd4 <clock_start+0x180>)
    9b5a:	f244 023a 	movw	r2, #16442	; 0x403a
    9b5e:	601a      	str	r2, [r3, #0]

	/* switch to the internal oscillator if necessary */
	CLKSRCSEL = 0;
    9b60:	4b5d      	ldr	r3, [pc, #372]	; (9cd8 <clock_start+0x184>)
    9b62:	2200      	movs	r2, #0
    9b64:	601a      	str	r2, [r3, #0]

	/* disconnect PLL0 */
	PLL0CON &= ~PLL0CON_PLLC0;
    9b66:	4a5d      	ldr	r2, [pc, #372]	; (9cdc <clock_start+0x188>)
    9b68:	4b5c      	ldr	r3, [pc, #368]	; (9cdc <clock_start+0x188>)
    9b6a:	681b      	ldr	r3, [r3, #0]
    9b6c:	f023 0302 	bic.w	r3, r3, #2
    9b70:	6013      	str	r3, [r2, #0]
	PLL0FEED_SEQUENCE;
    9b72:	4b5b      	ldr	r3, [pc, #364]	; (9ce0 <clock_start+0x18c>)
    9b74:	22aa      	movs	r2, #170	; 0xaa
    9b76:	601a      	str	r2, [r3, #0]
    9b78:	4b59      	ldr	r3, [pc, #356]	; (9ce0 <clock_start+0x18c>)
    9b7a:	2255      	movs	r2, #85	; 0x55
    9b7c:	601a      	str	r2, [r3, #0]
	while (PLL0STAT & PLL0STAT_PLLC0_STAT);
    9b7e:	bf00      	nop
    9b80:	4b58      	ldr	r3, [pc, #352]	; (9ce4 <clock_start+0x190>)
    9b82:	681b      	ldr	r3, [r3, #0]
    9b84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
    9b88:	2b00      	cmp	r3, #0
    9b8a:	d1f9      	bne.n	9b80 <clock_start+0x2c>

	/* turn off PLL0 */
	PLL0CON &= ~PLL0CON_PLLE0;
    9b8c:	4a53      	ldr	r2, [pc, #332]	; (9cdc <clock_start+0x188>)
    9b8e:	4b53      	ldr	r3, [pc, #332]	; (9cdc <clock_start+0x188>)
    9b90:	681b      	ldr	r3, [r3, #0]
    9b92:	f023 0301 	bic.w	r3, r3, #1
    9b96:	6013      	str	r3, [r2, #0]
	PLL0FEED_SEQUENCE;
    9b98:	4b51      	ldr	r3, [pc, #324]	; (9ce0 <clock_start+0x18c>)
    9b9a:	22aa      	movs	r2, #170	; 0xaa
    9b9c:	601a      	str	r2, [r3, #0]
    9b9e:	4b50      	ldr	r3, [pc, #320]	; (9ce0 <clock_start+0x18c>)
    9ba0:	2255      	movs	r2, #85	; 0x55
    9ba2:	601a      	str	r2, [r3, #0]
	while (PLL0STAT & PLL0STAT_PLLE0_STAT);
    9ba4:	bf00      	nop
    9ba6:	4b4f      	ldr	r3, [pc, #316]	; (9ce4 <clock_start+0x190>)
    9ba8:	681b      	ldr	r3, [r3, #0]
    9baa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
    9bae:	2b00      	cmp	r3, #0
    9bb0:	d1f9      	bne.n	9ba6 <clock_start+0x52>

	/* temporarily set CPU clock divider to 1 */
	CCLKCFG = 0;
    9bb2:	4b4d      	ldr	r3, [pc, #308]	; (9ce8 <clock_start+0x194>)
    9bb4:	2200      	movs	r2, #0
    9bb6:	601a      	str	r2, [r3, #0]

	/* configure CC2400 oscillator, output carrier sense on GIO6 */
	cc2400_reset();
    9bb8:	f7ff ffb0 	bl	9b1c <cc2400_reset>
	cc2400_set(IOCFG, (GIO_CARRIER_SENSE_N << 9) | (GIO_CLK_16M << 3));
    9bbc:	2008      	movs	r0, #8
    9bbe:	f241 5170 	movw	r1, #5488	; 0x1570
    9bc2:	f7ff fed9 	bl	9978 <cc2400_set>
	cc2400_strobe(SXOSCON);
    9bc6:	2060      	movs	r0, #96	; 0x60
    9bc8:	f7ff ff98 	bl	9afc <cc2400_strobe>
	while (!(cc2400_status() & XOSC16M_STABLE));
    9bcc:	bf00      	nop
    9bce:	f7ff ff8b 	bl	9ae8 <cc2400_status>
    9bd2:	4603      	mov	r3, r0
    9bd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
    9bd8:	2b00      	cmp	r3, #0
    9bda:	d0f8      	beq.n	9bce <clock_start+0x7a>

	/* activate main oscillator */
	SCS = SCS_OSCEN;
    9bdc:	4b43      	ldr	r3, [pc, #268]	; (9cec <clock_start+0x198>)
    9bde:	2220      	movs	r2, #32
    9be0:	601a      	str	r2, [r3, #0]
	while (!(SCS & SCS_OSCSTAT));
    9be2:	bf00      	nop
    9be4:	4b41      	ldr	r3, [pc, #260]	; (9cec <clock_start+0x198>)
    9be6:	681b      	ldr	r3, [r3, #0]
    9be8:	f003 0340 	and.w	r3, r3, #64	; 0x40
    9bec:	2b00      	cmp	r3, #0
    9bee:	d0f9      	beq.n	9be4 <clock_start+0x90>
	 * connecting PLL0
 	 */
#ifdef TC13BADGE
	PCLKSEL0  = (1 << 2); /* TIMER0 at cclk (30 MHz) */
#else
	PCLKSEL0  = (2 << 2); /* TIMER0 at cclk/2 (50 MHz) */
    9bf0:	4b3f      	ldr	r3, [pc, #252]	; (9cf0 <clock_start+0x19c>)
    9bf2:	2208      	movs	r2, #8
    9bf4:	601a      	str	r2, [r3, #0]
#endif
	PCLKSEL1  = 0;
    9bf6:	4b3f      	ldr	r3, [pc, #252]	; (9cf4 <clock_start+0x1a0>)
    9bf8:	2200      	movs	r2, #0
    9bfa:	601a      	str	r2, [r3, #0]

	/* switch to main oscillator */
	CLKSRCSEL = 1;
    9bfc:	4b36      	ldr	r3, [pc, #216]	; (9cd8 <clock_start+0x184>)
    9bfe:	2201      	movs	r2, #1
    9c00:	601a      	str	r2, [r3, #0]

	/* configure PLL0 */
	PLL0CFG = (MSEL0 << 0) | (NSEL0 << 16);
    9c02:	4b3d      	ldr	r3, [pc, #244]	; (9cf8 <clock_start+0x1a4>)
    9c04:	4a3d      	ldr	r2, [pc, #244]	; (9cfc <clock_start+0x1a8>)
    9c06:	601a      	str	r2, [r3, #0]
	PLL0FEED_SEQUENCE;
    9c08:	4b35      	ldr	r3, [pc, #212]	; (9ce0 <clock_start+0x18c>)
    9c0a:	22aa      	movs	r2, #170	; 0xaa
    9c0c:	601a      	str	r2, [r3, #0]
    9c0e:	4b34      	ldr	r3, [pc, #208]	; (9ce0 <clock_start+0x18c>)
    9c10:	2255      	movs	r2, #85	; 0x55
    9c12:	601a      	str	r2, [r3, #0]

	/* turn on PLL0 */
	PLL0CON |= PLL0CON_PLLE0;
    9c14:	4a31      	ldr	r2, [pc, #196]	; (9cdc <clock_start+0x188>)
    9c16:	4b31      	ldr	r3, [pc, #196]	; (9cdc <clock_start+0x188>)
    9c18:	681b      	ldr	r3, [r3, #0]
    9c1a:	f043 0301 	orr.w	r3, r3, #1
    9c1e:	6013      	str	r3, [r2, #0]
	PLL0FEED_SEQUENCE;
    9c20:	4b2f      	ldr	r3, [pc, #188]	; (9ce0 <clock_start+0x18c>)
    9c22:	22aa      	movs	r2, #170	; 0xaa
    9c24:	601a      	str	r2, [r3, #0]
    9c26:	4b2e      	ldr	r3, [pc, #184]	; (9ce0 <clock_start+0x18c>)
    9c28:	2255      	movs	r2, #85	; 0x55
    9c2a:	601a      	str	r2, [r3, #0]
	while (!(PLL0STAT & PLL0STAT_PLLE0_STAT));
    9c2c:	bf00      	nop
    9c2e:	4b2d      	ldr	r3, [pc, #180]	; (9ce4 <clock_start+0x190>)
    9c30:	681b      	ldr	r3, [r3, #0]
    9c32:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
    9c36:	2b00      	cmp	r3, #0
    9c38:	d0f9      	beq.n	9c2e <clock_start+0xda>

	/* set CPU clock divider */
	CCLKCFG = CCLKSEL;
    9c3a:	4b2b      	ldr	r3, [pc, #172]	; (9ce8 <clock_start+0x194>)
    9c3c:	2203      	movs	r2, #3
    9c3e:	601a      	str	r2, [r3, #0]

	/* connect PLL0 */
	PLL0CON |= PLL0CON_PLLC0;
    9c40:	4a26      	ldr	r2, [pc, #152]	; (9cdc <clock_start+0x188>)
    9c42:	4b26      	ldr	r3, [pc, #152]	; (9cdc <clock_start+0x188>)
    9c44:	681b      	ldr	r3, [r3, #0]
    9c46:	f043 0302 	orr.w	r3, r3, #2
    9c4a:	6013      	str	r3, [r2, #0]
	PLL0FEED_SEQUENCE;
    9c4c:	4b24      	ldr	r3, [pc, #144]	; (9ce0 <clock_start+0x18c>)
    9c4e:	22aa      	movs	r2, #170	; 0xaa
    9c50:	601a      	str	r2, [r3, #0]
    9c52:	4b23      	ldr	r3, [pc, #140]	; (9ce0 <clock_start+0x18c>)
    9c54:	2255      	movs	r2, #85	; 0x55
    9c56:	601a      	str	r2, [r3, #0]
	while (!(PLL0STAT & PLL0STAT_PLLC0_STAT));
    9c58:	bf00      	nop
    9c5a:	4b22      	ldr	r3, [pc, #136]	; (9ce4 <clock_start+0x190>)
    9c5c:	681b      	ldr	r3, [r3, #0]
    9c5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
    9c62:	2b00      	cmp	r3, #0
    9c64:	d0f9      	beq.n	9c5a <clock_start+0x106>

	/* configure PLL1 */
	PLL1CFG = (MSEL1 << 0) | (PSEL1 << 5);
    9c66:	4b26      	ldr	r3, [pc, #152]	; (9d00 <clock_start+0x1ac>)
    9c68:	2222      	movs	r2, #34	; 0x22
    9c6a:	601a      	str	r2, [r3, #0]
	PLL1FEED_SEQUENCE;
    9c6c:	4b25      	ldr	r3, [pc, #148]	; (9d04 <clock_start+0x1b0>)
    9c6e:	22aa      	movs	r2, #170	; 0xaa
    9c70:	601a      	str	r2, [r3, #0]
    9c72:	4b24      	ldr	r3, [pc, #144]	; (9d04 <clock_start+0x1b0>)
    9c74:	2255      	movs	r2, #85	; 0x55
    9c76:	601a      	str	r2, [r3, #0]

	/* turn on PLL1 */
	PLL1CON |= PLL1CON_PLLE1;
    9c78:	4a23      	ldr	r2, [pc, #140]	; (9d08 <clock_start+0x1b4>)
    9c7a:	4b23      	ldr	r3, [pc, #140]	; (9d08 <clock_start+0x1b4>)
    9c7c:	681b      	ldr	r3, [r3, #0]
    9c7e:	f043 0301 	orr.w	r3, r3, #1
    9c82:	6013      	str	r3, [r2, #0]
	PLL1FEED_SEQUENCE;
    9c84:	4b1f      	ldr	r3, [pc, #124]	; (9d04 <clock_start+0x1b0>)
    9c86:	22aa      	movs	r2, #170	; 0xaa
    9c88:	601a      	str	r2, [r3, #0]
    9c8a:	4b1e      	ldr	r3, [pc, #120]	; (9d04 <clock_start+0x1b0>)
    9c8c:	2255      	movs	r2, #85	; 0x55
    9c8e:	601a      	str	r2, [r3, #0]
	while (!(PLL1STAT & PLL1STAT_PLLE1_STAT));
    9c90:	bf00      	nop
    9c92:	4b1e      	ldr	r3, [pc, #120]	; (9d0c <clock_start+0x1b8>)
    9c94:	681b      	ldr	r3, [r3, #0]
    9c96:	f403 7380 	and.w	r3, r3, #256	; 0x100
    9c9a:	2b00      	cmp	r3, #0
    9c9c:	d0f9      	beq.n	9c92 <clock_start+0x13e>
	while (!(PLL1STAT & PLL1STAT_PLOCK1));
    9c9e:	bf00      	nop
    9ca0:	4b1a      	ldr	r3, [pc, #104]	; (9d0c <clock_start+0x1b8>)
    9ca2:	681b      	ldr	r3, [r3, #0]
    9ca4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
    9ca8:	2b00      	cmp	r3, #0
    9caa:	d0f9      	beq.n	9ca0 <clock_start+0x14c>

	/* connect PLL1 */
	PLL1CON |= PLL1CON_PLLC1;
    9cac:	4a16      	ldr	r2, [pc, #88]	; (9d08 <clock_start+0x1b4>)
    9cae:	4b16      	ldr	r3, [pc, #88]	; (9d08 <clock_start+0x1b4>)
    9cb0:	681b      	ldr	r3, [r3, #0]
    9cb2:	f043 0302 	orr.w	r3, r3, #2
    9cb6:	6013      	str	r3, [r2, #0]
	PLL1FEED_SEQUENCE;
    9cb8:	4b12      	ldr	r3, [pc, #72]	; (9d04 <clock_start+0x1b0>)
    9cba:	22aa      	movs	r2, #170	; 0xaa
    9cbc:	601a      	str	r2, [r3, #0]
    9cbe:	4b11      	ldr	r3, [pc, #68]	; (9d04 <clock_start+0x1b0>)
    9cc0:	2255      	movs	r2, #85	; 0x55
    9cc2:	601a      	str	r2, [r3, #0]
	while (!(PLL1STAT & PLL1STAT_PLLC1_STAT));
    9cc4:	bf00      	nop
    9cc6:	4b11      	ldr	r3, [pc, #68]	; (9d0c <clock_start+0x1b8>)
    9cc8:	681b      	ldr	r3, [r3, #0]
    9cca:	f403 7300 	and.w	r3, r3, #512	; 0x200
    9cce:	2b00      	cmp	r3, #0
    9cd0:	d0f9      	beq.n	9cc6 <clock_start+0x172>
}
    9cd2:	bd80      	pop	{r7, pc}
    9cd4:	400fc000 	.word	0x400fc000
    9cd8:	400fc10c 	.word	0x400fc10c
    9cdc:	400fc080 	.word	0x400fc080
    9ce0:	400fc08c 	.word	0x400fc08c
    9ce4:	400fc088 	.word	0x400fc088
    9ce8:	400fc104 	.word	0x400fc104
    9cec:	400fc1a0 	.word	0x400fc1a0
    9cf0:	400fc1a8 	.word	0x400fc1a8
    9cf4:	400fc1ac 	.word	0x400fc1ac
    9cf8:	400fc084 	.word	0x400fc084
    9cfc:	00010018 	.word	0x00010018
    9d00:	400fc0a4 	.word	0x400fc0a4
    9d04:	400fc0ac 	.word	0x400fc0ac
    9d08:	400fc0a0 	.word	0x400fc0a0
    9d0c:	400fc0a8 	.word	0x400fc0a8

00009d10 <reset>:

/* reset the LPC17xx, the cc2400 will be handled by the boot code */
void reset()
{
    9d10:	b580      	push	{r7, lr}
    9d12:	af00      	add	r7, sp, #0
	all_pins_off();
    9d14:	f7ff fcd0 	bl	96b8 <all_pins_off>

	/* Enable the watchdog with reset enabled */
	USRLED_CLR;
    9d18:	4b0a      	ldr	r3, [pc, #40]	; (9d44 <reset+0x34>)
    9d1a:	2202      	movs	r2, #2
    9d1c:	601a      	str	r2, [r3, #0]
	WDMOD |= WDMOD_WDEN | WDMOD_WDRESET;
    9d1e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    9d22:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    9d26:	681b      	ldr	r3, [r3, #0]
    9d28:	f043 0303 	orr.w	r3, r3, #3
    9d2c:	6013      	str	r3, [r2, #0]
	WDFEED_SEQUENCE;
    9d2e:	4b06      	ldr	r3, [pc, #24]	; (9d48 <reset+0x38>)
    9d30:	22aa      	movs	r2, #170	; 0xaa
    9d32:	601a      	str	r2, [r3, #0]
    9d34:	4b04      	ldr	r3, [pc, #16]	; (9d48 <reset+0x38>)
    9d36:	2255      	movs	r2, #85	; 0x55
    9d38:	601a      	str	r2, [r3, #0]
	
	/* Set watchdog timeout to 256us (minimum) */
	
	/* sleep for 1s (minimum) */
	wait(1);
    9d3a:	2001      	movs	r0, #1
    9d3c:	f7ff fc38 	bl	95b0 <wait>
}
    9d40:	bd80      	pop	{r7, pc}
    9d42:	bf00      	nop
    9d44:	2009c03c 	.word	0x2009c03c
    9d48:	40000008 	.word	0x40000008

00009d4c <_HandleRequest>:
	@param [in,out]	ppbData		Data buffer.

	@return TRUE if the request was handles successfully
 */
static BOOL _HandleRequest(TSetupPacket *pSetup, int *piLen, U8 **ppbData)
{
    9d4c:	b580      	push	{r7, lr}
    9d4e:	b088      	sub	sp, #32
    9d50:	af00      	add	r7, sp, #0
    9d52:	60f8      	str	r0, [r7, #12]
    9d54:	60b9      	str	r1, [r7, #8]
    9d56:	607a      	str	r2, [r7, #4]
	TFnHandleRequest *pfnHandler;
	int iType;
	
	iType = REQTYPE_GET_TYPE(pSetup->bmRequestType);
    9d58:	68fb      	ldr	r3, [r7, #12]
    9d5a:	781b      	ldrb	r3, [r3, #0]
    9d5c:	095b      	lsrs	r3, r3, #5
    9d5e:	b2db      	uxtb	r3, r3
    9d60:	f003 0303 	and.w	r3, r3, #3
    9d64:	61fb      	str	r3, [r7, #28]
	
	if(iType == REQTYPE_TYPE_VENDOR) {
    9d66:	69fb      	ldr	r3, [r7, #28]
    9d68:	2b02      	cmp	r3, #2
    9d6a:	d10e      	bne.n	9d8a <_HandleRequest+0x3e>
		BOOL fFilterStatus = FALSE;
    9d6c:	2300      	movs	r3, #0
    9d6e:	617b      	str	r3, [r7, #20]
		if(USBFilterOsVendorMessage(pSetup, &fFilterStatus, piLen, ppbData)) {
    9d70:	f107 0314 	add.w	r3, r7, #20
    9d74:	68f8      	ldr	r0, [r7, #12]
    9d76:	4619      	mov	r1, r3
    9d78:	68ba      	ldr	r2, [r7, #8]
    9d7a:	687b      	ldr	r3, [r7, #4]
    9d7c:	f000 fcd2 	bl	a724 <USBFilterOsVendorMessage>
    9d80:	4603      	mov	r3, r0
    9d82:	2b00      	cmp	r3, #0
    9d84:	d001      	beq.n	9d8a <_HandleRequest+0x3e>
			return fFilterStatus;
    9d86:	697b      	ldr	r3, [r7, #20]
    9d88:	e00f      	b.n	9daa <_HandleRequest+0x5e>
		}
	}
	
	pfnHandler = apfnReqHandlers[iType];
    9d8a:	4a0a      	ldr	r2, [pc, #40]	; (9db4 <_HandleRequest+0x68>)
    9d8c:	69fb      	ldr	r3, [r7, #28]
    9d8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9d92:	61bb      	str	r3, [r7, #24]
	if (pfnHandler == NULL) {
    9d94:	69bb      	ldr	r3, [r7, #24]
    9d96:	2b00      	cmp	r3, #0
    9d98:	d101      	bne.n	9d9e <_HandleRequest+0x52>
		DBG("No handler for reqtype %d\n", iType);
		return FALSE;
    9d9a:	2300      	movs	r3, #0
    9d9c:	e005      	b.n	9daa <_HandleRequest+0x5e>
	}

	return pfnHandler(pSetup, piLen, ppbData);
    9d9e:	69bb      	ldr	r3, [r7, #24]
    9da0:	68f8      	ldr	r0, [r7, #12]
    9da2:	68b9      	ldr	r1, [r7, #8]
    9da4:	687a      	ldr	r2, [r7, #4]
    9da6:	4798      	blx	r3
    9da8:	4603      	mov	r3, r0
}
    9daa:	4618      	mov	r0, r3
    9dac:	3720      	adds	r7, #32
    9dae:	46bd      	mov	sp, r7
    9db0:	bd80      	pop	{r7, pc}
    9db2:	bf00      	nop
    9db4:	10000a80 	.word	0x10000a80

00009db8 <StallControlPipe>:
	Local function to stall the control endpoint
	
	@param [in]	bEPStat	Endpoint status
 */
static void StallControlPipe(U8 bEPStat)
{
    9db8:	b580      	push	{r7, lr}
    9dba:	b084      	sub	sp, #16
    9dbc:	af00      	add	r7, sp, #0
    9dbe:	4603      	mov	r3, r0
    9dc0:	71fb      	strb	r3, [r7, #7]
	U8	*pb;
	int	i;

	USBHwEPStall(0x80, TRUE);
    9dc2:	2080      	movs	r0, #128	; 0x80
    9dc4:	2101      	movs	r1, #1
    9dc6:	f000 fa83 	bl	a2d0 <USBHwEPStall>

// dump setup packet
	DBG("STALL on [");
	pb = (U8 *)&Setup;
    9dca:	4b07      	ldr	r3, [pc, #28]	; (9de8 <StallControlPipe+0x30>)
    9dcc:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < 8; i++) {
    9dce:	2300      	movs	r3, #0
    9dd0:	60fb      	str	r3, [r7, #12]
    9dd2:	e002      	b.n	9dda <StallControlPipe+0x22>
    9dd4:	68fb      	ldr	r3, [r7, #12]
    9dd6:	3301      	adds	r3, #1
    9dd8:	60fb      	str	r3, [r7, #12]
    9dda:	68fb      	ldr	r3, [r7, #12]
    9ddc:	2b07      	cmp	r3, #7
    9dde:	ddf9      	ble.n	9dd4 <StallControlPipe+0x1c>
		DBG(" %02x", *pb++);
	}
	DBG("] stat=%x\n", bEPStat);
}
    9de0:	3710      	adds	r7, #16
    9de2:	46bd      	mov	sp, r7
    9de4:	bd80      	pop	{r7, pc}
    9de6:	bf00      	nop
    9de8:	10000a6c 	.word	0x10000a6c

00009dec <DataIn>:

/**
	Sends next chunk of data (possibly 0 bytes) to host
 */
static void DataIn(void)
{
    9dec:	b580      	push	{r7, lr}
    9dee:	b082      	sub	sp, #8
    9df0:	af00      	add	r7, sp, #0
	int iChunk;

	iChunk = MIN(MAX_PACKET_SIZE0, iResidue);
    9df2:	4b0e      	ldr	r3, [pc, #56]	; (9e2c <DataIn+0x40>)
    9df4:	681b      	ldr	r3, [r3, #0]
    9df6:	2b40      	cmp	r3, #64	; 0x40
    9df8:	bfa8      	it	ge
    9dfa:	2340      	movge	r3, #64	; 0x40
    9dfc:	607b      	str	r3, [r7, #4]
	USBHwEPWrite(0x80, pbData, iChunk);
    9dfe:	4b0c      	ldr	r3, [pc, #48]	; (9e30 <DataIn+0x44>)
    9e00:	681a      	ldr	r2, [r3, #0]
    9e02:	687b      	ldr	r3, [r7, #4]
    9e04:	2080      	movs	r0, #128	; 0x80
    9e06:	4611      	mov	r1, r2
    9e08:	461a      	mov	r2, r3
    9e0a:	f000 fa85 	bl	a318 <USBHwEPWrite>
	pbData += iChunk;
    9e0e:	4b08      	ldr	r3, [pc, #32]	; (9e30 <DataIn+0x44>)
    9e10:	681a      	ldr	r2, [r3, #0]
    9e12:	687b      	ldr	r3, [r7, #4]
    9e14:	4413      	add	r3, r2
    9e16:	4a06      	ldr	r2, [pc, #24]	; (9e30 <DataIn+0x44>)
    9e18:	6013      	str	r3, [r2, #0]
	iResidue -= iChunk;
    9e1a:	4b04      	ldr	r3, [pc, #16]	; (9e2c <DataIn+0x40>)
    9e1c:	681a      	ldr	r2, [r3, #0]
    9e1e:	687b      	ldr	r3, [r7, #4]
    9e20:	1ad3      	subs	r3, r2, r3
    9e22:	4a02      	ldr	r2, [pc, #8]	; (9e2c <DataIn+0x40>)
    9e24:	6013      	str	r3, [r2, #0]
}
    9e26:	3708      	adds	r7, #8
    9e28:	46bd      	mov	sp, r7
    9e2a:	bd80      	pop	{r7, pc}
    9e2c:	10000a78 	.word	0x10000a78
    9e30:	10000a74 	.word	0x10000a74

00009e34 <USBHandleControlTransfer>:
 *
 *	@param [in]	bEP		Endpoint address
 *	@param [in]	bEPStat	Endpoint status
 */
void USBHandleControlTransfer(U8 bEP, U8 bEPStat)
{
    9e34:	b580      	push	{r7, lr}
    9e36:	b084      	sub	sp, #16
    9e38:	af00      	add	r7, sp, #0
    9e3a:	4603      	mov	r3, r0
    9e3c:	460a      	mov	r2, r1
    9e3e:	71fb      	strb	r3, [r7, #7]
    9e40:	4613      	mov	r3, r2
    9e42:	71bb      	strb	r3, [r7, #6]
	int iChunk, iType;

	if (bEP == 0x00) {
    9e44:	79fb      	ldrb	r3, [r7, #7]
    9e46:	2b00      	cmp	r3, #0
    9e48:	f040 8091 	bne.w	9f6e <USBHandleControlTransfer+0x13a>
		// OUT transfer
		if (bEPStat & EP_STATUS_SETUP) {
    9e4c:	79bb      	ldrb	r3, [r7, #6]
    9e4e:	f003 0304 	and.w	r3, r3, #4
    9e52:	2b00      	cmp	r3, #0
    9e54:	d041      	beq.n	9eda <USBHandleControlTransfer+0xa6>
			// setup packet, reset request message state machine
			USBHwEPRead(0x00, (U8 *)&Setup, sizeof(Setup));
    9e56:	2000      	movs	r0, #0
    9e58:	4949      	ldr	r1, [pc, #292]	; (9f80 <USBHandleControlTransfer+0x14c>)
    9e5a:	2208      	movs	r2, #8
    9e5c:	f000 faaa 	bl	a3b4 <USBHwEPRead>
			DBG("S%x", Setup.bRequest);

			// defaults for data pointer and residue
			iType = REQTYPE_GET_TYPE(Setup.bmRequestType);
    9e60:	4b47      	ldr	r3, [pc, #284]	; (9f80 <USBHandleControlTransfer+0x14c>)
    9e62:	781b      	ldrb	r3, [r3, #0]
    9e64:	095b      	lsrs	r3, r3, #5
    9e66:	b2db      	uxtb	r3, r3
    9e68:	f003 0303 	and.w	r3, r3, #3
    9e6c:	60fb      	str	r3, [r7, #12]
			pbData = apbDataStore[iType];
    9e6e:	4a45      	ldr	r2, [pc, #276]	; (9f84 <USBHandleControlTransfer+0x150>)
    9e70:	68fb      	ldr	r3, [r7, #12]
    9e72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9e76:	4a44      	ldr	r2, [pc, #272]	; (9f88 <USBHandleControlTransfer+0x154>)
    9e78:	6013      	str	r3, [r2, #0]
			iResidue = Setup.wLength;
    9e7a:	4b41      	ldr	r3, [pc, #260]	; (9f80 <USBHandleControlTransfer+0x14c>)
    9e7c:	88db      	ldrh	r3, [r3, #6]
    9e7e:	461a      	mov	r2, r3
    9e80:	4b42      	ldr	r3, [pc, #264]	; (9f8c <USBHandleControlTransfer+0x158>)
    9e82:	601a      	str	r2, [r3, #0]
			iLen = Setup.wLength;
    9e84:	4b3e      	ldr	r3, [pc, #248]	; (9f80 <USBHandleControlTransfer+0x14c>)
    9e86:	88db      	ldrh	r3, [r3, #6]
    9e88:	461a      	mov	r2, r3
    9e8a:	4b41      	ldr	r3, [pc, #260]	; (9f90 <USBHandleControlTransfer+0x15c>)
    9e8c:	601a      	str	r2, [r3, #0]

			if ((Setup.wLength == 0) ||
    9e8e:	4b3c      	ldr	r3, [pc, #240]	; (9f80 <USBHandleControlTransfer+0x14c>)
    9e90:	88db      	ldrh	r3, [r3, #6]
    9e92:	2b00      	cmp	r3, #0
    9e94:	d007      	beq.n	9ea6 <USBHandleControlTransfer+0x72>
				(REQTYPE_GET_DIR(Setup.bmRequestType) == REQTYPE_DIR_TO_HOST)) {
    9e96:	4b3a      	ldr	r3, [pc, #232]	; (9f80 <USBHandleControlTransfer+0x14c>)
    9e98:	781b      	ldrb	r3, [r3, #0]
    9e9a:	09db      	lsrs	r3, r3, #7
    9e9c:	b2db      	uxtb	r3, r3
    9e9e:	f003 0301 	and.w	r3, r3, #1
			iType = REQTYPE_GET_TYPE(Setup.bmRequestType);
			pbData = apbDataStore[iType];
			iResidue = Setup.wLength;
			iLen = Setup.wLength;

			if ((Setup.wLength == 0) ||
    9ea2:	2b00      	cmp	r3, #0
    9ea4:	d068      	beq.n	9f78 <USBHandleControlTransfer+0x144>
				(REQTYPE_GET_DIR(Setup.bmRequestType) == REQTYPE_DIR_TO_HOST)) {
				// ask installed handler to process request
				if (!_HandleRequest(&Setup, &iLen, &pbData)) {
    9ea6:	4836      	ldr	r0, [pc, #216]	; (9f80 <USBHandleControlTransfer+0x14c>)
    9ea8:	4939      	ldr	r1, [pc, #228]	; (9f90 <USBHandleControlTransfer+0x15c>)
    9eaa:	4a37      	ldr	r2, [pc, #220]	; (9f88 <USBHandleControlTransfer+0x154>)
    9eac:	f7ff ff4e 	bl	9d4c <_HandleRequest>
    9eb0:	4603      	mov	r3, r0
    9eb2:	2b00      	cmp	r3, #0
    9eb4:	d104      	bne.n	9ec0 <USBHandleControlTransfer+0x8c>
					DBG("_HandleRequest1 failed\n");
					StallControlPipe(bEPStat);
    9eb6:	79bb      	ldrb	r3, [r7, #6]
    9eb8:	4618      	mov	r0, r3
    9eba:	f7ff ff7d 	bl	9db8 <StallControlPipe>
					return;
    9ebe:	e05b      	b.n	9f78 <USBHandleControlTransfer+0x144>
				}
				// send smallest of requested and offered length
				iResidue = MIN(iLen, Setup.wLength);
    9ec0:	4b2f      	ldr	r3, [pc, #188]	; (9f80 <USBHandleControlTransfer+0x14c>)
    9ec2:	88db      	ldrh	r3, [r3, #6]
    9ec4:	461a      	mov	r2, r3
    9ec6:	4b32      	ldr	r3, [pc, #200]	; (9f90 <USBHandleControlTransfer+0x15c>)
    9ec8:	681b      	ldr	r3, [r3, #0]
    9eca:	4293      	cmp	r3, r2
    9ecc:	bfa8      	it	ge
    9ece:	4613      	movge	r3, r2
    9ed0:	4a2e      	ldr	r2, [pc, #184]	; (9f8c <USBHandleControlTransfer+0x158>)
    9ed2:	6013      	str	r3, [r2, #0]
				// send first part (possibly a zero-length status message)
				DataIn();
    9ed4:	f7ff ff8a 	bl	9dec <DataIn>
    9ed8:	e04e      	b.n	9f78 <USBHandleControlTransfer+0x144>
			}
		}
		else {		
			if (iResidue > 0) {
    9eda:	4b2c      	ldr	r3, [pc, #176]	; (9f8c <USBHandleControlTransfer+0x158>)
    9edc:	681b      	ldr	r3, [r3, #0]
    9ede:	2b00      	cmp	r3, #0
    9ee0:	dd3e      	ble.n	9f60 <USBHandleControlTransfer+0x12c>
				// store data
				iChunk = USBHwEPRead(0x00, pbData, iResidue);
    9ee2:	4b29      	ldr	r3, [pc, #164]	; (9f88 <USBHandleControlTransfer+0x154>)
    9ee4:	681a      	ldr	r2, [r3, #0]
    9ee6:	4b29      	ldr	r3, [pc, #164]	; (9f8c <USBHandleControlTransfer+0x158>)
    9ee8:	681b      	ldr	r3, [r3, #0]
    9eea:	2000      	movs	r0, #0
    9eec:	4611      	mov	r1, r2
    9eee:	461a      	mov	r2, r3
    9ef0:	f000 fa60 	bl	a3b4 <USBHwEPRead>
    9ef4:	60b8      	str	r0, [r7, #8]
				if (iChunk < 0) {
    9ef6:	68bb      	ldr	r3, [r7, #8]
    9ef8:	2b00      	cmp	r3, #0
    9efa:	da04      	bge.n	9f06 <USBHandleControlTransfer+0xd2>
					StallControlPipe(bEPStat);
    9efc:	79bb      	ldrb	r3, [r7, #6]
    9efe:	4618      	mov	r0, r3
    9f00:	f7ff ff5a 	bl	9db8 <StallControlPipe>
					return;
    9f04:	e038      	b.n	9f78 <USBHandleControlTransfer+0x144>
				}
				pbData += iChunk;
    9f06:	4b20      	ldr	r3, [pc, #128]	; (9f88 <USBHandleControlTransfer+0x154>)
    9f08:	681a      	ldr	r2, [r3, #0]
    9f0a:	68bb      	ldr	r3, [r7, #8]
    9f0c:	4413      	add	r3, r2
    9f0e:	4a1e      	ldr	r2, [pc, #120]	; (9f88 <USBHandleControlTransfer+0x154>)
    9f10:	6013      	str	r3, [r2, #0]
				iResidue -= iChunk;
    9f12:	4b1e      	ldr	r3, [pc, #120]	; (9f8c <USBHandleControlTransfer+0x158>)
    9f14:	681a      	ldr	r2, [r3, #0]
    9f16:	68bb      	ldr	r3, [r7, #8]
    9f18:	1ad3      	subs	r3, r2, r3
    9f1a:	4a1c      	ldr	r2, [pc, #112]	; (9f8c <USBHandleControlTransfer+0x158>)
    9f1c:	6013      	str	r3, [r2, #0]
				if (iResidue == 0) {
    9f1e:	4b1b      	ldr	r3, [pc, #108]	; (9f8c <USBHandleControlTransfer+0x158>)
    9f20:	681b      	ldr	r3, [r3, #0]
    9f22:	2b00      	cmp	r3, #0
    9f24:	d128      	bne.n	9f78 <USBHandleControlTransfer+0x144>
					// received all, send data to handler
					iType = REQTYPE_GET_TYPE(Setup.bmRequestType);
    9f26:	4b16      	ldr	r3, [pc, #88]	; (9f80 <USBHandleControlTransfer+0x14c>)
    9f28:	781b      	ldrb	r3, [r3, #0]
    9f2a:	095b      	lsrs	r3, r3, #5
    9f2c:	b2db      	uxtb	r3, r3
    9f2e:	f003 0303 	and.w	r3, r3, #3
    9f32:	60fb      	str	r3, [r7, #12]
					pbData = apbDataStore[iType];
    9f34:	4a13      	ldr	r2, [pc, #76]	; (9f84 <USBHandleControlTransfer+0x150>)
    9f36:	68fb      	ldr	r3, [r7, #12]
    9f38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9f3c:	4a12      	ldr	r2, [pc, #72]	; (9f88 <USBHandleControlTransfer+0x154>)
    9f3e:	6013      	str	r3, [r2, #0]
					if (!_HandleRequest(&Setup, &iLen, &pbData)) {
    9f40:	480f      	ldr	r0, [pc, #60]	; (9f80 <USBHandleControlTransfer+0x14c>)
    9f42:	4913      	ldr	r1, [pc, #76]	; (9f90 <USBHandleControlTransfer+0x15c>)
    9f44:	4a10      	ldr	r2, [pc, #64]	; (9f88 <USBHandleControlTransfer+0x154>)
    9f46:	f7ff ff01 	bl	9d4c <_HandleRequest>
    9f4a:	4603      	mov	r3, r0
    9f4c:	2b00      	cmp	r3, #0
    9f4e:	d104      	bne.n	9f5a <USBHandleControlTransfer+0x126>
						DBG("_HandleRequest2 failed\n");
						StallControlPipe(bEPStat);
    9f50:	79bb      	ldrb	r3, [r7, #6]
    9f52:	4618      	mov	r0, r3
    9f54:	f7ff ff30 	bl	9db8 <StallControlPipe>
						return;
    9f58:	e00e      	b.n	9f78 <USBHandleControlTransfer+0x144>
					}
					// send status to host
					DataIn();
    9f5a:	f7ff ff47 	bl	9dec <DataIn>
    9f5e:	e00b      	b.n	9f78 <USBHandleControlTransfer+0x144>
				}
			}
			else {
				// absorb zero-length status message
				iChunk = USBHwEPRead(0x00, NULL, 0);
    9f60:	2000      	movs	r0, #0
    9f62:	2100      	movs	r1, #0
    9f64:	2200      	movs	r2, #0
    9f66:	f000 fa25 	bl	a3b4 <USBHwEPRead>
    9f6a:	60b8      	str	r0, [r7, #8]
    9f6c:	e004      	b.n	9f78 <USBHandleControlTransfer+0x144>
				DBG(iChunk > 0 ? "?" : "");
			}
		}
	}
	else if (bEP == 0x80) {
    9f6e:	79fb      	ldrb	r3, [r7, #7]
    9f70:	2b80      	cmp	r3, #128	; 0x80
    9f72:	d101      	bne.n	9f78 <USBHandleControlTransfer+0x144>
		// IN transfer
		// send more data if available (possibly a 0-length packet)
		DataIn();
    9f74:	f7ff ff3a 	bl	9dec <DataIn>
	}
	else {
		ASSERT(FALSE);
	}
}
    9f78:	3710      	adds	r7, #16
    9f7a:	46bd      	mov	sp, r7
    9f7c:	bd80      	pop	{r7, pc}
    9f7e:	bf00      	nop
    9f80:	10000a6c 	.word	0x10000a6c
    9f84:	10000a90 	.word	0x10000a90
    9f88:	10000a74 	.word	0x10000a74
    9f8c:	10000a78 	.word	0x10000a78
    9f90:	10000a7c 	.word	0x10000a7c

00009f94 <USBRegisterRequestHandler>:
	@param [in]	iType			Type of request, e.g. REQTYPE_TYPE_STANDARD
	@param [in]	*pfnHandler		Callback function pointer
	@param [in]	*pbDataStore	Data storage area for this type of request
 */
void USBRegisterRequestHandler(int iType, TFnHandleRequest *pfnHandler, U8 *pbDataStore)
{
    9f94:	b480      	push	{r7}
    9f96:	b085      	sub	sp, #20
    9f98:	af00      	add	r7, sp, #0
    9f9a:	60f8      	str	r0, [r7, #12]
    9f9c:	60b9      	str	r1, [r7, #8]
    9f9e:	607a      	str	r2, [r7, #4]
	ASSERT(iType >= 0);
	ASSERT(iType < 4);
	apfnReqHandlers[iType] = pfnHandler;
    9fa0:	4907      	ldr	r1, [pc, #28]	; (9fc0 <USBRegisterRequestHandler+0x2c>)
    9fa2:	68fb      	ldr	r3, [r7, #12]
    9fa4:	68ba      	ldr	r2, [r7, #8]
    9fa6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	apbDataStore[iType] = pbDataStore;
    9faa:	4906      	ldr	r1, [pc, #24]	; (9fc4 <USBRegisterRequestHandler+0x30>)
    9fac:	68fb      	ldr	r3, [r7, #12]
    9fae:	687a      	ldr	r2, [r7, #4]
    9fb0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    9fb4:	3714      	adds	r7, #20
    9fb6:	46bd      	mov	sp, r7
    9fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
    9fbc:	4770      	bx	lr
    9fbe:	bf00      	nop
    9fc0:	10000a80 	.word	0x10000a80
    9fc4:	10000a90 	.word	0x10000a90

00009fc8 <HandleUsbReset>:
	USB reset handler
	
	@param [in] bDevStatus	Device status
 */
static void HandleUsbReset(U8 bDevStatus)
{
    9fc8:	b480      	push	{r7}
    9fca:	b083      	sub	sp, #12
    9fcc:	af00      	add	r7, sp, #0
    9fce:	4603      	mov	r3, r0
    9fd0:	71fb      	strb	r3, [r7, #7]
	if (bDevStatus & DEV_STATUS_RESET) {
		DBG("\n!");
	}
}
    9fd2:	370c      	adds	r7, #12
    9fd4:	46bd      	mov	sp, r7
    9fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
    9fda:	4770      	bx	lr

00009fdc <USBInit>:
	installing default callbacks.
	
	@return TRUE if initialisation was successful
 */
BOOL USBInit(void)
{
    9fdc:	b580      	push	{r7, lr}
    9fde:	af00      	add	r7, sp, #0
	// init hardware
	USBHwInit();
    9fe0:	f000 fb2a 	bl	a638 <USBHwInit>
	
	// register bus reset handler
	USBHwRegisterDevIntHandler(HandleUsbReset);
    9fe4:	480d      	ldr	r0, [pc, #52]	; (a01c <USBInit+0x40>)
    9fe6:	f000 f913 	bl	a210 <USBHwRegisterDevIntHandler>
	
	// register control transfer handler on EP0
	USBHwRegisterEPIntHandler(0x00, USBHandleControlTransfer);
    9fea:	2000      	movs	r0, #0
    9fec:	490c      	ldr	r1, [pc, #48]	; (a020 <USBInit+0x44>)
    9fee:	f000 f8dd 	bl	a1ac <USBHwRegisterEPIntHandler>
	USBHwRegisterEPIntHandler(0x80, USBHandleControlTransfer);
    9ff2:	2080      	movs	r0, #128	; 0x80
    9ff4:	490a      	ldr	r1, [pc, #40]	; (a020 <USBInit+0x44>)
    9ff6:	f000 f8d9 	bl	a1ac <USBHwRegisterEPIntHandler>
	
	// setup control endpoints
	USBHwEPConfig(0x00, MAX_PACKET_SIZE0);
    9ffa:	2000      	movs	r0, #0
    9ffc:	2140      	movs	r1, #64	; 0x40
    9ffe:	f000 f8b7 	bl	a170 <USBHwEPConfig>
	USBHwEPConfig(0x80, MAX_PACKET_SIZE0);
    a002:	2080      	movs	r0, #128	; 0x80
    a004:	2140      	movs	r1, #64	; 0x40
    a006:	f000 f8b3 	bl	a170 <USBHwEPConfig>
	
	// register standard request handler
	USBRegisterRequestHandler(REQTYPE_TYPE_STANDARD, USBHandleStandardRequest, abStdReqData);
    a00a:	2000      	movs	r0, #0
    a00c:	4905      	ldr	r1, [pc, #20]	; (a024 <USBInit+0x48>)
    a00e:	4a06      	ldr	r2, [pc, #24]	; (a028 <USBInit+0x4c>)
    a010:	f7ff ffc0 	bl	9f94 <USBRegisterRequestHandler>

	return TRUE;
    a014:	2301      	movs	r3, #1
}
    a016:	4618      	mov	r0, r3
    a018:	bd80      	pop	{r7, pc}
    a01a:	bf00      	nop
    a01c:	00009fc9 	.word	0x00009fc9
    a020:	00009e35 	.word	0x00009e35
    a024:	0000ac71 	.word	0x0000ac71
    a028:	10000aa0 	.word	0x10000aa0

0000a02c <Wait4DevInt>:
    Local function to wait for a device interrupt (and clear it)
        
    @param [in] dwIntr      Bitmask of interrupts to wait for   
 */
static void Wait4DevInt(U32 dwIntr)
{
    a02c:	b480      	push	{r7}
    a02e:	b083      	sub	sp, #12
    a030:	af00      	add	r7, sp, #0
    a032:	6078      	str	r0, [r7, #4]
    // wait for specific interrupt
    while ((USBDevIntSt & dwIntr) != dwIntr);
    a034:	bf00      	nop
    a036:	4b07      	ldr	r3, [pc, #28]	; (a054 <Wait4DevInt+0x28>)
    a038:	681a      	ldr	r2, [r3, #0]
    a03a:	687b      	ldr	r3, [r7, #4]
    a03c:	401a      	ands	r2, r3
    a03e:	687b      	ldr	r3, [r7, #4]
    a040:	429a      	cmp	r2, r3
    a042:	d1f8      	bne.n	a036 <Wait4DevInt+0xa>
    // clear the interrupt bits
    USBDevIntClr = dwIntr;
    a044:	4a04      	ldr	r2, [pc, #16]	; (a058 <Wait4DevInt+0x2c>)
    a046:	687b      	ldr	r3, [r7, #4]
    a048:	6013      	str	r3, [r2, #0]
}
    a04a:	370c      	adds	r7, #12
    a04c:	46bd      	mov	sp, r7
    a04e:	f85d 7b04 	ldr.w	r7, [sp], #4
    a052:	4770      	bx	lr
    a054:	5000c200 	.word	0x5000c200
    a058:	5000c208 	.word	0x5000c208

0000a05c <USBHwCmd>:
    Local function to send a command to the USB protocol engine
        
    @param [in] bCmd        Command to send
 */
static void USBHwCmd(U8 bCmd)
{
    a05c:	b580      	push	{r7, lr}
    a05e:	b082      	sub	sp, #8
    a060:	af00      	add	r7, sp, #0
    a062:	4603      	mov	r3, r0
    a064:	71fb      	strb	r3, [r7, #7]
    // clear CDFULL/CCEMTY
    USBDevIntClr = CDFULL | CCEMTY;
    a066:	4b07      	ldr	r3, [pc, #28]	; (a084 <USBHwCmd+0x28>)
    a068:	2230      	movs	r2, #48	; 0x30
    a06a:	601a      	str	r2, [r3, #0]
    // write command code
    USBCmdCode = 0x00000500 | (bCmd << 16);
    a06c:	4a06      	ldr	r2, [pc, #24]	; (a088 <USBHwCmd+0x2c>)
    a06e:	79fb      	ldrb	r3, [r7, #7]
    a070:	041b      	lsls	r3, r3, #16
    a072:	f443 63a0 	orr.w	r3, r3, #1280	; 0x500
    a076:	6013      	str	r3, [r2, #0]
    Wait4DevInt(CCEMTY);
    a078:	2010      	movs	r0, #16
    a07a:	f7ff ffd7 	bl	a02c <Wait4DevInt>
}
    a07e:	3708      	adds	r7, #8
    a080:	46bd      	mov	sp, r7
    a082:	bd80      	pop	{r7, pc}
    a084:	5000c208 	.word	0x5000c208
    a088:	5000c210 	.word	0x5000c210

0000a08c <USBHwCmdWrite>:
        
    @param [in] bCmd        Command to send
    @param [in] bData       Data to send
 */
static void USBHwCmdWrite(U8 bCmd, U16 bData)
{
    a08c:	b580      	push	{r7, lr}
    a08e:	b082      	sub	sp, #8
    a090:	af00      	add	r7, sp, #0
    a092:	4603      	mov	r3, r0
    a094:	460a      	mov	r2, r1
    a096:	71fb      	strb	r3, [r7, #7]
    a098:	4613      	mov	r3, r2
    a09a:	80bb      	strh	r3, [r7, #4]
    // write command code
    USBHwCmd(bCmd);
    a09c:	79fb      	ldrb	r3, [r7, #7]
    a09e:	4618      	mov	r0, r3
    a0a0:	f7ff ffdc 	bl	a05c <USBHwCmd>

    // write command data
    USBCmdCode = 0x00000100 | (bData << 16);
    a0a4:	4a05      	ldr	r2, [pc, #20]	; (a0bc <USBHwCmdWrite+0x30>)
    a0a6:	88bb      	ldrh	r3, [r7, #4]
    a0a8:	041b      	lsls	r3, r3, #16
    a0aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    a0ae:	6013      	str	r3, [r2, #0]
    Wait4DevInt(CCEMTY);
    a0b0:	2010      	movs	r0, #16
    a0b2:	f7ff ffbb 	bl	a02c <Wait4DevInt>
}
    a0b6:	3708      	adds	r7, #8
    a0b8:	46bd      	mov	sp, r7
    a0ba:	bd80      	pop	{r7, pc}
    a0bc:	5000c210 	.word	0x5000c210

0000a0c0 <USBHwCmdRead>:
    @param [in] bCmd        Command to send

    @return the data
 */
static U8 USBHwCmdRead(U8 bCmd)
{
    a0c0:	b580      	push	{r7, lr}
    a0c2:	b082      	sub	sp, #8
    a0c4:	af00      	add	r7, sp, #0
    a0c6:	4603      	mov	r3, r0
    a0c8:	71fb      	strb	r3, [r7, #7]
    // write command code
    USBHwCmd(bCmd);
    a0ca:	79fb      	ldrb	r3, [r7, #7]
    a0cc:	4618      	mov	r0, r3
    a0ce:	f7ff ffc5 	bl	a05c <USBHwCmd>
    
    // get data
    USBCmdCode = 0x00000200 | (bCmd << 16);
    a0d2:	4a08      	ldr	r2, [pc, #32]	; (a0f4 <USBHwCmdRead+0x34>)
    a0d4:	79fb      	ldrb	r3, [r7, #7]
    a0d6:	041b      	lsls	r3, r3, #16
    a0d8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    a0dc:	6013      	str	r3, [r2, #0]
    Wait4DevInt(CDFULL);
    a0de:	2020      	movs	r0, #32
    a0e0:	f7ff ffa4 	bl	a02c <Wait4DevInt>
    return USBCmdData;
    a0e4:	4b04      	ldr	r3, [pc, #16]	; (a0f8 <USBHwCmdRead+0x38>)
    a0e6:	681b      	ldr	r3, [r3, #0]
    a0e8:	b2db      	uxtb	r3, r3
}
    a0ea:	4618      	mov	r0, r3
    a0ec:	3708      	adds	r7, #8
    a0ee:	46bd      	mov	sp, r7
    a0f0:	bd80      	pop	{r7, pc}
    a0f2:	bf00      	nop
    a0f4:	5000c210 	.word	0x5000c210
    a0f8:	5000c214 	.word	0x5000c214

0000a0fc <USBHwEPRealize>:
        
    @param [in] idx         Endpoint index
    @param [in] wMaxPSize   Maximum packet size for this endpoint
 */
static void USBHwEPRealize(int idx, U16 wMaxPSize)
{
    a0fc:	b580      	push	{r7, lr}
    a0fe:	b082      	sub	sp, #8
    a100:	af00      	add	r7, sp, #0
    a102:	6078      	str	r0, [r7, #4]
    a104:	460b      	mov	r3, r1
    a106:	807b      	strh	r3, [r7, #2]
    USBReEp |= (1 << idx);
    a108:	490a      	ldr	r1, [pc, #40]	; (a134 <USBHwEPRealize+0x38>)
    a10a:	4b0a      	ldr	r3, [pc, #40]	; (a134 <USBHwEPRealize+0x38>)
    a10c:	681b      	ldr	r3, [r3, #0]
    a10e:	2001      	movs	r0, #1
    a110:	687a      	ldr	r2, [r7, #4]
    a112:	fa00 f202 	lsl.w	r2, r0, r2
    a116:	4313      	orrs	r3, r2
    a118:	600b      	str	r3, [r1, #0]
#ifdef LPC17xx
    USBEpIn = idx;
    a11a:	4a07      	ldr	r2, [pc, #28]	; (a138 <USBHwEPRealize+0x3c>)
    a11c:	687b      	ldr	r3, [r7, #4]
    a11e:	6013      	str	r3, [r2, #0]
#else
    USBEpInd = idx;
#endif
    USBMaxPSize = wMaxPSize;
    a120:	4a06      	ldr	r2, [pc, #24]	; (a13c <USBHwEPRealize+0x40>)
    a122:	887b      	ldrh	r3, [r7, #2]
    a124:	6013      	str	r3, [r2, #0]
    Wait4DevInt(EP_RLZED);
    a126:	f44f 7080 	mov.w	r0, #256	; 0x100
    a12a:	f7ff ff7f 	bl	a02c <Wait4DevInt>
}
    a12e:	3708      	adds	r7, #8
    a130:	46bd      	mov	sp, r7
    a132:	bd80      	pop	{r7, pc}
    a134:	5000c244 	.word	0x5000c244
    a138:	5000c248 	.word	0x5000c248
    a13c:	5000c24c 	.word	0x5000c24c

0000a140 <USBHwEPEnable>:
        
    @param [in] idx     Endpoint index
    @param [in] fEnable TRUE to enable, FALSE to disable
 */
static void USBHwEPEnable(int idx, BOOL fEnable)
{
    a140:	b580      	push	{r7, lr}
    a142:	b082      	sub	sp, #8
    a144:	af00      	add	r7, sp, #0
    a146:	6078      	str	r0, [r7, #4]
    a148:	6039      	str	r1, [r7, #0]
    USBHwCmdWrite(CMD_EP_SET_STATUS | idx, fEnable ? 0 : EP_DA);
    a14a:	687b      	ldr	r3, [r7, #4]
    a14c:	b2db      	uxtb	r3, r3
    a14e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    a152:	b2db      	uxtb	r3, r3
    a154:	b2da      	uxtb	r2, r3
    a156:	683b      	ldr	r3, [r7, #0]
    a158:	2b00      	cmp	r3, #0
    a15a:	d001      	beq.n	a160 <USBHwEPEnable+0x20>
    a15c:	2300      	movs	r3, #0
    a15e:	e000      	b.n	a162 <USBHwEPEnable+0x22>
    a160:	2320      	movs	r3, #32
    a162:	4610      	mov	r0, r2
    a164:	4619      	mov	r1, r3
    a166:	f7ff ff91 	bl	a08c <USBHwCmdWrite>
}
    a16a:	3708      	adds	r7, #8
    a16c:	46bd      	mov	sp, r7
    a16e:	bd80      	pop	{r7, pc}

0000a170 <USBHwEPConfig>:
        
    @param [in] bEP             Endpoint number
    @param [in] wMaxPacketSize  Maximum packet size for this EP
 */
void USBHwEPConfig(U8 bEP, U16 wMaxPacketSize)
{
    a170:	b580      	push	{r7, lr}
    a172:	b084      	sub	sp, #16
    a174:	af00      	add	r7, sp, #0
    a176:	4603      	mov	r3, r0
    a178:	460a      	mov	r2, r1
    a17a:	71fb      	strb	r3, [r7, #7]
    a17c:	4613      	mov	r3, r2
    a17e:	80bb      	strh	r3, [r7, #4]
    int idx;
    
    idx = EP2IDX(bEP);
    a180:	79fb      	ldrb	r3, [r7, #7]
    a182:	f003 030f 	and.w	r3, r3, #15
    a186:	005b      	lsls	r3, r3, #1
    a188:	79fa      	ldrb	r2, [r7, #7]
    a18a:	09d2      	lsrs	r2, r2, #7
    a18c:	b2d2      	uxtb	r2, r2
    a18e:	4313      	orrs	r3, r2
    a190:	60fb      	str	r3, [r7, #12]
    
    // realise EP
    USBHwEPRealize(idx, wMaxPacketSize);
    a192:	88bb      	ldrh	r3, [r7, #4]
    a194:	68f8      	ldr	r0, [r7, #12]
    a196:	4619      	mov	r1, r3
    a198:	f7ff ffb0 	bl	a0fc <USBHwEPRealize>

    // enable EP
    USBHwEPEnable(idx, TRUE);
    a19c:	68f8      	ldr	r0, [r7, #12]
    a19e:	2101      	movs	r1, #1
    a1a0:	f7ff ffce 	bl	a140 <USBHwEPEnable>
}
    a1a4:	3710      	adds	r7, #16
    a1a6:	46bd      	mov	sp, r7
    a1a8:	bd80      	pop	{r7, pc}
    a1aa:	bf00      	nop

0000a1ac <USBHwRegisterEPIntHandler>:
        
    @param [in] bEP             Endpoint number
    @param [in] pfnHandler      Callback function
 */
void USBHwRegisterEPIntHandler(U8 bEP, TFnEPIntHandler *pfnHandler)
{
    a1ac:	b480      	push	{r7}
    a1ae:	b085      	sub	sp, #20
    a1b0:	af00      	add	r7, sp, #0
    a1b2:	4603      	mov	r3, r0
    a1b4:	6039      	str	r1, [r7, #0]
    a1b6:	71fb      	strb	r3, [r7, #7]
    int idx;
    
    idx = EP2IDX(bEP);
    a1b8:	79fb      	ldrb	r3, [r7, #7]
    a1ba:	f003 030f 	and.w	r3, r3, #15
    a1be:	005b      	lsls	r3, r3, #1
    a1c0:	79fa      	ldrb	r2, [r7, #7]
    a1c2:	09d2      	lsrs	r2, r2, #7
    a1c4:	b2d2      	uxtb	r2, r2
    a1c6:	4313      	orrs	r3, r2
    a1c8:	60fb      	str	r3, [r7, #12]

    ASSERT(idx<32);

    /* add handler to list of EP handlers */
    _apfnEPIntHandlers[idx / 2] = pfnHandler;
    a1ca:	68fb      	ldr	r3, [r7, #12]
    a1cc:	0fda      	lsrs	r2, r3, #31
    a1ce:	4413      	add	r3, r2
    a1d0:	105b      	asrs	r3, r3, #1
    a1d2:	4619      	mov	r1, r3
    a1d4:	4a0b      	ldr	r2, [pc, #44]	; (a204 <USBHwRegisterEPIntHandler+0x58>)
    a1d6:	683b      	ldr	r3, [r7, #0]
    a1d8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
    
    /* enable EP interrupt */
    USBEpIntEn |= (1 << idx);
    a1dc:	490a      	ldr	r1, [pc, #40]	; (a208 <USBHwRegisterEPIntHandler+0x5c>)
    a1de:	4b0a      	ldr	r3, [pc, #40]	; (a208 <USBHwRegisterEPIntHandler+0x5c>)
    a1e0:	681b      	ldr	r3, [r3, #0]
    a1e2:	2001      	movs	r0, #1
    a1e4:	68fa      	ldr	r2, [r7, #12]
    a1e6:	fa00 f202 	lsl.w	r2, r0, r2
    a1ea:	4313      	orrs	r3, r2
    a1ec:	600b      	str	r3, [r1, #0]
    USBDevIntEn |= EP_SLOW;
    a1ee:	4a07      	ldr	r2, [pc, #28]	; (a20c <USBHwRegisterEPIntHandler+0x60>)
    a1f0:	4b06      	ldr	r3, [pc, #24]	; (a20c <USBHwRegisterEPIntHandler+0x60>)
    a1f2:	681b      	ldr	r3, [r3, #0]
    a1f4:	f043 0304 	orr.w	r3, r3, #4
    a1f8:	6013      	str	r3, [r2, #0]
    
    DBG("Registered handler for EP 0x%x\n", bEP);
}
    a1fa:	3714      	adds	r7, #20
    a1fc:	46bd      	mov	sp, r7
    a1fe:	f85d 7b04 	ldr.w	r7, [sp], #4
    a202:	4770      	bx	lr
    a204:	10000aac 	.word	0x10000aac
    a208:	5000c234 	.word	0x5000c234
    a20c:	5000c204 	.word	0x5000c204

0000a210 <USBHwRegisterDevIntHandler>:
    Registers an device status callback
        
    @param [in] pfnHandler  Callback function
 */
void USBHwRegisterDevIntHandler(TFnDevIntHandler *pfnHandler)
{
    a210:	b480      	push	{r7}
    a212:	b083      	sub	sp, #12
    a214:	af00      	add	r7, sp, #0
    a216:	6078      	str	r0, [r7, #4]
    _pfnDevIntHandler = pfnHandler;
    a218:	4a06      	ldr	r2, [pc, #24]	; (a234 <USBHwRegisterDevIntHandler+0x24>)
    a21a:	687b      	ldr	r3, [r7, #4]
    a21c:	6013      	str	r3, [r2, #0]
    
    // enable device interrupt
    USBDevIntEn |= DEV_STAT;
    a21e:	4a06      	ldr	r2, [pc, #24]	; (a238 <USBHwRegisterDevIntHandler+0x28>)
    a220:	4b05      	ldr	r3, [pc, #20]	; (a238 <USBHwRegisterDevIntHandler+0x28>)
    a222:	681b      	ldr	r3, [r3, #0]
    a224:	f043 0308 	orr.w	r3, r3, #8
    a228:	6013      	str	r3, [r2, #0]

    DBG("Registered handler for device status\n");
}
    a22a:	370c      	adds	r7, #12
    a22c:	46bd      	mov	sp, r7
    a22e:	f85d 7b04 	ldr.w	r7, [sp], #4
    a232:	4770      	bx	lr
    a234:	10000aa8 	.word	0x10000aa8
    a238:	5000c204 	.word	0x5000c204

0000a23c <USBHwSetAddress>:
    Sets the USB address.
        
    @param [in] bAddr       Device address to set
 */
void USBHwSetAddress(U8 bAddr)
{
    a23c:	b580      	push	{r7, lr}
    a23e:	b082      	sub	sp, #8
    a240:	af00      	add	r7, sp, #0
    a242:	4603      	mov	r3, r0
    a244:	71fb      	strb	r3, [r7, #7]
    USBHwCmdWrite(CMD_DEV_SET_ADDRESS, DEV_EN | bAddr);
    a246:	79fb      	ldrb	r3, [r7, #7]
    a248:	f063 037f 	orn	r3, r3, #127	; 0x7f
    a24c:	b2db      	uxtb	r3, r3
    a24e:	b29b      	uxth	r3, r3
    a250:	20d0      	movs	r0, #208	; 0xd0
    a252:	4619      	mov	r1, r3
    a254:	f7ff ff1a 	bl	a08c <USBHwCmdWrite>
}
    a258:	3708      	adds	r7, #8
    a25a:	46bd      	mov	sp, r7
    a25c:	bd80      	pop	{r7, pc}
    a25e:	bf00      	nop

0000a260 <USBHwConnect>:
    Connects or disconnects from the USB bus
        
    @param [in] fConnect    If TRUE, connect, otherwise disconnect
 */
void USBHwConnect(BOOL fConnect)
{
    a260:	b580      	push	{r7, lr}
    a262:	b082      	sub	sp, #8
    a264:	af00      	add	r7, sp, #0
    a266:	6078      	str	r0, [r7, #4]
    FIO0CLR = (1<<14);
  else
    FIO0SET = (1<<14);
#endif
#endif
    USBHwCmdWrite(CMD_DEV_STATUS, fConnect ? CON : 0);
    a268:	687b      	ldr	r3, [r7, #4]
    a26a:	2b00      	cmp	r3, #0
    a26c:	bf14      	ite	ne
    a26e:	2301      	movne	r3, #1
    a270:	2300      	moveq	r3, #0
    a272:	b2db      	uxtb	r3, r3
    a274:	b29b      	uxth	r3, r3
    a276:	20fe      	movs	r0, #254	; 0xfe
    a278:	4619      	mov	r1, r3
    a27a:	f7ff ff07 	bl	a08c <USBHwCmdWrite>
}
    a27e:	3708      	adds	r7, #8
    a280:	46bd      	mov	sp, r7
    a282:	bd80      	pop	{r7, pc}

0000a284 <USBHwNakIntEnable>:
    from NAK interrupt by checking the bits in their bEPStatus argument.
    
    @param [in] bIntBits    Bitmap indicating which NAK interrupts to enable
 */
void USBHwNakIntEnable(U8 bIntBits)
{
    a284:	b580      	push	{r7, lr}
    a286:	b082      	sub	sp, #8
    a288:	af00      	add	r7, sp, #0
    a28a:	4603      	mov	r3, r0
    a28c:	71fb      	strb	r3, [r7, #7]
    USBHwCmdWrite(CMD_DEV_SET_MODE, bIntBits);
    a28e:	79fb      	ldrb	r3, [r7, #7]
    a290:	b29b      	uxth	r3, r3
    a292:	20f3      	movs	r0, #243	; 0xf3
    a294:	4619      	mov	r1, r3
    a296:	f7ff fef9 	bl	a08c <USBHwCmdWrite>
}
    a29a:	3708      	adds	r7, #8
    a29c:	46bd      	mov	sp, r7
    a29e:	bd80      	pop	{r7, pc}

0000a2a0 <USBHwEPGetStatus>:
        
    @param [in] bEP     Endpoint number
    @return Endpoint status byte (containing EP_STATUS_xxx bits)
 */
U8  USBHwEPGetStatus(U8 bEP)
{
    a2a0:	b580      	push	{r7, lr}
    a2a2:	b084      	sub	sp, #16
    a2a4:	af00      	add	r7, sp, #0
    a2a6:	4603      	mov	r3, r0
    a2a8:	71fb      	strb	r3, [r7, #7]
    int idx = EP2IDX(bEP);
    a2aa:	79fb      	ldrb	r3, [r7, #7]
    a2ac:	f003 030f 	and.w	r3, r3, #15
    a2b0:	005b      	lsls	r3, r3, #1
    a2b2:	79fa      	ldrb	r2, [r7, #7]
    a2b4:	09d2      	lsrs	r2, r2, #7
    a2b6:	b2d2      	uxtb	r2, r2
    a2b8:	4313      	orrs	r3, r2
    a2ba:	60fb      	str	r3, [r7, #12]

    return USBHwCmdRead(CMD_EP_SELECT | idx);
    a2bc:	68fb      	ldr	r3, [r7, #12]
    a2be:	b2db      	uxtb	r3, r3
    a2c0:	4618      	mov	r0, r3
    a2c2:	f7ff fefd 	bl	a0c0 <USBHwCmdRead>
    a2c6:	4603      	mov	r3, r0
}
    a2c8:	4618      	mov	r0, r3
    a2ca:	3710      	adds	r7, #16
    a2cc:	46bd      	mov	sp, r7
    a2ce:	bd80      	pop	{r7, pc}

0000a2d0 <USBHwEPStall>:
        
    @param [in] bEP     Endpoint number
    @param [in] fStall  TRUE to stall, FALSE to unstall
 */
void USBHwEPStall(U8 bEP, BOOL fStall)
{
    a2d0:	b580      	push	{r7, lr}
    a2d2:	b084      	sub	sp, #16
    a2d4:	af00      	add	r7, sp, #0
    a2d6:	4603      	mov	r3, r0
    a2d8:	6039      	str	r1, [r7, #0]
    a2da:	71fb      	strb	r3, [r7, #7]
    int idx = EP2IDX(bEP);
    a2dc:	79fb      	ldrb	r3, [r7, #7]
    a2de:	f003 030f 	and.w	r3, r3, #15
    a2e2:	005b      	lsls	r3, r3, #1
    a2e4:	79fa      	ldrb	r2, [r7, #7]
    a2e6:	09d2      	lsrs	r2, r2, #7
    a2e8:	b2d2      	uxtb	r2, r2
    a2ea:	4313      	orrs	r3, r2
    a2ec:	60fb      	str	r3, [r7, #12]

    USBHwCmdWrite(CMD_EP_SET_STATUS | idx, fStall ? EP_ST : 0);
    a2ee:	68fb      	ldr	r3, [r7, #12]
    a2f0:	b2db      	uxtb	r3, r3
    a2f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    a2f6:	b2db      	uxtb	r3, r3
    a2f8:	b2da      	uxtb	r2, r3
    a2fa:	683b      	ldr	r3, [r7, #0]
    a2fc:	2b00      	cmp	r3, #0
    a2fe:	bf14      	ite	ne
    a300:	2301      	movne	r3, #1
    a302:	2300      	moveq	r3, #0
    a304:	b2db      	uxtb	r3, r3
    a306:	b29b      	uxth	r3, r3
    a308:	4610      	mov	r0, r2
    a30a:	4619      	mov	r1, r3
    a30c:	f7ff febe 	bl	a08c <USBHwCmdWrite>
}
    a310:	3710      	adds	r7, #16
    a312:	46bd      	mov	sp, r7
    a314:	bd80      	pop	{r7, pc}
    a316:	bf00      	nop

0000a318 <USBHwEPWrite>:
    @param [in] iLen    Number of bytes to write
            
    @return number of bytes written into the endpoint buffer
*/
int USBHwEPWrite(U8 bEP, U8 *pbBuf, U32 iLen)
{
    a318:	b580      	push	{r7, lr}
    a31a:	b086      	sub	sp, #24
    a31c:	af00      	add	r7, sp, #0
    a31e:	4603      	mov	r3, r0
    a320:	60b9      	str	r1, [r7, #8]
    a322:	607a      	str	r2, [r7, #4]
    a324:	73fb      	strb	r3, [r7, #15]
    U32 idx;
    
    idx = EP2IDX(bEP);
    a326:	7bfb      	ldrb	r3, [r7, #15]
    a328:	f003 030f 	and.w	r3, r3, #15
    a32c:	005b      	lsls	r3, r3, #1
    a32e:	7bfa      	ldrb	r2, [r7, #15]
    a330:	09d2      	lsrs	r2, r2, #7
    a332:	b2d2      	uxtb	r2, r2
    a334:	4313      	orrs	r3, r2
    a336:	617b      	str	r3, [r7, #20]
    
    // set write enable for specific endpoint
    USBCtrl = WR_EN | ((bEP & 0xF) << 2);
    a338:	4a1b      	ldr	r2, [pc, #108]	; (a3a8 <USBHwEPWrite+0x90>)
    a33a:	7bfb      	ldrb	r3, [r7, #15]
    a33c:	f003 030f 	and.w	r3, r3, #15
    a340:	009b      	lsls	r3, r3, #2
    a342:	f043 0302 	orr.w	r3, r3, #2
    a346:	6013      	str	r3, [r2, #0]
    
    // set packet length
    USBTxPLen = iLen;
    a348:	4a18      	ldr	r2, [pc, #96]	; (a3ac <USBHwEPWrite+0x94>)
    a34a:	687b      	ldr	r3, [r7, #4]
    a34c:	6013      	str	r3, [r2, #0]
    
    // write data
    while (USBCtrl & WR_EN) {
    a34e:	e015      	b.n	a37c <USBHwEPWrite+0x64>
        USBTxData = (pbBuf[3] << 24) | (pbBuf[2] << 16) | (pbBuf[1] << 8) | pbBuf[0];
    a350:	4917      	ldr	r1, [pc, #92]	; (a3b0 <USBHwEPWrite+0x98>)
    a352:	68bb      	ldr	r3, [r7, #8]
    a354:	3303      	adds	r3, #3
    a356:	781b      	ldrb	r3, [r3, #0]
    a358:	061a      	lsls	r2, r3, #24
    a35a:	68bb      	ldr	r3, [r7, #8]
    a35c:	3302      	adds	r3, #2
    a35e:	781b      	ldrb	r3, [r3, #0]
    a360:	041b      	lsls	r3, r3, #16
    a362:	431a      	orrs	r2, r3
    a364:	68bb      	ldr	r3, [r7, #8]
    a366:	3301      	adds	r3, #1
    a368:	781b      	ldrb	r3, [r3, #0]
    a36a:	021b      	lsls	r3, r3, #8
    a36c:	4313      	orrs	r3, r2
    a36e:	68ba      	ldr	r2, [r7, #8]
    a370:	7812      	ldrb	r2, [r2, #0]
    a372:	4313      	orrs	r3, r2
    a374:	600b      	str	r3, [r1, #0]
        pbBuf += 4;
    a376:	68bb      	ldr	r3, [r7, #8]
    a378:	3304      	adds	r3, #4
    a37a:	60bb      	str	r3, [r7, #8]
    
    // set packet length
    USBTxPLen = iLen;
    
    // write data
    while (USBCtrl & WR_EN) {
    a37c:	4b0a      	ldr	r3, [pc, #40]	; (a3a8 <USBHwEPWrite+0x90>)
    a37e:	681b      	ldr	r3, [r3, #0]
    a380:	f003 0302 	and.w	r3, r3, #2
    a384:	2b00      	cmp	r3, #0
    a386:	d1e3      	bne.n	a350 <USBHwEPWrite+0x38>
        USBTxData = (pbBuf[3] << 24) | (pbBuf[2] << 16) | (pbBuf[1] << 8) | pbBuf[0];
        pbBuf += 4;
    }

    USBCtrl = 0;
    a388:	4b07      	ldr	r3, [pc, #28]	; (a3a8 <USBHwEPWrite+0x90>)
    a38a:	2200      	movs	r2, #0
    a38c:	601a      	str	r2, [r3, #0]

    // select endpoint and validate buffer
    USBHwCmd(CMD_EP_SELECT | idx);
    a38e:	697b      	ldr	r3, [r7, #20]
    a390:	b2db      	uxtb	r3, r3
    a392:	4618      	mov	r0, r3
    a394:	f7ff fe62 	bl	a05c <USBHwCmd>
    USBHwCmd(CMD_EP_VALIDATE_BUFFER);
    a398:	20fa      	movs	r0, #250	; 0xfa
    a39a:	f7ff fe5f 	bl	a05c <USBHwCmd>
    
    return iLen;
    a39e:	687b      	ldr	r3, [r7, #4]
}
    a3a0:	4618      	mov	r0, r3
    a3a2:	3718      	adds	r7, #24
    a3a4:	46bd      	mov	sp, r7
    a3a6:	bd80      	pop	{r7, pc}
    a3a8:	5000c228 	.word	0x5000c228
    a3ac:	5000c224 	.word	0x5000c224
    a3b0:	5000c21c 	.word	0x5000c21c

0000a3b4 <USBHwEPRead>:
            
    @return the number of bytes available in the EP (possibly more than iMaxLen),
    or <0 in case of error.
 */
int USBHwEPRead(U8 bEP, U8 *pbBuf, U32 iMaxLen)
{
    a3b4:	b580      	push	{r7, lr}
    a3b6:	b088      	sub	sp, #32
    a3b8:	af00      	add	r7, sp, #0
    a3ba:	4603      	mov	r3, r0
    a3bc:	60b9      	str	r1, [r7, #8]
    a3be:	607a      	str	r2, [r7, #4]
    a3c0:	73fb      	strb	r3, [r7, #15]
    U32 i, idx;
    U32 dwData, dwLen;
    
    idx = EP2IDX(bEP);
    a3c2:	7bfb      	ldrb	r3, [r7, #15]
    a3c4:	f003 030f 	and.w	r3, r3, #15
    a3c8:	005b      	lsls	r3, r3, #1
    a3ca:	7bfa      	ldrb	r2, [r7, #15]
    a3cc:	09d2      	lsrs	r2, r2, #7
    a3ce:	b2d2      	uxtb	r2, r2
    a3d0:	4313      	orrs	r3, r2
    a3d2:	617b      	str	r3, [r7, #20]
    
    // set read enable bit for specific endpoint
    USBCtrl = RD_EN | ((bEP & 0xF) << 2);
    a3d4:	4a27      	ldr	r2, [pc, #156]	; (a474 <USBHwEPRead+0xc0>)
    a3d6:	7bfb      	ldrb	r3, [r7, #15]
    a3d8:	f003 030f 	and.w	r3, r3, #15
    a3dc:	009b      	lsls	r3, r3, #2
    a3de:	f043 0301 	orr.w	r3, r3, #1
    a3e2:	6013      	str	r3, [r2, #0]
    
    // wait for PKT_RDY
    do {
        dwLen = USBRxPLen;
    a3e4:	4b24      	ldr	r3, [pc, #144]	; (a478 <USBHwEPRead+0xc4>)
    a3e6:	681b      	ldr	r3, [r3, #0]
    a3e8:	613b      	str	r3, [r7, #16]
    } while ((dwLen & PKT_RDY) == 0);
    a3ea:	693b      	ldr	r3, [r7, #16]
    a3ec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
    a3f0:	2b00      	cmp	r3, #0
    a3f2:	d0f7      	beq.n	a3e4 <USBHwEPRead+0x30>
    
    // packet valid?
    if ((dwLen & DV) == 0) {
    a3f4:	693b      	ldr	r3, [r7, #16]
    a3f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
    a3fa:	2b00      	cmp	r3, #0
    a3fc:	d102      	bne.n	a404 <USBHwEPRead+0x50>
        return -1;
    a3fe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    a402:	e033      	b.n	a46c <USBHwEPRead+0xb8>
    }
    
    // get length
    dwLen &= PKT_LNGTH_MASK;
    a404:	693b      	ldr	r3, [r7, #16]
    a406:	f3c3 0309 	ubfx	r3, r3, #0, #10
    a40a:	613b      	str	r3, [r7, #16]
    
    // get data
    dwData = 0;
    a40c:	2300      	movs	r3, #0
    a40e:	61bb      	str	r3, [r7, #24]
    for (i = 0; i < dwLen; i++) {
    a410:	2300      	movs	r3, #0
    a412:	61fb      	str	r3, [r7, #28]
    a414:	e01a      	b.n	a44c <USBHwEPRead+0x98>
        if ((i % 4) == 0) {
    a416:	69fb      	ldr	r3, [r7, #28]
    a418:	f003 0303 	and.w	r3, r3, #3
    a41c:	2b00      	cmp	r3, #0
    a41e:	d102      	bne.n	a426 <USBHwEPRead+0x72>
            dwData = USBRxData;
    a420:	4b16      	ldr	r3, [pc, #88]	; (a47c <USBHwEPRead+0xc8>)
    a422:	681b      	ldr	r3, [r3, #0]
    a424:	61bb      	str	r3, [r7, #24]
        }
        if ((pbBuf != NULL) && (i < iMaxLen)) {
    a426:	68bb      	ldr	r3, [r7, #8]
    a428:	2b00      	cmp	r3, #0
    a42a:	d009      	beq.n	a440 <USBHwEPRead+0x8c>
    a42c:	69fa      	ldr	r2, [r7, #28]
    a42e:	687b      	ldr	r3, [r7, #4]
    a430:	429a      	cmp	r2, r3
    a432:	d205      	bcs.n	a440 <USBHwEPRead+0x8c>
            pbBuf[i] = dwData & 0xFF;
    a434:	68ba      	ldr	r2, [r7, #8]
    a436:	69fb      	ldr	r3, [r7, #28]
    a438:	4413      	add	r3, r2
    a43a:	69ba      	ldr	r2, [r7, #24]
    a43c:	b2d2      	uxtb	r2, r2
    a43e:	701a      	strb	r2, [r3, #0]
        }
        dwData >>= 8;
    a440:	69bb      	ldr	r3, [r7, #24]
    a442:	0a1b      	lsrs	r3, r3, #8
    a444:	61bb      	str	r3, [r7, #24]
    // get length
    dwLen &= PKT_LNGTH_MASK;
    
    // get data
    dwData = 0;
    for (i = 0; i < dwLen; i++) {
    a446:	69fb      	ldr	r3, [r7, #28]
    a448:	3301      	adds	r3, #1
    a44a:	61fb      	str	r3, [r7, #28]
    a44c:	69fa      	ldr	r2, [r7, #28]
    a44e:	693b      	ldr	r3, [r7, #16]
    a450:	429a      	cmp	r2, r3
    a452:	d3e0      	bcc.n	a416 <USBHwEPRead+0x62>
        }
        dwData >>= 8;
    }

    // make sure RD_EN is clear
    USBCtrl = 0;
    a454:	4b07      	ldr	r3, [pc, #28]	; (a474 <USBHwEPRead+0xc0>)
    a456:	2200      	movs	r2, #0
    a458:	601a      	str	r2, [r3, #0]

    // select endpoint and clear buffer
    USBHwCmd(CMD_EP_SELECT | idx);
    a45a:	697b      	ldr	r3, [r7, #20]
    a45c:	b2db      	uxtb	r3, r3
    a45e:	4618      	mov	r0, r3
    a460:	f7ff fdfc 	bl	a05c <USBHwCmd>
    USBHwCmd(CMD_EP_CLEAR_BUFFER);
    a464:	20f2      	movs	r0, #242	; 0xf2
    a466:	f7ff fdf9 	bl	a05c <USBHwCmd>
    
    return dwLen;
    a46a:	693b      	ldr	r3, [r7, #16]
}
    a46c:	4618      	mov	r0, r3
    a46e:	3720      	adds	r7, #32
    a470:	46bd      	mov	sp, r7
    a472:	bd80      	pop	{r7, pc}
    a474:	5000c228 	.word	0x5000c228
    a478:	5000c220 	.word	0x5000c220
    a47c:	5000c218 	.word	0x5000c218

0000a480 <USBHwConfigDevice>:
    'configured' bit is set in the device status register.
        
    @param [in] fConfigured If TRUE, configure device, else unconfigure
 */
void USBHwConfigDevice(BOOL fConfigured)
{
    a480:	b580      	push	{r7, lr}
    a482:	b082      	sub	sp, #8
    a484:	af00      	add	r7, sp, #0
    a486:	6078      	str	r0, [r7, #4]
    // set configured bit
    USBHwCmdWrite(CMD_DEV_CONFIG, fConfigured ? CONF_DEVICE : 0);
    a488:	687b      	ldr	r3, [r7, #4]
    a48a:	2b00      	cmp	r3, #0
    a48c:	bf14      	ite	ne
    a48e:	2301      	movne	r3, #1
    a490:	2300      	moveq	r3, #0
    a492:	b2db      	uxtb	r3, r3
    a494:	b29b      	uxth	r3, r3
    a496:	20d8      	movs	r0, #216	; 0xd8
    a498:	4619      	mov	r1, r3
    a49a:	f7ff fdf7 	bl	a08c <USBHwCmdWrite>
}
    a49e:	3708      	adds	r7, #8
    a4a0:	46bd      	mov	sp, r7
    a4a2:	bd80      	pop	{r7, pc}

0000a4a4 <USBHwISR>:
    @todo Get all 11 bits of frame number instead of just 8

    Endpoint interrupts are mapped to the slow interrupt
 */
void USBHwISR(void)
{
    a4a4:	b580      	push	{r7, lr}
    a4a6:	b086      	sub	sp, #24
    a4a8:	af00      	add	r7, sp, #0

// LED9 monitors total time in interrupt routine
DEBUG_LED_ON(9);

    // handle device interrupts
    dwStatus = USBDevIntSt;
    a4aa:	4b5b      	ldr	r3, [pc, #364]	; (a618 <USBHwISR+0x174>)
    a4ac:	681b      	ldr	r3, [r3, #0]
    a4ae:	613b      	str	r3, [r7, #16]
    
    // frame interrupt
    if (dwStatus & FRAME) {
    a4b0:	693b      	ldr	r3, [r7, #16]
    a4b2:	f003 0301 	and.w	r3, r3, #1
    a4b6:	2b00      	cmp	r3, #0
    a4b8:	d010      	beq.n	a4dc <USBHwISR+0x38>
        // clear int
        USBDevIntClr = FRAME;
    a4ba:	4b58      	ldr	r3, [pc, #352]	; (a61c <USBHwISR+0x178>)
    a4bc:	2201      	movs	r2, #1
    a4be:	601a      	str	r2, [r3, #0]
        // call handler
        if (_pfnFrameHandler != NULL) {
    a4c0:	4b57      	ldr	r3, [pc, #348]	; (a620 <USBHwISR+0x17c>)
    a4c2:	681b      	ldr	r3, [r3, #0]
    a4c4:	2b00      	cmp	r3, #0
    a4c6:	d009      	beq.n	a4dc <USBHwISR+0x38>
            wFrame = USBHwCmdRead(CMD_DEV_READ_CUR_FRAME_NR);
    a4c8:	20f5      	movs	r0, #245	; 0xf5
    a4ca:	f7ff fdf9 	bl	a0c0 <USBHwCmdRead>
    a4ce:	4603      	mov	r3, r0
    a4d0:	81fb      	strh	r3, [r7, #14]
            _pfnFrameHandler(wFrame);
    a4d2:	4b53      	ldr	r3, [pc, #332]	; (a620 <USBHwISR+0x17c>)
    a4d4:	681b      	ldr	r3, [r3, #0]
    a4d6:	89fa      	ldrh	r2, [r7, #14]
    a4d8:	4610      	mov	r0, r2
    a4da:	4798      	blx	r3
        }
    }
    
    // device status interrupt
    if (dwStatus & DEV_STAT) {
    a4dc:	693b      	ldr	r3, [r7, #16]
    a4de:	f003 0308 	and.w	r3, r3, #8
    a4e2:	2b00      	cmp	r3, #0
    a4e4:	d02b      	beq.n	a53e <USBHwISR+0x9a>
        /*  Clear DEV_STAT interrupt before reading DEV_STAT register.
            This prevents corrupted device status reads, see
            LPC2148 User manual revision 2, 25 july 2006.
        */
        USBDevIntClr = DEV_STAT;
    a4e6:	4b4d      	ldr	r3, [pc, #308]	; (a61c <USBHwISR+0x178>)
    a4e8:	2208      	movs	r2, #8
    a4ea:	601a      	str	r2, [r3, #0]
        bDevStat = USBHwCmdRead(CMD_DEV_STATUS);
    a4ec:	20fe      	movs	r0, #254	; 0xfe
    a4ee:	f7ff fde7 	bl	a0c0 <USBHwCmdRead>
    a4f2:	4603      	mov	r3, r0
    a4f4:	737b      	strb	r3, [r7, #13]
        if (bDevStat & (CON_CH | SUS_CH | RST)) {
    a4f6:	7b7b      	ldrb	r3, [r7, #13]
    a4f8:	f003 031a 	and.w	r3, r3, #26
    a4fc:	2b00      	cmp	r3, #0
    a4fe:	d01e      	beq.n	a53e <USBHwISR+0x9a>
            // convert device status into something HW independent
            bStat = ((bDevStat & CON) ? DEV_STATUS_CONNECT : 0) |
    a500:	7b7b      	ldrb	r3, [r7, #13]
    a502:	f003 0301 	and.w	r3, r3, #1
    a506:	2b00      	cmp	r3, #0
    a508:	bf14      	ite	ne
    a50a:	2301      	movne	r3, #1
    a50c:	2300      	moveq	r3, #0
    a50e:	b2db      	uxtb	r3, r3
    a510:	b2da      	uxtb	r2, r3
    a512:	7b7b      	ldrb	r3, [r7, #13]
    a514:	f003 0304 	and.w	r3, r3, #4
    a518:	b2db      	uxtb	r3, r3
    a51a:	4313      	orrs	r3, r2
    a51c:	b2da      	uxtb	r2, r3
    a51e:	7b7b      	ldrb	r3, [r7, #13]
    a520:	f003 0310 	and.w	r3, r3, #16
    a524:	b2db      	uxtb	r3, r3
    a526:	4313      	orrs	r3, r2
    a528:	b2db      	uxtb	r3, r3
    a52a:	733b      	strb	r3, [r7, #12]
                    ((bDevStat & SUS) ? DEV_STATUS_SUSPEND : 0) |
                    ((bDevStat & RST) ? DEV_STATUS_RESET : 0);
            // call handler
            if (_pfnDevIntHandler != NULL) {
    a52c:	4b3d      	ldr	r3, [pc, #244]	; (a624 <USBHwISR+0x180>)
    a52e:	681b      	ldr	r3, [r3, #0]
    a530:	2b00      	cmp	r3, #0
    a532:	d004      	beq.n	a53e <USBHwISR+0x9a>
DEBUG_LED_ON(8);        
                _pfnDevIntHandler(bStat);
    a534:	4b3b      	ldr	r3, [pc, #236]	; (a624 <USBHwISR+0x180>)
    a536:	681b      	ldr	r3, [r3, #0]
    a538:	7b3a      	ldrb	r2, [r7, #12]
    a53a:	4610      	mov	r0, r2
    a53c:	4798      	blx	r3
            }
        }
    }
    
    // endpoint interrupt
    if (dwStatus & EP_SLOW) {
    a53e:	693b      	ldr	r3, [r7, #16]
    a540:	f003 0304 	and.w	r3, r3, #4
    a544:	2b00      	cmp	r3, #0
    a546:	d063      	beq.n	a610 <USBHwISR+0x16c>
        // clear EP_SLOW
        USBDevIntClr = EP_SLOW;
    a548:	4b34      	ldr	r3, [pc, #208]	; (a61c <USBHwISR+0x178>)
    a54a:	2204      	movs	r2, #4
    a54c:	601a      	str	r2, [r3, #0]
        // check all endpoints
        for (i = 0; i < 32; i++) {
    a54e:	2300      	movs	r3, #0
    a550:	617b      	str	r3, [r7, #20]
    a552:	e05a      	b.n	a60a <USBHwISR+0x166>
            dwIntBit = (1 << i);
    a554:	2201      	movs	r2, #1
    a556:	697b      	ldr	r3, [r7, #20]
    a558:	fa02 f303 	lsl.w	r3, r2, r3
    a55c:	60bb      	str	r3, [r7, #8]
            if (USBEpIntSt & dwIntBit) {
    a55e:	4b32      	ldr	r3, [pc, #200]	; (a628 <USBHwISR+0x184>)
    a560:	681a      	ldr	r2, [r3, #0]
    a562:	68bb      	ldr	r3, [r7, #8]
    a564:	4013      	ands	r3, r2
    a566:	2b00      	cmp	r3, #0
    a568:	d04c      	beq.n	a604 <USBHwISR+0x160>
                // clear int (and retrieve status)
                USBEpIntClr = dwIntBit;
    a56a:	4a30      	ldr	r2, [pc, #192]	; (a62c <USBHwISR+0x188>)
    a56c:	68bb      	ldr	r3, [r7, #8]
    a56e:	6013      	str	r3, [r2, #0]
                Wait4DevInt(CDFULL);
    a570:	2020      	movs	r0, #32
    a572:	f7ff fd5b 	bl	a02c <Wait4DevInt>
                bEPStat = USBCmdData;
    a576:	4b2e      	ldr	r3, [pc, #184]	; (a630 <USBHwISR+0x18c>)
    a578:	681b      	ldr	r3, [r3, #0]
    a57a:	71fb      	strb	r3, [r7, #7]
                // convert EP pipe stat into something HW independent
                bStat = ((bEPStat & EPSTAT_FE) ? EP_STATUS_DATA : 0) |
    a57c:	79fb      	ldrb	r3, [r7, #7]
    a57e:	f003 0301 	and.w	r3, r3, #1
    a582:	2b00      	cmp	r3, #0
    a584:	bf14      	ite	ne
    a586:	2301      	movne	r3, #1
    a588:	2300      	moveq	r3, #0
    a58a:	b2db      	uxtb	r3, r3
    a58c:	b2da      	uxtb	r2, r3
    a58e:	79fb      	ldrb	r3, [r7, #7]
    a590:	f003 0302 	and.w	r3, r3, #2
    a594:	b2db      	uxtb	r3, r3
    a596:	4313      	orrs	r3, r2
    a598:	b2da      	uxtb	r2, r3
    a59a:	79fb      	ldrb	r3, [r7, #7]
    a59c:	f003 0304 	and.w	r3, r3, #4
    a5a0:	b2db      	uxtb	r3, r3
    a5a2:	4313      	orrs	r3, r2
    a5a4:	b2da      	uxtb	r2, r3
    a5a6:	79fb      	ldrb	r3, [r7, #7]
    a5a8:	f003 0310 	and.w	r3, r3, #16
    a5ac:	b2db      	uxtb	r3, r3
    a5ae:	4313      	orrs	r3, r2
    a5b0:	b2da      	uxtb	r2, r3
    a5b2:	79fb      	ldrb	r3, [r7, #7]
    a5b4:	f003 0308 	and.w	r3, r3, #8
    a5b8:	b2db      	uxtb	r3, r3
    a5ba:	4313      	orrs	r3, r2
    a5bc:	b2db      	uxtb	r3, r3
    a5be:	733b      	strb	r3, [r7, #12]
                        ((bEPStat & EPSTAT_ST) ? EP_STATUS_STALLED : 0) |
                        ((bEPStat & EPSTAT_STP) ? EP_STATUS_SETUP : 0) |
                        ((bEPStat & EPSTAT_EPN) ? EP_STATUS_NACKED : 0) |
                        ((bEPStat & EPSTAT_PO) ? EP_STATUS_ERROR : 0);
                // call handler
                if (_apfnEPIntHandlers[i / 2] != NULL) {
    a5c0:	697b      	ldr	r3, [r7, #20]
    a5c2:	0fda      	lsrs	r2, r3, #31
    a5c4:	4413      	add	r3, r2
    a5c6:	105b      	asrs	r3, r3, #1
    a5c8:	461a      	mov	r2, r3
    a5ca:	4b1a      	ldr	r3, [pc, #104]	; (a634 <USBHwISR+0x190>)
    a5cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    a5d0:	2b00      	cmp	r3, #0
    a5d2:	d017      	beq.n	a604 <USBHwISR+0x160>
DEBUG_LED_ON(10);       
                    _apfnEPIntHandlers[i / 2](IDX2EP(i), bStat);
    a5d4:	697b      	ldr	r3, [r7, #20]
    a5d6:	0fda      	lsrs	r2, r3, #31
    a5d8:	4413      	add	r3, r2
    a5da:	105b      	asrs	r3, r3, #1
    a5dc:	461a      	mov	r2, r3
    a5de:	4b15      	ldr	r3, [pc, #84]	; (a634 <USBHwISR+0x190>)
    a5e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    a5e4:	697a      	ldr	r2, [r7, #20]
    a5e6:	01d2      	lsls	r2, r2, #7
    a5e8:	b2d1      	uxtb	r1, r2
    a5ea:	697a      	ldr	r2, [r7, #20]
    a5ec:	1052      	asrs	r2, r2, #1
    a5ee:	b2d2      	uxtb	r2, r2
    a5f0:	f002 020f 	and.w	r2, r2, #15
    a5f4:	b2d2      	uxtb	r2, r2
    a5f6:	430a      	orrs	r2, r1
    a5f8:	b2d2      	uxtb	r2, r2
    a5fa:	b2d1      	uxtb	r1, r2
    a5fc:	7b3a      	ldrb	r2, [r7, #12]
    a5fe:	4608      	mov	r0, r1
    a600:	4611      	mov	r1, r2
    a602:	4798      	blx	r3
    // endpoint interrupt
    if (dwStatus & EP_SLOW) {
        // clear EP_SLOW
        USBDevIntClr = EP_SLOW;
        // check all endpoints
        for (i = 0; i < 32; i++) {
    a604:	697b      	ldr	r3, [r7, #20]
    a606:	3301      	adds	r3, #1
    a608:	617b      	str	r3, [r7, #20]
    a60a:	697b      	ldr	r3, [r7, #20]
    a60c:	2b1f      	cmp	r3, #31
    a60e:	dda1      	ble.n	a554 <USBHwISR+0xb0>
            }
        }
    }
    
DEBUG_LED_OFF(9);       
}
    a610:	3718      	adds	r7, #24
    a612:	46bd      	mov	sp, r7
    a614:	bd80      	pop	{r7, pc}
    a616:	bf00      	nop
    a618:	5000c200 	.word	0x5000c200
    a61c:	5000c208 	.word	0x5000c208
    a620:	10000aec 	.word	0x10000aec
    a624:	10000aa8 	.word	0x10000aa8
    a628:	5000c230 	.word	0x5000c230
    a62c:	5000c238 	.word	0x5000c238
    a630:	5000c214 	.word	0x5000c214
    a634:	10000aac 	.word	0x10000aac

0000a638 <USBHwInit>:
    acts as a pull-up and so prevents detection of USB disconnect.
        
    @return TRUE if the hardware was successfully initialised
 */
BOOL USBHwInit(void)
{
    a638:	b580      	push	{r7, lr}
    a63a:	af00      	add	r7, sp, #0
#ifdef LPC17xx
	// P2.9 is USB_CONNECT
    PINSEL4 = (PINSEL4 & ~(3 << 18)) | (1 << 18);
    a63c:	4a2d      	ldr	r2, [pc, #180]	; (a6f4 <USBHwInit+0xbc>)
    a63e:	4b2d      	ldr	r3, [pc, #180]	; (a6f4 <USBHwInit+0xbc>)
    a640:	681b      	ldr	r3, [r3, #0]
    a642:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
    a646:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
    a64a:	6013      	str	r3, [r2, #0]

	// P1.18 is USB_UP_LED
    PINSEL3 = (PINSEL3 & ~(3 << 4)) | (1 << 4);
    a64c:	4a2a      	ldr	r2, [pc, #168]	; (a6f8 <USBHwInit+0xc0>)
    a64e:	4b2a      	ldr	r3, [pc, #168]	; (a6f8 <USBHwInit+0xc0>)
    a650:	681b      	ldr	r3, [r3, #0]
    a652:	f023 0330 	bic.w	r3, r3, #48	; 0x30
    a656:	f043 0310 	orr.w	r3, r3, #16
    a65a:	6013      	str	r3, [r2, #0]

	// P1.30 is VBUS
    PINSEL3 = (PINSEL3 & ~(3 << 28)) | (2 << 28);
    a65c:	4a26      	ldr	r2, [pc, #152]	; (a6f8 <USBHwInit+0xc0>)
    a65e:	4b26      	ldr	r3, [pc, #152]	; (a6f8 <USBHwInit+0xc0>)
    a660:	681b      	ldr	r3, [r3, #0]
    a662:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
    a666:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
    a66a:	6013      	str	r3, [r2, #0]

	// P0.29 is USB_D+
    PINSEL1 = (PINSEL1 & ~(3 << 26)) | (1 << 26);
    a66c:	4a23      	ldr	r2, [pc, #140]	; (a6fc <USBHwInit+0xc4>)
    a66e:	4b23      	ldr	r3, [pc, #140]	; (a6fc <USBHwInit+0xc4>)
    a670:	681b      	ldr	r3, [r3, #0]
    a672:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
    a676:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
    a67a:	6013      	str	r3, [r2, #0]

	// P0.30 is USB_D-
    PINSEL1 = (PINSEL1 & ~(3 << 28)) | (1 << 28);
    a67c:	4a1f      	ldr	r2, [pc, #124]	; (a6fc <USBHwInit+0xc4>)
    a67e:	4b1f      	ldr	r3, [pc, #124]	; (a6fc <USBHwInit+0xc4>)
    a680:	681b      	ldr	r3, [r3, #0]
    a682:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
    a686:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    a68a:	6013      	str	r3, [r2, #0]

	// enable PUSB
	PCONP |= PCONP_PCUSB;
    a68c:	4a1c      	ldr	r2, [pc, #112]	; (a700 <USBHwInit+0xc8>)
    a68e:	4b1c      	ldr	r3, [pc, #112]	; (a700 <USBHwInit+0xc8>)
    a690:	681b      	ldr	r3, [r3, #0]
    a692:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    a696:	6013      	str	r3, [r2, #0]

	/* enable the USB controller clocks */
    USBClkCtrl |= (USBClkCtrl_DEV_CLK_EN | USBClkCtrl_AHB_CLK_EN);
    a698:	4a1a      	ldr	r2, [pc, #104]	; (a704 <USBHwInit+0xcc>)
    a69a:	4b1a      	ldr	r3, [pc, #104]	; (a704 <USBHwInit+0xcc>)
    a69c:	681b      	ldr	r3, [r3, #0]
    a69e:	f043 0312 	orr.w	r3, r3, #18
    a6a2:	6013      	str	r3, [r2, #0]
    while (!(USBClkSt & USBClkSt_DEV_CLK_ON));
    a6a4:	bf00      	nop
    a6a6:	4b18      	ldr	r3, [pc, #96]	; (a708 <USBHwInit+0xd0>)
    a6a8:	681b      	ldr	r3, [r3, #0]
    a6aa:	f003 0302 	and.w	r3, r3, #2
    a6ae:	2b00      	cmp	r3, #0
    a6b0:	d0f9      	beq.n	a6a6 <USBHwInit+0x6e>
    while (!(USBClkSt & USBClkSt_AHB_CLK_ON));
    a6b2:	bf00      	nop
    a6b4:	4b14      	ldr	r3, [pc, #80]	; (a708 <USBHwInit+0xd0>)
    a6b6:	681b      	ldr	r3, [r3, #0]
    a6b8:	f003 0310 	and.w	r3, r3, #16
    a6bc:	2b00      	cmp	r3, #0
    a6be:	d0f9      	beq.n	a6b4 <USBHwInit+0x7c>
#endif

#endif
    
    // disable/clear all interrupts for now
    USBDevIntEn = 0;
    a6c0:	4b12      	ldr	r3, [pc, #72]	; (a70c <USBHwInit+0xd4>)
    a6c2:	2200      	movs	r2, #0
    a6c4:	601a      	str	r2, [r3, #0]
    USBDevIntClr = 0xFFFFFFFF;
    a6c6:	4b12      	ldr	r3, [pc, #72]	; (a710 <USBHwInit+0xd8>)
    a6c8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    a6cc:	601a      	str	r2, [r3, #0]
    USBDevIntPri = 0;
    a6ce:	4b11      	ldr	r3, [pc, #68]	; (a714 <USBHwInit+0xdc>)
    a6d0:	2200      	movs	r2, #0
    a6d2:	601a      	str	r2, [r3, #0]

    USBEpIntEn = 0;
    a6d4:	4b10      	ldr	r3, [pc, #64]	; (a718 <USBHwInit+0xe0>)
    a6d6:	2200      	movs	r2, #0
    a6d8:	601a      	str	r2, [r3, #0]
    USBEpIntClr = 0xFFFFFFFF;
    a6da:	4b10      	ldr	r3, [pc, #64]	; (a71c <USBHwInit+0xe4>)
    a6dc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    a6e0:	601a      	str	r2, [r3, #0]
    USBEpIntPri = 0;
    a6e2:	4b0f      	ldr	r3, [pc, #60]	; (a720 <USBHwInit+0xe8>)
    a6e4:	2200      	movs	r2, #0
    a6e6:	601a      	str	r2, [r3, #0]

    // by default, only ACKs generate interrupts
    USBHwNakIntEnable(0);
    a6e8:	2000      	movs	r0, #0
    a6ea:	f7ff fdcb 	bl	a284 <USBHwNakIntEnable>
    // init debug leds
    DEBUG_LED_INIT(8);
    DEBUG_LED_INIT(9);
    DEBUG_LED_INIT(10);

    return TRUE;
    a6ee:	2301      	movs	r3, #1
}
    a6f0:	4618      	mov	r0, r3
    a6f2:	bd80      	pop	{r7, pc}
    a6f4:	4002c010 	.word	0x4002c010
    a6f8:	4002c00c 	.word	0x4002c00c
    a6fc:	4002c004 	.word	0x4002c004
    a700:	400fc0c4 	.word	0x400fc0c4
    a704:	5000cff4 	.word	0x5000cff4
    a708:	5000cff8 	.word	0x5000cff8
    a70c:	5000c204 	.word	0x5000c204
    a710:	5000c208 	.word	0x5000c208
    a714:	5000c22c 	.word	0x5000c22c
    a718:	5000c234 	.word	0x5000c234
    a71c:	5000c238 	.word	0x5000c238
    a720:	5000c240 	.word	0x5000c240

0000a724 <USBFilterOsVendorMessage>:
	@param [out]	*ppbData	Descriptor data
	
	@return TRUE if the request was handled by this filter, FALSE otherwise
 */
BOOL USBFilterOsVendorMessage(TSetupPacket *pSetup, BOOL *pfSuccess, int *piLen, U8 **ppbData)
{
    a724:	b480      	push	{r7}
    a726:	b089      	sub	sp, #36	; 0x24
    a728:	af00      	add	r7, sp, #0
    a72a:	60f8      	str	r0, [r7, #12]
    a72c:	60b9      	str	r1, [r7, #8]
    a72e:	607a      	str	r2, [r7, #4]
    a730:	603b      	str	r3, [r7, #0]
	if(bMsVendorIndex == 0)	{
    a732:	4b2d      	ldr	r3, [pc, #180]	; (a7e8 <USBFilterOsVendorMessage+0xc4>)
    a734:	781b      	ldrb	r3, [r3, #0]
    a736:	2b00      	cmp	r3, #0
    a738:	d101      	bne.n	a73e <USBFilterOsVendorMessage+0x1a>
		// Feature is disabled.
		return FALSE;
    a73a:	2300      	movs	r3, #0
    a73c:	e04e      	b.n	a7dc <USBFilterOsVendorMessage+0xb8>
	}
	
	if(pSetup->bRequest == bMsVendorIndex) {
    a73e:	68fb      	ldr	r3, [r7, #12]
    a740:	785a      	ldrb	r2, [r3, #1]
    a742:	4b29      	ldr	r3, [pc, #164]	; (a7e8 <USBFilterOsVendorMessage+0xc4>)
    a744:	781b      	ldrb	r3, [r3, #0]
    a746:	429a      	cmp	r2, r3
    a748:	d147      	bne.n	a7da <USBFilterOsVendorMessage+0xb6>
		// Fail unless we make it to the end.
		*pfSuccess = FALSE;
    a74a:	68bb      	ldr	r3, [r7, #8]
    a74c:	2200      	movs	r2, #0
    a74e:	601a      	str	r2, [r3, #0]
	
		int iRequestLength = pSetup->wLength;
    a750:	68fb      	ldr	r3, [r7, #12]
    a752:	88db      	ldrh	r3, [r3, #6]
    a754:	61fb      	str	r3, [r7, #28]
		U8 bInterfaceNumber = GET_OS_DESC_INTERFACE(pSetup->wValue);
    a756:	68fb      	ldr	r3, [r7, #12]
    a758:	885b      	ldrh	r3, [r3, #2]
    a75a:	76fb      	strb	r3, [r7, #27]
		U8 bPageNumber = GET_OS_DESC_PAGE(pSetup->wValue);
    a75c:	68fb      	ldr	r3, [r7, #12]
    a75e:	885b      	ldrh	r3, [r3, #2]
    a760:	0a1b      	lsrs	r3, r3, #8
    a762:	b29b      	uxth	r3, r3
    a764:	76bb      	strb	r3, [r7, #26]
	
		switch (pSetup->wIndex) {
    a766:	68fb      	ldr	r3, [r7, #12]
    a768:	889b      	ldrh	r3, [r3, #4]
    a76a:	2b04      	cmp	r3, #4
    a76c:	d002      	beq.n	a774 <USBFilterOsVendorMessage+0x50>
    a76e:	2b05      	cmp	r3, #5
    a770:	d007      	beq.n	a782 <USBFilterOsVendorMessage+0x5e>
    a772:	e00d      	b.n	a790 <USBFilterOsVendorMessage+0x6c>
		case DESC_EXT_OS_FEATURES:
			*ppbData = (U8*)abExtendedOsFeatureDescriptor;
    a774:	683b      	ldr	r3, [r7, #0]
    a776:	4a1d      	ldr	r2, [pc, #116]	; (a7ec <USBFilterOsVendorMessage+0xc8>)
    a778:	601a      	str	r2, [r3, #0]
			*piLen = sizeof(abExtendedOsFeatureDescriptor);
    a77a:	687b      	ldr	r3, [r7, #4]
    a77c:	2228      	movs	r2, #40	; 0x28
    a77e:	601a      	str	r2, [r3, #0]
			break;
    a780:	e008      	b.n	a794 <USBFilterOsVendorMessage+0x70>
			
		case DESC_EXT_OS_PROPERTIES:
			*ppbData = abExtendedPropertiesFeatureDescriptor;
    a782:	683b      	ldr	r3, [r7, #0]
    a784:	4a1a      	ldr	r2, [pc, #104]	; (a7f0 <USBFilterOsVendorMessage+0xcc>)
    a786:	601a      	str	r2, [r3, #0]
			*piLen = sizeof(abExtendedPropertiesFeatureDescriptor);			
    a788:	687b      	ldr	r3, [r7, #4]
    a78a:	2292      	movs	r2, #146	; 0x92
    a78c:	601a      	str	r2, [r3, #0]
			break;
    a78e:	e001      	b.n	a794 <USBFilterOsVendorMessage+0x70>

		default:
			return TRUE;
    a790:	2301      	movs	r3, #1
    a792:	e023      	b.n	a7dc <USBFilterOsVendorMessage+0xb8>
		}
		
		// Decide what portion of the descriptor to return.
		int iPageOffset = bPageNumber*0x10000; // This will probably always be zero...
    a794:	7ebb      	ldrb	r3, [r7, #26]
    a796:	041b      	lsls	r3, r3, #16
    a798:	617b      	str	r3, [r7, #20]
		if (*piLen < iPageOffset) {
    a79a:	687b      	ldr	r3, [r7, #4]
    a79c:	681a      	ldr	r2, [r3, #0]
    a79e:	697b      	ldr	r3, [r7, #20]
    a7a0:	429a      	cmp	r2, r3
    a7a2:	da01      	bge.n	a7a8 <USBFilterOsVendorMessage+0x84>
			// Not enough data for the requested offset.
			return TRUE;
    a7a4:	2301      	movs	r3, #1
    a7a6:	e019      	b.n	a7dc <USBFilterOsVendorMessage+0xb8>
		}
		*ppbData += iPageOffset;
    a7a8:	683b      	ldr	r3, [r7, #0]
    a7aa:	681a      	ldr	r2, [r3, #0]
    a7ac:	697b      	ldr	r3, [r7, #20]
    a7ae:	441a      	add	r2, r3
    a7b0:	683b      	ldr	r3, [r7, #0]
    a7b2:	601a      	str	r2, [r3, #0]
		*piLen -= iPageOffset;
    a7b4:	687b      	ldr	r3, [r7, #4]
    a7b6:	681a      	ldr	r2, [r3, #0]
    a7b8:	697b      	ldr	r3, [r7, #20]
    a7ba:	1ad2      	subs	r2, r2, r3
    a7bc:	687b      	ldr	r3, [r7, #4]
    a7be:	601a      	str	r2, [r3, #0]
		
		if (*piLen > iRequestLength) {
    a7c0:	687b      	ldr	r3, [r7, #4]
    a7c2:	681a      	ldr	r2, [r3, #0]
    a7c4:	69fb      	ldr	r3, [r7, #28]
    a7c6:	429a      	cmp	r2, r3
    a7c8:	dd02      	ble.n	a7d0 <USBFilterOsVendorMessage+0xac>
			// Clip data longer than the requested length
			*piLen = iRequestLength;
    a7ca:	687b      	ldr	r3, [r7, #4]
    a7cc:	69fa      	ldr	r2, [r7, #28]
    a7ce:	601a      	str	r2, [r3, #0]
		}
	
		*pfSuccess = TRUE;
    a7d0:	68bb      	ldr	r3, [r7, #8]
    a7d2:	2201      	movs	r2, #1
    a7d4:	601a      	str	r2, [r3, #0]
		return TRUE;
    a7d6:	2301      	movs	r3, #1
    a7d8:	e000      	b.n	a7dc <USBFilterOsVendorMessage+0xb8>
	}
	
	// These are not the requests you are looking for
	return FALSE;
    a7da:	2300      	movs	r3, #0
}
    a7dc:	4618      	mov	r0, r3
    a7de:	3724      	adds	r7, #36	; 0x24
    a7e0:	46bd      	mov	sp, r7
    a7e2:	f85d 7b04 	ldr.w	r7, [sp], #4
    a7e6:	4770      	bx	lr
    a7e8:	10000afc 	.word	0x10000afc
    a7ec:	0000b8f4 	.word	0x0000b8f4
    a7f0:	100008cc 	.word	0x100008cc

0000a7f4 <USBRegisterWinusbInterface>:
	@param [in]		pcInterfaceGuid			ASCII String GUID in curly braces
												Windows will use this as a 
												Device Interface GUID
 */
void USBRegisterWinusbInterface(U8 bVendorRequestIndex, const char* pcInterfaceGuid)
{
    a7f4:	b480      	push	{r7}
    a7f6:	b087      	sub	sp, #28
    a7f8:	af00      	add	r7, sp, #0
    a7fa:	4603      	mov	r3, r0
    a7fc:	6039      	str	r1, [r7, #0]
    a7fe:	71fb      	strb	r3, [r7, #7]
	bMsVendorIndex = bVendorRequestIndex;
    a800:	4a18      	ldr	r2, [pc, #96]	; (a864 <USBRegisterWinusbInterface+0x70>)
    a802:	79fb      	ldrb	r3, [r7, #7]
    a804:	7013      	strb	r3, [r2, #0]
	
	if(!pcInterfaceGuid) {
    a806:	683b      	ldr	r3, [r7, #0]
    a808:	2b00      	cmp	r3, #0
    a80a:	d100      	bne.n	a80e <USBRegisterWinusbInterface+0x1a>
		return; // Trust that caller is actually specifying this with nonzero RequestIndex.
    a80c:	e024      	b.n	a858 <USBRegisterWinusbInterface+0x64>
	}
	
	// Copy GUID into Extended Properties feature descriptor.
	// Trust that the caller did the right thing, but ensure double null termination if string terminates early.
	U8* pbWriteCursor = abExtendedPropertiesFeatureDescriptor + EXTENDEDPROPERTIESFEATURE_GUIDSTRINGOFFSET;
    a80e:	4b16      	ldr	r3, [pc, #88]	; (a868 <USBRegisterWinusbInterface+0x74>)
    a810:	617b      	str	r3, [r7, #20]
	const int ciMaxLength = 38;
    a812:	2326      	movs	r3, #38	; 0x26
    a814:	60fb      	str	r3, [r7, #12]
	
	for(int i = 0; i < ciMaxLength; i++) {
    a816:	2300      	movs	r3, #0
    a818:	613b      	str	r3, [r7, #16]
    a81a:	e012      	b.n	a842 <USBRegisterWinusbInterface+0x4e>
		if(!pcInterfaceGuid[i]) break;
    a81c:	693b      	ldr	r3, [r7, #16]
    a81e:	683a      	ldr	r2, [r7, #0]
    a820:	4413      	add	r3, r2
    a822:	781b      	ldrb	r3, [r3, #0]
    a824:	2b00      	cmp	r3, #0
    a826:	d100      	bne.n	a82a <USBRegisterWinusbInterface+0x36>
    a828:	e00f      	b.n	a84a <USBRegisterWinusbInterface+0x56>
		pbWriteCursor[0] = (U8) pcInterfaceGuid[i];
    a82a:	693b      	ldr	r3, [r7, #16]
    a82c:	683a      	ldr	r2, [r7, #0]
    a82e:	4413      	add	r3, r2
    a830:	781a      	ldrb	r2, [r3, #0]
    a832:	697b      	ldr	r3, [r7, #20]
    a834:	701a      	strb	r2, [r3, #0]
		pbWriteCursor += 2;
    a836:	697b      	ldr	r3, [r7, #20]
    a838:	3302      	adds	r3, #2
    a83a:	617b      	str	r3, [r7, #20]
	// Copy GUID into Extended Properties feature descriptor.
	// Trust that the caller did the right thing, but ensure double null termination if string terminates early.
	U8* pbWriteCursor = abExtendedPropertiesFeatureDescriptor + EXTENDEDPROPERTIESFEATURE_GUIDSTRINGOFFSET;
	const int ciMaxLength = 38;
	
	for(int i = 0; i < ciMaxLength; i++) {
    a83c:	693b      	ldr	r3, [r7, #16]
    a83e:	3301      	adds	r3, #1
    a840:	613b      	str	r3, [r7, #16]
    a842:	693a      	ldr	r2, [r7, #16]
    a844:	68fb      	ldr	r3, [r7, #12]
    a846:	429a      	cmp	r2, r3
    a848:	dbe8      	blt.n	a81c <USBRegisterWinusbInterface+0x28>
		if(!pcInterfaceGuid[i]) break;
		pbWriteCursor[0] = (U8) pcInterfaceGuid[i];
		pbWriteCursor += 2;
	}
	// Double terminate
	pbWriteCursor[0] = 0;
    a84a:	697b      	ldr	r3, [r7, #20]
    a84c:	2200      	movs	r2, #0
    a84e:	701a      	strb	r2, [r3, #0]
	pbWriteCursor[2] = 0;
    a850:	697b      	ldr	r3, [r7, #20]
    a852:	3302      	adds	r3, #2
    a854:	2200      	movs	r2, #0
    a856:	701a      	strb	r2, [r3, #0]
	
}
    a858:	371c      	adds	r7, #28
    a85a:	46bd      	mov	sp, r7
    a85c:	f85d 7b04 	ldr.w	r7, [sp], #4
    a860:	4770      	bx	lr
    a862:	bf00      	nop
    a864:	10000afc 	.word	0x10000afc
    a868:	1000090e 	.word	0x1000090e

0000a86c <USBGetOsStringDescriptor>:
	@param [out]	*ppbData	Descriptor data
	
	@return TRUE if the descriptor was found, FALSE otherwise
 */
BOOL USBGetOsStringDescriptor(int *piLen, U8 **ppbData)
{
    a86c:	b480      	push	{r7}
    a86e:	b083      	sub	sp, #12
    a870:	af00      	add	r7, sp, #0
    a872:	6078      	str	r0, [r7, #4]
    a874:	6039      	str	r1, [r7, #0]
	// The last character in the OS String descriptor specifies the vendor request index to use.
	abOsStringDescriptor[sizeof(abOsStringDescriptor)-2] = bMsVendorIndex;
    a876:	4b08      	ldr	r3, [pc, #32]	; (a898 <USBGetOsStringDescriptor+0x2c>)
    a878:	781a      	ldrb	r2, [r3, #0]
    a87a:	4b08      	ldr	r3, [pc, #32]	; (a89c <USBGetOsStringDescriptor+0x30>)
    a87c:	741a      	strb	r2, [r3, #16]
	
	*ppbData = abOsStringDescriptor;
    a87e:	683b      	ldr	r3, [r7, #0]
    a880:	4a06      	ldr	r2, [pc, #24]	; (a89c <USBGetOsStringDescriptor+0x30>)
    a882:	601a      	str	r2, [r3, #0]
	*piLen = sizeof(abOsStringDescriptor);
    a884:	687b      	ldr	r3, [r7, #4]
    a886:	2212      	movs	r2, #18
    a888:	601a      	str	r2, [r3, #0]
	return TRUE;
    a88a:	2301      	movs	r3, #1
}
    a88c:	4618      	mov	r0, r3
    a88e:	370c      	adds	r7, #12
    a890:	46bd      	mov	sp, r7
    a892:	f85d 7b04 	ldr.w	r7, [sp], #4
    a896:	4770      	bx	lr
    a898:	10000afc 	.word	0x10000afc
    a89c:	100008b8 	.word	0x100008b8

0000a8a0 <USBRegisterDescriptors>:
	for the device.

	@param [in]	pabDescriptors	The descriptor byte array
 */
void USBRegisterDescriptors(const U8 *pabDescriptors)
{
    a8a0:	b480      	push	{r7}
    a8a2:	b083      	sub	sp, #12
    a8a4:	af00      	add	r7, sp, #0
    a8a6:	6078      	str	r0, [r7, #4]
	pabDescrip = pabDescriptors;
    a8a8:	4a03      	ldr	r2, [pc, #12]	; (a8b8 <USBRegisterDescriptors+0x18>)
    a8aa:	687b      	ldr	r3, [r7, #4]
    a8ac:	6013      	str	r3, [r2, #0]
}
    a8ae:	370c      	adds	r7, #12
    a8b0:	46bd      	mov	sp, r7
    a8b2:	f85d 7b04 	ldr.w	r7, [sp], #4
    a8b6:	4770      	bx	lr
    a8b8:	10000af8 	.word	0x10000af8

0000a8bc <USBGetDescriptor>:
	@param [out]	*ppbData	Descriptor data
	
	@return TRUE if the descriptor was found, FALSE otherwise
 */
BOOL USBGetDescriptor(U16 wTypeIndex, U16 wLangID, int *piLen, U8 **ppbData)
{
    a8bc:	b580      	push	{r7, lr}
    a8be:	b088      	sub	sp, #32
    a8c0:	af00      	add	r7, sp, #0
    a8c2:	60ba      	str	r2, [r7, #8]
    a8c4:	607b      	str	r3, [r7, #4]
    a8c6:	4603      	mov	r3, r0
    a8c8:	81fb      	strh	r3, [r7, #14]
    a8ca:	460b      	mov	r3, r1
    a8cc:	81bb      	strh	r3, [r7, #12]
	U8	*pab;
	int iCurIndex;
	
	ASSERT(pabDescrip != NULL);

	bType = GET_DESC_TYPE(wTypeIndex);
    a8ce:	89fb      	ldrh	r3, [r7, #14]
    a8d0:	0a1b      	lsrs	r3, r3, #8
    a8d2:	b29b      	uxth	r3, r3
    a8d4:	75fb      	strb	r3, [r7, #23]
	bIndex = GET_DESC_INDEX(wTypeIndex);
    a8d6:	89fb      	ldrh	r3, [r7, #14]
    a8d8:	75bb      	strb	r3, [r7, #22]
	
    if (bType == DESC_STRING &&
    a8da:	7dfb      	ldrb	r3, [r7, #23]
    a8dc:	2b03      	cmp	r3, #3
    a8de:	d10b      	bne.n	a8f8 <USBGetDescriptor+0x3c>
    a8e0:	7dbb      	ldrb	r3, [r7, #22]
    a8e2:	2bee      	cmp	r3, #238	; 0xee
    a8e4:	d108      	bne.n	a8f8 <USBGetDescriptor+0x3c>
        bIndex == DESC_STRING_OS) {
        
        if (USBGetOsStringDescriptor(piLen, ppbData)) {
    a8e6:	68b8      	ldr	r0, [r7, #8]
    a8e8:	6879      	ldr	r1, [r7, #4]
    a8ea:	f7ff ffbf 	bl	a86c <USBGetOsStringDescriptor>
    a8ee:	4603      	mov	r3, r0
    a8f0:	2b00      	cmp	r3, #0
    a8f2:	d001      	beq.n	a8f8 <USBGetDescriptor+0x3c>
            
            return TRUE;
    a8f4:	2301      	movs	r3, #1
    a8f6:	e036      	b.n	a966 <USBGetDescriptor+0xaa>
        }
    }
    	
	
	pab = (U8 *)pabDescrip;
    a8f8:	4b1d      	ldr	r3, [pc, #116]	; (a970 <USBGetDescriptor+0xb4>)
    a8fa:	681b      	ldr	r3, [r3, #0]
    a8fc:	61fb      	str	r3, [r7, #28]
	iCurIndex = 0;
    a8fe:	2300      	movs	r3, #0
    a900:	61bb      	str	r3, [r7, #24]
	
	while (pab[DESC_bLength] != 0) {
    a902:	e02b      	b.n	a95c <USBGetDescriptor+0xa0>
		if (pab[DESC_bDescriptorType] == bType) {
    a904:	69fb      	ldr	r3, [r7, #28]
    a906:	3301      	adds	r3, #1
    a908:	781b      	ldrb	r3, [r3, #0]
    a90a:	7dfa      	ldrb	r2, [r7, #23]
    a90c:	429a      	cmp	r2, r3
    a90e:	d11f      	bne.n	a950 <USBGetDescriptor+0x94>
			if (iCurIndex == bIndex) {
    a910:	7dba      	ldrb	r2, [r7, #22]
    a912:	69bb      	ldr	r3, [r7, #24]
    a914:	429a      	cmp	r2, r3
    a916:	d118      	bne.n	a94a <USBGetDescriptor+0x8e>
				// set data pointer
				*ppbData = pab;
    a918:	687b      	ldr	r3, [r7, #4]
    a91a:	69fa      	ldr	r2, [r7, #28]
    a91c:	601a      	str	r2, [r3, #0]
				// get length from structure
				if (bType == DESC_CONFIGURATION) {
    a91e:	7dfb      	ldrb	r3, [r7, #23]
    a920:	2b02      	cmp	r3, #2
    a922:	d10b      	bne.n	a93c <USBGetDescriptor+0x80>
					// configuration descriptor is an exception, length is at offset 2 and 3
					*piLen =	(pab[CONF_DESC_wTotalLength]) |
    a924:	69fb      	ldr	r3, [r7, #28]
    a926:	3302      	adds	r3, #2
    a928:	781b      	ldrb	r3, [r3, #0]
    a92a:	461a      	mov	r2, r3
								(pab[CONF_DESC_wTotalLength + 1] << 8);
    a92c:	69fb      	ldr	r3, [r7, #28]
    a92e:	3303      	adds	r3, #3
    a930:	781b      	ldrb	r3, [r3, #0]
    a932:	021b      	lsls	r3, r3, #8
				// set data pointer
				*ppbData = pab;
				// get length from structure
				if (bType == DESC_CONFIGURATION) {
					// configuration descriptor is an exception, length is at offset 2 and 3
					*piLen =	(pab[CONF_DESC_wTotalLength]) |
    a934:	431a      	orrs	r2, r3
    a936:	68bb      	ldr	r3, [r7, #8]
    a938:	601a      	str	r2, [r3, #0]
    a93a:	e004      	b.n	a946 <USBGetDescriptor+0x8a>
								(pab[CONF_DESC_wTotalLength + 1] << 8);
				}
				else {
					// normally length is at offset 0
					*piLen = pab[DESC_bLength];
    a93c:	69fb      	ldr	r3, [r7, #28]
    a93e:	781b      	ldrb	r3, [r3, #0]
    a940:	461a      	mov	r2, r3
    a942:	68bb      	ldr	r3, [r7, #8]
    a944:	601a      	str	r2, [r3, #0]
				}
				return TRUE;
    a946:	2301      	movs	r3, #1
    a948:	e00d      	b.n	a966 <USBGetDescriptor+0xaa>
			}
			iCurIndex++;
    a94a:	69bb      	ldr	r3, [r7, #24]
    a94c:	3301      	adds	r3, #1
    a94e:	61bb      	str	r3, [r7, #24]
		}
		// skip to next descriptor
		pab += pab[DESC_bLength];
    a950:	69fb      	ldr	r3, [r7, #28]
    a952:	781b      	ldrb	r3, [r3, #0]
    a954:	461a      	mov	r2, r3
    a956:	69fb      	ldr	r3, [r7, #28]
    a958:	4413      	add	r3, r2
    a95a:	61fb      	str	r3, [r7, #28]
    	
	
	pab = (U8 *)pabDescrip;
	iCurIndex = 0;
	
	while (pab[DESC_bLength] != 0) {
    a95c:	69fb      	ldr	r3, [r7, #28]
    a95e:	781b      	ldrb	r3, [r3, #0]
    a960:	2b00      	cmp	r3, #0
    a962:	d1cf      	bne.n	a904 <USBGetDescriptor+0x48>
		// skip to next descriptor
		pab += pab[DESC_bLength];
	}
	// nothing found
	DBG("Desc %x not found!\n", wTypeIndex);
	return FALSE;
    a964:	2300      	movs	r3, #0
}
    a966:	4618      	mov	r0, r3
    a968:	3720      	adds	r7, #32
    a96a:	46bd      	mov	sp, r7
    a96c:	bd80      	pop	{r7, pc}
    a96e:	bf00      	nop
    a970:	10000af8 	.word	0x10000af8

0000a974 <USBSetConfiguration>:
	@todo function always returns TRUE, add stricter checking?
	
	@return TRUE if successfully configured, FALSE otherwise
 */
static BOOL USBSetConfiguration(U8 bConfigIndex, U8 bAltSetting)
{
    a974:	b580      	push	{r7, lr}
    a976:	b086      	sub	sp, #24
    a978:	af00      	add	r7, sp, #0
    a97a:	4603      	mov	r3, r0
    a97c:	460a      	mov	r2, r1
    a97e:	71fb      	strb	r3, [r7, #7]
    a980:	4613      	mov	r3, r2
    a982:	71bb      	strb	r3, [r7, #6]
	U8	bEP;
	U16	wMaxPktSize;
	
	ASSERT(pabDescrip != NULL);

	if (bConfigIndex == 0) {
    a984:	79fb      	ldrb	r3, [r7, #7]
    a986:	2b00      	cmp	r3, #0
    a988:	d103      	bne.n	a992 <USBSetConfiguration+0x1e>
		// unconfigure device
		USBHwConfigDevice(FALSE);
    a98a:	2000      	movs	r0, #0
    a98c:	f7ff fd78 	bl	a480 <USBHwConfigDevice>
    a990:	e045      	b.n	aa1e <USBSetConfiguration+0xaa>
	}
	else {
		// configure endpoints for this configuration/altsetting
		pab = (U8 *)pabDescrip;
    a992:	4b25      	ldr	r3, [pc, #148]	; (aa28 <USBSetConfiguration+0xb4>)
    a994:	681b      	ldr	r3, [r3, #0]
    a996:	617b      	str	r3, [r7, #20]
		bCurConfig = 0xFF;
    a998:	23ff      	movs	r3, #255	; 0xff
    a99a:	74fb      	strb	r3, [r7, #19]
		bCurAltSetting = 0xFF;
    a99c:	23ff      	movs	r3, #255	; 0xff
    a99e:	74bb      	strb	r3, [r7, #18]

		while (pab[DESC_bLength] != 0) {
    a9a0:	e036      	b.n	aa10 <USBSetConfiguration+0x9c>

			switch (pab[DESC_bDescriptorType]) {
    a9a2:	697b      	ldr	r3, [r7, #20]
    a9a4:	3301      	adds	r3, #1
    a9a6:	781b      	ldrb	r3, [r3, #0]
    a9a8:	2b04      	cmp	r3, #4
    a9aa:	d008      	beq.n	a9be <USBSetConfiguration+0x4a>
    a9ac:	2b05      	cmp	r3, #5
    a9ae:	d00a      	beq.n	a9c6 <USBSetConfiguration+0x52>
    a9b0:	2b02      	cmp	r3, #2
    a9b2:	d000      	beq.n	a9b6 <USBSetConfiguration+0x42>
					USBHwEPConfig(bEP, wMaxPktSize);
				}
				break;

			default:
				break;
    a9b4:	e026      	b.n	aa04 <USBSetConfiguration+0x90>

			switch (pab[DESC_bDescriptorType]) {

			case DESC_CONFIGURATION:
				// remember current configuration index
				bCurConfig = pab[CONF_DESC_bConfigurationValue];
    a9b6:	697b      	ldr	r3, [r7, #20]
    a9b8:	795b      	ldrb	r3, [r3, #5]
    a9ba:	74fb      	strb	r3, [r7, #19]
				break;
    a9bc:	e022      	b.n	aa04 <USBSetConfiguration+0x90>

			case DESC_INTERFACE:
				// remember current alternate setting
				bCurAltSetting = pab[INTF_DESC_bAlternateSetting];
    a9be:	697b      	ldr	r3, [r7, #20]
    a9c0:	78db      	ldrb	r3, [r3, #3]
    a9c2:	74bb      	strb	r3, [r7, #18]
				break;
    a9c4:	e01e      	b.n	aa04 <USBSetConfiguration+0x90>

			case DESC_ENDPOINT:
				if ((bCurConfig == bConfigIndex) &&
    a9c6:	7cfa      	ldrb	r2, [r7, #19]
    a9c8:	79fb      	ldrb	r3, [r7, #7]
    a9ca:	429a      	cmp	r2, r3
    a9cc:	d119      	bne.n	aa02 <USBSetConfiguration+0x8e>
    a9ce:	7cba      	ldrb	r2, [r7, #18]
    a9d0:	79bb      	ldrb	r3, [r7, #6]
    a9d2:	429a      	cmp	r2, r3
    a9d4:	d115      	bne.n	aa02 <USBSetConfiguration+0x8e>
					(bCurAltSetting == bAltSetting)) {
					// endpoint found for desired config and alternate setting
					bEP = pab[ENDP_DESC_bEndpointAddress];
    a9d6:	697b      	ldr	r3, [r7, #20]
    a9d8:	789b      	ldrb	r3, [r3, #2]
    a9da:	747b      	strb	r3, [r7, #17]
					wMaxPktSize = 	(pab[ENDP_DESC_wMaxPacketSize]) |
    a9dc:	697b      	ldr	r3, [r7, #20]
    a9de:	3304      	adds	r3, #4
    a9e0:	781b      	ldrb	r3, [r3, #0]
    a9e2:	b29a      	uxth	r2, r3
									(pab[ENDP_DESC_wMaxPacketSize + 1] << 8);
    a9e4:	697b      	ldr	r3, [r7, #20]
    a9e6:	3305      	adds	r3, #5
    a9e8:	781b      	ldrb	r3, [r3, #0]
    a9ea:	021b      	lsls	r3, r3, #8
			case DESC_ENDPOINT:
				if ((bCurConfig == bConfigIndex) &&
					(bCurAltSetting == bAltSetting)) {
					// endpoint found for desired config and alternate setting
					bEP = pab[ENDP_DESC_bEndpointAddress];
					wMaxPktSize = 	(pab[ENDP_DESC_wMaxPacketSize]) |
    a9ec:	b29b      	uxth	r3, r3
    a9ee:	4313      	orrs	r3, r2
    a9f0:	b29b      	uxth	r3, r3
    a9f2:	81fb      	strh	r3, [r7, #14]
									(pab[ENDP_DESC_wMaxPacketSize + 1] << 8);
					// configure endpoint
					USBHwEPConfig(bEP, wMaxPktSize);
    a9f4:	7c7a      	ldrb	r2, [r7, #17]
    a9f6:	89fb      	ldrh	r3, [r7, #14]
    a9f8:	4610      	mov	r0, r2
    a9fa:	4619      	mov	r1, r3
    a9fc:	f7ff fbb8 	bl	a170 <USBHwEPConfig>
				}
				break;
    aa00:	e7ff      	b.n	aa02 <USBSetConfiguration+0x8e>
    aa02:	bf00      	nop

			default:
				break;
			}
			// skip to next descriptor
			pab += pab[DESC_bLength];
    aa04:	697b      	ldr	r3, [r7, #20]
    aa06:	781b      	ldrb	r3, [r3, #0]
    aa08:	461a      	mov	r2, r3
    aa0a:	697b      	ldr	r3, [r7, #20]
    aa0c:	4413      	add	r3, r2
    aa0e:	617b      	str	r3, [r7, #20]
		// configure endpoints for this configuration/altsetting
		pab = (U8 *)pabDescrip;
		bCurConfig = 0xFF;
		bCurAltSetting = 0xFF;

		while (pab[DESC_bLength] != 0) {
    aa10:	697b      	ldr	r3, [r7, #20]
    aa12:	781b      	ldrb	r3, [r3, #0]
    aa14:	2b00      	cmp	r3, #0
    aa16:	d1c4      	bne.n	a9a2 <USBSetConfiguration+0x2e>
			// skip to next descriptor
			pab += pab[DESC_bLength];
		}
		
		// configure device
		USBHwConfigDevice(TRUE);
    aa18:	2001      	movs	r0, #1
    aa1a:	f7ff fd31 	bl	a480 <USBHwConfigDevice>
	}

	return TRUE;
    aa1e:	2301      	movs	r3, #1
}
    aa20:	4618      	mov	r0, r3
    aa22:	3718      	adds	r7, #24
    aa24:	46bd      	mov	sp, r7
    aa26:	bd80      	pop	{r7, pc}
    aa28:	10000af8 	.word	0x10000af8

0000aa2c <HandleStdDeviceReq>:
	@param [in,out]	ppbData		Data buffer.

	@return TRUE if the request was handled successfully
 */
static BOOL HandleStdDeviceReq(TSetupPacket *pSetup, int *piLen, U8 **ppbData)
{
    aa2c:	b580      	push	{r7, lr}
    aa2e:	b086      	sub	sp, #24
    aa30:	af00      	add	r7, sp, #0
    aa32:	60f8      	str	r0, [r7, #12]
    aa34:	60b9      	str	r1, [r7, #8]
    aa36:	607a      	str	r2, [r7, #4]
	U8	*pbData = *ppbData;
    aa38:	687b      	ldr	r3, [r7, #4]
    aa3a:	681b      	ldr	r3, [r3, #0]
    aa3c:	617b      	str	r3, [r7, #20]

	switch (pSetup->bRequest) {
    aa3e:	68fb      	ldr	r3, [r7, #12]
    aa40:	785b      	ldrb	r3, [r3, #1]
    aa42:	2b09      	cmp	r3, #9
    aa44:	d852      	bhi.n	aaec <HandleStdDeviceReq+0xc0>
    aa46:	a201      	add	r2, pc, #4	; (adr r2, aa4c <HandleStdDeviceReq+0x20>)
    aa48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    aa4c:	0000aa75 	.word	0x0000aa75
    aa50:	0000aae5 	.word	0x0000aae5
    aa54:	0000aaed 	.word	0x0000aaed
    aa58:	0000aae5 	.word	0x0000aae5
    aa5c:	0000aaed 	.word	0x0000aaed
    aa60:	0000aa8b 	.word	0x0000aa8b
    aa64:	0000aa99 	.word	0x0000aa99
    aa68:	0000aae9 	.word	0x0000aae9
    aa6c:	0000aab1 	.word	0x0000aab1
    aa70:	0000aac1 	.word	0x0000aac1
	
	case REQ_GET_STATUS:
		// bit 0: self-powered
		// bit 1: remote wakeup = not supported
		pbData[0] = 0;
    aa74:	697b      	ldr	r3, [r7, #20]
    aa76:	2200      	movs	r2, #0
    aa78:	701a      	strb	r2, [r3, #0]
		pbData[1] = 0;
    aa7a:	697b      	ldr	r3, [r7, #20]
    aa7c:	3301      	adds	r3, #1
    aa7e:	2200      	movs	r2, #0
    aa80:	701a      	strb	r2, [r3, #0]
		*piLen = 2;
    aa82:	68bb      	ldr	r3, [r7, #8]
    aa84:	2202      	movs	r2, #2
    aa86:	601a      	str	r2, [r3, #0]
		break;
    aa88:	e032      	b.n	aaf0 <HandleStdDeviceReq+0xc4>
		
	case REQ_SET_ADDRESS:
		USBHwSetAddress(pSetup->wValue);
    aa8a:	68fb      	ldr	r3, [r7, #12]
    aa8c:	885b      	ldrh	r3, [r3, #2]
    aa8e:	b2db      	uxtb	r3, r3
    aa90:	4618      	mov	r0, r3
    aa92:	f7ff fbd3 	bl	a23c <USBHwSetAddress>
		break;
    aa96:	e02b      	b.n	aaf0 <HandleStdDeviceReq+0xc4>

	case REQ_GET_DESCRIPTOR:
		DBG("D%x", pSetup->wValue);
		return USBGetDescriptor(pSetup->wValue, pSetup->wIndex, piLen, ppbData);
    aa98:	68fb      	ldr	r3, [r7, #12]
    aa9a:	885a      	ldrh	r2, [r3, #2]
    aa9c:	68fb      	ldr	r3, [r7, #12]
    aa9e:	889b      	ldrh	r3, [r3, #4]
    aaa0:	4610      	mov	r0, r2
    aaa2:	4619      	mov	r1, r3
    aaa4:	68ba      	ldr	r2, [r7, #8]
    aaa6:	687b      	ldr	r3, [r7, #4]
    aaa8:	f7ff ff08 	bl	a8bc <USBGetDescriptor>
    aaac:	4603      	mov	r3, r0
    aaae:	e020      	b.n	aaf2 <HandleStdDeviceReq+0xc6>

	case REQ_GET_CONFIGURATION:
		// indicate if we are configured
		pbData[0] = bConfiguration;
    aab0:	4b12      	ldr	r3, [pc, #72]	; (aafc <HandleStdDeviceReq+0xd0>)
    aab2:	781a      	ldrb	r2, [r3, #0]
    aab4:	697b      	ldr	r3, [r7, #20]
    aab6:	701a      	strb	r2, [r3, #0]
		*piLen = 1;
    aab8:	68bb      	ldr	r3, [r7, #8]
    aaba:	2201      	movs	r2, #1
    aabc:	601a      	str	r2, [r3, #0]
		break;
    aabe:	e017      	b.n	aaf0 <HandleStdDeviceReq+0xc4>

	case REQ_SET_CONFIGURATION:
		if (!USBSetConfiguration(pSetup->wValue & 0xFF, 0)) {
    aac0:	68fb      	ldr	r3, [r7, #12]
    aac2:	885b      	ldrh	r3, [r3, #2]
    aac4:	b2db      	uxtb	r3, r3
    aac6:	4618      	mov	r0, r3
    aac8:	2100      	movs	r1, #0
    aaca:	f7ff ff53 	bl	a974 <USBSetConfiguration>
    aace:	4603      	mov	r3, r0
    aad0:	2b00      	cmp	r3, #0
    aad2:	d101      	bne.n	aad8 <HandleStdDeviceReq+0xac>
			DBG("USBSetConfiguration failed!\n");
			return FALSE;
    aad4:	2300      	movs	r3, #0
    aad6:	e00c      	b.n	aaf2 <HandleStdDeviceReq+0xc6>
		}
		// configuration successful, update current configuration
		bConfiguration = pSetup->wValue & 0xFF;	
    aad8:	68fb      	ldr	r3, [r7, #12]
    aada:	885b      	ldrh	r3, [r3, #2]
    aadc:	b2da      	uxtb	r2, r3
    aade:	4b07      	ldr	r3, [pc, #28]	; (aafc <HandleStdDeviceReq+0xd0>)
    aae0:	701a      	strb	r2, [r3, #0]
		break;
    aae2:	e005      	b.n	aaf0 <HandleStdDeviceReq+0xc4>
			// put DEVICE_REMOTE_WAKEUP code here
		}
		if (pSetup->wValue == FEA_TEST_MODE) {
			// put TEST_MODE code here
		}
		return FALSE;
    aae4:	2300      	movs	r3, #0
    aae6:	e004      	b.n	aaf2 <HandleStdDeviceReq+0xc6>

	case REQ_SET_DESCRIPTOR:
		DBG("Device req %d not implemented\n", pSetup->bRequest);
		return FALSE;
    aae8:	2300      	movs	r3, #0
    aaea:	e002      	b.n	aaf2 <HandleStdDeviceReq+0xc6>

	default:
		DBG("Illegal device req %d\n", pSetup->bRequest);
		return FALSE;
    aaec:	2300      	movs	r3, #0
    aaee:	e000      	b.n	aaf2 <HandleStdDeviceReq+0xc6>
	}
	
	return TRUE;
    aaf0:	2301      	movs	r3, #1
}
    aaf2:	4618      	mov	r0, r3
    aaf4:	3718      	adds	r7, #24
    aaf6:	46bd      	mov	sp, r7
    aaf8:	bd80      	pop	{r7, pc}
    aafa:	bf00      	nop
    aafc:	10000af0 	.word	0x10000af0

0000ab00 <HandleStdInterfaceReq>:
	@param [in]		ppbData		Data buffer.

	@return TRUE if the request was handled successfully
 */
static BOOL HandleStdInterfaceReq(TSetupPacket	*pSetup, int *piLen, U8 **ppbData)
{
    ab00:	b480      	push	{r7}
    ab02:	b087      	sub	sp, #28
    ab04:	af00      	add	r7, sp, #0
    ab06:	60f8      	str	r0, [r7, #12]
    ab08:	60b9      	str	r1, [r7, #8]
    ab0a:	607a      	str	r2, [r7, #4]
	U8	*pbData = *ppbData;
    ab0c:	687b      	ldr	r3, [r7, #4]
    ab0e:	681b      	ldr	r3, [r3, #0]
    ab10:	617b      	str	r3, [r7, #20]

	switch (pSetup->bRequest) {
    ab12:	68fb      	ldr	r3, [r7, #12]
    ab14:	785b      	ldrb	r3, [r3, #1]
    ab16:	2b0b      	cmp	r3, #11
    ab18:	d838      	bhi.n	ab8c <HandleStdInterfaceReq+0x8c>
    ab1a:	a201      	add	r2, pc, #4	; (adr r2, ab20 <HandleStdInterfaceReq+0x20>)
    ab1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    ab20:	0000ab51 	.word	0x0000ab51
    ab24:	0000ab67 	.word	0x0000ab67
    ab28:	0000ab8d 	.word	0x0000ab8d
    ab2c:	0000ab67 	.word	0x0000ab67
    ab30:	0000ab8d 	.word	0x0000ab8d
    ab34:	0000ab8d 	.word	0x0000ab8d
    ab38:	0000ab8d 	.word	0x0000ab8d
    ab3c:	0000ab8d 	.word	0x0000ab8d
    ab40:	0000ab8d 	.word	0x0000ab8d
    ab44:	0000ab8d 	.word	0x0000ab8d
    ab48:	0000ab6b 	.word	0x0000ab6b
    ab4c:	0000ab79 	.word	0x0000ab79

	case REQ_GET_STATUS:
		// no bits specified
		pbData[0] = 0;
    ab50:	697b      	ldr	r3, [r7, #20]
    ab52:	2200      	movs	r2, #0
    ab54:	701a      	strb	r2, [r3, #0]
		pbData[1] = 0;
    ab56:	697b      	ldr	r3, [r7, #20]
    ab58:	3301      	adds	r3, #1
    ab5a:	2200      	movs	r2, #0
    ab5c:	701a      	strb	r2, [r3, #0]
		*piLen = 2;
    ab5e:	68bb      	ldr	r3, [r7, #8]
    ab60:	2202      	movs	r2, #2
    ab62:	601a      	str	r2, [r3, #0]
		break;
    ab64:	e014      	b.n	ab90 <HandleStdInterfaceReq+0x90>

	case REQ_CLEAR_FEATURE:
	case REQ_SET_FEATURE:
		// not defined for interface
		return FALSE;
    ab66:	2300      	movs	r3, #0
    ab68:	e013      	b.n	ab92 <HandleStdInterfaceReq+0x92>
	
	case REQ_GET_INTERFACE:	// TODO use bNumInterfaces
        // there is only one interface, return n-1 (= 0)
		pbData[0] = 0;
    ab6a:	697b      	ldr	r3, [r7, #20]
    ab6c:	2200      	movs	r2, #0
    ab6e:	701a      	strb	r2, [r3, #0]
		*piLen = 1;
    ab70:	68bb      	ldr	r3, [r7, #8]
    ab72:	2201      	movs	r2, #1
    ab74:	601a      	str	r2, [r3, #0]
		break;
    ab76:	e00b      	b.n	ab90 <HandleStdInterfaceReq+0x90>
	
	case REQ_SET_INTERFACE:	// TODO use bNumInterfaces
		// there is only one interface (= 0)
		if (pSetup->wValue != 0) {
    ab78:	68fb      	ldr	r3, [r7, #12]
    ab7a:	885b      	ldrh	r3, [r3, #2]
    ab7c:	2b00      	cmp	r3, #0
    ab7e:	d001      	beq.n	ab84 <HandleStdInterfaceReq+0x84>
			return FALSE;
    ab80:	2300      	movs	r3, #0
    ab82:	e006      	b.n	ab92 <HandleStdInterfaceReq+0x92>
		}
		*piLen = 0;
    ab84:	68bb      	ldr	r3, [r7, #8]
    ab86:	2200      	movs	r2, #0
    ab88:	601a      	str	r2, [r3, #0]
		break;
    ab8a:	e001      	b.n	ab90 <HandleStdInterfaceReq+0x90>

	default:
		DBG("Illegal interface req %d\n", pSetup->bRequest);
		return FALSE;
    ab8c:	2300      	movs	r3, #0
    ab8e:	e000      	b.n	ab92 <HandleStdInterfaceReq+0x92>
	}

	return TRUE;
    ab90:	2301      	movs	r3, #1
}
    ab92:	4618      	mov	r0, r3
    ab94:	371c      	adds	r7, #28
    ab96:	46bd      	mov	sp, r7
    ab98:	f85d 7b04 	ldr.w	r7, [sp], #4
    ab9c:	4770      	bx	lr
    ab9e:	bf00      	nop

0000aba0 <HandleStdEndPointReq>:
	@param [in]		ppbData		Data buffer.

	@return TRUE if the request was handled successfully
 */
static BOOL HandleStdEndPointReq(TSetupPacket	*pSetup, int *piLen, U8 **ppbData)
{
    aba0:	b580      	push	{r7, lr}
    aba2:	b086      	sub	sp, #24
    aba4:	af00      	add	r7, sp, #0
    aba6:	60f8      	str	r0, [r7, #12]
    aba8:	60b9      	str	r1, [r7, #8]
    abaa:	607a      	str	r2, [r7, #4]
	U8	*pbData = *ppbData;
    abac:	687b      	ldr	r3, [r7, #4]
    abae:	681b      	ldr	r3, [r3, #0]
    abb0:	617b      	str	r3, [r7, #20]

	switch (pSetup->bRequest) {
    abb2:	68fb      	ldr	r3, [r7, #12]
    abb4:	785b      	ldrb	r3, [r3, #1]
    abb6:	2b0c      	cmp	r3, #12
    abb8:	d853      	bhi.n	ac62 <HandleStdEndPointReq+0xc2>
    abba:	a201      	add	r2, pc, #4	; (adr r2, abc0 <HandleStdEndPointReq+0x20>)
    abbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    abc0:	0000abf5 	.word	0x0000abf5
    abc4:	0000ac27 	.word	0x0000ac27
    abc8:	0000ac63 	.word	0x0000ac63
    abcc:	0000ac43 	.word	0x0000ac43
    abd0:	0000ac63 	.word	0x0000ac63
    abd4:	0000ac63 	.word	0x0000ac63
    abd8:	0000ac63 	.word	0x0000ac63
    abdc:	0000ac63 	.word	0x0000ac63
    abe0:	0000ac63 	.word	0x0000ac63
    abe4:	0000ac63 	.word	0x0000ac63
    abe8:	0000ac63 	.word	0x0000ac63
    abec:	0000ac63 	.word	0x0000ac63
    abf0:	0000ac5f 	.word	0x0000ac5f
	case REQ_GET_STATUS:
		// bit 0 = endpointed halted or not
		pbData[0] = (USBHwEPGetStatus(pSetup->wIndex) & EP_STATUS_STALLED) ? 1 : 0;
    abf4:	68fb      	ldr	r3, [r7, #12]
    abf6:	889b      	ldrh	r3, [r3, #4]
    abf8:	b2db      	uxtb	r3, r3
    abfa:	4618      	mov	r0, r3
    abfc:	f7ff fb50 	bl	a2a0 <USBHwEPGetStatus>
    ac00:	4603      	mov	r3, r0
    ac02:	f003 0302 	and.w	r3, r3, #2
    ac06:	2b00      	cmp	r3, #0
    ac08:	bf14      	ite	ne
    ac0a:	2301      	movne	r3, #1
    ac0c:	2300      	moveq	r3, #0
    ac0e:	b2db      	uxtb	r3, r3
    ac10:	461a      	mov	r2, r3
    ac12:	697b      	ldr	r3, [r7, #20]
    ac14:	701a      	strb	r2, [r3, #0]
		pbData[1] = 0;
    ac16:	697b      	ldr	r3, [r7, #20]
    ac18:	3301      	adds	r3, #1
    ac1a:	2200      	movs	r2, #0
    ac1c:	701a      	strb	r2, [r3, #0]
		*piLen = 2;
    ac1e:	68bb      	ldr	r3, [r7, #8]
    ac20:	2202      	movs	r2, #2
    ac22:	601a      	str	r2, [r3, #0]
		break;
    ac24:	e01f      	b.n	ac66 <HandleStdEndPointReq+0xc6>
		
	case REQ_CLEAR_FEATURE:
		if (pSetup->wValue == FEA_ENDPOINT_HALT) {
    ac26:	68fb      	ldr	r3, [r7, #12]
    ac28:	885b      	ldrh	r3, [r3, #2]
    ac2a:	2b00      	cmp	r3, #0
    ac2c:	d107      	bne.n	ac3e <HandleStdEndPointReq+0x9e>
			// clear HALT by unstalling
			USBHwEPStall(pSetup->wIndex, FALSE);
    ac2e:	68fb      	ldr	r3, [r7, #12]
    ac30:	889b      	ldrh	r3, [r3, #4]
    ac32:	b2db      	uxtb	r3, r3
    ac34:	4618      	mov	r0, r3
    ac36:	2100      	movs	r1, #0
    ac38:	f7ff fb4a 	bl	a2d0 <USBHwEPStall>
			break;
    ac3c:	e013      	b.n	ac66 <HandleStdEndPointReq+0xc6>
		}
		// only ENDPOINT_HALT defined for endpoints
		return FALSE;
    ac3e:	2300      	movs	r3, #0
    ac40:	e012      	b.n	ac68 <HandleStdEndPointReq+0xc8>
	
	case REQ_SET_FEATURE:
		if (pSetup->wValue == FEA_ENDPOINT_HALT) {
    ac42:	68fb      	ldr	r3, [r7, #12]
    ac44:	885b      	ldrh	r3, [r3, #2]
    ac46:	2b00      	cmp	r3, #0
    ac48:	d107      	bne.n	ac5a <HandleStdEndPointReq+0xba>
			// set HALT by stalling
			USBHwEPStall(pSetup->wIndex, TRUE);
    ac4a:	68fb      	ldr	r3, [r7, #12]
    ac4c:	889b      	ldrh	r3, [r3, #4]
    ac4e:	b2db      	uxtb	r3, r3
    ac50:	4618      	mov	r0, r3
    ac52:	2101      	movs	r1, #1
    ac54:	f7ff fb3c 	bl	a2d0 <USBHwEPStall>
			break;
    ac58:	e005      	b.n	ac66 <HandleStdEndPointReq+0xc6>
		}
		// only ENDPOINT_HALT defined for endpoints
		return FALSE;
    ac5a:	2300      	movs	r3, #0
    ac5c:	e004      	b.n	ac68 <HandleStdEndPointReq+0xc8>

	case REQ_SYNCH_FRAME:
		DBG("EP req %d not implemented\n", pSetup->bRequest);
		return FALSE;
    ac5e:	2300      	movs	r3, #0
    ac60:	e002      	b.n	ac68 <HandleStdEndPointReq+0xc8>

	default:
		DBG("Illegal EP req %d\n", pSetup->bRequest);
		return FALSE;
    ac62:	2300      	movs	r3, #0
    ac64:	e000      	b.n	ac68 <HandleStdEndPointReq+0xc8>
	}
	
	return TRUE;
    ac66:	2301      	movs	r3, #1
}
    ac68:	4618      	mov	r0, r3
    ac6a:	3718      	adds	r7, #24
    ac6c:	46bd      	mov	sp, r7
    ac6e:	bd80      	pop	{r7, pc}

0000ac70 <USBHandleStandardRequest>:
	@param [in]		ppbData		Data buffer.

	@return TRUE if the request was handled successfully
 */
BOOL USBHandleStandardRequest(TSetupPacket	*pSetup, int *piLen, U8 **ppbData)
{
    ac70:	b580      	push	{r7, lr}
    ac72:	b084      	sub	sp, #16
    ac74:	af00      	add	r7, sp, #0
    ac76:	60f8      	str	r0, [r7, #12]
    ac78:	60b9      	str	r1, [r7, #8]
    ac7a:	607a      	str	r2, [r7, #4]
	// try the custom request handler first
	if ((pfnHandleCustomReq != NULL) && pfnHandleCustomReq(pSetup, piLen, ppbData)) {
    ac7c:	4b19      	ldr	r3, [pc, #100]	; (ace4 <USBHandleStandardRequest+0x74>)
    ac7e:	681b      	ldr	r3, [r3, #0]
    ac80:	2b00      	cmp	r3, #0
    ac82:	d00a      	beq.n	ac9a <USBHandleStandardRequest+0x2a>
    ac84:	4b17      	ldr	r3, [pc, #92]	; (ace4 <USBHandleStandardRequest+0x74>)
    ac86:	681b      	ldr	r3, [r3, #0]
    ac88:	68f8      	ldr	r0, [r7, #12]
    ac8a:	68b9      	ldr	r1, [r7, #8]
    ac8c:	687a      	ldr	r2, [r7, #4]
    ac8e:	4798      	blx	r3
    ac90:	4603      	mov	r3, r0
    ac92:	2b00      	cmp	r3, #0
    ac94:	d001      	beq.n	ac9a <USBHandleStandardRequest+0x2a>
		return TRUE;
    ac96:	2301      	movs	r3, #1
    ac98:	e01f      	b.n	acda <USBHandleStandardRequest+0x6a>
	}
	
	switch (REQTYPE_GET_RECIP(pSetup->bmRequestType)) {
    ac9a:	68fb      	ldr	r3, [r7, #12]
    ac9c:	781b      	ldrb	r3, [r3, #0]
    ac9e:	f003 031f 	and.w	r3, r3, #31
    aca2:	2b01      	cmp	r3, #1
    aca4:	d00a      	beq.n	acbc <USBHandleStandardRequest+0x4c>
    aca6:	2b02      	cmp	r3, #2
    aca8:	d00f      	beq.n	acca <USBHandleStandardRequest+0x5a>
    acaa:	2b00      	cmp	r3, #0
    acac:	d114      	bne.n	acd8 <USBHandleStandardRequest+0x68>
	case REQTYPE_RECIP_DEVICE:		return HandleStdDeviceReq(pSetup, piLen, ppbData);
    acae:	68f8      	ldr	r0, [r7, #12]
    acb0:	68b9      	ldr	r1, [r7, #8]
    acb2:	687a      	ldr	r2, [r7, #4]
    acb4:	f7ff feba 	bl	aa2c <HandleStdDeviceReq>
    acb8:	4603      	mov	r3, r0
    acba:	e00e      	b.n	acda <USBHandleStandardRequest+0x6a>
	case REQTYPE_RECIP_INTERFACE:	return HandleStdInterfaceReq(pSetup, piLen, ppbData);
    acbc:	68f8      	ldr	r0, [r7, #12]
    acbe:	68b9      	ldr	r1, [r7, #8]
    acc0:	687a      	ldr	r2, [r7, #4]
    acc2:	f7ff ff1d 	bl	ab00 <HandleStdInterfaceReq>
    acc6:	4603      	mov	r3, r0
    acc8:	e007      	b.n	acda <USBHandleStandardRequest+0x6a>
	case REQTYPE_RECIP_ENDPOINT: 	return HandleStdEndPointReq(pSetup, piLen, ppbData);
    acca:	68f8      	ldr	r0, [r7, #12]
    accc:	68b9      	ldr	r1, [r7, #8]
    acce:	687a      	ldr	r2, [r7, #4]
    acd0:	f7ff ff66 	bl	aba0 <HandleStdEndPointReq>
    acd4:	4603      	mov	r3, r0
    acd6:	e000      	b.n	acda <USBHandleStandardRequest+0x6a>
	default: 						return FALSE;
    acd8:	2300      	movs	r3, #0
	}
}
    acda:	4618      	mov	r0, r3
    acdc:	3710      	adds	r7, #16
    acde:	46bd      	mov	sp, r7
    ace0:	bd80      	pop	{r7, pc}
    ace2:	bf00      	nop
    ace4:	10000af4 	.word	0x10000af4

0000ace8 <memcmp>:
    ace8:	2a03      	cmp	r2, #3
    acea:	b470      	push	{r4, r5, r6}
    acec:	d926      	bls.n	ad3c <memcmp+0x54>
    acee:	ea40 0301 	orr.w	r3, r0, r1
    acf2:	079b      	lsls	r3, r3, #30
    acf4:	d011      	beq.n	ad1a <memcmp+0x32>
    acf6:	7804      	ldrb	r4, [r0, #0]
    acf8:	780d      	ldrb	r5, [r1, #0]
    acfa:	42ac      	cmp	r4, r5
    acfc:	d122      	bne.n	ad44 <memcmp+0x5c>
    acfe:	4402      	add	r2, r0
    ad00:	1c43      	adds	r3, r0, #1
    ad02:	e005      	b.n	ad10 <memcmp+0x28>
    ad04:	f813 4b01 	ldrb.w	r4, [r3], #1
    ad08:	f811 5f01 	ldrb.w	r5, [r1, #1]!
    ad0c:	42ac      	cmp	r4, r5
    ad0e:	d119      	bne.n	ad44 <memcmp+0x5c>
    ad10:	4293      	cmp	r3, r2
    ad12:	d1f7      	bne.n	ad04 <memcmp+0x1c>
    ad14:	2000      	movs	r0, #0
    ad16:	bc70      	pop	{r4, r5, r6}
    ad18:	4770      	bx	lr
    ad1a:	460c      	mov	r4, r1
    ad1c:	4603      	mov	r3, r0
    ad1e:	681e      	ldr	r6, [r3, #0]
    ad20:	6825      	ldr	r5, [r4, #0]
    ad22:	4618      	mov	r0, r3
    ad24:	42ae      	cmp	r6, r5
    ad26:	4621      	mov	r1, r4
    ad28:	f103 0304 	add.w	r3, r3, #4
    ad2c:	f104 0404 	add.w	r4, r4, #4
    ad30:	d104      	bne.n	ad3c <memcmp+0x54>
    ad32:	3a04      	subs	r2, #4
    ad34:	2a03      	cmp	r2, #3
    ad36:	4618      	mov	r0, r3
    ad38:	4621      	mov	r1, r4
    ad3a:	d8f0      	bhi.n	ad1e <memcmp+0x36>
    ad3c:	2a00      	cmp	r2, #0
    ad3e:	d1da      	bne.n	acf6 <memcmp+0xe>
    ad40:	4610      	mov	r0, r2
    ad42:	e7e8      	b.n	ad16 <memcmp+0x2e>
    ad44:	1b60      	subs	r0, r4, r5
    ad46:	bc70      	pop	{r4, r5, r6}
    ad48:	4770      	bx	lr
    ad4a:	bf00      	nop

0000ad4c <memcpy>:
    ad4c:	4684      	mov	ip, r0
    ad4e:	ea41 0300 	orr.w	r3, r1, r0
    ad52:	f013 0303 	ands.w	r3, r3, #3
    ad56:	d149      	bne.n	adec <memcpy+0xa0>
    ad58:	3a40      	subs	r2, #64	; 0x40
    ad5a:	d323      	bcc.n	ada4 <memcpy+0x58>
    ad5c:	680b      	ldr	r3, [r1, #0]
    ad5e:	6003      	str	r3, [r0, #0]
    ad60:	684b      	ldr	r3, [r1, #4]
    ad62:	6043      	str	r3, [r0, #4]
    ad64:	688b      	ldr	r3, [r1, #8]
    ad66:	6083      	str	r3, [r0, #8]
    ad68:	68cb      	ldr	r3, [r1, #12]
    ad6a:	60c3      	str	r3, [r0, #12]
    ad6c:	690b      	ldr	r3, [r1, #16]
    ad6e:	6103      	str	r3, [r0, #16]
    ad70:	694b      	ldr	r3, [r1, #20]
    ad72:	6143      	str	r3, [r0, #20]
    ad74:	698b      	ldr	r3, [r1, #24]
    ad76:	6183      	str	r3, [r0, #24]
    ad78:	69cb      	ldr	r3, [r1, #28]
    ad7a:	61c3      	str	r3, [r0, #28]
    ad7c:	6a0b      	ldr	r3, [r1, #32]
    ad7e:	6203      	str	r3, [r0, #32]
    ad80:	6a4b      	ldr	r3, [r1, #36]	; 0x24
    ad82:	6243      	str	r3, [r0, #36]	; 0x24
    ad84:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    ad86:	6283      	str	r3, [r0, #40]	; 0x28
    ad88:	6acb      	ldr	r3, [r1, #44]	; 0x2c
    ad8a:	62c3      	str	r3, [r0, #44]	; 0x2c
    ad8c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
    ad8e:	6303      	str	r3, [r0, #48]	; 0x30
    ad90:	6b4b      	ldr	r3, [r1, #52]	; 0x34
    ad92:	6343      	str	r3, [r0, #52]	; 0x34
    ad94:	6b8b      	ldr	r3, [r1, #56]	; 0x38
    ad96:	6383      	str	r3, [r0, #56]	; 0x38
    ad98:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
    ad9a:	63c3      	str	r3, [r0, #60]	; 0x3c
    ad9c:	3040      	adds	r0, #64	; 0x40
    ad9e:	3140      	adds	r1, #64	; 0x40
    ada0:	3a40      	subs	r2, #64	; 0x40
    ada2:	d2db      	bcs.n	ad5c <memcpy+0x10>
    ada4:	3230      	adds	r2, #48	; 0x30
    ada6:	d30b      	bcc.n	adc0 <memcpy+0x74>
    ada8:	680b      	ldr	r3, [r1, #0]
    adaa:	6003      	str	r3, [r0, #0]
    adac:	684b      	ldr	r3, [r1, #4]
    adae:	6043      	str	r3, [r0, #4]
    adb0:	688b      	ldr	r3, [r1, #8]
    adb2:	6083      	str	r3, [r0, #8]
    adb4:	68cb      	ldr	r3, [r1, #12]
    adb6:	60c3      	str	r3, [r0, #12]
    adb8:	3010      	adds	r0, #16
    adba:	3110      	adds	r1, #16
    adbc:	3a10      	subs	r2, #16
    adbe:	d2f3      	bcs.n	ada8 <memcpy+0x5c>
    adc0:	320c      	adds	r2, #12
    adc2:	d305      	bcc.n	add0 <memcpy+0x84>
    adc4:	f851 3b04 	ldr.w	r3, [r1], #4
    adc8:	f840 3b04 	str.w	r3, [r0], #4
    adcc:	3a04      	subs	r2, #4
    adce:	d2f9      	bcs.n	adc4 <memcpy+0x78>
    add0:	3204      	adds	r2, #4
    add2:	d008      	beq.n	ade6 <memcpy+0x9a>
    add4:	07d2      	lsls	r2, r2, #31
    add6:	bf1c      	itt	ne
    add8:	f811 3b01 	ldrbne.w	r3, [r1], #1
    addc:	f800 3b01 	strbne.w	r3, [r0], #1
    ade0:	d301      	bcc.n	ade6 <memcpy+0x9a>
    ade2:	880b      	ldrh	r3, [r1, #0]
    ade4:	8003      	strh	r3, [r0, #0]
    ade6:	4660      	mov	r0, ip
    ade8:	4770      	bx	lr
    adea:	bf00      	nop
    adec:	2a08      	cmp	r2, #8
    adee:	d313      	bcc.n	ae18 <memcpy+0xcc>
    adf0:	078b      	lsls	r3, r1, #30
    adf2:	d0b1      	beq.n	ad58 <memcpy+0xc>
    adf4:	f010 0303 	ands.w	r3, r0, #3
    adf8:	d0ae      	beq.n	ad58 <memcpy+0xc>
    adfa:	f1c3 0304 	rsb	r3, r3, #4
    adfe:	1ad2      	subs	r2, r2, r3
    ae00:	07db      	lsls	r3, r3, #31
    ae02:	bf1c      	itt	ne
    ae04:	f811 3b01 	ldrbne.w	r3, [r1], #1
    ae08:	f800 3b01 	strbne.w	r3, [r0], #1
    ae0c:	d3a4      	bcc.n	ad58 <memcpy+0xc>
    ae0e:	f831 3b02 	ldrh.w	r3, [r1], #2
    ae12:	f820 3b02 	strh.w	r3, [r0], #2
    ae16:	e79f      	b.n	ad58 <memcpy+0xc>
    ae18:	3a04      	subs	r2, #4
    ae1a:	d3d9      	bcc.n	add0 <memcpy+0x84>
    ae1c:	3a01      	subs	r2, #1
    ae1e:	f811 3b01 	ldrb.w	r3, [r1], #1
    ae22:	f800 3b01 	strb.w	r3, [r0], #1
    ae26:	d2f9      	bcs.n	ae1c <memcpy+0xd0>
    ae28:	780b      	ldrb	r3, [r1, #0]
    ae2a:	7003      	strb	r3, [r0, #0]
    ae2c:	784b      	ldrb	r3, [r1, #1]
    ae2e:	7043      	strb	r3, [r0, #1]
    ae30:	788b      	ldrb	r3, [r1, #2]
    ae32:	7083      	strb	r3, [r0, #2]
    ae34:	4660      	mov	r0, ip
    ae36:	4770      	bx	lr

0000ae38 <strlen>:
    ae38:	f020 0103 	bic.w	r1, r0, #3
    ae3c:	f010 0003 	ands.w	r0, r0, #3
    ae40:	f1c0 0000 	rsb	r0, r0, #0
    ae44:	f851 3b04 	ldr.w	r3, [r1], #4
    ae48:	f100 0c04 	add.w	ip, r0, #4
    ae4c:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
    ae50:	f06f 0200 	mvn.w	r2, #0
    ae54:	bf1c      	itt	ne
    ae56:	fa22 f20c 	lsrne.w	r2, r2, ip
    ae5a:	4313      	orrne	r3, r2
    ae5c:	f04f 0c01 	mov.w	ip, #1
    ae60:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
    ae64:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
    ae68:	eba3 020c 	sub.w	r2, r3, ip
    ae6c:	ea22 0203 	bic.w	r2, r2, r3
    ae70:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
    ae74:	bf04      	itt	eq
    ae76:	f851 3b04 	ldreq.w	r3, [r1], #4
    ae7a:	3004      	addeq	r0, #4
    ae7c:	d0f4      	beq.n	ae68 <strlen+0x30>
    ae7e:	f1c2 0100 	rsb	r1, r2, #0
    ae82:	ea02 0201 	and.w	r2, r2, r1
    ae86:	fab2 f282 	clz	r2, r2
    ae8a:	f1c2 021f 	rsb	r2, r2, #31
    ae8e:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
    ae92:	4770      	bx	lr
    ae94:	00000043 	.word	0x00000043

0000ae98 <_global_impure_ptr>:
    ae98:	10000020                                 ...

0000ae9c <advertising_channels>:
    ae9c:	00270c00                                ..'.

0000aea0 <data_channels>:
    aea0:	04030201 08070605 0d0b0a09 11100f0e     ................
    aeb0:	15141312 19181716 1d1c1b1a 21201f1e     .............. !
    aec0:	25242322 00000026                       "#$%&...

0000aec8 <whitening>:
    aec8:	01010101 01000100 00000100 00010000     ................
    aed8:	01000101 00010101 01010100 00010000     ................
    aee8:	01010001 01010000 00000000 00010100     ................
    aef8:	01000101 01010100 00000100 00010100     ................
    af08:	00000100 00000100 00000000 01000001     ................
    af18:	01010000 00000100 01010101 01010100     ................
    af28:	00000000 01010101 00010101 01010000     ................
    af38:	01010001 01000000 00000100 00010001     ................

0000af48 <whitening_index>:
    af48:	6f783e46 650f2e4d 1a1f2742 597d5350     F>xoM..eB'..PS}Y
    af58:	3608230a 0021117a 5e06733a 14343156     .#.6z.!.:s.^V14.
    af68:	5a541b28 662f703f                       (.TZ?p/f

0000af70 <hop_interval_lut>:
    af70:	19130100 101f0f1c 1b1a210e 05081422     .........!.."...
    af80:	02231807 1d201e0d 0b0a0311 06151704     ..#... .........
    af90:	120c0916 00000024                       ....$...

0000af98 <whitening_word>:
    af98:	c3bcb240 5f4a371f 9a9cf685 44c5d6c1     @....7J_.......D
    afa8:	e1de5920 afa51b8f cd4e7b42 2262eb60      Y......B{N.`.b"
    afb8:	f0ef2c90 57d28dc7 66a73da1 113175b0     .,.....W.=.f.u1.
    afc8:	bcb24089 4a371fc3 9cf6855f c5d6c19a     .@....7J_.......
    afd8:	de592044 a51b8fe1 4e7b42af 62eb60cd     D Y......B{N.`.b
    afe8:	ef2c9022 d28dc7f0 a73da157 3175b066     ".,.....W.=.f.u1
    aff8:	3da157d2 75b066a7 96481131 46e3f877     .W.=.f.u1.H.w..F
    b008:	9ed0abe9 bad83353 cb240898 a371fc3b     ....S3....$.;.q.
    b018:	cf6855f4 5d6c19a9 e592044c 51b8fe1d     .Uh...l]L......Q
    b028:	42afa51b 60cd4e7b 902262eb c7f0ef2c     ...B{N.`.b".,...
    b038:	a157d28d b066a73d 48113175 e3f87796     ..W.=.f.u1.H.w..
    b048:	d0abe946 d833539e 240898ba 71fc3bcb     F....S3....$.;.q
    b058:	3f877964 0abe946e 833539ed 40898bad     dy.?n....95....@
    b068:	1fc3bcb2 855f4a37 c19a9cf6 2044c5d6     ....7J_.......D 
    b078:	8fe1de59 42afa51b 60cd4e7b 902262eb     Y......B{N.`.b".
    b088:	40898bad 1fc3bcb2 855f4a37 c19a9cf6     ...@....7J_.....
    b098:	2044c5d6 8fe1de59 42afa51b 60cd4e7b     ..D Y......B{N.`
    b0a8:	902262eb c7f0ef2c a157d28d b066a73d     .b".,.....W.=.f.
    b0b8:	c19a9cf6 2044c5d6 8fe1de59 42afa51b     ......D Y......B
    b0c8:	60cd4e7b 902262eb c7f0ef2c a157d28d     {N.`.b".,.....W.
    b0d8:	b066a73d 48113175 e3f87796 d0abe946     =.f.u1.H.w..F...
    b0e8:	be946e3f 3539ed0a 898bad83 c3bcb240     ?n....95....@...
    b0f8:	5f4a371f 9a9cf685 44c5d6c1 e1de5920     .7J_.......D Y..
    b108:	afa51b8f cd4e7b42 2262eb60 f0ef2c90     ....B{N.`.b".,..
    b118:	3bcb2408 f4a371fc a9cf6855 4c5d6c19     .$.;.q..Uh...l]L
    b128:	1de59204 fa51b8fe d4e7b42a 262eb60c     ......Q.*......&
    b138:	0ef2c902 7d28dc7f 6a73da15 13175b06     ......(}..sj.[..
    b148:	44c5d6c1 e1de5920 afa51b8f cd4e7b42     ...D Y......B{N.
    b158:	2262eb60 f0ef2c90 57d28dc7 66a73da1     `.b".,.....W.=.f
    b168:	113175b0 f8779648 abe946e3 33539ed0     .u1.H.w..F....S3
    b178:	c5d6c19a de592044 a51b8fe1 4e7b42af     ....D Y......B{N
    b188:	62eb60cd ef2c9022 d28dc7f0 a73da157     .`.b".,.....W.=.
    b198:	3175b066 77964811 e946e3f8 539ed0ab     f.u1.H.w..F....S
    b1a8:	bad83353 cb240898 a371fc3b cf6855f4     S3....$.;.q..Uh.
    b1b8:	5d6c19a9 e592044c 51b8fe1d e7b42afa     ..l]L......Q.*..
    b1c8:	2eb60cd4 f2c90226 28dc7f0e 73da157d     ....&......(}..s
    b1d8:	c7f0ef2c a157d28d b066a73d 48113175     ,.....W.=.f.u1.H
    b1e8:	e3f87796 d0abe946 d833539e 240898ba     .w..F....S3....$
    b1f8:	71fc3bcb 6855f4a3 6c19a9cf 92044c5d     .;.q..Uh...l]L..
    b208:	b8fe1de5 b42afa51 b60cd4e7 c902262e     ....Q.*......&..
    b218:	dc7f0ef2 da157d28 5b066a73 64811317     ....(}..sj.[...d
    b228:	6e3f8779 ed0abe94 ad833539 b240898b     y.?n....95....@.
    b238:	39ed0abe 8bad8335 bcb24089 4a371fc3     ...95....@....7J
    b248:	9cf6855f c5d6c19a de592044 a51b8fe1     _.......D Y.....
    b258:	4e7b42af 62eb60cd ef2c9022 d28dc7f0     .B{N.`.b".,.....
    b268:	46e3f877 9ed0abe9 bad83353 cb240898     w..F....S3....$.
    b278:	a371fc3b cf6855f4 5d6c19a9 e592044c     ;.q..Uh...l]L...
    b288:	51b8fe1d e7b42afa 2eb60cd4 f2c90226     ...Q.*......&...
    b298:	33539ed0 0898bad8 fc3bcb24 55f4a371     ..S3....$.;.q..U
    b2a8:	19a9cf68 044c5d6c fe1de592 2afa51b8     h...l]L......Q.*
    b2b8:	0cd4e7b4 02262eb6 7f0ef2c9 157d28dc     ......&......(}.
    b2c8:	4c5d6c19 1de59204 fa51b8fe d4e7b42a     .l]L......Q.*...
    b2d8:	262eb60c 0ef2c902 7d28dc7f 6a73da15     ...&......(}..sj
    b2e8:	13175b06 87796481 be946e3f 3539ed0a     .[...dy.?n....95
    b2f8:	cd4e7b42 2262eb60 f0ef2c90 57d28dc7     B{N.`.b".,.....W
    b308:	66a73da1 113175b0 f8779648 abe946e3     .=.f.u1.H.w..F..
    b318:	33539ed0 0898bad8 fc3bcb24 55f4a371     ..S3....$.;.q..U
    b328:	b240898b 371fc3bc f6855f4a d6c19a9c     ..@....7J_......
    b338:	592044c5 1b8fe1de 7b42afa5 eb60cd4e     .D Y......B{N.`.
    b348:	2c902262 8dc7f0ef 3da157d2 75b066a7     b".,.....W.=.f.u
    b358:	cf6855f4 5d6c19a9 e592044c 51b8fe1d     .Uh...l]L......Q
    b368:	e7b42afa 2eb60cd4 f2c90226 28dc7f0e     .*......&......(
    b378:	73da157d 175b066a 79648113 946e3f87     }..sj.[...dy.?n.
    b388:	b066a73d 48113175 e3f87796 d0abe946     =.f.u1.H.w..F...
    b398:	d833539e 240898ba 71fc3bcb 6855f4a3     .S3....$.;.q..Uh
    b3a8:	6c19a9cf 92044c5d b8fe1de5 b42afa51     ...l]L......Q.*.
    b3b8:	3175b066 77964811 e946e3f8 539ed0ab     f.u1.H.w..F....S
    b3c8:	98bad833 3bcb2408 f4a371fc a9cf6855     3....$.;.q..Uh..
    b3d8:	4c5d6c19 1de59204 fa51b8fe d4e7b42a     .l]L......Q.*...
    b3e8:	4e7b42af 62eb60cd ef2c9022 d28dc7f0     .B{N.`.b".,.....
    b3f8:	a73da157 3175b066 77964811 e946e3f8     W.=.f.u1.H.w..F.
    b408:	539ed0ab 98bad833 3bcb2408 f4a371fc     ...S3....$.;.q..
    b418:	cb240898 a371fc3b cf6855f4 5d6c19a9     ..$.;.q..Uh...l]
    b428:	e592044c 51b8fe1d e7b42afa 2eb60cd4     L......Q.*......
    b438:	f2c90226 28dc7f0e 73da157d 175b066a     &......(}..sj.[.
    b448:	b42afa51 b60cd4e7 c902262e dc7f0ef2     Q.*......&......
    b458:	da157d28 5b066a73 64811317 6e3f8779     (}..sj.[...dy.?n
    b468:	ed0abe94 ad833539 b240898b 371fc3bc     ....95....@....7
    b478:	3539ed0a 898bad83 c3bcb240 5f4a371f     ..95....@....7J_
    b488:	9a9cf685 44c5d6c1 e1de5920 afa51b8f     .......D Y......
    b498:	cd4e7b42 2262eb60 f0ef2c90 57d28dc7     B{N.`.b".,.....W
    b4a8:	4a371fc3 9cf6855f c5d6c19a de592044     ..7J_.......D Y.
    b4b8:	a51b8fe1 4e7b42af 62eb60cd ef2c9022     .....B{N.`.b".,.
    b4c8:	d28dc7f0 a73da157 3175b066 77964811     ....W.=.f.u1.H.w
    b4d8:	371fc3bc f6855f4a d6c19a9c 592044c5     ...7J_.......D Y
    b4e8:	1b8fe1de 7b42afa5 eb60cd4e 2c902262     ......B{N.`.b".,
    b4f8:	8dc7f0ef 3da157d2 75b066a7 96481131     .....W.=.f.u1.H.
    b508:	48113175 e3f87796 d0abe946 d833539e     u1.H.w..F....S3.
    b518:	240898ba 71fc3bcb 6855f4a3 6c19a9cf     ...$.;.q..Uh...l
    b528:	92044c5d b8fe1de5 b42afa51 b60cd4e7     ]L......Q.*.....
    b538:	c902262e dc7f0ef2 da157d28 5b066a73     .&......(}..sj.[
    b548:	64811317 6e3f8779 ed0abe94 ad833539     ...dy.?n....95..
    b558:	b240898b 371fc3bc f6855f4a d6c19a9c     ..@....7J_......
    b568:	b60cd4e7 c902262e dc7f0ef2 da157d28     .....&......(}..
    b578:	5b066a73 64811317 6e3f8779 ed0abe94     sj.[...dy.?n....
    b588:	ad833539 b240898b 371fc3bc f6855f4a     95....@....7J_..
    b598:	2262eb60 f0ef2c90 57d28dc7 66a73da1     `.b".,.....W.=.f
    b5a8:	113175b0 f8779648 abe946e3 33539ed0     .u1.H.w..F....S3
    b5b8:	0898bad8 fc3bcb24 55f4a371 19a9cf68     ....$.;.q..Uh...
    b5c8:	5d6c19a9 e592044c 51b8fe1d e7b42afa     ..l]L......Q.*..
    b5d8:	2eb60cd4 f2c90226 28dc7f0e 73da157d     ....&......(}..s
    b5e8:	175b066a 79648113 946e3f87 39ed0abe     j.[...dy.?n....9
    b5f8:	dc7f0ef2 da157d28 5b066a73 64811317     ....(}..sj.[...d
    b608:	6e3f8779 ed0abe94 ad833539 b240898b     y.?n....95....@.
    b618:	371fc3bc f6855f4a d6c19a9c 592044c5     ...7J_.......D Y
    b628:	a371fc3b cf6855f4 5d6c19a9 e592044c     ;.q..Uh...l]L...
    b638:	51b8fe1d e7b42afa 2eb60cd4 f2c90226     ...Q.*......&...
    b648:	28dc7f0e 73da157d 175b066a 79648113     ...(}..sj.[...dy
    b658:	de592044 a51b8fe1 4e7b42af 62eb60cd     D Y......B{N.`.b
    b668:	ef2c9022 d28dc7f0 a73da157 3175b066     ".,.....W.=.f.u1
    b678:	77964811 e946e3f8 539ed0ab 98bad833     .H.w..F....S3...
    b688:	a157d28d b066a73d 48113175 e3f87796     ..W.=.f.u1.H.w..
    b698:	d0abe946 d833539e 240898ba 71fc3bcb     F....S3....$.;.q
    b6a8:	6855f4a3 6c19a9cf 92044c5d b8fe1de5     ..Uh...l]L......
    b6b8:	2044c5d6 8fe1de59 42afa51b 60cd4e7b     ..D Y......B{N.`
    b6c8:	902262eb c7f0ef2c a157d28d b066a73d     .b".,.....W.=.f.
    b6d8:	48113175 e3f87796 d0abe946 d833539e     u1.H.w..F....S3.
    b6e8:	5f4a371f 9a9cf685 44c5d6c1 e1de5920     .7J_.......D Y..
    b6f8:	afa51b8f cd4e7b42 2262eb60 f0ef2c90     ....B{N.`.b".,..
    b708:	57d28dc7 66a73da1 113175b0 f8779648     ...W.=.f.u1.H.w.

0000b718 <compile_info>:
    b718:	72656275 746f6f74 30322068 312d3531     ubertooth 2015-1
    b728:	31522d30 6f722820 7740746f 69706965     0-R1 (root@weipi
    b738:	2029676e 206e6f4d 2079614d 31203220     ng) Mon May  2 1
    b748:	39343a33 2035313a 2054534b 36313032     3:49:15 KST 2016
    b758:	00000000 35313032 2d30312d 00003152     ....2015-10-R1..
    b768:	00000001 00000001 00000001 00000001     ................
    b778:	ffff0900 ffffffff ff050102 0000ffff     ................
    b788:	0985096c 0000099e 8cc57554 e74533c7     l.......Tu...3E.
    b798:	0000002a 03010200 03000100 01020001     *...............
    b7a8:	00000100 04020301 04020304 03040304     ................
    b7b8:	00000203                                ....

0000b7bc <abDescriptors>:
    b7bc:	02000112 400000ff 60021d50 02010101     .......@P..`....
    b7cc:	02090103 01010020 096e8000 02000004     .... .....n.....
    b7dc:	000000ff 02820507 07000040 40020505     ........@......@
    b7ec:	03040000 035c0409 00740068 00700074     ......\.h.t.t.p.
    b7fc:	002f003a 0067002f 00740069 00750068     :././.g.i.t.h.u.
    b80c:	002e0062 006f0063 002f006d 00720067     b...c.o.m./.g.r.
    b81c:	00610065 00730074 006f0063 00740074     e.a.t.s.c.o.t.t.
    b82c:	00610067 00670064 00740065 002f0073     g.a.d.g.e.t.s./.
    b83c:	00620075 00720065 006f0074 0074006f     u.b.e.r.t.o.o.t.
    b84c:	031e0068 006c0062 00650075 006f0074     h...b.l.u.e.t.o.
    b85c:	0074006f 005f0068 00780072 00780074     o.t.h._.r.x.t.x.
    b86c:	00300312 00300030 00300030 00300030     ..0.0.0.0.0.0.0.
    b87c:	00000031 6361387b 38613734 63632d38     1...{8ac47a88-cc
    b88c:	342d3632 2d396161 62373838 6332342d     26-4aa9-887b-42c
    b89c:	66633861 36613730 00007d33 00008fd9     a8cf07a63}......
    b8ac:	0000900d 00009025 0000910d 00008fc5     ....%...........
    b8bc:	00008fc5 00008fc5 00009171 0000900d     ........q.......
    b8cc:	00009189 00008fc5 00008fc5 00008fc5     ................
    b8dc:	00008fd9 0000900d 0000925d 0000941d     ........].......
    b8ec:	000092dd 000093a1                       ........

0000b8f4 <abExtendedOsFeatureDescriptor>:
    b8f4:	00000028 00040100 00000001 00000000     (...............
    b904:	49570100 4253554e 00000000 00000000     ..WINUSB........
    b914:	00000000 00000000                       ........

0000b91c <_init>:
    b91c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b91e:	bf00      	nop
    b920:	bcf8      	pop	{r3, r4, r5, r6, r7}
    b922:	bc08      	pop	{r3}
    b924:	469e      	mov	lr, r3
    b926:	4770      	bx	lr

0000b928 <__init_array_start>:
    b928:	00004215 	.word	0x00004215

0000b92c <__frame_dummy_init_array_entry>:
    b92c:	000040f1                                .@..

0000b930 <_fini>:
    b930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b932:	bf00      	nop
    b934:	bcf8      	pop	{r3, r4, r5, r6, r7}
    b936:	bc08      	pop	{r3}
    b938:	469e      	mov	lr, r3
    b93a:	4770      	bx	lr

0000b93c <__fini_array_start>:
    b93c:	000040cd 	.word	0x000040cd
