
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.461732                       # Number of seconds simulated
sim_ticks                                461731561500                       # Number of ticks simulated
final_tick                               1199914029000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 230575                       # Simulator instruction rate (inst/s)
host_op_rate                                   258187                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               53231817                       # Simulator tick rate (ticks/s)
host_mem_usage                                2273292                       # Number of bytes of host memory used
host_seconds                                  8673.98                       # Real time elapsed on the host
sim_insts                                  2000000002                       # Number of instructions simulated
sim_ops                                    2239509642                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1199914029000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::l2.prefetcher    268414976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.inst        80448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    127920512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          396415936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        80448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         80448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    110988928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       110988928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::l2.prefetcher      4193984                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.inst         1257                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      1998758                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6193999                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1734202                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1734202                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::l2.prefetcher     581322566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.inst       174231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    277045198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             858541995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       174231                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           174231                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       240375442                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            240375442                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       240375442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher    581322566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       174231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    277045198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1098917437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6193999                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1734202                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6193999                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1734202                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              396173760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  242176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               110982528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               396415936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            110988928                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   3784                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    69                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            381564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            385991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            387125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            388635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            390321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            388348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            387135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            386932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            387025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            386732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           384696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           380621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           392532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           395823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           385154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           381581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            106319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            107967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            108871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            109487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            109717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            109403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            108857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            108962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            109751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            109022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           107638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           106074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           108365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           109052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           107919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           106698                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  461728407507                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6193999                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1734202                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1941283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  995615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  471169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  365954                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  336072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  300475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  266910                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  241263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  469687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  403504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 137765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 102680                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  84327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  64481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   6944                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  47724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  66379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  76838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  86857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  99651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 103361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 106036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 108269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 110428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 112787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 115382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 118750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 122701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 127438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 125984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 122270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  18937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3353076                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    151.250599                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    94.820118                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   219.676312                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2498194     74.50%     74.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       392079     11.69%     86.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       111863      3.34%     89.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        69761      2.08%     91.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        67974      2.03%     93.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        42800      1.28%     94.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        33368      1.00%     95.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        31913      0.95%     96.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       105124      3.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3353076                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       106031                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      58.380841                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     48.156395                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     33.804089                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           4835      4.56%      4.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         22130     20.87%     25.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47         16866     15.91%     41.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63         18728     17.66%     59.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79         16807     15.85%     74.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95         12482     11.77%     86.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111         7307      6.89%     93.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127         3459      3.26%     96.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143         1728      1.63%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159          810      0.76%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175          408      0.38%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191          204      0.19%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207          125      0.12%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           54      0.05%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           36      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255           20      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271           19      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            5      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            6      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        106031                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       106031                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.354670                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.331669                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.909828                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            89768     84.66%     84.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1563      1.47%     86.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10391      9.80%     95.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2852      2.69%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              905      0.85%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              363      0.34%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              112      0.11%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               42      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               18      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               12      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        106031                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 313036962576                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            429103493826                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                30951075000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     50569.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                69319.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       858.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       240.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    858.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    240.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.43                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.58                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  4081317                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  489916                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                28.25                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      58238.74                       # Average gap between requests
system.mem_ctrls.pageHitRate                    57.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              12007930620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               6382351305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             22105804140                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             4539223260                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         36485030400.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          55790813970                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1041795360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    130186270050                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     18738209280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        787370865                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           288065815860                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            623.881578                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         336664584064                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    443160767                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   15436144000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2374367000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  48802094028                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  109187605926                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 285488189779                       # Time in different power states
system.mem_ctrls_1.actEnergy              11933089140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               6342572115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             22092330960                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             4512789180                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         36493020720.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          55526405790                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1076952960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    129686594940                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     18688553280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1337050335                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           287691300090                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            623.070467                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         337157540582                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    516421208                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   15441102000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   4085680000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  48668018595                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  108616497710                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 284403841987                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1199914029000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1199914029000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1199914029000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1199914029000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1199914029000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1199914029000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1199914029000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           9608907                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           284394526                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9609931                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             29.593816                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.219158                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.780842                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.000214                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999786                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          589                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          299                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         607181207                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        607181207                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1199914029000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    180172996                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       180172996                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    104093507                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      104093507                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    284266503                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        284266503                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    284266503                       # number of overall hits
system.cpu.dcache.overall_hits::total       284266503                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      8650861                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8650861                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      5868786                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5868786                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     14519647                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       14519647                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     14519647                       # number of overall misses
system.cpu.dcache.overall_misses::total      14519647                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 250771279000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 250771279000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 169843549236                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 169843549236                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 420614828236                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 420614828236                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 420614828236                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 420614828236                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    188823857                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    188823857                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    109962293                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    109962293                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    298786150                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    298786150                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    298786150                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    298786150                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.045814                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045814                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.053371                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.053371                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.048595                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048595                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.048595                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048595                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 28988.013910                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28988.013910                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 28940.150354                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28940.150354                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 28968.667643                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28968.667643                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 28968.667643                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28968.667643                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2323524                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     14657316                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            121704                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           76986                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.091599                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   190.389369                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      9608907                       # number of writebacks
system.cpu.dcache.writebacks::total           9608907                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      1913457                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1913457                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      2997283                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2997283                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      4910740                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4910740                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      4910740                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4910740                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      6737404                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6737404                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      2871503                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2871503                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      9608907                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      9608907                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      9608907                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      9608907                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 196017825000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 196017825000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  72505037214                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  72505037214                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 268522862214                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 268522862214                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 268522862214                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 268522862214                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.035681                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.035681                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.026114                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026114                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.032160                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.032160                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.032160                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.032160                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 29093.969280                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29093.969280                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 25249.855986                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 25249.855986                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 27945.203571                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27945.203571                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 27945.203571                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27945.203571                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1199914029000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1199914029000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1199914029000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              1281                       # number of replacements
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           820760660                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1793                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          457758.315672                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   129.894816                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   382.105184                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.253701                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.746299                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         484420671                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        484420671                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1199914029000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    242208106                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       242208106                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    242208106                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        242208106                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    242208106                       # number of overall hits
system.cpu.icache.overall_hits::total       242208106                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst         1589                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1589                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst         1589                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1589                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst         1589                       # number of overall misses
system.cpu.icache.overall_misses::total          1589                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    112151499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    112151499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    112151499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    112151499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    112151499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    112151499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    242209695                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    242209695                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    242209695                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    242209695                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    242209695                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    242209695                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000007                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000007                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 70579.923851                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70579.923851                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 70579.923851                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70579.923851                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 70579.923851                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70579.923851                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        10817                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           33                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               101                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   107.099010                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    16.500000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         1281                       # number of writebacks
system.cpu.icache.writebacks::total              1281                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          308                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          308                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          308                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          308                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          308                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          308                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst         1281                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1281                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst         1281                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1281                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst         1281                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1281                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     96948500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     96948500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     96948500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     96948500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     96948500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     96948500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 75681.889149                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75681.889149                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 75681.889149                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75681.889149                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 75681.889149                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75681.889149                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1199914029000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1199914029000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1199914029000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued         23225951                       # number of hwpf issued
system.l2.prefetcher.pfIdentified            23441771                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                15891                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             197419                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               8212013                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1199914029000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   6183558                       # number of replacements
system.l2.tags.tagsinuse                 32252.092880                       # Cycle average of tags in use
system.l2.tags.total_refs                     7640669                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6215831                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.229227                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    24365.057989                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher  7887.034891                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.743563                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.240693                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984256                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         15541                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         16732                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           81                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          524                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         4753                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         9951                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          232                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          735                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5297                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10294                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          321                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.474274                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.510620                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 167472269                       # Number of tag accesses
system.l2.tags.data_accesses                167472269                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1199914029000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      4464832                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4464832                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      5134810                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          5134810                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data      2383467                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2383467                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst           18                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 18                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      5164469                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5164469                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst            18                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       7547936                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7547954                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst           18                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      7547936                       # number of overall hits
system.l2.overall_hits::total                 7547954                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data       488049                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              488049                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst         1263                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1263                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data      1572922                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1572922                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst         1263                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      2060971                       # number of demand (read+write) misses
system.l2.demand_misses::total                2062234                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         1263                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      2060971                       # number of overall misses
system.l2.overall_misses::total               2062234                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data  52168336729                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   52168336729                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst     95518500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     95518500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data 151594174809                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 151594174809                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     95518500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 203762511538                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     203858030038                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     95518500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 203762511538                       # number of overall miss cycles
system.l2.overall_miss_latency::total    203858030038                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      4464832                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4464832                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      5134810                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      5134810                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      2871516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2871516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst         1281                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1281                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      6737391                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6737391                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst         1281                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      9608907                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9610188                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst         1281                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      9608907                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9610188                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.169962                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.169962                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.985948                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.985948                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.233462                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.233462                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.985948                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.214485                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.214588                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.985948                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.214485                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.214588                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 106891.596395                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106891.596395                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 75628.266033                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75628.266033                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 96377.426731                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96377.426731                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 75628.266033                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 98867.238568                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98853.006030                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 75628.266033                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 98867.238568                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98853.006030                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             453035                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     19055                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      23.775125                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1967060                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks              1734202                       # number of writebacks
system.l2.writebacks::total                   1734202                       # number of writebacks
system.l2.ReadExReq_mshr_hits::switch_cpus.data        27512                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            27512                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             6                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data        34704                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        34704                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data        62216                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               62222                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data        62216                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              62222                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher      4474976                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4474976                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       460537                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         460537                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst         1257                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1257                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data      1538218                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1538218                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         1257                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      1998755                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2000012                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher      4474976                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         1257                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      1998755                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6474988                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher 416473865317                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 416473865317                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  43677564795                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  43677564795                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst     87440500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     87440500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data 139917533422                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 139917533422                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     87440500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 183595098217                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 183682538717                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher 416473865317                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     87440500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 183595098217                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 600156404034                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.160381                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.160381                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.981265                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.981265                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.228311                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.228311                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.981265                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.208011                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.208114                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.981265                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.208011                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.673763                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 93067.284678                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 93067.284678                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 94840.511826                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94840.511826                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 69562.848051                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69562.848051                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 90960.795818                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90960.795818                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 69562.848051                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 91854.728677                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91840.718314                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 93067.284678                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 69562.848051                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 91854.728677                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92688.419505                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      12377557                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      6194101                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1199914029000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5733462                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1734202                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4449356                       # Transaction distribution
system.membus.trans_dist::ReadExReq            460537                       # Transaction distribution
system.membus.trans_dist::ReadExResp           460537                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5733462                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     18571556                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               18571556                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    507404864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               507404864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6193999                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6193999    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6193999                       # Request fanout histogram
system.membus.reqLayer0.occupancy         10738445835                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        16653411169                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.6                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        22052779                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     21733619                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       402350                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     20949271                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        20947603                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.992038                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS             185                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1199914029000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1199914029000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1199914029000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1199914029000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1199914029000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                923463123                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       397670                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1013265259                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            22052779                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     20947788                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             922531612                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          819234                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                 13                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles           94                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          658                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          362                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         242209697                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes           590                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    923340026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.250691                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.314594                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        427763552     46.33%     46.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        119692450     12.96%     59.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         92531745     10.02%     69.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        283352279     30.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    923340026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.023881                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.097245                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         67333345                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     460200340                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         305750502                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      89689466                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         366344                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     20671003                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         43279                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1144696040                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       1870418                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         366344                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        115571308                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       323677102                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         337560372                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     146164874                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1142963478                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts        719353                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      28417040                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          15087                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       14909844                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       37676030                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents     30792664                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1949291474                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    8695938668                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    753595277                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   1552579642                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1943397348                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps          5894055                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         195251379                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    204257108                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    110081085                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      7852470                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       261832                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1142263018                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1142059483                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       343075                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      2773898                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined      9103616                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    923340026                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.236879                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.316183                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    395965237     42.88%     42.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    159724902     17.30%     60.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    183855199     19.91%     80.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    129916897     14.07%     94.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     45226946      4.90%     99.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      7939362      0.86%     99.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       711483      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    923340026                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        37684101     19.92%     19.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult             31      0.00%     19.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     19.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     19.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     19.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     19.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     19.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     19.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     19.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     19.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     19.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     19.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     19.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     19.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     19.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     19.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     19.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     19.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     19.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     19.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     19.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     19.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd      4698056      2.48%     22.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     22.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp      5485369      2.90%     25.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     25.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv        36868      0.02%     25.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc      8136135      4.30%     29.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult      2393641      1.27%     30.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc      5572019      2.95%     33.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt         3470      0.00%     33.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       10954193      5.79%     39.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       3877628      2.05%     41.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead     90681623     47.93%     89.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite     19655678     10.39%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     419421070     36.72%     36.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        41789      0.00%     36.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             1      0.00%     36.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     36.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     36.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     36.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     36.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     36.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     36.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     36.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     36.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     36.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     36.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     36.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     36.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     36.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     36.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     36.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     36.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     36.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     36.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     36.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     62954752      5.51%     42.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     42.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp     31566460      2.76%     45.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            3      0.00%     45.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv     17023083      1.49%     46.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc    157402390     13.78%     60.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     74074056      6.49%     66.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     64880055      5.68%     72.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt       104544      0.01%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     37713582      3.30%     75.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     36173302      3.17%     78.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    166877757     14.61%     93.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     73826639      6.46%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1142059483                       # Type of FU issued
system.switch_cpus.iq.rate                   1.236714                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           189178812                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.165647                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   2026866752                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    527259079                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    524394522                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   1370114124                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    617785928                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    616014718                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      578407123                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       752831172                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     14820521                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       937659                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1323                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         8092                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       118791                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       623686                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         366344                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          110813                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       1830788                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1142263019                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     204257108                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    110081085                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents            396                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       1830179                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         8092                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       330601                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        28539                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       359140                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1141164706                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     204147570                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       894774                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     1                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            314134981                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         21588086                       # Number of branches executed
system.switch_cpus.iew.exec_stores          109987411                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.235745                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1140427132                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1140409240                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         577999003                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1104708183                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.234927                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.523214                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts      2085139                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts       359077                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    922872238                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.234720                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.216962                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    583708236     63.25%     63.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    107173848     11.61%     74.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     63628433      6.89%     81.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     47656314      5.16%     86.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     28953025      3.14%     90.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     18672716      2.02%     92.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     10445006      1.13%     93.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     10833560      1.17%     94.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     51801100      5.61%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    922872238                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1139489092                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              313281737                       # Number of memory references committed
system.switch_cpus.commit.loads             203319444                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches           21564456                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          615954250                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         680994697                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls           23                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    418265589     36.71%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        41733      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            1      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     62952523      5.52%     42.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     42.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp     31565681      2.77%     45.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            3      0.00%     45.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv     17020286      1.49%     46.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc    157351326     13.81%     60.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     74028258      6.50%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     64877411      5.69%     72.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt       104544      0.01%     72.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     37523793      3.29%     75.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     36138044      3.17%     78.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    165795651     14.55%     93.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     73824249      6.48%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1139489092                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      51801100                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           2012645369                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2283616294                       # The number of ROB writes
system.switch_cpus.timesIdled                    1322                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  123097                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1139489092                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.923463                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.923463                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.082880                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.082880                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        727697374                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       361362463                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads        1505364494                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        880676731                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4065289846                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        442610781                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      4971787541                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      260251930                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     19228195                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      9612449                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        10546                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         280992                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       280992                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1199914029000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6738672                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6199034                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      5145356                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4449356                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6201258                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2871516                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2871516                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1281                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6737391                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3843                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     28826721                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              28830564                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       163968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1229940096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1230104064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        12384816                       # Total snoops (count)
system.tol2bus.snoopTraffic                 110988928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         22000566                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.013252                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.114350                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               21709024     98.67%     98.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 291542      1.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           22000566                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        19227801454                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1925492                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14413361907                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
