|cpu
PC[0] <= Ifetch:IFE.PC_Out[0]
PC[1] <= Ifetch:IFE.PC_Out[1]
PC[2] <= Ifetch:IFE.PC_Out[2]
PC[3] <= Ifetch:IFE.PC_Out[3]
PC[4] <= Ifetch:IFE.PC_Out[4]
PC[5] <= Ifetch:IFE.PC_Out[5]
PC[6] <= Ifetch:IFE.PC_Out[6]
PC[7] <= Ifetch:IFE.PC_Out[7]
Instruction_out[0] <= Ifetch:IFE.Instruction_p[0]
Instruction_out[1] <= Ifetch:IFE.Instruction_p[1]
Instruction_out[2] <= Ifetch:IFE.Instruction_p[2]
Instruction_out[3] <= Ifetch:IFE.Instruction_p[3]
Instruction_out[4] <= Ifetch:IFE.Instruction_p[4]
Instruction_out[5] <= Ifetch:IFE.Instruction_p[5]
Instruction_out[6] <= Ifetch:IFE.Instruction_p[6]
Instruction_out[7] <= Ifetch:IFE.Instruction_p[7]
Instruction_out[8] <= Ifetch:IFE.Instruction_p[8]
Instruction_out[9] <= Ifetch:IFE.Instruction_p[9]
Instruction_out[10] <= Ifetch:IFE.Instruction_p[10]
Instruction_out[11] <= Ifetch:IFE.Instruction_p[11]
Instruction_out[12] <= Ifetch:IFE.Instruction_p[12]
Instruction_out[13] <= Ifetch:IFE.Instruction_p[13]
Instruction_out[14] <= Ifetch:IFE.Instruction_p[14]
Instruction_out[15] <= Ifetch:IFE.Instruction_p[15]
Instruction_out[16] <= Ifetch:IFE.Instruction_p[16]
Instruction_out[17] <= Ifetch:IFE.Instruction_p[17]
Instruction_out[18] <= Ifetch:IFE.Instruction_p[18]
Instruction_out[19] <= Ifetch:IFE.Instruction_p[19]
Instruction_out[20] <= Ifetch:IFE.Instruction_p[20]
Instruction_out[21] <= Ifetch:IFE.Instruction_p[21]
Instruction_out[22] <= Ifetch:IFE.Instruction_p[22]
Instruction_out[23] <= Ifetch:IFE.Instruction_p[23]
Instruction_out[24] <= Ifetch:IFE.Instruction_p[24]
Instruction_out[25] <= Ifetch:IFE.Instruction_p[25]
Instruction_out[26] <= Ifetch:IFE.Instruction_p[26]
Instruction_out[27] <= Ifetch:IFE.Instruction_p[27]
Instruction_out[28] <= Ifetch:IFE.Instruction_p[28]
Instruction_out[29] <= Ifetch:IFE.Instruction_p[29]
Instruction_out[30] <= Ifetch:IFE.Instruction_p[30]
Instruction_out[31] <= Ifetch:IFE.Instruction_p[31]
Read_Data1_out[0] <= Idecode:ID.Read_Data_1_p[0]
Read_Data1_out[1] <= Idecode:ID.Read_Data_1_p[1]
Read_Data1_out[2] <= Idecode:ID.Read_Data_1_p[2]
Read_Data1_out[3] <= Idecode:ID.Read_Data_1_p[3]
Read_Data1_out[4] <= Idecode:ID.Read_Data_1_p[4]
Read_Data1_out[5] <= Idecode:ID.Read_Data_1_p[5]
Read_Data1_out[6] <= Idecode:ID.Read_Data_1_p[6]
Read_Data1_out[7] <= Idecode:ID.Read_Data_1_p[7]
Read_Data2_out[0] <= Idecode:ID.Read_Data_2_p[0]
Read_Data2_out[1] <= Idecode:ID.Read_Data_2_p[1]
Read_Data2_out[2] <= Idecode:ID.Read_Data_2_p[2]
Read_Data2_out[3] <= Idecode:ID.Read_Data_2_p[3]
Read_Data2_out[4] <= Idecode:ID.Read_Data_2_p[4]
Read_Data2_out[5] <= Idecode:ID.Read_Data_2_p[5]
Read_Data2_out[6] <= Idecode:ID.Read_Data_2_p[6]
Read_Data2_out[7] <= Idecode:ID.Read_Data_2_p[7]
ALU_Input_1_out[0] <= Execute:EX.ALU1[0]
ALU_Input_1_out[1] <= Execute:EX.ALU1[1]
ALU_Input_1_out[2] <= Execute:EX.ALU1[2]
ALU_Input_1_out[3] <= Execute:EX.ALU1[3]
ALU_Input_1_out[4] <= Execute:EX.ALU1[4]
ALU_Input_1_out[5] <= Execute:EX.ALU1[5]
ALU_Input_1_out[6] <= Execute:EX.ALU1[6]
ALU_Input_1_out[7] <= Execute:EX.ALU1[7]
ALU_Input_2_out[0] <= Execute:EX.ALU2[0]
ALU_Input_2_out[1] <= Execute:EX.ALU2[1]
ALU_Input_2_out[2] <= Execute:EX.ALU2[2]
ALU_Input_2_out[3] <= Execute:EX.ALU2[3]
ALU_Input_2_out[4] <= Execute:EX.ALU2[4]
ALU_Input_2_out[5] <= Execute:EX.ALU2[5]
ALU_Input_2_out[6] <= Execute:EX.ALU2[6]
ALU_Input_2_out[7] <= Execute:EX.ALU2[7]
ALU_Result_out[0] <= Execute:EX.ALU_Result_p[0]
ALU_Result_out[1] <= Execute:EX.ALU_Result_p[1]
ALU_Result_out[2] <= Execute:EX.ALU_Result_p[2]
ALU_Result_out[3] <= Execute:EX.ALU_Result_p[3]
ALU_Result_out[4] <= Execute:EX.ALU_Result_p[4]
ALU_Result_out[5] <= Execute:EX.ALU_Result_p[5]
ALU_Result_out[6] <= Execute:EX.ALU_Result_p[6]
ALU_Result_out[7] <= Execute:EX.ALU_Result_p[7]
Branch_out <= control:CTRL.Branch_p
Branch_NE_out <= control:CTRL.Branch_NE_p
Zero_out <= Execute:EX.Zero_p
MemRead_out <= dmemory:MEM.MemRead_ppp
MemReadData_out[0] <= MemReadData_out.DB_MAX_OUTPUT_PORT_TYPE
MemReadData_out[1] <= MemReadData_out.DB_MAX_OUTPUT_PORT_TYPE
MemReadData_out[2] <= MemReadData_out.DB_MAX_OUTPUT_PORT_TYPE
MemReadData_out[3] <= MemReadData_out.DB_MAX_OUTPUT_PORT_TYPE
MemReadData_out[4] <= MemReadData_out.DB_MAX_OUTPUT_PORT_TYPE
MemReadData_out[5] <= MemReadData_out.DB_MAX_OUTPUT_PORT_TYPE
MemReadData_out[6] <= MemReadData_out.DB_MAX_OUTPUT_PORT_TYPE
MemReadData_out[7] <= MemReadData_out.DB_MAX_OUTPUT_PORT_TYPE
MemWrite_out <= dmemory:MEM.MemWrite_ppp
Mem_Address_out[0] <= Mem_Address_out.DB_MAX_OUTPUT_PORT_TYPE
Mem_Address_out[1] <= Mem_Address_out.DB_MAX_OUTPUT_PORT_TYPE
Mem_Address_out[2] <= Mem_Address_out.DB_MAX_OUTPUT_PORT_TYPE
Mem_Address_out[3] <= Mem_Address_out.DB_MAX_OUTPUT_PORT_TYPE
Mem_Address_out[4] <= Mem_Address_out.DB_MAX_OUTPUT_PORT_TYPE
Mem_Address_out[5] <= Mem_Address_out.DB_MAX_OUTPUT_PORT_TYPE
Mem_Address_out[6] <= Mem_Address_out.DB_MAX_OUTPUT_PORT_TYPE
Mem_Address_out[7] <= Mem_Address_out.DB_MAX_OUTPUT_PORT_TYPE
MemWrite_Data_out[0] <= MemWrite_Data_out.DB_MAX_OUTPUT_PORT_TYPE
MemWrite_Data_out[1] <= MemWrite_Data_out.DB_MAX_OUTPUT_PORT_TYPE
MemWrite_Data_out[2] <= MemWrite_Data_out.DB_MAX_OUTPUT_PORT_TYPE
MemWrite_Data_out[3] <= MemWrite_Data_out.DB_MAX_OUTPUT_PORT_TYPE
MemWrite_Data_out[4] <= MemWrite_Data_out.DB_MAX_OUTPUT_PORT_TYPE
MemWrite_Data_out[5] <= MemWrite_Data_out.DB_MAX_OUTPUT_PORT_TYPE
MemWrite_Data_out[6] <= MemWrite_Data_out.DB_MAX_OUTPUT_PORT_TYPE
MemWrite_Data_out[7] <= MemWrite_Data_out.DB_MAX_OUTPUT_PORT_TYPE
RegWrite_out <= RegWrite_out.DB_MAX_OUTPUT_PORT_TYPE
WriteRegister_out[0] <= Idecode:ID.Write_Address_ppp[0]
WriteRegister_out[1] <= Idecode:ID.Write_Address_ppp[1]
WriteRegister_out[2] <= Idecode:ID.Write_Address_ppp[2]
WriteRegister_out[3] <= Idecode:ID.Write_Address_ppp[3]
WriteRegister_out[4] <= Idecode:ID.Write_Address_ppp[4]
RegWriteData_out[0] <= Idecode:ID.RegWriteData[0]
RegWriteData_out[1] <= Idecode:ID.RegWriteData[1]
RegWriteData_out[2] <= Idecode:ID.RegWriteData[2]
RegWriteData_out[3] <= Idecode:ID.RegWriteData[3]
RegWriteData_out[4] <= Idecode:ID.RegWriteData[4]
RegWriteData_out[5] <= Idecode:ID.RegWriteData[5]
RegWriteData_out[6] <= Idecode:ID.RegWriteData[6]
RegWriteData_out[7] <= Idecode:ID.RegWriteData[7]
EXMEM_RegWrite_out <= Execute:EX.EXMEMRegWrite
EXMEM_ALU_Result_out[0] <= Execute:EX.EXMEMALU_Result[0]
EXMEM_ALU_Result_out[1] <= Execute:EX.EXMEMALU_Result[1]
EXMEM_ALU_Result_out[2] <= Execute:EX.EXMEMALU_Result[2]
EXMEM_ALU_Result_out[3] <= Execute:EX.EXMEMALU_Result[3]
EXMEM_ALU_Result_out[4] <= Execute:EX.EXMEMALU_Result[4]
EXMEM_ALU_Result_out[5] <= Execute:EX.EXMEMALU_Result[5]
EXMEM_ALU_Result_out[6] <= Execute:EX.EXMEMALU_Result[6]
EXMEM_ALU_Result_out[7] <= Execute:EX.EXMEMALU_Result[7]
EXMEM_Register_Rd_out[0] <= Execute:EX.EXMEMRegister_Rd[0]
EXMEM_Register_Rd_out[1] <= Execute:EX.EXMEMRegister_Rd[1]
EXMEM_Register_Rd_out[2] <= Execute:EX.EXMEMRegister_Rd[2]
EXMEM_Register_Rd_out[3] <= Execute:EX.EXMEMRegister_Rd[3]
EXMEM_Register_Rd_out[4] <= Execute:EX.EXMEMRegister_Rd[4]
MEMWB_RegWrite_out <= Execute:EX.MEMWBRegWrite
MEMWB_Register_Rd_out[0] <= Execute:EX.MEMWBRegister_Rd[0]
MEMWB_Register_Rd_out[1] <= Execute:EX.MEMWBRegister_Rd[1]
MEMWB_Register_Rd_out[2] <= Execute:EX.MEMWBRegister_Rd[2]
MEMWB_Register_Rd_out[3] <= Execute:EX.MEMWBRegister_Rd[3]
MEMWB_Register_Rd_out[4] <= Execute:EX.MEMWBRegister_Rd[4]
MEMWB_Read_Data_out[0] <= Execute:EX.MEMWBRead_Data[0]
MEMWB_Read_Data_out[1] <= Execute:EX.MEMWBRead_Data[1]
MEMWB_Read_Data_out[2] <= Execute:EX.MEMWBRead_Data[2]
MEMWB_Read_Data_out[3] <= Execute:EX.MEMWBRead_Data[3]
MEMWB_Read_Data_out[4] <= Execute:EX.MEMWBRead_Data[4]
MEMWB_Read_Data_out[5] <= Execute:EX.MEMWBRead_Data[5]
MEMWB_Read_Data_out[6] <= Execute:EX.MEMWBRead_Data[6]
MEMWB_Read_Data_out[7] <= Execute:EX.MEMWBRead_Data[7]
IDEX_Register_Rs_out[0] <= Execute:EX.IDEXRegister_Rs[0]
IDEX_Register_Rs_out[1] <= Execute:EX.IDEXRegister_Rs[1]
IDEX_Register_Rs_out[2] <= Execute:EX.IDEXRegister_Rs[2]
IDEX_Register_Rs_out[3] <= Execute:EX.IDEXRegister_Rs[3]
IDEX_Register_Rs_out[4] <= Execute:EX.IDEXRegister_Rs[4]
IDEX_Register_Rt_out[0] <= Execute:EX.IDEXRegister_Rt[0]
IDEX_Register_Rt_out[1] <= Execute:EX.IDEXRegister_Rt[1]
IDEX_Register_Rt_out[2] <= Execute:EX.IDEXRegister_Rt[2]
IDEX_Register_Rt_out[3] <= Execute:EX.IDEXRegister_Rt[3]
IDEX_Register_Rt_out[4] <= Execute:EX.IDEXRegister_Rt[4]
ForwardA_out[0] <= Execute:EX.forwardA[0]
ForwardA_out[1] <= Execute:EX.forwardA[1]
ForwardB_out[0] <= Execute:EX.forwardB[0]
ForwardB_out[1] <= Execute:EX.forwardB[1]
IDEX_MemRead_out <= Idecode:ID.IDEXMemRead_out
IFID_Register_Rs_out[0] <= Idecode:ID.IFIDRegister_Rs_out[0]
IFID_Register_Rs_out[1] <= Idecode:ID.IFIDRegister_Rs_out[1]
IFID_Register_Rs_out[2] <= Idecode:ID.IFIDRegister_Rs_out[2]
IFID_Register_Rs_out[3] <= Idecode:ID.IFIDRegister_Rs_out[3]
IFID_Register_Rs_out[4] <= Idecode:ID.IFIDRegister_Rs_out[4]
IFID_Register_Rt_out[0] <= Idecode:ID.IFIDRegister_Rt_out[0]
IFID_Register_Rt_out[1] <= Idecode:ID.IFIDRegister_Rt_out[1]
IFID_Register_Rt_out[2] <= Idecode:ID.IFIDRegister_Rt_out[2]
IFID_Register_Rt_out[3] <= Idecode:ID.IFIDRegister_Rt_out[3]
IFID_Register_Rt_out[4] <= Idecode:ID.IFIDRegister_Rt_out[4]
STALL_out <= control:CTRL.Stall_out
HDU_RegWrite_out <= control:CTRL.RegWrite_p
HDU_MemWrite_out <= control:CTRL.MemWrite_p
IF_Flush_out <= Ifetch:IFE.IFFlush_p
IF_ReadData1_out[0] <= Ifetch:IFE.IF_ReadData1[0]
IF_ReadData1_out[1] <= Ifetch:IFE.IF_ReadData1[1]
IF_ReadData1_out[2] <= Ifetch:IFE.IF_ReadData1[2]
IF_ReadData1_out[3] <= Ifetch:IFE.IF_ReadData1[3]
IF_ReadData1_out[4] <= Ifetch:IFE.IF_ReadData1[4]
IF_ReadData1_out[5] <= Ifetch:IFE.IF_ReadData1[5]
IF_ReadData1_out[6] <= Ifetch:IFE.IF_ReadData1[6]
IF_ReadData1_out[7] <= Ifetch:IFE.IF_ReadData1[7]
IF_ReadData2_out[0] <= Ifetch:IFE.IF_ReadData2[0]
IF_ReadData2_out[1] <= Ifetch:IFE.IF_ReadData2[1]
IF_ReadData2_out[2] <= Ifetch:IFE.IF_ReadData2[2]
IF_ReadData2_out[3] <= Ifetch:IFE.IF_ReadData2[3]
IF_ReadData2_out[4] <= Ifetch:IFE.IF_ReadData2[4]
IF_ReadData2_out[5] <= Ifetch:IFE.IF_ReadData2[5]
IF_ReadData2_out[6] <= Ifetch:IFE.IF_ReadData2[6]
IF_ReadData2_out[7] <= Ifetch:IFE.IF_ReadData2[7]
IF_SignExtend_out[0] <= Ifetch:IFE.IF_SignExtend[0]
IF_SignExtend_out[1] <= Ifetch:IFE.IF_SignExtend[1]
IF_SignExtend_out[2] <= Ifetch:IFE.IF_SignExtend[2]
IF_SignExtend_out[3] <= Ifetch:IFE.IF_SignExtend[3]
IF_SignExtend_out[4] <= Ifetch:IFE.IF_SignExtend[4]
IF_SignExtend_out[5] <= Ifetch:IFE.IF_SignExtend[5]
IF_SignExtend_out[6] <= Ifetch:IFE.IF_SignExtend[6]
IF_SignExtend_out[7] <= Ifetch:IFE.IF_SignExtend[7]
IF_Branch_out <= Ifetch:IFE.IF_Branch
IF_BranchNE_out <= Ifetch:IFE.IF_BranchNE
IF_PCPlus4_out[0] <= Ifetch:IFE.IF_PCPlus4[0]
IF_PCPlus4_out[1] <= Ifetch:IFE.IF_PCPlus4[1]
IF_PCPlus4_out[2] <= Ifetch:IFE.IF_PCPlus4[2]
IF_PCPlus4_out[3] <= Ifetch:IFE.IF_PCPlus4[3]
IF_PCPlus4_out[4] <= Ifetch:IFE.IF_PCPlus4[4]
IF_PCPlus4_out[5] <= Ifetch:IFE.IF_PCPlus4[5]
IF_PCPlus4_out[6] <= Ifetch:IFE.IF_PCPlus4[6]
IF_PCPlus4_out[7] <= Ifetch:IFE.IF_PCPlus4[7]
IF_AddResult_out[0] <= Ifetch:IFE.IF_AddResult[0]
IF_AddResult_out[1] <= Ifetch:IFE.IF_AddResult[1]
IF_AddResult_out[2] <= Ifetch:IFE.IF_AddResult[2]
IF_AddResult_out[3] <= Ifetch:IFE.IF_AddResult[3]
IF_AddResult_out[4] <= Ifetch:IFE.IF_AddResult[4]
IF_AddResult_out[5] <= Ifetch:IFE.IF_AddResult[5]
IF_AddResult_out[6] <= Ifetch:IFE.IF_AddResult[6]
IF_AddResult_out[7] <= Ifetch:IFE.IF_AddResult[7]
IF_Zero_out[0] <= Ifetch:IFE.IF_Zero[0]
IF_Zero_out[1] <= Ifetch:IFE.IF_Zero[1]
IF_Zero_out[2] <= Ifetch:IFE.IF_Zero[2]
IF_Zero_out[3] <= Ifetch:IFE.IF_Zero[3]
IF_Zero_out[4] <= Ifetch:IFE.IF_Zero[4]
IF_Zero_out[5] <= Ifetch:IFE.IF_Zero[5]
IF_Zero_out[6] <= Ifetch:IFE.IF_Zero[6]
IF_Zero_out[7] <= Ifetch:IFE.IF_Zero[7]
Clock => Ifetch:IFE.Clock
Clock => Idecode:ID.Clock
Clock => control:CTRL.Clock
Clock => Execute:EX.Clock
Clock => dmemory:MEM.Clock
Reset => Ifetch:IFE.Reset
Reset => Idecode:ID.Reset
Reset => control:CTRL.Reset
Reset => Execute:EX.Reset
Reset => dmemory:MEM.Reset


|cpu|Ifetch:IFE
PC_Out[0] <= PC[0].DB_MAX_OUTPUT_PORT_TYPE
PC_Out[1] <= PC[1].DB_MAX_OUTPUT_PORT_TYPE
PC_Out[2] <= PC[2].DB_MAX_OUTPUT_PORT_TYPE
PC_Out[3] <= PC[3].DB_MAX_OUTPUT_PORT_TYPE
PC_Out[4] <= PC[4].DB_MAX_OUTPUT_PORT_TYPE
PC_Out[5] <= PC[5].DB_MAX_OUTPUT_PORT_TYPE
PC_Out[6] <= PC[6].DB_MAX_OUTPUT_PORT_TYPE
PC_Out[7] <= PC[7].DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[0] <= Instruction_p.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[1] <= Instruction_p.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[2] <= Instruction_p.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[3] <= Instruction_p.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[4] <= Instruction_p.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[5] <= Instruction_p.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[6] <= Instruction_p.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[7] <= Instruction_p.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[8] <= Instruction_p.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[9] <= Instruction_p.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[10] <= Instruction_p.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[11] <= Instruction_p.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[12] <= Instruction_p.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[13] <= Instruction_p.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[14] <= Instruction_p.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[15] <= Instruction_p.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[16] <= Instruction_p.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[17] <= Instruction_p.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[18] <= Instruction_p.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[19] <= Instruction_p.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[20] <= Instruction_p.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[21] <= Instruction_p.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[22] <= Instruction_p.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[23] <= Instruction_p.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[24] <= Instruction_p.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[25] <= Instruction_p.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[26] <= Instruction_p.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[27] <= Instruction_p.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[28] <= Instruction_p.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[29] <= Instruction_p.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[30] <= Instruction_p.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[31] <= Instruction_p.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_p[0] <= PC_plus_4_p[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_p[1] <= PC_plus_4_p[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_p[2] <= PC_plus_4_p[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_p[3] <= PC_plus_4_p[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_p[4] <= PC_plus_4_p[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_p[5] <= PC_plus_4_p[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_p[6] <= PC_plus_4_p[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_p[7] <= PC_plus_4_p[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NXT_PC[0] <= Next_PC.DB_MAX_OUTPUT_PORT_TYPE
NXT_PC[1] <= Next_PC.DB_MAX_OUTPUT_PORT_TYPE
NXT_PC[2] <= Next_PC.DB_MAX_OUTPUT_PORT_TYPE
NXT_PC[3] <= Next_PC.DB_MAX_OUTPUT_PORT_TYPE
NXT_PC[4] <= Next_PC.DB_MAX_OUTPUT_PORT_TYPE
NXT_PC[5] <= Next_PC.DB_MAX_OUTPUT_PORT_TYPE
NXT_PC[6] <= Next_PC.DB_MAX_OUTPUT_PORT_TYPE
NXT_PC[7] <= Next_PC.DB_MAX_OUTPUT_PORT_TYPE
Stall => PC.OUTPUTSELECT
Stall => PC.OUTPUTSELECT
Stall => PC.OUTPUTSELECT
Stall => PC.OUTPUTSELECT
Stall => PC.OUTPUTSELECT
Stall => PC.OUTPUTSELECT
Stall => PC.OUTPUTSELECT
Stall => PC.OUTPUTSELECT
Stall => PC_plus_4_p.OUTPUTSELECT
Stall => PC_plus_4_p.OUTPUTSELECT
Stall => PC_plus_4_p.OUTPUTSELECT
Stall => PC_plus_4_p.OUTPUTSELECT
Stall => PC_plus_4_p.OUTPUTSELECT
Stall => PC_plus_4_p.OUTPUTSELECT
Stall => PC_plus_4_p.OUTPUTSELECT
Stall => PC_plus_4_p.OUTPUTSELECT
Stall => IFFlush_ppp.OUTPUTSELECT
Read_Data_1[0] => zero.IN0
Read_Data_1[0] => IF_ReadData1[0].DATAIN
Read_Data_1[1] => zero.IN0
Read_Data_1[1] => IF_ReadData1[1].DATAIN
Read_Data_1[2] => zero.IN0
Read_Data_1[2] => IF_ReadData1[2].DATAIN
Read_Data_1[3] => zero.IN0
Read_Data_1[3] => IF_ReadData1[3].DATAIN
Read_Data_1[4] => zero.IN0
Read_Data_1[4] => IF_ReadData1[4].DATAIN
Read_Data_1[5] => zero.IN0
Read_Data_1[5] => IF_ReadData1[5].DATAIN
Read_Data_1[6] => zero.IN0
Read_Data_1[6] => IF_ReadData1[6].DATAIN
Read_Data_1[7] => zero.IN0
Read_Data_1[7] => IF_ReadData1[7].DATAIN
Read_Data_2[0] => zero.IN1
Read_Data_2[0] => IF_ReadData2[0].DATAIN
Read_Data_2[1] => zero.IN1
Read_Data_2[1] => IF_ReadData2[1].DATAIN
Read_Data_2[2] => zero.IN1
Read_Data_2[2] => IF_ReadData2[2].DATAIN
Read_Data_2[3] => zero.IN1
Read_Data_2[3] => IF_ReadData2[3].DATAIN
Read_Data_2[4] => zero.IN1
Read_Data_2[4] => IF_ReadData2[4].DATAIN
Read_Data_2[5] => zero.IN1
Read_Data_2[5] => IF_ReadData2[5].DATAIN
Read_Data_2[6] => zero.IN1
Read_Data_2[6] => IF_ReadData2[6].DATAIN
Read_Data_2[7] => zero.IN1
Read_Data_2[7] => IF_ReadData2[7].DATAIN
Sign_Extend[0] => Add1.IN10
Sign_Extend[0] => IF_SignExtend[0].DATAIN
Sign_Extend[1] => Add1.IN9
Sign_Extend[1] => IF_SignExtend[1].DATAIN
Sign_Extend[2] => Add1.IN8
Sign_Extend[2] => IF_SignExtend[2].DATAIN
Sign_Extend[3] => Add1.IN7
Sign_Extend[3] => IF_SignExtend[3].DATAIN
Sign_Extend[4] => Add1.IN6
Sign_Extend[4] => IF_SignExtend[4].DATAIN
Sign_Extend[5] => Add1.IN5
Sign_Extend[5] => IF_SignExtend[5].DATAIN
Sign_Extend[6] => Add1.IN4
Sign_Extend[6] => IF_SignExtend[6].DATAIN
Sign_Extend[7] => Add1.IN3
Sign_Extend[7] => IF_SignExtend[7].DATAIN
Branch => Next_PC.IN1
Branch => IF_Branch.DATAIN
Branch_NE => Next_PC.IN1
Branch_NE => IF_BranchNE.DATAIN
PC_plus_4[0] => IF_PCPlus4[0].DATAIN
PC_plus_4[1] => IF_PCPlus4[1].DATAIN
PC_plus_4[2] => Add1.IN16
PC_plus_4[2] => IF_PCPlus4[2].DATAIN
PC_plus_4[3] => Add1.IN15
PC_plus_4[3] => IF_PCPlus4[3].DATAIN
PC_plus_4[4] => Add1.IN14
PC_plus_4[4] => IF_PCPlus4[4].DATAIN
PC_plus_4[5] => Add1.IN13
PC_plus_4[5] => IF_PCPlus4[5].DATAIN
PC_plus_4[6] => Add1.IN12
PC_plus_4[6] => IF_PCPlus4[6].DATAIN
PC_plus_4[7] => Add1.IN11
PC_plus_4[7] => IF_PCPlus4[7].DATAIN
IFFlush => IFFlush_p.DATAIN
IFFlush_p <= IFFlush.DB_MAX_OUTPUT_PORT_TYPE
IFFlush_pp => Next_PC.IN1
IFFlush_pp => Next_PC.IN1
IFFlush_ppp <= IFFlush_ppp~reg0.DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData1[0] <= Read_Data_1[0].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData1[1] <= Read_Data_1[1].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData1[2] <= Read_Data_1[2].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData1[3] <= Read_Data_1[3].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData1[4] <= Read_Data_1[4].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData1[5] <= Read_Data_1[5].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData1[6] <= Read_Data_1[6].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData1[7] <= Read_Data_1[7].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData2[0] <= Read_Data_2[0].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData2[1] <= Read_Data_2[1].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData2[2] <= Read_Data_2[2].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData2[3] <= Read_Data_2[3].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData2[4] <= Read_Data_2[4].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData2[5] <= Read_Data_2[5].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData2[6] <= Read_Data_2[6].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData2[7] <= Read_Data_2[7].DB_MAX_OUTPUT_PORT_TYPE
IF_SignExtend[0] <= Sign_Extend[0].DB_MAX_OUTPUT_PORT_TYPE
IF_SignExtend[1] <= Sign_Extend[1].DB_MAX_OUTPUT_PORT_TYPE
IF_SignExtend[2] <= Sign_Extend[2].DB_MAX_OUTPUT_PORT_TYPE
IF_SignExtend[3] <= Sign_Extend[3].DB_MAX_OUTPUT_PORT_TYPE
IF_SignExtend[4] <= Sign_Extend[4].DB_MAX_OUTPUT_PORT_TYPE
IF_SignExtend[5] <= Sign_Extend[5].DB_MAX_OUTPUT_PORT_TYPE
IF_SignExtend[6] <= Sign_Extend[6].DB_MAX_OUTPUT_PORT_TYPE
IF_SignExtend[7] <= Sign_Extend[7].DB_MAX_OUTPUT_PORT_TYPE
IF_Branch <= Branch.DB_MAX_OUTPUT_PORT_TYPE
IF_BranchNE <= Branch_NE.DB_MAX_OUTPUT_PORT_TYPE
IF_PCPlus4[0] <= PC_plus_4[0].DB_MAX_OUTPUT_PORT_TYPE
IF_PCPlus4[1] <= PC_plus_4[1].DB_MAX_OUTPUT_PORT_TYPE
IF_PCPlus4[2] <= PC_plus_4[2].DB_MAX_OUTPUT_PORT_TYPE
IF_PCPlus4[3] <= PC_plus_4[3].DB_MAX_OUTPUT_PORT_TYPE
IF_PCPlus4[4] <= PC_plus_4[4].DB_MAX_OUTPUT_PORT_TYPE
IF_PCPlus4[5] <= PC_plus_4[5].DB_MAX_OUTPUT_PORT_TYPE
IF_PCPlus4[6] <= PC_plus_4[6].DB_MAX_OUTPUT_PORT_TYPE
IF_PCPlus4[7] <= PC_plus_4[7].DB_MAX_OUTPUT_PORT_TYPE
IF_AddResult[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
IF_AddResult[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
IF_AddResult[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
IF_AddResult[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
IF_AddResult[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
IF_AddResult[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
IF_AddResult[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
IF_AddResult[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
IF_Zero[0] <= zero.DB_MAX_OUTPUT_PORT_TYPE
IF_Zero[1] <= zero.DB_MAX_OUTPUT_PORT_TYPE
IF_Zero[2] <= zero.DB_MAX_OUTPUT_PORT_TYPE
IF_Zero[3] <= zero.DB_MAX_OUTPUT_PORT_TYPE
IF_Zero[4] <= zero.DB_MAX_OUTPUT_PORT_TYPE
IF_Zero[5] <= zero.DB_MAX_OUTPUT_PORT_TYPE
IF_Zero[6] <= zero.DB_MAX_OUTPUT_PORT_TYPE
IF_Zero[7] <= zero.DB_MAX_OUTPUT_PORT_TYPE
Clock => altsyncram:inst_memory.clock0
Clock => IFFlush_ppp~reg0.CLK
Clock => PC_plus_4_p[0]~reg0.CLK
Clock => PC_plus_4_p[1]~reg0.CLK
Clock => PC_plus_4_p[2]~reg0.CLK
Clock => PC_plus_4_p[3]~reg0.CLK
Clock => PC_plus_4_p[4]~reg0.CLK
Clock => PC_plus_4_p[5]~reg0.CLK
Clock => PC_plus_4_p[6]~reg0.CLK
Clock => PC_plus_4_p[7]~reg0.CLK
Clock => PC[0].CLK
Clock => PC[1].CLK
Clock => PC[2].CLK
Clock => PC[3].CLK
Clock => PC[4].CLK
Clock => PC[5].CLK
Clock => PC[6].CLK
Clock => PC[7].CLK
Clock => PC[8].CLK
Clock => PC[9].CLK
Reset => Instruction_p.IN1
Reset => PC.OUTPUTSELECT
Reset => PC.OUTPUTSELECT
Reset => PC.OUTPUTSELECT
Reset => PC.OUTPUTSELECT
Reset => PC.OUTPUTSELECT
Reset => PC.OUTPUTSELECT
Reset => PC.OUTPUTSELECT
Reset => PC.OUTPUTSELECT
Reset => PC_plus_4_p.OUTPUTSELECT
Reset => PC_plus_4_p.OUTPUTSELECT
Reset => PC_plus_4_p.OUTPUTSELECT
Reset => PC_plus_4_p.OUTPUTSELECT
Reset => PC_plus_4_p.OUTPUTSELECT
Reset => PC_plus_4_p.OUTPUTSELECT
Reset => PC_plus_4_p.OUTPUTSELECT
Reset => PC_plus_4_p.OUTPUTSELECT
Reset => IFFlush_ppp.OUTPUTSELECT
Reset => PC[0].ENA
Reset => PC[1].ENA


|cpu|Ifetch:IFE|altsyncram:inst_memory
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_19q3:auto_generated.address_a[0]
address_a[1] => altsyncram_19q3:auto_generated.address_a[1]
address_a[2] => altsyncram_19q3:auto_generated.address_a[2]
address_a[3] => altsyncram_19q3:auto_generated.address_a[3]
address_a[4] => altsyncram_19q3:auto_generated.address_a[4]
address_a[5] => altsyncram_19q3:auto_generated.address_a[5]
address_a[6] => altsyncram_19q3:auto_generated.address_a[6]
address_a[7] => altsyncram_19q3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_19q3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_19q3:auto_generated.q_a[0]
q_a[1] <= altsyncram_19q3:auto_generated.q_a[1]
q_a[2] <= altsyncram_19q3:auto_generated.q_a[2]
q_a[3] <= altsyncram_19q3:auto_generated.q_a[3]
q_a[4] <= altsyncram_19q3:auto_generated.q_a[4]
q_a[5] <= altsyncram_19q3:auto_generated.q_a[5]
q_a[6] <= altsyncram_19q3:auto_generated.q_a[6]
q_a[7] <= altsyncram_19q3:auto_generated.q_a[7]
q_a[8] <= altsyncram_19q3:auto_generated.q_a[8]
q_a[9] <= altsyncram_19q3:auto_generated.q_a[9]
q_a[10] <= altsyncram_19q3:auto_generated.q_a[10]
q_a[11] <= altsyncram_19q3:auto_generated.q_a[11]
q_a[12] <= altsyncram_19q3:auto_generated.q_a[12]
q_a[13] <= altsyncram_19q3:auto_generated.q_a[13]
q_a[14] <= altsyncram_19q3:auto_generated.q_a[14]
q_a[15] <= altsyncram_19q3:auto_generated.q_a[15]
q_a[16] <= altsyncram_19q3:auto_generated.q_a[16]
q_a[17] <= altsyncram_19q3:auto_generated.q_a[17]
q_a[18] <= altsyncram_19q3:auto_generated.q_a[18]
q_a[19] <= altsyncram_19q3:auto_generated.q_a[19]
q_a[20] <= altsyncram_19q3:auto_generated.q_a[20]
q_a[21] <= altsyncram_19q3:auto_generated.q_a[21]
q_a[22] <= altsyncram_19q3:auto_generated.q_a[22]
q_a[23] <= altsyncram_19q3:auto_generated.q_a[23]
q_a[24] <= altsyncram_19q3:auto_generated.q_a[24]
q_a[25] <= altsyncram_19q3:auto_generated.q_a[25]
q_a[26] <= altsyncram_19q3:auto_generated.q_a[26]
q_a[27] <= altsyncram_19q3:auto_generated.q_a[27]
q_a[28] <= altsyncram_19q3:auto_generated.q_a[28]
q_a[29] <= altsyncram_19q3:auto_generated.q_a[29]
q_a[30] <= altsyncram_19q3:auto_generated.q_a[30]
q_a[31] <= altsyncram_19q3:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_19q3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|cpu|Idecode:ID
Read_Data_1_p[0] <= Read_Data_1_p[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1_p[1] <= Read_Data_1_p[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1_p[2] <= Read_Data_1_p[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1_p[3] <= Read_Data_1_p[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1_p[4] <= Read_Data_1_p[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1_p[5] <= Read_Data_1_p[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1_p[6] <= Read_Data_1_p[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1_p[7] <= Read_Data_1_p[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_p[0] <= Read_Data_2_p[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_p[1] <= Read_Data_2_p[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_p[2] <= Read_Data_2_p[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_p[3] <= Read_Data_2_p[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_p[4] <= Read_Data_2_p[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_p[5] <= Read_Data_2_p[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_p[6] <= Read_Data_2_p[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_p[7] <= Read_Data_2_p[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Data[0] => ~NO_FANOUT~
Write_Data[1] => ~NO_FANOUT~
Write_Data[2] => ~NO_FANOUT~
Write_Data[3] => ~NO_FANOUT~
Write_Data[4] => ~NO_FANOUT~
Write_Data[5] => ~NO_FANOUT~
Write_Data[6] => ~NO_FANOUT~
Write_Data[7] => ~NO_FANOUT~
RegWrite_ppp => process_0.IN1
RegWrite_ppp => RegWriteOut.DATAA
RegWriteOut <= RegWriteOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_pp[0] => Equal0.IN9
Write_Address_pp[0] => Decoder0.IN4
Write_Address_pp[0] => Write_Address_ppp.DATAA
Write_Address_pp[1] => Equal0.IN8
Write_Address_pp[1] => Decoder0.IN3
Write_Address_pp[1] => Write_Address_ppp.DATAA
Write_Address_pp[2] => Equal0.IN7
Write_Address_pp[2] => Decoder0.IN2
Write_Address_pp[2] => Write_Address_ppp.DATAA
Write_Address_pp[3] => Equal0.IN6
Write_Address_pp[3] => Decoder0.IN1
Write_Address_pp[3] => Write_Address_ppp.DATAA
Write_Address_pp[4] => Equal0.IN5
Write_Address_pp[4] => Decoder0.IN0
Write_Address_pp[4] => Write_Address_ppp.DATAA
Write_Address_ppp[0] <= Write_Address_ppp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_ppp[1] <= Write_Address_ppp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_ppp[2] <= Write_Address_ppp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_ppp[3] <= Write_Address_ppp[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_ppp[4] <= Write_Address_ppp[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_p[0] => writedata[0].DATAB
Read_Data_p[1] => writedata[1].DATAB
Read_Data_p[2] => writedata[2].DATAB
Read_Data_p[3] => writedata[3].DATAB
Read_Data_p[4] => writedata[4].DATAB
Read_Data_p[5] => writedata[5].DATAB
Read_Data_p[6] => writedata[6].DATAB
Read_Data_p[7] => writedata[7].DATAB
MemtoReg_ppp => writedata[7].OUTPUTSELECT
MemtoReg_ppp => writedata[6].OUTPUTSELECT
MemtoReg_ppp => writedata[5].OUTPUTSELECT
MemtoReg_ppp => writedata[4].OUTPUTSELECT
MemtoReg_ppp => writedata[3].OUTPUTSELECT
MemtoReg_ppp => writedata[2].OUTPUTSELECT
MemtoReg_ppp => writedata[1].OUTPUTSELECT
MemtoReg_ppp => writedata[0].OUTPUTSELECT
ALU_Result_pp[0] => writedata[0].DATAA
ALU_Result_pp[1] => writedata[1].DATAA
ALU_Result_pp[2] => writedata[2].DATAA
ALU_Result_pp[3] => writedata[3].DATAA
ALU_Result_pp[4] => writedata[4].DATAA
ALU_Result_pp[5] => writedata[5].DATAA
ALU_Result_pp[6] => writedata[6].DATAA
ALU_Result_pp[7] => writedata[7].DATAA
Instruction_p[0] => Sign_Extend_p.DATAA
Instruction_p[1] => Sign_Extend_p.DATAA
Instruction_p[2] => Sign_Extend_p.DATAA
Instruction_p[3] => Sign_Extend_p.DATAA
Instruction_p[4] => Sign_Extend_p.DATAA
Instruction_p[5] => Sign_Extend_p.DATAA
Instruction_p[6] => Sign_Extend_p.DATAA
Instruction_p[7] => Sign_Extend_p.DATAA
Instruction_p[8] => Instruction_pp.DATAA
Instruction_p[9] => Instruction_pp.DATAA
Instruction_p[10] => Instruction_pp.DATAA
Instruction_p[11] => Write_Address_1_p.DATAA
Instruction_p[12] => Write_Address_1_p.DATAA
Instruction_p[13] => Write_Address_1_p.DATAA
Instruction_p[14] => Write_Address_1_p.DATAA
Instruction_p[15] => Write_Address_1_p.DATAA
Instruction_p[16] => Mux8.IN36
Instruction_p[16] => Mux9.IN36
Instruction_p[16] => Mux10.IN36
Instruction_p[16] => Mux11.IN36
Instruction_p[16] => Mux12.IN36
Instruction_p[16] => Mux13.IN36
Instruction_p[16] => Mux14.IN36
Instruction_p[16] => Mux15.IN36
Instruction_p[16] => Write_Address_0_p.DATAA
Instruction_p[17] => Mux8.IN35
Instruction_p[17] => Mux9.IN35
Instruction_p[17] => Mux10.IN35
Instruction_p[17] => Mux11.IN35
Instruction_p[17] => Mux12.IN35
Instruction_p[17] => Mux13.IN35
Instruction_p[17] => Mux14.IN35
Instruction_p[17] => Mux15.IN35
Instruction_p[17] => Write_Address_0_p.DATAA
Instruction_p[18] => Mux8.IN34
Instruction_p[18] => Mux9.IN34
Instruction_p[18] => Mux10.IN34
Instruction_p[18] => Mux11.IN34
Instruction_p[18] => Mux12.IN34
Instruction_p[18] => Mux13.IN34
Instruction_p[18] => Mux14.IN34
Instruction_p[18] => Mux15.IN34
Instruction_p[18] => Write_Address_0_p.DATAA
Instruction_p[19] => Mux8.IN33
Instruction_p[19] => Mux9.IN33
Instruction_p[19] => Mux10.IN33
Instruction_p[19] => Mux11.IN33
Instruction_p[19] => Mux12.IN33
Instruction_p[19] => Mux13.IN33
Instruction_p[19] => Mux14.IN33
Instruction_p[19] => Mux15.IN33
Instruction_p[19] => Write_Address_0_p.DATAA
Instruction_p[20] => Mux8.IN32
Instruction_p[20] => Mux9.IN32
Instruction_p[20] => Mux10.IN32
Instruction_p[20] => Mux11.IN32
Instruction_p[20] => Mux12.IN32
Instruction_p[20] => Mux13.IN32
Instruction_p[20] => Mux14.IN32
Instruction_p[20] => Mux15.IN32
Instruction_p[20] => Write_Address_0_p.DATAA
Instruction_p[21] => Mux0.IN36
Instruction_p[21] => Mux1.IN36
Instruction_p[21] => Mux2.IN36
Instruction_p[21] => Mux3.IN36
Instruction_p[21] => Mux4.IN36
Instruction_p[21] => Mux5.IN36
Instruction_p[21] => Mux6.IN36
Instruction_p[21] => Mux7.IN36
Instruction_p[21] => Write_Address_2_p.DATAA
Instruction_p[22] => Mux0.IN35
Instruction_p[22] => Mux1.IN35
Instruction_p[22] => Mux2.IN35
Instruction_p[22] => Mux3.IN35
Instruction_p[22] => Mux4.IN35
Instruction_p[22] => Mux5.IN35
Instruction_p[22] => Mux6.IN35
Instruction_p[22] => Mux7.IN35
Instruction_p[22] => Write_Address_2_p.DATAA
Instruction_p[23] => Mux0.IN34
Instruction_p[23] => Mux1.IN34
Instruction_p[23] => Mux2.IN34
Instruction_p[23] => Mux3.IN34
Instruction_p[23] => Mux4.IN34
Instruction_p[23] => Mux5.IN34
Instruction_p[23] => Mux6.IN34
Instruction_p[23] => Mux7.IN34
Instruction_p[23] => Write_Address_2_p.DATAA
Instruction_p[24] => Mux0.IN33
Instruction_p[24] => Mux1.IN33
Instruction_p[24] => Mux2.IN33
Instruction_p[24] => Mux3.IN33
Instruction_p[24] => Mux4.IN33
Instruction_p[24] => Mux5.IN33
Instruction_p[24] => Mux6.IN33
Instruction_p[24] => Mux7.IN33
Instruction_p[24] => Write_Address_2_p.DATAA
Instruction_p[25] => Mux0.IN32
Instruction_p[25] => Mux1.IN32
Instruction_p[25] => Mux2.IN32
Instruction_p[25] => Mux3.IN32
Instruction_p[25] => Mux4.IN32
Instruction_p[25] => Mux5.IN32
Instruction_p[25] => Mux6.IN32
Instruction_p[25] => Mux7.IN32
Instruction_p[25] => Write_Address_2_p.DATAA
Instruction_p[26] => Instruction_pp.DATAA
Instruction_p[27] => Instruction_pp.DATAA
Instruction_p[28] => Instruction_pp.DATAA
Instruction_p[29] => Instruction_pp.DATAA
Instruction_p[30] => Instruction_pp.DATAA
Instruction_p[31] => Instruction_pp.DATAA
Sign_Extend_p[0] <= Sign_Extend_p[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sign_Extend_p[1] <= Sign_Extend_p[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sign_Extend_p[2] <= Sign_Extend_p[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sign_Extend_p[3] <= Sign_Extend_p[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sign_Extend_p[4] <= Sign_Extend_p[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sign_Extend_p[5] <= Sign_Extend_p[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sign_Extend_p[6] <= Sign_Extend_p[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sign_Extend_p[7] <= Sign_Extend_p[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_0_p[0] <= Write_Address_0_p[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_0_p[1] <= Write_Address_0_p[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_0_p[2] <= Write_Address_0_p[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_0_p[3] <= Write_Address_0_p[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_0_p[4] <= Write_Address_0_p[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_1_p[0] <= Write_Address_1_p[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_1_p[1] <= Write_Address_1_p[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_1_p[2] <= Write_Address_1_p[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_1_p[3] <= Write_Address_1_p[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_1_p[4] <= Write_Address_1_p[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_2_p[0] <= Write_Address_2_p[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_2_p[1] <= Write_Address_2_p[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_2_p[2] <= Write_Address_2_p[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_2_p[3] <= Write_Address_2_p[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_2_p[4] <= Write_Address_2_p[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[0] <= RegWriteData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[1] <= RegWriteData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[2] <= RegWriteData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[3] <= RegWriteData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[4] <= RegWriteData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[5] <= RegWriteData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[6] <= RegWriteData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[7] <= RegWriteData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[0] <= Instruction_pp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[1] <= Instruction_pp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[2] <= Instruction_pp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[3] <= Instruction_pp[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[4] <= Instruction_pp[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[5] <= Instruction_pp[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[6] <= Instruction_pp[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[7] <= Instruction_pp[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[8] <= Instruction_pp[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[9] <= Instruction_pp[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[10] <= Instruction_pp[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[11] <= Instruction_pp[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[12] <= Instruction_pp[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[13] <= Instruction_pp[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[14] <= Instruction_pp[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[15] <= Instruction_pp[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[16] <= Instruction_pp[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[17] <= Instruction_pp[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[18] <= Instruction_pp[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[19] <= Instruction_pp[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[20] <= Instruction_pp[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[21] <= Instruction_pp[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[22] <= Instruction_pp[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[23] <= Instruction_pp[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[24] <= Instruction_pp[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[25] <= Instruction_pp[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[26] <= Instruction_pp[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[27] <= Instruction_pp[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[28] <= Instruction_pp[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[29] <= Instruction_pp[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[30] <= Instruction_pp[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[31] <= Instruction_pp[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_p[0] => PC_plus_4_pp.DATAA
PC_plus_4_p[1] => PC_plus_4_pp.DATAA
PC_plus_4_p[2] => PC_plus_4_pp.DATAA
PC_plus_4_p[3] => PC_plus_4_pp.DATAA
PC_plus_4_p[4] => PC_plus_4_pp.DATAA
PC_plus_4_p[5] => PC_plus_4_pp.DATAA
PC_plus_4_p[6] => PC_plus_4_pp.DATAA
PC_plus_4_p[7] => PC_plus_4_pp.DATAA
PC_plus_4_pp[0] <= PC_plus_4_pp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_pp[1] <= PC_plus_4_pp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_pp[2] <= PC_plus_4_pp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_pp[3] <= PC_plus_4_pp[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_pp[4] <= PC_plus_4_pp[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_pp[5] <= PC_plus_4_pp[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_pp[6] <= PC_plus_4_pp[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_pp[7] <= PC_plus_4_pp[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX_MemRead => IDEXMemRead_out~reg0.DATAIN
IDEX_Register_Rt[0] => IDEXRegister_Rt_out[0]~reg0.DATAIN
IDEX_Register_Rt[1] => IDEXRegister_Rt_out[1]~reg0.DATAIN
IDEX_Register_Rt[2] => IDEXRegister_Rt_out[2]~reg0.DATAIN
IDEX_Register_Rt[3] => IDEXRegister_Rt_out[3]~reg0.DATAIN
IDEX_Register_Rt[4] => IDEXRegister_Rt_out[4]~reg0.DATAIN
IFID_Register_Rs[0] => IFIDRegister_Rs_out[0]~reg0.DATAIN
IFID_Register_Rs[1] => IFIDRegister_Rs_out[1]~reg0.DATAIN
IFID_Register_Rs[2] => IFIDRegister_Rs_out[2]~reg0.DATAIN
IFID_Register_Rs[3] => IFIDRegister_Rs_out[3]~reg0.DATAIN
IFID_Register_Rs[4] => IFIDRegister_Rs_out[4]~reg0.DATAIN
IFID_Register_Rt[0] => IFIDRegister_Rt_out[0]~reg0.DATAIN
IFID_Register_Rt[1] => IFIDRegister_Rt_out[1]~reg0.DATAIN
IFID_Register_Rt[2] => IFIDRegister_Rt_out[2]~reg0.DATAIN
IFID_Register_Rt[3] => IFIDRegister_Rt_out[3]~reg0.DATAIN
IFID_Register_Rt[4] => IFIDRegister_Rt_out[4]~reg0.DATAIN
IDEXMemRead_out <= IDEXMemRead_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEXRegister_Rt_out[0] <= IDEXRegister_Rt_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEXRegister_Rt_out[1] <= IDEXRegister_Rt_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEXRegister_Rt_out[2] <= IDEXRegister_Rt_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEXRegister_Rt_out[3] <= IDEXRegister_Rt_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEXRegister_Rt_out[4] <= IDEXRegister_Rt_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IFIDRegister_Rs_out[0] <= IFIDRegister_Rs_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IFIDRegister_Rs_out[1] <= IFIDRegister_Rs_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IFIDRegister_Rs_out[2] <= IFIDRegister_Rs_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IFIDRegister_Rs_out[3] <= IFIDRegister_Rs_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IFIDRegister_Rs_out[4] <= IFIDRegister_Rs_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IFIDRegister_Rt_out[0] <= IFIDRegister_Rt_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IFIDRegister_Rt_out[1] <= IFIDRegister_Rt_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IFIDRegister_Rt_out[2] <= IFIDRegister_Rt_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IFIDRegister_Rt_out[3] <= IFIDRegister_Rt_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IFIDRegister_Rt_out[4] <= IFIDRegister_Rt_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Branch_p => Branch_pp~reg0.DATAIN
Branch_NE_p => Branch_NE_pp~reg0.DATAIN
Add_Result_p[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
Add_Result_p[1] <= Add_Result_p[1].DB_MAX_OUTPUT_PORT_TYPE
Add_Result_p[2] <= Add_Result_p[2].DB_MAX_OUTPUT_PORT_TYPE
Add_Result_p[3] <= Add_Result_p[3].DB_MAX_OUTPUT_PORT_TYPE
Add_Result_p[4] <= Add_Result_p[4].DB_MAX_OUTPUT_PORT_TYPE
Add_Result_p[5] <= Add_Result_p[5].DB_MAX_OUTPUT_PORT_TYPE
Add_Result_p[6] <= Add_Result_p[6].DB_MAX_OUTPUT_PORT_TYPE
Add_Result_p[7] <= Add_Result_p[7].DB_MAX_OUTPUT_PORT_TYPE
Branch_pp <= Branch_pp~reg0.DB_MAX_OUTPUT_PORT_TYPE
Branch_NE_pp <= Branch_NE_pp~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clock => Branch_NE_pp~reg0.CLK
Clock => Branch_pp~reg0.CLK
Clock => IFIDRegister_Rt_out[0]~reg0.CLK
Clock => IFIDRegister_Rt_out[1]~reg0.CLK
Clock => IFIDRegister_Rt_out[2]~reg0.CLK
Clock => IFIDRegister_Rt_out[3]~reg0.CLK
Clock => IFIDRegister_Rt_out[4]~reg0.CLK
Clock => IFIDRegister_Rs_out[0]~reg0.CLK
Clock => IFIDRegister_Rs_out[1]~reg0.CLK
Clock => IFIDRegister_Rs_out[2]~reg0.CLK
Clock => IFIDRegister_Rs_out[3]~reg0.CLK
Clock => IFIDRegister_Rs_out[4]~reg0.CLK
Clock => IDEXRegister_Rt_out[0]~reg0.CLK
Clock => IDEXRegister_Rt_out[1]~reg0.CLK
Clock => IDEXRegister_Rt_out[2]~reg0.CLK
Clock => IDEXRegister_Rt_out[3]~reg0.CLK
Clock => IDEXRegister_Rt_out[4]~reg0.CLK
Clock => IDEXMemRead_out~reg0.CLK
Clock => PC_plus_4_pp[0]~reg0.CLK
Clock => PC_plus_4_pp[1]~reg0.CLK
Clock => PC_plus_4_pp[2]~reg0.CLK
Clock => PC_plus_4_pp[3]~reg0.CLK
Clock => PC_plus_4_pp[4]~reg0.CLK
Clock => PC_plus_4_pp[5]~reg0.CLK
Clock => PC_plus_4_pp[6]~reg0.CLK
Clock => PC_plus_4_pp[7]~reg0.CLK
Clock => RegWriteOut~reg0.CLK
Clock => Write_Address_ppp[0]~reg0.CLK
Clock => Write_Address_ppp[1]~reg0.CLK
Clock => Write_Address_ppp[2]~reg0.CLK
Clock => Write_Address_ppp[3]~reg0.CLK
Clock => Write_Address_ppp[4]~reg0.CLK
Clock => Instruction_pp[0]~reg0.CLK
Clock => Instruction_pp[1]~reg0.CLK
Clock => Instruction_pp[2]~reg0.CLK
Clock => Instruction_pp[3]~reg0.CLK
Clock => Instruction_pp[4]~reg0.CLK
Clock => Instruction_pp[5]~reg0.CLK
Clock => Instruction_pp[6]~reg0.CLK
Clock => Instruction_pp[7]~reg0.CLK
Clock => Instruction_pp[8]~reg0.CLK
Clock => Instruction_pp[9]~reg0.CLK
Clock => Instruction_pp[10]~reg0.CLK
Clock => Instruction_pp[11]~reg0.CLK
Clock => Instruction_pp[12]~reg0.CLK
Clock => Instruction_pp[13]~reg0.CLK
Clock => Instruction_pp[14]~reg0.CLK
Clock => Instruction_pp[15]~reg0.CLK
Clock => Instruction_pp[16]~reg0.CLK
Clock => Instruction_pp[17]~reg0.CLK
Clock => Instruction_pp[18]~reg0.CLK
Clock => Instruction_pp[19]~reg0.CLK
Clock => Instruction_pp[20]~reg0.CLK
Clock => Instruction_pp[21]~reg0.CLK
Clock => Instruction_pp[22]~reg0.CLK
Clock => Instruction_pp[23]~reg0.CLK
Clock => Instruction_pp[24]~reg0.CLK
Clock => Instruction_pp[25]~reg0.CLK
Clock => Instruction_pp[26]~reg0.CLK
Clock => Instruction_pp[27]~reg0.CLK
Clock => Instruction_pp[28]~reg0.CLK
Clock => Instruction_pp[29]~reg0.CLK
Clock => Instruction_pp[30]~reg0.CLK
Clock => Instruction_pp[31]~reg0.CLK
Clock => RegWriteData[0]~reg0.CLK
Clock => RegWriteData[1]~reg0.CLK
Clock => RegWriteData[2]~reg0.CLK
Clock => RegWriteData[3]~reg0.CLK
Clock => RegWriteData[4]~reg0.CLK
Clock => RegWriteData[5]~reg0.CLK
Clock => RegWriteData[6]~reg0.CLK
Clock => RegWriteData[7]~reg0.CLK
Clock => Write_Address_2_p[0]~reg0.CLK
Clock => Write_Address_2_p[1]~reg0.CLK
Clock => Write_Address_2_p[2]~reg0.CLK
Clock => Write_Address_2_p[3]~reg0.CLK
Clock => Write_Address_2_p[4]~reg0.CLK
Clock => Write_Address_1_p[0]~reg0.CLK
Clock => Write_Address_1_p[1]~reg0.CLK
Clock => Write_Address_1_p[2]~reg0.CLK
Clock => Write_Address_1_p[3]~reg0.CLK
Clock => Write_Address_1_p[4]~reg0.CLK
Clock => Write_Address_0_p[0]~reg0.CLK
Clock => Write_Address_0_p[1]~reg0.CLK
Clock => Write_Address_0_p[2]~reg0.CLK
Clock => Write_Address_0_p[3]~reg0.CLK
Clock => Write_Address_0_p[4]~reg0.CLK
Clock => Sign_Extend_p[0]~reg0.CLK
Clock => Sign_Extend_p[1]~reg0.CLK
Clock => Sign_Extend_p[2]~reg0.CLK
Clock => Sign_Extend_p[3]~reg0.CLK
Clock => Sign_Extend_p[4]~reg0.CLK
Clock => Sign_Extend_p[5]~reg0.CLK
Clock => Sign_Extend_p[6]~reg0.CLK
Clock => Sign_Extend_p[7]~reg0.CLK
Clock => Read_Data_2_p[0]~reg0.CLK
Clock => Read_Data_2_p[1]~reg0.CLK
Clock => Read_Data_2_p[2]~reg0.CLK
Clock => Read_Data_2_p[3]~reg0.CLK
Clock => Read_Data_2_p[4]~reg0.CLK
Clock => Read_Data_2_p[5]~reg0.CLK
Clock => Read_Data_2_p[6]~reg0.CLK
Clock => Read_Data_2_p[7]~reg0.CLK
Clock => Read_Data_1_p[0]~reg0.CLK
Clock => Read_Data_1_p[1]~reg0.CLK
Clock => Read_Data_1_p[2]~reg0.CLK
Clock => Read_Data_1_p[3]~reg0.CLK
Clock => Read_Data_1_p[4]~reg0.CLK
Clock => Read_Data_1_p[5]~reg0.CLK
Clock => Read_Data_1_p[6]~reg0.CLK
Clock => Read_Data_1_p[7]~reg0.CLK
Clock => register_array[31][0].CLK
Clock => register_array[31][1].CLK
Clock => register_array[31][2].CLK
Clock => register_array[31][3].CLK
Clock => register_array[31][4].CLK
Clock => register_array[31][5].CLK
Clock => register_array[31][6].CLK
Clock => register_array[31][7].CLK
Clock => register_array[30][0].CLK
Clock => register_array[30][1].CLK
Clock => register_array[30][2].CLK
Clock => register_array[30][3].CLK
Clock => register_array[30][4].CLK
Clock => register_array[30][5].CLK
Clock => register_array[30][6].CLK
Clock => register_array[30][7].CLK
Clock => register_array[29][0].CLK
Clock => register_array[29][1].CLK
Clock => register_array[29][2].CLK
Clock => register_array[29][3].CLK
Clock => register_array[29][4].CLK
Clock => register_array[29][5].CLK
Clock => register_array[29][6].CLK
Clock => register_array[29][7].CLK
Clock => register_array[28][0].CLK
Clock => register_array[28][1].CLK
Clock => register_array[28][2].CLK
Clock => register_array[28][3].CLK
Clock => register_array[28][4].CLK
Clock => register_array[28][5].CLK
Clock => register_array[28][6].CLK
Clock => register_array[28][7].CLK
Clock => register_array[27][0].CLK
Clock => register_array[27][1].CLK
Clock => register_array[27][2].CLK
Clock => register_array[27][3].CLK
Clock => register_array[27][4].CLK
Clock => register_array[27][5].CLK
Clock => register_array[27][6].CLK
Clock => register_array[27][7].CLK
Clock => register_array[26][0].CLK
Clock => register_array[26][1].CLK
Clock => register_array[26][2].CLK
Clock => register_array[26][3].CLK
Clock => register_array[26][4].CLK
Clock => register_array[26][5].CLK
Clock => register_array[26][6].CLK
Clock => register_array[26][7].CLK
Clock => register_array[25][0].CLK
Clock => register_array[25][1].CLK
Clock => register_array[25][2].CLK
Clock => register_array[25][3].CLK
Clock => register_array[25][4].CLK
Clock => register_array[25][5].CLK
Clock => register_array[25][6].CLK
Clock => register_array[25][7].CLK
Clock => register_array[24][0].CLK
Clock => register_array[24][1].CLK
Clock => register_array[24][2].CLK
Clock => register_array[24][3].CLK
Clock => register_array[24][4].CLK
Clock => register_array[24][5].CLK
Clock => register_array[24][6].CLK
Clock => register_array[24][7].CLK
Clock => register_array[23][0].CLK
Clock => register_array[23][1].CLK
Clock => register_array[23][2].CLK
Clock => register_array[23][3].CLK
Clock => register_array[23][4].CLK
Clock => register_array[23][5].CLK
Clock => register_array[23][6].CLK
Clock => register_array[23][7].CLK
Clock => register_array[22][0].CLK
Clock => register_array[22][1].CLK
Clock => register_array[22][2].CLK
Clock => register_array[22][3].CLK
Clock => register_array[22][4].CLK
Clock => register_array[22][5].CLK
Clock => register_array[22][6].CLK
Clock => register_array[22][7].CLK
Clock => register_array[21][0].CLK
Clock => register_array[21][1].CLK
Clock => register_array[21][2].CLK
Clock => register_array[21][3].CLK
Clock => register_array[21][4].CLK
Clock => register_array[21][5].CLK
Clock => register_array[21][6].CLK
Clock => register_array[21][7].CLK
Clock => register_array[20][0].CLK
Clock => register_array[20][1].CLK
Clock => register_array[20][2].CLK
Clock => register_array[20][3].CLK
Clock => register_array[20][4].CLK
Clock => register_array[20][5].CLK
Clock => register_array[20][6].CLK
Clock => register_array[20][7].CLK
Clock => register_array[19][0].CLK
Clock => register_array[19][1].CLK
Clock => register_array[19][2].CLK
Clock => register_array[19][3].CLK
Clock => register_array[19][4].CLK
Clock => register_array[19][5].CLK
Clock => register_array[19][6].CLK
Clock => register_array[19][7].CLK
Clock => register_array[18][0].CLK
Clock => register_array[18][1].CLK
Clock => register_array[18][2].CLK
Clock => register_array[18][3].CLK
Clock => register_array[18][4].CLK
Clock => register_array[18][5].CLK
Clock => register_array[18][6].CLK
Clock => register_array[18][7].CLK
Clock => register_array[17][0].CLK
Clock => register_array[17][1].CLK
Clock => register_array[17][2].CLK
Clock => register_array[17][3].CLK
Clock => register_array[17][4].CLK
Clock => register_array[17][5].CLK
Clock => register_array[17][6].CLK
Clock => register_array[17][7].CLK
Clock => register_array[16][0].CLK
Clock => register_array[16][1].CLK
Clock => register_array[16][2].CLK
Clock => register_array[16][3].CLK
Clock => register_array[16][4].CLK
Clock => register_array[16][5].CLK
Clock => register_array[16][6].CLK
Clock => register_array[16][7].CLK
Clock => register_array[15][0].CLK
Clock => register_array[15][1].CLK
Clock => register_array[15][2].CLK
Clock => register_array[15][3].CLK
Clock => register_array[15][4].CLK
Clock => register_array[15][5].CLK
Clock => register_array[15][6].CLK
Clock => register_array[15][7].CLK
Clock => register_array[14][0].CLK
Clock => register_array[14][1].CLK
Clock => register_array[14][2].CLK
Clock => register_array[14][3].CLK
Clock => register_array[14][4].CLK
Clock => register_array[14][5].CLK
Clock => register_array[14][6].CLK
Clock => register_array[14][7].CLK
Clock => register_array[13][0].CLK
Clock => register_array[13][1].CLK
Clock => register_array[13][2].CLK
Clock => register_array[13][3].CLK
Clock => register_array[13][4].CLK
Clock => register_array[13][5].CLK
Clock => register_array[13][6].CLK
Clock => register_array[13][7].CLK
Clock => register_array[12][0].CLK
Clock => register_array[12][1].CLK
Clock => register_array[12][2].CLK
Clock => register_array[12][3].CLK
Clock => register_array[12][4].CLK
Clock => register_array[12][5].CLK
Clock => register_array[12][6].CLK
Clock => register_array[12][7].CLK
Clock => register_array[11][0].CLK
Clock => register_array[11][1].CLK
Clock => register_array[11][2].CLK
Clock => register_array[11][3].CLK
Clock => register_array[11][4].CLK
Clock => register_array[11][5].CLK
Clock => register_array[11][6].CLK
Clock => register_array[11][7].CLK
Clock => register_array[10][0].CLK
Clock => register_array[10][1].CLK
Clock => register_array[10][2].CLK
Clock => register_array[10][3].CLK
Clock => register_array[10][4].CLK
Clock => register_array[10][5].CLK
Clock => register_array[10][6].CLK
Clock => register_array[10][7].CLK
Clock => register_array[9][0].CLK
Clock => register_array[9][1].CLK
Clock => register_array[9][2].CLK
Clock => register_array[9][3].CLK
Clock => register_array[9][4].CLK
Clock => register_array[9][5].CLK
Clock => register_array[9][6].CLK
Clock => register_array[9][7].CLK
Clock => register_array[8][0].CLK
Clock => register_array[8][1].CLK
Clock => register_array[8][2].CLK
Clock => register_array[8][3].CLK
Clock => register_array[8][4].CLK
Clock => register_array[8][5].CLK
Clock => register_array[8][6].CLK
Clock => register_array[8][7].CLK
Clock => register_array[7][0].CLK
Clock => register_array[7][1].CLK
Clock => register_array[7][2].CLK
Clock => register_array[7][3].CLK
Clock => register_array[7][4].CLK
Clock => register_array[7][5].CLK
Clock => register_array[7][6].CLK
Clock => register_array[7][7].CLK
Clock => register_array[6][0].CLK
Clock => register_array[6][1].CLK
Clock => register_array[6][2].CLK
Clock => register_array[6][3].CLK
Clock => register_array[6][4].CLK
Clock => register_array[6][5].CLK
Clock => register_array[6][6].CLK
Clock => register_array[6][7].CLK
Clock => register_array[5][0].CLK
Clock => register_array[5][1].CLK
Clock => register_array[5][2].CLK
Clock => register_array[5][3].CLK
Clock => register_array[5][4].CLK
Clock => register_array[5][5].CLK
Clock => register_array[5][6].CLK
Clock => register_array[5][7].CLK
Clock => register_array[4][0].CLK
Clock => register_array[4][1].CLK
Clock => register_array[4][2].CLK
Clock => register_array[4][3].CLK
Clock => register_array[4][4].CLK
Clock => register_array[4][5].CLK
Clock => register_array[4][6].CLK
Clock => register_array[4][7].CLK
Clock => register_array[3][0].CLK
Clock => register_array[3][1].CLK
Clock => register_array[3][2].CLK
Clock => register_array[3][3].CLK
Clock => register_array[3][4].CLK
Clock => register_array[3][5].CLK
Clock => register_array[3][6].CLK
Clock => register_array[3][7].CLK
Clock => register_array[2][0].CLK
Clock => register_array[2][1].CLK
Clock => register_array[2][2].CLK
Clock => register_array[2][3].CLK
Clock => register_array[2][4].CLK
Clock => register_array[2][5].CLK
Clock => register_array[2][6].CLK
Clock => register_array[2][7].CLK
Clock => register_array[1][0].CLK
Clock => register_array[1][1].CLK
Clock => register_array[1][2].CLK
Clock => register_array[1][3].CLK
Clock => register_array[1][4].CLK
Clock => register_array[1][5].CLK
Clock => register_array[1][6].CLK
Clock => register_array[1][7].CLK
Clock => register_array[0][0].CLK
Clock => register_array[0][1].CLK
Clock => register_array[0][2].CLK
Clock => register_array[0][3].CLK
Clock => register_array[0][4].CLK
Clock => register_array[0][5].CLK
Clock => register_array[0][6].CLK
Clock => register_array[0][7].CLK
Reset => Read_Data_1_p.OUTPUTSELECT
Reset => Read_Data_1_p.OUTPUTSELECT
Reset => Read_Data_1_p.OUTPUTSELECT
Reset => Read_Data_1_p.OUTPUTSELECT
Reset => Read_Data_1_p.OUTPUTSELECT
Reset => Read_Data_1_p.OUTPUTSELECT
Reset => Read_Data_1_p.OUTPUTSELECT
Reset => Read_Data_1_p.OUTPUTSELECT
Reset => Read_Data_2_p.OUTPUTSELECT
Reset => Read_Data_2_p.OUTPUTSELECT
Reset => Read_Data_2_p.OUTPUTSELECT
Reset => Read_Data_2_p.OUTPUTSELECT
Reset => Read_Data_2_p.OUTPUTSELECT
Reset => Read_Data_2_p.OUTPUTSELECT
Reset => Read_Data_2_p.OUTPUTSELECT
Reset => Read_Data_2_p.OUTPUTSELECT
Reset => Sign_Extend_p.OUTPUTSELECT
Reset => Sign_Extend_p.OUTPUTSELECT
Reset => Sign_Extend_p.OUTPUTSELECT
Reset => Sign_Extend_p.OUTPUTSELECT
Reset => Sign_Extend_p.OUTPUTSELECT
Reset => Sign_Extend_p.OUTPUTSELECT
Reset => Sign_Extend_p.OUTPUTSELECT
Reset => Sign_Extend_p.OUTPUTSELECT
Reset => Write_Address_0_p.OUTPUTSELECT
Reset => Write_Address_0_p.OUTPUTSELECT
Reset => Write_Address_0_p.OUTPUTSELECT
Reset => Write_Address_0_p.OUTPUTSELECT
Reset => Write_Address_0_p.OUTPUTSELECT
Reset => Write_Address_1_p.OUTPUTSELECT
Reset => Write_Address_1_p.OUTPUTSELECT
Reset => Write_Address_1_p.OUTPUTSELECT
Reset => Write_Address_1_p.OUTPUTSELECT
Reset => Write_Address_1_p.OUTPUTSELECT
Reset => Write_Address_2_p.OUTPUTSELECT
Reset => Write_Address_2_p.OUTPUTSELECT
Reset => Write_Address_2_p.OUTPUTSELECT
Reset => Write_Address_2_p.OUTPUTSELECT
Reset => Write_Address_2_p.OUTPUTSELECT
Reset => RegWriteData.OUTPUTSELECT
Reset => RegWriteData.OUTPUTSELECT
Reset => RegWriteData.OUTPUTSELECT
Reset => RegWriteData.OUTPUTSELECT
Reset => RegWriteData.OUTPUTSELECT
Reset => RegWriteData.OUTPUTSELECT
Reset => RegWriteData.OUTPUTSELECT
Reset => RegWriteData.OUTPUTSELECT
Reset => Instruction_pp.OUTPUTSELECT
Reset => Instruction_pp.OUTPUTSELECT
Reset => Instruction_pp.OUTPUTSELECT
Reset => Instruction_pp.OUTPUTSELECT
Reset => Instruction_pp.OUTPUTSELECT
Reset => Instruction_pp.OUTPUTSELECT
Reset => Instruction_pp.OUTPUTSELECT
Reset => Instruction_pp.OUTPUTSELECT
Reset => Instruction_pp.OUTPUTSELECT
Reset => Write_Address_ppp.OUTPUTSELECT
Reset => Write_Address_ppp.OUTPUTSELECT
Reset => Write_Address_ppp.OUTPUTSELECT
Reset => Write_Address_ppp.OUTPUTSELECT
Reset => Write_Address_ppp.OUTPUTSELECT
Reset => RegWriteOut.OUTPUTSELECT
Reset => PC_plus_4_pp.OUTPUTSELECT
Reset => PC_plus_4_pp.OUTPUTSELECT
Reset => PC_plus_4_pp.OUTPUTSELECT
Reset => PC_plus_4_pp.OUTPUTSELECT
Reset => PC_plus_4_pp.OUTPUTSELECT
Reset => PC_plus_4_pp.OUTPUTSELECT
Reset => PC_plus_4_pp.OUTPUTSELECT
Reset => PC_plus_4_pp.OUTPUTSELECT
Reset => register_array[31][0].PRESET
Reset => register_array[31][1].PRESET
Reset => register_array[31][2].PRESET
Reset => register_array[31][3].PRESET
Reset => register_array[31][4].PRESET
Reset => register_array[31][5].ACLR
Reset => register_array[31][6].ACLR
Reset => register_array[31][7].ACLR
Reset => register_array[30][0].ACLR
Reset => register_array[30][1].PRESET
Reset => register_array[30][2].PRESET
Reset => register_array[30][3].PRESET
Reset => register_array[30][4].PRESET
Reset => register_array[30][5].ACLR
Reset => register_array[30][6].ACLR
Reset => register_array[30][7].ACLR
Reset => register_array[29][0].PRESET
Reset => register_array[29][1].ACLR
Reset => register_array[29][2].PRESET
Reset => register_array[29][3].PRESET
Reset => register_array[29][4].PRESET
Reset => register_array[29][5].ACLR
Reset => register_array[29][6].ACLR
Reset => register_array[29][7].ACLR
Reset => register_array[28][0].ACLR
Reset => register_array[28][1].ACLR
Reset => register_array[28][2].PRESET
Reset => register_array[28][3].PRESET
Reset => register_array[28][4].PRESET
Reset => register_array[28][5].ACLR
Reset => register_array[28][6].ACLR
Reset => register_array[28][7].ACLR
Reset => register_array[27][0].PRESET
Reset => register_array[27][1].PRESET
Reset => register_array[27][2].ACLR
Reset => register_array[27][3].PRESET
Reset => register_array[27][4].PRESET
Reset => register_array[27][5].ACLR
Reset => register_array[27][6].ACLR
Reset => register_array[27][7].ACLR
Reset => register_array[26][0].ACLR
Reset => register_array[26][1].PRESET
Reset => register_array[26][2].ACLR
Reset => register_array[26][3].PRESET
Reset => register_array[26][4].PRESET
Reset => register_array[26][5].ACLR
Reset => register_array[26][6].ACLR
Reset => register_array[26][7].ACLR
Reset => register_array[25][0].PRESET
Reset => register_array[25][1].ACLR
Reset => register_array[25][2].ACLR
Reset => register_array[25][3].PRESET
Reset => register_array[25][4].PRESET
Reset => register_array[25][5].ACLR
Reset => register_array[25][6].ACLR
Reset => register_array[25][7].ACLR
Reset => register_array[24][0].ACLR
Reset => register_array[24][1].ACLR
Reset => register_array[24][2].ACLR
Reset => register_array[24][3].PRESET
Reset => register_array[24][4].PRESET
Reset => register_array[24][5].ACLR
Reset => register_array[24][6].ACLR
Reset => register_array[24][7].ACLR
Reset => register_array[23][0].PRESET
Reset => register_array[23][1].PRESET
Reset => register_array[23][2].PRESET
Reset => register_array[23][3].ACLR
Reset => register_array[23][4].PRESET
Reset => register_array[23][5].ACLR
Reset => register_array[23][6].ACLR
Reset => register_array[23][7].ACLR
Reset => register_array[22][0].ACLR
Reset => register_array[22][1].PRESET
Reset => register_array[22][2].PRESET
Reset => register_array[22][3].ACLR
Reset => register_array[22][4].PRESET
Reset => register_array[22][5].ACLR
Reset => register_array[22][6].ACLR
Reset => register_array[22][7].ACLR
Reset => register_array[21][0].PRESET
Reset => register_array[21][1].ACLR
Reset => register_array[21][2].PRESET
Reset => register_array[21][3].ACLR
Reset => register_array[21][4].PRESET
Reset => register_array[21][5].ACLR
Reset => register_array[21][6].ACLR
Reset => register_array[21][7].ACLR
Reset => register_array[20][0].ACLR
Reset => register_array[20][1].ACLR
Reset => register_array[20][2].PRESET
Reset => register_array[20][3].ACLR
Reset => register_array[20][4].PRESET
Reset => register_array[20][5].ACLR
Reset => register_array[20][6].ACLR
Reset => register_array[20][7].ACLR
Reset => register_array[19][0].PRESET
Reset => register_array[19][1].PRESET
Reset => register_array[19][2].ACLR
Reset => register_array[19][3].ACLR
Reset => register_array[19][4].PRESET
Reset => register_array[19][5].ACLR
Reset => register_array[19][6].ACLR
Reset => register_array[19][7].ACLR
Reset => register_array[18][0].ACLR
Reset => register_array[18][1].PRESET
Reset => register_array[18][2].ACLR
Reset => register_array[18][3].ACLR
Reset => register_array[18][4].PRESET
Reset => register_array[18][5].ACLR
Reset => register_array[18][6].ACLR
Reset => register_array[18][7].ACLR
Reset => register_array[17][0].PRESET
Reset => register_array[17][1].ACLR
Reset => register_array[17][2].ACLR
Reset => register_array[17][3].ACLR
Reset => register_array[17][4].PRESET
Reset => register_array[17][5].ACLR
Reset => register_array[17][6].ACLR
Reset => register_array[17][7].ACLR
Reset => register_array[16][0].ACLR
Reset => register_array[16][1].ACLR
Reset => register_array[16][2].ACLR
Reset => register_array[16][3].ACLR
Reset => register_array[16][4].PRESET
Reset => register_array[16][5].ACLR
Reset => register_array[16][6].ACLR
Reset => register_array[16][7].ACLR
Reset => register_array[15][0].PRESET
Reset => register_array[15][1].PRESET
Reset => register_array[15][2].PRESET
Reset => register_array[15][3].PRESET
Reset => register_array[15][4].ACLR
Reset => register_array[15][5].ACLR
Reset => register_array[15][6].ACLR
Reset => register_array[15][7].ACLR
Reset => register_array[14][0].ACLR
Reset => register_array[14][1].PRESET
Reset => register_array[14][2].PRESET
Reset => register_array[14][3].PRESET
Reset => register_array[14][4].ACLR
Reset => register_array[14][5].ACLR
Reset => register_array[14][6].ACLR
Reset => register_array[14][7].ACLR
Reset => register_array[13][0].PRESET
Reset => register_array[13][1].ACLR
Reset => register_array[13][2].PRESET
Reset => register_array[13][3].PRESET
Reset => register_array[13][4].ACLR
Reset => register_array[13][5].ACLR
Reset => register_array[13][6].ACLR
Reset => register_array[13][7].ACLR
Reset => register_array[12][0].ACLR
Reset => register_array[12][1].ACLR
Reset => register_array[12][2].PRESET
Reset => register_array[12][3].PRESET
Reset => register_array[12][4].ACLR
Reset => register_array[12][5].ACLR
Reset => register_array[12][6].ACLR
Reset => register_array[12][7].ACLR
Reset => register_array[11][0].PRESET
Reset => register_array[11][1].PRESET
Reset => register_array[11][2].ACLR
Reset => register_array[11][3].PRESET
Reset => register_array[11][4].ACLR
Reset => register_array[11][5].ACLR
Reset => register_array[11][6].ACLR
Reset => register_array[11][7].ACLR
Reset => register_array[10][0].ACLR
Reset => register_array[10][1].PRESET
Reset => register_array[10][2].ACLR
Reset => register_array[10][3].PRESET
Reset => register_array[10][4].ACLR
Reset => register_array[10][5].ACLR
Reset => register_array[10][6].ACLR
Reset => register_array[10][7].ACLR
Reset => register_array[9][0].PRESET
Reset => register_array[9][1].ACLR
Reset => register_array[9][2].ACLR
Reset => register_array[9][3].PRESET
Reset => register_array[9][4].ACLR
Reset => register_array[9][5].ACLR
Reset => register_array[9][6].ACLR
Reset => register_array[9][7].ACLR
Reset => register_array[8][0].ACLR
Reset => register_array[8][1].ACLR
Reset => register_array[8][2].ACLR
Reset => register_array[8][3].PRESET
Reset => register_array[8][4].ACLR
Reset => register_array[8][5].ACLR
Reset => register_array[8][6].ACLR
Reset => register_array[8][7].ACLR
Reset => register_array[7][0].PRESET
Reset => register_array[7][1].PRESET
Reset => register_array[7][2].PRESET
Reset => register_array[7][3].ACLR
Reset => register_array[7][4].ACLR
Reset => register_array[7][5].ACLR
Reset => register_array[7][6].ACLR
Reset => register_array[7][7].ACLR
Reset => register_array[6][0].ACLR
Reset => register_array[6][1].PRESET
Reset => register_array[6][2].PRESET
Reset => register_array[6][3].ACLR
Reset => register_array[6][4].ACLR
Reset => register_array[6][5].ACLR
Reset => register_array[6][6].ACLR
Reset => register_array[6][7].ACLR
Reset => register_array[5][0].PRESET
Reset => register_array[5][1].ACLR
Reset => register_array[5][2].PRESET
Reset => register_array[5][3].ACLR
Reset => register_array[5][4].ACLR
Reset => register_array[5][5].ACLR
Reset => register_array[5][6].ACLR
Reset => register_array[5][7].ACLR
Reset => register_array[4][0].ACLR
Reset => register_array[4][1].ACLR
Reset => register_array[4][2].PRESET
Reset => register_array[4][3].ACLR
Reset => register_array[4][4].ACLR
Reset => register_array[4][5].ACLR
Reset => register_array[4][6].ACLR
Reset => register_array[4][7].ACLR
Reset => register_array[3][0].PRESET
Reset => register_array[3][1].PRESET
Reset => register_array[3][2].ACLR
Reset => register_array[3][3].ACLR
Reset => register_array[3][4].ACLR
Reset => register_array[3][5].ACLR
Reset => register_array[3][6].ACLR
Reset => register_array[3][7].ACLR
Reset => register_array[2][0].ACLR
Reset => register_array[2][1].PRESET
Reset => register_array[2][2].ACLR
Reset => register_array[2][3].ACLR
Reset => register_array[2][4].ACLR
Reset => register_array[2][5].ACLR
Reset => register_array[2][6].ACLR
Reset => register_array[2][7].ACLR
Reset => register_array[1][0].PRESET
Reset => register_array[1][1].ACLR
Reset => register_array[1][2].ACLR
Reset => register_array[1][3].ACLR
Reset => register_array[1][4].ACLR
Reset => register_array[1][5].ACLR
Reset => register_array[1][6].ACLR
Reset => register_array[1][7].ACLR
Reset => register_array[0][0].ACLR
Reset => register_array[0][1].ACLR
Reset => register_array[0][2].ACLR
Reset => register_array[0][3].ACLR
Reset => register_array[0][4].ACLR
Reset => register_array[0][5].ACLR
Reset => register_array[0][6].ACLR
Reset => register_array[0][7].ACLR
Reset => IFIDRegister_Rs_out[2]~reg0.ENA
Reset => IFIDRegister_Rs_out[1]~reg0.ENA
Reset => IFIDRegister_Rs_out[0]~reg0.ENA
Reset => IFIDRegister_Rt_out[4]~reg0.ENA
Reset => IFIDRegister_Rt_out[3]~reg0.ENA
Reset => IFIDRegister_Rt_out[2]~reg0.ENA
Reset => IFIDRegister_Rt_out[1]~reg0.ENA
Reset => IFIDRegister_Rt_out[0]~reg0.ENA
Reset => Branch_pp~reg0.ENA
Reset => Branch_NE_pp~reg0.ENA
Reset => IFIDRegister_Rs_out[3]~reg0.ENA
Reset => IFIDRegister_Rs_out[4]~reg0.ENA
Reset => IDEXRegister_Rt_out[0]~reg0.ENA
Reset => IDEXRegister_Rt_out[1]~reg0.ENA
Reset => IDEXRegister_Rt_out[2]~reg0.ENA
Reset => IDEXRegister_Rt_out[3]~reg0.ENA
Reset => IDEXRegister_Rt_out[4]~reg0.ENA
Reset => IDEXMemRead_out~reg0.ENA


|cpu|control:CTRL
Opcode[0] => Equal0.IN11
Opcode[0] => Equal1.IN11
Opcode[0] => Equal2.IN11
Opcode[0] => Equal3.IN11
Opcode[0] => Equal4.IN11
Opcode[0] => Equal5.IN11
Opcode[1] => Equal0.IN10
Opcode[1] => Equal1.IN10
Opcode[1] => Equal2.IN10
Opcode[1] => Equal3.IN10
Opcode[1] => Equal4.IN10
Opcode[1] => Equal5.IN10
Opcode[2] => Equal0.IN9
Opcode[2] => Equal1.IN9
Opcode[2] => Equal2.IN9
Opcode[2] => Equal3.IN9
Opcode[2] => Equal4.IN9
Opcode[2] => Equal5.IN9
Opcode[3] => Equal0.IN8
Opcode[3] => Equal1.IN8
Opcode[3] => Equal2.IN8
Opcode[3] => Equal3.IN8
Opcode[3] => Equal4.IN8
Opcode[3] => Equal5.IN8
Opcode[4] => Equal0.IN7
Opcode[4] => Equal1.IN7
Opcode[4] => Equal2.IN7
Opcode[4] => Equal3.IN7
Opcode[4] => Equal4.IN7
Opcode[4] => Equal5.IN7
Opcode[5] => Equal0.IN6
Opcode[5] => Equal1.IN6
Opcode[5] => Equal2.IN6
Opcode[5] => Equal3.IN6
Opcode[5] => Equal4.IN6
Opcode[5] => Equal5.IN6
RegDst_p <= RegDst_p~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op_p[0] <= ALU_Op_p[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op_p[1] <= ALU_Op_p[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc_p <= ALUSrc_p~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemWrite_p <= MemWrite_p~reg0.DB_MAX_OUTPUT_PORT_TYPE
Branch_p <= Branch_p~reg0.DB_MAX_OUTPUT_PORT_TYPE
Branch_NE_p <= Branch_NE_p~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemRead_p <= MemRead_p~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg_p <= MemtoReg_p~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWrite_p <= RegWrite_p~reg0.DB_MAX_OUTPUT_PORT_TYPE
IF_Flush <= IF_Flush~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX_MemRead => G1.IN1
IDEX_Register_Rt[0] => Equal6.IN4
IDEX_Register_Rt[0] => Equal7.IN4
IDEX_Register_Rt[1] => Equal6.IN3
IDEX_Register_Rt[1] => Equal7.IN3
IDEX_Register_Rt[2] => Equal6.IN2
IDEX_Register_Rt[2] => Equal7.IN2
IDEX_Register_Rt[3] => Equal6.IN1
IDEX_Register_Rt[3] => Equal7.IN1
IDEX_Register_Rt[4] => Equal6.IN0
IDEX_Register_Rt[4] => Equal7.IN0
IFID_Register_Rs[0] => Equal6.IN9
IFID_Register_Rs[1] => Equal6.IN8
IFID_Register_Rs[2] => Equal6.IN7
IFID_Register_Rs[3] => Equal6.IN6
IFID_Register_Rs[4] => Equal6.IN5
IFID_Register_Rt[0] => Equal7.IN9
IFID_Register_Rt[1] => Equal7.IN8
IFID_Register_Rt[2] => Equal7.IN7
IFID_Register_Rt[3] => Equal7.IN6
IFID_Register_Rt[4] => Equal7.IN5
Stall_out <= Stall_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clock => Stall_out~reg0.CLK
Clock => IF_Flush~reg0.CLK
Clock => ALUSrc_p~reg0.CLK
Clock => ALU_Op_p[0]~reg0.CLK
Clock => ALU_Op_p[1]~reg0.CLK
Clock => RegDst_p~reg0.CLK
Clock => Branch_NE_p~reg0.CLK
Clock => Branch_p~reg0.CLK
Clock => MemRead_p~reg0.CLK
Clock => MemWrite_p~reg0.CLK
Clock => RegWrite_p~reg0.CLK
Clock => MemtoReg_p~reg0.CLK
Clock => stall.CLK
Reset => G2.IN1


|cpu|Execute:EX
Read_Data_1[0] => Mux7.IN1
Read_Data_1[1] => Mux6.IN1
Read_Data_1[2] => Mux5.IN1
Read_Data_1[3] => Mux4.IN1
Read_Data_1[4] => Mux3.IN1
Read_Data_1[5] => Mux2.IN1
Read_Data_1[6] => Mux1.IN1
Read_Data_1[7] => Mux0.IN1
Read_Data_2[0] => Mux15.IN1
Read_Data_2[0] => Read_Data_2_pp.DATAA
Read_Data_2[1] => Mux14.IN1
Read_Data_2[1] => Read_Data_2_pp.DATAA
Read_Data_2[2] => Mux13.IN1
Read_Data_2[2] => Read_Data_2_pp.DATAA
Read_Data_2[3] => Mux12.IN1
Read_Data_2[3] => Read_Data_2_pp.DATAA
Read_Data_2[4] => Mux11.IN1
Read_Data_2[4] => Read_Data_2_pp.DATAA
Read_Data_2[5] => Mux10.IN1
Read_Data_2[5] => Read_Data_2_pp.DATAA
Read_Data_2[6] => Mux9.IN1
Read_Data_2[6] => Read_Data_2_pp.DATAA
Read_Data_2[7] => Mux8.IN1
Read_Data_2[7] => Read_Data_2_pp.DATAA
Sign_Extend_p[0] => B_input[0].DATAB
Sign_Extend_p[1] => B_input[1].DATAB
Sign_Extend_p[2] => B_input[2].DATAB
Sign_Extend_p[3] => B_input[3].DATAB
Sign_Extend_p[4] => B_input[4].DATAB
Sign_Extend_p[5] => B_input[5].DATAB
Sign_Extend_p[6] => B_input[6].DATAB
Sign_Extend_p[7] => B_input[7].DATAB
ALUSrc_p => B_input[7].OUTPUTSELECT
ALUSrc_p => B_input[6].OUTPUTSELECT
ALUSrc_p => B_input[5].OUTPUTSELECT
ALUSrc_p => B_input[4].OUTPUTSELECT
ALUSrc_p => B_input[3].OUTPUTSELECT
ALUSrc_p => B_input[2].OUTPUTSELECT
ALUSrc_p => B_input[1].OUTPUTSELECT
ALUSrc_p => B_input[0].OUTPUTSELECT
Zero_p <= Zero_p~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_p[0] <= ALU_Result_p[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_p[1] <= ALU_Result_p[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_p[2] <= ALU_Result_p[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_p[3] <= ALU_Result_p[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_p[4] <= ALU_Result_p[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_p[5] <= ALU_Result_p[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_p[6] <= ALU_Result_p[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_p[7] <= ALU_Result_p[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Funct_field[0] => ALU_Control.IN0
Funct_field[1] => ALU_Control.IN0
Funct_field[1] => ALU_Control.IN0
Funct_field[2] => ALU_Control.IN1
Funct_field[2] => ALU_Control[1].IN0
Funct_field[3] => ALU_Control.IN1
Funct_field[4] => ~NO_FANOUT~
Funct_field[5] => ~NO_FANOUT~
ALU_Op_p[0] => ALU_Control[2].IN1
ALU_Op_p[1] => ALU_Control.IN1
ALU_Op_p[1] => ALU_Control.IN1
ALU_Op_p[1] => ALU_Control.IN1
ALU_Op_p[1] => ALU_Control[1].IN1
PC_plus_4_pp[0] => ~NO_FANOUT~
PC_plus_4_pp[1] => ~NO_FANOUT~
PC_plus_4_pp[2] => ~NO_FANOUT~
PC_plus_4_pp[3] => ~NO_FANOUT~
PC_plus_4_pp[4] => ~NO_FANOUT~
PC_plus_4_pp[5] => ~NO_FANOUT~
PC_plus_4_pp[6] => ~NO_FANOUT~
PC_plus_4_pp[7] => ~NO_FANOUT~
RegDst_p => Write_Address[4].OUTPUTSELECT
RegDst_p => Write_Address[3].OUTPUTSELECT
RegDst_p => Write_Address[2].OUTPUTSELECT
RegDst_p => Write_Address[1].OUTPUTSELECT
RegDst_p => Write_Address[0].OUTPUTSELECT
Write_Address_0_p[0] => Write_Address[0].DATAB
Write_Address_0_p[1] => Write_Address[1].DATAB
Write_Address_0_p[2] => Write_Address[2].DATAB
Write_Address_0_p[3] => Write_Address[3].DATAB
Write_Address_0_p[4] => Write_Address[4].DATAB
Write_Address_1_p[0] => Write_Address[0].DATAA
Write_Address_1_p[1] => Write_Address[1].DATAA
Write_Address_1_p[2] => Write_Address[2].DATAA
Write_Address_1_p[3] => Write_Address[3].DATAA
Write_Address_1_p[4] => Write_Address[4].DATAA
Write_Address_p[0] <= Write_Address_p[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_p[1] <= Write_Address_p[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_p[2] <= Write_Address_p[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_p[3] <= Write_Address_p[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_p[4] <= Write_Address_p[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg_p => MemtoReg_pp.DATAA
MemtoReg_pp <= MemtoReg_pp~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_pp[0] <= Read_Data_2_pp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_pp[1] <= Read_Data_2_pp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_pp[2] <= Read_Data_2_pp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_pp[3] <= Read_Data_2_pp[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_pp[4] <= Read_Data_2_pp[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_pp[5] <= Read_Data_2_pp[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_pp[6] <= Read_Data_2_pp[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_pp[7] <= Read_Data_2_pp[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemRead_p => MemRead_pp.DATAA
RegWrite_p => RegWrite_pp.DATAA
MemRead_pp <= MemRead_pp~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWrite_pp <= RegWrite_pp~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemWrite_p => MemWrite_pp.DATAA
MemWrite_pp <= MemWrite_pp~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEM_RegWrite => process_0.IN1
EXMEM_RegWrite => EXMEMRegWrite~reg0.DATAIN
EXMEM_ALU_Result[0] => Mux7.IN2
EXMEM_ALU_Result[0] => Mux15.IN2
EXMEM_ALU_Result[0] => EXMEMALU_Result[0]~reg0.DATAIN
EXMEM_ALU_Result[1] => Mux6.IN2
EXMEM_ALU_Result[1] => Mux14.IN2
EXMEM_ALU_Result[1] => EXMEMALU_Result[1]~reg0.DATAIN
EXMEM_ALU_Result[2] => Mux5.IN2
EXMEM_ALU_Result[2] => Mux13.IN2
EXMEM_ALU_Result[2] => EXMEMALU_Result[2]~reg0.DATAIN
EXMEM_ALU_Result[3] => Mux4.IN2
EXMEM_ALU_Result[3] => Mux12.IN2
EXMEM_ALU_Result[3] => EXMEMALU_Result[3]~reg0.DATAIN
EXMEM_ALU_Result[4] => Mux3.IN2
EXMEM_ALU_Result[4] => Mux11.IN2
EXMEM_ALU_Result[4] => EXMEMALU_Result[4]~reg0.DATAIN
EXMEM_ALU_Result[5] => Mux2.IN2
EXMEM_ALU_Result[5] => Mux10.IN2
EXMEM_ALU_Result[5] => EXMEMALU_Result[5]~reg0.DATAIN
EXMEM_ALU_Result[6] => Mux1.IN2
EXMEM_ALU_Result[6] => Mux9.IN2
EXMEM_ALU_Result[6] => EXMEMALU_Result[6]~reg0.DATAIN
EXMEM_ALU_Result[7] => Mux0.IN2
EXMEM_ALU_Result[7] => Mux8.IN2
EXMEM_ALU_Result[7] => EXMEMALU_Result[7]~reg0.DATAIN
EXMEM_Register_Rd[0] => Equal2.IN9
EXMEM_Register_Rd[0] => Equal3.IN4
EXMEM_Register_Rd[0] => Equal5.IN4
EXMEM_Register_Rd[0] => EXMEMRegister_Rd[0]~reg0.DATAIN
EXMEM_Register_Rd[1] => Equal2.IN8
EXMEM_Register_Rd[1] => Equal3.IN3
EXMEM_Register_Rd[1] => Equal5.IN3
EXMEM_Register_Rd[1] => EXMEMRegister_Rd[1]~reg0.DATAIN
EXMEM_Register_Rd[2] => Equal2.IN7
EXMEM_Register_Rd[2] => Equal3.IN2
EXMEM_Register_Rd[2] => Equal5.IN2
EXMEM_Register_Rd[2] => EXMEMRegister_Rd[2]~reg0.DATAIN
EXMEM_Register_Rd[3] => Equal2.IN6
EXMEM_Register_Rd[3] => Equal3.IN1
EXMEM_Register_Rd[3] => Equal5.IN1
EXMEM_Register_Rd[3] => EXMEMRegister_Rd[3]~reg0.DATAIN
EXMEM_Register_Rd[4] => Equal2.IN5
EXMEM_Register_Rd[4] => Equal3.IN0
EXMEM_Register_Rd[4] => Equal5.IN0
EXMEM_Register_Rd[4] => EXMEMRegister_Rd[4]~reg0.DATAIN
MEMWB_RegWrite => process_0.IN1
MEMWB_RegWrite => MEMWBRegWrite~reg0.DATAIN
MEMWB_Register_Rd[0] => Equal0.IN9
MEMWB_Register_Rd[0] => Equal1.IN4
MEMWB_Register_Rd[0] => Equal4.IN4
MEMWB_Register_Rd[0] => MEMWBRegister_Rd[0]~reg0.DATAIN
MEMWB_Register_Rd[1] => Equal0.IN8
MEMWB_Register_Rd[1] => Equal1.IN3
MEMWB_Register_Rd[1] => Equal4.IN3
MEMWB_Register_Rd[1] => MEMWBRegister_Rd[1]~reg0.DATAIN
MEMWB_Register_Rd[2] => Equal0.IN7
MEMWB_Register_Rd[2] => Equal1.IN2
MEMWB_Register_Rd[2] => Equal4.IN2
MEMWB_Register_Rd[2] => MEMWBRegister_Rd[2]~reg0.DATAIN
MEMWB_Register_Rd[3] => Equal0.IN6
MEMWB_Register_Rd[3] => Equal1.IN1
MEMWB_Register_Rd[3] => Equal4.IN1
MEMWB_Register_Rd[3] => MEMWBRegister_Rd[3]~reg0.DATAIN
MEMWB_Register_Rd[4] => Equal0.IN5
MEMWB_Register_Rd[4] => Equal1.IN0
MEMWB_Register_Rd[4] => Equal4.IN0
MEMWB_Register_Rd[4] => MEMWBRegister_Rd[4]~reg0.DATAIN
MEMWB_Read_Data[0] => Mux7.IN3
MEMWB_Read_Data[0] => Mux15.IN3
MEMWB_Read_Data[0] => MEMWBRead_Data[0]~reg0.DATAIN
MEMWB_Read_Data[1] => Mux6.IN3
MEMWB_Read_Data[1] => Mux14.IN3
MEMWB_Read_Data[1] => MEMWBRead_Data[1]~reg0.DATAIN
MEMWB_Read_Data[2] => Mux5.IN3
MEMWB_Read_Data[2] => Mux13.IN3
MEMWB_Read_Data[2] => MEMWBRead_Data[2]~reg0.DATAIN
MEMWB_Read_Data[3] => Mux4.IN3
MEMWB_Read_Data[3] => Mux12.IN3
MEMWB_Read_Data[3] => MEMWBRead_Data[3]~reg0.DATAIN
MEMWB_Read_Data[4] => Mux3.IN3
MEMWB_Read_Data[4] => Mux11.IN3
MEMWB_Read_Data[4] => MEMWBRead_Data[4]~reg0.DATAIN
MEMWB_Read_Data[5] => Mux2.IN3
MEMWB_Read_Data[5] => Mux10.IN3
MEMWB_Read_Data[5] => MEMWBRead_Data[5]~reg0.DATAIN
MEMWB_Read_Data[6] => Mux1.IN3
MEMWB_Read_Data[6] => Mux9.IN3
MEMWB_Read_Data[6] => MEMWBRead_Data[6]~reg0.DATAIN
MEMWB_Read_Data[7] => Mux0.IN3
MEMWB_Read_Data[7] => Mux8.IN3
MEMWB_Read_Data[7] => MEMWBRead_Data[7]~reg0.DATAIN
IDEX_Register_Rs[0] => Equal1.IN9
IDEX_Register_Rs[0] => Equal3.IN9
IDEX_Register_Rs[0] => IDEXRegister_Rs[0]~reg0.DATAIN
IDEX_Register_Rs[1] => Equal1.IN8
IDEX_Register_Rs[1] => Equal3.IN8
IDEX_Register_Rs[1] => IDEXRegister_Rs[1]~reg0.DATAIN
IDEX_Register_Rs[2] => Equal1.IN7
IDEX_Register_Rs[2] => Equal3.IN7
IDEX_Register_Rs[2] => IDEXRegister_Rs[2]~reg0.DATAIN
IDEX_Register_Rs[3] => Equal1.IN6
IDEX_Register_Rs[3] => Equal3.IN6
IDEX_Register_Rs[3] => IDEXRegister_Rs[3]~reg0.DATAIN
IDEX_Register_Rs[4] => Equal1.IN5
IDEX_Register_Rs[4] => Equal3.IN5
IDEX_Register_Rs[4] => IDEXRegister_Rs[4]~reg0.DATAIN
IDEX_Register_Rt[0] => Equal4.IN9
IDEX_Register_Rt[0] => Equal5.IN9
IDEX_Register_Rt[0] => IDEXRegister_Rt[0]~reg0.DATAIN
IDEX_Register_Rt[1] => Equal4.IN8
IDEX_Register_Rt[1] => Equal5.IN8
IDEX_Register_Rt[1] => IDEXRegister_Rt[1]~reg0.DATAIN
IDEX_Register_Rt[2] => Equal4.IN7
IDEX_Register_Rt[2] => Equal5.IN7
IDEX_Register_Rt[2] => IDEXRegister_Rt[2]~reg0.DATAIN
IDEX_Register_Rt[3] => Equal4.IN6
IDEX_Register_Rt[3] => Equal5.IN6
IDEX_Register_Rt[3] => IDEXRegister_Rt[3]~reg0.DATAIN
IDEX_Register_Rt[4] => Equal4.IN5
IDEX_Register_Rt[4] => Equal5.IN5
IDEX_Register_Rt[4] => IDEXRegister_Rt[4]~reg0.DATAIN
ALU1[0] <= ALU1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU1[1] <= ALU1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU1[2] <= ALU1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU1[3] <= ALU1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU1[4] <= ALU1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU1[5] <= ALU1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU1[6] <= ALU1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU1[7] <= ALU1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU2[0] <= ALU2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU2[1] <= ALU2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU2[2] <= ALU2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU2[3] <= ALU2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU2[4] <= ALU2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU2[5] <= ALU2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU2[6] <= ALU2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU2[7] <= ALU2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
forwardA[0] <= forwardA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
forwardA[1] <= forwardA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
forwardB[0] <= forwardB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
forwardB[1] <= forwardB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMRegWrite <= EXMEMRegWrite~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMALU_Result[0] <= EXMEMALU_Result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMALU_Result[1] <= EXMEMALU_Result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMALU_Result[2] <= EXMEMALU_Result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMALU_Result[3] <= EXMEMALU_Result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMALU_Result[4] <= EXMEMALU_Result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMALU_Result[5] <= EXMEMALU_Result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMALU_Result[6] <= EXMEMALU_Result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMALU_Result[7] <= EXMEMALU_Result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMRegister_Rd[0] <= EXMEMRegister_Rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMRegister_Rd[1] <= EXMEMRegister_Rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMRegister_Rd[2] <= EXMEMRegister_Rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMRegister_Rd[3] <= EXMEMRegister_Rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMRegister_Rd[4] <= EXMEMRegister_Rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRegWrite <= MEMWBRegWrite~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRegister_Rd[0] <= MEMWBRegister_Rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRegister_Rd[1] <= MEMWBRegister_Rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRegister_Rd[2] <= MEMWBRegister_Rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRegister_Rd[3] <= MEMWBRegister_Rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRegister_Rd[4] <= MEMWBRegister_Rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRead_Data[0] <= MEMWBRead_Data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRead_Data[1] <= MEMWBRead_Data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRead_Data[2] <= MEMWBRead_Data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRead_Data[3] <= MEMWBRead_Data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRead_Data[4] <= MEMWBRead_Data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRead_Data[5] <= MEMWBRead_Data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRead_Data[6] <= MEMWBRead_Data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRead_Data[7] <= MEMWBRead_Data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEXRegister_Rs[0] <= IDEXRegister_Rs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEXRegister_Rs[1] <= IDEXRegister_Rs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEXRegister_Rs[2] <= IDEXRegister_Rs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEXRegister_Rs[3] <= IDEXRegister_Rs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEXRegister_Rs[4] <= IDEXRegister_Rs[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEXRegister_Rt[0] <= IDEXRegister_Rt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEXRegister_Rt[1] <= IDEXRegister_Rt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEXRegister_Rt[2] <= IDEXRegister_Rt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEXRegister_Rt[3] <= IDEXRegister_Rt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEXRegister_Rt[4] <= IDEXRegister_Rt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clock => IDEXRegister_Rt[0]~reg0.CLK
Clock => IDEXRegister_Rt[1]~reg0.CLK
Clock => IDEXRegister_Rt[2]~reg0.CLK
Clock => IDEXRegister_Rt[3]~reg0.CLK
Clock => IDEXRegister_Rt[4]~reg0.CLK
Clock => IDEXRegister_Rs[0]~reg0.CLK
Clock => IDEXRegister_Rs[1]~reg0.CLK
Clock => IDEXRegister_Rs[2]~reg0.CLK
Clock => IDEXRegister_Rs[3]~reg0.CLK
Clock => IDEXRegister_Rs[4]~reg0.CLK
Clock => MEMWBRead_Data[0]~reg0.CLK
Clock => MEMWBRead_Data[1]~reg0.CLK
Clock => MEMWBRead_Data[2]~reg0.CLK
Clock => MEMWBRead_Data[3]~reg0.CLK
Clock => MEMWBRead_Data[4]~reg0.CLK
Clock => MEMWBRead_Data[5]~reg0.CLK
Clock => MEMWBRead_Data[6]~reg0.CLK
Clock => MEMWBRead_Data[7]~reg0.CLK
Clock => MEMWBRegister_Rd[0]~reg0.CLK
Clock => MEMWBRegister_Rd[1]~reg0.CLK
Clock => MEMWBRegister_Rd[2]~reg0.CLK
Clock => MEMWBRegister_Rd[3]~reg0.CLK
Clock => MEMWBRegister_Rd[4]~reg0.CLK
Clock => MEMWBRegWrite~reg0.CLK
Clock => EXMEMRegister_Rd[0]~reg0.CLK
Clock => EXMEMRegister_Rd[1]~reg0.CLK
Clock => EXMEMRegister_Rd[2]~reg0.CLK
Clock => EXMEMRegister_Rd[3]~reg0.CLK
Clock => EXMEMRegister_Rd[4]~reg0.CLK
Clock => EXMEMALU_Result[0]~reg0.CLK
Clock => EXMEMALU_Result[1]~reg0.CLK
Clock => EXMEMALU_Result[2]~reg0.CLK
Clock => EXMEMALU_Result[3]~reg0.CLK
Clock => EXMEMALU_Result[4]~reg0.CLK
Clock => EXMEMALU_Result[5]~reg0.CLK
Clock => EXMEMALU_Result[6]~reg0.CLK
Clock => EXMEMALU_Result[7]~reg0.CLK
Clock => EXMEMRegWrite~reg0.CLK
Clock => forwardB[0]~reg0.CLK
Clock => forwardB[1]~reg0.CLK
Clock => forwardA[0]~reg0.CLK
Clock => forwardA[1]~reg0.CLK
Clock => ALU2[0]~reg0.CLK
Clock => ALU2[1]~reg0.CLK
Clock => ALU2[2]~reg0.CLK
Clock => ALU2[3]~reg0.CLK
Clock => ALU2[4]~reg0.CLK
Clock => ALU2[5]~reg0.CLK
Clock => ALU2[6]~reg0.CLK
Clock => ALU2[7]~reg0.CLK
Clock => ALU1[0]~reg0.CLK
Clock => ALU1[1]~reg0.CLK
Clock => ALU1[2]~reg0.CLK
Clock => ALU1[3]~reg0.CLK
Clock => ALU1[4]~reg0.CLK
Clock => ALU1[5]~reg0.CLK
Clock => ALU1[6]~reg0.CLK
Clock => ALU1[7]~reg0.CLK
Clock => MemWrite_pp~reg0.CLK
Clock => MemRead_pp~reg0.CLK
Clock => Read_Data_2_pp[0]~reg0.CLK
Clock => Read_Data_2_pp[1]~reg0.CLK
Clock => Read_Data_2_pp[2]~reg0.CLK
Clock => Read_Data_2_pp[3]~reg0.CLK
Clock => Read_Data_2_pp[4]~reg0.CLK
Clock => Read_Data_2_pp[5]~reg0.CLK
Clock => Read_Data_2_pp[6]~reg0.CLK
Clock => Read_Data_2_pp[7]~reg0.CLK
Clock => RegWrite_pp~reg0.CLK
Clock => MemtoReg_pp~reg0.CLK
Clock => Write_Address_p[0]~reg0.CLK
Clock => Write_Address_p[1]~reg0.CLK
Clock => Write_Address_p[2]~reg0.CLK
Clock => Write_Address_p[3]~reg0.CLK
Clock => Write_Address_p[4]~reg0.CLK
Clock => ALU_Result_p[0]~reg0.CLK
Clock => ALU_Result_p[1]~reg0.CLK
Clock => ALU_Result_p[2]~reg0.CLK
Clock => ALU_Result_p[3]~reg0.CLK
Clock => ALU_Result_p[4]~reg0.CLK
Clock => ALU_Result_p[5]~reg0.CLK
Clock => ALU_Result_p[6]~reg0.CLK
Clock => ALU_Result_p[7]~reg0.CLK
Clock => Zero_p~reg0.CLK
Reset => Zero_p.OUTPUTSELECT
Reset => ALU_Result_p.OUTPUTSELECT
Reset => ALU_Result_p.OUTPUTSELECT
Reset => ALU_Result_p.OUTPUTSELECT
Reset => ALU_Result_p.OUTPUTSELECT
Reset => ALU_Result_p.OUTPUTSELECT
Reset => ALU_Result_p.OUTPUTSELECT
Reset => ALU_Result_p.OUTPUTSELECT
Reset => ALU_Result_p.OUTPUTSELECT
Reset => Write_Address_p.OUTPUTSELECT
Reset => Write_Address_p.OUTPUTSELECT
Reset => Write_Address_p.OUTPUTSELECT
Reset => Write_Address_p.OUTPUTSELECT
Reset => Write_Address_p.OUTPUTSELECT
Reset => MemtoReg_pp.OUTPUTSELECT
Reset => RegWrite_pp.OUTPUTSELECT
Reset => Read_Data_2_pp.OUTPUTSELECT
Reset => Read_Data_2_pp.OUTPUTSELECT
Reset => Read_Data_2_pp.OUTPUTSELECT
Reset => Read_Data_2_pp.OUTPUTSELECT
Reset => Read_Data_2_pp.OUTPUTSELECT
Reset => Read_Data_2_pp.OUTPUTSELECT
Reset => Read_Data_2_pp.OUTPUTSELECT
Reset => Read_Data_2_pp.OUTPUTSELECT
Reset => MemRead_pp.OUTPUTSELECT
Reset => MemWrite_pp.OUTPUTSELECT
Reset => IDEXRegister_Rs[4]~reg0.ENA
Reset => IDEXRegister_Rs[3]~reg0.ENA
Reset => IDEXRegister_Rs[2]~reg0.ENA
Reset => IDEXRegister_Rs[1]~reg0.ENA
Reset => IDEXRegister_Rs[0]~reg0.ENA
Reset => IDEXRegister_Rt[4]~reg0.ENA
Reset => IDEXRegister_Rt[3]~reg0.ENA
Reset => IDEXRegister_Rt[2]~reg0.ENA
Reset => IDEXRegister_Rt[1]~reg0.ENA
Reset => IDEXRegister_Rt[0]~reg0.ENA
Reset => MEMWBRead_Data[0]~reg0.ENA
Reset => MEMWBRead_Data[1]~reg0.ENA
Reset => MEMWBRead_Data[2]~reg0.ENA
Reset => MEMWBRead_Data[3]~reg0.ENA
Reset => MEMWBRead_Data[4]~reg0.ENA
Reset => MEMWBRead_Data[5]~reg0.ENA
Reset => MEMWBRead_Data[6]~reg0.ENA
Reset => MEMWBRead_Data[7]~reg0.ENA
Reset => MEMWBRegister_Rd[0]~reg0.ENA
Reset => MEMWBRegister_Rd[1]~reg0.ENA
Reset => MEMWBRegister_Rd[2]~reg0.ENA
Reset => MEMWBRegister_Rd[3]~reg0.ENA
Reset => MEMWBRegister_Rd[4]~reg0.ENA
Reset => MEMWBRegWrite~reg0.ENA
Reset => EXMEMRegister_Rd[0]~reg0.ENA
Reset => EXMEMRegister_Rd[1]~reg0.ENA
Reset => EXMEMRegister_Rd[2]~reg0.ENA
Reset => EXMEMRegister_Rd[3]~reg0.ENA
Reset => EXMEMRegister_Rd[4]~reg0.ENA
Reset => EXMEMALU_Result[0]~reg0.ENA
Reset => EXMEMALU_Result[1]~reg0.ENA
Reset => EXMEMALU_Result[2]~reg0.ENA
Reset => EXMEMALU_Result[3]~reg0.ENA
Reset => EXMEMALU_Result[4]~reg0.ENA
Reset => EXMEMALU_Result[5]~reg0.ENA
Reset => EXMEMALU_Result[6]~reg0.ENA
Reset => EXMEMALU_Result[7]~reg0.ENA
Reset => EXMEMRegWrite~reg0.ENA
Reset => forwardB[0]~reg0.ENA
Reset => forwardB[1]~reg0.ENA
Reset => forwardA[0]~reg0.ENA
Reset => forwardA[1]~reg0.ENA
Reset => ALU2[0]~reg0.ENA
Reset => ALU2[1]~reg0.ENA
Reset => ALU2[2]~reg0.ENA
Reset => ALU2[3]~reg0.ENA
Reset => ALU2[4]~reg0.ENA
Reset => ALU2[5]~reg0.ENA
Reset => ALU2[6]~reg0.ENA
Reset => ALU2[7]~reg0.ENA
Reset => ALU1[0]~reg0.ENA
Reset => ALU1[1]~reg0.ENA
Reset => ALU1[2]~reg0.ENA
Reset => ALU1[3]~reg0.ENA
Reset => ALU1[4]~reg0.ENA
Reset => ALU1[5]~reg0.ENA
Reset => ALU1[6]~reg0.ENA
Reset => ALU1[7]~reg0.ENA


|cpu|dmemory:MEM
Read_Data_p[0] <= Read_Data_p[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_p[1] <= Read_Data_p[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_p[2] <= Read_Data_p[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_p[3] <= Read_Data_p[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_p[4] <= Read_Data_p[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_p[5] <= Read_Data_p[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_p[6] <= Read_Data_p[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_p[7] <= Read_Data_p[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[0] => altsyncram:data_memory.address_a[0]
Address[1] => altsyncram:data_memory.address_a[1]
Address[2] => altsyncram:data_memory.address_a[2]
Address[3] => altsyncram:data_memory.address_a[3]
Address[4] => altsyncram:data_memory.address_a[4]
Address[5] => altsyncram:data_memory.address_a[5]
Address[6] => altsyncram:data_memory.address_a[6]
Address[7] => altsyncram:data_memory.address_a[7]
Write_Data[0] => Read_Data_2_ppp.DATAA
Write_Data[0] => altsyncram:data_memory.data_a[0]
Write_Data[1] => Read_Data_2_ppp.DATAA
Write_Data[1] => altsyncram:data_memory.data_a[1]
Write_Data[2] => Read_Data_2_ppp.DATAA
Write_Data[2] => altsyncram:data_memory.data_a[2]
Write_Data[3] => Read_Data_2_ppp.DATAA
Write_Data[3] => altsyncram:data_memory.data_a[3]
Write_Data[4] => Read_Data_2_ppp.DATAA
Write_Data[4] => altsyncram:data_memory.data_a[4]
Write_Data[5] => Read_Data_2_ppp.DATAA
Write_Data[5] => altsyncram:data_memory.data_a[5]
Write_Data[6] => Read_Data_2_ppp.DATAA
Write_Data[6] => altsyncram:data_memory.data_a[6]
Write_Data[7] => Read_Data_2_ppp.DATAA
Write_Data[7] => altsyncram:data_memory.data_a[7]
Read_Data_2_ppp[0] <= Read_Data_2_ppp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_ppp[1] <= Read_Data_2_ppp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_ppp[2] <= Read_Data_2_ppp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_ppp[3] <= Read_Data_2_ppp[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_ppp[4] <= Read_Data_2_ppp[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_ppp[5] <= Read_Data_2_ppp[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_ppp[6] <= Read_Data_2_ppp[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_ppp[7] <= Read_Data_2_ppp[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemRead_pp => MemRead_ppp.DATAA
MemWrite_pp => comb.IN0
MemWrite_pp => MemWrite_ppp.DATAA
MemRead_ppp <= MemRead_ppp~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemWrite_ppp <= MemWrite_ppp~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg_pp => Reg_WriteData.OUTPUTSELECT
MemtoReg_pp => Reg_WriteData.OUTPUTSELECT
MemtoReg_pp => Reg_WriteData.OUTPUTSELECT
MemtoReg_pp => Reg_WriteData.OUTPUTSELECT
MemtoReg_pp => Reg_WriteData.OUTPUTSELECT
MemtoReg_pp => Reg_WriteData.OUTPUTSELECT
MemtoReg_pp => Reg_WriteData.OUTPUTSELECT
MemtoReg_pp => Reg_WriteData.OUTPUTSELECT
MemtoReg_pp => MemtoReg_ppp.DATAA
RegWrite_pp => RegWrite_ppp.DATAA
MemtoReg_ppp <= MemtoReg_ppp~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWrite_ppp <= RegWrite_ppp~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_p[0] => Reg_WriteData.DATAA
ALU_Result_p[0] => ALU_Result_pp.DATAA
ALU_Result_p[1] => Reg_WriteData.DATAA
ALU_Result_p[1] => ALU_Result_pp.DATAA
ALU_Result_p[2] => Reg_WriteData.DATAA
ALU_Result_p[2] => ALU_Result_pp.DATAA
ALU_Result_p[3] => Reg_WriteData.DATAA
ALU_Result_p[3] => ALU_Result_pp.DATAA
ALU_Result_p[4] => Reg_WriteData.DATAA
ALU_Result_p[4] => ALU_Result_pp.DATAA
ALU_Result_p[5] => Reg_WriteData.DATAA
ALU_Result_p[5] => ALU_Result_pp.DATAA
ALU_Result_p[6] => Reg_WriteData.DATAA
ALU_Result_p[6] => ALU_Result_pp.DATAA
ALU_Result_p[7] => Reg_WriteData.DATAA
ALU_Result_p[7] => ALU_Result_pp.DATAA
ALU_Result_pp[0] <= ALU_Result_pp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_pp[1] <= ALU_Result_pp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_pp[2] <= ALU_Result_pp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_pp[3] <= ALU_Result_pp[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_pp[4] <= ALU_Result_pp[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_pp[5] <= ALU_Result_pp[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_pp[6] <= ALU_Result_pp[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_pp[7] <= ALU_Result_pp[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_p[0] => Write_Address_pp.DATAA
Write_Address_p[1] => Write_Address_pp.DATAA
Write_Address_p[2] => Write_Address_pp.DATAA
Write_Address_p[3] => Write_Address_pp.DATAA
Write_Address_p[4] => Write_Address_pp.DATAA
Write_Address_pp[0] <= Write_Address_pp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_pp[1] <= Write_Address_pp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_pp[2] <= Write_Address_pp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_pp[3] <= Write_Address_pp[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_pp[4] <= Write_Address_pp[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_WriteData[0] <= Reg_WriteData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_WriteData[1] <= Reg_WriteData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_WriteData[2] <= Reg_WriteData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_WriteData[3] <= Reg_WriteData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_WriteData[4] <= Reg_WriteData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_WriteData[5] <= Reg_WriteData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_WriteData[6] <= Reg_WriteData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_WriteData[7] <= Reg_WriteData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clock => altsyncram:data_memory.clock0
Clock => Reg_WriteData[0]~reg0.CLK
Clock => Reg_WriteData[1]~reg0.CLK
Clock => Reg_WriteData[2]~reg0.CLK
Clock => Reg_WriteData[3]~reg0.CLK
Clock => Reg_WriteData[4]~reg0.CLK
Clock => Reg_WriteData[5]~reg0.CLK
Clock => Reg_WriteData[6]~reg0.CLK
Clock => Reg_WriteData[7]~reg0.CLK
Clock => Read_Data_2_ppp[0]~reg0.CLK
Clock => Read_Data_2_ppp[1]~reg0.CLK
Clock => Read_Data_2_ppp[2]~reg0.CLK
Clock => Read_Data_2_ppp[3]~reg0.CLK
Clock => Read_Data_2_ppp[4]~reg0.CLK
Clock => Read_Data_2_ppp[5]~reg0.CLK
Clock => Read_Data_2_ppp[6]~reg0.CLK
Clock => Read_Data_2_ppp[7]~reg0.CLK
Clock => MemWrite_ppp~reg0.CLK
Clock => MemRead_ppp~reg0.CLK
Clock => Write_Address_pp[0]~reg0.CLK
Clock => Write_Address_pp[1]~reg0.CLK
Clock => Write_Address_pp[2]~reg0.CLK
Clock => Write_Address_pp[3]~reg0.CLK
Clock => Write_Address_pp[4]~reg0.CLK
Clock => ALU_Result_pp[0]~reg0.CLK
Clock => ALU_Result_pp[1]~reg0.CLK
Clock => ALU_Result_pp[2]~reg0.CLK
Clock => ALU_Result_pp[3]~reg0.CLK
Clock => ALU_Result_pp[4]~reg0.CLK
Clock => ALU_Result_pp[5]~reg0.CLK
Clock => ALU_Result_pp[6]~reg0.CLK
Clock => ALU_Result_pp[7]~reg0.CLK
Clock => RegWrite_ppp~reg0.CLK
Clock => MemtoReg_ppp~reg0.CLK
Clock => Read_Data_p[0]~reg0.CLK
Clock => Read_Data_p[1]~reg0.CLK
Clock => Read_Data_p[2]~reg0.CLK
Clock => Read_Data_p[3]~reg0.CLK
Clock => Read_Data_p[4]~reg0.CLK
Clock => Read_Data_p[5]~reg0.CLK
Clock => Read_Data_p[6]~reg0.CLK
Clock => Read_Data_p[7]~reg0.CLK
Clock => comb.IN1
Reset => Read_Data_p.OUTPUTSELECT
Reset => Read_Data_p.OUTPUTSELECT
Reset => Read_Data_p.OUTPUTSELECT
Reset => Read_Data_p.OUTPUTSELECT
Reset => Read_Data_p.OUTPUTSELECT
Reset => Read_Data_p.OUTPUTSELECT
Reset => Read_Data_p.OUTPUTSELECT
Reset => Read_Data_p.OUTPUTSELECT
Reset => MemtoReg_ppp.OUTPUTSELECT
Reset => RegWrite_ppp.OUTPUTSELECT
Reset => ALU_Result_pp.OUTPUTSELECT
Reset => ALU_Result_pp.OUTPUTSELECT
Reset => ALU_Result_pp.OUTPUTSELECT
Reset => ALU_Result_pp.OUTPUTSELECT
Reset => ALU_Result_pp.OUTPUTSELECT
Reset => ALU_Result_pp.OUTPUTSELECT
Reset => ALU_Result_pp.OUTPUTSELECT
Reset => ALU_Result_pp.OUTPUTSELECT
Reset => Write_Address_pp.OUTPUTSELECT
Reset => Write_Address_pp.OUTPUTSELECT
Reset => Write_Address_pp.OUTPUTSELECT
Reset => Write_Address_pp.OUTPUTSELECT
Reset => Write_Address_pp.OUTPUTSELECT
Reset => MemRead_ppp.OUTPUTSELECT
Reset => MemWrite_ppp.OUTPUTSELECT
Reset => Read_Data_2_ppp.OUTPUTSELECT
Reset => Read_Data_2_ppp.OUTPUTSELECT
Reset => Read_Data_2_ppp.OUTPUTSELECT
Reset => Read_Data_2_ppp.OUTPUTSELECT
Reset => Read_Data_2_ppp.OUTPUTSELECT
Reset => Read_Data_2_ppp.OUTPUTSELECT
Reset => Read_Data_2_ppp.OUTPUTSELECT
Reset => Read_Data_2_ppp.OUTPUTSELECT
Reset => Reg_WriteData[0]~reg0.ENA
Reset => Reg_WriteData[1]~reg0.ENA
Reset => Reg_WriteData[2]~reg0.ENA
Reset => Reg_WriteData[3]~reg0.ENA
Reset => Reg_WriteData[4]~reg0.ENA
Reset => Reg_WriteData[5]~reg0.ENA
Reset => Reg_WriteData[6]~reg0.ENA
Reset => Reg_WriteData[7]~reg0.ENA


|cpu|dmemory:MEM|altsyncram:data_memory
wren_a => altsyncram_ftp3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ftp3:auto_generated.data_a[0]
data_a[1] => altsyncram_ftp3:auto_generated.data_a[1]
data_a[2] => altsyncram_ftp3:auto_generated.data_a[2]
data_a[3] => altsyncram_ftp3:auto_generated.data_a[3]
data_a[4] => altsyncram_ftp3:auto_generated.data_a[4]
data_a[5] => altsyncram_ftp3:auto_generated.data_a[5]
data_a[6] => altsyncram_ftp3:auto_generated.data_a[6]
data_a[7] => altsyncram_ftp3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ftp3:auto_generated.address_a[0]
address_a[1] => altsyncram_ftp3:auto_generated.address_a[1]
address_a[2] => altsyncram_ftp3:auto_generated.address_a[2]
address_a[3] => altsyncram_ftp3:auto_generated.address_a[3]
address_a[4] => altsyncram_ftp3:auto_generated.address_a[4]
address_a[5] => altsyncram_ftp3:auto_generated.address_a[5]
address_a[6] => altsyncram_ftp3:auto_generated.address_a[6]
address_a[7] => altsyncram_ftp3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ftp3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ftp3:auto_generated.q_a[0]
q_a[1] <= altsyncram_ftp3:auto_generated.q_a[1]
q_a[2] <= altsyncram_ftp3:auto_generated.q_a[2]
q_a[3] <= altsyncram_ftp3:auto_generated.q_a[3]
q_a[4] <= altsyncram_ftp3:auto_generated.q_a[4]
q_a[5] <= altsyncram_ftp3:auto_generated.q_a[5]
q_a[6] <= altsyncram_ftp3:auto_generated.q_a[6]
q_a[7] <= altsyncram_ftp3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cpu|dmemory:MEM|altsyncram:data_memory|altsyncram_ftp3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


