$date
	Sat Apr 13 14:50:50 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tbAdder3Bit $end
$var wire 3 ! w2 [2:0] $end
$var wire 3 " w1 [2:0] $end
$var reg 3 # r1 [2:0] $end
$var reg 3 $ r2 [2:0] $end
$scope module uut $end
$var wire 3 % num1 [2:0] $end
$var wire 3 & num2 [2:0] $end
$var wire 3 ' sum [2:0] $end
$var wire 3 ( Carry [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#10
b10 "
b10 '
b1 !
b1 (
b1 $
b1 &
b1 #
b1 %
#20
b100 "
b100 '
b10 !
b10 (
b10 $
b10 &
b10 #
b10 %
#30
b0 "
b0 '
b100 !
b100 (
b100 $
b100 &
b100 #
b100 %
#40
b110 "
b110 '
b11 !
b11 (
b11 $
b11 &
b11 #
b11 %
#50
b10 "
b10 '
b101 !
b101 (
b101 $
b101 &
b101 #
b101 %
#60
b100 "
b100 '
b110 !
b110 (
b110 $
b110 &
b110 #
b110 %
#70
b110 "
b110 '
b111 !
b111 (
b111 $
b111 &
b111 #
b111 %
#80
