<html>
  <h1>Verilog Code by Daniel</h1>
    \m4_TLV_version 1d: tl-x.org
\SV
   // A Fibonacci Sequence example.
   // Each cycle we generate a new number in the sequence,
   // where each new value is the sum of the previous two.
   // (1, 1, 2, 3, 5, 8, ...)

   m4_makerchip_module
\TLV
!  $reset = *reset;

   // =========================================
   // Fibonacci.
   $val[15:0] = $reset ? 1 : >>1$val + >>2$val;
   // =========================================

\SV
   endmodule
  <h1>Result</h1>
  <img src="https://i.imgur.com/z90FcC0.png" width="450" height="400">
</html>
