;redcode
;assert 1
	SPL -9, @-12
	CMP 12, @0
	SUB 421, 1
	SUB 421, 1
	SLT 210, 100
	SPL 0, <-54
	MOV -9, <-20
	SPL 0, <-54
	SPL 0, #400
	MOV -9, <-20
	DJN -1, <-20
	DJN -1, <-20
	SUB <12, @15
	CMP @129, @106
	JMZ <130, 9
	SPL <621, 106
	JMZ <130, 9
	JMZ <130, 9
	JMZ <130, 9
	JMZ <130, 9
	SUB 12, 10
	MOV -49, <-620
	SUB #812, @15
	JMP @72, #70
	MOV -49, <-620
	JMP <129, 106
	ADD 210, 62
	SLT 210, 62
	SLT #31, <-0
	SUB #0, 1
	ADD 210, 62
	SUB #0, 1
	CMP <12, @15
	SPL -9, @-12
	SUB -207, <-120
	SLT @0, @2
	SUB 210, 62
	CMP 12, @0
	SUB @-127, 100
	SUB @-127, 100
	JMP -1, @20
	SUB @-127, 100
	SPL -9, @-12
	SPL 100, -620
	SUB 421, 1
	SPL 100, -620
	SUB 421, 1
	SPL 100, -620
	SUB 421, 1
	SPL 100, -620
	SPL 100, -620
	DJN @92, #120
	SUB 421, 1
	SUB 421, 1
	SLT 210, 100
	SPL 0, <-54
