[INF:CM0023] Creating log file ../../build/regression/TaskDeclTypes/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<60> s<59> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<4> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<4> l<1:8> el<1:11>
n<> u<4> t<Module_ansi_header> p<57> c<2> s<56> l<1:1> el<1:12>
n<simutil_memload> u<5> t<StringConst> p<50> s<13> l<2:8> el<2:23>
n<> u<6> t<TfPortDir_Inp> p<12> s<9> l<3:5> el<3:10>
n<> u<7> t<String_type> p<8> l<3:11> el<3:17>
n<> u<8> t<Data_type> p<9> c<7> l<3:11> el<3:17>
n<> u<9> t<Data_type_or_implicit> p<12> c<8> s<11> l<3:11> el<3:17>
n<file> u<10> t<StringConst> p<11> l<3:18> el<3:22>
n<> u<11> t<List_of_tf_variable_identifiers> p<12> c<10> l<3:18> el<3:22>
n<> u<12> t<Tf_port_declaration> p<13> c<6> l<3:5> el<3:23>
n<> u<13> t<Tf_item_declaration> p<50> c<12> s<32> l<3:5> el<3:23>
n<> u<14> t<TfPortDir_Inp> p<31> s<17> l<4:5> el<4:10>
n<> u<15> t<IntegerAtomType_Int> p<16> l<4:11> el<4:14>
n<> u<16> t<Data_type> p<17> c<15> l<4:11> el<4:14>
n<> u<17> t<Data_type_or_implicit> p<31> c<16> s<30> l<4:11> el<4:14>
n<files> u<18> t<StringConst> p<30> s<29> l<4:15> el<4:20>
n<1> u<19> t<IntConst> p<20> l<4:23> el<4:24>
n<> u<20> t<Primary_literal> p<21> c<19> l<4:23> el<4:24>
n<> u<21> t<Constant_primary> p<22> c<20> l<4:23> el<4:24>
n<> u<22> t<Constant_expression> p<27> c<21> s<26> l<4:23> el<4:24>
n<0> u<23> t<IntConst> p<24> l<4:25> el<4:26>
n<> u<24> t<Primary_literal> p<25> c<23> l<4:25> el<4:26>
n<> u<25> t<Constant_primary> p<26> c<24> l<4:25> el<4:26>
n<> u<26> t<Constant_expression> p<27> c<25> l<4:25> el<4:26>
n<> u<27> t<Constant_range> p<28> c<22> l<4:23> el<4:26>
n<> u<28> t<Unpacked_dimension> p<29> c<27> l<4:22> el<4:27>
n<> u<29> t<Variable_dimension> p<30> c<28> l<4:22> el<4:27>
n<> u<30> t<List_of_tf_variable_identifiers> p<31> c<18> l<4:15> el<4:27>
n<> u<31> t<Tf_port_declaration> p<32> c<14> l<4:5> el<4:29>
n<> u<32> t<Tf_item_declaration> p<50> c<31> s<48> l<4:5> el<4:29>
n<> u<33> t<TfPortDir_Inp> p<47> s<44> l<5:5> el<5:10>
n<1> u<34> t<IntConst> p<35> l<5:12> el<5:13>
n<> u<35> t<Primary_literal> p<36> c<34> l<5:12> el<5:13>
n<> u<36> t<Constant_primary> p<37> c<35> l<5:12> el<5:13>
n<> u<37> t<Constant_expression> p<42> c<36> s<41> l<5:12> el<5:13>
n<0> u<38> t<IntConst> p<39> l<5:14> el<5:15>
n<> u<39> t<Primary_literal> p<40> c<38> l<5:14> el<5:15>
n<> u<40> t<Constant_primary> p<41> c<39> l<5:14> el<5:15>
n<> u<41> t<Constant_expression> p<42> c<40> l<5:14> el<5:15>
n<> u<42> t<Constant_range> p<43> c<37> l<5:12> el<5:15>
n<> u<43> t<Packed_dimension> p<44> c<42> l<5:11> el<5:16>
n<> u<44> t<Data_type_or_implicit> p<47> c<43> s<46> l<5:11> el<5:16>
n<implic> u<45> t<StringConst> p<46> l<5:18> el<5:24>
n<> u<46> t<List_of_tf_variable_identifiers> p<47> c<45> l<5:18> el<5:24>
n<> u<47> t<Tf_port_declaration> p<48> c<33> l<5:5> el<5:25>
n<> u<48> t<Tf_item_declaration> p<50> c<47> s<49> l<5:5> el<5:25>
n<> u<49> t<Endtask> p<50> l<6:3> el<6:10>
n<> u<50> t<Task_body_declaration> p<51> c<5> l<2:8> el<6:10>
n<> u<51> t<Task_declaration> p<52> c<50> l<2:3> el<6:10>
n<> u<52> t<Package_or_generate_item_declaration> p<53> c<51> l<2:3> el<6:10>
n<> u<53> t<Module_or_generate_item_declaration> p<54> c<52> l<2:3> el<6:10>
n<> u<54> t<Module_common_item> p<55> c<53> l<2:3> el<6:10>
n<> u<55> t<Module_or_generate_item> p<56> c<54> l<2:3> el<6:10>
n<> u<56> t<Non_port_module_item> p<57> c<55> l<2:3> el<6:10>
n<> u<57> t<Module_declaration> p<58> c<4> l<1:1> el<7:10>
n<> u<58> t<Description> p<59> c<57> l<1:1> el<7:10>
n<> u<59> t<Source_text> p<60> c<58> l<1:1> el<7:10>
n<> u<60> t<Top_level_rule> c<1> l<1:1> el<8:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/TaskDeclTypes/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/TaskDeclTypes/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/TaskDeclTypes/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:7:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiTaskFunc:
  \_task: (work@top.simutil_memload), line:2:3, endln:6:10
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:7:10
    |vpiName:simutil_memload
    |vpiFullName:work@top.simutil_memload
    |vpiVisibility:1
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:7:10
    |vpiIODecl:
    \_io_decl: (file), line:3:18, endln:3:22
      |vpiParent:
      \_task: (work@top.simutil_memload), line:2:3, endln:6:10
      |vpiDirection:1
      |vpiName:file
      |vpiTypedef:
      \_string_typespec: , line:3:11, endln:3:17
    |vpiIODecl:
    \_io_decl: (files), line:4:15, endln:4:20
      |vpiParent:
      \_task: (work@top.simutil_memload), line:2:3, endln:6:10
      |vpiDirection:1
      |vpiName:files
      |vpiRange:
      \_range: , line:4:22, endln:4:27
        |vpiParent:
        \_task: (work@top.simutil_memload), line:2:3, endln:6:10
        |vpiLeftRange:
        \_constant: , line:4:23, endln:4:24
          |vpiParent:
          \_range: , line:4:22, endln:4:27
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:4:25, endln:4:26
          |vpiParent:
          \_range: , line:4:22, endln:4:27
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:4:11, endln:4:14
        |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (implic), line:5:18, endln:5:24
      |vpiParent:
      \_task: (work@top.simutil_memload), line:2:3, endln:6:10
      |vpiDirection:1
      |vpiName:implic
      |vpiTypedef:
      \_packed_array_typespec: , line:5:11, endln:5:16
        |vpiRange:
        \_range: , line:5:11, endln:5:16
          |vpiParent:
          \_task: (work@top.simutil_memload), line:2:3, endln:6:10
          |vpiLeftRange:
          \_constant: , line:5:12, endln:5:13
            |vpiParent:
            \_range: , line:5:11, endln:5:16
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:5:14, endln:5:15
            |vpiParent:
            \_range: , line:5:11, endln:5:16
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiIndexTypespec:
        \_int_typespec: 
    |vpiInstance:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:7:10
|uhdmtopModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:7:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTaskFunc:
  \_task: (work@top.simutil_memload), line:2:3, endln:6:10
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:7:10
    |vpiName:simutil_memload
    |vpiFullName:work@top.simutil_memload
    |vpiVisibility:1
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:7:10
    |vpiIODecl:
    \_io_decl: (file), line:3:18, endln:3:22
      |vpiParent:
      \_task: (work@top.simutil_memload), line:2:3, endln:6:10
      |vpiDirection:1
      |vpiName:file
      |vpiTypedef:
      \_string_typespec: , line:3:11, endln:3:17
    |vpiIODecl:
    \_io_decl: (files), line:4:15, endln:4:20
      |vpiParent:
      \_task: (work@top.simutil_memload), line:2:3, endln:6:10
      |vpiDirection:1
      |vpiName:files
      |vpiRange:
      \_range: , line:4:22, endln:4:27
        |vpiParent:
        \_io_decl: (files), line:4:15, endln:4:20
        |vpiLeftRange:
        \_constant: , line:4:23, endln:4:24
        |vpiRightRange:
        \_constant: , line:4:25, endln:4:26
      |vpiTypedef:
      \_int_typespec: , line:4:11, endln:4:14
    |vpiIODecl:
    \_io_decl: (implic), line:5:18, endln:5:24
      |vpiParent:
      \_task: (work@top.simutil_memload), line:2:3, endln:6:10
      |vpiDirection:1
      |vpiName:implic
      |vpiTypedef:
      \_packed_array_typespec: , line:5:11, endln:5:16
    |vpiInstance:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:7:10
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
