\hypertarget{struct_s_a_i___block___type_def}{}\section{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def Struct Reference}
\label{struct_s_a_i___block___type_def}\index{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}}
\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_a_i___block___type_def_ab0ec7102960640751d44e92ddac994f0}{C\+R1}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_a_i___block___type_def_afdfa307571967afb1d97943e982b6586}{C\+R2}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_a_i___block___type_def_ae307d5a553582e6c9717f50037245710}{F\+R\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_a_i___block___type_def_ad30f20f612dacf85a5bb7f9f97cf0772}{S\+L\+O\+TR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_a_i___block___type_def_ae845b86e973b4bf8a33c447c261633f6}{I\+MR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_a_i___block___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_a_i___block___type_def_aa46ece753867049c7643819478b8330b}{C\+L\+R\+FR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_a_i___block___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}}
\end{DoxyCompactItemize}


\subsection{Field Documentation}
\mbox{\Hypertarget{struct_s_a_i___block___type_def_aa46ece753867049c7643819478b8330b}\label{struct_s_a_i___block___type_def_aa46ece753867049c7643819478b8330b}} 
\index{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}!C\+L\+R\+FR@{C\+L\+R\+FR}}
\index{C\+L\+R\+FR@{C\+L\+R\+FR}!S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+L\+R\+FR}{CLRFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+L\+R\+FR}

S\+AI block x clear flag register, Address offset\+: 0x1C \mbox{\Hypertarget{struct_s_a_i___block___type_def_ab0ec7102960640751d44e92ddac994f0}\label{struct_s_a_i___block___type_def_ab0ec7102960640751d44e92ddac994f0}} 
\index{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}!C\+R1@{C\+R1}}
\index{C\+R1@{C\+R1}!S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+R1}{CR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+R1}

S\+AI block x configuration register 1, Address offset\+: 0x04 \mbox{\Hypertarget{struct_s_a_i___block___type_def_afdfa307571967afb1d97943e982b6586}\label{struct_s_a_i___block___type_def_afdfa307571967afb1d97943e982b6586}} 
\index{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}!C\+R2@{C\+R2}}
\index{C\+R2@{C\+R2}!S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+R2}{CR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+R2}

S\+AI block x configuration register 2, Address offset\+: 0x08 \mbox{\Hypertarget{struct_s_a_i___block___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}\label{struct_s_a_i___block___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}} 
\index{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}!DR@{DR}}
\index{DR@{DR}!S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DR}

S\+AI block x data register, Address offset\+: 0x20 \mbox{\Hypertarget{struct_s_a_i___block___type_def_ae307d5a553582e6c9717f50037245710}\label{struct_s_a_i___block___type_def_ae307d5a553582e6c9717f50037245710}} 
\index{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}!F\+R\+CR@{F\+R\+CR}}
\index{F\+R\+CR@{F\+R\+CR}!S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{F\+R\+CR}{FRCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+R\+CR}

S\+AI block x frame configuration register, Address offset\+: 0x0C \mbox{\Hypertarget{struct_s_a_i___block___type_def_ae845b86e973b4bf8a33c447c261633f6}\label{struct_s_a_i___block___type_def_ae845b86e973b4bf8a33c447c261633f6}} 
\index{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}!I\+MR@{I\+MR}}
\index{I\+MR@{I\+MR}!S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{I\+MR}{IMR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+MR}

S\+AI block x interrupt mask register, Address offset\+: 0x14 \mbox{\Hypertarget{struct_s_a_i___block___type_def_ad30f20f612dacf85a5bb7f9f97cf0772}\label{struct_s_a_i___block___type_def_ad30f20f612dacf85a5bb7f9f97cf0772}} 
\index{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}!S\+L\+O\+TR@{S\+L\+O\+TR}}
\index{S\+L\+O\+TR@{S\+L\+O\+TR}!S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{S\+L\+O\+TR}{SLOTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+L\+O\+TR}

S\+AI block x slot register, Address offset\+: 0x10 \mbox{\Hypertarget{struct_s_a_i___block___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}\label{struct_s_a_i___block___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR}

S\+AI block x status register, Address offset\+: 0x18 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F4xx/\+Include/\mbox{\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}}\end{DoxyCompactItemize}
