Analysis & Synthesis report for DE2_115_Media_Computer
Wed Jan 22 12:01:12 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Wed Jan 22 12:01:12 2020               ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; DE2_115_Media_Computer                          ;
; Top-level Entity Name              ; DE2_115_Media_Computer                          ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                ;
+----------------------------------------------------------------------------+------------------------+------------------------+
; Option                                                                     ; Setting                ; Default Value          ;
+----------------------------------------------------------------------------+------------------------+------------------------+
; Device                                                                     ; EP4CE115F29C8          ;                        ;
; Top-level entity name                                                      ; DE2_115_Media_Computer ; DE2_115_Media_Computer ;
; Family name                                                                ; Cyclone IV E           ; Cyclone IV GX          ;
; Use smart compilation                                                      ; Off                    ; Off                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                     ; On                     ;
; Enable compact report table                                                ; Off                    ; Off                    ;
; Restructure Multiplexers                                                   ; Auto                   ; Auto                   ;
; Create Debugging Nodes for IP Cores                                        ; Off                    ; Off                    ;
; Preserve fewer node names                                                  ; On                     ; On                     ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                    ; Off                    ;
; Verilog Version                                                            ; Verilog_2001           ; Verilog_2001           ;
; VHDL Version                                                               ; VHDL_1993              ; VHDL_1993              ;
; State Machine Processing                                                   ; Auto                   ; Auto                   ;
; Safe State Machine                                                         ; Off                    ; Off                    ;
; Extract Verilog State Machines                                             ; On                     ; On                     ;
; Extract VHDL State Machines                                                ; On                     ; On                     ;
; Ignore Verilog initial constructs                                          ; Off                    ; Off                    ;
; Iteration limit for constant Verilog loops                                 ; 5000                   ; 5000                   ;
; Iteration limit for non-constant Verilog loops                             ; 250                    ; 250                    ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                     ; On                     ;
; Infer RAMs from Raw Logic                                                  ; On                     ; On                     ;
; Parallel Synthesis                                                         ; On                     ; On                     ;
; DSP Block Balancing                                                        ; Auto                   ; Auto                   ;
; NOT Gate Push-Back                                                         ; On                     ; On                     ;
; Power-Up Don't Care                                                        ; On                     ; On                     ;
; Remove Redundant Logic Cells                                               ; Off                    ; Off                    ;
; Remove Duplicate Registers                                                 ; On                     ; On                     ;
; Ignore CARRY Buffers                                                       ; Off                    ; Off                    ;
; Ignore CASCADE Buffers                                                     ; Off                    ; Off                    ;
; Ignore GLOBAL Buffers                                                      ; Off                    ; Off                    ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                    ; Off                    ;
; Ignore LCELL Buffers                                                       ; Off                    ; Off                    ;
; Ignore SOFT Buffers                                                        ; On                     ; On                     ;
; Limit AHDL Integers to 32 Bits                                             ; Off                    ; Off                    ;
; Optimization Technique                                                     ; Balanced               ; Balanced               ;
; Carry Chain Length                                                         ; 70                     ; 70                     ;
; Auto Carry Chains                                                          ; On                     ; On                     ;
; Auto Open-Drain Pins                                                       ; On                     ; On                     ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                    ; Off                    ;
; Auto ROM Replacement                                                       ; On                     ; On                     ;
; Auto RAM Replacement                                                       ; On                     ; On                     ;
; Auto DSP Block Replacement                                                 ; On                     ; On                     ;
; Auto Shift Register Replacement                                            ; Auto                   ; Auto                   ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                   ; Auto                   ;
; Auto Clock Enable Replacement                                              ; On                     ; On                     ;
; Strict RAM Replacement                                                     ; Off                    ; Off                    ;
; Allow Synchronous Control Signals                                          ; On                     ; On                     ;
; Force Use of Synchronous Clear Signals                                     ; Off                    ; Off                    ;
; Auto RAM Block Balancing                                                   ; On                     ; On                     ;
; Auto RAM to Logic Cell Conversion                                          ; Off                    ; Off                    ;
; Auto Resource Sharing                                                      ; Off                    ; Off                    ;
; Allow Any RAM Size For Recognition                                         ; Off                    ; Off                    ;
; Allow Any ROM Size For Recognition                                         ; Off                    ; Off                    ;
; Allow Any Shift Register Size For Recognition                              ; Off                    ; Off                    ;
; Use LogicLock Constraints during Resource Balancing                        ; On                     ; On                     ;
; Ignore translate_off and synthesis_off directives                          ; Off                    ; Off                    ;
; Timing-Driven Synthesis                                                    ; On                     ; On                     ;
; Report Parameter Settings                                                  ; On                     ; On                     ;
; Report Source Assignments                                                  ; On                     ; On                     ;
; Report Connectivity Checks                                                 ; On                     ; On                     ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                    ; Off                    ;
; Synchronization Register Chain Length                                      ; 2                      ; 2                      ;
; PowerPlay Power Optimization                                               ; Normal compilation     ; Normal compilation     ;
; HDL message level                                                          ; Level2                 ; Level2                 ;
; Suppress Register Optimization Related Messages                            ; Off                    ; Off                    ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                   ; 5000                   ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                   ; 5000                   ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                    ; 100                    ;
; Clock MUX Protection                                                       ; On                     ; On                     ;
; Auto Gated Clock Conversion                                                ; Off                    ; Off                    ;
; Block Design Naming                                                        ; Auto                   ; Auto                   ;
; SDC constraint protection                                                  ; Off                    ; Off                    ;
; Synthesis Effort                                                           ; Auto                   ; Auto                   ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                     ; On                     ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                    ; Off                    ;
; Analysis & Synthesis Message Level                                         ; Medium                 ; Medium                 ;
; Disable Register Merging Across Hierarchies                                ; Auto                   ; Auto                   ;
; Resource Aware Inference For Block RAM                                     ; On                     ; On                     ;
; Synthesis Seed                                                             ; 1                      ; 1                      ;
+----------------------------------------------------------------------------+------------------------+------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Jan 22 12:00:38 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_Media_Computer -c DE2_115_Media_Computer
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12248): Elaborating Qsys system entity "nios_system.qsys"
Info (12250): 2020.01.22.12:00:44 Progress: Loading vhdl/nios_system.qsys
Info (12250): 2020.01.22.12:00:45 Progress: Reading input file
Info (12250): 2020.01.22.12:00:45 Progress: Adding clk [clock_source 13.0]
Info (12250): 2020.01.22.12:00:45 Progress: Parameterizing module clk
Info (12250): 2020.01.22.12:00:45 Progress: Adding JTAG_UART [altera_avalon_jtag_uart 13.0.1]
Warning (12251): JTAG_UART: Used altera_avalon_jtag_uart 13.0.1.99.2 (instead of 13.0.1)
Info (12250): 2020.01.22.12:00:45 Progress: Parameterizing module JTAG_UART
Info (12250): 2020.01.22.12:00:45 Progress: Adding Interval_Timer [altera_avalon_timer 13.0.1]
Warning (12251): Interval_Timer: Used altera_avalon_timer 13.0.1.99.2 (instead of 13.0.1)
Info (12250): 2020.01.22.12:00:45 Progress: Parameterizing module Interval_Timer
Info (12250): 2020.01.22.12:00:45 Progress: Adding SDRAM [altera_avalon_new_sdram_controller 13.0.1]
Warning (12251): SDRAM: Used altera_avalon_new_sdram_controller 13.0.1.99.2 (instead of 13.0.1)
Info (12250): 2020.01.22.12:00:45 Progress: Parameterizing module SDRAM
Info (12250): 2020.01.22.12:00:45 Progress: Adding Red_LEDs [altera_up_avalon_parallel_port 12.0]
Warning (12251): Red_LEDs: Used altera_up_avalon_parallel_port 13.1 (instead of 12.0)
Info (12250): 2020.01.22.12:00:45 Progress: Parameterizing module Red_LEDs
Info (12250): 2020.01.22.12:00:45 Progress: Adding Green_LEDs [altera_up_avalon_parallel_port 12.0]
Warning (12251): Green_LEDs: Used altera_up_avalon_parallel_port 13.1 (instead of 12.0)
Info (12250): 2020.01.22.12:00:45 Progress: Parameterizing module Green_LEDs
Info (12250): 2020.01.22.12:00:45 Progress: Adding HEX3_HEX0 [altera_up_avalon_parallel_port 12.0]
Warning (12251): HEX3_HEX0: Used altera_up_avalon_parallel_port 13.1 (instead of 12.0)
Info (12250): 2020.01.22.12:00:45 Progress: Parameterizing module HEX3_HEX0
Info (12250): 2020.01.22.12:00:45 Progress: Adding HEX7_HEX4 [altera_up_avalon_parallel_port 12.0]
Warning (12251): HEX7_HEX4: Used altera_up_avalon_parallel_port 13.1 (instead of 12.0)
Info (12250): 2020.01.22.12:00:45 Progress: Parameterizing module HEX7_HEX4
Info (12250): 2020.01.22.12:00:45 Progress: Adding Slider_Switches [altera_up_avalon_parallel_port 12.0]
Warning (12251): Slider_Switches: Used altera_up_avalon_parallel_port 13.1 (instead of 12.0)
Info (12250): 2020.01.22.12:00:45 Progress: Parameterizing module Slider_Switches
Info (12250): 2020.01.22.12:00:45 Progress: Adding Pushbuttons [altera_up_avalon_parallel_port 12.0]
Warning (12251): Pushbuttons: Used altera_up_avalon_parallel_port 13.1 (instead of 12.0)
Info (12250): 2020.01.22.12:00:45 Progress: Parameterizing module Pushbuttons
Info (12250): 2020.01.22.12:00:45 Progress: Adding Expansion_JP5 [altera_up_avalon_parallel_port 12.0]
Warning (12251): Expansion_JP5: Used altera_up_avalon_parallel_port 13.1 (instead of 12.0)
Info (12250): 2020.01.22.12:00:45 Progress: Parameterizing module Expansion_JP5
Info (12250): 2020.01.22.12:00:45 Progress: Adding Serial_Port [altera_up_avalon_rs232 12.0]
Warning (12251): Serial_Port: Used altera_up_avalon_rs232 13.1 (instead of 12.0)
Info (12250): 2020.01.22.12:00:45 Progress: Parameterizing module Serial_Port
Info (12250): 2020.01.22.12:00:45 Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 12.0]
Warning (12251): AV_Config: Used altera_up_avalon_audio_and_video_config 13.1 (instead of 12.0)
Info (12250): 2020.01.22.12:00:46 Progress: Parameterizing module AV_Config
Info (12250): 2020.01.22.12:00:46 Progress: Adding Audio [altera_up_avalon_audio 12.0]
Warning (12251): Audio: Used altera_up_avalon_audio 13.1 (instead of 12.0)
Info (12250): 2020.01.22.12:00:46 Progress: Parameterizing module Audio
Info (12250): 2020.01.22.12:00:46 Progress: Adding Char_LCD_16x2 [altera_up_avalon_character_lcd 12.0]
Warning (12251): Char_LCD_16x2: Used altera_up_avalon_character_lcd 13.1 (instead of 12.0)
Info (12250): 2020.01.22.12:00:46 Progress: Parameterizing module Char_LCD_16x2
Info (12250): 2020.01.22.12:00:46 Progress: Adding PS2_Port [altera_up_avalon_ps2 12.0]
Warning (12251): PS2_Port: Used altera_up_avalon_ps2 13.1 (instead of 12.0)
Info (12250): 2020.01.22.12:00:46 Progress: Parameterizing module PS2_Port
Info (12250): 2020.01.22.12:00:46 Progress: Adding SRAM [altera_up_avalon_sram 12.0]
Warning (12251): SRAM: Used altera_up_avalon_sram 13.1 (instead of 12.0)
Info (12250): 2020.01.22.12:00:46 Progress: Parameterizing module SRAM
Info (12250): 2020.01.22.12:00:46 Progress: Adding VGA_Pixel_Buffer [altera_up_avalon_video_pixel_buffer_dma 12.0]
Warning (12251): VGA_Pixel_Buffer: Used altera_up_avalon_video_pixel_buffer_dma 13.1 (instead of 12.0)
Info (12250): 2020.01.22.12:00:46 Progress: Parameterizing module VGA_Pixel_Buffer
Info (12250): 2020.01.22.12:00:46 Progress: Adding VGA_Char_Buffer [altera_up_avalon_video_character_buffer_with_dma 12.0]
Warning (12251): VGA_Char_Buffer: Used altera_up_avalon_video_character_buffer_with_dma 13.1 (instead of 12.0)
Info (12250): 2020.01.22.12:00:46 Progress: Parameterizing module VGA_Char_Buffer
Info (12250): 2020.01.22.12:00:46 Progress: Adding VGA_Controller [altera_up_avalon_video_vga_controller 12.0]
Warning (12251): VGA_Controller: Used altera_up_avalon_video_vga_controller 13.1 (instead of 12.0)
Info (12250): 2020.01.22.12:00:46 Progress: Parameterizing module VGA_Controller
Info (12250): 2020.01.22.12:00:46 Progress: Adding VGA_Pixel_RGB_Resampler [altera_up_avalon_video_rgb_resampler 12.0]
Warning (12251): VGA_Pixel_RGB_Resampler: Used altera_up_avalon_video_rgb_resampler 13.1 (instead of 12.0)
Info (12250): 2020.01.22.12:00:46 Progress: Parameterizing module VGA_Pixel_RGB_Resampler
Info (12250): 2020.01.22.12:00:46 Progress: Adding VGA_Pixel_Scaler [altera_up_avalon_video_scaler 12.0]
Warning (12251): VGA_Pixel_Scaler: Used altera_up_avalon_video_scaler 13.1 (instead of 12.0)
Info (12250): 2020.01.22.12:00:46 Progress: Parameterizing module VGA_Pixel_Scaler
Info (12250): 2020.01.22.12:00:46 Progress: Adding VGA_Dual_Clock_FIFO [altera_up_avalon_video_dual_clock_buffer 12.0]
Warning (12251): VGA_Dual_Clock_FIFO: Used altera_up_avalon_video_dual_clock_buffer 13.1 (instead of 12.0)
Info (12250): 2020.01.22.12:00:46 Progress: Parameterizing module VGA_Dual_Clock_FIFO
Info (12250): 2020.01.22.12:00:46 Progress: Adding CPU_fpoint [altera_nios_custom_instr_floating_point 13.0]
Info (12250): 2020.01.22.12:00:46 Progress: Parameterizing module CPU_fpoint
Info (12250): 2020.01.22.12:00:46 Progress: Adding clk_27 [clock_source 13.0]
Info (12250): 2020.01.22.12:00:46 Progress: Parameterizing module clk_27
Info (12250): 2020.01.22.12:00:46 Progress: Adding Alpha_Blending [altera_up_avalon_video_alpha_blender 12.0]
Warning (12251): Alpha_Blending: Used altera_up_avalon_video_alpha_blender 13.1 (instead of 12.0)
Info (12250): 2020.01.22.12:00:46 Progress: Parameterizing module Alpha_Blending
Info (12250): 2020.01.22.12:00:46 Progress: Adding PS2_Port_Dual [altera_up_avalon_ps2 12.0]
Warning (12251): PS2_Port_Dual: Used altera_up_avalon_ps2 13.1 (instead of 12.0)
Info (12250): 2020.01.22.12:00:46 Progress: Parameterizing module PS2_Port_Dual
Info (12250): 2020.01.22.12:00:46 Progress: Adding CPU [altera_nios2_qsys 13.0]
Info (12250): 2020.01.22.12:00:47 Progress: Parameterizing module CPU
Info (12250): 2020.01.22.12:00:47 Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Info (12250): 2020.01.22.12:00:47 Progress: Parameterizing module sysid
Info (12250): 2020.01.22.12:00:47 Progress: Adding merged_resets [altera_reset_bridge 13.0]
Info (12250): 2020.01.22.12:00:47 Progress: Parameterizing module merged_resets
Info (12250): 2020.01.22.12:00:47 Progress: Adding sys_clk [altera_clock_bridge 13.0]
Info (12250): 2020.01.22.12:00:47 Progress: Parameterizing module sys_clk
Info (12250): 2020.01.22.12:00:47 Progress: Adding vga_clk [altera_clock_bridge 13.0]
Info (12250): 2020.01.22.12:00:47 Progress: Parameterizing module vga_clk
Info (12250): 2020.01.22.12:00:47 Progress: Adding External_Clocks [altera_up_clocks 12.0]
Warning (12251): External_Clocks: Used altera_up_clocks 13.1 (instead of 12.0)
Info (12250): 2020.01.22.12:00:47 Progress: Parameterizing module External_Clocks
Info (12250): 2020.01.22.12:00:47 Progress: Adding Flash [Altera_UP_Flash_Memory_IP_Core_Avalon_Interface 1.0]
Warning (12251): Flash: Used Altera_UP_Flash_Memory_IP_Core_Avalon_Interface 13.1 (instead of 1.0)
Info (12250): 2020.01.22.12:00:52 Progress: Parameterizing module Flash
Info (12250): 2020.01.22.12:00:52 Progress: Adding SD_Card [Altera_UP_SD_Card_Avalon_Interface 1.0]
Warning (12251): SD_Card: Used Altera_UP_SD_Card_Avalon_Interface 13.1 (instead of 1.0)
Info (12250): 2020.01.22.12:00:56 Progress: Parameterizing module SD_Card
Info (12250): 2020.01.22.12:00:56 Progress: Adding IrDA [altera_up_avalon_irda 12.0]
Warning (12251): IrDA: Used altera_up_avalon_irda 13.1 (instead of 12.0)
Info (12250): 2020.01.22.12:00:56 Progress: Parameterizing module IrDA
Info (12250): 2020.01.22.12:00:56 Progress: Adding Video_In [altera_up_avalon_video_decoder 12.0]
Warning (12251): Video_In: Used altera_up_avalon_video_decoder 13.1 (instead of 12.0)
Info (12250): 2020.01.22.12:00:56 Progress: Parameterizing module Video_In
Info (12250): 2020.01.22.12:00:56 Progress: Adding Video_In_Chroma_Resampler [altera_up_avalon_video_chroma_resampler 12.0]
Warning (12251): Video_In_Chroma_Resampler: Used altera_up_avalon_video_chroma_resampler 13.1 (instead of 12.0)
Info (12250): 2020.01.22.12:00:56 Progress: Parameterizing module Video_In_Chroma_Resampler
Info (12250): 2020.01.22.12:00:56 Progress: Adding Video_In_CSC [altera_up_avalon_video_csc 12.0]
Warning (12251): Video_In_CSC: Used altera_up_avalon_video_csc 13.1 (instead of 12.0)
Info (12250): 2020.01.22.12:00:56 Progress: Parameterizing module Video_In_CSC
Info (12250): 2020.01.22.12:00:56 Progress: Adding Video_In_RGB_Resampler [altera_up_avalon_video_rgb_resampler 12.0]
Warning (12251): Video_In_RGB_Resampler: Used altera_up_avalon_video_rgb_resampler 13.1 (instead of 12.0)
Info (12250): 2020.01.22.12:00:56 Progress: Parameterizing module Video_In_RGB_Resampler
Info (12250): 2020.01.22.12:00:56 Progress: Adding Video_In_Clipper [altera_up_avalon_video_clipper 12.0]
Warning (12251): Video_In_Clipper: Used altera_up_avalon_video_clipper 13.1 (instead of 12.0)
Info (12250): 2020.01.22.12:00:56 Progress: Parameterizing module Video_In_Clipper
Info (12250): 2020.01.22.12:00:56 Progress: Adding Video_In_Scaler [altera_up_avalon_video_scaler 12.0]
Warning (12251): Video_In_Scaler: Used altera_up_avalon_video_scaler 13.1 (instead of 12.0)
Info (12250): 2020.01.22.12:00:56 Progress: Parameterizing module Video_In_Scaler
Info (12250): 2020.01.22.12:00:56 Progress: Adding Video_In_DMA_Controller [altera_up_avalon_video_dma_controller 13.0]
Warning (12251): Video_In_DMA_Controller: Used altera_up_avalon_video_dma_controller 13.1 (instead of 13.0)
Info (12250): 2020.01.22.12:00:56 Progress: Parameterizing module Video_In_DMA_Controller
Info (12250): 2020.01.22.12:00:56 Progress: Adding USB [altera_up_avalon_usb 13.0]
Warning (12251): USB: Used altera_up_avalon_usb 13.1 (instead of 13.0)
Info (12250): 2020.01.22.12:00:56 Progress: Parameterizing module USB
Info (12250): 2020.01.22.12:00:56 Progress: Building connections
Info (12250): 2020.01.22.12:00:57 Progress: Parameterizing connections
Info (12250): 2020.01.22.12:00:57 Progress: Validating
Info (12250): 2020.01.22.12:00:59 Progress: Done reading input file
Warning (12251): Nios_system.Interval_Timer: Period validation cannot be done because input clock is unknown.
Info (12250): Nios_system.VGA_Char_Buffer: Character Resolution: 80 x 60
Warning (12251): Nios_system.VGA_Controller: Unable to verify clock frequency. Make sure the VGA clock has a frequency of 25.0 MHz.
Info (12250): Nios_system.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info (12250): Nios_system.VGA_Pixel_RGB_Resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info (12250): Nios_system.VGA_Pixel_Scaler: Change in Resolution: 320 x 240 -> 640 x 480
Info (12250): Nios_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): Nios_system.sysid: Time stamp will be automatically updated when this component is generated.
Warning (12251): Nios_system.External_Clocks: This module has no ports or interfaces
Error (12252): Nios_system.External_Clocks: This core has be deprecated and is no longer available. Please remove it and instead use the new cores under University Program/Clock section of the component list.
Info (12250): Nios_system.Video_In: Video In Stream: Format: 720 x 244 (Odd Frames) or 720 x 243 (Even Frames) with Colour: 8 (bits) x 2 (planes) (YCrCb 4:2:2)
Info (12250): Nios_system.Video_In_Chroma_Resampler: Chroma Resampling: 8 (bits) x 2 (planes) -> 8 (bits) x 3 (planes)
Info (12250): Nios_system.Video_In_CSC: Colour Space Conversion: 8 (bits) x 3 (planes) (444 YCrCb) -> 8 (bits) x 3 (planes) (24-bit RGB)
Info (12250): Nios_system.Video_In_RGB_Resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 16 (bits) x 1 (planes)
Info (12250): Nios_system.Video_In_Clipper: Change in Resolution: 720 x 244 -> 640 x 240
Info (12250): Nios_system.Video_In_Scaler: Change in Resolution: 640 x 240 -> 320 x 240
Error (12252): Nios_system.External_Clocks.vga_clk/VGA_Dual_Clock_FIFO.clock_stream_out: Illegal connection start (External_Clocks.vga_clk is an end interface)
Error (12252): Nios_system.External_Clocks.vga_clk/VGA_Controller.clock_reset: Illegal connection start (External_Clocks.vga_clk is an end interface)
Error (12252): Nios_system.External_Clocks.vga_clk/vga_clk.in_clk: Illegal connection start (External_Clocks.vga_clk is an end interface)
Error (12252): Nios_system.External_Clocks.sys_clk/AV_Config.clock_reset: Illegal connection start (External_Clocks.sys_clk is an end interface)
Error (12252): Nios_system.External_Clocks.sys_clk/VGA_Pixel_Buffer.clock_reset: Illegal connection start (External_Clocks.sys_clk is an end interface)
Error (12252): Nios_system.External_Clocks.sys_clk/VGA_Pixel_RGB_Resampler.clock_reset: Illegal connection start (External_Clocks.sys_clk is an end interface)
Error (12252): Nios_system.External_Clocks.sys_clk/VGA_Pixel_Scaler.clock_reset: Illegal connection start (External_Clocks.sys_clk is an end interface)
Error (12252): Nios_system.External_Clocks.sys_clk/VGA_Char_Buffer.clock_reset: Illegal connection start (External_Clocks.sys_clk is an end interface)
Error (12252): Nios_system.External_Clocks.sys_clk/Alpha_Blending.clock_reset: Illegal connection start (External_Clocks.sys_clk is an end interface)
Error (12252): Nios_system.External_Clocks.sys_clk/VGA_Dual_Clock_FIFO.clock_stream_in: Illegal connection start (External_Clocks.sys_clk is an end interface)
Error (12252): Nios_system.External_Clocks.sys_clk/Audio.clock_reset: Illegal connection start (External_Clocks.sys_clk is an end interface)
Error (12252): Nios_system.External_Clocks.sys_clk/Char_LCD_16x2.clock_reset: Illegal connection start (External_Clocks.sys_clk is an end interface)
Error (12252): Nios_system.External_Clocks.sys_clk/Interval_Timer.clk: Illegal connection start (External_Clocks.sys_clk is an end interface)
Error (12252): Nios_system.External_Clocks.sys_clk/Serial_Port.clock_reset: Illegal connection start (External_Clocks.sys_clk is an end interface)
Error (12252): Nios_system.External_Clocks.sys_clk/JTAG_UART.clk: Illegal connection start (External_Clocks.sys_clk is an end interface)
Error (12252): Nios_system.External_Clocks.sys_clk/PS2_Port_Dual.clock_reset: Illegal connection start (External_Clocks.sys_clk is an end interface)
Error (12252): Nios_system.External_Clocks.sys_clk/PS2_Port.clock_reset: Illegal connection start (External_Clocks.sys_clk is an end interface)
Error (12252): Nios_system.External_Clocks.sys_clk/Expansion_JP5.clock_reset: Illegal connection start (External_Clocks.sys_clk is an end interface)
Error (12252): Nios_system.External_Clocks.sys_clk/Pushbuttons.clock_reset: Illegal connection start (External_Clocks.sys_clk is an end interface)
Error (12252): Nios_system.External_Clocks.sys_clk/Slider_Switches.clock_reset: Illegal connection start (External_Clocks.sys_clk is an end interface)
Error (12252): Nios_system.External_Clocks.sys_clk/HEX7_HEX4.clock_reset: Illegal connection start (External_Clocks.sys_clk is an end interface)
Error (12252): Nios_system.External_Clocks.sys_clk/HEX3_HEX0.clock_reset: Illegal connection start (External_Clocks.sys_clk is an end interface)
Error (12252): Nios_system.External_Clocks.sys_clk/Green_LEDs.clock_reset: Illegal connection start (External_Clocks.sys_clk is an end interface)
Error (12252): Nios_system.External_Clocks.sys_clk/Red_LEDs.clock_reset: Illegal connection start (External_Clocks.sys_clk is an end interface)
Error (12252): Nios_system.External_Clocks.sys_clk/SRAM.clock_reset: Illegal connection start (External_Clocks.sys_clk is an end interface)
Error (12252): Nios_system.External_Clocks.sys_clk/sys_clk.in_clk: Illegal connection start (External_Clocks.sys_clk is an end interface)
Error (12252): Nios_system.External_Clocks.sys_clk/sysid.clk: Illegal connection start (External_Clocks.sys_clk is an end interface)
Error (12252): Nios_system.External_Clocks.sys_clk/CPU.clk: Illegal connection start (External_Clocks.sys_clk is an end interface)
Error (12252): Nios_system.External_Clocks.sys_clk/SD_Card.clock_sink: Illegal connection start (External_Clocks.sys_clk is an end interface)
Error (12252): Nios_system.External_Clocks.sys_clk/Flash.clock_sink: Illegal connection start (External_Clocks.sys_clk is an end interface)
Error (12252): Nios_system.External_Clocks.sys_clk/IrDA.clock_reset: Illegal connection start (External_Clocks.sys_clk is an end interface)
Error (12252): Nios_system.External_Clocks.sys_clk/Video_In_Chroma_Resampler.clock_reset: Illegal connection start (External_Clocks.sys_clk is an end interface)
Error (12252): Nios_system.External_Clocks.sys_clk/Video_In_CSC.clock_reset: Illegal connection start (External_Clocks.sys_clk is an end interface)
Error (12252): Nios_system.External_Clocks.sys_clk/Video_In_RGB_Resampler.clock_reset: Illegal connection start (External_Clocks.sys_clk is an end interface)
Error (12252): Nios_system.External_Clocks.sys_clk/Video_In_Clipper.clock_reset: Illegal connection start (External_Clocks.sys_clk is an end interface)
Error (12252): Nios_system.External_Clocks.sys_clk/Video_In_Scaler.clock_reset: Illegal connection start (External_Clocks.sys_clk is an end interface)
Error (12252): Nios_system.External_Clocks.sys_clk/Video_In_DMA_Controller.clock_reset: Illegal connection start (External_Clocks.sys_clk is an end interface)
Error (12252): Nios_system.External_Clocks.sys_clk/SDRAM.clk: Illegal connection start (External_Clocks.sys_clk is an end interface)
Error (12252): Nios_system.External_Clocks.sys_clk/Video_In.clock_reset: Illegal connection start (External_Clocks.sys_clk is an end interface)
Error (12252): Nios_system.External_Clocks.sys_clk/USB.clock_reset: Illegal connection start (External_Clocks.sys_clk is an end interface)
Error (12252): Nios_system.clk_27.clk/External_Clocks.clk_in_secondary: Missing connection end (try "Remove Dangling Connections")
Error (12252): Nios_system.clk.clk/External_Clocks.clk_in_primary: Missing connection end (try "Remove Dangling Connections")
Error (12252): Nios_system.clk.clk_reset/External_Clocks.clk_in_primary_reset: Missing connection end (try "Remove Dangling Connections")
Error (12252): Nios_system.clk_27.clk_reset/External_Clocks.clk_in_primary_reset: Missing connection end (try "Remove Dangling Connections")
Error (12252): Nios_system.merged_resets.out_reset/External_Clocks.clk_in_primary_reset: Missing connection end (try "Remove Dangling Connections")
Error (12252): Nios_system.CPU.jtag_debug_module_reset/External_Clocks.clk_in_primary_reset: Missing connection end (try "Remove Dangling Connections")
Error (12252): Nios_system.External_Clocks.vga_clk/VGA_Dual_Clock_FIFO.clock_stream_out: Missing connection start (try "Remove Dangling Connections")
Error (12252): Nios_system.External_Clocks.vga_clk/VGA_Controller.clock_reset: Missing connection start (try "Remove Dangling Connections")
Error (12252): Nios_system.External_Clocks.vga_clk/vga_clk.in_clk: Missing connection start (try "Remove Dangling Connections")
Error (12252): Nios_system.External_Clocks.sys_clk/AV_Config.clock_reset: Missing connection start (try "Remove Dangling Connections")
Error (12252): Nios_system.External_Clocks.sys_clk/VGA_Pixel_Buffer.clock_reset: Missing connection start (try "Remove Dangling Connections")
Error (12252): Nios_system.External_Clocks.sys_clk/VGA_Pixel_RGB_Resampler.clock_reset: Missing connection start (try "Remove Dangling Connections")
Error (12252): Nios_system.External_Clocks.sys_clk/VGA_Pixel_Scaler.clock_reset: Missing connection start (try "Remove Dangling Connections")
Error (12252): Nios_system.External_Clocks.sys_clk/VGA_Char_Buffer.clock_reset: Missing connection start (try "Remove Dangling Connections")
Error (12252): Nios_system.External_Clocks.sys_clk/Alpha_Blending.clock_reset: Missing connection start (try "Remove Dangling Connections")
Error (12252): Nios_system.External_Clocks.sys_clk/VGA_Dual_Clock_FIFO.clock_stream_in: Missing connection start (try "Remove Dangling Connections")
Error (12252): Nios_system.External_Clocks.sys_clk/Audio.clock_reset: Missing connection start (try "Remove Dangling Connections")
Error (12252): Nios_system.External_Clocks.sys_clk/Char_LCD_16x2.clock_reset: Missing connection start (try "Remove Dangling Connections")
Error (12252): Nios_system.External_Clocks.sys_clk/Interval_Timer.clk: Missing connection start (try "Remove Dangling Connections")
Error (12252): Nios_system.External_Clocks.sys_clk/Serial_Port.clock_reset: Missing connection start (try "Remove Dangling Connections")
Error (12252): Nios_system.External_Clocks.sys_clk/JTAG_UART.clk: Missing connection start (try "Remove Dangling Connections")
Error (12252): Nios_system.External_Clocks.sys_clk/PS2_Port_Dual.clock_reset: Missing connection start (try "Remove Dangling Connections")
Error (12252): Nios_system.External_Clocks.sys_clk/PS2_Port.clock_reset: Missing connection start (try "Remove Dangling Connections")
Error (12252): Nios_system.External_Clocks.sys_clk/Expansion_JP5.clock_reset: Missing connection start (try "Remove Dangling Connections")
Error (12252): Nios_system.External_Clocks.sys_clk/Pushbuttons.clock_reset: Missing connection start (try "Remove Dangling Connections")
Error (12252): Nios_system.External_Clocks.sys_clk/Slider_Switches.clock_reset: Missing connection start (try "Remove Dangling Connections")
Error (12252): Nios_system.External_Clocks.sys_clk/HEX7_HEX4.clock_reset: Missing connection start (try "Remove Dangling Connections")
Error (12252): Nios_system.External_Clocks.sys_clk/HEX3_HEX0.clock_reset: Missing connection start (try "Remove Dangling Connections")
Error (12252): Nios_system.External_Clocks.sys_clk/Green_LEDs.clock_reset: Missing connection start (try "Remove Dangling Connections")
Error (12252): Nios_system.External_Clocks.sys_clk/Red_LEDs.clock_reset: Missing connection start (try "Remove Dangling Connections")
Error (12252): Nios_system.External_Clocks.sys_clk/SRAM.clock_reset: Missing connection start (try "Remove Dangling Connections")
Error (12252): Nios_system.External_Clocks.sys_clk/sys_clk.in_clk: Missing connection start (try "Remove Dangling Connections")
Error (12252): Nios_system.External_Clocks.sys_clk/sysid.clk: Missing connection start (try "Remove Dangling Connections")
Error (12252): Nios_system.External_Clocks.sys_clk/CPU.clk: Missing connection start (try "Remove Dangling Connections")
Error (12252): Nios_system.External_Clocks.sys_clk/SD_Card.clock_sink: Missing connection start (try "Remove Dangling Connections")
Error (12252): Nios_system.External_Clocks.sys_clk/Flash.clock_sink: Missing connection start (try "Remove Dangling Connections")
Error (12252): Nios_system.External_Clocks.sys_clk/IrDA.clock_reset: Missing connection start (try "Remove Dangling Connections")
Error (12252): Nios_system.External_Clocks.sys_clk/Video_In_Chroma_Resampler.clock_reset: Missing connection start (try "Remove Dangling Connections")
Error (12252): Nios_system.External_Clocks.sys_clk/Video_In_CSC.clock_reset: Missing connection start (try "Remove Dangling Connections")
Error (12252): Nios_system.External_Clocks.sys_clk/Video_In_RGB_Resampler.clock_reset: Missing connection start (try "Remove Dangling Connections")
Error (12252): Nios_system.External_Clocks.sys_clk/Video_In_Clipper.clock_reset: Missing connection start (try "Remove Dangling Connections")
Error (12252): Nios_system.External_Clocks.sys_clk/Video_In_Scaler.clock_reset: Missing connection start (try "Remove Dangling Connections")
Error (12252): Nios_system.External_Clocks.sys_clk/Video_In_DMA_Controller.clock_reset: Missing connection start (try "Remove Dangling Connections")
Error (12252): Nios_system.External_Clocks.sys_clk/SDRAM.clk: Missing connection start (try "Remove Dangling Connections")
Error (12252): Nios_system.External_Clocks.sys_clk/Video_In.clock_reset: Missing connection start (try "Remove Dangling Connections")
Error (12252): Nios_system.External_Clocks.sys_clk/USB.clock_reset: Missing connection start (try "Remove Dangling Connections")
Error (12252): Nios_system.VGA_Pixel_Buffer: VGA_Pixel_Buffer.avalon_pixel_source and VGA_Pixel_RGB_Resampler.avalon_rgb_sink must be on the same clock domain, since they're connected.
Error (12252): Nios_system.VGA_Char_Buffer: VGA_Char_Buffer.avalon_char_source and Alpha_Blending.avalon_foreground_sink must be on the same clock domain, since they're connected.
Error (12252): Nios_system.VGA_Pixel_RGB_Resampler: VGA_Pixel_RGB_Resampler.avalon_rgb_source and VGA_Pixel_Scaler.avalon_scaler_sink must be on the same clock domain, since they're connected.
Error (12252): Nios_system.VGA_Pixel_Scaler: VGA_Pixel_Scaler.avalon_scaler_source and Alpha_Blending.avalon_background_sink must be on the same clock domain, since they're connected.
Error (12252): Nios_system.VGA_Dual_Clock_FIFO: VGA_Dual_Clock_FIFO.avalon_dc_buffer_source and VGA_Controller.avalon_vga_sink must be on the same clock domain, since they're connected.
Error (12252): Nios_system.Alpha_Blending: Alpha_Blending.avalon_blended_source and VGA_Dual_Clock_FIFO.avalon_dc_buffer_sink must be on the same clock domain, since they're connected.
Error (12252): Nios_system.Video_In: Video_In.avalon_decoder_source and Video_In_Chroma_Resampler.avalon_chroma_sink must be on the same clock domain, since they're connected.
Error (12252): Nios_system.Video_In_Chroma_Resampler: Video_In_Chroma_Resampler.avalon_chroma_source and Video_In_CSC.avalon_csc_sink must be on the same clock domain, since they're connected.
Error (12252): Nios_system.Video_In_CSC: Video_In_CSC.avalon_csc_source and Video_In_RGB_Resampler.avalon_rgb_sink must be on the same clock domain, since they're connected.
Error (12252): Nios_system.Video_In_RGB_Resampler: Video_In_RGB_Resampler.avalon_rgb_source and Video_In_Clipper.avalon_clipper_sink must be on the same clock domain, since they're connected.
Error (12252): Nios_system.Video_In_Clipper: Video_In_Clipper.avalon_clipper_source and Video_In_Scaler.avalon_scaler_sink must be on the same clock domain, since they're connected.
Error (12252): Nios_system.Video_In_Scaler: Video_In_Scaler.avalon_scaler_source and Video_In_DMA_Controller.avalon_dma_sink must be on the same clock domain, since they're connected.
Info (12250): Nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Info (12250): Pipeline_bridge_swap_transform: After transform: 44 modules, 215 connections
Info (12250): Merlin_custom_instruction_transform: After transform: 47 modules, 218 connections
Info (12250): Merlin_translator_transform: After transform: 79 modules, 342 connections
Info (12250): Merlin_domain_transform: After transform: 168 modules, 861 connections
Info (12250): Merlin_router_transform: After transform: 200 modules, 985 connections
Info (12250): Merlin_traffic_limiter_transform: After transform: 201 modules, 990 connections
Info (12250): Merlin_burst_transform: After transform: 204 modules, 1002 connections
Error (12252): Cannot find clock for JTAG_UART.clk. If JTAG_UART.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller in the generated RTL.
Error (12252): Cannot find clock for Interval_Timer.clk. If Interval_Timer.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_001, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_001 in the generated RTL.
Error (12252): Cannot find clock for SDRAM.clk. If SDRAM.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_002, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_002 in the generated RTL.
Error (12252): Cannot find clock for Red_LEDs.clock_reset. If Red_LEDs.clock_reset is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_003, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_003 in the generated RTL.
Error (12252): Cannot find clock for Green_LEDs.clock_reset. If Green_LEDs.clock_reset is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_004, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_004 in the generated RTL.
Error (12252): Cannot find clock for HEX3_HEX0.clock_reset. If HEX3_HEX0.clock_reset is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_005, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_005 in the generated RTL.
Error (12252): Cannot find clock for HEX7_HEX4.clock_reset. If HEX7_HEX4.clock_reset is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_006, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_006 in the generated RTL.
Error (12252): Cannot find clock for Slider_Switches.clock_reset. If Slider_Switches.clock_reset is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_007, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_007 in the generated RTL.
Error (12252): Cannot find clock for Pushbuttons.clock_reset. If Pushbuttons.clock_reset is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_008, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_008 in the generated RTL.
Error (12252): Cannot find clock for Expansion_JP5.clock_reset. If Expansion_JP5.clock_reset is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_009, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_009 in the generated RTL.
Error (12252): Cannot find clock for Serial_Port.clock_reset. If Serial_Port.clock_reset is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_010, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_010 in the generated RTL.
Error (12252): Cannot find clock for AV_Config.clock_reset. If AV_Config.clock_reset is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_011, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_011 in the generated RTL.
Error (12252): Cannot find clock for Audio.clock_reset. If Audio.clock_reset is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_012, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_012 in the generated RTL.
Error (12252): Cannot find clock for Char_LCD_16x2.clock_reset. If Char_LCD_16x2.clock_reset is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_013, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_013 in the generated RTL.
Error (12252): Cannot find clock for PS2_Port.clock_reset. If PS2_Port.clock_reset is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_014, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_014 in the generated RTL.
Error (12252): Cannot find clock for SRAM.clock_reset. If SRAM.clock_reset is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_015, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_015 in the generated RTL.
Error (12252): Cannot find clock for VGA_Pixel_Buffer.clock_reset. If VGA_Pixel_Buffer.clock_reset is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_016, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_016 in the generated RTL.
Error (12252): Cannot find clock for VGA_Char_Buffer.clock_reset. If VGA_Char_Buffer.clock_reset is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_017, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_017 in the generated RTL.
Error (12252): Cannot find clock for VGA_Controller.clock_reset. If VGA_Controller.clock_reset is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_018, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_018 in the generated RTL.
Error (12252): Cannot find clock for VGA_Pixel_RGB_Resampler.clock_reset. If VGA_Pixel_RGB_Resampler.clock_reset is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_019, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_019 in the generated RTL.
Error (12252): Cannot find clock for VGA_Pixel_Scaler.clock_reset. If VGA_Pixel_Scaler.clock_reset is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_020, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_020 in the generated RTL.
Error (12252): Cannot find clock for VGA_Dual_Clock_FIFO.clock_stream_in. If VGA_Dual_Clock_FIFO.clock_stream_in is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_021, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_021 in the generated RTL.
Error (12252): Cannot find clock for VGA_Dual_Clock_FIFO.clock_stream_out. If VGA_Dual_Clock_FIFO.clock_stream_out is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_022, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_022 in the generated RTL.
Error (12252): Cannot find clock for Alpha_Blending.clock_reset. If Alpha_Blending.clock_reset is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_023, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_023 in the generated RTL.
Error (12252): Cannot find clock for PS2_Port_Dual.clock_reset. If PS2_Port_Dual.clock_reset is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_024, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_024 in the generated RTL.
Error (12252): Cannot find clock for CPU.clk. If CPU.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_025, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_025 in the generated RTL.
Error (12252): Cannot find clock for sysid.clk. If sysid.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_026, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_026 in the generated RTL.
Error (12252): Cannot find clock for Flash.clock_sink. If Flash.clock_sink is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_027, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_027 in the generated RTL.
Error (12252): Cannot find clock for SD_Card.clock_sink. If SD_Card.clock_sink is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_028, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_028 in the generated RTL.
Error (12252): Cannot find clock for IrDA.clock_reset. If IrDA.clock_reset is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_029, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_029 in the generated RTL.
Error (12252): Cannot find clock for Video_In.clock_reset. If Video_In.clock_reset is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_030, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_030 in the generated RTL.
Error (12252): Cannot find clock for Video_In_Chroma_Resampler.clock_reset. If Video_In_Chroma_Resampler.clock_reset is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_031, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_031 in the generated RTL.
Error (12252): Cannot find clock for Video_In_CSC.clock_reset. If Video_In_CSC.clock_reset is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_032, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_032 in the generated RTL.
Error (12252): Cannot find clock for Video_In_RGB_Resampler.clock_reset. If Video_In_RGB_Resampler.clock_reset is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_033, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_033 in the generated RTL.
Error (12252): Cannot find clock for Video_In_Clipper.clock_reset. If Video_In_Clipper.clock_reset is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_034, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_034 in the generated RTL.
Error (12252): Cannot find clock for Video_In_Scaler.clock_reset. If Video_In_Scaler.clock_reset is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_035, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_035 in the generated RTL.
Error (12252): Cannot find clock for Video_In_DMA_Controller.clock_reset. If Video_In_DMA_Controller.clock_reset is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_036, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_036 in the generated RTL.
Error (12252): Cannot find clock for USB.clock_reset. If USB.clock_reset is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_037, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_037 in the generated RTL.
Error (12252): Cannot find clock for CPU_instruction_master_translator.clk. If CPU_instruction_master_translator.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_038, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_038 in the generated RTL.
Error (12252): Cannot find clock for CPU_data_master_translator.clk. If CPU_data_master_translator.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_039, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_039 in the generated RTL.
Error (12252): Cannot find clock for VGA_Pixel_Buffer_avalon_pixel_dma_master_translator.clk. If VGA_Pixel_Buffer_avalon_pixel_dma_master_translator.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_040, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_040 in the generated RTL.
Error (12252): Cannot find clock for Video_In_DMA_Controller_avalon_dma_master_translator.clk. If Video_In_DMA_Controller_avalon_dma_master_translator.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_041, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_041 in the generated RTL.
Error (12252): Cannot find clock for CPU_jtag_debug_module_translator.clk. If CPU_jtag_debug_module_translator.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_042, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_042 in the generated RTL.
Error (12252): Cannot find clock for SDRAM_s1_translator.clk. If SDRAM_s1_translator.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_043, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_043 in the generated RTL.
Error (12252): Cannot find clock for Flash_flash_data_translator.clk. If Flash_flash_data_translator.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_044, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_044 in the generated RTL.
Error (12252): Cannot find clock for JTAG_UART_avalon_jtag_slave_translator.clk. If JTAG_UART_avalon_jtag_slave_translator.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_045, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_045 in the generated RTL.
Error (12252): Cannot find clock for Interval_Timer_s1_translator.clk. If Interval_Timer_s1_translator.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_046, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_046 in the generated RTL.
Error (12252): Cannot find clock for sysid_control_slave_translator.clk. If sysid_control_slave_translator.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_047, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_047 in the generated RTL.
Error (12252): Cannot find clock for Red_LEDs_avalon_parallel_port_slave_translator.clk. If Red_LEDs_avalon_parallel_port_slave_translator.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_048, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_048 in the generated RTL.
Error (12252): Cannot find clock for Green_LEDs_avalon_parallel_port_slave_translator.clk. If Green_LEDs_avalon_parallel_port_slave_translator.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_049, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_049 in the generated RTL.
Error (12252): Cannot find clock for HEX3_HEX0_avalon_parallel_port_slave_translator.clk. If HEX3_HEX0_avalon_parallel_port_slave_translator.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_050, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_050 in the generated RTL.
Error (12252): Cannot find clock for HEX7_HEX4_avalon_parallel_port_slave_translator.clk. If HEX7_HEX4_avalon_parallel_port_slave_translator.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_051, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_051 in the generated RTL.
Error (12252): Cannot find clock for Slider_Switches_avalon_parallel_port_slave_translator.clk. If Slider_Switches_avalon_parallel_port_slave_translator.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_052, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_052 in the generated RTL.
Error (12252): Cannot find clock for Pushbuttons_avalon_parallel_port_slave_translator.clk. If Pushbuttons_avalon_parallel_port_slave_translator.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_053, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_053 in the generated RTL.
Error (12252): Cannot find clock for Expansion_JP5_avalon_parallel_port_slave_translator.clk. If Expansion_JP5_avalon_parallel_port_slave_translator.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_054, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_054 in the generated RTL.
Error (12252): Cannot find clock for Serial_Port_avalon_rs232_slave_translator.clk. If Serial_Port_avalon_rs232_slave_translator.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_055, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_055 in the generated RTL.
Error (12252): Cannot find clock for Char_LCD_16x2_avalon_lcd_slave_translator.clk. If Char_LCD_16x2_avalon_lcd_slave_translator.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_056, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_056 in the generated RTL.
Error (12252): Cannot find clock for PS2_Port_avalon_ps2_slave_translator.clk. If PS2_Port_avalon_ps2_slave_translator.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_057, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_057 in the generated RTL.
Error (12252): Cannot find clock for SRAM_avalon_sram_slave_translator.clk. If SRAM_avalon_sram_slave_translator.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_058, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_058 in the generated RTL.
Error (12252): Cannot find clock for VGA_Char_Buffer_avalon_char_control_slave_translator.clk. If VGA_Char_Buffer_avalon_char_control_slave_translator.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_059, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_059 in the generated RTL.
Error (12252): Cannot find clock for VGA_Char_Buffer_avalon_char_buffer_slave_translator.clk. If VGA_Char_Buffer_avalon_char_buffer_slave_translator.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_060, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_060 in the generated RTL.
Error (12252): Cannot find clock for AV_Config_avalon_av_config_slave_translator.clk. If AV_Config_avalon_av_config_slave_translator.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_061, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_061 in the generated RTL.
Error (12252): Cannot find clock for VGA_Pixel_Buffer_avalon_control_slave_translator.clk. If VGA_Pixel_Buffer_avalon_control_slave_translator.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_062, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_062 in the generated RTL.
Error (12252): Cannot find clock for PS2_Port_Dual_avalon_ps2_slave_translator.clk. If PS2_Port_Dual_avalon_ps2_slave_translator.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_063, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_063 in the generated RTL.
Error (12252): Cannot find clock for Audio_avalon_audio_slave_translator.clk. If Audio_avalon_audio_slave_translator.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_064, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_064 in the generated RTL.
Error (12252): Cannot find clock for Flash_flash_erase_control_translator.clk. If Flash_flash_erase_control_translator.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_065, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_065 in the generated RTL.
Error (12252): Cannot find clock for SD_Card_avalon_sdcard_slave_translator.clk. If SD_Card_avalon_sdcard_slave_translator.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_066, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_066 in the generated RTL.
Error (12252): Cannot find clock for IrDA_avalon_irda_slave_translator.clk. If IrDA_avalon_irda_slave_translator.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_067, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_067 in the generated RTL.
Error (12252): Cannot find clock for Video_In_DMA_Controller_avalon_dma_control_slave_translator.clk. If Video_In_DMA_Controller_avalon_dma_control_slave_translator.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_068, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_068 in the generated RTL.
Error (12252): Cannot find clock for USB_avalon_usb_slave_translator.clk. If USB_avalon_usb_slave_translator.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_069, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_069 in the generated RTL.
Error (12252): Cannot find clock for network.m_clk0. If network.m_clk0 is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_070, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_070 in the generated RTL.
Error (12252): Cannot find clock for network.m_clk1. If network.m_clk1 is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_071, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_071 in the generated RTL.
Error (12252): Cannot find clock for network.m_clk2. If network.m_clk2 is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_072, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_072 in the generated RTL.
Error (12252): Cannot find clock for network.m_clk3. If network.m_clk3 is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_073, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_073 in the generated RTL.
Error (12252): Cannot find clock for network.s_clk0. If network.s_clk0 is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_074, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_074 in the generated RTL.
Error (12252): Cannot find clock for network.s_clk1. If network.s_clk1 is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_075, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_075 in the generated RTL.
Error (12252): Cannot find clock for network.s_clk2. If network.s_clk2 is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_076, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_076 in the generated RTL.
Error (12252): Cannot find clock for network.s_clk3. If network.s_clk3 is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_077, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_077 in the generated RTL.
Error (12252): Cannot find clock for network.s_clk4. If network.s_clk4 is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_078, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_078 in the generated RTL.
Error (12252): Cannot find clock for network.s_clk5. If network.s_clk5 is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_079, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_079 in the generated RTL.
Error (12252): Cannot find clock for network.s_clk6. If network.s_clk6 is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_080, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_080 in the generated RTL.
Error (12252): Cannot find clock for network.s_clk7. If network.s_clk7 is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_081, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_081 in the generated RTL.
Error (12252): Cannot find clock for network.s_clk8. If network.s_clk8 is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_082, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_082 in the generated RTL.
Error (12252): Cannot find clock for network.s_clk9. If network.s_clk9 is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_083, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_083 in the generated RTL.
Error (12252): Cannot find clock for network.s_clk10. If network.s_clk10 is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_084, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_084 in the generated RTL.
Error (12252): Cannot find clock for network.s_clk11. If network.s_clk11 is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_085, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_085 in the generated RTL.
Error (12252): Cannot find clock for network.s_clk12. If network.s_clk12 is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_086, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_086 in the generated RTL.
Error (12252): Cannot find clock for network.s_clk13. If network.s_clk13 is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_087, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_087 in the generated RTL.
Error (12252): Cannot find clock for network.s_clk14. If network.s_clk14 is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_088, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_088 in the generated RTL.
Error (12252): Cannot find clock for network.s_clk15. If network.s_clk15 is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_089, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_089 in the generated RTL.
Error (12252): Cannot find clock for network.s_clk16. If network.s_clk16 is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_090, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_090 in the generated RTL.
Error (12252): Cannot find clock for network.s_clk17. If network.s_clk17 is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_091, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_091 in the generated RTL.
Error (12252): Cannot find clock for network.s_clk18. If network.s_clk18 is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_092, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_092 in the generated RTL.
Error (12252): Cannot find clock for network.s_clk19. If network.s_clk19 is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_093, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_093 in the generated RTL.
Error (12252): Cannot find clock for network.s_clk20. If network.s_clk20 is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_094, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_094 in the generated RTL.
Error (12252): Cannot find clock for network.s_clk21. If network.s_clk21 is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_095, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_095 in the generated RTL.
Error (12252): Cannot find clock for network.s_clk22. If network.s_clk22 is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_096, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_096 in the generated RTL.
Error (12252): Cannot find clock for network.s_clk23. If network.s_clk23 is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_097, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_097 in the generated RTL.
Error (12252): Cannot find clock for network.s_clk24. If network.s_clk24 is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_098, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_098 in the generated RTL.
Error (12252): Cannot find clock for network.s_clk25. If network.s_clk25 is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_099, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_099 in the generated RTL.
Error (12252): Cannot find clock for network.s_clk26. If network.s_clk26 is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_100, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_100 in the generated RTL.
Error (12252): Cannot find clock for network.s_clk27. If network.s_clk27 is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_101, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_101 in the generated RTL.
Error (12252): Cannot find clock for CPU_instruction_master_translator_avalon_universal_master_0_agent.clk. If CPU_instruction_master_translator_avalon_universal_master_0_agent.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_102, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_102 in the generated RTL.
Error (12252): Cannot find clock for CPU_data_master_translator_avalon_universal_master_0_agent.clk. If CPU_data_master_translator_avalon_universal_master_0_agent.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_103, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_103 in the generated RTL.
Error (12252): Cannot find clock for VGA_Pixel_Buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.clk. If VGA_Pixel_Buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_104, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_104 in the generated RTL.
Error (12252): Cannot find clock for Video_In_DMA_Controller_avalon_dma_master_translator_avalon_universal_master_0_agent.clk. If Video_In_DMA_Controller_avalon_dma_master_translator_avalon_universal_master_0_agent.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_105, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_105 in the generated RTL.
Error (12252): Cannot find clock for CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent.clk. If CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_106, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_106 in the generated RTL.
Error (12252): Cannot find clock for CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.clk. If CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_107, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_107 in the generated RTL.
Error (12252): Cannot find clock for CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.clk. If CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_108, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_108 in the generated RTL.
Error (12252): Cannot find clock for SDRAM_s1_translator_avalon_universal_slave_0_agent.clk. If SDRAM_s1_translator_avalon_universal_slave_0_agent.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_109, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_109 in the generated RTL.
Error (12252): Cannot find clock for SDRAM_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.clk. If SDRAM_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_110, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_110 in the generated RTL.
Error (12252): Cannot find clock for SDRAM_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.clk. If SDRAM_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_111, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_111 in the generated RTL.
Error (12252): Cannot find clock for Flash_flash_data_translator_avalon_universal_slave_0_agent.clk. If Flash_flash_data_translator_avalon_universal_slave_0_agent.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_112, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_112 in the generated RTL.
Error (12252): Cannot find clock for Flash_flash_data_translator_avalon_universal_slave_0_agent_rsp_fifo.clk. If Flash_flash_data_translator_avalon_universal_slave_0_agent_rsp_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_113, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_113 in the generated RTL.
Error (12252): Cannot find clock for Flash_flash_data_translator_avalon_universal_slave_0_agent_rdata_fifo.clk. If Flash_flash_data_translator_avalon_universal_slave_0_agent_rdata_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_114, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_114 in the generated RTL.
Error (12252): Cannot find clock for JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent.clk. If JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_115, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_115 in the generated RTL.
Error (12252): Cannot find clock for JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.clk. If JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_116, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_116 in the generated RTL.
Error (12252): Cannot find clock for JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.clk. If JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_117, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_117 in the generated RTL.
Error (12252): Cannot find clock for Interval_Timer_s1_translator_avalon_universal_slave_0_agent.clk. If Interval_Timer_s1_translator_avalon_universal_slave_0_agent.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_118, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_118 in the generated RTL.
Error (12252): Cannot find clock for Interval_Timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.clk. If Interval_Timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_119, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_119 in the generated RTL.
Error (12252): Cannot find clock for Interval_Timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.clk. If Interval_Timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_120, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_120 in the generated RTL.
Error (12252): Cannot find clock for sysid_control_slave_translator_avalon_universal_slave_0_agent.clk. If sysid_control_slave_translator_avalon_universal_slave_0_agent.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_121, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_121 in the generated RTL.
Error (12252): Cannot find clock for sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.clk. If sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_122, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_122 in the generated RTL.
Error (12252): Cannot find clock for sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.clk. If sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_123, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_123 in the generated RTL.
Error (12252): Cannot find clock for Red_LEDs_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent.clk. If Red_LEDs_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_124, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_124 in the generated RTL.
Error (12252): Cannot find clock for Red_LEDs_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.clk. If Red_LEDs_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_125, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_125 in the generated RTL.
Error (12252): Cannot find clock for Red_LEDs_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.clk. If Red_LEDs_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_126, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_126 in the generated RTL.
Error (12252): Cannot find clock for Green_LEDs_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent.clk. If Green_LEDs_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_127, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_127 in the generated RTL.
Error (12252): Cannot find clock for Green_LEDs_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.clk. If Green_LEDs_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_128, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_128 in the generated RTL.
Error (12252): Cannot find clock for Green_LEDs_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.clk. If Green_LEDs_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_129, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_129 in the generated RTL.
Error (12252): Cannot find clock for HEX3_HEX0_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent.clk. If HEX3_HEX0_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_130, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_130 in the generated RTL.
Error (12252): Cannot find clock for HEX3_HEX0_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.clk. If HEX3_HEX0_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_131, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_131 in the generated RTL.
Error (12252): Cannot find clock for HEX3_HEX0_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.clk. If HEX3_HEX0_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_132, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_132 in the generated RTL.
Error (12252): Cannot find clock for HEX7_HEX4_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent.clk. If HEX7_HEX4_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_133, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_133 in the generated RTL.
Error (12252): Cannot find clock for HEX7_HEX4_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.clk. If HEX7_HEX4_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_134, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_134 in the generated RTL.
Error (12252): Cannot find clock for HEX7_HEX4_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.clk. If HEX7_HEX4_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_135, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_135 in the generated RTL.
Error (12252): Cannot find clock for Slider_Switches_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent.clk. If Slider_Switches_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_136, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_136 in the generated RTL.
Error (12252): Cannot find clock for Slider_Switches_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.clk. If Slider_Switches_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_137, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_137 in the generated RTL.
Error (12252): Cannot find clock for Slider_Switches_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.clk. If Slider_Switches_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_138, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_138 in the generated RTL.
Error (12252): Cannot find clock for Pushbuttons_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent.clk. If Pushbuttons_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_139, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_139 in the generated RTL.
Error (12252): Cannot find clock for Pushbuttons_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.clk. If Pushbuttons_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_140, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_140 in the generated RTL.
Error (12252): Cannot find clock for Pushbuttons_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.clk. If Pushbuttons_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_141, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_141 in the generated RTL.
Error (12252): Cannot find clock for Expansion_JP5_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent.clk. If Expansion_JP5_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_142, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_142 in the generated RTL.
Error (12252): Cannot find clock for Expansion_JP5_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.clk. If Expansion_JP5_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_143, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_143 in the generated RTL.
Error (12252): Cannot find clock for Expansion_JP5_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.clk. If Expansion_JP5_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_144, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_144 in the generated RTL.
Error (12252): Cannot find clock for Serial_Port_avalon_rs232_slave_translator_avalon_universal_slave_0_agent.clk. If Serial_Port_avalon_rs232_slave_translator_avalon_universal_slave_0_agent.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_145, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_145 in the generated RTL.
Error (12252): Cannot find clock for Serial_Port_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.clk. If Serial_Port_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_146, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_146 in the generated RTL.
Error (12252): Cannot find clock for Serial_Port_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.clk. If Serial_Port_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_147, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_147 in the generated RTL.
Error (12252): Cannot find clock for Char_LCD_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent.clk. If Char_LCD_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_148, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_148 in the generated RTL.
Error (12252): Cannot find clock for Char_LCD_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.clk. If Char_LCD_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_149, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_149 in the generated RTL.
Error (12252): Cannot find clock for Char_LCD_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.clk. If Char_LCD_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_150, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_150 in the generated RTL.
Error (12252): Cannot find clock for PS2_Port_avalon_ps2_slave_translator_avalon_universal_slave_0_agent.clk. If PS2_Port_avalon_ps2_slave_translator_avalon_universal_slave_0_agent.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_151, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_151 in the generated RTL.
Error (12252): Cannot find clock for PS2_Port_avalon_ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.clk. If PS2_Port_avalon_ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_152, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_152 in the generated RTL.
Error (12252): Cannot find clock for PS2_Port_avalon_ps2_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.clk. If PS2_Port_avalon_ps2_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_153, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_153 in the generated RTL.
Error (12252): Cannot find clock for SRAM_avalon_sram_slave_translator_avalon_universal_slave_0_agent.clk. If SRAM_avalon_sram_slave_translator_avalon_universal_slave_0_agent.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_154, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_154 in the generated RTL.
Error (12252): Cannot find clock for SRAM_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.clk. If SRAM_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_155, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_155 in the generated RTL.
Error (12252): Cannot find clock for SRAM_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.clk. If SRAM_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_156, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_156 in the generated RTL.
Error (12252): Cannot find clock for VGA_Char_Buffer_avalon_char_control_slave_translator_avalon_universal_slave_0_agent.clk. If VGA_Char_Buffer_avalon_char_control_slave_translator_avalon_universal_slave_0_agent.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_157, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_157 in the generated RTL.
Error (12252): Cannot find clock for VGA_Char_Buffer_avalon_char_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.clk. If VGA_Char_Buffer_avalon_char_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_158, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_158 in the generated RTL.
Error (12252): Cannot find clock for VGA_Char_Buffer_avalon_char_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.clk. If VGA_Char_Buffer_avalon_char_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_159, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_159 in the generated RTL.
Error (12252): Cannot find clock for VGA_Char_Buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent.clk. If VGA_Char_Buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_160, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_160 in the generated RTL.
Error (12252): Cannot find clock for VGA_Char_Buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.clk. If VGA_Char_Buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_161, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_161 in the generated RTL.
Error (12252): Cannot find clock for VGA_Char_Buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.clk. If VGA_Char_Buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_162, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_162 in the generated RTL.
Error (12252): Cannot find clock for AV_Config_avalon_av_config_slave_translator_avalon_universal_slave_0_agent.clk. If AV_Config_avalon_av_config_slave_translator_avalon_universal_slave_0_agent.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_163, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_163 in the generated RTL.
Error (12252): Cannot find clock for AV_Config_avalon_av_config_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.clk. If AV_Config_avalon_av_config_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_164, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_164 in the generated RTL.
Error (12252): Cannot find clock for AV_Config_avalon_av_config_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.clk. If AV_Config_avalon_av_config_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_165, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_165 in the generated RTL.
Error (12252): Cannot find clock for VGA_Pixel_Buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent.clk. If VGA_Pixel_Buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_166, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_166 in the generated RTL.
Error (12252): Cannot find clock for VGA_Pixel_Buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.clk. If VGA_Pixel_Buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_167, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_167 in the generated RTL.
Error (12252): Cannot find clock for VGA_Pixel_Buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.clk. If VGA_Pixel_Buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_168, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_168 in the generated RTL.
Error (12252): Cannot find clock for PS2_Port_Dual_avalon_ps2_slave_translator_avalon_universal_slave_0_agent.clk. If PS2_Port_Dual_avalon_ps2_slave_translator_avalon_universal_slave_0_agent.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_169, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_169 in the generated RTL.
Error (12252): Cannot find clock for PS2_Port_Dual_avalon_ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.clk. If PS2_Port_Dual_avalon_ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_170, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_170 in the generated RTL.
Error (12252): Cannot find clock for PS2_Port_Dual_avalon_ps2_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.clk. If PS2_Port_Dual_avalon_ps2_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_171, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_171 in the generated RTL.
Error (12252): Cannot find clock for Audio_avalon_audio_slave_translator_avalon_universal_slave_0_agent.clk. If Audio_avalon_audio_slave_translator_avalon_universal_slave_0_agent.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_172, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_172 in the generated RTL.
Error (12252): Cannot find clock for Audio_avalon_audio_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.clk. If Audio_avalon_audio_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_173, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_173 in the generated RTL.
Error (12252): Cannot find clock for Audio_avalon_audio_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.clk. If Audio_avalon_audio_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_174, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_174 in the generated RTL.
Error (12252): Cannot find clock for Flash_flash_erase_control_translator_avalon_universal_slave_0_agent.clk. If Flash_flash_erase_control_translator_avalon_universal_slave_0_agent.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_175, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_175 in the generated RTL.
Error (12252): Cannot find clock for Flash_flash_erase_control_translator_avalon_universal_slave_0_agent_rsp_fifo.clk. If Flash_flash_erase_control_translator_avalon_universal_slave_0_agent_rsp_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_176, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_176 in the generated RTL.
Error (12252): Cannot find clock for Flash_flash_erase_control_translator_avalon_universal_slave_0_agent_rdata_fifo.clk. If Flash_flash_erase_control_translator_avalon_universal_slave_0_agent_rdata_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_177, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_177 in the generated RTL.
Error (12252): Cannot find clock for SD_Card_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent.clk. If SD_Card_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_178, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_178 in the generated RTL.
Error (12252): Cannot find clock for SD_Card_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.clk. If SD_Card_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_179, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_179 in the generated RTL.
Error (12252): Cannot find clock for SD_Card_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.clk. If SD_Card_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_180, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_180 in the generated RTL.
Error (12252): Cannot find clock for IrDA_avalon_irda_slave_translator_avalon_universal_slave_0_agent.clk. If IrDA_avalon_irda_slave_translator_avalon_universal_slave_0_agent.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_181, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_181 in the generated RTL.
Error (12252): Cannot find clock for IrDA_avalon_irda_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.clk. If IrDA_avalon_irda_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_182, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_182 in the generated RTL.
Error (12252): Cannot find clock for IrDA_avalon_irda_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.clk. If IrDA_avalon_irda_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_183, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_183 in the generated RTL.
Error (12252): Cannot find clock for Video_In_DMA_Controller_avalon_dma_control_slave_translator_avalon_universal_slave_0_agent.clk. If Video_In_DMA_Controller_avalon_dma_control_slave_translator_avalon_universal_slave_0_agent.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_184, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_184 in the generated RTL.
Error (12252): Cannot find clock for Video_In_DMA_Controller_avalon_dma_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.clk. If Video_In_DMA_Controller_avalon_dma_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_185, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_185 in the generated RTL.
Error (12252): Cannot find clock for Video_In_DMA_Controller_avalon_dma_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.clk. If Video_In_DMA_Controller_avalon_dma_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_186, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_186 in the generated RTL.
Error (12252): Cannot find clock for USB_avalon_usb_slave_translator_avalon_universal_slave_0_agent.clk. If USB_avalon_usb_slave_translator_avalon_universal_slave_0_agent.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_187, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_187 in the generated RTL.
Error (12252): Cannot find clock for USB_avalon_usb_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.clk. If USB_avalon_usb_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_188, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_188 in the generated RTL.
Error (12252): Cannot find clock for USB_avalon_usb_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.clk. If USB_avalon_usb_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_189, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_189 in the generated RTL.
Error (12252): Cannot find clock for addr_router.clk. If addr_router.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_190, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_190 in the generated RTL.
Error (12252): Cannot find clock for addr_router_001.clk. If addr_router_001.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_191, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_191 in the generated RTL.
Error (12252): Cannot find clock for addr_router_002.clk. If addr_router_002.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_192, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_192 in the generated RTL.
Error (12252): Cannot find clock for addr_router_003.clk. If addr_router_003.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_193, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_193 in the generated RTL.
Error (12252): Cannot find clock for id_router.clk. If id_router.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_194, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_194 in the generated RTL.
Error (12252): Cannot find clock for id_router_001.clk. If id_router_001.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_195, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_195 in the generated RTL.
Error (12252): Cannot find clock for id_router_002.clk. If id_router_002.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_196, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_196 in the generated RTL.
Error (12252): Cannot find clock for id_router_003.clk. If id_router_003.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_197, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_197 in the generated RTL.
Error (12252): Cannot find clock for id_router_004.clk. If id_router_004.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_198, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_198 in the generated RTL.
Error (12252): Cannot find clock for id_router_005.clk. If id_router_005.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_199, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_199 in the generated RTL.
Error (12252): Cannot find clock for id_router_006.clk. If id_router_006.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_200, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_200 in the generated RTL.
Error (12252): Cannot find clock for id_router_007.clk. If id_router_007.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_201, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_201 in the generated RTL.
Error (12252): Cannot find clock for id_router_008.clk. If id_router_008.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_202, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_202 in the generated RTL.
Error (12252): Cannot find clock for id_router_009.clk. If id_router_009.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_203, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_203 in the generated RTL.
Error (12252): Cannot find clock for id_router_010.clk. If id_router_010.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_204, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_204 in the generated RTL.
Error (12252): Cannot find clock for id_router_011.clk. If id_router_011.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_205, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_205 in the generated RTL.
Error (12252): Cannot find clock for id_router_012.clk. If id_router_012.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_206, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_206 in the generated RTL.
Error (12252): Cannot find clock for id_router_013.clk. If id_router_013.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_207, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_207 in the generated RTL.
Error (12252): Cannot find clock for id_router_014.clk. If id_router_014.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_208, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_208 in the generated RTL.
Error (12252): Cannot find clock for id_router_015.clk. If id_router_015.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_209, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_209 in the generated RTL.
Error (12252): Cannot find clock for id_router_016.clk. If id_router_016.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_210, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_210 in the generated RTL.
Error (12252): Cannot find clock for id_router_017.clk. If id_router_017.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_211, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_211 in the generated RTL.
Error (12252): Cannot find clock for id_router_018.clk. If id_router_018.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_212, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_212 in the generated RTL.
Error (12252): Cannot find clock for id_router_019.clk. If id_router_019.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_213, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_213 in the generated RTL.
Error (12252): Cannot find clock for id_router_020.clk. If id_router_020.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_214, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_214 in the generated RTL.
Error (12252): Cannot find clock for id_router_021.clk. If id_router_021.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_215, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_215 in the generated RTL.
Error (12252): Cannot find clock for id_router_022.clk. If id_router_022.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_216, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_216 in the generated RTL.
Error (12252): Cannot find clock for id_router_023.clk. If id_router_023.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_217, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_217 in the generated RTL.
Error (12252): Cannot find clock for id_router_024.clk. If id_router_024.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_218, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_218 in the generated RTL.
Error (12252): Cannot find clock for id_router_025.clk. If id_router_025.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_219, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_219 in the generated RTL.
Error (12252): Cannot find clock for id_router_026.clk. If id_router_026.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_220, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_220 in the generated RTL.
Error (12252): Cannot find clock for id_router_027.clk. If id_router_027.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_221, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_221 in the generated RTL.
Error (12252): Cannot find clock for limiter.clk. If limiter.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_222, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_222 in the generated RTL.
Error (12252): Cannot find clock for burst_adapter.cr0. If burst_adapter.cr0 is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_223, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_223 in the generated RTL.
Error (12252): Cannot find clock for burst_adapter_001.cr0. If burst_adapter_001.cr0 is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_224, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_224 in the generated RTL.
Error (12252): Cannot find clock for burst_adapter_002.cr0. If burst_adapter_002.cr0 is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_225, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_225 in the generated RTL.
Info (12250): Reset_adaptation_transform: After transform: 430 modules, 1228 connections
Info (12250): Merlin_network_to_switch_transform: After transform: 493 modules, 1326 connections
Info (12250): Merlin_width_transform: After transform: 499 modules, 1338 connections
Info (12250): Limiter_update_transform: After transform: 499 modules, 1339 connections
Info (12250): Merlin_mm_transform: After transform: 499 modules, 1339 connections
Warning (12251): CPU.d_irq: Cannot connect clock for irq_mapper.sender
Info (12250): Merlin_interrupt_mapper_transform: After transform: 500 modules, 1341 connections
Warning (12251): Nios_system: "No matching role found for clk_27:clk:clk_out (clk)"
Warning (12251): Nios_system: "No matching role found for clk:clk:clk_out (clk)"
Warning (12251): Nios_system: "No matching role found for clk:clk_reset:reset_n_out (reset)"
Warning (12251): Nios_system: "No matching role found for clk_27:clk_reset:reset_n_out (reset)"
Warning (12251): Nios_system: "No matching role found for merged_resets:out_reset:out_reset_n (reset)"
Warning (12251): Nios_system: "No matching role found for CPU:jtag_debug_module_reset:jtag_debug_module_resetrequest (reset)"
Warning (12251): Nios_system: "No matching role found for VGA_Dual_Clock_FIFO:clock_stream_out:clk_stream_out (clk)"
Warning (12251): Nios_system: "No matching role found for VGA_Controller:clock_reset:clk (clk)"
Warning (12251): Nios_system: "No matching role found for vga_clk:in_clk:in_clk (clk)"
Warning (12251): Nios_system: "No matching role found for AV_Config:clock_reset:clk (clk)"
Warning (12251): Nios_system: "No matching role found for VGA_Pixel_Buffer:clock_reset:clk (clk)"
Warning (12251): Nios_system: "No matching role found for VGA_Pixel_RGB_Resampler:clock_reset:clk (clk)"
Warning (12251): Nios_system: "No matching role found for VGA_Pixel_Scaler:clock_reset:clk (clk)"
Warning (12251): Nios_system: "No matching role found for VGA_Char_Buffer:clock_reset:clk (clk)"
Warning (12251): Nios_system: "No matching role found for Alpha_Blending:clock_reset:clk (clk)"
Warning (12251): Nios_system: "No matching role found for VGA_Dual_Clock_FIFO:clock_stream_in:clk_stream_in (clk)"
Warning (12251): Nios_system: "No matching role found for Audio:clock_reset:clk (clk)"
Warning (12251): Nios_system: "No matching role found for Char_LCD_16x2:clock_reset:clk (clk)"
Warning (12251): Nios_system: "No matching role found for Interval_Timer:clk:clk (clk)"
Warning (12251): Nios_system: "No matching role found for Serial_Port:clock_reset:clk (clk)"
Warning (12251): Nios_system: "No matching role found for JTAG_UART:clk:clk (clk)"
Warning (12251): Nios_system: "No matching role found for PS2_Port_Dual:clock_reset:clk (clk)"
Warning (12251): Nios_system: "No matching role found for PS2_Port:clock_reset:clk (clk)"
Warning (12251): Nios_system: "No matching role found for Expansion_JP5:clock_reset:clk (clk)"
Warning (12251): Nios_system: "No matching role found for Pushbuttons:clock_reset:clk (clk)"
Warning (12251): Nios_system: "No matching role found for Slider_Switches:clock_reset:clk (clk)"
Warning (12251): Nios_system: "No matching role found for HEX7_HEX4:clock_reset:clk (clk)"
Warning (12251): Nios_system: "No matching role found for HEX3_HEX0:clock_reset:clk (clk)"
Warning (12251): Nios_system: "No matching role found for Green_LEDs:clock_reset:clk (clk)"
Warning (12251): Nios_system: "No matching role found for Red_LEDs:clock_reset:clk (clk)"
Warning (12251): Nios_system: "No matching role found for SRAM:clock_reset:clk (clk)"
Warning (12251): Nios_system: "No matching role found for sys_clk:in_clk:in_clk (clk)"
Warning (12251): Nios_system: "No matching role found for sysid:clk:clock (clk)"
Warning (12251): Nios_system: "No matching role found for CPU:clk:clk (clk)"
Warning (12251): Nios_system: "No matching role found for SD_Card:clock_sink:i_clock (clk)"
Warning (12251): Nios_system: "No matching role found for Flash:clock_sink:i_clock (clk)"
Warning (12251): Nios_system: "No matching role found for IrDA:clock_reset:clk (clk)"
Warning (12251): Nios_system: "No matching role found for Video_In_Chroma_Resampler:clock_reset:clk (clk)"
Warning (12251): Nios_system: "No matching role found for Video_In_CSC:clock_reset:clk (clk)"
Warning (12251): Nios_system: "No matching role found for Video_In_RGB_Resampler:clock_reset:clk (clk)"
Warning (12251): Nios_system: "No matching role found for Video_In_Clipper:clock_reset:clk (clk)"
Warning (12251): Nios_system: "No matching role found for Video_In_Scaler:clock_reset:clk (clk)"
Warning (12251): Nios_system: "No matching role found for Video_In_DMA_Controller:clock_reset:clk (clk)"
Warning (12251): Nios_system: "No matching role found for SDRAM:clk:clk (clk)"
Warning (12251): Nios_system: "No matching role found for Video_In:clock_reset:clk (clk)"
Warning (12251): Nios_system: "No matching role found for USB:clock_reset:clk (clk)"
Warning (12251): Nios_system: "No matching role found for CPU_custom_instruction_master_translator:ci_slave:ci_slave_result (result)"
Warning (12251): Nios_system: "No matching role found for CPU_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning (12251): Nios_system: "No matching role found for CPU_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Error (12252): Generation stopped, 469 or more modules remaining
Info (12250): Nios_system: Done nios_system" with 70 modules, 1 files, 1849710 bytes
Info (12249): Finished elaborating Qsys system entity "nios_system.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file writecontrol.vhd
    Info (12022): Found design unit 1: CF-BEHAVE
    Info (12023): Found entity 1: CF
Info (12021): Found 2 design units, including 1 entities, in source file sine_wave.vhd
    Info (12022): Found design unit 1: sine_wave-arch1
    Info (12023): Found entity 1: sine_wave
Info (12021): Found 2 design units, including 0 entities, in source file sine_package.vhd
    Info (12022): Found design unit 1: sine_package
    Info (12022): Found design unit 2: sine_package-body
Info (12021): Found 2 design units, including 1 entities, in source file rythmcontroller.vhd
    Info (12022): Found design unit 1: RythmController-Arch
    Info (12023): Found entity 1: RythmController
Info (12021): Found 2 design units, including 1 entities, in source file reg.vhd
    Info (12022): Found design unit 1: reg-behv
    Info (12023): Found entity 1: reg
Info (12021): Found 2 design units, including 1 entities, in source file readcontrol.vhd
    Info (12022): Found design unit 1: READCONTROL-BEHAVE
    Info (12023): Found entity 1: READCONTROL
Info (12021): Found 2 design units, including 1 entities, in source file pwm.vhd
    Info (12022): Found design unit 1: pwm-logic
    Info (12023): Found entity 1: pwm
Info (12021): Found 2 design units, including 1 entities, in source file de2_115_media_computer.vhd
    Info (12022): Found design unit 1: DE2_115_Media_Computer-DE2_115_Media_Computer_rtl
    Info (12023): Found entity 1: DE2_115_Media_Computer
Info (12021): Found 2 design units, including 1 entities, in source file copysamples.vhd
    Info (12022): Found design unit 1: CopySamples-Struct
    Info (12023): Found entity 1: CopySamples
Info (12021): Found 2 design units, including 1 entities, in source file copy_module.vhd
    Info (12022): Found design unit 1: copy_module-dataflow
    Info (12023): Found entity 1: copy_module
Info (12021): Found 1 design units, including 1 entities, in source file clock_generator.v
    Info (12023): Found entity 1: clock_generator
Info (12021): Found 1 design units, including 1 entities, in source file audio_codec.v
    Info (12023): Found entity 1: audio_codec
Info (12021): Found 1 design units, including 1 entities, in source file audio_and_video_config.v
    Info (12023): Found entity 1: audio_and_video_config
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_slow_clock_generator.v
    Info (12023): Found entity 1: Altera_UP_Slow_Clock_Generator
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_i2c_lcm_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_LCM_Auto_Initialize
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_i2c_dc_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_DC_Auto_Initialize
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_i2c_av_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_AV_Auto_Initialize
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_i2c.v
    Info (12023): Found entity 1: Altera_UP_I2C
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system.vhd
    Info (12022): Found design unit 1: nios_system-rtl
    Info (12023): Found entity 1: nios_system
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_width_adapter.vhd
    Info (12022): Found design unit 1: nios_system_width_adapter-rtl
    Info (12023): Found entity 1: nios_system_width_adapter
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_width_adapter_001.vhd
    Info (12022): Found design unit 1: nios_system_width_adapter_001-rtl
    Info (12023): Found entity 1: nios_system_width_adapter_001
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_width_adapter_003.vhd
    Info (12022): Found design unit 1: nios_system_width_adapter_003-rtl
    Info (12023): Found entity 1: nios_system_width_adapter_003
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_width_adapter_004.vhd
    Info (12022): Found design unit 1: nios_system_width_adapter_004-rtl
    Info (12023): Found entity 1: nios_system_width_adapter_004
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_burst_adapter.vhd
    Info (12022): Found design unit 1: nios_system_burst_adapter-rtl
    Info (12023): Found entity 1: nios_system_burst_adapter
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_burst_adapter_001.vhd
    Info (12022): Found design unit 1: nios_system_burst_adapter_001-rtl
    Info (12023): Found entity 1: nios_system_burst_adapter_001
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_rst_controller.vhd
    Info (12022): Found design unit 1: nios_system_rst_controller-rtl
    Info (12023): Found entity 1: nios_system_rst_controller
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_rst_controller_002.vhd
    Info (12022): Found design unit 1: nios_system_rst_controller_002-rtl
    Info (12023): Found entity 1: nios_system_rst_controller_002
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_rst_controller_003.vhd
    Info (12022): Found design unit 1: nios_system_rst_controller_003-rtl
    Info (12023): Found entity 1: nios_system_rst_controller_003
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd
    Info (12022): Found design unit 1: nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl
    Info (12023): Found entity 1: nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd
    Info (12022): Found design unit 1: nios_system_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl
    Info (12023): Found entity 1: nios_system_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd
    Info (12022): Found design unit 1: nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl
    Info (12023): Found entity 1: nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd
    Info (12022): Found design unit 1: nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl
    Info (12023): Found entity 1: nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd
    Info (12022): Found design unit 1: nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl
    Info (12023): Found entity 1: nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent.vhd
    Info (12022): Found design unit 1: nios_system_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent-rtl
    Info (12023): Found entity 1: nios_system_char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd
    Info (12022): Found design unit 1: nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent-rtl
    Info (12023): Found entity 1: nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_cpu_instruction_master_translator.vhd
    Info (12022): Found design unit 1: nios_system_cpu_instruction_master_translator-rtl
    Info (12023): Found entity 1: nios_system_cpu_instruction_master_translator
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_cpu_data_master_translator.vhd
    Info (12022): Found design unit 1: nios_system_cpu_data_master_translator-rtl
    Info (12023): Found entity 1: nios_system_cpu_data_master_translator
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_vga_pixel_buffer_avalon_pixel_dma_master_translator.vhd
    Info (12022): Found design unit 1: nios_system_vga_pixel_buffer_avalon_pixel_dma_master_translator-rtl
    Info (12023): Found entity 1: nios_system_vga_pixel_buffer_avalon_pixel_dma_master_translator
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_video_in_dma_controller_avalon_dma_master_translator.vhd
    Info (12022): Found design unit 1: nios_system_video_in_dma_controller_avalon_dma_master_translator-rtl
    Info (12023): Found entity 1: nios_system_video_in_dma_controller_avalon_dma_master_translator
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_cpu_jtag_debug_module_translator.vhd
    Info (12022): Found design unit 1: nios_system_cpu_jtag_debug_module_translator-rtl
    Info (12023): Found entity 1: nios_system_cpu_jtag_debug_module_translator
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_sdram_s1_translator.vhd
    Info (12022): Found design unit 1: nios_system_sdram_s1_translator-rtl
    Info (12023): Found entity 1: nios_system_sdram_s1_translator
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_flash_flash_data_translator.vhd
    Info (12022): Found design unit 1: nios_system_flash_flash_data_translator-rtl
    Info (12023): Found entity 1: nios_system_flash_flash_data_translator
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_jtag_uart_avalon_jtag_slave_translator.vhd
    Info (12022): Found design unit 1: nios_system_jtag_uart_avalon_jtag_slave_translator-rtl
    Info (12023): Found entity 1: nios_system_jtag_uart_avalon_jtag_slave_translator
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_interval_timer_s1_translator.vhd
    Info (12022): Found design unit 1: nios_system_interval_timer_s1_translator-rtl
    Info (12023): Found entity 1: nios_system_interval_timer_s1_translator
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_sysid_control_slave_translator.vhd
    Info (12022): Found design unit 1: nios_system_sysid_control_slave_translator-rtl
    Info (12023): Found entity 1: nios_system_sysid_control_slave_translator
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_red_leds_avalon_parallel_port_slave_translator.vhd
    Info (12022): Found design unit 1: nios_system_red_leds_avalon_parallel_port_slave_translator-rtl
    Info (12023): Found entity 1: nios_system_red_leds_avalon_parallel_port_slave_translator
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_serial_port_avalon_rs232_slave_translator.vhd
    Info (12022): Found design unit 1: nios_system_serial_port_avalon_rs232_slave_translator-rtl
    Info (12023): Found entity 1: nios_system_serial_port_avalon_rs232_slave_translator
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_char_lcd_16x2_avalon_lcd_slave_translator.vhd
    Info (12022): Found design unit 1: nios_system_char_lcd_16x2_avalon_lcd_slave_translator-rtl
    Info (12023): Found entity 1: nios_system_char_lcd_16x2_avalon_lcd_slave_translator
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_ps2_port_avalon_ps2_slave_translator.vhd
    Info (12022): Found design unit 1: nios_system_ps2_port_avalon_ps2_slave_translator-rtl
    Info (12023): Found entity 1: nios_system_ps2_port_avalon_ps2_slave_translator
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator.vhd
    Info (12022): Found design unit 1: nios_system_sram_avalon_sram_slave_translator-rtl
    Info (12023): Found entity 1: nios_system_sram_avalon_sram_slave_translator
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_vga_char_buffer_avalon_char_buffer_slave_translator.vhd
    Info (12022): Found design unit 1: nios_system_vga_char_buffer_avalon_char_buffer_slave_translator-rtl
    Info (12023): Found entity 1: nios_system_vga_char_buffer_avalon_char_buffer_slave_translator
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_av_config_avalon_av_config_slave_translator.vhd
    Info (12022): Found design unit 1: nios_system_av_config_avalon_av_config_slave_translator-rtl
    Info (12023): Found entity 1: nios_system_av_config_avalon_av_config_slave_translator
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_vga_pixel_buffer_avalon_control_slave_translator.vhd
    Info (12022): Found design unit 1: nios_system_vga_pixel_buffer_avalon_control_slave_translator-rtl
    Info (12023): Found entity 1: nios_system_vga_pixel_buffer_avalon_control_slave_translator
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_audio_avalon_audio_slave_translator.vhd
    Info (12022): Found design unit 1: nios_system_audio_avalon_audio_slave_translator-rtl
    Info (12023): Found entity 1: nios_system_audio_avalon_audio_slave_translator
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_flash_flash_erase_control_translator.vhd
    Info (12022): Found design unit 1: nios_system_flash_flash_erase_control_translator-rtl
    Info (12023): Found entity 1: nios_system_flash_flash_erase_control_translator
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_sd_card_avalon_sdcard_slave_translator.vhd
    Info (12022): Found design unit 1: nios_system_sd_card_avalon_sdcard_slave_translator-rtl
    Info (12023): Found entity 1: nios_system_sd_card_avalon_sdcard_slave_translator
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_usb_avalon_usb_slave_translator.vhd
    Info (12022): Found design unit 1: nios_system_usb_avalon_usb_slave_translator-rtl
    Info (12023): Found entity 1: nios_system_usb_avalon_usb_slave_translator
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_cpu_instruction_master_translator_avalon_universal_master_0_agent.vhd
    Info (12022): Found design unit 1: nios_system_cpu_instruction_master_translator_avalon_universal_master_0_agent-rtl
    Info (12023): Found entity 1: nios_system_cpu_instruction_master_translator_avalon_universal_master_0_agent
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_vga_pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd
    Info (12022): Found design unit 1: nios_system_vga_pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent-rtl
    Info (12023): Found entity 1: nios_system_vga_pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_irq_mapper.sv
    Info (12023): Found entity 1: nios_system_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: nios_system_rsp_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_rsp_xbar_mux.sv
    Info (12023): Found entity 1: nios_system_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_016.sv
    Info (12023): Found entity 1: nios_system_rsp_xbar_demux_016
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_014.sv
    Info (12023): Found entity 1: nios_system_rsp_xbar_demux_014
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_003.sv
    Info (12023): Found entity 1: nios_system_rsp_xbar_demux_003
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_rsp_xbar_demux.sv
    Info (12023): Found entity 1: nios_system_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cmd_xbar_mux_016.sv
    Info (12023): Found entity 1: nios_system_cmd_xbar_mux_016
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cmd_xbar_mux.sv
    Info (12023): Found entity 1: nios_system_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_002.sv
    Info (12023): Found entity 1: nios_system_cmd_xbar_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: nios_system_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cmd_xbar_demux.sv
    Info (12023): Found entity 1: nios_system_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 7 design units, including 7 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter
    Info (12023): Found entity 6: altera_merlin_burst_adapter_uncompressed_only
    Info (12023): Found entity 7: altera_merlin_burst_adapter_full
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_id_router_016.sv
    Info (12023): Found entity 1: nios_system_id_router_016_default_decode
    Info (12023): Found entity 2: nios_system_id_router_016
Info (12021): Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_id_router_014.sv
    Info (12023): Found entity 1: nios_system_id_router_014_default_decode
    Info (12023): Found entity 2: nios_system_id_router_014
Info (12021): Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_id_router_003.sv
    Info (12023): Found entity 1: nios_system_id_router_003_default_decode
    Info (12023): Found entity 2: nios_system_id_router_003
Info (12021): Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_id_router.sv
    Info (12023): Found entity 1: nios_system_id_router_default_decode
    Info (12023): Found entity 2: nios_system_id_router
Info (12021): Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_addr_router_002.sv
    Info (12023): Found entity 1: nios_system_addr_router_002_default_decode
    Info (12023): Found entity 2: nios_system_addr_router_002
Info (12021): Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_addr_router_001.sv
    Info (12023): Found entity 1: nios_system_addr_router_001_default_decode
    Info (12023): Found entity 2: nios_system_addr_router_001
Info (12021): Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_addr_router.sv
    Info (12023): Found entity 1: nios_system_addr_router_default_decode
    Info (12023): Found entity 2: nios_system_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_customins_slave_translator.sv
    Info (12023): Found entity 1: altera_customins_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_custom_instruction_master_multi_xconnect.sv
    Info (12023): Found entity 1: nios_system_CPU_custom_instruction_master_multi_xconnect
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_customins_master_translator.v
    Info (12023): Found entity 1: altera_customins_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_usb.v
    Info (12023): Found entity 1: nios_system_USB
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_dma_control_slave.v
    Info (12023): Found entity 1: altera_up_video_dma_control_slave
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_dma_to_memory.v
    Info (12023): Found entity 1: altera_up_video_dma_to_memory
Warning (10275): Verilog HDL Module Instantiation warning at altera_up_video_dma_to_stream.v(291): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_dma_to_stream.v
    Info (12023): Found entity 1: altera_up_video_dma_to_stream
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_video_in_dma_controller.v
    Info (12023): Found entity 1: nios_system_Video_In_DMA_Controller
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_scaler_shrink.v
    Info (12023): Found entity 1: altera_up_video_scaler_shrink
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v
    Info (12023): Found entity 1: altera_up_video_scaler_multiply_width
Warning (10275): Verilog HDL Module Instantiation warning at altera_up_video_scaler_multiply_height.v(307): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v
    Info (12023): Found entity 1: altera_up_video_scaler_multiply_height
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_video_in_scaler.v
    Info (12023): Found entity 1: nios_system_Video_In_Scaler
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_clipper_add.v
    Info (12023): Found entity 1: altera_up_video_clipper_add
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_clipper_drop.v
    Info (12023): Found entity 1: altera_up_video_clipper_drop
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_clipper_counters.v
    Info (12023): Found entity 1: altera_up_video_clipper_counters
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_video_in_clipper.v
    Info (12023): Found entity 1: nios_system_Video_In_Clipper
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_video_in_rgb_resampler.v
    Info (12023): Found entity 1: nios_system_Video_In_RGB_Resampler
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_ycrcb_to_rgb_converter.v
    Info (12023): Found entity 1: altera_up_YCrCb_to_RGB_converter
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_rgb_to_ycrcb_converter.v
    Info (12023): Found entity 1: altera_up_RGB_to_YCrCb_converter
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_video_in_csc.v
    Info (12023): Found entity 1: nios_system_Video_In_CSC
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_video_in_chroma_resampler.v
    Info (12023): Found entity 1: nios_system_Video_In_Chroma_Resampler
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_itu_656_decoder.v
    Info (12023): Found entity 1: altera_up_video_itu_656_decoder
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v
    Info (12023): Found entity 1: altera_up_video_decoder_add_endofpacket
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_camera_decoder.v
    Info (12023): Found entity 1: altera_up_video_camera_decoder
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v
    Info (12023): Found entity 1: altera_up_video_dual_clock_fifo
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_video_in.v
    Info (12023): Found entity 1: nios_system_Video_In
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_irda_counters.v
    Info (12023): Found entity 1: altera_up_irda_counters
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_irda_in_deserializer.v
    Info (12023): Found entity 1: altera_up_irda_in_deserializer
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_irda_out_serializer.v
    Info (12023): Found entity 1: altera_up_irda_out_serializer
Warning (10275): Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(157): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_sync_fifo.v
    Info (12023): Found entity 1: altera_up_sync_fifo
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_irda.v
    Info (12023): Found entity 1: nios_system_IrDA
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_sd_card_avalon_interface.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Card_Avalon_Interface-rtl
    Info (12023): Found entity 1: Altera_UP_SD_Card_Avalon_Interface
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_sd_card_48_bit_command_generator.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Card_48_bit_Command_Generator-rtl
    Info (12023): Found entity 1: Altera_UP_SD_Card_48_bit_Command_Generator
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_sd_card_buffer.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Card_Buffer-rtl
    Info (12023): Found entity 1: Altera_UP_SD_Card_Buffer
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_sd_card_clock.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Card_Clock-rtl
    Info (12023): Found entity 1: Altera_UP_SD_Card_Clock
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_sd_card_control_fsm.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Card_Control_FSM-rtl
    Info (12023): Found entity 1: Altera_UP_SD_Card_Control_FSM
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_sd_card_interface.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Card_Interface-rtl
    Info (12023): Found entity 1: Altera_UP_SD_Card_Interface
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_sd_card_memory_block.vhd
    Info (12022): Found design unit 1: altera_up_sd_card_memory_block-SYN
    Info (12023): Found entity 1: Altera_UP_SD_Card_Memory_Block
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_sd_card_response_receiver.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Card_Response_Receiver-rtl
    Info (12023): Found entity 1: Altera_UP_SD_Card_Response_Receiver
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_sd_crc16_generator.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_CRC16_Generator-rtl
    Info (12023): Found entity 1: Altera_UP_SD_CRC16_Generator
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_sd_crc7_generator.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_CRC7_Generator-rtl
    Info (12023): Found entity 1: Altera_UP_SD_CRC7_Generator
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_sd_signal_trigger.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Signal_Trigger-rtl
    Info (12023): Found entity 1: Altera_UP_SD_Signal_Trigger
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_sd_card_memory_block.vhd
    Info (12022): Found design unit 1: altera_up_sd_card_memory_block-SYN
    Info (12023): Found entity 1: Altera_UP_SD_Card_Memory_Block
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_flash_memory_ip_core_avalon_interface.vhd
    Info (12022): Found design unit 1: Altera_UP_Flash_Memory_IP_Core_Avalon_Interface-rtl
    Info (12023): Found entity 1: Altera_UP_Flash_Memory_IP_Core_Avalon_Interface
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_flash_memory_controller.vhd
    Info (12022): Found design unit 1: Altera_UP_Flash_Memory_Controller-rtl
    Info (12023): Found entity 1: Altera_UP_Flash_Memory_Controller
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_flash_memory_ip_core_standalone.vhd
    Info (12022): Found design unit 1: Altera_UP_Flash_Memory_UP_Core_Standalone-rtl
    Info (12023): Found entity 1: Altera_UP_Flash_Memory_UP_Core_Standalone
Info (12021): Found 2 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_flash_memory_user_interface.vhd
    Info (12022): Found design unit 1: Altera_UP_Flash_Memory_User_Interface-rtl
    Info (12023): Found entity 1: Altera_UP_Flash_Memory_User_Interface
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_external_clocks.v
    Info (12023): Found entity 1: nios_system_External_Clocks
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_sysid.v
    Info (12023): Found entity 1: nios_system_sysid
Info (12021): Found 26 design units, including 26 entities, in source file nios_system/synthesis/submodules/nios_system_cpu.v
    Info (12023): Found entity 1: nios_system_CPU_ic_data_module
    Info (12023): Found entity 2: nios_system_CPU_ic_tag_module
    Info (12023): Found entity 3: nios_system_CPU_register_bank_a_module
    Info (12023): Found entity 4: nios_system_CPU_register_bank_b_module
    Info (12023): Found entity 5: nios_system_CPU_nios2_oci_debug
    Info (12023): Found entity 6: nios_system_CPU_ociram_sp_ram_module
    Info (12023): Found entity 7: nios_system_CPU_nios2_ocimem
    Info (12023): Found entity 8: nios_system_CPU_nios2_avalon_reg
    Info (12023): Found entity 9: nios_system_CPU_nios2_oci_break
    Info (12023): Found entity 10: nios_system_CPU_nios2_oci_xbrk
    Info (12023): Found entity 11: nios_system_CPU_nios2_oci_match_single
    Info (12023): Found entity 12: nios_system_CPU_nios2_oci_match_paired
    Info (12023): Found entity 13: nios_system_CPU_nios2_oci_dbrk
    Info (12023): Found entity 14: nios_system_CPU_nios2_oci_itrace
    Info (12023): Found entity 15: nios_system_CPU_nios2_oci_td_mode
    Info (12023): Found entity 16: nios_system_CPU_nios2_oci_dtrace
    Info (12023): Found entity 17: nios_system_CPU_nios2_oci_compute_tm_count
    Info (12023): Found entity 18: nios_system_CPU_nios2_oci_fifowp_inc
    Info (12023): Found entity 19: nios_system_CPU_nios2_oci_fifocount_inc
    Info (12023): Found entity 20: nios_system_CPU_nios2_oci_fifo
    Info (12023): Found entity 21: nios_system_CPU_nios2_oci_pib
    Info (12023): Found entity 22: nios_system_CPU_traceram_lpm_dram_bdp_component_module
    Info (12023): Found entity 23: nios_system_CPU_nios2_oci_im
    Info (12023): Found entity 24: nios_system_CPU_nios2_performance_monitors
    Info (12023): Found entity 25: nios_system_CPU_nios2_oci
    Info (12023): Found entity 26: nios_system_CPU
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: nios_system_CPU_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_tck.v
    Info (12023): Found entity 1: nios_system_CPU_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: nios_system_CPU_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_mult_cell.v
    Info (12023): Found entity 1: nios_system_CPU_mult_cell
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_oci_test_bench.v
    Info (12023): Found entity 1: nios_system_CPU_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_test_bench.v
    Info (12023): Found entity 1: nios_system_CPU_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_alpha_blender_normal.v
    Info (12023): Found entity 1: altera_up_video_alpha_blender_normal
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_alpha_blender_simple.v
    Info (12023): Found entity 1: altera_up_video_alpha_blender_simple
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_alpha_blending.v
    Info (12023): Found entity 1: nios_system_Alpha_Blending
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/fpoint_wrapper.v
    Info (12023): Found entity 1: fpoint_wrapper
Info (12021): Found 23 design units, including 23 entities, in source file nios_system/synthesis/submodules/fpoint_qsys.v
    Info (12023): Found entity 1: fpoint_qsys_mult_single
    Info (12023): Found entity 2: fpoint_qsys_addsub_single_altbarrel_shift_fjg
    Info (12023): Found entity 3: fpoint_qsys_addsub_single_altbarrel_shift_44e
    Info (12023): Found entity 4: fpoint_qsys_addsub_single_altpriority_encoder_i0b
    Info (12023): Found entity 5: fpoint_qsys_addsub_single_altpriority_encoder_l0b
    Info (12023): Found entity 6: fpoint_qsys_addsub_single_altpriority_encoder_q0b
    Info (12023): Found entity 7: fpoint_qsys_addsub_single_altpriority_encoder_iha
    Info (12023): Found entity 8: fpoint_qsys_addsub_single_altpriority_encoder_lha
    Info (12023): Found entity 9: fpoint_qsys_addsub_single_altpriority_encoder_qha
    Info (12023): Found entity 10: fpoint_qsys_addsub_single_altpriority_encoder_aja
    Info (12023): Found entity 11: fpoint_qsys_addsub_single_altpriority_encoder_a2b
    Info (12023): Found entity 12: fpoint_qsys_addsub_single_altpriority_encoder_9u8
    Info (12023): Found entity 13: fpoint_qsys_addsub_single_altpriority_encoder_64b
    Info (12023): Found entity 14: fpoint_qsys_addsub_single_altpriority_encoder_94b
    Info (12023): Found entity 15: fpoint_qsys_addsub_single_altpriority_encoder_e4b
    Info (12023): Found entity 16: fpoint_qsys_addsub_single_altpriority_encoder_u5b
    Info (12023): Found entity 17: fpoint_qsys_addsub_single_altpriority_encoder_6la
    Info (12023): Found entity 18: fpoint_qsys_addsub_single_altpriority_encoder_9la
    Info (12023): Found entity 19: fpoint_qsys_addsub_single_altpriority_encoder_ela
    Info (12023): Found entity 20: fpoint_qsys_addsub_single_altpriority_encoder_uma
    Info (12023): Found entity 21: fpoint_qsys_addsub_single_altpriority_encoder_tma
    Info (12023): Found entity 22: fpoint_qsys_addsub_single
    Info (12023): Found entity 23: fpoint_qsys
Info (12021): Found 36 design units, including 36 entities, in source file nios_system/synthesis/submodules/fpoint_hw_qsys.v
    Info (12023): Found entity 1: fpoint_hw_qsys_mult_single
    Info (12023): Found entity 2: fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg
    Info (12023): Found entity 3: fpoint_hw_qsys_addsub_single_altbarrel_shift_44e
    Info (12023): Found entity 4: fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b
    Info (12023): Found entity 5: fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b
    Info (12023): Found entity 6: fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b
    Info (12023): Found entity 7: fpoint_hw_qsys_addsub_single_altpriority_encoder_iha
    Info (12023): Found entity 8: fpoint_hw_qsys_addsub_single_altpriority_encoder_lha
    Info (12023): Found entity 9: fpoint_hw_qsys_addsub_single_altpriority_encoder_qha
    Info (12023): Found entity 10: fpoint_hw_qsys_addsub_single_altpriority_encoder_aja
    Info (12023): Found entity 11: fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b
    Info (12023): Found entity 12: fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8
    Info (12023): Found entity 13: fpoint_hw_qsys_addsub_single_altpriority_encoder_64b
    Info (12023): Found entity 14: fpoint_hw_qsys_addsub_single_altpriority_encoder_94b
    Info (12023): Found entity 15: fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b
    Info (12023): Found entity 16: fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b
    Info (12023): Found entity 17: fpoint_hw_qsys_addsub_single_altpriority_encoder_6la
    Info (12023): Found entity 18: fpoint_hw_qsys_addsub_single_altpriority_encoder_9la
    Info (12023): Found entity 19: fpoint_hw_qsys_addsub_single_altpriority_encoder_ela
    Info (12023): Found entity 20: fpoint_hw_qsys_addsub_single_altpriority_encoder_uma
    Info (12023): Found entity 21: fpoint_hw_qsys_addsub_single_altpriority_encoder_tma
    Info (12023): Found entity 22: fpoint_hw_qsys_addsub_single
    Info (12023): Found entity 23: fpoint_hw_qsys_div_single_altfp_div_csa_vhf
    Info (12023): Found entity 24: fpoint_hw_qsys_div_single_altfp_div_csa_mke
    Info (12023): Found entity 25: fpoint_hw_qsys_div_single_altfp_div_csa_2jh
    Info (12023): Found entity 26: fpoint_hw_qsys_div_single_altfp_div_csa_rle
    Info (12023): Found entity 27: fpoint_hw_qsys_div_single_altfp_div_csa_pke
    Info (12023): Found entity 28: fpoint_hw_qsys_div_single_altfp_div_csa_qle
    Info (12023): Found entity 29: fpoint_hw_qsys_div_single_qds_block_mab
    Info (12023): Found entity 30: fpoint_hw_qsys_div_single_srt_block_int_02n
    Info (12023): Found entity 31: fpoint_hw_qsys_div_single_qds_block_ls9
    Info (12023): Found entity 32: fpoint_hw_qsys_div_single_srt_block_int_84n
    Info (12023): Found entity 33: fpoint_hw_qsys_div_single_srt_block_int_fum
    Info (12023): Found entity 34: fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh
    Info (12023): Found entity 35: fpoint_hw_qsys_div_single
    Info (12023): Found entity 36: fpoint_hw_qsys
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_vga_dual_clock_fifo.v
    Info (12023): Found entity 1: nios_system_VGA_Dual_Clock_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_vga_pixel_scaler.v
    Info (12023): Found entity 1: nios_system_VGA_Pixel_Scaler
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_vga_pixel_rgb_resampler.v
    Info (12023): Found entity 1: nios_system_VGA_Pixel_RGB_Resampler
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v
    Info (12023): Found entity 1: altera_up_avalon_video_vga_timing
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_vga_controller.v
    Info (12023): Found entity 1: nios_system_VGA_Controller
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_128_character_rom.v
    Info (12023): Found entity 1: altera_up_video_128_character_rom
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_fb_color_rom.v
    Info (12023): Found entity 1: altera_up_video_fb_color_rom
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_vga_char_buffer.v
    Info (12023): Found entity 1: nios_system_VGA_Char_Buffer
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_vga_pixel_buffer.v
    Info (12023): Found entity 1: nios_system_VGA_Pixel_Buffer
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_sram.v
    Info (12023): Found entity 1: nios_system_SRAM
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_ps2.v
    Info (12023): Found entity 1: altera_up_ps2
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_ps2_command_out.v
    Info (12023): Found entity 1: altera_up_ps2_command_out
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_ps2_data_in.v
    Info (12023): Found entity 1: altera_up_ps2_data_in
Warning (10275): Verilog HDL Module Instantiation warning at nios_system_PS2_Port.v(258): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_ps2_port.v
    Info (12023): Found entity 1: nios_system_PS2_Port
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_character_lcd_communication.v
    Info (12023): Found entity 1: altera_up_character_lcd_communication
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_character_lcd_initialization.v
    Info (12023): Found entity 1: altera_up_character_lcd_initialization
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_char_lcd_16x2.v
    Info (12023): Found entity 1: nios_system_Char_LCD_16x2
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: altera_up_audio_bit_counter
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: altera_up_audio_in_deserializer
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: altera_up_audio_out_serializer
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_clock_edge.v
    Info (12023): Found entity 1: altera_up_clock_edge
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_audio.v
    Info (12023): Found entity 1: nios_system_Audio
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v
    Info (12023): Found entity 1: altera_up_av_config_serial_bus_controller
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_slow_clock_generator.v
    Info (12023): Found entity 1: altera_up_slow_clock_generator
Warning (10238): Verilog Module Declaration warning at altera_up_av_config_auto_init.v(70): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "altera_up_av_config_auto_init"
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_av_config_auto_init.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_dc2
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_d5m
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_lcm
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ltm
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_35.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de2_35
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7181
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_70.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de2_70
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de2_115
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_audio
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7180
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_av_config.v
    Info (12023): Found entity 1: nios_system_AV_Config
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_rs232_counters.v
    Info (12023): Found entity 1: altera_up_rs232_counters
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_rs232_in_deserializer.v
    Info (12023): Found entity 1: altera_up_rs232_in_deserializer
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_rs232_out_serializer.v
    Info (12023): Found entity 1: altera_up_rs232_out_serializer
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_serial_port.v
    Info (12023): Found entity 1: nios_system_Serial_Port
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_expansion_jp5.v
    Info (12023): Found entity 1: nios_system_Expansion_JP5
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_pushbuttons.v
    Info (12023): Found entity 1: nios_system_Pushbuttons
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_slider_switches.v
    Info (12023): Found entity 1: nios_system_Slider_Switches
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_hex7_hex4.v
    Info (12023): Found entity 1: nios_system_HEX7_HEX4
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_hex3_hex0.v
    Info (12023): Found entity 1: nios_system_HEX3_HEX0
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_green_leds.v
    Info (12023): Found entity 1: nios_system_Green_LEDs
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_red_leds.v
    Info (12023): Found entity 1: nios_system_Red_LEDs
Info (12021): Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_sdram.v
    Info (12023): Found entity 1: nios_system_SDRAM_input_efifo_module
    Info (12023): Found entity 2: nios_system_SDRAM
Info (12021): Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_interval_timer.v
    Info (12023): Found entity 1: nios_system_Interval_Timer
Info (12021): Found 5 design units, including 5 entities, in source file nios_system/synthesis/submodules/nios_system_jtag_uart.v
    Info (12023): Found entity 1: nios_system_JTAG_UART_sim_scfifo_w
    Info (12023): Found entity 2: nios_system_JTAG_UART_scfifo_w
    Info (12023): Found entity 3: nios_system_JTAG_UART_sim_scfifo_r
    Info (12023): Found entity 4: nios_system_JTAG_UART_scfifo_r
    Info (12023): Found entity 5: nios_system_JTAG_UART
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/nios_system.v
    Info (12023): Found entity 1: nios_system
Error (10482): VHDL error at DE2_115_Media_Computer.vhd(332): object "sine_vector_type" is used but not declared File: C:/Sciebo/THK/DTS/Drum_maschine/DE2-115_Media_Computer/vhdl/DE2_115_Media_Computer.vhd Line: 332
Info (144001): Generated suppressed messages file C:/Sciebo/THK/DTS/Drum_maschine/DE2-115_Media_Computer/vhdl/DE2_115_Media_Computer.map.smsg
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 327 errors, 95 warnings
    Error: Peak virtual memory: 4681 megabytes
    Error: Processing ended: Wed Jan 22 12:01:12 2020
    Error: Elapsed time: 00:00:34
    Error: Total CPU time (on all processors): 00:00:25


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Sciebo/THK/DTS/Drum_maschine/DE2-115_Media_Computer/vhdl/DE2_115_Media_Computer.map.smsg.


