{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1482250744666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1482250744668 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 20 18:19:03 2016 " "Processing started: Tue Dec 20 18:19:03 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1482250744668 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1482250744668 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Logic -c Logic " "Command: quartus_sta Logic -c Logic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1482250744668 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1482250745019 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1482250745343 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1482250745486 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1482250745495 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "TimeQuest Timing Analyzer does not support the analysis of latches as synchronous elements for the currently selected device family." {  } {  } 0 335095 "TimeQuest Timing Analyzer does not support the analysis of latches as synchronous elements for the currently selected device family." 0 0 "Quartus II" 0 -1 1482250745724 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Logic.sdc " "Synopsys Design Constraints File file not found: 'Logic.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1482250745899 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1482250745901 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK CLOCK " "create_clock -period 1.000 -name CLOCK CLOCK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1482250745905 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLKCOP CLKCOP " "create_clock -period 1.000 -name CLKCOP CLKCOP" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1482250745905 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK50 CLK50 " "create_clock -period 1.000 -name CLK50 CLK50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1482250745905 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RevRRset RevRRset " "create_clock -period 1.000 -name RevRRset RevRRset" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1482250745905 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1482250745905 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "VidCTRsig\[0\]~46\|\[1\] " "Node \"VidCTRsig\[0\]~46\|\[1\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250745906 ""} { "Warning" "WSTA_SCC_NODE" "VidCTRsig\[0\]~46\|dataout " "Node \"VidCTRsig\[0\]~46\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250745906 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 497 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1482250745906 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "VidCTRsig\[2\]~40\|\[1\] " "Node \"VidCTRsig\[2\]~40\|\[1\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250745907 ""} { "Warning" "WSTA_SCC_NODE" "VidCTRsig\[2\]~40\|dataout " "Node \"VidCTRsig\[2\]~40\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250745907 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 497 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1482250745907 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ENABLEREG\[2\]~34\|\[1\] " "Node \"ENABLEREG\[2\]~34\|\[1\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250745908 ""} { "Warning" "WSTA_SCC_NODE" "ENABLEREG\[2\]~34\|dataout " "Node \"ENABLEREG\[2\]~34\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250745908 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 519 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1482250745908 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "sLCDRS~10\|\[1\] " "Node \"sLCDRS~10\|\[1\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250745908 ""} { "Warning" "WSTA_SCC_NODE" "sLCDRS~10\|dataout " "Node \"sLCDRS~10\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250745908 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 592 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1482250745908 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "VidCTRsig\[1\]~36\|\[1\] " "Node \"VidCTRsig\[1\]~36\|\[1\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250745908 ""} { "Warning" "WSTA_SCC_NODE" "VidCTRsig\[1\]~36\|dataout " "Node \"VidCTRsig\[1\]~36\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250745908 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 497 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1482250745908 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "VidCTRsig\[3\]~32\|\[1\] " "Node \"VidCTRsig\[3\]~32\|\[1\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250745929 ""} { "Warning" "WSTA_SCC_NODE" "VidCTRsig\[3\]~32\|dataout " "Node \"VidCTRsig\[3\]~32\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250745929 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 497 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1482250745929 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ENABLEREG\[4\]~30\|\[1\] " "Node \"ENABLEREG\[4\]~30\|\[1\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250745929 ""} { "Warning" "WSTA_SCC_NODE" "ENABLEREG\[4\]~30\|dataout " "Node \"ENABLEREG\[4\]~30\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250745929 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 519 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1482250745929 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ENABLEREG\[5\]~26\|\[1\] " "Node \"ENABLEREG\[5\]~26\|\[1\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250745986 ""} { "Warning" "WSTA_SCC_NODE" "ENABLEREG\[5\]~26\|dataout " "Node \"ENABLEREG\[5\]~26\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250745986 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 519 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1482250745986 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "VidCTRsig\[6\]~28\|\[1\] " "Node \"VidCTRsig\[6\]~28\|\[1\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250745986 ""} { "Warning" "WSTA_SCC_NODE" "VidCTRsig\[6\]~28\|dataout " "Node \"VidCTRsig\[6\]~28\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250745986 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 497 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1482250745986 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "sVideo9~13\|\[1\] " "Node \"sVideo9~13\|\[1\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250745991 ""} { "Warning" "WSTA_SCC_NODE" "sVideo9~13\|dataout " "Node \"sVideo9~13\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250745991 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 579 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1482250745991 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "EPRWRsig~15\|\[0\] " "Node \"EPRWRsig~15\|\[0\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250745992 ""} { "Warning" "WSTA_SCC_NODE" "EPRWRsig~15\|dataout " "Node \"EPRWRsig~15\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250745992 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 210 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1482250745992 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ENABLEREG\[0\]~40\|dataout " "Node \"ENABLEREG\[0\]~40\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250745992 ""} { "Warning" "WSTA_SCC_NODE" "ENABLEREG\[0\]~40\|\[1\] " "Node \"ENABLEREG\[0\]~40\|\[1\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250745992 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 165 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1482250745992 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "COPCTL2\[5\]~40\|dataout " "Node \"COPCTL2\[5\]~40\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250745992 ""} { "Warning" "WSTA_SCC_NODE" "COPCTL2\[5\]~40\|\[0\] " "Node \"COPCTL2\[5\]~40\|\[0\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250745992 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 549 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1482250745992 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "COPCTL2\[2\]~43\|dataout " "Node \"COPCTL2\[2\]~43\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250745993 ""} { "Warning" "WSTA_SCC_NODE" "COPCTL2\[2\]~43\|\[1\] " "Node \"COPCTL2\[2\]~43\|\[1\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250745993 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 549 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1482250745993 ""}
{ "Warning" "WSTA_SCC_LOOP" "5 " "Found combinational loop of 5 nodes" { { "Warning" "WSTA_SCC_NODE" "KB_Stop~13\|dataout " "Node \"KB_Stop~13\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250745993 ""} { "Warning" "WSTA_SCC_NODE" "KB_Stop~30\|\[0\] " "Node \"KB_Stop~30\|\[0\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250745993 ""} { "Warning" "WSTA_SCC_NODE" "KB_Stop~30\|pexpout " "Node \"KB_Stop~30\|pexpout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250745993 ""} { "Warning" "WSTA_SCC_NODE" "KB_Stop~13\|pexpin " "Node \"KB_Stop~13\|pexpin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250745993 ""} { "Warning" "WSTA_SCC_NODE" "KB_Stop~13\|\[0\] " "Node \"KB_Stop~13\|\[0\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250745993 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 178 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1482250745993 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "COPCTL2\[4\]~37\|dataout " "Node \"COPCTL2\[4\]~37\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250745994 ""} { "Warning" "WSTA_SCC_NODE" "COPCTL2\[4\]~37\|\[0\] " "Node \"COPCTL2\[4\]~37\|\[0\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250745994 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 549 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1482250745994 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "COPCTL2\[0\]~49\|dataout " "Node \"COPCTL2\[0\]~49\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250745995 ""} { "Warning" "WSTA_SCC_NODE" "COPCTL2\[0\]~49\|\[0\] " "Node \"COPCTL2\[0\]~49\|\[0\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250745995 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 549 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1482250745995 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "COPCTL\[7\]~42\|dataout " "Node \"COPCTL\[7\]~42\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250745995 ""} { "Warning" "WSTA_SCC_NODE" "COPCTL\[7\]~42\|\[1\] " "Node \"COPCTL\[7\]~42\|\[1\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250745995 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 534 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1482250745995 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "COPCTL\[6\]~46\|dataout " "Node \"COPCTL\[6\]~46\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250746000 ""} { "Warning" "WSTA_SCC_NODE" "COPCTL\[6\]~46\|\[1\] " "Node \"COPCTL\[6\]~46\|\[1\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250746000 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 534 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1482250746000 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "COPCTL\[4\]~54\|dataout " "Node \"COPCTL\[4\]~54\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250746000 ""} { "Warning" "WSTA_SCC_NODE" "COPCTL\[4\]~54\|\[1\] " "Node \"COPCTL\[4\]~54\|\[1\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250746000 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 534 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1482250746000 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "COPCTL\[2\]~66\|dataout " "Node \"COPCTL\[2\]~66\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250746002 ""} { "Warning" "WSTA_SCC_NODE" "COPCTL\[2\]~66\|\[1\] " "Node \"COPCTL\[2\]~66\|\[1\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250746002 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 534 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1482250746002 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "COPCTL\[1\]~62\|dataout " "Node \"COPCTL\[1\]~62\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250746003 ""} { "Warning" "WSTA_SCC_NODE" "COPCTL\[1\]~62\|\[1\] " "Node \"COPCTL\[1\]~62\|\[1\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250746003 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 534 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1482250746003 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "COPCTL\[5\]~50\|dataout " "Node \"COPCTL\[5\]~50\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250746003 ""} { "Warning" "WSTA_SCC_NODE" "COPCTL\[5\]~50\|\[1\] " "Node \"COPCTL\[5\]~50\|\[1\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250746003 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 534 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1482250746003 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "COPCTL\[3\]~58\|dataout " "Node \"COPCTL\[3\]~58\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250746004 ""} { "Warning" "WSTA_SCC_NODE" "COPCTL\[3\]~58\|\[1\] " "Node \"COPCTL\[3\]~58\|\[1\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250746004 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 534 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1482250746004 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "COPCTL\[0\]~38\|dataout " "Node \"COPCTL\[0\]~38\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250746004 ""} { "Warning" "WSTA_SCC_NODE" "COPCTL\[0\]~38\|\[1\] " "Node \"COPCTL\[0\]~38\|\[1\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482250746004 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 534 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1482250746004 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1482250746009 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1482250746159 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.000 " "Worst-case setup slack is -20.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482250746174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482250746174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.000      -417.000 CLOCK  " "  -20.000      -417.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482250746174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1482250746174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 5.000 " "Worst-case hold slack is 5.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482250746221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482250746221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000         0.000 CLOCK  " "    5.000         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482250746221 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1482250746221 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -23.500 " "Worst-case recovery slack is -23.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482250746227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482250746227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.500       -23.500 CLK50  " "  -23.500       -23.500 CLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482250746227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.500        -3.500 CLKCOP  " "   -3.500        -3.500 CLKCOP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482250746227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1482250746227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -4.000 " "Worst-case removal slack is -4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482250746234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482250746234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.000        -4.000 CLKCOP  " "   -4.000        -4.000 CLKCOP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482250746234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLK50  " "   16.000         0.000 CLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482250746234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1482250746234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -5.500 " "Worst-case minimum pulse width slack is -5.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482250746251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482250746251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.500       -11.000 CLK50  " "   -5.500       -11.000 CLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482250746251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.500       -11.000 CLKCOP  " "   -5.500       -11.000 CLKCOP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482250746251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.500       -11.000 RevRRset  " "   -5.500       -11.000 RevRRset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482250746251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.500      -315.000 CLOCK  " "   -4.500      -315.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482250746251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1482250746251 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1482250746596 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1482250746651 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1482250746653 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 82 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "370 " "Peak virtual memory: 370 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1482250746916 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 20 18:19:06 2016 " "Processing ended: Tue Dec 20 18:19:06 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1482250746916 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1482250746916 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1482250746916 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1482250746916 ""}
