read -sv run_verilog_mid/adder_32b_10_63_eeeff6ee6bd88f6e13ee1a56891a5d24.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_63_eeeff6ee6bd88f6e13ee1a56891a5d24_yosys.v
