/*
 * Generated by Bluespec Compiler, version 2024.07 (build b4f31db)
 * 
 * On Thu Oct 24 14:24:00 IST 2024
 * 
 */
#include "bluesim_primitives.h"
#include "mkTestbench.h"


/* String declarations */
static std::string const __str_literal_5(" The curent State is : = %s", 27u);
static std::string const __str_literal_6(" The next State is : = %s", 25u);
static std::string const __str_literal_2("Green", 5u);
static std::string const __str_literal_4("Red", 3u);
static std::string const __str_literal_3("Unknown State", 13u);
static std::string const __str_literal_1("Yellow", 6u);


/* Constructor */
MOD_mkTestbench::MOD_mkTestbench(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_cs(simHdl, "cs", this, 2u, (tUInt8)1u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u)
{
  symbol_count = 5u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkTestbench::init_symbols_0()
{
  init_symbol(&symbols[0u],
	      "CAN_FIRE_RL_begin_state_change",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_begin_state_change,
	      1u);
  init_symbol(&symbols[1u], "cs", SYM_MODULE, &INST_cs);
  init_symbol(&symbols[2u], "cs__h74", SYM_DEF, &DEF_cs__h74, 2u);
  init_symbol(&symbols[3u], "RL_begin_state_change", SYM_RULE);
  init_symbol(&symbols[4u],
	      "WILL_FIRE_RL_begin_state_change",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_begin_state_change,
	      1u);
}


/* Rule actions */

void MOD_mkTestbench::RL_begin_state_change()
{
  tUInt8 DEF_IF_cs_EQ_0_THEN_1_ELSE_IF_cs_EQ_1_THEN_2_ELSE__ETC___d10;
  DEF_cs__h74 = INST_cs.METH_read();
  switch (DEF_cs__h74) {
  case (tUInt8)1u:
    DEF_IF_cs_EQ_1_THEN_STR_Yellow_ELSE_IF_cs_EQ_2_THE_ETC___d7 = __str_literal_1;
    break;
  case (tUInt8)2u:
    DEF_IF_cs_EQ_1_THEN_STR_Yellow_ELSE_IF_cs_EQ_2_THE_ETC___d7 = __str_literal_2;
    break;
  default:
    DEF_IF_cs_EQ_1_THEN_STR_Yellow_ELSE_IF_cs_EQ_2_THE_ETC___d7 = __str_literal_3;
  }
  switch (DEF_cs__h74) {
  case (tUInt8)0u:
    DEF_IF_cs_EQ_0_THEN_1_ELSE_IF_cs_EQ_1_THEN_2_ELSE__ETC___d10 = (tUInt8)1u;
    break;
  case (tUInt8)1u:
    DEF_IF_cs_EQ_0_THEN_1_ELSE_IF_cs_EQ_1_THEN_2_ELSE__ETC___d10 = (tUInt8)2u;
    break;
  case (tUInt8)2u:
    DEF_IF_cs_EQ_0_THEN_1_ELSE_IF_cs_EQ_1_THEN_2_ELSE__ETC___d10 = (tUInt8)0u;
    break;
  default:
    DEF_IF_cs_EQ_0_THEN_1_ELSE_IF_cs_EQ_1_THEN_2_ELSE__ETC___d10 = DEF_cs__h74;
  }
  switch (DEF_IF_cs_EQ_0_THEN_1_ELSE_IF_cs_EQ_1_THEN_2_ELSE__ETC___d10) {
  case (tUInt8)0u:
    DEF_IF_IF_cs_EQ_0_THEN_1_ELSE_IF_cs_EQ_1_THEN_2_EL_ETC___d16 = __str_literal_4;
    break;
  case (tUInt8)1u:
    DEF_IF_IF_cs_EQ_0_THEN_1_ELSE_IF_cs_EQ_1_THEN_2_EL_ETC___d16 = __str_literal_1;
    break;
  case (tUInt8)2u:
    DEF_IF_IF_cs_EQ_0_THEN_1_ELSE_IF_cs_EQ_1_THEN_2_EL_ETC___d16 = __str_literal_2;
    break;
  default:
    DEF_IF_IF_cs_EQ_0_THEN_1_ELSE_IF_cs_EQ_1_THEN_2_EL_ETC___d16 = __str_literal_3;
  }
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_display(sim_hdl,
		   this,
		   "s,s",
		   &__str_literal_5,
		   &DEF_IF_cs_EQ_1_THEN_STR_Yellow_ELSE_IF_cs_EQ_2_THE_ETC___d7);
    dollar_display(sim_hdl,
		   this,
		   "s,s",
		   &__str_literal_6,
		   &DEF_IF_IF_cs_EQ_0_THEN_1_ELSE_IF_cs_EQ_1_THEN_2_EL_ETC___d16);
  }
  INST_cs.METH_write(DEF_IF_cs_EQ_0_THEN_1_ELSE_IF_cs_EQ_1_THEN_2_ELSE__ETC___d10);
}


/* Methods */


/* Reset routines */

void MOD_mkTestbench::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_cs.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkTestbench::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkTestbench::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_cs.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkTestbench::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 5u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_begin_state_change", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_begin_state_change", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cs__h74", 2u);
  num = INST_cs.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkTestbench::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkTestbench &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkTestbench::vcd_defs(tVCDDumpType dt, MOD_mkTestbench &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_CAN_FIRE_RL_begin_state_change) != DEF_CAN_FIRE_RL_begin_state_change)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_begin_state_change, 1u);
	backing.DEF_CAN_FIRE_RL_begin_state_change = DEF_CAN_FIRE_RL_begin_state_change;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_begin_state_change) != DEF_WILL_FIRE_RL_begin_state_change)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_begin_state_change, 1u);
	backing.DEF_WILL_FIRE_RL_begin_state_change = DEF_WILL_FIRE_RL_begin_state_change;
      }
      ++num;
      if ((backing.DEF_cs__h74) != DEF_cs__h74)
      {
	vcd_write_val(sim_hdl, num, DEF_cs__h74, 2u);
	backing.DEF_cs__h74 = DEF_cs__h74;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_begin_state_change, 1u);
      backing.DEF_CAN_FIRE_RL_begin_state_change = DEF_CAN_FIRE_RL_begin_state_change;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_begin_state_change, 1u);
      backing.DEF_WILL_FIRE_RL_begin_state_change = DEF_WILL_FIRE_RL_begin_state_change;
      vcd_write_val(sim_hdl, num++, DEF_cs__h74, 2u);
      backing.DEF_cs__h74 = DEF_cs__h74;
    }
}

void MOD_mkTestbench::vcd_prims(tVCDDumpType dt, MOD_mkTestbench &backing)
{
  INST_cs.dump_VCD(dt, backing.INST_cs);
}
