{
    "mults_auto_none/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_none/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_base_multiply_generated.blif",
        "max_rss(MiB)": 143.5,
        "exec_time(ms)": 1623.1,
        "simulation_time(ms)": 1479.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 637,
        "latch": 71,
        "generic logic size": 4,
        "Longest Path": 26,
        "Average Path": 6,
        "Estimated LUTs": 637,
        "Total Node": 709
    },
    "mults_auto_none/bm_base_multiply/k6_N10_40nm": {
        "test_name": "mults_auto_none/bm_base_multiply/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_base_multiply_generated.blif",
        "max_rss(MiB)": 144.5,
        "exec_time(ms)": 1789.8,
        "simulation_time(ms)": 1693.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 795,
        "latch": 71,
        "generic logic size": 6,
        "Longest Path": 26,
        "Average Path": 6,
        "Estimated LUTs": 795,
        "Total Node": 867
    },
    "mults_auto_none/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_none/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match1_str_arch_generated.blif",
        "max_rss(MiB)": 334.2,
        "exec_time(ms)": 3093.5,
        "simulation_time(ms)": 2880.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 2008,
        "latch": 72,
        "generic logic size": 4,
        "Longest Path": 74,
        "Average Path": 6,
        "Estimated LUTs": 2008,
        "Total Node": 2081
    },
    "mults_auto_none/bm_match1_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_none/bm_match1_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match1_str_arch_generated.blif",
        "max_rss(MiB)": 612.5,
        "exec_time(ms)": 4793,
        "simulation_time(ms)": 4555.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 3872,
        "latch": 72,
        "generic logic size": 6,
        "Longest Path": 74,
        "Average Path": 6,
        "Estimated LUTs": 3872,
        "Total Node": 3945
    },
    "mults_auto_none/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_none/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match2_str_arch_generated.blif",
        "max_rss(MiB)": 249.8,
        "exec_time(ms)": 2880,
        "simulation_time(ms)": 2640.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 1031,
        "latch": 54,
        "Adder": 173,
        "generic logic size": 4,
        "Longest Path": 32,
        "Average Path": 7,
        "Estimated LUTs": 1031,
        "Total Node": 1259
    },
    "mults_auto_none/bm_match2_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_none/bm_match2_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match2_str_arch_generated.blif",
        "max_rss(MiB)": 489.7,
        "exec_time(ms)": 4139.2,
        "simulation_time(ms)": 3946.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 3211,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 32,
        "Average Path": 7,
        "Estimated LUTs": 3211,
        "Total Node": 3266
    },
    "mults_auto_none/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_none/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match3_str_arch_generated.blif",
        "max_rss(MiB)": 119.1,
        "exec_time(ms)": 1052.8,
        "simulation_time(ms)": 817,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 287,
        "latch": 54,
        "Adder": 50,
        "generic logic size": 4,
        "Longest Path": 31,
        "Average Path": 5,
        "Estimated LUTs": 287,
        "Total Node": 392
    },
    "mults_auto_none/bm_match3_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_none/bm_match3_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match3_str_arch_generated.blif",
        "max_rss(MiB)": 90.9,
        "exec_time(ms)": 725.6,
        "simulation_time(ms)": 673.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 375,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 58,
        "Average Path": 5,
        "Estimated LUTs": 375,
        "Total Node": 430
    },
    "mults_auto_none/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_none/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match4_str_arch_generated.blif",
        "max_rss(MiB)": 217.5,
        "exec_time(ms)": 2459.1,
        "simulation_time(ms)": 2170.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 837,
        "latch": 108,
        "Adder": 74,
        "generic logic size": 4,
        "Longest Path": 49,
        "Average Path": 5,
        "Estimated LUTs": 837,
        "Total Node": 1020
    },
    "mults_auto_none/bm_match4_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_none/bm_match4_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match4_str_arch_generated.blif",
        "max_rss(MiB)": 238.4,
        "exec_time(ms)": 2527.9,
        "simulation_time(ms)": 2407.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 1367,
        "latch": 108,
        "generic logic size": 6,
        "Longest Path": 49,
        "Average Path": 5,
        "Estimated LUTs": 1367,
        "Total Node": 1476
    },
    "mults_auto_none/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_none/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match5_str_arch_generated.blif",
        "max_rss(MiB)": 288.1,
        "exec_time(ms)": 2865.8,
        "simulation_time(ms)": 2571.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 1452,
        "latch": 54,
        "Adder": 125,
        "generic logic size": 4,
        "Longest Path": 34,
        "Average Path": 6,
        "Estimated LUTs": 1452,
        "Total Node": 1632
    },
    "mults_auto_none/bm_match5_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_none/bm_match5_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match5_str_arch_generated.blif",
        "max_rss(MiB)": 319.7,
        "exec_time(ms)": 3560,
        "simulation_time(ms)": 3432,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 2147,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 6,
        "Estimated LUTs": 2147,
        "Total Node": 2202
    },
    "mults_auto_none/multiply_hard_block/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_none/multiply_hard_block/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "multiply_hard_block_generated.blif",
        "max_rss(MiB)": 55.6,
        "exec_time(ms)": 124.7,
        "simulation_time(ms)": 17,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 8,
        "logic element": 26,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 26,
        "Total Node": 26
    },
    "mults_auto_none/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_none/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "twobits_arithmetic_multiply_generated.blif",
        "max_rss(MiB)": 54.8,
        "exec_time(ms)": 112,
        "simulation_time(ms)": 5.6,
        "test_coverage(%)": 92.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 21,
        "latch": 4,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 26
    },
    "mults_auto_none/twobits_arithmetic_multiply/k6_N10_40nm": {
        "test_name": "mults_auto_none/twobits_arithmetic_multiply/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "twobits_arithmetic_multiply_generated.blif",
        "max_rss(MiB)": 37.6,
        "exec_time(ms)": 23.4,
        "simulation_time(ms)": 5.6,
        "test_coverage(%)": 92.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 21,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 26
    },
    "mults_auto_none/bm_base_multiply/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_none/bm_base_multiply/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "generated_blif": "bm_base_multiply_generated.blif",
        "max_rss(MiB)": 10,
        "exec_time(ms)": 689.2,
        "simulation_time(ms)": 656.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 637,
        "latch": 71,
        "generic logic size": 5,
        "Longest Path": 26,
        "Average Path": 6,
        "Estimated LUTs": 637,
        "Total Node": 709
    },
    "mults_auto_none/bm_base_multiply/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_none/bm_base_multiply/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_base_multiply_generated.blif",
        "max_rss(MiB)": 9.9,
        "exec_time(ms)": 686.4,
        "simulation_time(ms)": 656.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 637,
        "latch": 71,
        "generic logic size": 6,
        "Longest Path": 26,
        "Average Path": 6,
        "Estimated LUTs": 637,
        "Total Node": 709
    },
    "mults_auto_none/bm_match1_str_arch/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_none/bm_match1_str_arch/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match1_str_arch_generated.blif",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 1983.1,
        "simulation_time(ms)": 1935.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 2008,
        "latch": 72,
        "generic logic size": 5,
        "Longest Path": 74,
        "Average Path": 6,
        "Estimated LUTs": 2008,
        "Total Node": 2081
    },
    "mults_auto_none/bm_match1_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_none/bm_match1_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match1_str_arch_generated.blif",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 2021.4,
        "simulation_time(ms)": 1975.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 2008,
        "latch": 72,
        "generic logic size": 6,
        "Longest Path": 74,
        "Average Path": 6,
        "Estimated LUTs": 2008,
        "Total Node": 2081
    },
    "mults_auto_none/bm_match2_str_arch/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_none/bm_match2_str_arch/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match2_str_arch_generated.blif",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 1250.4,
        "simulation_time(ms)": 1220.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 1347,
        "latch": 54,
        "generic logic size": 5,
        "Longest Path": 32,
        "Average Path": 7,
        "Estimated LUTs": 1347,
        "Total Node": 1402
    },
    "mults_auto_none/bm_match2_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_none/bm_match2_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match2_str_arch_generated.blif",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 1281.3,
        "simulation_time(ms)": 1243,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 1347,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 32,
        "Average Path": 7,
        "Estimated LUTs": 1347,
        "Total Node": 1402
    },
    "mults_auto_none/bm_match3_str_arch/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_none/bm_match3_str_arch/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match3_str_arch_generated.blif",
        "max_rss(MiB)": 9.5,
        "exec_time(ms)": 404.9,
        "simulation_time(ms)": 380.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 375,
        "latch": 54,
        "generic logic size": 5,
        "Longest Path": 58,
        "Average Path": 5,
        "Estimated LUTs": 375,
        "Total Node": 430
    },
    "mults_auto_none/bm_match3_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_none/bm_match3_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match3_str_arch_generated.blif",
        "max_rss(MiB)": 9.5,
        "exec_time(ms)": 427.6,
        "simulation_time(ms)": 401.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 375,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 58,
        "Average Path": 5,
        "Estimated LUTs": 375,
        "Total Node": 430
    },
    "mults_auto_none/bm_match4_str_arch/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_none/bm_match4_str_arch/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match4_str_arch_generated.blif",
        "max_rss(MiB)": 10.9,
        "exec_time(ms)": 1125.9,
        "simulation_time(ms)": 1087,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 979,
        "latch": 108,
        "generic logic size": 5,
        "Longest Path": 49,
        "Average Path": 5,
        "Estimated LUTs": 979,
        "Total Node": 1088
    },
    "mults_auto_none/bm_match4_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_none/bm_match4_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match4_str_arch_generated.blif",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 1110.6,
        "simulation_time(ms)": 1078.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 979,
        "latch": 108,
        "generic logic size": 6,
        "Longest Path": 49,
        "Average Path": 5,
        "Estimated LUTs": 979,
        "Total Node": 1088
    },
    "mults_auto_none/bm_match5_str_arch/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_none/bm_match5_str_arch/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match5_str_arch_generated.blif",
        "max_rss(MiB)": 11.5,
        "exec_time(ms)": 1406.7,
        "simulation_time(ms)": 1370.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 1681,
        "latch": 54,
        "generic logic size": 5,
        "Longest Path": 34,
        "Average Path": 6,
        "Estimated LUTs": 1681,
        "Total Node": 1736
    },
    "mults_auto_none/bm_match5_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_none/bm_match5_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match5_str_arch_generated.blif",
        "max_rss(MiB)": 11.6,
        "exec_time(ms)": 1271.1,
        "simulation_time(ms)": 1235.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 1681,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 6,
        "Estimated LUTs": 1681,
        "Total Node": 1736
    },
    "mults_auto_none/multiply_hard_block/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_none/multiply_hard_block/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "generated_blif": "multiply_hard_block_generated.blif",
        "max_rss(MiB)": 9,
        "exec_time(ms)": 27.9,
        "simulation_time(ms)": 9.2,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 8,
        "logic element": 26,
        "generic logic size": 5,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 26,
        "Total Node": 26
    },
    "mults_auto_none/multiply_hard_block/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_none/multiply_hard_block/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "multiply_hard_block_generated.blif",
        "max_rss(MiB)": 8.9,
        "exec_time(ms)": 27.4,
        "simulation_time(ms)": 8.9,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 8,
        "logic element": 26,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 26,
        "Total Node": 26
    },
    "mults_auto_none/twobits_arithmetic_multiply/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_none/twobits_arithmetic_multiply/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "generated_blif": "twobits_arithmetic_multiply_generated.blif",
        "max_rss(MiB)": 9,
        "exec_time(ms)": 21.7,
        "simulation_time(ms)": 3.5,
        "test_coverage(%)": 92.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 21,
        "latch": 4,
        "generic logic size": 5,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 26
    },
    "mults_auto_none/twobits_arithmetic_multiply/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_none/twobits_arithmetic_multiply/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "twobits_arithmetic_multiply_generated.blif",
        "max_rss(MiB)": 8.9,
        "exec_time(ms)": 21.8,
        "simulation_time(ms)": 2.9,
        "test_coverage(%)": 92.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 21,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 26
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "generated_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
