{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 23:44:22 2019 " "Info: Processing started: Wed May 08 23:44:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 4 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock register register state\[4\]~reg0 PCSource\[0\]~reg0 500.0 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 500.0 MHz between source register \"state\[4\]~reg0\" and destination register \"PCSource\[0\]~reg0\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.715 ns + Longest register register " "Info: + Longest register to register delay is 1.715 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state\[4\]~reg0 1 REG LCFF_X31_Y1_N19 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y1_N19; Fanout = 18; REG Node = 'state\[4\]~reg0'" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[4]~reg0 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 46 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.357 ns) 0.646 ns PCSource\[0\]~0 2 COMB LCCOMB_X31_Y1_N8 2 " "Info: 2: + IC(0.289 ns) + CELL(0.357 ns) = 0.646 ns; Loc. = LCCOMB_X31_Y1_N8; Fanout = 2; COMB Node = 'PCSource\[0\]~0'" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { state[4]~reg0 PCSource[0]~0 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.746 ns) 1.715 ns PCSource\[0\]~reg0 3 REG LCFF_X30_Y1_N3 1 " "Info: 3: + IC(0.323 ns) + CELL(0.746 ns) = 1.715 ns; Loc. = LCFF_X30_Y1_N3; Fanout = 1; REG Node = 'PCSource\[0\]~reg0'" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.069 ns" { PCSource[0]~0 PCSource[0]~reg0 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 46 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.103 ns ( 64.31 % ) " "Info: Total cell delay = 1.103 ns ( 64.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.612 ns ( 35.69 % ) " "Info: Total interconnect delay = 0.612 ns ( 35.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.715 ns" { state[4]~reg0 PCSource[0]~0 PCSource[0]~reg0 } "NODE_NAME" } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "1.715 ns" { state[4]~reg0 {} PCSource[0]~0 {} PCSource[0]~reg0 {} } { 0.000ns 0.289ns 0.323ns } { 0.000ns 0.357ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.490 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clock~clkctrl'" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 2.490 ns PCSource\[0\]~reg0 3 REG LCFF_X30_Y1_N3 1 " "Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X30_Y1_N3; Fanout = 1; REG Node = 'PCSource\[0\]~reg0'" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { clock~clkctrl PCSource[0]~reg0 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 46 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.12 % ) " "Info: Total cell delay = 1.472 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.018 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clock clock~clkctrl PCSource[0]~reg0 } "NODE_NAME" } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clock {} clock~combout {} clock~clkctrl {} PCSource[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.492 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clock~clkctrl'" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.618 ns) 2.492 ns state\[4\]~reg0 3 REG LCFF_X31_Y1_N19 18 " "Info: 3: + IC(0.677 ns) + CELL(0.618 ns) = 2.492 ns; Loc. = LCFF_X31_Y1_N19; Fanout = 18; REG Node = 'state\[4\]~reg0'" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { clock~clkctrl state[4]~reg0 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 46 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.07 % ) " "Info: Total cell delay = 1.472 ns ( 59.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.020 ns ( 40.93 % ) " "Info: Total interconnect delay = 1.020 ns ( 40.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { clock clock~clkctrl state[4]~reg0 } "NODE_NAME" } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { clock {} clock~combout {} clock~clkctrl {} state[4]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clock clock~clkctrl PCSource[0]~reg0 } "NODE_NAME" } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clock {} clock~combout {} clock~clkctrl {} PCSource[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { clock clock~clkctrl state[4]~reg0 } "NODE_NAME" } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { clock {} clock~combout {} clock~clkctrl {} state[4]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 46 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 46 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.715 ns" { state[4]~reg0 PCSource[0]~0 PCSource[0]~reg0 } "NODE_NAME" } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "1.715 ns" { state[4]~reg0 {} PCSource[0]~0 {} PCSource[0]~reg0 {} } { 0.000ns 0.289ns 0.323ns } { 0.000ns 0.357ns 0.746ns } "" } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clock clock~clkctrl PCSource[0]~reg0 } "NODE_NAME" } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clock {} clock~combout {} clock~clkctrl {} PCSource[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { clock clock~clkctrl state[4]~reg0 } "NODE_NAME" } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { clock {} clock~combout {} clock~clkctrl {} state[4]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCSource[0]~reg0 } "NODE_NAME" } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { PCSource[0]~reg0 {} } {  } {  } "" } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 46 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "state\[1\]~reg0DUPLICATE funct\[2\] clock 6.242 ns register " "Info: tsu for register \"state\[1\]~reg0DUPLICATE\" (data pin = \"funct\[2\]\", clock pin = \"clock\") is 6.242 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.644 ns + Longest pin register " "Info: + Longest pin to register delay is 8.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns funct\[2\] 1 PIN PIN_AA8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA8; Fanout = 1; PIN Node = 'funct\[2\]'" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { funct[2] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.789 ns) + CELL(0.154 ns) 5.800 ns state\[2\]~2 2 COMB LCCOMB_X38_Y20_N18 4 " "Info: 2: + IC(4.789 ns) + CELL(0.154 ns) = 5.800 ns; Loc. = LCCOMB_X38_Y20_N18; Fanout = 4; COMB Node = 'state\[2\]~2'" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.943 ns" { funct[2] state[2]~2 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.417 ns) + CELL(0.272 ns) 8.489 ns state~5DUPLICATE 3 COMB LCCOMB_X31_Y1_N14 1 " "Info: 3: + IC(2.417 ns) + CELL(0.272 ns) = 8.489 ns; Loc. = LCCOMB_X31_Y1_N14; Fanout = 1; COMB Node = 'state~5DUPLICATE'" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { state[2]~2 state~5DUPLICATE } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 8.644 ns state\[1\]~reg0DUPLICATE 4 REG LCFF_X31_Y1_N15 5 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 8.644 ns; Loc. = LCFF_X31_Y1_N15; Fanout = 5; REG Node = 'state\[1\]~reg0DUPLICATE'" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { state~5DUPLICATE state[1]~reg0DUPLICATE } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.438 ns ( 16.64 % ) " "Info: Total cell delay = 1.438 ns ( 16.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.206 ns ( 83.36 % ) " "Info: Total interconnect delay = 7.206 ns ( 83.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "8.644 ns" { funct[2] state[2]~2 state~5DUPLICATE state[1]~reg0DUPLICATE } "NODE_NAME" } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "8.644 ns" { funct[2] {} funct[2]~combout {} state[2]~2 {} state~5DUPLICATE {} state[1]~reg0DUPLICATE {} } { 0.000ns 0.000ns 4.789ns 2.417ns 0.000ns } { 0.000ns 0.857ns 0.154ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 46 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.492 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clock~clkctrl'" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.618 ns) 2.492 ns state\[1\]~reg0DUPLICATE 3 REG LCFF_X31_Y1_N15 5 " "Info: 3: + IC(0.677 ns) + CELL(0.618 ns) = 2.492 ns; Loc. = LCFF_X31_Y1_N15; Fanout = 5; REG Node = 'state\[1\]~reg0DUPLICATE'" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { clock~clkctrl state[1]~reg0DUPLICATE } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.07 % ) " "Info: Total cell delay = 1.472 ns ( 59.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.020 ns ( 40.93 % ) " "Info: Total interconnect delay = 1.020 ns ( 40.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { clock clock~clkctrl state[1]~reg0DUPLICATE } "NODE_NAME" } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { clock {} clock~combout {} clock~clkctrl {} state[1]~reg0DUPLICATE {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "8.644 ns" { funct[2] state[2]~2 state~5DUPLICATE state[1]~reg0DUPLICATE } "NODE_NAME" } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "8.644 ns" { funct[2] {} funct[2]~combout {} state[2]~2 {} state~5DUPLICATE {} state[1]~reg0DUPLICATE {} } { 0.000ns 0.000ns 4.789ns 2.417ns 0.000ns } { 0.000ns 0.857ns 0.154ns 0.272ns 0.155ns } "" } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { clock clock~clkctrl state[1]~reg0DUPLICATE } "NODE_NAME" } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { clock {} clock~combout {} clock~clkctrl {} state[1]~reg0DUPLICATE {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock ALUSrcB\[0\] ALUSrcB\[0\]~reg0 7.287 ns register " "Info: tco from clock \"clock\" to destination pin \"ALUSrcB\[0\]\" through register \"ALUSrcB\[0\]~reg0\" is 7.287 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.492 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clock~clkctrl'" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.618 ns) 2.492 ns ALUSrcB\[0\]~reg0 3 REG LCFF_X31_Y1_N1 1 " "Info: 3: + IC(0.677 ns) + CELL(0.618 ns) = 2.492 ns; Loc. = LCFF_X31_Y1_N1; Fanout = 1; REG Node = 'ALUSrcB\[0\]~reg0'" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { clock~clkctrl ALUSrcB[0]~reg0 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 46 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.07 % ) " "Info: Total cell delay = 1.472 ns ( 59.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.020 ns ( 40.93 % ) " "Info: Total interconnect delay = 1.020 ns ( 40.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { clock clock~clkctrl ALUSrcB[0]~reg0 } "NODE_NAME" } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { clock {} clock~combout {} clock~clkctrl {} ALUSrcB[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 46 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.701 ns + Longest register pin " "Info: + Longest register to pin delay is 4.701 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALUSrcB\[0\]~reg0 1 REG LCFF_X31_Y1_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y1_N1; Fanout = 1; REG Node = 'ALUSrcB\[0\]~reg0'" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUSrcB[0]~reg0 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 46 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.655 ns) + CELL(2.046 ns) 4.701 ns ALUSrcB\[0\] 2 PIN PIN_B9 0 " "Info: 2: + IC(2.655 ns) + CELL(2.046 ns) = 4.701 ns; Loc. = PIN_B9; Fanout = 0; PIN Node = 'ALUSrcB\[0\]'" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.701 ns" { ALUSrcB[0]~reg0 ALUSrcB[0] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.046 ns ( 43.52 % ) " "Info: Total cell delay = 2.046 ns ( 43.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.655 ns ( 56.48 % ) " "Info: Total interconnect delay = 2.655 ns ( 56.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.701 ns" { ALUSrcB[0]~reg0 ALUSrcB[0] } "NODE_NAME" } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "4.701 ns" { ALUSrcB[0]~reg0 {} ALUSrcB[0] {} } { 0.000ns 2.655ns } { 0.000ns 2.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { clock clock~clkctrl ALUSrcB[0]~reg0 } "NODE_NAME" } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { clock {} clock~combout {} clock~clkctrl {} ALUSrcB[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.701 ns" { ALUSrcB[0]~reg0 ALUSrcB[0] } "NODE_NAME" } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "4.701 ns" { ALUSrcB[0]~reg0 {} ALUSrcB[0] {} } { 0.000ns 2.655ns } { 0.000ns 2.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "state\[1\]~reg0DUPLICATE funct\[5\] clock -3.306 ns register " "Info: th for register \"state\[1\]~reg0DUPLICATE\" (data pin = \"funct\[5\]\", clock pin = \"clock\") is -3.306 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.492 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clock~clkctrl'" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.618 ns) 2.492 ns state\[1\]~reg0DUPLICATE 3 REG LCFF_X31_Y1_N15 5 " "Info: 3: + IC(0.677 ns) + CELL(0.618 ns) = 2.492 ns; Loc. = LCFF_X31_Y1_N15; Fanout = 5; REG Node = 'state\[1\]~reg0DUPLICATE'" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { clock~clkctrl state[1]~reg0DUPLICATE } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.07 % ) " "Info: Total cell delay = 1.472 ns ( 59.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.020 ns ( 40.93 % ) " "Info: Total interconnect delay = 1.020 ns ( 40.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { clock clock~clkctrl state[1]~reg0DUPLICATE } "NODE_NAME" } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { clock {} clock~combout {} clock~clkctrl {} state[1]~reg0DUPLICATE {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 46 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.947 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.947 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns funct\[5\] 1 PIN PIN_C6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_C6; Fanout = 4; PIN Node = 'funct\[5\]'" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { funct[5] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.588 ns) + CELL(0.357 ns) 5.792 ns state~5DUPLICATE 2 COMB LCCOMB_X31_Y1_N14 1 " "Info: 2: + IC(4.588 ns) + CELL(0.357 ns) = 5.792 ns; Loc. = LCCOMB_X31_Y1_N14; Fanout = 1; COMB Node = 'state~5DUPLICATE'" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.945 ns" { funct[5] state~5DUPLICATE } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.947 ns state\[1\]~reg0DUPLICATE 3 REG LCFF_X31_Y1_N15 5 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.947 ns; Loc. = LCFF_X31_Y1_N15; Fanout = 5; REG Node = 'state\[1\]~reg0DUPLICATE'" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { state~5DUPLICATE state[1]~reg0DUPLICATE } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 22.85 % ) " "Info: Total cell delay = 1.359 ns ( 22.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.588 ns ( 77.15 % ) " "Info: Total interconnect delay = 4.588 ns ( 77.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "5.947 ns" { funct[5] state~5DUPLICATE state[1]~reg0DUPLICATE } "NODE_NAME" } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "5.947 ns" { funct[5] {} funct[5]~combout {} state~5DUPLICATE {} state[1]~reg0DUPLICATE {} } { 0.000ns 0.000ns 4.588ns 0.000ns } { 0.000ns 0.847ns 0.357ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { clock clock~clkctrl state[1]~reg0DUPLICATE } "NODE_NAME" } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { clock {} clock~combout {} clock~clkctrl {} state[1]~reg0DUPLICATE {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "5.947 ns" { funct[5] state~5DUPLICATE state[1]~reg0DUPLICATE } "NODE_NAME" } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "5.947 ns" { funct[5] {} funct[5]~combout {} state~5DUPLICATE {} state[1]~reg0DUPLICATE {} } { 0.000ns 0.000ns 4.588ns 0.000ns } { 0.000ns 0.847ns 0.357ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "239 " "Info: Peak virtual memory: 239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 08 23:44:22 2019 " "Info: Processing ended: Wed May 08 23:44:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
