Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Dec  3 16:32:41 2022
| Host         : DESKTOP-IR34L4A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cronometro_con_display_timing_summary_routed.rpt -pb cronometro_con_display_timing_summary_routed.pb -rpx cronometro_con_display_timing_summary_routed.rpx -warn_on_violation
| Design       : cronometro_con_display
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.890        0.000                      0                   86        0.225        0.000                      0                   86        4.500        0.000                       0                    61  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.890        0.000                      0                   86        0.225        0.000                      0                   86        4.500        0.000                       0                    61  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.890ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.890ns  (required time - arrival time)
  Source:                 Cron/div/conteggio_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cron/div/conteggio_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 0.828ns (20.591%)  route 3.193ns (79.409%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.638     5.190    Cron/div/clk_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  Cron/div/conteggio_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.456     5.646 f  Cron/div/conteggio_reg[2]/Q
                         net (fo=2, routed)           0.702     6.347    Cron/div/conteggio_reg_n_0_[2]
    SLICE_X5Y49          LUT4 (Prop_lut4_I0_O)        0.124     6.471 r  Cron/div/conteggio[26]_i_6/O
                         net (fo=1, routed)           0.861     7.333    Cron/div/conteggio[26]_i_6_n_0
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.124     7.457 r  Cron/div/conteggio[26]_i_2/O
                         net (fo=27, routed)          1.630     9.087    Cron/div/conteggio[26]_i_2_n_0
    SLICE_X6Y53          LUT4 (Prop_lut4_I0_O)        0.124     9.211 r  Cron/div/conteggio[18]_i_1/O
                         net (fo=1, routed)           0.000     9.211    Cron/div/conteggio[18]
    SLICE_X6Y53          FDRE                                         r  Cron/div/conteggio_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.504    14.875    Cron/div/clk_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  Cron/div/conteggio_reg[18]/C
                         clock pessimism              0.180    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X6Y53          FDRE (Setup_fdre_C_D)        0.081    15.101    Cron/div/conteggio_reg[18]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                  5.890    

Slack (MET) :             5.899ns  (required time - arrival time)
  Source:                 Cron/div/conteggio_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cron/div/conteggio_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 0.856ns (21.140%)  route 3.193ns (78.859%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.638     5.190    Cron/div/clk_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  Cron/div/conteggio_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.456     5.646 f  Cron/div/conteggio_reg[2]/Q
                         net (fo=2, routed)           0.702     6.347    Cron/div/conteggio_reg_n_0_[2]
    SLICE_X5Y49          LUT4 (Prop_lut4_I0_O)        0.124     6.471 r  Cron/div/conteggio[26]_i_6/O
                         net (fo=1, routed)           0.861     7.333    Cron/div/conteggio[26]_i_6_n_0
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.124     7.457 r  Cron/div/conteggio[26]_i_2/O
                         net (fo=27, routed)          1.630     9.087    Cron/div/conteggio[26]_i_2_n_0
    SLICE_X6Y53          LUT4 (Prop_lut4_I0_O)        0.152     9.239 r  Cron/div/conteggio[20]_i_1/O
                         net (fo=1, routed)           0.000     9.239    Cron/div/conteggio[20]
    SLICE_X6Y53          FDRE                                         r  Cron/div/conteggio_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.504    14.875    Cron/div/clk_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  Cron/div/conteggio_reg[20]/C
                         clock pessimism              0.180    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X6Y53          FDRE (Setup_fdre_C_D)        0.118    15.138    Cron/div/conteggio_reg[20]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                          -9.239    
  -------------------------------------------------------------------
                         slack                                  5.899    

Slack (MET) :             6.007ns  (required time - arrival time)
  Source:                 Cron/cont_secondi/contatore/conteggio_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cron/cont_minuti/contatore/conteggio_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.492ns  (logic 0.828ns (23.709%)  route 2.664ns (76.291%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.621     5.172    Cron/cont_secondi/contatore/clk_IBUF_BUFG
    SLICE_X5Y53          FDRE                                         r  Cron/cont_secondi/contatore/conteggio_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  Cron/cont_secondi/contatore/conteggio_reg[4]/Q
                         net (fo=7, routed)           0.874     6.502    Cron/cont_secondi/contatore/seconds[4]
    SLICE_X3Y53          LUT4 (Prop_lut4_I2_O)        0.124     6.626 f  Cron/cont_secondi/contatore/conteggio[5]_i_3/O
                         net (fo=6, routed)           0.444     7.070    Cron/cont_secondi/contatore/conteggio[5]_i_3_n_0
    SLICE_X3Y55          LUT4 (Prop_lut4_I3_O)        0.124     7.194 r  Cron/cont_secondi/contatore/conteggio[5]_i_2/O
                         net (fo=7, routed)           0.960     8.154    Cron/cont_minuti/contatore/E[0]
    SLICE_X3Y54          LUT5 (Prop_lut5_I0_O)        0.124     8.278 r  Cron/cont_minuti/contatore/conteggio[5]_i_1/O
                         net (fo=3, routed)           0.387     8.665    Cron/cont_minuti/contatore/conteggio[5]_i_1_n_0
    SLICE_X3Y54          FDRE                                         r  Cron/cont_minuti/contatore/conteggio_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.506    14.877    Cron/cont_minuti/contatore/clk_IBUF_BUFG
    SLICE_X3Y54          FDRE                                         r  Cron/cont_minuti/contatore/conteggio_reg[3]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    14.672    Cron/cont_minuti/contatore/conteggio_reg[3]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  6.007    

Slack (MET) :             6.007ns  (required time - arrival time)
  Source:                 Cron/cont_secondi/contatore/conteggio_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cron/cont_minuti/contatore/conteggio_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.492ns  (logic 0.828ns (23.709%)  route 2.664ns (76.291%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.621     5.172    Cron/cont_secondi/contatore/clk_IBUF_BUFG
    SLICE_X5Y53          FDRE                                         r  Cron/cont_secondi/contatore/conteggio_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  Cron/cont_secondi/contatore/conteggio_reg[4]/Q
                         net (fo=7, routed)           0.874     6.502    Cron/cont_secondi/contatore/seconds[4]
    SLICE_X3Y53          LUT4 (Prop_lut4_I2_O)        0.124     6.626 f  Cron/cont_secondi/contatore/conteggio[5]_i_3/O
                         net (fo=6, routed)           0.444     7.070    Cron/cont_secondi/contatore/conteggio[5]_i_3_n_0
    SLICE_X3Y55          LUT4 (Prop_lut4_I3_O)        0.124     7.194 r  Cron/cont_secondi/contatore/conteggio[5]_i_2/O
                         net (fo=7, routed)           0.960     8.154    Cron/cont_minuti/contatore/E[0]
    SLICE_X3Y54          LUT5 (Prop_lut5_I0_O)        0.124     8.278 r  Cron/cont_minuti/contatore/conteggio[5]_i_1/O
                         net (fo=3, routed)           0.387     8.665    Cron/cont_minuti/contatore/conteggio[5]_i_1_n_0
    SLICE_X3Y54          FDRE                                         r  Cron/cont_minuti/contatore/conteggio_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.506    14.877    Cron/cont_minuti/contatore/clk_IBUF_BUFG
    SLICE_X3Y54          FDRE                                         r  Cron/cont_minuti/contatore/conteggio_reg[4]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    14.672    Cron/cont_minuti/contatore/conteggio_reg[4]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  6.007    

Slack (MET) :             6.007ns  (required time - arrival time)
  Source:                 Cron/cont_secondi/contatore/conteggio_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cron/cont_minuti/contatore/conteggio_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.492ns  (logic 0.828ns (23.709%)  route 2.664ns (76.291%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.621     5.172    Cron/cont_secondi/contatore/clk_IBUF_BUFG
    SLICE_X5Y53          FDRE                                         r  Cron/cont_secondi/contatore/conteggio_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  Cron/cont_secondi/contatore/conteggio_reg[4]/Q
                         net (fo=7, routed)           0.874     6.502    Cron/cont_secondi/contatore/seconds[4]
    SLICE_X3Y53          LUT4 (Prop_lut4_I2_O)        0.124     6.626 f  Cron/cont_secondi/contatore/conteggio[5]_i_3/O
                         net (fo=6, routed)           0.444     7.070    Cron/cont_secondi/contatore/conteggio[5]_i_3_n_0
    SLICE_X3Y55          LUT4 (Prop_lut4_I3_O)        0.124     7.194 r  Cron/cont_secondi/contatore/conteggio[5]_i_2/O
                         net (fo=7, routed)           0.960     8.154    Cron/cont_minuti/contatore/E[0]
    SLICE_X3Y54          LUT5 (Prop_lut5_I0_O)        0.124     8.278 r  Cron/cont_minuti/contatore/conteggio[5]_i_1/O
                         net (fo=3, routed)           0.387     8.665    Cron/cont_minuti/contatore/conteggio[5]_i_1_n_0
    SLICE_X3Y54          FDRE                                         r  Cron/cont_minuti/contatore/conteggio_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.506    14.877    Cron/cont_minuti/contatore/clk_IBUF_BUFG
    SLICE_X3Y54          FDRE                                         r  Cron/cont_minuti/contatore/conteggio_reg[5]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    14.672    Cron/cont_minuti/contatore/conteggio_reg[5]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  6.007    

Slack (MET) :             6.126ns  (required time - arrival time)
  Source:                 Cron/div/conteggio_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cron/div/conteggio_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 2.127ns (54.962%)  route 1.743ns (45.038%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.621     5.172    Cron/div/clk_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  Cron/div/conteggio_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  Cron/div/conteggio_reg[0]/Q
                         net (fo=3, routed)           0.883     6.511    Cron/div/conteggio_reg_n_0_[0]
    SLICE_X4Y49          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.091 r  Cron/div/conteggio0_carry/CO[3]
                         net (fo=1, routed)           0.001     7.092    Cron/div/conteggio0_carry_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.206 r  Cron/div/conteggio0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.206    Cron/div/conteggio0_carry__0_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  Cron/div/conteggio0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.320    Cron/div/conteggio0_carry__1_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  Cron/div/conteggio0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.434    Cron/div/conteggio0_carry__2_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  Cron/div/conteggio0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.548    Cron/div/conteggio0_carry__3_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.662 r  Cron/div/conteggio0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.662    Cron/div/conteggio0_carry__4_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.884 r  Cron/div/conteggio0_carry__5/O[0]
                         net (fo=1, routed)           0.860     8.743    Cron/div/conteggio0_carry__5_n_7
    SLICE_X5Y55          LUT4 (Prop_lut4_I3_O)        0.299     9.042 r  Cron/div/conteggio[25]_i_1/O
                         net (fo=1, routed)           0.000     9.042    Cron/div/conteggio[25]
    SLICE_X5Y55          FDRE                                         r  Cron/div/conteggio_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.504    14.875    Cron/div/clk_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  Cron/div/conteggio_reg[25]/C
                         clock pessimism              0.297    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X5Y55          FDRE (Setup_fdre_C_D)        0.031    15.168    Cron/div/conteggio_reg[25]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                  6.126    

Slack (MET) :             6.151ns  (required time - arrival time)
  Source:                 Cron/div/conteggio_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cron/div/conteggio_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.828ns (22.313%)  route 2.883ns (77.687%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.638     5.190    Cron/div/clk_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  Cron/div/conteggio_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.456     5.646 f  Cron/div/conteggio_reg[2]/Q
                         net (fo=2, routed)           0.702     6.347    Cron/div/conteggio_reg_n_0_[2]
    SLICE_X5Y49          LUT4 (Prop_lut4_I0_O)        0.124     6.471 r  Cron/div/conteggio[26]_i_6/O
                         net (fo=1, routed)           0.861     7.333    Cron/div/conteggio[26]_i_6_n_0
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.124     7.457 r  Cron/div/conteggio[26]_i_2/O
                         net (fo=27, routed)          1.320     8.777    Cron/div/conteggio[26]_i_2_n_0
    SLICE_X5Y50          LUT4 (Prop_lut4_I0_O)        0.124     8.901 r  Cron/div/conteggio[6]_i_1/O
                         net (fo=1, routed)           0.000     8.901    Cron/div/conteggio[6]
    SLICE_X5Y50          FDRE                                         r  Cron/div/conteggio_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.505    14.876    Cron/div/clk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  Cron/div/conteggio_reg[6]/C
                         clock pessimism              0.180    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X5Y50          FDRE (Setup_fdre_C_D)        0.031    15.052    Cron/div/conteggio_reg[6]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -8.901    
  -------------------------------------------------------------------
                         slack                                  6.151    

Slack (MET) :             6.151ns  (required time - arrival time)
  Source:                 Cron/div/conteggio_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cron/div/conteggio_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 0.828ns (22.325%)  route 2.881ns (77.675%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.638     5.190    Cron/div/clk_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  Cron/div/conteggio_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.456     5.646 f  Cron/div/conteggio_reg[2]/Q
                         net (fo=2, routed)           0.702     6.347    Cron/div/conteggio_reg_n_0_[2]
    SLICE_X5Y49          LUT4 (Prop_lut4_I0_O)        0.124     6.471 r  Cron/div/conteggio[26]_i_6/O
                         net (fo=1, routed)           0.861     7.333    Cron/div/conteggio[26]_i_6_n_0
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.124     7.457 r  Cron/div/conteggio[26]_i_2/O
                         net (fo=27, routed)          1.318     8.775    Cron/div/conteggio[26]_i_2_n_0
    SLICE_X5Y50          LUT4 (Prop_lut4_I0_O)        0.124     8.899 r  Cron/div/conteggio[5]_i_1__1/O
                         net (fo=1, routed)           0.000     8.899    Cron/div/conteggio[5]
    SLICE_X5Y50          FDRE                                         r  Cron/div/conteggio_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.505    14.876    Cron/div/clk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  Cron/div/conteggio_reg[5]/C
                         clock pessimism              0.180    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X5Y50          FDRE (Setup_fdre_C_D)        0.029    15.050    Cron/div/conteggio_reg[5]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                  6.151    

Slack (MET) :             6.167ns  (required time - arrival time)
  Source:                 Cron/div/conteggio_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cron/div/conteggio_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.856ns (22.894%)  route 2.883ns (77.106%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.638     5.190    Cron/div/clk_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  Cron/div/conteggio_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.456     5.646 f  Cron/div/conteggio_reg[2]/Q
                         net (fo=2, routed)           0.702     6.347    Cron/div/conteggio_reg_n_0_[2]
    SLICE_X5Y49          LUT4 (Prop_lut4_I0_O)        0.124     6.471 r  Cron/div/conteggio[26]_i_6/O
                         net (fo=1, routed)           0.861     7.333    Cron/div/conteggio[26]_i_6_n_0
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.124     7.457 r  Cron/div/conteggio[26]_i_2/O
                         net (fo=27, routed)          1.320     8.777    Cron/div/conteggio[26]_i_2_n_0
    SLICE_X5Y50          LUT4 (Prop_lut4_I0_O)        0.152     8.929 r  Cron/div/conteggio[8]_i_1/O
                         net (fo=1, routed)           0.000     8.929    Cron/div/conteggio[8]
    SLICE_X5Y50          FDRE                                         r  Cron/div/conteggio_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.505    14.876    Cron/div/clk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  Cron/div/conteggio_reg[8]/C
                         clock pessimism              0.180    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X5Y50          FDRE (Setup_fdre_C_D)        0.075    15.096    Cron/div/conteggio_reg[8]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -8.929    
  -------------------------------------------------------------------
                         slack                                  6.167    

Slack (MET) :             6.169ns  (required time - arrival time)
  Source:                 Cron/div/conteggio_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cron/div/conteggio_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.856ns (22.907%)  route 2.881ns (77.093%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.638     5.190    Cron/div/clk_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  Cron/div/conteggio_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.456     5.646 f  Cron/div/conteggio_reg[2]/Q
                         net (fo=2, routed)           0.702     6.347    Cron/div/conteggio_reg_n_0_[2]
    SLICE_X5Y49          LUT4 (Prop_lut4_I0_O)        0.124     6.471 r  Cron/div/conteggio[26]_i_6/O
                         net (fo=1, routed)           0.861     7.333    Cron/div/conteggio[26]_i_6_n_0
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.124     7.457 r  Cron/div/conteggio[26]_i_2/O
                         net (fo=27, routed)          1.318     8.775    Cron/div/conteggio[26]_i_2_n_0
    SLICE_X5Y50          LUT4 (Prop_lut4_I0_O)        0.152     8.927 r  Cron/div/conteggio[7]_i_1/O
                         net (fo=1, routed)           0.000     8.927    Cron/div/conteggio[7]
    SLICE_X5Y50          FDRE                                         r  Cron/div/conteggio_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.505    14.876    Cron/div/clk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  Cron/div/conteggio_reg[7]/C
                         clock pessimism              0.180    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X5Y50          FDRE (Setup_fdre_C_D)        0.075    15.096    Cron/div/conteggio_reg[7]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                  6.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Cron/cont_ore/contatore/counter_0/u_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cron/cont_ore/contatore/counter_3/u_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.319%)  route 0.144ns (43.681%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.591     1.504    Cron/cont_ore/contatore/counter_0/clk_IBUF_BUFG
    SLICE_X0Y54          FDRE                                         r  Cron/cont_ore/contatore/counter_0/u_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  Cron/cont_ore/contatore/counter_0/u_reg/Q
                         net (fo=7, routed)           0.144     1.790    Cron/cont_ore/contatore/counter_3/u_reg_1[0]
    SLICE_X1Y54          LUT4 (Prop_lut4_I1_O)        0.045     1.835 r  Cron/cont_ore/contatore/counter_3/u_i_1__1/O
                         net (fo=1, routed)           0.000     1.835    Cron/cont_ore/contatore/counter_3/input1_out
    SLICE_X1Y54          FDRE                                         r  Cron/cont_ore/contatore/counter_3/u_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.861     2.020    Cron/cont_ore/contatore/counter_3/clk_IBUF_BUFG
    SLICE_X1Y54          FDRE                                         r  Cron/cont_ore/contatore/counter_3/u_reg/C
                         clock pessimism             -0.502     1.517    
    SLICE_X1Y54          FDRE (Hold_fdre_C_D)         0.092     1.609    Cron/cont_ore/contatore/counter_3/u_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Cron/cont_secondi/contatore/conteggio_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cron/cont_secondi/contatore/conteggio_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.227ns (69.353%)  route 0.100ns (30.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.589     1.502    Cron/cont_secondi/contatore/clk_IBUF_BUFG
    SLICE_X5Y53          FDRE                                         r  Cron/cont_secondi/contatore/conteggio_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE (Prop_fdre_C_Q)         0.128     1.630 r  Cron/cont_secondi/contatore/conteggio_reg[3]/Q
                         net (fo=8, routed)           0.100     1.731    Cron/cont_secondi/contatore/seconds[3]
    SLICE_X5Y53          LUT6 (Prop_lut6_I1_O)        0.099     1.830 r  Cron/cont_secondi/contatore/conteggio[4]_i_1/O
                         net (fo=1, routed)           0.000     1.830    Cron/cont_secondi/contatore/conteggio[4]_i_1_n_0
    SLICE_X5Y53          FDRE                                         r  Cron/cont_secondi/contatore/conteggio_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.860     2.018    Cron/cont_secondi/contatore/clk_IBUF_BUFG
    SLICE_X5Y53          FDRE                                         r  Cron/cont_secondi/contatore/conteggio_reg[4]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X5Y53          FDRE (Hold_fdre_C_D)         0.091     1.593    Cron/cont_secondi/contatore/conteggio_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Cron/cont_minuti/contatore/conteggio_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cron/cont_minuti/contatore/conteggio_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.356%)  route 0.143ns (40.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.591     1.504    Cron/cont_minuti/contatore/clk_IBUF_BUFG
    SLICE_X2Y55          FDRE                                         r  Cron/cont_minuti/contatore/conteggio_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.164     1.668 r  Cron/cont_minuti/contatore/conteggio_reg[0]/Q
                         net (fo=9, routed)           0.143     1.812    Cron/cont_minuti/contatore/Q[0]
    SLICE_X3Y54          LUT6 (Prop_lut6_I2_O)        0.045     1.857 r  Cron/cont_minuti/contatore/conteggio[4]_i_1__2/O
                         net (fo=1, routed)           0.000     1.857    Cron/cont_minuti/contatore/conteggio[4]_i_1__2_n_0
    SLICE_X3Y54          FDRE                                         r  Cron/cont_minuti/contatore/conteggio_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.861     2.020    Cron/cont_minuti/contatore/clk_IBUF_BUFG
    SLICE_X3Y54          FDRE                                         r  Cron/cont_minuti/contatore/conteggio_reg[4]/C
                         clock pessimism             -0.499     1.520    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.092     1.612    Cron/cont_minuti/contatore/conteggio_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Cron/cont_minuti/contatore/conteggio_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cron/cont_minuti/contatore/conteggio_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.582%)  route 0.160ns (43.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.591     1.504    Cron/cont_minuti/contatore/clk_IBUF_BUFG
    SLICE_X2Y55          FDRE                                         r  Cron/cont_minuti/contatore/conteggio_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.164     1.668 r  Cron/cont_minuti/contatore/conteggio_reg[1]/Q
                         net (fo=12, routed)          0.160     1.829    Cron/cont_minuti/contatore/Q[1]
    SLICE_X2Y55          LUT6 (Prop_lut6_I0_O)        0.045     1.874 r  Cron/cont_minuti/contatore/conteggio[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.874    Cron/cont_minuti/contatore/conteggio[0]_i_1__2_n_0
    SLICE_X2Y55          FDRE                                         r  Cron/cont_minuti/contatore/conteggio_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.861     2.020    Cron/cont_minuti/contatore/clk_IBUF_BUFG
    SLICE_X2Y55          FDRE                                         r  Cron/cont_minuti/contatore/conteggio_reg[0]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X2Y55          FDRE (Hold_fdre_C_D)         0.121     1.625    Cron/cont_minuti/contatore/conteggio_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 dis/freq_div/conteggio_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/freq_div/conteggio_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.430%)  route 0.161ns (43.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.589     1.502    dis/freq_div/clk_IBUF_BUFG
    SLICE_X6Y55          FDRE                                         r  dis/freq_div/conteggio_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.164     1.666 r  dis/freq_div/conteggio_reg[9]/Q
                         net (fo=4, routed)           0.161     1.828    dis/freq_div/conteggio_reg_n_0_[9]
    SLICE_X6Y55          LUT6 (Prop_lut6_I0_O)        0.045     1.873 r  dis/freq_div/conteggio[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.873    dis/freq_div/conteggio[9]
    SLICE_X6Y55          FDRE                                         r  dis/freq_div/conteggio_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.860     2.018    dis/freq_div/clk_IBUF_BUFG
    SLICE_X6Y55          FDRE                                         r  dis/freq_div/conteggio_reg[9]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X6Y55          FDRE (Hold_fdre_C_D)         0.121     1.623    dis/freq_div/conteggio_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Cron/cont_ore/contatore/counter_2/u_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cron/cont_ore/contatore/counter_2/u_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.591     1.504    Cron/cont_ore/contatore/counter_2/clk_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  Cron/cont_ore/contatore/counter_2/u_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  Cron/cont_ore/contatore/counter_2/u_reg/Q
                         net (fo=7, routed)           0.168     1.814    Cron/cont_ore/contatore/counter_2/hours[0]
    SLICE_X1Y53          LUT3 (Prop_lut3_I0_O)        0.045     1.859 r  Cron/cont_ore/contatore/counter_2/u_i_1__2/O
                         net (fo=1, routed)           0.000     1.859    Cron/cont_ore/contatore/counter_2/input0_out
    SLICE_X1Y53          FDRE                                         r  Cron/cont_ore/contatore/counter_2/u_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.861     2.020    Cron/cont_ore/contatore/counter_2/clk_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  Cron/cont_ore/contatore/counter_2/u_reg/C
                         clock pessimism             -0.515     1.504    
    SLICE_X1Y53          FDRE (Hold_fdre_C_D)         0.091     1.595    Cron/cont_ore/contatore/counter_2/u_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dis/freq_div/conteggio_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/freq_div/conteggio_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.250ns (62.859%)  route 0.148ns (37.141%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.589     1.502    dis/freq_div/clk_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  dis/freq_div/conteggio_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.148     1.650 r  dis/freq_div/conteggio_reg[3]/Q
                         net (fo=6, routed)           0.148     1.798    dis/freq_div/conteggio_reg_n_0_[3]
    SLICE_X6Y53          LUT5 (Prop_lut5_I0_O)        0.102     1.900 r  dis/freq_div/conteggio[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.900    dis/freq_div/conteggio[3]
    SLICE_X6Y53          FDRE                                         r  dis/freq_div/conteggio_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.860     2.018    dis/freq_div/clk_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  dis/freq_div/conteggio_reg[3]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X6Y53          FDRE (Hold_fdre_C_D)         0.131     1.633    dis/freq_div/conteggio_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 Cron/cont_secondi/contatore/conteggio_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cron/cont_secondi/contatore/conteggio_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.882%)  route 0.180ns (49.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.591     1.504    Cron/cont_secondi/contatore/clk_IBUF_BUFG
    SLICE_X3Y55          FDRE                                         r  Cron/cont_secondi/contatore/conteggio_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  Cron/cont_secondi/contatore/conteggio_reg[1]/Q
                         net (fo=13, routed)          0.180     1.825    Cron/cont_secondi/contatore/Q[1]
    SLICE_X3Y55          LUT6 (Prop_lut6_I0_O)        0.045     1.870 r  Cron/cont_secondi/contatore/conteggio[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.870    Cron/cont_secondi/contatore/conteggio[0]_i_1__1_n_0
    SLICE_X3Y55          FDRE                                         r  Cron/cont_secondi/contatore/conteggio_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.861     2.020    Cron/cont_secondi/contatore/clk_IBUF_BUFG
    SLICE_X3Y55          FDRE                                         r  Cron/cont_secondi/contatore/conteggio_reg[0]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X3Y55          FDRE (Hold_fdre_C_D)         0.092     1.596    Cron/cont_secondi/contatore/conteggio_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 dis/contatore/conteggio_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/contatore/conteggio_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.212ns (50.363%)  route 0.209ns (49.637%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.592     1.505    dis/contatore/clk_IBUF_BUFG
    SLICE_X2Y52          FDRE                                         r  dis/contatore/conteggio_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.164     1.669 r  dis/contatore/conteggio_reg[0]/Q
                         net (fo=18, routed)          0.209     1.878    dis/contatore/conteggio_reg[0]_0
    SLICE_X2Y53          LUT4 (Prop_lut4_I1_O)        0.048     1.926 r  dis/contatore/conteggio[2]_i_1/O
                         net (fo=1, routed)           0.000     1.926    dis/contatore/conteggio[2]_i_1_n_0
    SLICE_X2Y53          FDRE                                         r  dis/contatore/conteggio_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.861     2.020    dis/contatore/clk_IBUF_BUFG
    SLICE_X2Y53          FDRE                                         r  dis/contatore/conteggio_reg[2]/C
                         clock pessimism             -0.499     1.520    
    SLICE_X2Y53          FDRE (Hold_fdre_C_D)         0.131     1.651    dis/contatore/conteggio_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Cron/cont_secondi/contatore/conteggio_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cron/cont_secondi/contatore/conteggio_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.589     1.502    Cron/cont_secondi/contatore/clk_IBUF_BUFG
    SLICE_X5Y53          FDRE                                         r  Cron/cont_secondi/contatore/conteggio_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  Cron/cont_secondi/contatore/conteggio_reg[4]/Q
                         net (fo=7, routed)           0.181     1.825    Cron/cont_secondi/contatore/seconds[4]
    SLICE_X5Y53          LUT4 (Prop_lut4_I2_O)        0.045     1.870 r  Cron/cont_secondi/contatore/conteggio[5]_i_2__0/O
                         net (fo=1, routed)           0.000     1.870    Cron/cont_secondi/contatore/conteggio[5]_i_2__0_n_0
    SLICE_X5Y53          FDRE                                         r  Cron/cont_secondi/contatore/conteggio_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.860     2.018    Cron/cont_secondi/contatore/clk_IBUF_BUFG
    SLICE_X5Y53          FDRE                                         r  Cron/cont_secondi/contatore/conteggio_reg[5]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X5Y53          FDRE (Hold_fdre_C_D)         0.092     1.594    Cron/cont_secondi/contatore/conteggio_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y55     Cron/cont_minuti/contatore/conteggio_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y55     Cron/cont_minuti/contatore/conteggio_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y55     Cron/cont_minuti/contatore/conteggio_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y54     Cron/cont_minuti/contatore/conteggio_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y54     Cron/cont_minuti/contatore/conteggio_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y54     Cron/cont_minuti/contatore/conteggio_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y54     Cron/cont_ore/contatore/counter_0/u_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y54     Cron/cont_ore/contatore/counter_1/u_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y53     Cron/cont_ore/contatore/counter_2/u_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y55     Cron/cont_minuti/contatore/conteggio_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y55     Cron/cont_minuti/contatore/conteggio_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y55     Cron/cont_minuti/contatore/conteggio_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y55     Cron/cont_minuti/contatore/conteggio_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y55     Cron/cont_minuti/contatore/conteggio_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y55     Cron/cont_minuti/contatore/conteggio_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y54     Cron/cont_minuti/contatore/conteggio_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y54     Cron/cont_minuti/contatore/conteggio_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y54     Cron/cont_minuti/contatore/conteggio_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y54     Cron/cont_minuti/contatore/conteggio_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y55     Cron/cont_minuti/contatore/conteggio_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y55     Cron/cont_minuti/contatore/conteggio_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y55     Cron/cont_minuti/contatore/conteggio_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y55     Cron/cont_minuti/contatore/conteggio_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y55     Cron/cont_minuti/contatore/conteggio_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y55     Cron/cont_minuti/contatore/conteggio_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y54     Cron/cont_minuti/contatore/conteggio_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y54     Cron/cont_minuti/contatore/conteggio_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y54     Cron/cont_minuti/contatore/conteggio_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y54     Cron/cont_minuti/contatore/conteggio_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Cron/cont_minuti/contatore/conteggio_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.043ns  (logic 4.594ns (41.597%)  route 6.449ns (58.403%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.624     5.175    Cron/cont_minuti/contatore/clk_IBUF_BUFG
    SLICE_X3Y54          FDRE                                         r  Cron/cont_minuti/contatore/conteggio_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  Cron/cont_minuti/contatore/conteggio_reg[4]/Q
                         net (fo=7, routed)           0.926     6.557    Cron/cont_minuti/contatore/minutes[4]
    SLICE_X2Y54          LUT5 (Prop_lut5_I2_O)        0.150     6.707 r  Cron/cont_minuti/contatore/catodi_OBUF[6]_inst_i_10/O
                         net (fo=2, routed)           1.021     7.728    dis/contatore/catodi_OBUF[0]_inst_i_1_4
    SLICE_X2Y53          LUT6 (Prop_lut6_I4_O)        0.328     8.056 r  dis/contatore/catodi_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.138     9.194    dis/contatore/catodi_OBUF[6]_inst_i_7_n_0
    SLICE_X0Y49          LUT6 (Prop_lut6_I3_O)        0.124     9.318 r  dis/contatore/catodi_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.365    12.683    catodi_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.536    16.218 r  catodi_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.218    catodi[1]
    R10                                                               r  catodi[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cron/cont_minuti/contatore/conteggio_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.890ns  (logic 4.597ns (42.217%)  route 6.292ns (57.783%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.624     5.175    Cron/cont_minuti/contatore/clk_IBUF_BUFG
    SLICE_X3Y54          FDRE                                         r  Cron/cont_minuti/contatore/conteggio_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  Cron/cont_minuti/contatore/conteggio_reg[4]/Q
                         net (fo=7, routed)           0.926     6.557    Cron/cont_minuti/contatore/minutes[4]
    SLICE_X2Y54          LUT5 (Prop_lut5_I2_O)        0.150     6.707 r  Cron/cont_minuti/contatore/catodi_OBUF[6]_inst_i_10/O
                         net (fo=2, routed)           1.021     7.728    dis/contatore/catodi_OBUF[0]_inst_i_1_4
    SLICE_X2Y53          LUT6 (Prop_lut6_I4_O)        0.328     8.056 r  dis/contatore/catodi_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.149     9.205    dis/contatore/catodi_OBUF[6]_inst_i_7_n_0
    SLICE_X0Y49          LUT6 (Prop_lut6_I3_O)        0.124     9.329 r  dis/contatore/catodi_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.197    12.526    catodi_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.539    16.065 r  catodi_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.065    catodi[0]
    T10                                                               r  catodi[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cron/cont_secondi/contatore/conteggio_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.788ns  (logic 4.364ns (40.458%)  route 6.423ns (59.542%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.624     5.175    Cron/cont_secondi/contatore/clk_IBUF_BUFG
    SLICE_X3Y55          FDRE                                         r  Cron/cont_secondi/contatore/conteggio_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  Cron/cont_secondi/contatore/conteggio_reg[1]/Q
                         net (fo=13, routed)          1.353     6.984    Cron/cont_secondi/contatore/Q[1]
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.124     7.108 r  Cron/cont_secondi/contatore/catodi_OBUF[6]_inst_i_12/O
                         net (fo=2, routed)           0.950     8.059    dis/contatore/catodi_OBUF[0]_inst_i_1_0
    SLICE_X1Y53          LUT5 (Prop_lut5_I0_O)        0.124     8.183 r  dis/contatore/catodi_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.194     9.377    dis/contatore/catodi_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y49          LUT6 (Prop_lut6_I5_O)        0.124     9.501 r  dis/contatore/catodi_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.926    12.427    catodi_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.536    15.963 r  catodi_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.963    catodi[5]
    T11                                                               r  catodi[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cron/cont_secondi/contatore/conteggio_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.130ns  (logic 4.346ns (42.900%)  route 5.784ns (57.100%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.624     5.175    Cron/cont_secondi/contatore/clk_IBUF_BUFG
    SLICE_X3Y55          FDRE                                         r  Cron/cont_secondi/contatore/conteggio_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  Cron/cont_secondi/contatore/conteggio_reg[1]/Q
                         net (fo=13, routed)          1.353     6.984    Cron/cont_secondi/contatore/Q[1]
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.124     7.108 r  Cron/cont_secondi/contatore/catodi_OBUF[6]_inst_i_12/O
                         net (fo=2, routed)           0.950     8.059    dis/contatore/catodi_OBUF[0]_inst_i_1_0
    SLICE_X1Y53          LUT5 (Prop_lut5_I0_O)        0.124     8.183 f  dis/contatore/catodi_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.975     9.157    dis/contatore/catodi_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y50          LUT6 (Prop_lut6_I1_O)        0.124     9.281 r  dis/contatore/catodi_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.506    11.788    catodi_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.518    15.306 r  catodi_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.306    catodi[4]
    P15                                                               r  catodi[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cron/cont_secondi/contatore/conteggio_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.875ns  (logic 4.366ns (44.219%)  route 5.508ns (55.781%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.624     5.175    Cron/cont_secondi/contatore/clk_IBUF_BUFG
    SLICE_X3Y55          FDRE                                         r  Cron/cont_secondi/contatore/conteggio_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  Cron/cont_secondi/contatore/conteggio_reg[1]/Q
                         net (fo=13, routed)          1.353     6.984    Cron/cont_secondi/contatore/Q[1]
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.124     7.108 r  Cron/cont_secondi/contatore/catodi_OBUF[6]_inst_i_12/O
                         net (fo=2, routed)           0.950     8.059    dis/contatore/catodi_OBUF[0]_inst_i_1_0
    SLICE_X1Y53          LUT5 (Prop_lut5_I0_O)        0.124     8.183 r  dis/contatore/catodi_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.189     9.371    dis/contatore/catodi_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y49          LUT6 (Prop_lut6_I3_O)        0.124     9.495 r  dis/contatore/catodi_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.016    11.512    catodi_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.538    15.050 r  catodi_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.050    catodi[6]
    L18                                                               r  catodi[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cron/cont_minuti/contatore/conteggio_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.424ns  (logic 4.594ns (48.746%)  route 4.830ns (51.254%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.624     5.175    Cron/cont_minuti/contatore/clk_IBUF_BUFG
    SLICE_X3Y54          FDRE                                         r  Cron/cont_minuti/contatore/conteggio_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  Cron/cont_minuti/contatore/conteggio_reg[4]/Q
                         net (fo=7, routed)           0.926     6.557    Cron/cont_minuti/contatore/minutes[4]
    SLICE_X2Y54          LUT5 (Prop_lut5_I2_O)        0.150     6.707 r  Cron/cont_minuti/contatore/catodi_OBUF[6]_inst_i_10/O
                         net (fo=2, routed)           1.021     7.728    dis/contatore/catodi_OBUF[0]_inst_i_1_4
    SLICE_X2Y53          LUT6 (Prop_lut6_I4_O)        0.328     8.056 r  dis/contatore/catodi_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.812     8.868    dis/contatore/catodi_OBUF[6]_inst_i_7_n_0
    SLICE_X0Y53          LUT6 (Prop_lut6_I3_O)        0.124     8.992 r  dis/contatore/catodi_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.072    11.063    catodi_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.536    14.599 r  catodi_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.599    catodi[3]
    K13                                                               r  catodi[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dis/contatore/conteggio_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodi[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.335ns  (logic 4.319ns (46.267%)  route 5.016ns (53.733%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.624     5.175    dis/contatore/clk_IBUF_BUFG
    SLICE_X2Y53          FDRE                                         r  dis/contatore/conteggio_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.478     5.653 f  dis/contatore/conteggio_reg[2]/Q
                         net (fo=15, routed)          1.514     7.168    dis/contatore/conteggio_reg[2]_0
    SLICE_X0Y51          LUT3 (Prop_lut3_I0_O)        0.295     7.463 r  dis/contatore/anodi_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.502    10.964    anodi_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546    14.510 r  anodi_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.510    anodi[2]
    T9                                                                r  anodi[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dis/contatore/conteggio_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodi[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.242ns  (logic 4.544ns (49.163%)  route 4.698ns (50.837%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.624     5.175    dis/contatore/clk_IBUF_BUFG
    SLICE_X2Y53          FDRE                                         r  dis/contatore/conteggio_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.478     5.653 r  dis/contatore/conteggio_reg[2]/Q
                         net (fo=15, routed)          1.208     6.862    dis/contatore/conteggio_reg[2]_0
    SLICE_X0Y53          LUT3 (Prop_lut3_I0_O)        0.323     7.185 r  dis/contatore/anodi_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.490    10.675    anodi_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.743    14.417 r  anodi_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.417    anodi[7]
    U13                                                               r  anodi[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dis/contatore/conteggio_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodi[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.170ns  (logic 4.533ns (49.431%)  route 4.637ns (50.569%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.624     5.175    dis/contatore/clk_IBUF_BUFG
    SLICE_X2Y53          FDRE                                         r  dis/contatore/conteggio_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.478     5.653 r  dis/contatore/conteggio_reg[2]/Q
                         net (fo=15, routed)          1.507     7.161    dis/contatore/conteggio_reg[2]_0
    SLICE_X0Y51          LUT3 (Prop_lut3_I0_O)        0.323     7.484 r  dis/contatore/anodi_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.130    10.614    anodi_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.732    14.346 r  anodi_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.346    anodi[6]
    K2                                                                r  anodi[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cron/cont_secondi/contatore/conteggio_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.138ns  (logic 4.334ns (47.426%)  route 4.804ns (52.574%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.624     5.175    Cron/cont_secondi/contatore/clk_IBUF_BUFG
    SLICE_X3Y55          FDRE                                         r  Cron/cont_secondi/contatore/conteggio_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  Cron/cont_secondi/contatore/conteggio_reg[1]/Q
                         net (fo=13, routed)          1.353     6.984    Cron/cont_secondi/contatore/Q[1]
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.124     7.108 r  Cron/cont_secondi/contatore/catodi_OBUF[6]_inst_i_12/O
                         net (fo=2, routed)           0.950     8.059    dis/contatore/catodi_OBUF[0]_inst_i_1_0
    SLICE_X1Y53          LUT5 (Prop_lut5_I0_O)        0.124     8.183 r  dis/contatore/catodi_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.972     9.155    dis/contatore/catodi_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y50          LUT6 (Prop_lut6_I5_O)        0.124     9.279 r  dis/contatore/catodi_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.529    10.807    catodi_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.506    14.313 r  catodi_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.313    catodi[2]
    K16                                                               r  catodi[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dis/contatore/conteggio_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodi[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.101ns  (logic 1.456ns (69.273%)  route 0.646ns (30.727%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.592     1.505    dis/contatore/clk_IBUF_BUFG
    SLICE_X2Y52          FDRE                                         r  dis/contatore/conteggio_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.164     1.669 r  dis/contatore/conteggio_reg[0]/Q
                         net (fo=18, routed)          0.206     1.876    dis/contatore/conteggio_reg[0]_0
    SLICE_X0Y53          LUT3 (Prop_lut3_I1_O)        0.045     1.921 r  dis/contatore/anodi_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.440     2.360    anodi_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.247     3.607 r  anodi_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.607    anodi[3]
    J14                                                               r  anodi[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dis/contatore/conteggio_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodi[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.121ns  (logic 1.521ns (71.722%)  route 0.600ns (28.278%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.592     1.505    dis/contatore/clk_IBUF_BUFG
    SLICE_X2Y52          FDRE                                         r  dis/contatore/conteggio_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.164     1.669 f  dis/contatore/conteggio_reg[0]/Q
                         net (fo=18, routed)          0.267     1.937    dis/contatore/conteggio_reg[0]_0
    SLICE_X1Y53          LUT3 (Prop_lut3_I2_O)        0.043     1.980 r  dis/contatore/anodi_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.332     2.312    anodi_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.314     3.627 r  anodi_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.627    anodi[0]
    J17                                                               r  anodi[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cron/cont_secondi/contatore/conteggio_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.222ns  (logic 1.438ns (64.712%)  route 0.784ns (35.288%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.591     1.504    Cron/cont_secondi/contatore/clk_IBUF_BUFG
    SLICE_X3Y55          FDRE                                         r  Cron/cont_secondi/contatore/conteggio_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.141     1.645 f  Cron/cont_secondi/contatore/conteggio_reg[0]/Q
                         net (fo=9, routed)           0.264     1.909    dis/contatore/catodi_OBUF[0]_inst_i_1_1[0]
    SLICE_X2Y53          LUT6 (Prop_lut6_I4_O)        0.045     1.954 r  dis/contatore/catodi_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.238     2.193    dis/contatore/catodi_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y50          LUT6 (Prop_lut6_I2_O)        0.045     2.238 r  dis/contatore/catodi_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.282     2.519    catodi_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.207     3.726 r  catodi_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.726    catodi[2]
    K16                                                               r  catodi[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dis/contatore/conteggio_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodi[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.239ns  (logic 1.526ns (68.138%)  route 0.714ns (31.862%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.592     1.505    dis/contatore/clk_IBUF_BUFG
    SLICE_X2Y52          FDRE                                         r  dis/contatore/conteggio_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.164     1.669 r  dis/contatore/conteggio_reg[0]/Q
                         net (fo=18, routed)          0.319     1.989    dis/contatore/conteggio_reg[0]_0
    SLICE_X0Y51          LUT3 (Prop_lut3_I1_O)        0.044     2.033 r  dis/contatore/anodi_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.394     2.427    anodi_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.318     3.745 r  anodi_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.745    anodi[1]
    J18                                                               r  anodi[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cron/cont_minuti/contatore/conteggio_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.368ns  (logic 1.512ns (63.881%)  route 0.855ns (36.119%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.591     1.504    Cron/cont_minuti/contatore/clk_IBUF_BUFG
    SLICE_X3Y54          FDRE                                         r  Cron/cont_minuti/contatore/conteggio_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  Cron/cont_minuti/contatore/conteggio_reg[5]/Q
                         net (fo=6, routed)           0.098     1.744    Cron/cont_minuti/contatore/minutes[5]
    SLICE_X2Y54          LUT6 (Prop_lut6_I3_O)        0.045     1.789 r  Cron/cont_minuti/contatore/catodi_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.180     1.969    dis/contatore/catodi_OBUF[0]_inst_i_1_3
    SLICE_X0Y53          LUT4 (Prop_lut4_I3_O)        0.045     2.014 r  dis/contatore/catodi_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.070     2.084    dis/contatore/catodi_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y53          LUT6 (Prop_lut6_I0_O)        0.045     2.129 r  dis/contatore/catodi_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.507     2.636    catodi_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.236     3.872 r  catodi_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.872    catodi[3]
    K13                                                               r  catodi[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dis/contatore/conteggio_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodi[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.373ns  (logic 1.510ns (63.629%)  route 0.863ns (36.371%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.592     1.505    dis/contatore/clk_IBUF_BUFG
    SLICE_X2Y52          FDRE                                         r  dis/contatore/conteggio_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.164     1.669 f  dis/contatore/conteggio_reg[0]/Q
                         net (fo=18, routed)          0.206     1.876    dis/contatore/conteggio_reg[0]_0
    SLICE_X0Y53          LUT3 (Prop_lut3_I2_O)        0.048     1.924 r  dis/contatore/anodi_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.657     2.580    anodi_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.298     3.878 r  anodi_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.878    anodi[4]
    P14                                                               r  anodi[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dis/contatore/conteggio_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodi[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.384ns  (logic 1.447ns (60.680%)  route 0.938ns (39.320%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.592     1.505    dis/contatore/clk_IBUF_BUFG
    SLICE_X2Y52          FDRE                                         r  dis/contatore/conteggio_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.164     1.669 r  dis/contatore/conteggio_reg[0]/Q
                         net (fo=18, routed)          0.198     1.868    dis/contatore/conteggio_reg[0]_0
    SLICE_X0Y51          LUT3 (Prop_lut3_I1_O)        0.045     1.913 r  dis/contatore/anodi_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.740     2.652    anodi_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.238     3.890 r  anodi_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.890    anodi[5]
    T14                                                               r  anodi[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dis/contatore/conteggio_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.482ns  (logic 1.493ns (60.174%)  route 0.988ns (39.826%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.592     1.505    dis/contatore/clk_IBUF_BUFG
    SLICE_X2Y52          FDRE                                         r  dis/contatore/conteggio_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.164     1.669 r  dis/contatore/conteggio_reg[0]/Q
                         net (fo=18, routed)          0.245     1.914    Cron/cont_ore/contatore/counter_4/uscita_contatore[0]
    SLICE_X1Y53          LUT6 (Prop_lut6_I4_O)        0.045     1.959 r  Cron/cont_ore/contatore/counter_4/catodi_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.264     2.224    dis/contatore/catodi[6]
    SLICE_X0Y49          LUT6 (Prop_lut6_I4_O)        0.045     2.269 r  dis/contatore/catodi_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.479     2.748    catodi_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.239     3.987 r  catodi_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.987    catodi[6]
    L18                                                               r  catodi[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cron/cont_secondi/contatore/conteggio_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.663ns  (logic 1.450ns (54.436%)  route 1.214ns (45.564%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.591     1.504    Cron/cont_secondi/contatore/clk_IBUF_BUFG
    SLICE_X3Y55          FDRE                                         r  Cron/cont_secondi/contatore/conteggio_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  Cron/cont_secondi/contatore/conteggio_reg[0]/Q
                         net (fo=9, routed)           0.264     1.909    dis/contatore/catodi_OBUF[0]_inst_i_1_1[0]
    SLICE_X2Y53          LUT6 (Prop_lut6_I4_O)        0.045     1.954 f  dis/contatore/catodi_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.237     2.192    dis/contatore/catodi_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y50          LUT6 (Prop_lut6_I4_O)        0.045     2.237 r  dis/contatore/catodi_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.712     2.949    catodi_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.219     4.168 r  catodi_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.168    catodi[4]
    P15                                                               r  catodi[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dis/contatore/conteggio_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodi[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.729ns  (logic 1.505ns (55.143%)  route 1.224ns (44.857%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.592     1.505    dis/contatore/clk_IBUF_BUFG
    SLICE_X2Y52          FDRE                                         r  dis/contatore/conteggio_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.164     1.669 f  dis/contatore/conteggio_reg[0]/Q
                         net (fo=18, routed)          0.198     1.868    dis/contatore/conteggio_reg[0]_0
    SLICE_X0Y51          LUT3 (Prop_lut3_I2_O)        0.049     1.917 r  dis/contatore/anodi_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.026     2.943    anodi_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         1.292     4.235 r  anodi_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.235    anodi[6]
    K2                                                                r  anodi[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Cron/cont_ore/contatore/counter_0/u_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.596ns  (logic 1.732ns (37.693%)  route 2.863ns (62.307%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.484     1.484 f  reset_IBUF_inst/O
                         net (fo=52, routed)          2.036     3.520    Cron/cont_ore/contatore/counter_1/reset_IBUF
    SLICE_X2Y53          LUT6 (Prop_lut6_I1_O)        0.124     3.644 f  Cron/cont_ore/contatore/counter_1/u_i_1/O
                         net (fo=5, routed)           0.827     4.472    Cron/cont_ore/contatore/counter_0/u_reg_1
    SLICE_X0Y54          LUT3 (Prop_lut3_I2_O)        0.124     4.596 r  Cron/cont_ore/contatore/counter_0/u_i_1__3/O
                         net (fo=1, routed)           0.000     4.596    Cron/cont_ore/contatore/counter_0/u_i_1__3_n_0
    SLICE_X0Y54          FDRE                                         r  Cron/cont_ore/contatore/counter_0/u_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.506     4.877    Cron/cont_ore/contatore/counter_0/clk_IBUF_BUFG
    SLICE_X0Y54          FDRE                                         r  Cron/cont_ore/contatore/counter_0/u_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Cron/cont_minuti/contatore/conteggio_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.488ns  (logic 1.608ns (35.831%)  route 2.880ns (64.169%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.484     1.484 f  reset_IBUF_inst/O
                         net (fo=52, routed)          2.880     4.364    Cron/cont_minuti/contatore/reset_IBUF
    SLICE_X2Y55          LUT6 (Prop_lut6_I3_O)        0.124     4.488 r  Cron/cont_minuti/contatore/conteggio[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.488    Cron/cont_minuti/contatore/conteggio[0]_i_1__2_n_0
    SLICE_X2Y55          FDRE                                         r  Cron/cont_minuti/contatore/conteggio_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.506     4.877    Cron/cont_minuti/contatore/clk_IBUF_BUFG
    SLICE_X2Y55          FDRE                                         r  Cron/cont_minuti/contatore/conteggio_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Cron/cont_secondi/contatore/conteggio_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.449ns  (logic 1.633ns (36.713%)  route 2.815ns (63.287%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  reset_IBUF_inst/O
                         net (fo=52, routed)          2.014     3.498    Cron/cont_secondi/contatore/reset_IBUF
    SLICE_X3Y55          LUT5 (Prop_lut5_I4_O)        0.149     3.647 r  Cron/cont_secondi/contatore/conteggio[5]_i_1__0/O
                         net (fo=3, routed)           0.801     4.449    Cron/cont_secondi/contatore/conteggio[5]_i_1__0_n_0
    SLICE_X5Y53          FDRE                                         r  Cron/cont_secondi/contatore/conteggio_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.504     4.875    Cron/cont_secondi/contatore/clk_IBUF_BUFG
    SLICE_X5Y53          FDRE                                         r  Cron/cont_secondi/contatore/conteggio_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Cron/cont_secondi/contatore/conteggio_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.449ns  (logic 1.633ns (36.713%)  route 2.815ns (63.287%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  reset_IBUF_inst/O
                         net (fo=52, routed)          2.014     3.498    Cron/cont_secondi/contatore/reset_IBUF
    SLICE_X3Y55          LUT5 (Prop_lut5_I4_O)        0.149     3.647 r  Cron/cont_secondi/contatore/conteggio[5]_i_1__0/O
                         net (fo=3, routed)           0.801     4.449    Cron/cont_secondi/contatore/conteggio[5]_i_1__0_n_0
    SLICE_X5Y53          FDRE                                         r  Cron/cont_secondi/contatore/conteggio_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.504     4.875    Cron/cont_secondi/contatore/clk_IBUF_BUFG
    SLICE_X5Y53          FDRE                                         r  Cron/cont_secondi/contatore/conteggio_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Cron/cont_secondi/contatore/conteggio_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.449ns  (logic 1.633ns (36.713%)  route 2.815ns (63.287%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  reset_IBUF_inst/O
                         net (fo=52, routed)          2.014     3.498    Cron/cont_secondi/contatore/reset_IBUF
    SLICE_X3Y55          LUT5 (Prop_lut5_I4_O)        0.149     3.647 r  Cron/cont_secondi/contatore/conteggio[5]_i_1__0/O
                         net (fo=3, routed)           0.801     4.449    Cron/cont_secondi/contatore/conteggio[5]_i_1__0_n_0
    SLICE_X5Y53          FDRE                                         r  Cron/cont_secondi/contatore/conteggio_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.504     4.875    Cron/cont_secondi/contatore/clk_IBUF_BUFG
    SLICE_X5Y53          FDRE                                         r  Cron/cont_secondi/contatore/conteggio_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Cron/cont_ore/contatore/counter_1/u_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.142ns  (logic 1.608ns (38.831%)  route 2.533ns (61.169%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  reset_IBUF_inst/O
                         net (fo=52, routed)          2.036     3.520    Cron/cont_ore/contatore/counter_1/reset_IBUF
    SLICE_X2Y53          LUT6 (Prop_lut6_I1_O)        0.124     3.644 r  Cron/cont_ore/contatore/counter_1/u_i_1/O
                         net (fo=5, routed)           0.497     4.142    Cron/cont_ore/contatore/counter_1/div_reg
    SLICE_X1Y54          FDRE                                         r  Cron/cont_ore/contatore/counter_1/u_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.506     4.877    Cron/cont_ore/contatore/counter_1/clk_IBUF_BUFG
    SLICE_X1Y54          FDRE                                         r  Cron/cont_ore/contatore/counter_1/u_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Cron/cont_ore/contatore/counter_3/u_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.142ns  (logic 1.608ns (38.831%)  route 2.533ns (61.169%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  reset_IBUF_inst/O
                         net (fo=52, routed)          2.036     3.520    Cron/cont_ore/contatore/counter_1/reset_IBUF
    SLICE_X2Y53          LUT6 (Prop_lut6_I1_O)        0.124     3.644 r  Cron/cont_ore/contatore/counter_1/u_i_1/O
                         net (fo=5, routed)           0.497     4.142    Cron/cont_ore/contatore/counter_3/u_reg_0
    SLICE_X1Y54          FDRE                                         r  Cron/cont_ore/contatore/counter_3/u_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.506     4.877    Cron/cont_ore/contatore/counter_3/clk_IBUF_BUFG
    SLICE_X1Y54          FDRE                                         r  Cron/cont_ore/contatore/counter_3/u_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Cron/cont_ore/contatore/counter_4/u_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.142ns  (logic 1.608ns (38.831%)  route 2.533ns (61.169%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  reset_IBUF_inst/O
                         net (fo=52, routed)          2.036     3.520    Cron/cont_ore/contatore/counter_1/reset_IBUF
    SLICE_X2Y53          LUT6 (Prop_lut6_I1_O)        0.124     3.644 r  Cron/cont_ore/contatore/counter_1/u_i_1/O
                         net (fo=5, routed)           0.497     4.142    Cron/cont_ore/contatore/counter_4/u_reg_1
    SLICE_X1Y54          FDRE                                         r  Cron/cont_ore/contatore/counter_4/u_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.506     4.877    Cron/cont_ore/contatore/counter_4/clk_IBUF_BUFG
    SLICE_X1Y54          FDRE                                         r  Cron/cont_ore/contatore/counter_4/u_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Cron/cont_ore/contatore/counter_2/u_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.000ns  (logic 1.608ns (40.208%)  route 2.392ns (59.792%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  reset_IBUF_inst/O
                         net (fo=52, routed)          2.036     3.520    Cron/cont_ore/contatore/counter_1/reset_IBUF
    SLICE_X2Y53          LUT6 (Prop_lut6_I1_O)        0.124     3.644 r  Cron/cont_ore/contatore/counter_1/u_i_1/O
                         net (fo=5, routed)           0.355     4.000    Cron/cont_ore/contatore/counter_2/u_reg_0
    SLICE_X1Y53          FDRE                                         r  Cron/cont_ore/contatore/counter_2/u_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.506     4.877    Cron/cont_ore/contatore/counter_2/clk_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  Cron/cont_ore/contatore/counter_2/u_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Cron/div/conteggio_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.900ns  (logic 1.484ns (38.058%)  route 2.416ns (61.942%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  reset_IBUF_inst/O
                         net (fo=52, routed)          2.416     3.900    Cron/div/reset_IBUF
    SLICE_X5Y55          FDRE                                         r  Cron/div/conteggio_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.504     4.875    Cron/div/clk_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  Cron/div/conteggio_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Cron/div/conteggio_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.252ns (33.405%)  route 0.503ns (66.595%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  reset_IBUF_inst/O
                         net (fo=52, routed)          0.503     0.755    Cron/div/reset_IBUF
    SLICE_X5Y49          FDRE                                         r  Cron/div/conteggio_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.867     2.025    Cron/div/clk_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  Cron/div/conteggio_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Cron/div/conteggio_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.252ns (33.405%)  route 0.503ns (66.595%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  reset_IBUF_inst/O
                         net (fo=52, routed)          0.503     0.755    Cron/div/reset_IBUF
    SLICE_X5Y49          FDRE                                         r  Cron/div/conteggio_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.867     2.025    Cron/div/clk_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  Cron/div/conteggio_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Cron/div/conteggio_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.252ns (33.405%)  route 0.503ns (66.595%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  reset_IBUF_inst/O
                         net (fo=52, routed)          0.503     0.755    Cron/div/reset_IBUF
    SLICE_X5Y49          FDRE                                         r  Cron/div/conteggio_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.867     2.025    Cron/div/clk_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  Cron/div/conteggio_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Cron/div/conteggio_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.252ns (33.405%)  route 0.503ns (66.595%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  reset_IBUF_inst/O
                         net (fo=52, routed)          0.503     0.755    Cron/div/reset_IBUF
    SLICE_X5Y49          FDRE                                         r  Cron/div/conteggio_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.867     2.025    Cron/div/clk_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  Cron/div/conteggio_reg[4]/C

Slack:                    inf
  Source:                 set
                            (input port)
  Destination:            Cron/cont_secondi/contatore/conteggio_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.835ns  (logic 0.304ns (36.366%)  route 0.531ns (63.634%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  set (IN)
                         net (fo=0)                   0.000     0.000    set
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  set_IBUF_inst/O
                         net (fo=13, routed)          0.531     0.790    Cron/cont_secondi/contatore/set_IBUF
    SLICE_X5Y53          LUT6 (Prop_lut6_I0_O)        0.045     0.835 r  Cron/cont_secondi/contatore/conteggio[4]_i_1/O
                         net (fo=1, routed)           0.000     0.835    Cron/cont_secondi/contatore/conteggio[4]_i_1_n_0
    SLICE_X5Y53          FDRE                                         r  Cron/cont_secondi/contatore/conteggio_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.860     2.018    Cron/cont_secondi/contatore/clk_IBUF_BUFG
    SLICE_X5Y53          FDRE                                         r  Cron/cont_secondi/contatore/conteggio_reg[4]/C

Slack:                    inf
  Source:                 set
                            (input port)
  Destination:            Cron/cont_secondi/contatore/conteggio_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.304ns (36.323%)  route 0.532ns (63.677%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  set (IN)
                         net (fo=0)                   0.000     0.000    set
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  set_IBUF_inst/O
                         net (fo=13, routed)          0.532     0.791    Cron/cont_secondi/contatore/set_IBUF
    SLICE_X5Y53          LUT4 (Prop_lut4_I0_O)        0.045     0.836 r  Cron/cont_secondi/contatore/conteggio[5]_i_2__0/O
                         net (fo=1, routed)           0.000     0.836    Cron/cont_secondi/contatore/conteggio[5]_i_2__0_n_0
    SLICE_X5Y53          FDRE                                         r  Cron/cont_secondi/contatore/conteggio_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.860     2.018    Cron/cont_secondi/contatore/clk_IBUF_BUFG
    SLICE_X5Y53          FDRE                                         r  Cron/cont_secondi/contatore/conteggio_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dis/contatore/conteggio_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.252ns (28.386%)  route 0.636ns (71.614%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  reset_IBUF_inst/O
                         net (fo=52, routed)          0.636     0.888    dis/contatore/reset_IBUF
    SLICE_X2Y52          FDRE                                         r  dis/contatore/conteggio_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.863     2.021    dis/contatore/clk_IBUF_BUFG
    SLICE_X2Y52          FDRE                                         r  dis/contatore/conteggio_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dis/contatore/conteggio_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.252ns (27.874%)  route 0.652ns (72.126%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  reset_IBUF_inst/O
                         net (fo=52, routed)          0.652     0.904    dis/contatore/reset_IBUF
    SLICE_X2Y53          FDRE                                         r  dis/contatore/conteggio_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.861     2.020    dis/contatore/clk_IBUF_BUFG
    SLICE_X2Y53          FDRE                                         r  dis/contatore/conteggio_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dis/contatore/conteggio_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.252ns (27.874%)  route 0.652ns (72.126%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  reset_IBUF_inst/O
                         net (fo=52, routed)          0.652     0.904    dis/contatore/reset_IBUF
    SLICE_X2Y53          FDRE                                         r  dis/contatore/conteggio_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.861     2.020    dis/contatore/clk_IBUF_BUFG
    SLICE_X2Y53          FDRE                                         r  dis/contatore/conteggio_reg[2]/C

Slack:                    inf
  Source:                 set
                            (input port)
  Destination:            Cron/cont_ore/contatore/counter_2/u_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.304ns (33.258%)  route 0.609ns (66.742%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  set (IN)
                         net (fo=0)                   0.000     0.000    set
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  set_IBUF_inst/O
                         net (fo=13, routed)          0.481     0.739    Cron/cont_ore/contatore/counter_1/set_IBUF
    SLICE_X2Y53          LUT6 (Prop_lut6_I0_O)        0.045     0.784 r  Cron/cont_ore/contatore/counter_1/u_i_1/O
                         net (fo=5, routed)           0.128     0.913    Cron/cont_ore/contatore/counter_2/u_reg_0
    SLICE_X1Y53          FDRE                                         r  Cron/cont_ore/contatore/counter_2/u_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.861     2.020    Cron/cont_ore/contatore/counter_2/clk_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  Cron/cont_ore/contatore/counter_2/u_reg/C





