Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon May 12 23:01:31 2025
| Host         : LAPTOP-AGQD4J52 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file led7_control_sets_placed.rpt
| Design       : led7
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    64 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             151 |           39 |
| Yes          | No                    | No                     |              24 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              14 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------+--------------------------+------------------+----------------+
|  Clock Signal  |      Enable Signal      |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+-------------------------+--------------------------+------------------+----------------+
|  clk_IBUF_BUFG | dp0_out                 | dp_i_1_n_0               |                1 |              1 |
|  clk_IBUF_BUFG |                         |                          |                2 |              3 |
|  clk_IBUF_BUFG | in_values[0][3]_i_1_n_0 |                          |                3 |              4 |
|  clk_IBUF_BUFG | in_values[2][3]_i_1_n_0 |                          |                2 |              4 |
|  clk_IBUF_BUFG | in_values[3][3]_i_1_n_0 |                          |                2 |              4 |
|  clk_IBUF_BUFG | in_values[1][3]_i_1_n_0 |                          |                1 |              4 |
|  clk_IBUF_BUFG | in_values[4][3]_i_1_n_0 |                          |                2 |              4 |
|  clk_IBUF_BUFG | in_values[5][3]_i_1_n_0 |                          |                3 |              4 |
|  clk_IBUF_BUFG | scan                    | clear                    |                8 |             13 |
|  clk_IBUF_BUFG |                         | counter_mode[25]_i_1_n_0 |                5 |             26 |
|  clk_IBUF_BUFG |                         | counter_up[25]_i_1_n_0   |                4 |             26 |
|  clk_IBUF_BUFG |                         | dem[25]_i_1_n_0          |               11 |             26 |
|  clk_IBUF_BUFG |                         | counter_time0            |                6 |             27 |
|  clk_IBUF_BUFG |                         | clear                    |               13 |             46 |
+----------------+-------------------------+--------------------------+------------------+----------------+


