Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed Mar 16 03:38:46 2022
| Host         : LAPTOP-D6VM0O5J running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              77 |           27 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+-------------------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|     Clock Signal    |                  Enable Signal                  |             Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+-------------------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG      |                                                 | reset_cond/M_reset_cond_in              |                1 |              4 |         4.00 |
|  slowclock/value[0] | autotester/FSM_sequential_M_feeder_q[4]_i_1_n_0 | io_button_IBUF[0]                       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG      |                                                 |                                         |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG      | inputstorer/btnA/E[0]                           | io_button_IBUF[2]                       |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG      | inputstorer/btnB/E[0]                           | io_button_IBUF[2]                       |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG      | inputstorer/btnA/sel                            | inputstorer/btnA/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG      | inputstorer/btnB/M_ctr_q[0]_i_2__0_n_0          | inputstorer/btnB/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG      |                                                 | reset_cond/Q[0]                         |                7 |             27 |         3.86 |
+---------------------+-------------------------------------------------+-----------------------------------------+------------------+----------------+--------------+


