

================================================================
== Vitis HLS Report for 'wr_data_dir_adv'
================================================================
* Date:           Sat Sep  2 15:30:17 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        wr_data_dir_adv
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.00 ns|  4.140 ns|     1.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  24.000 ns|  24.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    272|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     296|    488|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     41|    -|
|Register         |        -|    -|     804|    256|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|    1100|   1057|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|       1|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------+----------------+---------+----+-----+-----+-----+
    |     Instance     |     Module     | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------+----------------+---------+----+-----+-----+-----+
    |Axi_lite_s_axi_U  |Axi_lite_s_axi  |        0|   0|  296|  488|    0|
    +------------------+----------------+---------+----+-----+-----+-----+
    |Total             |                |        0|   0|  296|  488|    0|
    +------------------+----------------+---------+----+-----+-----+-----+

    * DSP: 
    +-------------------------------------+----------------------------------+--------------+
    |               Instance              |              Module              |  Expression  |
    +-------------------------------------+----------------------------------+--------------+
    |mac_muladd_12ns_11ns_11ns_22_4_1_U1  |mac_muladd_12ns_11ns_11ns_22_4_1  |  i0 * i1 + i2|
    +-------------------------------------+----------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln87_fu_308_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln90_fu_465_p2                |         +|   0|  0|  15|           8|           1|
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_condition_225                  |       and|   0|  0|   2|           1|           1|
    |tmp_nbreadreq_fu_180_p9           |       and|   0|  0|   2|           1|           0|
    |icmp_ln79_1_fu_424_p2             |      icmp|   0|  0|  10|           2|           1|
    |icmp_ln79_2_fu_429_p2             |      icmp|   0|  0|  11|           2|           3|
    |icmp_ln79_fu_419_p2               |      icmp|   0|  0|  10|           2|           1|
    |icmp_ln89_fu_328_p2               |      icmp|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter4  |        or|   0|  0|   2|           1|           1|
    |or_ln79_fu_442_p2                 |        or|   0|  0|   2|           1|           1|
    |s_dir_TDATA_int_regslice          |    select|   0|  0|  32|           1|          32|
    |select_ln79_1_fu_448_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln79_fu_434_p3             |    select|   0|  0|  32|           1|          32|
    |select_ln87_fu_314_p3             |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 272|          92|         146|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_phi_reg_pp0_iter2_storemerge_reg_246  |  14|          3|    1|          3|
    |s_data_TDATA_blk_n                       |   9|          2|    1|          2|
    |s_dir_TDATA_blk_n                        |   9|          2|    1|          2|
    |strm_in_TDATA_blk_n                      |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  41|          9|    4|          9|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_reg_246  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter2_storemerge_reg_246  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter3_storemerge_reg_246  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter4_storemerge_reg_246  |   1|   0|    1|          0|
    |base_addr_0_read_reg_516                 |  32|   0|   32|          0|
    |base_addr_1_read_reg_511                 |  32|   0|   32|          0|
    |base_addr_2_read_reg_506                 |  32|   0|   32|          0|
    |base_addr_3_read_reg_501                 |  32|   0|   32|          0|
    |col_reg_530                              |  11|   0|   11|          0|
    |col_reg_530_pp0_iter1_reg                |  11|   0|   11|          0|
    |count_frame                              |   8|   0|    8|          0|
    |frame_ptr_read_reg_494                   |   2|   0|    2|          0|
    |icmp_ln89_reg_551                        |   1|   0|    1|          0|
    |icmp_ln89_reg_551_pp0_iter2_reg          |   1|   0|    1|          0|
    |numWrites                                |  32|   0|   32|          0|
    |select_ln87_reg_545                      |  32|   0|   32|          0|
    |tmp_reg_521                              |   1|   0|    1|          0|
    |tmp_s_reg_525                            |  24|   0|   24|          0|
    |total_size_read_reg_489                  |  32|   0|   32|          0|
    |base_addr_0_read_reg_516                 |  64|  32|   32|          0|
    |base_addr_1_read_reg_511                 |  64|  32|   32|          0|
    |base_addr_2_read_reg_506                 |  64|  32|   32|          0|
    |base_addr_3_read_reg_501                 |  64|  32|   32|          0|
    |frame_ptr_read_reg_494                   |  64|  32|    2|          0|
    |select_ln87_reg_545                      |  64|  32|   32|          0|
    |tmp_reg_521                              |  64|  32|    1|          0|
    |tmp_s_reg_525                            |  64|  32|   24|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 804| 256|  479|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+------------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   |   Source Object  |    C Type    |
+------------------------+-----+-----+--------------+------------------+--------------+
|s_axi_Axi_lite_AWVALID  |   in|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_AWREADY  |  out|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_AWADDR   |   in|    7|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_WVALID   |   in|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_WREADY   |  out|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_WDATA    |   in|   32|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_WSTRB    |   in|    4|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_ARVALID  |   in|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_ARREADY  |  out|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_ARADDR   |   in|    7|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_RVALID   |  out|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_RREADY   |   in|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_RDATA    |  out|   32|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_RRESP    |  out|    2|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_BVALID   |  out|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_BREADY   |   in|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_BRESP    |  out|    2|         s_axi|          Axi_lite|       pointer|
|ap_clk                  |   in|    1|  ap_ctrl_none|   wr_data_dir_adv|  return value|
|ap_rst_n                |   in|    1|  ap_ctrl_none|   wr_data_dir_adv|  return value|
|strm_in_TDATA           |   in|   64|          axis|  strm_in_V_data_V|       pointer|
|strm_in_TVALID          |   in|    1|          axis|  strm_in_V_dest_V|       pointer|
|strm_in_TREADY          |  out|    1|          axis|  strm_in_V_dest_V|       pointer|
|strm_in_TDEST           |   in|    1|          axis|  strm_in_V_dest_V|       pointer|
|strm_in_TKEEP           |   in|    8|          axis|  strm_in_V_keep_V|       pointer|
|strm_in_TSTRB           |   in|    8|          axis|  strm_in_V_strb_V|       pointer|
|strm_in_TUSER           |   in|    1|          axis|  strm_in_V_user_V|       pointer|
|strm_in_TLAST           |   in|    1|          axis|  strm_in_V_last_V|       pointer|
|strm_in_TID             |   in|    1|          axis|    strm_in_V_id_V|       pointer|
|s_dir_TDATA             |  out|   32|          axis|             s_dir|       pointer|
|s_dir_TVALID            |  out|    1|          axis|             s_dir|       pointer|
|s_dir_TREADY            |   in|    1|          axis|             s_dir|       pointer|
|s_data_TDATA            |  out|   32|          axis|            s_data|       pointer|
|s_data_TVALID           |  out|    1|          axis|            s_data|       pointer|
|s_data_TREADY           |   in|    1|          axis|            s_data|       pointer|
|frame_ptr               |   in|    2|       ap_none|         frame_ptr|        scalar|
|completed               |  out|    1|       ap_none|         completed|       pointer|
+------------------------+-----+-----+--------------+------------------+--------------+

