/* SPDX-License-Identifier: GPL-2.0-only OR MIT */

/*
 * This file is created based on MT8196 Functional Specification
 * Chapter number: 14.2.4
 */

#ifndef SOC_MEDIATEK_MT8196_MT6685_RTC_HW_H
#define SOC_MEDIATEK_MT8196_MT6685_RTC_HW_H

#include <soc/mt6685_hw.h>
#include <soc/rtc.h>

/* RTC_BBPU bit field */
#define MT6685_PWREN_SHIFT		0
#define MT6685_PWREN_MASK		0x1
#define MT6685_SPAR_SW_SHIFT		1
#define MT6685_SPAR_SW_MASK		0x1
#define MT6685_RESET_SPAR_SHIFT		2
#define MT6685_RESET_SPAR_MASK		0x1
#define MT6685_RESET_ALARM_SHIFT	3
#define MT6685_RESET_ALARM_MASK		0x1

/* RTC registers */
#define RTC_BBPU			MT6685_BBPU_ADDR
#define RTC_BBPU_PWREN			(MT6685_PWREN_MASK << MT6685_PWREN_SHIFT)
#define RTC_BBPU_SPAR_SW		(MT6685_SPAR_SW_MASK << MT6685_SPAR_SW_SHIFT)
#define RTC_BBPU_RESET_SPAR		(MT6685_RESET_SPAR_MASK << MT6685_RESET_SPAR_SHIFT)
#define RTC_BBPU_RESET_ALARM		(MT6685_RESET_ALARM_MASK << MT6685_RESET_ALARM_SHIFT)
#define RTC_BBPU_CLRPKY			(MT6685_CLRPKY_MASK << MT6685_CLRPKY_SHIFT)
#define RTC_BBPU_RELOAD			(MT6685_RELOAD_MASK << MT6685_RELOAD_SHIFT)
#define RTC_BBPU_CBUSY			(MT6685_CBUSY_MASK << MT6685_CBUSY_SHIFT)
#define RTC_BBPU_ALARM_STATUS		(MT6685_ALARM_STATUS_MASK << MT6685_ALARM_STATUS_SHIFT)
#define RTC_BBPU_KEY			(0x43 << (MT6685_KEY_BBPU_SHIFT + 8))

#define RTC_IRQ_STA			MT6685_ALSTA_ADDR
#define RTC_IRQ_STA_AL			(MT6685_ALSTA_MASK << MT6685_ALSTA_SHIFT)
#define RTC_IRQ_STA_TC			(MT6685_TCSTA_MASK << MT6685_TCSTA_SHIFT)
#define RTC_IRQ_STA_LP			(MT6685_LPSTA_MASK << MT6685_LPSTA_SHIFT)

#define RTC_IRQ_EN			MT6685_AL_EN_ADDR
#define RTC_IRQ_EN_AL			(MT6685_AL_EN_MASK << MT6685_AL_EN_SHIFT)
#define RTC_IRQ_EN_TC			(MT6685_TC_EN_MASK << MT6685_TC_EN_SHIFT)
#define RTC_IRQ_EN_ONESHOT		(MT6685_ONESHOT_MASK << MT6685_ONESHOT_SHIFT)
#define RTC_IRQ_EN_LP			(MT6685_LP_EN_MASK << MT6685_LP_EN_SHIFT)
#define RTC_IRQ_EN_ONESHOT_AL		(RTC_IRQ_EN_ONESHOT | RTC_IRQ_EN_AL)

#define RTC_CII_EN			MT6685_SECCII_ADDR
#define RTC_CII_SEC			(MT6685_SECCII_MASK << MT6685_SECCII_SHIFT)
#define RTC_CII_MIN			(MT6685_MINCII_MASK << MT6685_MINCII_SHIFT)
#define RTC_CII_HOU			(MT6685_HOUCII_MASK << MT6685_HOUCII_SHIFT)
#define RTC_CII_DOM			(MT6685_DOMCII_MASK << MT6685_DOMCII_SHIFT)
#define RTC_CII_DOW			(MT6685_DOWCII_MASK << MT6685_DOWCII_SHIFT)
#define RTC_CII_MTH			(MT6685_MTHCII_MASK << MT6685_MTHCII_SHIFT)
#define RTC_CII_YEA			(MT6685_YEACII_MASK << MT6685_YEACII_SHIFT)
#define RTC_CII_1_2_SEC			(MT6685_SECCII_1_2_MASK << MT6685_SECCII_1_2_SHIFT)
#define RTC_CII_1_4_SEC			(MT6685_SECCII_1_4_MASK << (MT6685_SECCII_1_4_SHIFT + 8))
#define RTC_CII_1_8_SEC			(MT6685_SECCII_1_8_MASK << (MT6685_SECCII_1_8_SHIFT + 8))

#define RTC_AL_MASK			MT6685_SEC_MSK_ADDR
#define RTC_AL_MASK_SEC			(MT6685_SEC_MSK_MASK << MT6685_SEC_MSK_SHIFT)
#define RTC_AL_MASK_MIN			(MT6685_MIN_MSK_MASK << MT6685_MIN_MSK_SHIFT)
#define RTC_AL_MASK_HOU			(MT6685_HOU_MSK_MASK << MT6685_HOU_MSK_SHIFT)
#define RTC_AL_MASK_DOM			(MT6685_DOM_MSK_MASK << MT6685_DOM_MSK_SHIFT)
#define RTC_AL_MASK_DOW			(MT6685_DOW_MSK_MASK << MT6685_DOW_MSK_SHIFT)
#define RTC_AL_MASK_MTH			(MT6685_MTH_MSK_MASK << MT6685_MTH_MSK_SHIFT)
#define RTC_AL_MASK_YEA			(MT6685_YEA_MSK_MASK << MT6685_YEA_MSK_SHIFT)

#define RTC_TC_SEC			MT6685_TC_SECOND_ADDR
#define RTC_TC_SEC_MASK			MT6685_TC_SECOND_MASK
#define RTC_TC_MIN			MT6685_TC_MINUTE_ADDR
#define RTC_TC_MIN_MASK			MT6685_TC_MINUTE_MASK
#define RTC_TC_HOU			MT6685_TC_HOUR_ADDR
#define RTC_TC_HOU_MASK			MT6685_TC_HOUR_MASK
#define RTC_TC_DOM			MT6685_TC_DOM_ADDR
#define RTC_TC_DOM_MASK			MT6685_TC_DOM_MASK
#define RTC_TC_DOW			MT6685_TC_DOW_ADDR
#define RTC_TC_DOW_MASK			MT6685_TC_DOW_MASK
#define RTC_TC_MTH			MT6685_TC_MONTH_ADDR
#define RTC_TC_MTH_MASK			MT6685_TC_MONTH_MASK
#define RTC_TC_YEA			MT6685_TC_YEAR_ADDR
#define RTC_TC_YEA_MASK			MT6685_TC_YEAR_MASK
#define RTC_AL_SEC			MT6685_AL_SECOND_ADDR
#define RTC_AL_SEC_MASK			MT6685_AL_SECOND_MASK

#define RTC_BBPU_AUTO_PDN_SEL		(MT6685_BBPU_AUTO_PDN_SEL_MASK << MT6685_BBPU_AUTO_PDN_SEL_SHIFT)
#define RTC_BBPU_2SEC_CK_SEL		(MT6685_BBPU_2SEC_CK_SEL_MASK << MT6685_BBPU_2SEC_CK_SEL_SHIFT)
#define RTC_BBPU_2SEC_EN		(MT6685_BBPU_2SEC_EN_MASK << (MT6685_BBPU_2SEC_EN_SHIFT + 8))
#define RTC_BBPU_2SEC_MODE		(MT6685_BBPU_2SEC_MODE_MASK << (MT6685_BBPU_2SEC_MODE_SHIFT + 8))
/* RTC masks include shift */
#define RTC_BBPU_2SEC_MODE_MSK		(MT6685_BBPU_2SEC_MODE_MASK << (MT6685_BBPU_2SEC_MODE_SHIFT + 8))
#define RTC_BBPU_2SEC_MODE_SHIFT	(MT6685_BBPU_2SEC_MODE_SHIFT + 8)
#define RTC_BBPU_2SEC_STAT_CLEAR        (MT6685_BBPU_2SEC_STAT_CLEAR_MASK << (MT6685_BBPU_2SEC_STAT_CLEAR_SHIFT + 8))
#define RTC_BBPU_2SEC_STAT_STA          (MT6685_BBPU_2SEC_STAT_STA_MASK << (MT6685_BBPU_2SEC_STAT_STA_SHIFT + 8))
#define RTC_LPD_OPT_SHIFT		(MT6685_RTC_LPD_OPT_SHIFT + 8)
#define RTC_LPD_OPT_MASK		(MT6685_RTC_LPD_OPT_MASK << (MT6685_RTC_LPD_OPT_SHIFT + 8))
#define RTC_LPD_OPT_XOSC_AND_EOSC_LPD	(0U << (MT6685_RTC_LPD_OPT_SHIFT + 8))
#define RTC_LPD_OPT_EOSC_LPD		(1U << (MT6685_RTC_LPD_OPT_SHIFT + 8))
#define RTC_LPD_OPT_XOSC_LPD		(2U << (MT6685_RTC_LPD_OPT_SHIFT + 8))
#define RTC_LPD_OPT_F32K_CK_ALIVE	(3U << (MT6685_RTC_LPD_OPT_SHIFT + 8))
#define RTC_K_EOSC32_VTCXO_ON_SEL	(MT6685_K_EOSC32_VTCXO_ON_SEL_MASK << (MT6685_K_EOSC32_VTCXO_ON_SEL_SHIFT + 8))

#define RTC_AL_MIN			MT6685_AL_MINUTE_ADDR
#define RTC_AL_MIN_MASK			(MT6685_AL_MINUTE_MASK << MT6685_AL_MINUTE_SHIFT)

/*
 * RTC_NEW_SPARE0: RTC_AL_HOU bit0~4
 * bit 8 ~ 15 : For design used, can't be overwritten.
 */
#define RTC_AL_HOU			MT6685_AL_HOUR_ADDR
#define RTC_AL_HOU_MASK			(MT6685_AL_HOUR_MASK << MT6685_AL_HOUR_SHIFT)
#define RTC_NEW_SPARE0			(MT6685_NEW_SPARE0_MASK << (MT6685_NEW_SPARE0_SHIFT + 8))
#define RTC_AL_HOU_FG_SHIFT		8
#define RTC_AL_HOU_FG_MASK		0xff00

/*
 * RTC_NEW_SPARE1: RTC_AL_DOM bit0~4
 * bit 8 ~ 15 : for 2 second reboot desing used,
 *              can't be overwritten.
 */
#define RTC_AL_DOM			MT6685_AL_DOM_ADDR
#define RTC_AL_DOM_MASK			(MT6685_AL_DOM_MASK << MT6685_AL_DOM_SHIFT)
#define RTC_NEW_SPARE1			(MT6685_NEW_SPARE1_MASK << (MT6685_NEW_SPARE1_SHIFT + 8))
#define RTC_SPAR_CONDITION		BIT(8)	/* by uvlo */
#define RTC_AUTOMATICALLY_SPAR		BIT(9)	/* clear by sw */
#define RTC_ALARM_CLEAR_METHOD		BIT(11)	/* by sw */

/*
 * RTC_NEW_SPARE2: RTC_AL_DOW bit0~2
 * bit 8 ~ 15 : reserved bits
 */
#define RTC_AL_DOW			MT6685_AL_DOW_ADDR
#define RTC_AL_DOW_MASK			(MT6685_AL_DOW_MASK << MT6685_AL_DOW_SHIFT)
#define RTC_RG_EOSC_CALI_TD_1SEC	(3 << (MT6685_NEW_SPARE2_SHIFT + 8))
#define RTC_RG_EOSC_CALI_TD_2SEC	(4 << (MT6685_NEW_SPARE2_SHIFT + 8))
#define RTC_RG_EOSC_CALI_TD_4SEC	(5 << (MT6685_NEW_SPARE2_SHIFT + 8))
#define RTC_RG_EOSC_CALI_TD_8SEC	(6 << (MT6685_NEW_SPARE2_SHIFT + 8))
#define RTC_RG_EOSC_CALI_TD_16SEC	(7 << (MT6685_NEW_SPARE2_SHIFT + 8))
#define RTC_RG_EOSC_CALI_TD_MASK	(0x7 << (MT6685_NEW_SPARE2_SHIFT + 8))
#define RTC_NEW_SPARE2			(MT6685_NEW_SPARE2_MASK << (MT6685_NEW_SPARE2_SHIFT + 8))

/*
 * RTC_NEW_SPARE3: RTC_AL_MTH bit0~3
 * bit 8 ~ 15 : Fuel Gauge
 */
#define RTC_AL_MTH			MT6685_AL_MONTH_ADDR
#define RTC_AL_MTH_MASK			(MT6685_AL_MONTH_MASK << MT6685_AL_MONTH_SHIFT)
#define RTC_NEW_SPARE3			(MT6685_NEW_SPARE3_MASK << (MT6685_NEW_SPARE3_SHIFT + 8))
#define RTC_AL_MTH_FG_SHIFT		8
#define RTC_AL_MTH_FG_MASK		0xff00

#define RTC_AL_YEA			MT6685_AL_YEAR_ADDR
#define RTC_AL_YEA_MASK			(MT6685_AL_YEAR_MASK << MT6685_AL_YEAR_SHIFT)
#define RTC_K_EOSC_RSV_0		BIT(8)
#define RTC_K_EOSC_RSV_1		BIT(9)
#define RTC_K_EOSC_RSV_2		BIT(10)
#define RTC_K_EOSC_RSV_3		BIT(11)
#define RTC_K_EOSC_RSV_4		BIT(12)
#define RTC_K_EOSC_RSV_5		BIT(13)
#define RTC_K_EOSC_RSV_6		BIT(14)
#define RTC_K_EOSC_RSV_7		BIT(15)

#define RTC_OSC32CON			MT6685_XOSCCALI_ADDR
#define RTC_OSC32CON_UNLOCK1		0x1a57
#define RTC_OSC32CON_UNLOCK2		0x2b68

/* Default 4'b0111, 2nd step suggest to set to 4'b0000 EOSC_CALI = charging cap calibration */
#define RTC_XOSCCALI_MASK		(MT6685_XOSCCALI_MASK << MT6685_XOSCCALI_SHIFT)

/* 0 (32k crystal exist)	1 (32k crystal doesn't exist)*/
#define RTC_XOSC32_ENB			(MT6685_RTC_XOSC32_ENB_MASK << MT6685_RTC_XOSC32_ENB_SHIFT)
#define RTC_EMBCK_SEL_MODE		(MT6685_RTC_EMBCK_SEL_MODE_MASK << MT6685_RTC_EMBCK_SEL_MODE_SHIFT)
#define RTC_EMBCK_SRC_SEL		(MT6685_RTC_EMBCK_SRC_SEL_MASK << (MT6685_RTC_EMBCK_SRC_SEL_SHIFT + 8))
#define RTC_EMBCK_SEL_OPTION		(MT6685_RTC_EMBCK_SEL_OPTION_MASK << (MT6685_RTC_EMBCK_SEL_OPTION_SHIFT + 8))
#define RTC_GPS_CKOUT_EN		(MT6685_RTC_GPS_CKOUT_EN_MASK << (MT6685_RTC_GPS_CKOUT_EN_SHIFT + 8))
#define RTC_EOSC32_VCT_EN		(MT6685_RTC_EOSC32_VCT_EN_MASK << (MT6685_RTC_EOSC32_VCT_EN_SHIFT + 8))
#define RTC_EOSC32_CHOP_EN		(MT6685_RTC_EOSC32_CHOP_EN_MASK << (MT6685_RTC_EOSC32_CHOP_EN_SHIFT + 8))

/* Keep RG_EOSC_RSV[0] to low for lower EOSC leakage current hardware design change. */
#define RTC_GP_OSC32_CON		(2U << (MT6685_RTC_GP_OSC32_CON_SHIFT + 8))
#define RTC_REG_XOSC32_ENB		(MT6685_RTC_REG_XOSC32_ENB_MASK << (MT6685_RTC_REG_XOSC32_ENB_SHIFT + 8))

/* 0: emb_hw	1: emb_k_eosc_32		2:dcxo_ck	3: eosc32_ck*/
#define RTC_EMBCK_SEL_HW		(0 << MT6685_RTC_EMBCK_SEL_MODE_SHIFT)
#define RTC_EMBCK_SEL_K_EOSC		(1U << MT6685_RTC_EMBCK_SEL_MODE_SHIFT)
#define RTC_EMBCK_SEL_DCXO		(2U << MT6685_RTC_EMBCK_SEL_MODE_SHIFT)
#define RTC_EMBCK_SEL_EOSC		(3U << MT6685_RTC_EMBCK_SEL_MODE_SHIFT)

#define OSC32CON_ANALOG_SETTING		(RTC_GP_OSC32_CON | RTC_EOSC32_CHOP_EN | \
					RTC_EOSC32_VCT_EN | RTC_GPS_CKOUT_EN | \
					RTC_EMBCK_SEL_OPTION | RTC_EMBCK_SEL_K_EOSC)

#define RTC_XOSCCALI_START		0x0000
#define RTC_XOSCCALI_END		0x001f

#define RTC_POWERKEY1			MT6685_RTC_POWERKEY1_L_ADDR
#define RTC_POWERKEY2			MT6685_RTC_POWERKEY2_L_ADDR
#define RTC_POWERKEY1_KEY		0xa357
#define RTC_POWERKEY2_KEY		0x67d2

#define RTC_PDN1			MT6685_RTC_PDN1_L_ADDR
#define RTC_PDN1_RECOVERY_MASK		0x0030
#define RTC_PDN1_FAC_RESET		BIT(4)
#define RTC_PDN1_BYPASS_PWR		BIT(6)
#define RTC_PDN1_PWRON_TIME		BIT(7)
#define RTC_PDN1_FAST_BOOT		BIT(13)
#define RTC_PDN1_KPOC			BIT(14)
#define RTC_PDN1_DEBUG			BIT(15)

#define RTC_PDN2			MT6685_RTC_PDN2_L_ADDR
#define RTC_PDN2_PWRON_MTH_MASK		0x000f
#define RTC_PDN2_PWRON_MTH_SHIFT	0
#define RTC_PDN2_PWRON_ALARM		BIT(4)
#define RTC_PDN2_PWRON_YEA_MASK		0x7f00
#define RTC_PDN2_AUTOBOOT		BIT(7)
#define RTC_PDN2_PWRON_YEA_SHIFT	8
#define RTC_PDN2_PWRON_LOGO		BIT(15)

#define RTC_SPAR0			MT6685_RTC_SPAR0_L_ADDR
#define RTC_SPAR0_PWRON_SEC_MASK	0x003f
#define RTC_SPAR0_PWRON_SEC_SHIFT	0
#define RTC_SPAR0_32K_LESS		BIT(6)

#define RTC_SPAR1			MT6685_RTC_SPAR1_L_ADDR
#define RTC_SPAR1_PWRON_MIN_MASK	0x003f
#define RTC_SPAR1_PWRON_MIN_SHIFT	0
#define RTC_SPAR1_PWRON_HOU_MASK	0x07c0
#define RTC_SPAR1_PWRON_HOU_SHIFT	6
#define RTC_SPAR1_PWRON_DOM_MASK	0xf800
#define RTC_SPAR1_PWRON_DOM_SHIFT	11

#define RTC_PROT			MT6685_RTC_PROT_L_ADDR
#define RTC_PROT_UNLOCK1		0x586a
#define RTC_PROT_UNLOCK2		0x9136
#define RTC_PROT_UNLOCK_SUCCESS		0x3

#define RTC_DIFF			MT6685_RTC_DIFF_L_ADDR
#define RTC_POWER_DETECTED		(MT6685_POWER_DETECTED_MASK << (MT6685_POWER_DETECTED_SHIFT + 8))
#define RTC_K_EOSC32_RSV		(MT6685_K_EOSC32_RSV_MASK << (MT6685_K_EOSC32_RSV_SHIFT + 8))
#define RTC_CALI_RD_SEL_SHIFT		(MT6685_CALI_RD_SEL_SHIFT + 8)
#define RTC_CALI_RD_SEL			(MT6685_CALI_RD_SEL_MASK << (MT6685_CALI_RD_SEL_SHIFT + 8))

#define RTC_CALI			MT6685_RTC_CALI_L_ADDR
#define RTC_CALI_MASK			(MT6685_RTC_CALI_H_MASK << (MT6685_RTC_CALI_H_SHIFT + 8) | \
					 MT6685_RTC_CALI_L_MASK << MT6685_RTC_CALI_L_SHIFT)

#define RTC_CALI_WR_SEL			(MT6685_CALI_WR_SEL_MASK << (MT6685_CALI_WR_SEL_SHIFT + 8))
#define RTC_CALI_WR_SEL_SHIFT		(MT6685_CALI_WR_SEL_SHIFT + 8)
#define RTC_K_EOSC32_OVERFLOW		(MT6685_K_EOSC32_OVERFLOW_MASK << (MT6685_K_EOSC32_OVERFLOW_SHIFT + 8))

#define RTC_WRTGR			MT6685_WRTGR_ADDR

#define RTC_CON				MT6685_VBAT_LPSTA_RAW_ADDR
#define RTC_VBAT_LPSTA_RAW		(MT6685_VBAT_LPSTA_RAW_MASK << MT6685_VBAT_LPSTA_RAW_SHIFT)
#define RTC_EOSC32_LPEN			(MT6685_EOSC32_LPEN_MASK << MT6685_EOSC32_LPEN_SHIFT)
#define RTC_XOSC32_LPEN			(MT6685_XOSC32_LPEN_MASK << MT6685_XOSC32_LPEN_SHIFT)
#define RTC_CON_LPRST			(MT6685_LPRST_MASK << MT6685_LPRST_SHIFT)
#define RTC_CON_CDBO			(MT6685_CDBO_MASK << MT6685_CDBO_SHIFT)
/* 0: RTC_GPIO exports 32K */
#define RTC_CON_F32KOB			(MT6685_F32KOB_MASK << MT6685_F32KOB_SHIFT)
#define RTC_CON_GPO			(MT6685_GPO_MASK << MT6685_GPO_SHIFT)
/* 1: GPO mode, 0: GPI mode */
#define RTC_CON_GOE			(MT6685_GOE_MASK << MT6685_GOE_SHIFT)
#define RTC_CON_GSR			(MT6685_GSR_MASK << (MT6685_GSR_SHIFT + 8))
#define RTC_CON_GSMT			(MT6685_GSMT_MASK << (MT6685_GSMT_SHIFT + 8))
#define RTC_CON_GPEN			(MT6685_GPEN_MASK << (MT6685_GPEN_SHIFT + 8))
#define RTC_CON_GPU			(MT6685_GPU_MASK << (MT6685_GPU_SHIFT + 8))
#define RTC_CON_GE4			(MT6685_GE4_MASK << (MT6685_GE4_SHIFT + 8))
#define RTC_CON_GE8			(MT6685_GE8_MASK << (MT6685_GE8_SHIFT + 8))
#define RTC_CON_GPI			(MT6685_GPI_MASK << (MT6685_GPI_SHIFT + 8))
/* 32K was stopped */
#define RTC_CON_LPSTA_RAW		(MT6685_LPSTA_RAW_MASK << (MT6685_LPSTA_RAW_SHIFT + 8))

#define RTC_INT_CNT			MT6685_RTC_INT_CNT_L_ADDR

#define SCK_TOP_CKPDN_CON0_L_SET	MT6685_SCK_TOP_CKPDN_CON0_L_SET_ADDR
#define RG_RTC_EOSC32_CK_PDN_MASK	MT6685_RG_RTC_EOSC32_CK_PDN_MASK
#define RG_RTC_EOSC32_CK_PDN_SHIFT	MT6685_RG_RTC_EOSC32_CK_PDN_SHIFT

#define SCK_TOP_CKPDN_CON0_L_CLR	MT6685_SCK_TOP_CKPDN_CON0_L_CLR_ADDR
#define SCK_TOP_CKPDN_CON0_L_CLR_SHIFT	MT6685_SCK_TOP_CKPDN_CON0_L_CLR_SHIFT

#define SCK_TOP_CKPDN_CON0_L		MT6685_SCK_TOP_CKPDN_CON0_L
#define RG_RTC_SEC_MCLK_PDN_MASK	MT6685_RG_RTC_SEC_MCLK_PDN_MASK
#define RG_RTC_SEC_32K_CK_PDN_MASK	MT6685_RG_RTC_SEC_32K_CK_PDN_MASK
#define RG_RTC_SEC_32K_CK_PDN_SHIFT	MT6685_RG_RTC_SEC_32K_CK_PDN_SHIFT

#define SCK_TOP_XTAL_SEL_ADDR		MT6685_SCK_TOP_XTAL_SEL_ADDR
#define SCK_TOP_XTAL_SEL_MASK		MT6685_SCK_TOP_XTAL_SEL_MASK
#define SCK_TOP_XTAL_SEL_SHIFT		MT6685_SCK_TOP_XTAL_SEL_SHIFT

#define TOP_RST_MISC_CLR		MT6685_TOP_RST_MISC_CLR_ADDR
#define TOP_RST_MISC_CLR_MASK		MT6685_TOP_RST_MISC_CLR_MASK
#define TOP_RST_MISC_CLR_SHIFT		MT6685_TOP_RST_MISC_CLR_SHIFT

#define TMA_KEY				MT6685_TMA_KEY_ADDR
#define TMA_KEY_MASK			MT6685_TMA_KEY_MASK
#define TMA_KEY_SHIFT			MT6685_TMA_KEY_SHIFT

#define TMA_KEY_H			MT6685_TMA_KEY_H_ADDR
#define TMA_KEY_H_MASK			MT6685_TMA_KEY_H_MASK
#define TMA_KEY_H_SHIFT			MT6685_TMA_KEY_H_SHIFT

#define TOP_DIG_WPK			MT6685_TOP_DIG_WPK
#define DIG_WPK_KEY_MASK		MT6685_DIG_WPK_KEY_MASK
#define DIG_WPK_KEY_SHIFT		MT6685_DIG_WPK_KEY_SHIFT

#define TOP_DIG_WPK_H			MT6685_TOP_DIG_WPK_H
#define DIG_WPK_KEY_H_MASK		MT6685_DIG_WPK_KEY_H_MASK
#define DIG_WPK_KEY_H_SHIFT		MT6685_DIG_WPK_KEY_H_SHIFT

#define RG_RTC_MCLK_PDN_SET		MT6685_SCK_TOP_CKPDN_CON0_L_SET
#define RG_RTC_MCLK_PDN_CLR		MT6685_SCK_TOP_CKPDN_CON0_L_CLR
#define RG_RTC_MCLK_PDN_MASK		MT6685_RG_RTC_MCLK_PDN_MASK
#define RG_RTC_MCLK_PDN_SHIFT		MT6685_RG_RTC_MCLK_PDN_SHIFT

#define RG_SHUTDOWN_SRC_SEL		MT6685_RG_SHUTDOWN_SRC_SEL_ADDR
#define RG_SHUTDOWN_SRC_SEL_MASK	MT6685_RG_SHUTDOWN_SRC_SEL_MASK
#define RG_SHUTDOWN_SRC_SEL_SHIFT	MT6685_RG_SHUTDOWN_SRC_SEL_SHIFT

#define RG_SRCLKEN_IN0_HW_MODE		MT6685_TOP_CON
#define RG_SRCLKEN_IN0_HW_MODE_MASK	MT6685_RG_SRCLKEN_IN0_HW_MODE_MASK
#define RG_SRCLKEN_IN0_HW_MODE_SHIFT	MT6685_RG_SRCLKEN_IN0_HW_MODE_SHIFT

#define RG_SRCLKEN_IN1_HW_MODE		MT6685_TOP_CON
#define RG_SRCLKEN_IN1_HW_MODE_MASK	MT6685_RG_SRCLKEN_IN1_HW_MODE_MASK
#define RG_SRCLKEN_IN1_HW_MODE_SHIFT	MT6685_RG_SRCLKEN_IN1_HW_MODE_SHIFT

#define RG_RTC_EOSC32_CK_PDN		MT6685_SCK_TOP_CKPDN_CON0_L
#define RG_RTC_EOSC32_CK_PDN_MASK	MT6685_RG_RTC_EOSC32_CK_PDN_MASK
#define RG_RTC_EOSC32_CK_PDN_SHIFT	MT6685_RG_RTC_EOSC32_CK_PDN_SHIFT

#define XO_EN32K_MAN_ADDR		MT6685_DCXO_DIG_MODE_CW0
#define XO_EN32K_MAN_MASK		MT6685_XO_EN32K_MAN_MASK
#define XO_EN32K_MAN_SHIFT		MT6685_XO_EN32K_MAN_SHIFT

#define SCK_TOP_CKSEL_CON		MT6685_SCK_TOP_CKSEL_CON
#define R_SCK32K_CK_MASK		0x1
#define R_SCK32K_CK_SHIFT		0

#define RTC_SPAR_MACRO			MT6685_RTC_SPAR_MACRO
#define SPAR_THRE_SEL			(MT6685_RTC_SPAR_THRE_SEL_MASK << MT6685_RTC_SPAR_THRE_SEL_SHIFT)
#define SPAR_UVLO_WAIT_SHIFT		MT6685_RTC_UVLO_WAIT_SHIFT
#define SPAR_UVLO_WAIT_1T		0x0
#define SPAR_UVLO_WAIT_4ms		0x1
#define SPAR_UVLO_WAIT_16ms		0x2
#define SPAR_UVLO_WAIT_32ms		0x3
#define RTC_SPAR_PWRKEY_MATCH_LPD_MASK	0x1
#define RTC_SPAR_PWRKEY_MATCH_LPD_SHIFT	4
#define RTC_SPAR_PWRKEY_MATCH_MASK	0x1
#define RTC_SPAR_PWRKEY_MATCH_SHIFT	5
#define RTC_SPAR_PROT_STAT_MASK		0x3
#define RTC_SPAR_PROT_STAT_SHIFT	6

/* Secure RTC */
#define RTC_TC_SEC_SEC			MT6685_TC_SECOND_SEC_ADDR
#define RTC_TC_MIN_SEC			MT6685_TC_MINUTE_SEC_ADDR
#define RTC_TC_HOU_SEC			MT6685_TC_HOUR_SEC_ADDR
#define RTC_TC_DOM_SEC			MT6685_TC_DOM_SEC_ADDR
#define RTC_TC_DOW_SEC			MT6685_TC_DOW_SEC_ADDR
#define RTC_TC_MTH_SEC			MT6685_TC_MONTH_SEC_ADDR
#define RTC_TC_YEA_SEC			MT6685_TC_YEAR_SEC_ADDR

#define RTC_WRTGR_SEC			MT6685_RTC_SEC_WRTGR_ADDR
#define RTC_SEC_CK_PDN			MT6685_RTC_SEC_CK_PDN_ADDR

#define RTC_SEC_DSN_REV0		MT6685_RTC_SEC_ANA_REV
#define RTC_SEC_DSN_ID			MT6685_RTC_SEC_ANA_ID

#define RTC_SEC_BAS			RTC_SEC_DSN_ID

#endif /* SOC_MEDIATEK_MT8196_MT6685_RTC_HW_H */
