// Seed: 471093534
module module_0;
  always_latch
  `define pp_1 0
  wire id_2;
  assign module_2.id_0 = 0;
endmodule
macromodule module_1 (
    input tri0 id_0,
    output supply1 id_1,
    input wand id_2,
    inout tri1 id_3
    , id_9,
    input wor id_4,
    input wor id_5,
    output wire id_6,
    input tri0 id_7
);
  wire id_10;
  wire id_11, id_12;
  module_0 modCall_1 ();
  tri1 id_13, id_14;
  assign id_6 = id_13;
  wire id_15;
  wire id_16;
  wire id_17;
endmodule
module module_2 (
    input supply1 id_0
);
  wire id_2;
  module_0 modCall_1 ();
endmodule
