Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Dec 20 18:08:52 2019
| Host         : DAVID-SURFACE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file keccak_timing_summary_routed.rpt -pb keccak_timing_summary_routed.pb -rpx keccak_timing_summary_routed.rpx -warn_on_violation
| Design       : keccak
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 37 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 66 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.267        0.000                      0                 4470        0.142        0.000                      0                 4470        1.646        0.000                       0                  2247  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.267        0.000                      0                 4470        0.142        0.000                      0                 4470        1.646        0.000                       0                  2247  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.646ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 padder_/i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            f_permutation_/out_reg[873]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 0.799ns (17.015%)  route 3.897ns (82.985%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.005ns = ( 9.005 - 5.000 ) 
    Source Clock Delay      (SCD):    4.340ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=2246, routed)        1.555     4.340    padder_/clk_IBUF_BUFG
    SLICE_X129Y73        FDRE                                         r  padder_/i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y73        FDRE (Prop_fdre_C_Q)         0.379     4.719 r  padder_/i_reg[17]/Q
                         net (fo=16, routed)          0.613     5.332    padder_/Q[0]
    SLICE_X129Y73        LUT2 (Prop_lut2_I0_O)        0.105     5.437 r  padder_/i[0]_i_1/O
                         net (fo=125, routed)         1.195     6.632    f_permutation_/f_ack
    SLICE_X145Y70        LUT6 (Prop_lut6_I4_O)        0.105     6.737 r  f_permutation_/out[1597]_i_7/O
                         net (fo=10, routed)          0.775     7.512    f_permutation_/out_reg[19]_0
    SLICE_X141Y74        LUT6 (Prop_lut6_I0_O)        0.105     7.617 r  f_permutation_/out[1509]_i_2/O
                         net (fo=7, routed)           1.314     8.931    f_permutation_/out[1509]_i_2_n_0
    SLICE_X121Y82        LUT5 (Prop_lut5_I2_O)        0.105     9.036 r  f_permutation_/out[873]_i_1/O
                         net (fo=1, routed)           0.000     9.036    f_permutation_/round_out[873]
    SLICE_X121Y82        FDRE                                         r  f_permutation_/out_reg[873]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    M2                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     5.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     7.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=2246, routed)        1.448     9.005    f_permutation_/clk_IBUF_BUFG
    SLICE_X121Y82        FDRE                                         r  f_permutation_/out_reg[873]/C
                         clock pessimism              0.301     9.306    
                         clock uncertainty           -0.035     9.271    
    SLICE_X121Y82        FDRE (Setup_fdre_C_D)        0.032     9.303    f_permutation_/out_reg[873]
  -------------------------------------------------------------------
                         required time                          9.303    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (required time - arrival time)
  Source:                 padder_/i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            f_permutation_/out_reg[166]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 0.799ns (17.021%)  route 3.895ns (82.979%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.006ns = ( 9.006 - 5.000 ) 
    Source Clock Delay      (SCD):    4.340ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=2246, routed)        1.555     4.340    padder_/clk_IBUF_BUFG
    SLICE_X129Y73        FDRE                                         r  padder_/i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y73        FDRE (Prop_fdre_C_Q)         0.379     4.719 r  padder_/i_reg[17]/Q
                         net (fo=16, routed)          0.613     5.332    padder_/Q[0]
    SLICE_X129Y73        LUT2 (Prop_lut2_I0_O)        0.105     5.437 r  padder_/i[0]_i_1/O
                         net (fo=125, routed)         1.313     6.750    f_permutation_/f_ack
    SLICE_X151Y71        LUT4 (Prop_lut4_I1_O)        0.105     6.855 r  f_permutation_/out[1597]_i_15/O
                         net (fo=6, routed)           0.711     7.567    f_permutation_/out[1597]_i_15_n_0
    SLICE_X151Y77        LUT5 (Prop_lut5_I2_O)        0.105     7.672 r  f_permutation_/out[1597]_i_4/O
                         net (fo=13, routed)          1.258     8.929    f_permutation_/out[1597]_i_4_n_0
    SLICE_X129Y81        LUT5 (Prop_lut5_I3_O)        0.105     9.034 r  f_permutation_/out[166]_i_1/O
                         net (fo=1, routed)           0.000     9.034    f_permutation_/round_out[166]
    SLICE_X129Y81        FDRE                                         r  f_permutation_/out_reg[166]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    M2                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     5.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     7.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=2246, routed)        1.449     9.006    f_permutation_/clk_IBUF_BUFG
    SLICE_X129Y81        FDRE                                         r  f_permutation_/out_reg[166]/C
                         clock pessimism              0.301     9.307    
                         clock uncertainty           -0.035     9.272    
    SLICE_X129Y81        FDRE (Setup_fdre_C_D)        0.032     9.304    f_permutation_/out_reg[166]
  -------------------------------------------------------------------
                         required time                          9.304    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 padder_/i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            f_permutation_/out_reg[261]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.728ns  (logic 0.799ns (16.900%)  route 3.929ns (83.100%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.997ns = ( 8.997 - 5.000 ) 
    Source Clock Delay      (SCD):    4.340ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=2246, routed)        1.555     4.340    padder_/clk_IBUF_BUFG
    SLICE_X129Y73        FDRE                                         r  padder_/i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y73        FDRE (Prop_fdre_C_Q)         0.379     4.719 r  padder_/i_reg[17]/Q
                         net (fo=16, routed)          0.531     5.250    padder_/Q[0]
    SLICE_X129Y73        LUT2 (Prop_lut2_I0_O)        0.105     5.355 r  padder_/out[1579]_i_17/O
                         net (fo=125, routed)         1.350     6.705    padder_/out_reg[630]_0
    SLICE_X152Y73        LUT3 (Prop_lut3_I2_O)        0.105     6.810 r  padder_/out[1565]_i_5/O
                         net (fo=9, routed)           0.718     7.528    f_permutation_/round_in[369]
    SLICE_X145Y81        LUT6 (Prop_lut6_I4_O)        0.105     7.633 r  f_permutation_/out[1452]_i_3/O
                         net (fo=13, routed)          1.330     8.963    f_permutation_/out[1452]_i_3_n_0
    SLICE_X112Y78        LUT5 (Prop_lut5_I2_O)        0.105     9.068 r  f_permutation_/out[261]_i_1/O
                         net (fo=1, routed)           0.000     9.068    f_permutation_/round_out[261]
    SLICE_X112Y78        FDRE                                         r  f_permutation_/out_reg[261]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    M2                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     5.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     7.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=2246, routed)        1.440     8.997    f_permutation_/clk_IBUF_BUFG
    SLICE_X112Y78        FDRE                                         r  f_permutation_/out_reg[261]/C
                         clock pessimism              0.301     9.298    
                         clock uncertainty           -0.035     9.263    
    SLICE_X112Y78        FDRE (Setup_fdre_C_D)        0.076     9.339    f_permutation_/out_reg[261]
  -------------------------------------------------------------------
                         required time                          9.339    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 padder_/i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            f_permutation_/out_reg[1037]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.684ns  (logic 0.799ns (17.057%)  route 3.885ns (82.943%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.005ns = ( 9.005 - 5.000 ) 
    Source Clock Delay      (SCD):    4.340ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=2246, routed)        1.555     4.340    padder_/clk_IBUF_BUFG
    SLICE_X129Y73        FDRE                                         r  padder_/i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y73        FDRE (Prop_fdre_C_Q)         0.379     4.719 r  padder_/i_reg[17]/Q
                         net (fo=16, routed)          0.613     5.332    padder_/Q[0]
    SLICE_X129Y73        LUT2 (Prop_lut2_I0_O)        0.105     5.437 r  padder_/i[0]_i_1/O
                         net (fo=125, routed)         1.371     6.808    f_permutation_/f_ack
    SLICE_X149Y68        LUT4 (Prop_lut4_I2_O)        0.105     6.913 r  f_permutation_/out[1595]_i_12/O
                         net (fo=6, routed)           0.792     7.705    f_permutation_/out[1595]_i_12_n_0
    SLICE_X148Y73        LUT5 (Prop_lut5_I2_O)        0.105     7.810 r  f_permutation_/out[1595]_i_3/O
                         net (fo=13, routed)          1.109     8.919    f_permutation_/out[1595]_i_3_n_0
    SLICE_X135Y80        LUT5 (Prop_lut5_I3_O)        0.105     9.024 r  f_permutation_/out[1037]_i_1/O
                         net (fo=1, routed)           0.000     9.024    f_permutation_/round_out[1037]
    SLICE_X135Y80        FDRE                                         r  f_permutation_/out_reg[1037]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    M2                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     5.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     7.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=2246, routed)        1.448     9.005    f_permutation_/clk_IBUF_BUFG
    SLICE_X135Y80        FDRE                                         r  f_permutation_/out_reg[1037]/C
                         clock pessimism              0.301     9.306    
                         clock uncertainty           -0.035     9.271    
    SLICE_X135Y80        FDRE (Setup_fdre_C_D)        0.030     9.301    f_permutation_/out_reg[1037]
  -------------------------------------------------------------------
                         required time                          9.301    
                         arrival time                          -9.024    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 padder_/i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            f_permutation_/out_reg[929]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.676ns  (logic 0.799ns (17.086%)  route 3.877ns (82.914%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.004ns = ( 9.004 - 5.000 ) 
    Source Clock Delay      (SCD):    4.340ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=2246, routed)        1.555     4.340    padder_/clk_IBUF_BUFG
    SLICE_X129Y73        FDRE                                         r  padder_/i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y73        FDRE (Prop_fdre_C_Q)         0.379     4.719 r  padder_/i_reg[17]/Q
                         net (fo=16, routed)          0.558     5.277    padder_/Q[0]
    SLICE_X130Y72        LUT2 (Prop_lut2_I0_O)        0.105     5.382 r  padder_/out[638]_i_4/O
                         net (fo=125, routed)         1.394     6.776    f_permutation_/i_reg[17]_6
    SLICE_X141Y80        LUT6 (Prop_lut6_I4_O)        0.105     6.881 r  f_permutation_/out[1548]_i_7/O
                         net (fo=10, routed)          0.992     7.873    padder_/out_reg[103]_0
    SLICE_X131Y84        LUT5 (Prop_lut5_I2_O)        0.105     7.978 r  padder_/out[929]_i_3/O
                         net (fo=3, routed)           0.934     8.911    f_permutation_/out_reg[472]_1
    SLICE_X119Y66        LUT5 (Prop_lut5_I4_O)        0.105     9.016 r  f_permutation_/out[929]_i_1/O
                         net (fo=1, routed)           0.000     9.016    f_permutation_/round_out[929]
    SLICE_X119Y66        FDRE                                         r  f_permutation_/out_reg[929]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    M2                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     5.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     7.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=2246, routed)        1.447     9.004    f_permutation_/clk_IBUF_BUFG
    SLICE_X119Y66        FDRE                                         r  f_permutation_/out_reg[929]/C
                         clock pessimism              0.301     9.305    
                         clock uncertainty           -0.035     9.270    
    SLICE_X119Y66        FDRE (Setup_fdre_C_D)        0.032     9.302    f_permutation_/out_reg[929]
  -------------------------------------------------------------------
                         required time                          9.302    
                         arrival time                          -9.016    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 padder_/i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            f_permutation_/out_reg[1397]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 0.799ns (17.145%)  route 3.861ns (82.855%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.001ns = ( 9.001 - 5.000 ) 
    Source Clock Delay      (SCD):    4.340ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=2246, routed)        1.555     4.340    padder_/clk_IBUF_BUFG
    SLICE_X129Y73        FDRE                                         r  padder_/i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y73        FDRE (Prop_fdre_C_Q)         0.379     4.719 r  padder_/i_reg[17]/Q
                         net (fo=16, routed)          0.531     5.250    padder_/Q[0]
    SLICE_X129Y73        LUT2 (Prop_lut2_I0_O)        0.105     5.355 r  padder_/out[1579]_i_17/O
                         net (fo=125, routed)         1.283     6.638    padder_/out_reg[630]_0
    SLICE_X126Y83        LUT3 (Prop_lut3_I2_O)        0.105     6.743 r  padder_/out[286]_i_3/O
                         net (fo=13, routed)          0.748     7.491    f_permutation_/round_in[297]
    SLICE_X139Y82        LUT6 (Prop_lut6_I5_O)        0.105     7.596 r  f_permutation_/out[1525]_i_2/O
                         net (fo=7, routed)           1.299     8.895    f_permutation_/out[1525]_i_2_n_0
    SLICE_X117Y69        LUT5 (Prop_lut5_I0_O)        0.105     9.000 r  f_permutation_/out[1397]_i_1/O
                         net (fo=1, routed)           0.000     9.000    f_permutation_/round_out[1397]
    SLICE_X117Y69        FDRE                                         r  f_permutation_/out_reg[1397]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    M2                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     5.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     7.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=2246, routed)        1.444     9.001    f_permutation_/clk_IBUF_BUFG
    SLICE_X117Y69        FDRE                                         r  f_permutation_/out_reg[1397]/C
                         clock pessimism              0.301     9.302    
                         clock uncertainty           -0.035     9.267    
    SLICE_X117Y69        FDRE (Setup_fdre_C_D)        0.032     9.299    f_permutation_/out_reg[1397]
  -------------------------------------------------------------------
                         required time                          9.299    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 padder_/i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            f_permutation_/out_reg[654]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.642ns  (logic 0.799ns (17.213%)  route 3.843ns (82.787%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 8.994 - 5.000 ) 
    Source Clock Delay      (SCD):    4.340ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=2246, routed)        1.555     4.340    padder_/clk_IBUF_BUFG
    SLICE_X129Y73        FDRE                                         r  padder_/i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y73        FDRE (Prop_fdre_C_Q)         0.379     4.719 r  padder_/i_reg[17]/Q
                         net (fo=16, routed)          0.535     5.254    padder_/Q[0]
    SLICE_X129Y73        LUT2 (Prop_lut2_I0_O)        0.105     5.359 r  padder_/out[1596]_i_17/O
                         net (fo=125, routed)         1.184     6.544    padder_/out_reg[371]_1
    SLICE_X146Y72        LUT3 (Prop_lut3_I2_O)        0.105     6.649 r  padder_/out[1596]_i_14/O
                         net (fo=7, routed)           0.751     7.400    f_permutation_/round_in[199]
    SLICE_X148Y68        LUT5 (Prop_lut5_I1_O)        0.105     7.505 r  f_permutation_/out[1596]_i_4/O
                         net (fo=13, routed)          1.372     8.877    f_permutation_/out[1596]_i_4_n_0
    SLICE_X114Y74        LUT5 (Prop_lut5_I0_O)        0.105     8.982 r  f_permutation_/out[654]_i_1/O
                         net (fo=1, routed)           0.000     8.982    f_permutation_/round_out[654]
    SLICE_X114Y74        FDRE                                         r  f_permutation_/out_reg[654]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    M2                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     5.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     7.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=2246, routed)        1.437     8.994    f_permutation_/clk_IBUF_BUFG
    SLICE_X114Y74        FDRE                                         r  f_permutation_/out_reg[654]/C
                         clock pessimism              0.301     9.295    
                         clock uncertainty           -0.035     9.260    
    SLICE_X114Y74        FDRE (Setup_fdre_C_D)        0.032     9.292    f_permutation_/out_reg[654]
  -------------------------------------------------------------------
                         required time                          9.292    
                         arrival time                          -8.982    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 padder_/i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            f_permutation_/out_reg[476]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 0.978ns (20.583%)  route 3.773ns (79.417%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.062ns = ( 9.062 - 5.000 ) 
    Source Clock Delay      (SCD):    4.340ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=2246, routed)        1.555     4.340    padder_/clk_IBUF_BUFG
    SLICE_X129Y73        FDRE                                         r  padder_/i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y73        FDRE (Prop_fdre_C_Q)         0.379     4.719 r  padder_/i_reg[17]/Q
                         net (fo=16, routed)          0.535     5.254    padder_/Q[0]
    SLICE_X129Y73        LUT2 (Prop_lut2_I0_O)        0.105     5.359 r  padder_/out[1596]_i_17/O
                         net (fo=125, routed)         1.184     6.544    padder_/out_reg[371]_1
    SLICE_X146Y72        LUT3 (Prop_lut3_I2_O)        0.106     6.650 r  padder_/out[1592]_i_10/O
                         net (fo=6, routed)           0.988     7.638    f_permutation_/round_in[215]
    SLICE_X127Y80        LUT5 (Prop_lut5_I1_O)        0.283     7.921 r  f_permutation_/out[1592]_i_3/O
                         net (fo=13, routed)          1.065     8.986    f_permutation_/out[1592]_i_3_n_0
    SLICE_X140Y82        LUT5 (Prop_lut5_I3_O)        0.105     9.091 r  f_permutation_/out[476]_i_1/O
                         net (fo=1, routed)           0.000     9.091    f_permutation_/round_out[476]
    SLICE_X140Y82        FDRE                                         r  f_permutation_/out_reg[476]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    M2                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     5.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     7.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=2246, routed)        1.505     9.062    f_permutation_/clk_IBUF_BUFG
    SLICE_X140Y82        FDRE                                         r  f_permutation_/out_reg[476]/C
                         clock pessimism              0.301     9.363    
                         clock uncertainty           -0.035     9.328    
    SLICE_X140Y82        FDRE (Setup_fdre_C_D)        0.076     9.404    f_permutation_/out_reg[476]
  -------------------------------------------------------------------
                         required time                          9.404    
                         arrival time                          -9.091    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 padder_/i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            f_permutation_/out_reg[1146]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.693ns  (logic 0.799ns (17.026%)  route 3.894ns (82.974%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.054ns = ( 9.054 - 5.000 ) 
    Source Clock Delay      (SCD):    4.340ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=2246, routed)        1.555     4.340    padder_/clk_IBUF_BUFG
    SLICE_X129Y73        FDRE                                         r  padder_/i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y73        FDRE (Prop_fdre_C_Q)         0.379     4.719 r  padder_/i_reg[17]/Q
                         net (fo=16, routed)          0.535     5.254    padder_/Q[0]
    SLICE_X129Y73        LUT2 (Prop_lut2_I0_O)        0.105     5.359 r  padder_/out[1596]_i_17/O
                         net (fo=125, routed)         1.211     6.571    padder_/out_reg[371]_1
    SLICE_X142Y67        LUT3 (Prop_lut3_I2_O)        0.105     6.676 r  padder_/out[1591]_i_14/O
                         net (fo=8, routed)           0.953     7.629    f_permutation_/round_in[194]
    SLICE_X122Y71        LUT5 (Prop_lut5_I1_O)        0.105     7.734 r  f_permutation_/out[1591]_i_4/O
                         net (fo=13, routed)          1.193     8.928    f_permutation_/out[1591]_i_4_n_0
    SLICE_X143Y74        LUT5 (Prop_lut5_I0_O)        0.105     9.033 r  f_permutation_/out[1146]_i_1/O
                         net (fo=1, routed)           0.000     9.033    f_permutation_/round_out[1146]
    SLICE_X143Y74        FDRE                                         r  f_permutation_/out_reg[1146]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    M2                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     5.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     7.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=2246, routed)        1.497     9.054    f_permutation_/clk_IBUF_BUFG
    SLICE_X143Y74        FDRE                                         r  f_permutation_/out_reg[1146]/C
                         clock pessimism              0.301     9.355    
                         clock uncertainty           -0.035     9.320    
    SLICE_X143Y74        FDRE (Setup_fdre_C_D)        0.030     9.350    f_permutation_/out_reg[1146]
  -------------------------------------------------------------------
                         required time                          9.350    
                         arrival time                          -9.033    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 f_permutation_/calc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            f_permutation_/out_reg[895]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.746ns  (logic 1.018ns (21.452%)  route 3.728ns (78.548%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.063ns = ( 9.063 - 5.000 ) 
    Source Clock Delay      (SCD):    4.340ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=2246, routed)        1.555     4.340    f_permutation_/clk_IBUF_BUFG
    SLICE_X128Y73        FDRE                                         r  f_permutation_/calc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y73        FDRE (Prop_fdre_C_Q)         0.433     4.773 f  f_permutation_/calc_reg/Q
                         net (fo=13, routed)          0.645     5.418    padder_/calc
    SLICE_X139Y73        LUT2 (Prop_lut2_I1_O)        0.105     5.523 r  padder_/out[1599]_i_19/O
                         net (fo=125, routed)         1.217     6.740    padder_/out_reg[1597]
    SLICE_X115Y67        LUT3 (Prop_lut3_I2_O)        0.108     6.848 r  padder_/out[1590]_i_5/O
                         net (fo=10, routed)          0.610     7.458    f_permutation_/round_in[394]
    SLICE_X118Y72        LUT6 (Prop_lut6_I5_O)        0.267     7.725 r  f_permutation_/out[1413]_i_3/O
                         net (fo=10, routed)          1.256     8.981    f_permutation_/out[1413]_i_3_n_0
    SLICE_X150Y80        LUT5 (Prop_lut5_I4_O)        0.105     9.086 r  f_permutation_/out[895]_i_1/O
                         net (fo=1, routed)           0.000     9.086    f_permutation_/round_out[895]
    SLICE_X150Y80        FDRE                                         r  f_permutation_/out_reg[895]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    M2                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     5.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     7.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=2246, routed)        1.506     9.063    f_permutation_/clk_IBUF_BUFG
    SLICE_X150Y80        FDRE                                         r  f_permutation_/out_reg[895]/C
                         clock pessimism              0.301     9.364    
                         clock uncertainty           -0.035     9.329    
    SLICE_X150Y80        FDRE (Setup_fdre_C_D)        0.076     9.405    f_permutation_/out_reg[895]
  -------------------------------------------------------------------
                         required time                          9.405    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                  0.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 padder_/out_reg[214]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            padder_/out_reg[246]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.185%)  route 0.079ns (35.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=2246, routed)        0.651     1.562    padder_/clk_IBUF_BUFG
    SLICE_X117Y80        FDRE                                         r  padder_/out_reg[214]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y80        FDRE (Prop_fdre_C_Q)         0.141     1.703 r  padder_/out_reg[214]/Q
                         net (fo=3, routed)           0.079     1.782    padder_/out_reg[1287][214]
    SLICE_X117Y80        FDRE                                         r  padder_/out_reg[246]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=2246, routed)        0.924     2.084    padder_/clk_IBUF_BUFG
    SLICE_X117Y80        FDRE                                         r  padder_/out_reg[246]/C
                         clock pessimism             -0.522     1.562    
    SLICE_X117Y80        FDRE (Hold_fdre_C_D)         0.078     1.640    padder_/out_reg[246]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 padder_/out_reg[527]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            padder_/out_reg[559]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.644%)  route 0.127ns (47.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=2246, routed)        0.652     1.563    padder_/clk_IBUF_BUFG
    SLICE_X111Y66        FDRE                                         r  padder_/out_reg[527]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y66        FDRE (Prop_fdre_C_Q)         0.141     1.704 r  padder_/out_reg[527]/Q
                         net (fo=3, routed)           0.127     1.831    padder_/padder_out_1[527]
    SLICE_X113Y65        FDRE                                         r  padder_/out_reg[559]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=2246, routed)        0.927     2.087    padder_/clk_IBUF_BUFG
    SLICE_X113Y65        FDRE                                         r  padder_/out_reg[559]/C
                         clock pessimism             -0.487     1.600    
    SLICE_X113Y65        FDRE (Hold_fdre_C_D)         0.072     1.672    padder_/out_reg[559]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 padder_/out_reg[528]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            padder_/out_reg[560]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.828%)  route 0.126ns (47.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=2246, routed)        0.650     1.561    padder_/clk_IBUF_BUFG
    SLICE_X111Y68        FDRE                                         r  padder_/out_reg[528]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y68        FDRE (Prop_fdre_C_Q)         0.141     1.702 r  padder_/out_reg[528]/Q
                         net (fo=4, routed)           0.126     1.828    padder_/out_reg[1287][449]
    SLICE_X113Y68        FDRE                                         r  padder_/out_reg[560]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=2246, routed)        0.924     2.084    padder_/clk_IBUF_BUFG
    SLICE_X113Y68        FDRE                                         r  padder_/out_reg[560]/C
                         clock pessimism             -0.487     1.597    
    SLICE_X113Y68        FDRE (Hold_fdre_C_D)         0.071     1.668    padder_/out_reg[560]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 padder_/out_reg[397]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            padder_/out_reg[429]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.388%)  route 0.128ns (47.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=2246, routed)        0.651     1.562    padder_/clk_IBUF_BUFG
    SLICE_X113Y68        FDRE                                         r  padder_/out_reg[397]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y68        FDRE (Prop_fdre_C_Q)         0.141     1.703 r  padder_/out_reg[397]/Q
                         net (fo=2, routed)           0.128     1.831    padder_/padder_out_1[397]
    SLICE_X117Y68        FDRE                                         r  padder_/out_reg[429]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=2246, routed)        0.925     2.085    padder_/clk_IBUF_BUFG
    SLICE_X117Y68        FDRE                                         r  padder_/out_reg[429]/C
                         clock pessimism             -0.487     1.598    
    SLICE_X117Y68        FDRE (Hold_fdre_C_D)         0.072     1.670    padder_/out_reg[429]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 padder_/out_reg[364]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            padder_/out_reg[396]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.830%)  route 0.131ns (48.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=2246, routed)        0.653     1.564    padder_/clk_IBUF_BUFG
    SLICE_X117Y67        FDRE                                         r  padder_/out_reg[364]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y67        FDRE (Prop_fdre_C_Q)         0.141     1.705 r  padder_/out_reg[364]/Q
                         net (fo=2, routed)           0.131     1.836    padder_/padder_out_1[364]
    SLICE_X115Y67        FDRE                                         r  padder_/out_reg[396]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=2246, routed)        0.925     2.085    padder_/clk_IBUF_BUFG
    SLICE_X115Y67        FDRE                                         r  padder_/out_reg[396]/C
                         clock pessimism             -0.487     1.598    
    SLICE_X115Y67        FDRE (Hold_fdre_C_D)         0.070     1.668    padder_/out_reg[396]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 padder_/out_reg[223]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            padder_/out_reg[255]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.367%)  route 0.114ns (44.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=2246, routed)        0.647     1.558    padder_/clk_IBUF_BUFG
    SLICE_X109Y72        FDRE                                         r  padder_/out_reg[223]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y72        FDRE (Prop_fdre_C_Q)         0.141     1.699 r  padder_/out_reg[223]/Q
                         net (fo=3, routed)           0.114     1.813    padder_/out_reg[1287][223]
    SLICE_X110Y71        FDRE                                         r  padder_/out_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=2246, routed)        0.920     2.080    padder_/clk_IBUF_BUFG
    SLICE_X110Y71        FDRE                                         r  padder_/out_reg[255]/C
                         clock pessimism             -0.508     1.572    
    SLICE_X110Y71        FDRE (Hold_fdre_C_D)         0.072     1.644    padder_/out_reg[255]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 padder_/out_reg[159]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            padder_/out_reg[191]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.762%)  route 0.112ns (44.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=2246, routed)        0.647     1.558    padder_/clk_IBUF_BUFG
    SLICE_X110Y71        FDRE                                         r  padder_/out_reg[159]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y71        FDRE (Prop_fdre_C_Q)         0.141     1.699 r  padder_/out_reg[159]/Q
                         net (fo=3, routed)           0.112     1.811    padder_/out_reg[1287][159]
    SLICE_X109Y71        FDRE                                         r  padder_/out_reg[191]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=2246, routed)        0.920     2.080    padder_/clk_IBUF_BUFG
    SLICE_X109Y71        FDRE                                         r  padder_/out_reg[191]/C
                         clock pessimism             -0.508     1.572    
    SLICE_X109Y71        FDRE (Hold_fdre_C_D)         0.070     1.642    padder_/out_reg[191]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 padder_/out_reg[158]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            padder_/out_reg[190]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.542%)  route 0.113ns (44.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=2246, routed)        0.647     1.558    padder_/clk_IBUF_BUFG
    SLICE_X110Y77        FDRE                                         r  padder_/out_reg[158]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDRE (Prop_fdre_C_Q)         0.141     1.699 r  padder_/out_reg[158]/Q
                         net (fo=3, routed)           0.113     1.812    padder_/out_reg[1287][158]
    SLICE_X109Y77        FDRE                                         r  padder_/out_reg[190]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=2246, routed)        0.919     2.079    padder_/clk_IBUF_BUFG
    SLICE_X109Y77        FDRE                                         r  padder_/out_reg[190]/C
                         clock pessimism             -0.508     1.571    
    SLICE_X109Y77        FDRE (Hold_fdre_C_D)         0.070     1.641    padder_/out_reg[190]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 padder_/out_reg[460]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            padder_/out_reg[492]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.704%)  route 0.137ns (49.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=2246, routed)        0.651     1.562    padder_/clk_IBUF_BUFG
    SLICE_X115Y68        FDRE                                         r  padder_/out_reg[460]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y68        FDRE (Prop_fdre_C_Q)         0.141     1.703 r  padder_/out_reg[460]/Q
                         net (fo=3, routed)           0.137     1.840    padder_/out_reg[1287][396]
    SLICE_X119Y68        FDRE                                         r  padder_/out_reg[492]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=2246, routed)        0.925     2.085    padder_/clk_IBUF_BUFG
    SLICE_X119Y68        FDRE                                         r  padder_/out_reg[492]/C
                         clock pessimism             -0.487     1.598    
    SLICE_X119Y68        FDRE (Hold_fdre_C_D)         0.070     1.668    padder_/out_reg[492]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 padder_/out_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            padder_/out_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.928%)  route 0.125ns (47.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=2246, routed)        0.677     1.588    padder_/clk_IBUF_BUFG
    SLICE_X145Y70        FDRE                                         r  padder_/out_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y70        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  padder_/out_reg[42]/Q
                         net (fo=3, routed)           0.125     1.855    padder_/out_reg[1287][42]
    SLICE_X145Y68        FDRE                                         r  padder_/out_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=2246, routed)        0.953     2.113    padder_/clk_IBUF_BUFG
    SLICE_X145Y68        FDRE                                         r  padder_/out_reg[74]/C
                         clock pessimism             -0.509     1.604    
    SLICE_X145Y68        FDRE (Hold_fdre_C_D)         0.076     1.680    padder_/out_reg[74]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            1.592         5.000       3.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X128Y73  f_permutation_/calc_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X152Y84  f_permutation_/i_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X148Y84  f_permutation_/i_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X151Y84  f_permutation_/i_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X151Y84  f_permutation_/i_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X150Y84  f_permutation_/i_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X150Y84  f_permutation_/i_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X152Y85  f_permutation_/i_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X152Y85  f_permutation_/i_reg[16]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         2.500       1.646      SLICE_X146Y98  i_reg[20]_srl21___i_reg_r_19/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         2.500       1.646      SLICE_X146Y98  i_reg[20]_srl21___i_reg_r_19/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X152Y84  f_permutation_/i_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X148Y84  f_permutation_/i_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X151Y84  f_permutation_/i_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X151Y84  f_permutation_/i_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X150Y84  f_permutation_/i_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X150Y84  f_permutation_/i_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X151Y84  f_permutation_/i_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X151Y84  f_permutation_/i_reg[18]/C
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         2.500       1.646      SLICE_X146Y98  i_reg[20]_srl21___i_reg_r_19/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         2.500       1.646      SLICE_X146Y98  i_reg[20]_srl21___i_reg_r_19/CLK
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X128Y73  f_permutation_/calc_reg/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X148Y84  f_permutation_/i_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X151Y84  f_permutation_/i_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X151Y84  f_permutation_/i_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X150Y84  f_permutation_/i_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X150Y84  f_permutation_/i_reg[14]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X152Y85  f_permutation_/i_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X152Y85  f_permutation_/i_reg[15]/C



