
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003580                       # Number of seconds simulated
sim_ticks                                  3580154751                       # Number of ticks simulated
final_tick                               531507256746                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  61492                       # Simulator instruction rate (inst/s)
host_op_rate                                    77827                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 217972                       # Simulator tick rate (ticks/s)
host_mem_usage                               16876392                       # Number of bytes of host memory used
host_seconds                                 16424.82                       # Real time elapsed on the host
sim_insts                                  1010000001                       # Number of instructions simulated
sim_ops                                    1278294208                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       176256                       # Number of bytes read from this memory
system.physmem.bytes_read::total               181504                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       115584                       # Number of bytes written to this memory
system.physmem.bytes_written::total            115584                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         1377                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1418                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             903                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  903                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst      1465858                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     49231391                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                50697250                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst      1465858                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1465858                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          32284638                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               32284638                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          32284638                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst      1465858                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     49231391                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               82981888                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                   13                       # Number of system calls
system.switch_cpus.numCycles                  8585504                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups          3123074                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted      2542292                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       209439                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       1264408                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          1206433                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS           330324                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect         9256                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      3114718                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               17233371                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             3123074                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1536757                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               3792616                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1128770                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         628421                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines           1525585                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         89687                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      8451200                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.524788                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.309909                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4658584     55.12%     55.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           330560      3.91%     59.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           268146      3.17%     62.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           650617      7.70%     69.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           175816      2.08%     71.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           235162      2.78%     74.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           161436      1.91%     76.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            95936      1.14%     77.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1874943     22.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      8451200                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.363761                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.007264                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          3250112                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        614687                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3647826                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         23427                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         915141                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       531261                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           320                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       20661106                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          1696                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         915141                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          3488655                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          109969                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       161942                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           3427796                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        347689                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       19926937                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           254                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         139084                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents        113306                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands     27849322                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      93047578                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     93047578                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps      17063746                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         10785552                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         4182                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         2514                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            975545                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      1878377                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       973855                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        18421                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       323098                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           18813170                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         4181                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          14910305                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        30906                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6497989                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     20020654                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          783                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      8451200                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.764283                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.896026                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2951649     34.93%     34.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1810883     21.43%     56.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1173797     13.89%     70.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       876373     10.37%     80.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       762014      9.02%     89.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       398317      4.71%     94.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       337539      3.99%     98.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        67190      0.80%     99.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        73438      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      8451200                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           88450     69.24%     69.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              3      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          20092     15.73%     84.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         19198     15.03%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12392162     83.11%     83.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       207859      1.39%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         1663      0.01%     84.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1489401      9.99%     94.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       819220      5.49%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       14910305                       # Type of FU issued
system.switch_cpus.iq.rate                   1.736684                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              127743                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.008567                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     38430456                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     25315531                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     14525816                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       15038048                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        56495                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       747766                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          371                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          196                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       248904                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         915141                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           61005                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles          8237                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     18817351                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        42311                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       1878377                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       973855                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         2488                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           6694                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents            17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          196                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       125823                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       120587                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       246410                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      14672423                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       1395226                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       237879                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              2192995                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          2067477                       # Number of branches executed
system.switch_cpus.iew.exec_stores             797769                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.708976                       # Inst execution rate
system.switch_cpus.iew.wb_sent               14536098                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              14525816                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           9446620                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          26852276                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.691900                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.351800                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps     12291255                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts      6526314                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         3398                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       212878                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7536059                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.630992                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.145958                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2923008     38.79%     38.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2088904     27.72%     66.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       843309     11.19%     77.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       483948      6.42%     84.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       387565      5.14%     89.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       161233      2.14%     91.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       191582      2.54%     93.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        94108      1.25%     95.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       362402      4.81%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7536059                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       12291255                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                1855561                       # Number of memory references committed
system.switch_cpus.commit.loads               1130611                       # Number of loads committed
system.switch_cpus.commit.membars                1688                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1763104                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          11078278                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       250613                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events        362402                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads             25991057                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            38550916                       # The number of ROB writes
system.switch_cpus.timesIdled                    3410                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  134304                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              12291255                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total      10000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.858550                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.858550                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.164754                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.164754                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         66006504                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        20056099                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads        19035724                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           3394                       # number of misc regfile writes
system.l2.replacements                           1419                       # number of replacements
system.l2.tagsinuse                       4094.400011                       # Cycle average of tags in use
system.l2.total_refs                           351052                       # Total number of references to valid blocks.
system.l2.sampled_refs                           5511                       # Sample count of references to valid blocks.
system.l2.avg_refs                          63.700236                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           158.221229                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      37.321483                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     690.274573                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            3208.582726                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.038628                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.009112                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.168524                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.783345                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999609                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         4231                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    4232                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2495                       # number of Writeback hits
system.l2.Writeback_hits::total                  2495                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data           51                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    51                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst             1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          4282                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4283                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         4282                       # number of overall hits
system.l2.overall_hits::total                    4283                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         1376                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1417                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         1377                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1418                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         1377                       # number of overall misses
system.l2.overall_misses::total                  1418                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      2738708                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     74539454                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        77278162                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data        39478                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         39478                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      2738708                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data     74578932                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         77317640                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      2738708                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data     74578932                       # number of overall miss cycles
system.l2.overall_miss_latency::total        77317640                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         5607                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                5649                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2495                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2495                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                52                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         5659                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5701                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         5659                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5701                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.245408                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.250841                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.019231                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.019231                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.243329                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.248728                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.243329                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.248728                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 66797.756098                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 54171.114826                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54536.458716                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data        39478                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        39478                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 66797.756098                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 54160.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54525.839210                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 66797.756098                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 54160.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54525.839210                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  903                       # number of writebacks
system.l2.writebacks::total                       903                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         1376                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1417                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         1377                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1418                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         1377                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1418                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      2499500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     66270073                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     68769573                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data        33195                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        33195                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      2499500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     66303268                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     68802768                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      2499500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     66303268                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     68802768                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.245408                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.250841                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.019231                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.019231                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.243329                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.248728                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.243329                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.248728                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 60963.414634                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 48161.390262                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48531.808751                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data        33195                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        33195                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 60963.414634                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 48150.521423                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48520.992948                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 60963.414634                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 48150.521423                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48520.992948                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                512.259357                       # Cycle average of tags in use
system.cpu.icache.total_refs               1001534339                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    516                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1940958.021318                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    38.259357                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            474                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.061313                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.759615                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.820928                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      1525529                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1525529                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      1525529                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1525529                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      1525529                       # number of overall hits
system.cpu.icache.overall_hits::total         1525529                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           56                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            56                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           56                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             56                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           56                       # number of overall misses
system.cpu.icache.overall_misses::total            56                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      3861903                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3861903                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      3861903                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3861903                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      3861903                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3861903                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      1525585                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1525585                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      1525585                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1525585                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      1525585                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1525585                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000037                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000037                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 68962.553571                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68962.553571                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 68962.553571                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68962.553571                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 68962.553571                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68962.553571                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           14                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           42                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           42                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           42                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      2893525                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2893525                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      2893525                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2893525                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      2893525                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2893525                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 68893.452381                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68893.452381                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 68893.452381                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68893.452381                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 68893.452381                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68893.452381                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   5659                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                157703129                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   5915                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               26661.560270                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   225.412555                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      30.587445                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.880518                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.119482                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      1059990                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1059990                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       720878                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         720878                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         1901                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1901                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1697                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1697                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      1780868                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1780868                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      1780868                       # number of overall hits
system.cpu.dcache.overall_hits::total         1780868                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        14076                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14076                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data          497                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          497                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        14573                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          14573                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        14573                       # number of overall misses
system.cpu.dcache.overall_misses::total         14573                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    537133422                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    537133422                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data     28324588                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     28324588                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    565458010                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    565458010                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    565458010                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    565458010                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      1074066                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1074066                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       721375                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       721375                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1901                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1901                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1697                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1697                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      1795441                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1795441                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      1795441                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1795441                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.013105                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013105                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000689                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000689                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.008117                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008117                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.008117                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008117                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 38159.521313                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38159.521313                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 56991.122736                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56991.122736                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 38801.757360                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38801.757360                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 38801.757360                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38801.757360                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         2495                       # number of writebacks
system.cpu.dcache.writebacks::total              2495                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         8469                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         8469                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data          445                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          445                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data         8914                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         8914                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data         8914                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         8914                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         5607                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5607                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data           52                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         5659                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5659                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         5659                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5659                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    112417905                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    112417905                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data      1095323                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1095323                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    113513228                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    113513228                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    113513228                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    113513228                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.005220                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005220                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.003152                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003152                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.003152                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003152                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 20049.563938                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20049.563938                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 21063.903846                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 21063.903846                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 20058.884609                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20058.884609                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 20058.884609                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20058.884609                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
