// Seed: 4154153471
module module_0 (
    output tri   id_0,
    output uwire id_1,
    input  tri0  id_2,
    output wor   id_3,
    input  wor   id_4,
    input  uwire id_5,
    output wire  id_6,
    output tri   id_7
);
  assign id_7 = 1 ? ~id_2 : 1;
endmodule
module module_0 (
    input wire id_0,
    output tri1 id_1,
    output wand module_1,
    output tri0 id_3,
    output supply1 id_4,
    output uwire id_5,
    input tri1 id_6,
    input supply1 id_7,
    output supply0 id_8,
    input uwire id_9,
    input wor id_10,
    input tri0 id_11,
    output tri1 id_12,
    output wand id_13,
    input tri0 id_14
);
  wire id_16, id_17, id_18, id_19;
  module_0(
      id_4, id_12, id_6, id_4, id_11, id_10, id_4, id_5
  );
endmodule
