{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Verilog File Quartus II " "Info: Running Quartus II Create Verilog File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 01 19:30:57 2019 " "Info: Processing started: Fri Nov 01 19:30:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab05 -c lab05 --convert_bdf_to_verilog=C:/altera/10.0/lab05/lab05.bdf " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab05 -c lab05 --convert_bdf_to_verilog=C:/altera/10.0/lab05/lab05.bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab05.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab05.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab05 " "Info: Found entity 1: lab05" {  } { { "lab05.bdf" "" { Schematic "C:/altera/10.0/lab05/lab05.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Info: Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_IS_MEGAFUNCTION" "7447 " "Warning: Found Altera-specific megafunction, primitive or component \"7447\"" {  } { { "lab05.bdf" "" { Schematic "C:/altera/10.0/lab05/lab05.bdf" { { 1344 2648 2768 1504 "inst112" "" } } } }  } 0 0 "Found Altera-specific megafunction, primitive or component \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_IS_MEGAFUNCTION" "7447 " "Warning: Found Altera-specific megafunction, primitive or component \"7447\"" {  } { { "lab05.bdf" "" { Schematic "C:/altera/10.0/lab05/lab05.bdf" { { 1984 2656 2776 2144 "inst113" "" } } } }  } 0 0 "Found Altera-specific megafunction, primitive or component \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_IS_MEGAFUNCTION" "7447 " "Warning: Found Altera-specific megafunction, primitive or component \"7447\"" {  } { { "lab05.bdf" "" { Schematic "C:/altera/10.0/lab05/lab05.bdf" { { 2656 2656 2776 2816 "inst115" "" } } } }  } 0 0 "Found Altera-specific megafunction, primitive or component \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_IS_MEGAFUNCTION" "7447 " "Warning: Found Altera-specific megafunction, primitive or component \"7447\"" {  } { { "lab05.bdf" "" { Schematic "C:/altera/10.0/lab05/lab05.bdf" { { 3176 2656 2776 3336 "inst116" "" } } } }  } 0 0 "Found Altera-specific megafunction, primitive or component \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Create Verilog File 0 s 4 s Quartus II " "Info: Quartus II Create Verilog File was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "228 " "Info: Peak virtual memory: 228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 01 19:30:57 2019 " "Info: Processing ended: Fri Nov 01 19:30:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
