Loading plugins phase: Elapsed time ==> 0s.131ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\CharacterVga.cyprj -d CY8C5888LTI-LP097 -s C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 0s.998ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.036ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  CharacterVga.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\CharacterVga.cyprj -dcpsoc3 CharacterVga.v -verilog
======================================================================

======================================================================
Compiling:  CharacterVga.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\CharacterVga.cyprj -dcpsoc3 CharacterVga.v -verilog
======================================================================

======================================================================
Compiling:  CharacterVga.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\CharacterVga.cyprj -dcpsoc3 -verilog CharacterVga.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri May 03 18:11:23 2019


======================================================================
Compiling:  CharacterVga.v
Program  :   vpp
Options  :    -yv2 -q10 CharacterVga.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri May 03 18:11:23 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\VideoCtrl_v1_0\VideoCtrl_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'CharacterVga.ctl'.
C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\VideoCtrl_v1_0\VideoCtrl_v1_0.v (line 95, col 56):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\VideoCtrl_v1_0\VideoCtrl_v1_0.v (line 113, col 56):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\VideoCtrl_v1_0\VideoCtrl_v1_0.v (line 131, col 56):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\VideoCtrl_v1_0\VideoCtrl_v1_0.v (line 149, col 56):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\VideoCtrl_v1_0\VideoCtrl_v1_0.v (line 181, col 52):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\VideoCtrl_v1_0\VideoCtrl_v1_0.v (line 199, col 58):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\VideoCtrl_v1_0\VideoCtrl_v1_0.v (line 214, col 58):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\VideoCtrl_v1_0\VideoCtrl_v1_0.v (line 229, col 58):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\VideoCtrl_v1_0\VideoCtrl_v1_0.v (line 244, col 58):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\VideoCtrl_v1_0\VideoCtrl_v1_0.v (line 279, col 75):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 79, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 88, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.

vlogfe:  No errors.


======================================================================
Compiling:  CharacterVga.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\CharacterVga.cyprj -dcpsoc3 -verilog CharacterVga.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri May 03 18:11:23 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\codegentemp\CharacterVga.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\codegentemp\CharacterVga.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\VideoCtrl_v1_0\VideoCtrl_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  CharacterVga.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\CharacterVga.cyprj -dcpsoc3 -verilog CharacterVga.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri May 03 18:11:23 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\codegentemp\CharacterVga.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\codegentemp\CharacterVga.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\VideoCtrl_v1_0\VideoCtrl_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\VideoController:MODULE_1:g2:a0:b_10\
	\VideoController:MODULE_1:g2:a0:b_9\
	\VideoController:MODULE_1:g2:a0:b_8\
	\VideoController:MODULE_1:g2:a0:b_7\
	\VideoController:MODULE_1:g2:a0:b_6\
	\VideoController:MODULE_1:g2:a0:b_5\
	\VideoController:MODULE_1:g2:a0:b_4\
	\VideoController:MODULE_1:g2:a0:b_3\
	\VideoController:MODULE_1:g2:a0:b_2\
	\VideoController:MODULE_1:g2:a0:b_1\
	\VideoController:MODULE_1:g2:a0:b_0\
	\VideoController:MODULE_2:g2:a0:b_9\
	\VideoController:MODULE_2:g2:a0:b_8\
	\VideoController:MODULE_2:g2:a0:b_7\
	\VideoController:MODULE_2:g2:a0:b_6\
	\VideoController:MODULE_2:g2:a0:b_5\
	\VideoController:MODULE_2:g2:a0:b_4\
	\VideoController:MODULE_2:g2:a0:b_3\
	\VideoController:MODULE_2:g2:a0:b_2\
	\VideoController:MODULE_2:g2:a0:b_1\
	\VideoController:MODULE_2:g2:a0:b_0\
	\VideoController:MODULE_3:g2:a0:b_9\
	\VideoController:MODULE_3:g2:a0:b_8\
	\VideoController:MODULE_3:g2:a0:b_7\
	\VideoController:MODULE_3:g2:a0:b_6\
	\VideoController:MODULE_3:g2:a0:b_5\
	\VideoController:MODULE_3:g2:a0:b_4\
	\VideoController:MODULE_3:g2:a0:b_3\
	\VideoController:MODULE_3:g2:a0:b_2\
	\VideoController:MODULE_3:g2:a0:b_1\
	\VideoController:MODULE_3:g2:a0:b_0\
	\VideoController:MODULE_4:g2:a0:b_10\
	\VideoController:MODULE_4:g2:a0:b_9\
	\VideoController:MODULE_4:g2:a0:b_8\
	\VideoController:MODULE_4:g2:a0:b_7\
	\VideoController:MODULE_4:g2:a0:b_6\
	\VideoController:MODULE_4:g2:a0:b_5\
	\VideoController:MODULE_4:g2:a0:b_4\
	\VideoController:MODULE_4:g2:a0:b_3\
	\VideoController:MODULE_4:g2:a0:b_2\
	\VideoController:MODULE_4:g2:a0:b_1\
	\VideoController:MODULE_4:g2:a0:b_0\
	\CharClock:MODULE_5:b_31\
	\CharClock:MODULE_5:b_30\
	\CharClock:MODULE_5:b_29\
	\CharClock:MODULE_5:b_28\
	\CharClock:MODULE_5:b_27\
	\CharClock:MODULE_5:b_26\
	\CharClock:MODULE_5:b_25\
	\CharClock:MODULE_5:b_24\
	\CharClock:MODULE_5:b_23\
	\CharClock:MODULE_5:b_22\
	\CharClock:MODULE_5:b_21\
	\CharClock:MODULE_5:b_20\
	\CharClock:MODULE_5:b_19\
	\CharClock:MODULE_5:b_18\
	\CharClock:MODULE_5:b_17\
	\CharClock:MODULE_5:b_16\
	\CharClock:MODULE_5:b_15\
	\CharClock:MODULE_5:b_14\
	\CharClock:MODULE_5:b_13\
	\CharClock:MODULE_5:b_12\
	\CharClock:MODULE_5:b_11\
	\CharClock:MODULE_5:b_10\
	\CharClock:MODULE_5:b_9\
	\CharClock:MODULE_5:b_8\
	\CharClock:MODULE_5:b_7\
	\CharClock:MODULE_5:b_6\
	\CharClock:MODULE_5:b_5\
	\CharClock:MODULE_5:b_4\
	\CharClock:MODULE_5:b_3\
	\CharClock:MODULE_5:b_2\
	\CharClock:MODULE_5:b_1\
	\CharClock:MODULE_5:b_0\
	\CharClock:MODULE_5:g2:a0:a_31\
	\CharClock:MODULE_5:g2:a0:a_30\
	\CharClock:MODULE_5:g2:a0:a_29\
	\CharClock:MODULE_5:g2:a0:a_28\
	\CharClock:MODULE_5:g2:a0:a_27\
	\CharClock:MODULE_5:g2:a0:a_26\
	\CharClock:MODULE_5:g2:a0:a_25\
	\CharClock:MODULE_5:g2:a0:a_24\
	\CharClock:MODULE_5:g2:a0:b_31\
	\CharClock:MODULE_5:g2:a0:b_30\
	\CharClock:MODULE_5:g2:a0:b_29\
	\CharClock:MODULE_5:g2:a0:b_28\
	\CharClock:MODULE_5:g2:a0:b_27\
	\CharClock:MODULE_5:g2:a0:b_26\
	\CharClock:MODULE_5:g2:a0:b_25\
	\CharClock:MODULE_5:g2:a0:b_24\
	\CharClock:MODULE_5:g2:a0:b_23\
	\CharClock:MODULE_5:g2:a0:b_22\
	\CharClock:MODULE_5:g2:a0:b_21\
	\CharClock:MODULE_5:g2:a0:b_20\
	\CharClock:MODULE_5:g2:a0:b_19\
	\CharClock:MODULE_5:g2:a0:b_18\
	\CharClock:MODULE_5:g2:a0:b_17\
	\CharClock:MODULE_5:g2:a0:b_16\
	\CharClock:MODULE_5:g2:a0:b_15\
	\CharClock:MODULE_5:g2:a0:b_14\
	\CharClock:MODULE_5:g2:a0:b_13\
	\CharClock:MODULE_5:g2:a0:b_12\
	\CharClock:MODULE_5:g2:a0:b_11\
	\CharClock:MODULE_5:g2:a0:b_10\
	\CharClock:MODULE_5:g2:a0:b_9\
	\CharClock:MODULE_5:g2:a0:b_8\
	\CharClock:MODULE_5:g2:a0:b_7\
	\CharClock:MODULE_5:g2:a0:b_6\
	\CharClock:MODULE_5:g2:a0:b_5\
	\CharClock:MODULE_5:g2:a0:b_4\
	\CharClock:MODULE_5:g2:a0:b_3\
	\CharClock:MODULE_5:g2:a0:b_2\
	\CharClock:MODULE_5:g2:a0:b_1\
	\CharClock:MODULE_5:g2:a0:b_0\
	\CharClock:MODULE_5:g2:a0:s_31\
	\CharClock:MODULE_5:g2:a0:s_30\
	\CharClock:MODULE_5:g2:a0:s_29\
	\CharClock:MODULE_5:g2:a0:s_28\
	\CharClock:MODULE_5:g2:a0:s_27\
	\CharClock:MODULE_5:g2:a0:s_26\
	\CharClock:MODULE_5:g2:a0:s_25\
	\CharClock:MODULE_5:g2:a0:s_24\
	\CharClock:MODULE_5:g2:a0:s_23\
	\CharClock:MODULE_5:g2:a0:s_22\
	\CharClock:MODULE_5:g2:a0:s_21\
	\CharClock:MODULE_5:g2:a0:s_20\
	\CharClock:MODULE_5:g2:a0:s_19\
	\CharClock:MODULE_5:g2:a0:s_18\
	\CharClock:MODULE_5:g2:a0:s_17\
	\CharClock:MODULE_5:g2:a0:s_16\
	\CharClock:MODULE_5:g2:a0:s_15\
	\CharClock:MODULE_5:g2:a0:s_14\
	\CharClock:MODULE_5:g2:a0:s_13\
	\CharClock:MODULE_5:g2:a0:s_12\
	\CharClock:MODULE_5:g2:a0:s_11\
	\CharClock:MODULE_5:g2:a0:s_10\
	\CharClock:MODULE_5:g2:a0:s_9\
	\CharClock:MODULE_5:g2:a0:s_8\
	\CharClock:MODULE_5:g2:a0:s_7\
	\CharClock:MODULE_5:g2:a0:s_6\
	\CharClock:MODULE_5:g2:a0:s_5\
	\CharClock:MODULE_5:g2:a0:s_4\
	\CharClock:MODULE_5:g2:a0:s_3\
	\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\
	\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\
	\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\
	\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\
	\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\
	\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\
	\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\
	\BitCounter:MODULE_6:b_31\
	\BitCounter:MODULE_6:b_30\
	\BitCounter:MODULE_6:b_29\
	\BitCounter:MODULE_6:b_28\
	\BitCounter:MODULE_6:b_27\
	\BitCounter:MODULE_6:b_26\
	\BitCounter:MODULE_6:b_25\
	\BitCounter:MODULE_6:b_24\
	\BitCounter:MODULE_6:b_23\
	\BitCounter:MODULE_6:b_22\
	\BitCounter:MODULE_6:b_21\
	\BitCounter:MODULE_6:b_20\
	\BitCounter:MODULE_6:b_19\
	\BitCounter:MODULE_6:b_18\
	\BitCounter:MODULE_6:b_17\
	\BitCounter:MODULE_6:b_16\
	\BitCounter:MODULE_6:b_15\
	\BitCounter:MODULE_6:b_14\
	\BitCounter:MODULE_6:b_13\
	\BitCounter:MODULE_6:b_12\
	\BitCounter:MODULE_6:b_11\
	\BitCounter:MODULE_6:b_10\
	\BitCounter:MODULE_6:b_9\
	\BitCounter:MODULE_6:b_8\
	\BitCounter:MODULE_6:b_7\
	\BitCounter:MODULE_6:b_6\
	\BitCounter:MODULE_6:b_5\
	\BitCounter:MODULE_6:b_4\
	\BitCounter:MODULE_6:b_3\
	\BitCounter:MODULE_6:b_2\
	\BitCounter:MODULE_6:b_1\
	\BitCounter:MODULE_6:b_0\
	\BitCounter:MODULE_6:g2:a0:a_31\
	\BitCounter:MODULE_6:g2:a0:a_30\
	\BitCounter:MODULE_6:g2:a0:a_29\
	\BitCounter:MODULE_6:g2:a0:a_28\
	\BitCounter:MODULE_6:g2:a0:a_27\
	\BitCounter:MODULE_6:g2:a0:a_26\
	\BitCounter:MODULE_6:g2:a0:a_25\
	\BitCounter:MODULE_6:g2:a0:a_24\
	\BitCounter:MODULE_6:g2:a0:b_31\
	\BitCounter:MODULE_6:g2:a0:b_30\
	\BitCounter:MODULE_6:g2:a0:b_29\
	\BitCounter:MODULE_6:g2:a0:b_28\
	\BitCounter:MODULE_6:g2:a0:b_27\
	\BitCounter:MODULE_6:g2:a0:b_26\
	\BitCounter:MODULE_6:g2:a0:b_25\
	\BitCounter:MODULE_6:g2:a0:b_24\
	\BitCounter:MODULE_6:g2:a0:b_23\
	\BitCounter:MODULE_6:g2:a0:b_22\
	\BitCounter:MODULE_6:g2:a0:b_21\
	\BitCounter:MODULE_6:g2:a0:b_20\
	\BitCounter:MODULE_6:g2:a0:b_19\
	\BitCounter:MODULE_6:g2:a0:b_18\
	\BitCounter:MODULE_6:g2:a0:b_17\
	\BitCounter:MODULE_6:g2:a0:b_16\
	\BitCounter:MODULE_6:g2:a0:b_15\
	\BitCounter:MODULE_6:g2:a0:b_14\
	\BitCounter:MODULE_6:g2:a0:b_13\
	\BitCounter:MODULE_6:g2:a0:b_12\
	\BitCounter:MODULE_6:g2:a0:b_11\
	\BitCounter:MODULE_6:g2:a0:b_10\
	\BitCounter:MODULE_6:g2:a0:b_9\
	\BitCounter:MODULE_6:g2:a0:b_8\
	\BitCounter:MODULE_6:g2:a0:b_7\
	\BitCounter:MODULE_6:g2:a0:b_6\
	\BitCounter:MODULE_6:g2:a0:b_5\
	\BitCounter:MODULE_6:g2:a0:b_4\
	\BitCounter:MODULE_6:g2:a0:b_3\
	\BitCounter:MODULE_6:g2:a0:b_2\
	\BitCounter:MODULE_6:g2:a0:b_1\
	\BitCounter:MODULE_6:g2:a0:b_0\
	\BitCounter:MODULE_6:g2:a0:s_31\
	\BitCounter:MODULE_6:g2:a0:s_30\
	\BitCounter:MODULE_6:g2:a0:s_29\
	\BitCounter:MODULE_6:g2:a0:s_28\
	\BitCounter:MODULE_6:g2:a0:s_27\
	\BitCounter:MODULE_6:g2:a0:s_26\
	\BitCounter:MODULE_6:g2:a0:s_25\
	\BitCounter:MODULE_6:g2:a0:s_24\
	\BitCounter:MODULE_6:g2:a0:s_23\
	\BitCounter:MODULE_6:g2:a0:s_22\
	\BitCounter:MODULE_6:g2:a0:s_21\
	\BitCounter:MODULE_6:g2:a0:s_20\
	\BitCounter:MODULE_6:g2:a0:s_19\
	\BitCounter:MODULE_6:g2:a0:s_18\
	\BitCounter:MODULE_6:g2:a0:s_17\
	\BitCounter:MODULE_6:g2:a0:s_16\
	\BitCounter:MODULE_6:g2:a0:s_15\
	\BitCounter:MODULE_6:g2:a0:s_14\
	\BitCounter:MODULE_6:g2:a0:s_13\
	\BitCounter:MODULE_6:g2:a0:s_12\
	\BitCounter:MODULE_6:g2:a0:s_11\
	\BitCounter:MODULE_6:g2:a0:s_10\
	\BitCounter:MODULE_6:g2:a0:s_9\
	\BitCounter:MODULE_6:g2:a0:s_8\
	\BitCounter:MODULE_6:g2:a0:s_7\
	\BitCounter:MODULE_6:g2:a0:s_6\
	\BitCounter:MODULE_6:g2:a0:s_5\
	\BitCounter:MODULE_6:g2:a0:s_4\
	\BitCounter:MODULE_6:g2:a0:s_3\
	\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\

    Synthesized names
	\CharClock:add_vi_vv_MODGEN_5_31\
	\CharClock:add_vi_vv_MODGEN_5_30\
	\CharClock:add_vi_vv_MODGEN_5_29\
	\CharClock:add_vi_vv_MODGEN_5_28\
	\CharClock:add_vi_vv_MODGEN_5_27\
	\CharClock:add_vi_vv_MODGEN_5_26\
	\CharClock:add_vi_vv_MODGEN_5_25\
	\CharClock:add_vi_vv_MODGEN_5_24\
	\CharClock:add_vi_vv_MODGEN_5_23\
	\CharClock:add_vi_vv_MODGEN_5_22\
	\CharClock:add_vi_vv_MODGEN_5_21\
	\CharClock:add_vi_vv_MODGEN_5_20\
	\CharClock:add_vi_vv_MODGEN_5_19\
	\CharClock:add_vi_vv_MODGEN_5_18\
	\CharClock:add_vi_vv_MODGEN_5_17\
	\CharClock:add_vi_vv_MODGEN_5_16\
	\CharClock:add_vi_vv_MODGEN_5_15\
	\CharClock:add_vi_vv_MODGEN_5_14\
	\CharClock:add_vi_vv_MODGEN_5_13\
	\CharClock:add_vi_vv_MODGEN_5_12\
	\CharClock:add_vi_vv_MODGEN_5_11\
	\CharClock:add_vi_vv_MODGEN_5_10\
	\CharClock:add_vi_vv_MODGEN_5_9\
	\CharClock:add_vi_vv_MODGEN_5_8\
	\CharClock:add_vi_vv_MODGEN_5_7\
	\CharClock:add_vi_vv_MODGEN_5_6\
	\CharClock:add_vi_vv_MODGEN_5_5\
	\CharClock:add_vi_vv_MODGEN_5_4\
	\CharClock:add_vi_vv_MODGEN_5_3\
	\BitCounter:add_vi_vv_MODGEN_6_31\
	\BitCounter:add_vi_vv_MODGEN_6_30\
	\BitCounter:add_vi_vv_MODGEN_6_29\
	\BitCounter:add_vi_vv_MODGEN_6_28\
	\BitCounter:add_vi_vv_MODGEN_6_27\
	\BitCounter:add_vi_vv_MODGEN_6_26\
	\BitCounter:add_vi_vv_MODGEN_6_25\
	\BitCounter:add_vi_vv_MODGEN_6_24\
	\BitCounter:add_vi_vv_MODGEN_6_23\
	\BitCounter:add_vi_vv_MODGEN_6_22\
	\BitCounter:add_vi_vv_MODGEN_6_21\
	\BitCounter:add_vi_vv_MODGEN_6_20\
	\BitCounter:add_vi_vv_MODGEN_6_19\
	\BitCounter:add_vi_vv_MODGEN_6_18\
	\BitCounter:add_vi_vv_MODGEN_6_17\
	\BitCounter:add_vi_vv_MODGEN_6_16\
	\BitCounter:add_vi_vv_MODGEN_6_15\
	\BitCounter:add_vi_vv_MODGEN_6_14\
	\BitCounter:add_vi_vv_MODGEN_6_13\
	\BitCounter:add_vi_vv_MODGEN_6_12\
	\BitCounter:add_vi_vv_MODGEN_6_11\
	\BitCounter:add_vi_vv_MODGEN_6_10\
	\BitCounter:add_vi_vv_MODGEN_6_9\
	\BitCounter:add_vi_vv_MODGEN_6_8\
	\BitCounter:add_vi_vv_MODGEN_6_7\
	\BitCounter:add_vi_vv_MODGEN_6_6\
	\BitCounter:add_vi_vv_MODGEN_6_5\
	\BitCounter:add_vi_vv_MODGEN_6_4\
	\BitCounter:add_vi_vv_MODGEN_6_3\

Deleted 258 User equations/components.
Deleted 58 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \VGA_D_out:clk\ to Net_334
Aliasing \VGA_D_out:rst\ to Net_334
Aliasing \LineCount_Hi:status_7\ to Net_334
Aliasing \LineCount_Hi:status_6\ to Net_334
Aliasing \LineCount_Hi:status_5\ to Net_334
Aliasing \LineCount_Hi:status_4\ to Net_334
Aliasing \LineCount_Hi:status_3\ to Net_334
Aliasing \LineCount_Hi:status_2\ to Net_334
Aliasing zero to Net_334
Aliasing tmpOE__VGA_R_out_net_2 to Net_285
Aliasing tmpOE__VGA_R_out_net_1 to Net_285
Aliasing tmpOE__VGA_R_out_net_0 to Net_285
Aliasing one to Net_285
Aliasing tmpOE__VGA_G_out_net_2 to Net_285
Aliasing tmpOE__VGA_G_out_net_1 to Net_285
Aliasing tmpOE__VGA_G_out_net_0 to Net_285
Aliasing tmpOE__VGA_B_out_net_2 to Net_285
Aliasing tmpOE__VGA_B_out_net_1 to Net_285
Aliasing tmpOE__VGA_B_out_net_0 to Net_285
Aliasing Net_214_3 to Net_334
Aliasing Net_214_2 to Net_334
Aliasing Net_214_1 to Net_334
Aliasing Net_214_0 to Net_334
Aliasing Net_335 to Net_334
Aliasing \VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_285
Aliasing \VideoController:MODIN2_9\ to VGA_LineCnt_9
Aliasing \VideoController:MODIN2_8\ to VGA_LineCnt_8
Aliasing \VideoController:MODIN2_7\ to VGA_LineCnt_7
Aliasing \VideoController:MODIN2_6\ to VGA_LineCnt_6
Aliasing \VideoController:MODIN2_5\ to VGA_LineCnt_5
Aliasing \VideoController:MODIN2_4\ to VGA_LineCnt_4
Aliasing \VideoController:MODIN2_3\ to VGA_LineCnt_3
Aliasing \VideoController:MODIN2_2\ to VGA_LineCnt_2
Aliasing \VideoController:MODIN2_1\ to VGA_LineCnt_1
Aliasing \VideoController:MODIN2_0\ to VGA_LineCnt_0
Aliasing \VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_285
Aliasing \VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_285
Aliasing \VideoController:MODIN4_10\ to \VideoController:MODIN1_10\
Aliasing \VideoController:MODIN4_9\ to \VideoController:MODIN1_9\
Aliasing \VideoController:MODIN4_8\ to \VideoController:MODIN1_8\
Aliasing \VideoController:MODIN4_7\ to \VideoController:MODIN1_7\
Aliasing \VideoController:MODIN4_6\ to \VideoController:MODIN1_6\
Aliasing \VideoController:MODIN4_5\ to \VideoController:MODIN1_5\
Aliasing \VideoController:MODIN4_4\ to \VideoController:MODIN1_4\
Aliasing \VideoController:MODIN4_3\ to \VideoController:MODIN1_3\
Aliasing \VideoController:MODIN4_2\ to \VideoController:MODIN1_2\
Aliasing \VideoController:MODIN4_1\ to \VideoController:MODIN1_1\
Aliasing \VideoController:MODIN4_0\ to \VideoController:MODIN1_0\
Aliasing tmpOE__SyncV_net_0 to Net_285
Aliasing tmpOE__SyncH_net_0 to Net_285
Aliasing \CharClock:MODULE_5:g2:a0:a_23\ to Net_334
Aliasing \CharClock:MODULE_5:g2:a0:a_22\ to Net_334
Aliasing \CharClock:MODULE_5:g2:a0:a_21\ to Net_334
Aliasing \CharClock:MODULE_5:g2:a0:a_20\ to Net_334
Aliasing \CharClock:MODULE_5:g2:a0:a_19\ to Net_334
Aliasing \CharClock:MODULE_5:g2:a0:a_18\ to Net_334
Aliasing \CharClock:MODULE_5:g2:a0:a_17\ to Net_334
Aliasing \CharClock:MODULE_5:g2:a0:a_16\ to Net_334
Aliasing \CharClock:MODULE_5:g2:a0:a_15\ to Net_334
Aliasing \CharClock:MODULE_5:g2:a0:a_14\ to Net_334
Aliasing \CharClock:MODULE_5:g2:a0:a_13\ to Net_334
Aliasing \CharClock:MODULE_5:g2:a0:a_12\ to Net_334
Aliasing \CharClock:MODULE_5:g2:a0:a_11\ to Net_334
Aliasing \CharClock:MODULE_5:g2:a0:a_10\ to Net_334
Aliasing \CharClock:MODULE_5:g2:a0:a_9\ to Net_334
Aliasing \CharClock:MODULE_5:g2:a0:a_8\ to Net_334
Aliasing \CharClock:MODULE_5:g2:a0:a_7\ to Net_334
Aliasing \CharClock:MODULE_5:g2:a0:a_6\ to Net_334
Aliasing \CharClock:MODULE_5:g2:a0:a_5\ to Net_334
Aliasing \CharClock:MODULE_5:g2:a0:a_4\ to Net_334
Aliasing \CharClock:MODULE_5:g2:a0:a_3\ to Net_334
Aliasing \CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_285
Aliasing Net_289 to Net_285
Aliasing \BitCounter:MODULE_6:g2:a0:a_23\ to Net_334
Aliasing \BitCounter:MODULE_6:g2:a0:a_22\ to Net_334
Aliasing \BitCounter:MODULE_6:g2:a0:a_21\ to Net_334
Aliasing \BitCounter:MODULE_6:g2:a0:a_20\ to Net_334
Aliasing \BitCounter:MODULE_6:g2:a0:a_19\ to Net_334
Aliasing \BitCounter:MODULE_6:g2:a0:a_18\ to Net_334
Aliasing \BitCounter:MODULE_6:g2:a0:a_17\ to Net_334
Aliasing \BitCounter:MODULE_6:g2:a0:a_16\ to Net_334
Aliasing \BitCounter:MODULE_6:g2:a0:a_15\ to Net_334
Aliasing \BitCounter:MODULE_6:g2:a0:a_14\ to Net_334
Aliasing \BitCounter:MODULE_6:g2:a0:a_13\ to Net_334
Aliasing \BitCounter:MODULE_6:g2:a0:a_12\ to Net_334
Aliasing \BitCounter:MODULE_6:g2:a0:a_11\ to Net_334
Aliasing \BitCounter:MODULE_6:g2:a0:a_10\ to Net_334
Aliasing \BitCounter:MODULE_6:g2:a0:a_9\ to Net_334
Aliasing \BitCounter:MODULE_6:g2:a0:a_8\ to Net_334
Aliasing \BitCounter:MODULE_6:g2:a0:a_7\ to Net_334
Aliasing \BitCounter:MODULE_6:g2:a0:a_6\ to Net_334
Aliasing \BitCounter:MODULE_6:g2:a0:a_5\ to Net_334
Aliasing \BitCounter:MODULE_6:g2:a0:a_4\ to Net_334
Aliasing \BitCounter:MODULE_6:g2:a0:a_3\ to Net_334
Aliasing \BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_285
Aliasing Net_315_3 to Net_334
Aliasing Net_316_3 to Net_285
Aliasing Net_315_2 to Net_334
Aliasing Net_316_2 to Net_285
Aliasing Net_315_1 to Net_285
Aliasing Net_316_1 to Net_285
Aliasing Net_315_0 to Net_334
Aliasing Net_316_0 to Net_285
Removing Rhs of wire Net_283_7[3] = \VGA_D_out:control_out_7\[29]
Removing Rhs of wire Net_283_7[3] = \VGA_D_out:control_7\[38]
Removing Rhs of wire Net_283_6[5] = \VGA_D_out:control_out_6\[30]
Removing Rhs of wire Net_283_6[5] = \VGA_D_out:control_6\[39]
Removing Rhs of wire Net_283_5[7] = \VGA_D_out:control_out_5\[31]
Removing Rhs of wire Net_283_5[7] = \VGA_D_out:control_5\[40]
Removing Rhs of wire Net_283_4[9] = \VGA_D_out:control_out_4\[32]
Removing Rhs of wire Net_283_4[9] = \VGA_D_out:control_4\[41]
Removing Rhs of wire Net_283_3[11] = \VGA_D_out:control_out_3\[33]
Removing Rhs of wire Net_283_3[11] = \VGA_D_out:control_3\[42]
Removing Rhs of wire Net_283_2[13] = \VGA_D_out:control_out_2\[34]
Removing Rhs of wire Net_283_2[13] = \VGA_D_out:control_2\[43]
Removing Rhs of wire Net_283_1[15] = \VGA_D_out:control_out_1\[35]
Removing Rhs of wire Net_283_1[15] = \VGA_D_out:control_1\[44]
Removing Rhs of wire Net_283_0[17] = \VGA_D_out:control_out_0\[36]
Removing Rhs of wire Net_283_0[17] = \VGA_D_out:control_0\[45]
Removing Lhs of wire VGA_LineData_7[18] = VGA_D_reg_7[2]
Removing Lhs of wire VGA_LineData_6[19] = VGA_D_reg_6[4]
Removing Lhs of wire VGA_LineData_5[20] = VGA_D_reg_5[6]
Removing Lhs of wire VGA_LineData_4[21] = VGA_D_reg_4[8]
Removing Lhs of wire VGA_LineData_3[22] = VGA_D_reg_3[10]
Removing Lhs of wire VGA_LineData_2[23] = VGA_D_reg_2[12]
Removing Lhs of wire VGA_LineData_1[24] = VGA_D_reg_1[14]
Removing Lhs of wire VGA_LineData_0[25] = VGA_D_reg_0[16]
Removing Lhs of wire \VGA_D_out:clk\[27] = Net_334[26]
Removing Lhs of wire \VGA_D_out:rst\[28] = Net_334[26]
Removing Lhs of wire \LineCount_Hi:status_7\[46] = Net_334[26]
Removing Lhs of wire \LineCount_Hi:status_6\[47] = Net_334[26]
Removing Lhs of wire \LineCount_Hi:status_5\[48] = Net_334[26]
Removing Lhs of wire \LineCount_Hi:status_4\[49] = Net_334[26]
Removing Lhs of wire \LineCount_Hi:status_3\[50] = Net_334[26]
Removing Lhs of wire \LineCount_Hi:status_2\[51] = Net_334[26]
Removing Lhs of wire \LineCount_Hi:status_1\[52] = VGA_LineCnt_9[53]
Removing Rhs of wire VGA_LineCnt_9[53] = \VideoController:line_cnt_r_9\[161]
Removing Lhs of wire \LineCount_Hi:status_0\[54] = VGA_LineCnt_8[55]
Removing Rhs of wire VGA_LineCnt_8[55] = \VideoController:line_cnt_r_8\[163]
Removing Lhs of wire zero[57] = Net_334[26]
Removing Lhs of wire tmpOE__VGA_R_out_net_2[60] = Net_285[0]
Removing Lhs of wire tmpOE__VGA_R_out_net_1[61] = Net_285[0]
Removing Lhs of wire tmpOE__VGA_R_out_net_0[62] = Net_285[0]
Removing Rhs of wire RGBI_0[63] = \VGA_Blank_mux:tmp__VGA_Blank_mux_reg_0\[110]
Removing Rhs of wire RGBI_3[64] = \VGA_Blank_mux:tmp__VGA_Blank_mux_reg_3\[100]
Removing Lhs of wire one[72] = Net_285[0]
Removing Lhs of wire tmpOE__VGA_G_out_net_2[75] = Net_285[0]
Removing Lhs of wire tmpOE__VGA_G_out_net_1[76] = Net_285[0]
Removing Lhs of wire tmpOE__VGA_G_out_net_0[77] = Net_285[0]
Removing Rhs of wire RGBI_1[78] = \VGA_Blank_mux:tmp__VGA_Blank_mux_reg_1\[107]
Removing Lhs of wire tmpOE__VGA_B_out_net_2[88] = Net_285[0]
Removing Lhs of wire tmpOE__VGA_B_out_net_1[89] = Net_285[0]
Removing Lhs of wire tmpOE__VGA_B_out_net_0[90] = Net_285[0]
Removing Rhs of wire RGBI_2[91] = \VGA_Blank_mux:tmp__VGA_Blank_mux_reg_2\[104]
Removing Lhs of wire Net_214_3[102] = Net_334[26]
Removing Rhs of wire Net_241_3[103] = \VGA_Color_mux:tmp__VGA_Color_mux_reg_3\[850]
Removing Lhs of wire Net_214_2[105] = Net_334[26]
Removing Rhs of wire Net_241_2[106] = \VGA_Color_mux:tmp__VGA_Color_mux_reg_2\[853]
Removing Lhs of wire Net_214_1[108] = Net_334[26]
Removing Rhs of wire Net_241_1[109] = \VGA_Color_mux:tmp__VGA_Color_mux_reg_1\[856]
Removing Lhs of wire Net_241_1[109] = Net_285[0]
Removing Lhs of wire Net_214_0[111] = Net_334[26]
Removing Rhs of wire Net_241_0[112] = \VGA_Color_mux:tmp__VGA_Color_mux_reg_0\[859]
Removing Lhs of wire Net_335[114] = Net_334[26]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_1_10\[127] = \VideoController:MODULE_1:g2:a0:s_10\[236]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_1_9\[128] = \VideoController:MODULE_1:g2:a0:s_9\[237]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_1_8\[129] = \VideoController:MODULE_1:g2:a0:s_8\[238]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_1_7\[130] = \VideoController:MODULE_1:g2:a0:s_7\[239]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_1_6\[131] = \VideoController:MODULE_1:g2:a0:s_6\[240]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_1_5\[132] = \VideoController:MODULE_1:g2:a0:s_5\[241]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_1_4\[133] = \VideoController:MODULE_1:g2:a0:s_4\[242]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_1_3\[134] = \VideoController:MODULE_1:g2:a0:s_3\[243]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_1_2\[135] = \VideoController:MODULE_1:g2:a0:s_2\[244]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_1_1\[136] = \VideoController:MODULE_1:g2:a0:s_1\[245]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_1_0\[137] = \VideoController:MODULE_1:g2:a0:s_0\[246]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_3_9\[151] = \VideoController:MODULE_3:g2:a0:s_9\[344]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_3_8\[152] = \VideoController:MODULE_3:g2:a0:s_8\[345]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_3_7\[153] = \VideoController:MODULE_3:g2:a0:s_7\[346]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_3_6\[154] = \VideoController:MODULE_3:g2:a0:s_6\[347]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_3_5\[155] = \VideoController:MODULE_3:g2:a0:s_5\[348]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_3_4\[156] = \VideoController:MODULE_3:g2:a0:s_4\[349]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_3_3\[157] = \VideoController:MODULE_3:g2:a0:s_3\[350]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_3_2\[158] = \VideoController:MODULE_3:g2:a0:s_2\[351]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_3_1\[159] = \VideoController:MODULE_3:g2:a0:s_1\[352]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_3_0\[160] = \VideoController:MODULE_3:g2:a0:s_0\[353]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_2_9\[162] = \VideoController:MODULE_2:g2:a0:s_9\[291]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_2_8\[164] = \VideoController:MODULE_2:g2:a0:s_8\[292]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_2_7\[166] = \VideoController:MODULE_2:g2:a0:s_7\[293]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_2_6\[168] = \VideoController:MODULE_2:g2:a0:s_6\[294]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_2_5\[170] = \VideoController:MODULE_2:g2:a0:s_5\[295]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_2_4\[172] = \VideoController:MODULE_2:g2:a0:s_4\[296]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_2_3\[174] = \VideoController:MODULE_2:g2:a0:s_3\[297]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_2_2\[176] = \VideoController:MODULE_2:g2:a0:s_2\[298]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_2_1\[178] = \VideoController:MODULE_2:g2:a0:s_1\[299]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_2_0\[180] = \VideoController:MODULE_2:g2:a0:s_0\[300]
Removing Rhs of wire VGA_LineCnt_7[183] = \VideoController:line_cnt_r_7\[165]
Removing Rhs of wire VGA_LineCnt_6[184] = \VideoController:line_cnt_r_6\[167]
Removing Rhs of wire VGA_LineCnt_5[185] = \VideoController:line_cnt_r_5\[169]
Removing Rhs of wire VGA_LineCnt_4[186] = \VideoController:line_cnt_r_4\[171]
Removing Rhs of wire VGA_LineCnt_3[187] = \VideoController:line_cnt_r_3\[173]
Removing Rhs of wire VGA_LineCnt_2[188] = \VideoController:line_cnt_r_2\[175]
Removing Rhs of wire VGA_LineCnt_1[189] = \VideoController:line_cnt_r_1\[177]
Removing Rhs of wire VGA_LineCnt_0[190] = \VideoController:line_cnt_r_0\[179]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_4_10\[192] = \VideoController:MODULE_4:g2:a0:s_10\[400]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_4_9\[193] = \VideoController:MODULE_4:g2:a0:s_9\[401]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_4_8\[194] = \VideoController:MODULE_4:g2:a0:s_8\[402]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_4_7\[195] = \VideoController:MODULE_4:g2:a0:s_7\[403]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_4_6\[196] = \VideoController:MODULE_4:g2:a0:s_6\[404]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_4_5\[197] = \VideoController:MODULE_4:g2:a0:s_5\[405]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_4_4\[198] = \VideoController:MODULE_4:g2:a0:s_4\[406]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_4_3\[199] = \VideoController:MODULE_4:g2:a0:s_3\[407]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_4_2\[200] = \VideoController:MODULE_4:g2:a0:s_2\[408]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_4_1\[201] = \VideoController:MODULE_4:g2:a0:s_1\[409]
Removing Lhs of wire \VideoController:add_vv_vv_MODGEN_4_0\[202] = \VideoController:MODULE_4:g2:a0:s_0\[410]
Removing Lhs of wire \VideoController:MODULE_1:g2:a0:a_10\[203] = \VideoController:MODIN1_10\[204]
Removing Lhs of wire \VideoController:MODIN1_10\[204] = \VideoController:h_count_r_10\[116]
Removing Lhs of wire \VideoController:MODULE_1:g2:a0:a_9\[205] = \VideoController:MODIN1_9\[206]
Removing Lhs of wire \VideoController:MODIN1_9\[206] = \VideoController:h_count_r_9\[117]
Removing Lhs of wire \VideoController:MODULE_1:g2:a0:a_8\[207] = \VideoController:MODIN1_8\[208]
Removing Lhs of wire \VideoController:MODIN1_8\[208] = \VideoController:h_count_r_8\[118]
Removing Lhs of wire \VideoController:MODULE_1:g2:a0:a_7\[209] = \VideoController:MODIN1_7\[210]
Removing Lhs of wire \VideoController:MODIN1_7\[210] = \VideoController:h_count_r_7\[119]
Removing Lhs of wire \VideoController:MODULE_1:g2:a0:a_6\[211] = \VideoController:MODIN1_6\[212]
Removing Lhs of wire \VideoController:MODIN1_6\[212] = \VideoController:h_count_r_6\[120]
Removing Lhs of wire \VideoController:MODULE_1:g2:a0:a_5\[213] = \VideoController:MODIN1_5\[214]
Removing Lhs of wire \VideoController:MODIN1_5\[214] = \VideoController:h_count_r_5\[121]
Removing Lhs of wire \VideoController:MODULE_1:g2:a0:a_4\[215] = \VideoController:MODIN1_4\[216]
Removing Lhs of wire \VideoController:MODIN1_4\[216] = \VideoController:h_count_r_4\[122]
Removing Lhs of wire \VideoController:MODULE_1:g2:a0:a_3\[217] = \VideoController:MODIN1_3\[218]
Removing Lhs of wire \VideoController:MODIN1_3\[218] = \VideoController:h_count_r_3\[123]
Removing Lhs of wire \VideoController:MODULE_1:g2:a0:a_2\[219] = \VideoController:MODIN1_2\[220]
Removing Lhs of wire \VideoController:MODIN1_2\[220] = \VideoController:h_count_r_2\[124]
Removing Lhs of wire \VideoController:MODULE_1:g2:a0:a_1\[221] = \VideoController:MODIN1_1\[222]
Removing Lhs of wire \VideoController:MODIN1_1\[222] = \VideoController:h_count_r_1\[125]
Removing Lhs of wire \VideoController:MODULE_1:g2:a0:a_0\[223] = \VideoController:MODIN1_0\[224]
Removing Lhs of wire \VideoController:MODIN1_0\[224] = \VideoController:h_count_r_0\[126]
Removing Lhs of wire \VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[259] = Net_285[0]
Removing Lhs of wire \VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[260] = Net_285[0]
Removing Lhs of wire \VideoController:MODULE_2:g2:a0:a_9\[261] = VGA_LineCnt_9[53]
Removing Lhs of wire \VideoController:MODIN2_9\[262] = VGA_LineCnt_9[53]
Removing Lhs of wire \VideoController:MODULE_2:g2:a0:a_8\[263] = VGA_LineCnt_8[55]
Removing Lhs of wire \VideoController:MODIN2_8\[264] = VGA_LineCnt_8[55]
Removing Lhs of wire \VideoController:MODULE_2:g2:a0:a_7\[265] = VGA_LineCnt_7[183]
Removing Lhs of wire \VideoController:MODIN2_7\[266] = VGA_LineCnt_7[183]
Removing Lhs of wire \VideoController:MODULE_2:g2:a0:a_6\[267] = VGA_LineCnt_6[184]
Removing Lhs of wire \VideoController:MODIN2_6\[268] = VGA_LineCnt_6[184]
Removing Lhs of wire \VideoController:MODULE_2:g2:a0:a_5\[269] = VGA_LineCnt_5[185]
Removing Lhs of wire \VideoController:MODIN2_5\[270] = VGA_LineCnt_5[185]
Removing Lhs of wire \VideoController:MODULE_2:g2:a0:a_4\[271] = VGA_LineCnt_4[186]
Removing Lhs of wire \VideoController:MODIN2_4\[272] = VGA_LineCnt_4[186]
Removing Lhs of wire \VideoController:MODULE_2:g2:a0:a_3\[273] = VGA_LineCnt_3[187]
Removing Lhs of wire \VideoController:MODIN2_3\[274] = VGA_LineCnt_3[187]
Removing Lhs of wire \VideoController:MODULE_2:g2:a0:a_2\[275] = VGA_LineCnt_2[188]
Removing Lhs of wire \VideoController:MODIN2_2\[276] = VGA_LineCnt_2[188]
Removing Lhs of wire \VideoController:MODULE_2:g2:a0:a_1\[277] = VGA_LineCnt_1[189]
Removing Lhs of wire \VideoController:MODIN2_1\[278] = VGA_LineCnt_1[189]
Removing Lhs of wire \VideoController:MODULE_2:g2:a0:a_0\[279] = VGA_LineCnt_0[190]
Removing Lhs of wire \VideoController:MODIN2_0\[280] = VGA_LineCnt_0[190]
Removing Lhs of wire \VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[312] = Net_285[0]
Removing Lhs of wire \VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[313] = Net_285[0]
Removing Lhs of wire \VideoController:MODULE_3:g2:a0:a_9\[314] = \VideoController:MODIN3_9\[315]
Removing Lhs of wire \VideoController:MODIN3_9\[315] = \VideoController:v_count_r_9\[141]
Removing Lhs of wire \VideoController:MODULE_3:g2:a0:a_8\[316] = \VideoController:MODIN3_8\[317]
Removing Lhs of wire \VideoController:MODIN3_8\[317] = \VideoController:v_count_r_8\[142]
Removing Lhs of wire \VideoController:MODULE_3:g2:a0:a_7\[318] = \VideoController:MODIN3_7\[319]
Removing Lhs of wire \VideoController:MODIN3_7\[319] = \VideoController:v_count_r_7\[143]
Removing Lhs of wire \VideoController:MODULE_3:g2:a0:a_6\[320] = \VideoController:MODIN3_6\[321]
Removing Lhs of wire \VideoController:MODIN3_6\[321] = \VideoController:v_count_r_6\[144]
Removing Lhs of wire \VideoController:MODULE_3:g2:a0:a_5\[322] = \VideoController:MODIN3_5\[323]
Removing Lhs of wire \VideoController:MODIN3_5\[323] = \VideoController:v_count_r_5\[145]
Removing Lhs of wire \VideoController:MODULE_3:g2:a0:a_4\[324] = \VideoController:MODIN3_4\[325]
Removing Lhs of wire \VideoController:MODIN3_4\[325] = \VideoController:v_count_r_4\[146]
Removing Lhs of wire \VideoController:MODULE_3:g2:a0:a_3\[326] = \VideoController:MODIN3_3\[327]
Removing Lhs of wire \VideoController:MODIN3_3\[327] = \VideoController:v_count_r_3\[147]
Removing Lhs of wire \VideoController:MODULE_3:g2:a0:a_2\[328] = \VideoController:MODIN3_2\[329]
Removing Lhs of wire \VideoController:MODIN3_2\[329] = \VideoController:v_count_r_2\[148]
Removing Lhs of wire \VideoController:MODULE_3:g2:a0:a_1\[330] = \VideoController:MODIN3_1\[331]
Removing Lhs of wire \VideoController:MODIN3_1\[331] = \VideoController:v_count_r_1\[149]
Removing Lhs of wire \VideoController:MODULE_3:g2:a0:a_0\[332] = \VideoController:MODIN3_0\[333]
Removing Lhs of wire \VideoController:MODIN3_0\[333] = \VideoController:v_count_r_0\[150]
Removing Lhs of wire \VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[365] = Net_285[0]
Removing Lhs of wire \VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[366] = Net_285[0]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:a_10\[367] = \VideoController:h_count_r_10\[116]
Removing Lhs of wire \VideoController:MODIN4_10\[368] = \VideoController:h_count_r_10\[116]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:a_9\[369] = \VideoController:h_count_r_9\[117]
Removing Lhs of wire \VideoController:MODIN4_9\[370] = \VideoController:h_count_r_9\[117]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:a_8\[371] = \VideoController:h_count_r_8\[118]
Removing Lhs of wire \VideoController:MODIN4_8\[372] = \VideoController:h_count_r_8\[118]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:a_7\[373] = \VideoController:h_count_r_7\[119]
Removing Lhs of wire \VideoController:MODIN4_7\[374] = \VideoController:h_count_r_7\[119]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:a_6\[375] = \VideoController:h_count_r_6\[120]
Removing Lhs of wire \VideoController:MODIN4_6\[376] = \VideoController:h_count_r_6\[120]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:a_5\[377] = \VideoController:h_count_r_5\[121]
Removing Lhs of wire \VideoController:MODIN4_5\[378] = \VideoController:h_count_r_5\[121]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:a_4\[379] = \VideoController:h_count_r_4\[122]
Removing Lhs of wire \VideoController:MODIN4_4\[380] = \VideoController:h_count_r_4\[122]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:a_3\[381] = \VideoController:h_count_r_3\[123]
Removing Lhs of wire \VideoController:MODIN4_3\[382] = \VideoController:h_count_r_3\[123]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:a_2\[383] = \VideoController:h_count_r_2\[124]
Removing Lhs of wire \VideoController:MODIN4_2\[384] = \VideoController:h_count_r_2\[124]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:a_1\[385] = \VideoController:h_count_r_1\[125]
Removing Lhs of wire \VideoController:MODIN4_1\[386] = \VideoController:h_count_r_1\[125]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:a_0\[387] = \VideoController:h_count_r_0\[126]
Removing Lhs of wire \VideoController:MODIN4_0\[388] = \VideoController:h_count_r_0\[126]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:s_10\[400] = \VideoController:h_count_r_10\[116]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:s_9\[401] = \VideoController:h_count_r_9\[117]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:s_8\[402] = \VideoController:h_count_r_8\[118]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:s_7\[403] = \VideoController:h_count_r_7\[119]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:s_6\[404] = \VideoController:h_count_r_6\[120]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:s_5\[405] = \VideoController:h_count_r_5\[121]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:s_4\[406] = \VideoController:h_count_r_4\[122]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:s_3\[407] = \VideoController:h_count_r_3\[123]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:s_2\[408] = \VideoController:h_count_r_2\[124]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:s_1\[409] = \VideoController:h_count_r_1\[125]
Removing Lhs of wire \VideoController:MODULE_4:g2:a0:s_0\[410] = \VideoController:h_count_r_0\[126]
Removing Lhs of wire tmpOE__SyncV_net_0[413] = Net_285[0]
Removing Lhs of wire tmpOE__SyncH_net_0[419] = Net_285[0]
Removing Lhs of wire \LineCount_Lo:status_7\[424] = VGA_LineCnt_7[183]
Removing Lhs of wire \LineCount_Lo:status_6\[425] = VGA_LineCnt_6[184]
Removing Lhs of wire \LineCount_Lo:status_5\[426] = VGA_LineCnt_5[185]
Removing Lhs of wire \LineCount_Lo:status_4\[427] = VGA_LineCnt_4[186]
Removing Lhs of wire \LineCount_Lo:status_3\[428] = VGA_LineCnt_3[187]
Removing Lhs of wire \LineCount_Lo:status_2\[429] = VGA_LineCnt_2[188]
Removing Lhs of wire \LineCount_Lo:status_1\[430] = VGA_LineCnt_1[189]
Removing Lhs of wire \LineCount_Lo:status_0\[431] = VGA_LineCnt_0[190]
Removing Lhs of wire \CharClock:add_vi_vv_MODGEN_5_2\[440] = \CharClock:MODULE_5:g2:a0:s_2\[600]
Removing Lhs of wire \CharClock:add_vi_vv_MODGEN_5_1\[441] = \CharClock:MODULE_5:g2:a0:s_1\[601]
Removing Lhs of wire \CharClock:add_vi_vv_MODGEN_5_0\[442] = \CharClock:MODULE_5:g2:a0:s_0\[602]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:a_23\[483] = Net_334[26]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:a_22\[484] = Net_334[26]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:a_21\[485] = Net_334[26]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:a_20\[486] = Net_334[26]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:a_19\[487] = Net_334[26]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:a_18\[488] = Net_334[26]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:a_17\[489] = Net_334[26]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:a_16\[490] = Net_334[26]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:a_15\[491] = Net_334[26]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:a_14\[492] = Net_334[26]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:a_13\[493] = Net_334[26]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:a_12\[494] = Net_334[26]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:a_11\[495] = Net_334[26]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:a_10\[496] = Net_334[26]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:a_9\[497] = Net_334[26]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:a_8\[498] = Net_334[26]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:a_7\[499] = Net_334[26]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:a_6\[500] = Net_334[26]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:a_5\[501] = Net_334[26]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:a_4\[502] = Net_334[26]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:a_3\[503] = Net_334[26]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:a_2\[504] = \CharClock:MODIN5_2\[505]
Removing Lhs of wire \CharClock:MODIN5_2\[505] = \CharClock:count_2\[437]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:a_1\[506] = \CharClock:MODIN5_1\[507]
Removing Lhs of wire \CharClock:MODIN5_1\[507] = \CharClock:count_1\[438]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:a_0\[508] = \CharClock:MODIN5_0\[509]
Removing Lhs of wire \CharClock:MODIN5_0\[509] = \CharClock:count_0\[439]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\[640] = Net_285[0]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\[641] = Net_285[0]
Removing Lhs of wire Net_289[643] = Net_285[0]
Removing Lhs of wire \BitCounter:add_vi_vv_MODGEN_6_2\[644] = \BitCounter:MODULE_6:g2:a0:s_2\[806]
Removing Lhs of wire \BitCounter:add_vi_vv_MODGEN_6_1\[646] = \BitCounter:MODULE_6:g2:a0:s_1\[807]
Removing Lhs of wire \BitCounter:add_vi_vv_MODGEN_6_0\[648] = \BitCounter:MODULE_6:g2:a0:s_0\[808]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:a_23\[689] = Net_334[26]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:a_22\[690] = Net_334[26]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:a_21\[691] = Net_334[26]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:a_20\[692] = Net_334[26]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:a_19\[693] = Net_334[26]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:a_18\[694] = Net_334[26]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:a_17\[695] = Net_334[26]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:a_16\[696] = Net_334[26]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:a_15\[697] = Net_334[26]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:a_14\[698] = Net_334[26]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:a_13\[699] = Net_334[26]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:a_12\[700] = Net_334[26]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:a_11\[701] = Net_334[26]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:a_10\[702] = Net_334[26]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:a_9\[703] = Net_334[26]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:a_8\[704] = Net_334[26]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:a_7\[705] = Net_334[26]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:a_6\[706] = Net_334[26]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:a_5\[707] = Net_334[26]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:a_4\[708] = Net_334[26]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:a_3\[709] = Net_334[26]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:a_2\[710] = \BitCounter:MODIN6_2\[711]
Removing Lhs of wire \BitCounter:MODIN6_2\[711] = Net_304_2[642]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:a_1\[712] = \BitCounter:MODIN6_1\[713]
Removing Lhs of wire \BitCounter:MODIN6_1\[713] = Net_304_1[645]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:a_0\[714] = \BitCounter:MODIN6_0\[715]
Removing Lhs of wire \BitCounter:MODIN6_0\[715] = Net_304_0[647]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[846] = Net_285[0]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[847] = Net_285[0]
Removing Rhs of wire Net_311[849] = \mux_1:tmp__mux_1_reg\[848]
Removing Lhs of wire Net_315_3[851] = Net_334[26]
Removing Lhs of wire Net_316_3[852] = Net_285[0]
Removing Lhs of wire Net_315_2[854] = Net_334[26]
Removing Lhs of wire Net_316_2[855] = Net_285[0]
Removing Lhs of wire Net_315_1[857] = Net_285[0]
Removing Lhs of wire Net_316_1[858] = Net_285[0]
Removing Lhs of wire Net_315_0[860] = Net_334[26]
Removing Lhs of wire Net_316_0[861] = Net_285[0]
Removing Lhs of wire VGA_D_reg_7D[873] = Net_283_7[3]
Removing Lhs of wire VGA_D_reg_6D[874] = Net_283_6[5]
Removing Lhs of wire VGA_D_reg_5D[875] = Net_283_5[7]
Removing Lhs of wire VGA_D_reg_4D[876] = Net_283_4[9]
Removing Lhs of wire VGA_D_reg_3D[877] = Net_283_3[11]
Removing Lhs of wire VGA_D_reg_2D[878] = Net_283_2[13]
Removing Lhs of wire VGA_D_reg_1D[879] = Net_283_1[15]
Removing Lhs of wire VGA_D_reg_0D[880] = Net_283_0[17]

------------------------------------------------------
Aliased 0 equations, 304 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'Net_285' (cost = 0):
Net_285 <=  ('1') ;

Note:  Expanding virtual equation for 'Net_334' (cost = 0):
Net_334 <=  ('0') ;

Note:  Expanding virtual equation for 'Net_159' (cost = 4):
Net_159 <= ((\VideoController:h_state_r_1\ and \VideoController:h_state_r_0\ and \VideoController:v_state_r_1\ and \VideoController:v_state_r_0\));

Note:  Expanding virtual equation for 'Net_311' (cost = 72):
Net_311 <= ((not Net_304_2 and not Net_304_1 and not Net_304_0 and VGA_D_reg_7)
	OR (not Net_304_1 and not Net_304_0 and VGA_D_reg_3 and Net_304_2)
	OR (not Net_304_2 and not Net_304_0 and VGA_D_reg_5 and Net_304_1)
	OR (not Net_304_0 and VGA_D_reg_1 and Net_304_2 and Net_304_1)
	OR (not Net_304_2 and not Net_304_1 and VGA_D_reg_6 and Net_304_0)
	OR (not Net_304_1 and VGA_D_reg_2 and Net_304_2 and Net_304_0)
	OR (not Net_304_2 and VGA_D_reg_4 and Net_304_1 and Net_304_0)
	OR (VGA_D_reg_0 and Net_304_2 and Net_304_1 and Net_304_0));

Note:  Virtual signal line_dma with ( cost: 180 or cost_inv: 15)  > 90 or with size: 1 > 102 has been made a (soft) node.
line_dma <= ((not \VideoController:h_state_r_0\ and not \VideoController:h_count_r_10\ and not \VideoController:h_count_r_9\ and not \VideoController:h_count_r_8\ and not \VideoController:h_count_r_7\ and not \VideoController:h_count_r_6\ and not \VideoController:h_count_r_3\ and not \VideoController:h_count_r_2\ and not \VideoController:h_count_r_1\ and not \VideoController:h_count_r_0\ and \VideoController:h_state_r_1\ and \VideoController:h_count_r_5\ and \VideoController:h_count_r_4\ and \VideoController:v_state_r_1\ and \VideoController:v_state_r_0\));

Note:  Expanding virtual equation for '\VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 4):
\VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <= ((\VideoController:h_count_r_8\ and \VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\VideoController:MODULE_1:g2:a0:s_8\' (cost = 30):
\VideoController:MODULE_1:g2:a0:s_8\ <= ((not \VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ and \VideoController:h_count_r_8\)
	OR (not \VideoController:h_count_r_8\ and \VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\VideoController:h_count_r_0\);

Note:  Expanding virtual equation for '\VideoController:MODULE_1:g2:a0:s_0\' (cost = 0):
\VideoController:MODULE_1:g2:a0:s_0\ <= (not \VideoController:h_count_r_0\);

Note:  Expanding virtual equation for '\VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 3):
\VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <= ((VGA_LineCnt_8 and \VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\VideoController:MODULE_2:g2:a0:s_8\' (cost = 2):
\VideoController:MODULE_2:g2:a0:s_8\ <= ((not \VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ and VGA_LineCnt_8)
	OR (not VGA_LineCnt_8 and \VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (VGA_LineCnt_0);

Note:  Expanding virtual equation for '\VideoController:MODULE_2:g2:a0:s_0\' (cost = 0):
\VideoController:MODULE_2:g2:a0:s_0\ <= (not VGA_LineCnt_0);

Note:  Expanding virtual equation for '\VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 3):
\VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <= ((\VideoController:v_count_r_8\ and \VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\VideoController:MODULE_3:g2:a0:s_8\' (cost = 28):
\VideoController:MODULE_3:g2:a0:s_8\ <= ((not \VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and \VideoController:v_count_r_8\)
	OR (not \VideoController:v_count_r_8\ and \VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\VideoController:v_count_r_0\);

Note:  Expanding virtual equation for '\VideoController:MODULE_3:g2:a0:s_0\' (cost = 0):
\VideoController:MODULE_3:g2:a0:s_0\ <= (not \VideoController:v_count_r_0\);

Note:  Expanding virtual equation for '\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\CharClock:count_0\);

Note:  Expanding virtual equation for '\CharClock:MODULE_5:g2:a0:s_0\' (cost = 0):
\CharClock:MODULE_5:g2:a0:s_0\ <= (not \CharClock:count_0\);

Note:  Expanding virtual equation for '\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_304_0);

Note:  Expanding virtual equation for '\BitCounter:MODULE_6:g2:a0:s_0\' (cost = 0):
\BitCounter:MODULE_6:g2:a0:s_0\ <= (not Net_304_0);

Note:  Expanding virtual equation for '\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for 'Net_241_0' (cost = 8):
Net_241_0 <= ((not Net_304_2 and not Net_304_1 and not Net_304_0 and VGA_D_reg_7)
	OR (not Net_304_1 and not Net_304_0 and VGA_D_reg_3 and Net_304_2)
	OR (not Net_304_2 and not Net_304_0 and VGA_D_reg_5 and Net_304_1)
	OR (not Net_304_0 and VGA_D_reg_1 and Net_304_2 and Net_304_1)
	OR (not Net_304_2 and not Net_304_1 and VGA_D_reg_6 and Net_304_0)
	OR (not Net_304_1 and VGA_D_reg_2 and Net_304_2 and Net_304_0)
	OR (not Net_304_2 and VGA_D_reg_4 and Net_304_1 and Net_304_0)
	OR (VGA_D_reg_0 and Net_304_2 and Net_304_1 and Net_304_0));

Note:  Expanding virtual equation for 'Net_241_3' (cost = 8):
Net_241_3 <= ((not Net_304_2 and not Net_304_1 and not Net_304_0 and VGA_D_reg_7)
	OR (not Net_304_1 and not Net_304_0 and VGA_D_reg_3 and Net_304_2)
	OR (not Net_304_2 and not Net_304_0 and VGA_D_reg_5 and Net_304_1)
	OR (not Net_304_0 and VGA_D_reg_1 and Net_304_2 and Net_304_1)
	OR (not Net_304_2 and not Net_304_1 and VGA_D_reg_6 and Net_304_0)
	OR (not Net_304_1 and VGA_D_reg_2 and Net_304_2 and Net_304_0)
	OR (not Net_304_2 and VGA_D_reg_4 and Net_304_1 and Net_304_0)
	OR (VGA_D_reg_0 and Net_304_2 and Net_304_1 and Net_304_0));

Note:  Expanding virtual equation for 'Net_241_2' (cost = 8):
Net_241_2 <= ((not Net_304_2 and not Net_304_1 and not Net_304_0 and VGA_D_reg_7)
	OR (not Net_304_1 and not Net_304_0 and VGA_D_reg_3 and Net_304_2)
	OR (not Net_304_2 and not Net_304_0 and VGA_D_reg_5 and Net_304_1)
	OR (not Net_304_0 and VGA_D_reg_1 and Net_304_2 and Net_304_1)
	OR (not Net_304_2 and not Net_304_1 and VGA_D_reg_6 and Net_304_0)
	OR (not Net_304_1 and VGA_D_reg_2 and Net_304_2 and Net_304_0)
	OR (not Net_304_2 and VGA_D_reg_4 and Net_304_1 and Net_304_0)
	OR (VGA_D_reg_0 and Net_304_2 and Net_304_1 and Net_304_0));

Note:  Expanding virtual equation for '\VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 4):
\VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <= ((\VideoController:h_count_r_9\ and \VideoController:h_count_r_8\ and \VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\VideoController:MODULE_1:g2:a0:s_9\' (cost = 45):
\VideoController:MODULE_1:g2:a0:s_9\ <= ((not \VideoController:h_count_r_8\ and \VideoController:h_count_r_9\)
	OR (not \VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ and \VideoController:h_count_r_9\)
	OR (not \VideoController:h_count_r_9\ and \VideoController:h_count_r_8\ and \VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\VideoController:h_count_r_1\ and \VideoController:h_count_r_0\));

Note:  Expanding virtual equation for '\VideoController:MODULE_1:g2:a0:s_1\' (cost = 30):
\VideoController:MODULE_1:g2:a0:s_1\ <= ((not \VideoController:h_count_r_0\ and \VideoController:h_count_r_1\)
	OR (not \VideoController:h_count_r_1\ and \VideoController:h_count_r_0\));

Note:  Expanding virtual equation for '\VideoController:MODULE_2:g2:a0:s_9\' (cost = 3):
\VideoController:MODULE_2:g2:a0:s_9\ <= ((not VGA_LineCnt_8 and VGA_LineCnt_9)
	OR (not \VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ and VGA_LineCnt_9)
	OR (not VGA_LineCnt_9 and VGA_LineCnt_8 and \VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((VGA_LineCnt_1 and VGA_LineCnt_0));

Note:  Expanding virtual equation for '\VideoController:MODULE_2:g2:a0:s_1\' (cost = 2):
\VideoController:MODULE_2:g2:a0:s_1\ <= ((not VGA_LineCnt_0 and VGA_LineCnt_1)
	OR (not VGA_LineCnt_1 and VGA_LineCnt_0));

Note:  Expanding virtual equation for '\VideoController:MODULE_3:g2:a0:s_9\' (cost = 42):
\VideoController:MODULE_3:g2:a0:s_9\ <= ((not \VideoController:v_count_r_8\ and \VideoController:v_count_r_9\)
	OR (not \VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and \VideoController:v_count_r_9\)
	OR (not \VideoController:v_count_r_9\ and \VideoController:v_count_r_8\ and \VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\VideoController:v_count_r_1\ and \VideoController:v_count_r_0\));

Note:  Expanding virtual equation for '\VideoController:MODULE_3:g2:a0:s_1\' (cost = 28):
\VideoController:MODULE_3:g2:a0:s_1\ <= ((not \VideoController:v_count_r_0\ and \VideoController:v_count_r_1\)
	OR (not \VideoController:v_count_r_1\ and \VideoController:v_count_r_0\));

Note:  Expanding virtual equation for '\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\CharClock:count_1\ and \CharClock:count_0\));

Note:  Expanding virtual equation for '\CharClock:MODULE_5:g2:a0:s_1\' (cost = 6):
\CharClock:MODULE_5:g2:a0:s_1\ <= ((not \CharClock:count_0\ and \CharClock:count_1\)
	OR (not \CharClock:count_1\ and \CharClock:count_0\));

Note:  Expanding virtual equation for '\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\CharClock:count_2\ and \CharClock:count_1\ and \CharClock:count_0\));

Note:  Expanding virtual equation for '\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_304_1 and Net_304_0));

Note:  Expanding virtual equation for '\BitCounter:MODULE_6:g2:a0:s_1\' (cost = 2):
\BitCounter:MODULE_6:g2:a0:s_1\ <= ((not Net_304_0 and Net_304_1)
	OR (not Net_304_1 and Net_304_0));

Note:  Expanding virtual equation for '\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_304_2 and Net_304_1 and Net_304_0));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\VideoController:MODULE_1:g2:a0:s_10\' (cost = 60):
\VideoController:MODULE_1:g2:a0:s_10\ <= ((not \VideoController:h_count_r_9\ and \VideoController:h_count_r_10\)
	OR (not \VideoController:h_count_r_8\ and \VideoController:h_count_r_10\)
	OR (not \VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ and \VideoController:h_count_r_10\)
	OR (not \VideoController:h_count_r_10\ and \VideoController:h_count_r_9\ and \VideoController:h_count_r_8\ and \VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\VideoController:h_count_r_2\ and \VideoController:h_count_r_1\ and \VideoController:h_count_r_0\));

Note:  Expanding virtual equation for '\VideoController:MODULE_1:g2:a0:s_2\' (cost = 45):
\VideoController:MODULE_1:g2:a0:s_2\ <= ((not \VideoController:h_count_r_1\ and \VideoController:h_count_r_2\)
	OR (not \VideoController:h_count_r_0\ and \VideoController:h_count_r_2\)
	OR (not \VideoController:h_count_r_2\ and \VideoController:h_count_r_1\ and \VideoController:h_count_r_0\));

Note:  Expanding virtual equation for '\VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((VGA_LineCnt_2 and VGA_LineCnt_1 and VGA_LineCnt_0));

Note:  Expanding virtual equation for '\VideoController:MODULE_2:g2:a0:s_2\' (cost = 3):
\VideoController:MODULE_2:g2:a0:s_2\ <= ((not VGA_LineCnt_1 and VGA_LineCnt_2)
	OR (not VGA_LineCnt_0 and VGA_LineCnt_2)
	OR (not VGA_LineCnt_2 and VGA_LineCnt_1 and VGA_LineCnt_0));

Note:  Expanding virtual equation for '\VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\VideoController:v_count_r_2\ and \VideoController:v_count_r_1\ and \VideoController:v_count_r_0\));

Note:  Expanding virtual equation for '\VideoController:MODULE_3:g2:a0:s_2\' (cost = 42):
\VideoController:MODULE_3:g2:a0:s_2\ <= ((not \VideoController:v_count_r_1\ and \VideoController:v_count_r_2\)
	OR (not \VideoController:v_count_r_0\ and \VideoController:v_count_r_2\)
	OR (not \VideoController:v_count_r_2\ and \VideoController:v_count_r_1\ and \VideoController:v_count_r_0\));

Note:  Expanding virtual equation for '\CharClock:MODULE_5:g2:a0:s_2\' (cost = 9):
\CharClock:MODULE_5:g2:a0:s_2\ <= ((not \CharClock:count_1\ and \CharClock:count_2\)
	OR (not \CharClock:count_0\ and \CharClock:count_2\)
	OR (not \CharClock:count_2\ and \CharClock:count_1\ and \CharClock:count_0\));

Note:  Expanding virtual equation for '\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\BitCounter:MODULE_6:g2:a0:s_2\' (cost = 3):
\BitCounter:MODULE_6:g2:a0:s_2\ <= ((not Net_304_1 and Net_304_2)
	OR (not Net_304_0 and Net_304_2)
	OR (not Net_304_2 and Net_304_1 and Net_304_0));

Note:  Expanding virtual equation for '\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((\VideoController:h_count_r_3\ and \VideoController:h_count_r_2\ and \VideoController:h_count_r_1\ and \VideoController:h_count_r_0\));

Note:  Expanding virtual equation for '\VideoController:MODULE_1:g2:a0:s_3\' (cost = 60):
\VideoController:MODULE_1:g2:a0:s_3\ <= ((not \VideoController:h_count_r_2\ and \VideoController:h_count_r_3\)
	OR (not \VideoController:h_count_r_1\ and \VideoController:h_count_r_3\)
	OR (not \VideoController:h_count_r_0\ and \VideoController:h_count_r_3\)
	OR (not \VideoController:h_count_r_3\ and \VideoController:h_count_r_2\ and \VideoController:h_count_r_1\ and \VideoController:h_count_r_0\));

Note:  Expanding virtual equation for '\VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((VGA_LineCnt_3 and VGA_LineCnt_2 and VGA_LineCnt_1 and VGA_LineCnt_0));

Note:  Expanding virtual equation for '\VideoController:MODULE_2:g2:a0:s_3\' (cost = 4):
\VideoController:MODULE_2:g2:a0:s_3\ <= ((not VGA_LineCnt_2 and VGA_LineCnt_3)
	OR (not VGA_LineCnt_1 and VGA_LineCnt_3)
	OR (not VGA_LineCnt_0 and VGA_LineCnt_3)
	OR (not VGA_LineCnt_3 and VGA_LineCnt_2 and VGA_LineCnt_1 and VGA_LineCnt_0));

Note:  Expanding virtual equation for '\VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((\VideoController:v_count_r_3\ and \VideoController:v_count_r_2\ and \VideoController:v_count_r_1\ and \VideoController:v_count_r_0\));

Note:  Expanding virtual equation for '\VideoController:MODULE_3:g2:a0:s_3\' (cost = 56):
\VideoController:MODULE_3:g2:a0:s_3\ <= ((not \VideoController:v_count_r_2\ and \VideoController:v_count_r_3\)
	OR (not \VideoController:v_count_r_1\ and \VideoController:v_count_r_3\)
	OR (not \VideoController:v_count_r_0\ and \VideoController:v_count_r_3\)
	OR (not \VideoController:v_count_r_3\ and \VideoController:v_count_r_2\ and \VideoController:v_count_r_1\ and \VideoController:v_count_r_0\));

Note:  Expanding virtual equation for '\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((\VideoController:h_count_r_4\ and \VideoController:h_count_r_3\ and \VideoController:h_count_r_2\ and \VideoController:h_count_r_1\ and \VideoController:h_count_r_0\));

Note:  Expanding virtual equation for '\VideoController:MODULE_1:g2:a0:s_4\' (cost = 75):
\VideoController:MODULE_1:g2:a0:s_4\ <= ((not \VideoController:h_count_r_3\ and \VideoController:h_count_r_4\)
	OR (not \VideoController:h_count_r_2\ and \VideoController:h_count_r_4\)
	OR (not \VideoController:h_count_r_1\ and \VideoController:h_count_r_4\)
	OR (not \VideoController:h_count_r_0\ and \VideoController:h_count_r_4\)
	OR (not \VideoController:h_count_r_4\ and \VideoController:h_count_r_3\ and \VideoController:h_count_r_2\ and \VideoController:h_count_r_1\ and \VideoController:h_count_r_0\));

Note:  Expanding virtual equation for '\VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((VGA_LineCnt_4 and VGA_LineCnt_3 and VGA_LineCnt_2 and VGA_LineCnt_1 and VGA_LineCnt_0));

Note:  Expanding virtual equation for '\VideoController:MODULE_2:g2:a0:s_4\' (cost = 5):
\VideoController:MODULE_2:g2:a0:s_4\ <= ((not VGA_LineCnt_3 and VGA_LineCnt_4)
	OR (not VGA_LineCnt_2 and VGA_LineCnt_4)
	OR (not VGA_LineCnt_1 and VGA_LineCnt_4)
	OR (not VGA_LineCnt_0 and VGA_LineCnt_4)
	OR (not VGA_LineCnt_4 and VGA_LineCnt_3 and VGA_LineCnt_2 and VGA_LineCnt_1 and VGA_LineCnt_0));

Note:  Expanding virtual equation for '\VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((\VideoController:v_count_r_4\ and \VideoController:v_count_r_3\ and \VideoController:v_count_r_2\ and \VideoController:v_count_r_1\ and \VideoController:v_count_r_0\));

Note:  Expanding virtual equation for '\VideoController:MODULE_3:g2:a0:s_4\' (cost = 70):
\VideoController:MODULE_3:g2:a0:s_4\ <= ((not \VideoController:v_count_r_3\ and \VideoController:v_count_r_4\)
	OR (not \VideoController:v_count_r_2\ and \VideoController:v_count_r_4\)
	OR (not \VideoController:v_count_r_1\ and \VideoController:v_count_r_4\)
	OR (not \VideoController:v_count_r_0\ and \VideoController:v_count_r_4\)
	OR (not \VideoController:v_count_r_4\ and \VideoController:v_count_r_3\ and \VideoController:v_count_r_2\ and \VideoController:v_count_r_1\ and \VideoController:v_count_r_0\));

Note:  Expanding virtual equation for '\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((\VideoController:h_count_r_5\ and \VideoController:h_count_r_4\ and \VideoController:h_count_r_3\ and \VideoController:h_count_r_2\ and \VideoController:h_count_r_1\ and \VideoController:h_count_r_0\));

Note:  Expanding virtual equation for '\VideoController:MODULE_1:g2:a0:s_5\' (cost = 90):
\VideoController:MODULE_1:g2:a0:s_5\ <= ((not \VideoController:h_count_r_4\ and \VideoController:h_count_r_5\)
	OR (not \VideoController:h_count_r_3\ and \VideoController:h_count_r_5\)
	OR (not \VideoController:h_count_r_2\ and \VideoController:h_count_r_5\)
	OR (not \VideoController:h_count_r_1\ and \VideoController:h_count_r_5\)
	OR (not \VideoController:h_count_r_0\ and \VideoController:h_count_r_5\)
	OR (not \VideoController:h_count_r_5\ and \VideoController:h_count_r_4\ and \VideoController:h_count_r_3\ and \VideoController:h_count_r_2\ and \VideoController:h_count_r_1\ and \VideoController:h_count_r_0\));

Note:  Expanding virtual equation for '\VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((VGA_LineCnt_5 and VGA_LineCnt_4 and VGA_LineCnt_3 and VGA_LineCnt_2 and VGA_LineCnt_1 and VGA_LineCnt_0));

Note:  Expanding virtual equation for '\VideoController:MODULE_2:g2:a0:s_5\' (cost = 6):
\VideoController:MODULE_2:g2:a0:s_5\ <= ((not VGA_LineCnt_4 and VGA_LineCnt_5)
	OR (not VGA_LineCnt_3 and VGA_LineCnt_5)
	OR (not VGA_LineCnt_2 and VGA_LineCnt_5)
	OR (not VGA_LineCnt_1 and VGA_LineCnt_5)
	OR (not VGA_LineCnt_0 and VGA_LineCnt_5)
	OR (not VGA_LineCnt_5 and VGA_LineCnt_4 and VGA_LineCnt_3 and VGA_LineCnt_2 and VGA_LineCnt_1 and VGA_LineCnt_0));

Note:  Expanding virtual equation for '\VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((\VideoController:v_count_r_5\ and \VideoController:v_count_r_4\ and \VideoController:v_count_r_3\ and \VideoController:v_count_r_2\ and \VideoController:v_count_r_1\ and \VideoController:v_count_r_0\));

Note:  Expanding virtual equation for '\VideoController:MODULE_3:g2:a0:s_5\' (cost = 84):
\VideoController:MODULE_3:g2:a0:s_5\ <= ((not \VideoController:v_count_r_4\ and \VideoController:v_count_r_5\)
	OR (not \VideoController:v_count_r_3\ and \VideoController:v_count_r_5\)
	OR (not \VideoController:v_count_r_2\ and \VideoController:v_count_r_5\)
	OR (not \VideoController:v_count_r_1\ and \VideoController:v_count_r_5\)
	OR (not \VideoController:v_count_r_0\ and \VideoController:v_count_r_5\)
	OR (not \VideoController:v_count_r_5\ and \VideoController:v_count_r_4\ and \VideoController:v_count_r_3\ and \VideoController:v_count_r_2\ and \VideoController:v_count_r_1\ and \VideoController:v_count_r_0\));

Note:  Expanding virtual equation for '\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((\VideoController:h_count_r_6\ and \VideoController:h_count_r_5\ and \VideoController:h_count_r_4\ and \VideoController:h_count_r_3\ and \VideoController:h_count_r_2\ and \VideoController:h_count_r_1\ and \VideoController:h_count_r_0\));

Note:  Virtual signal \VideoController:MODULE_1:g2:a0:s_6\ with ( cost: 105 or cost_inv: -1)  > 90 or with size: 7 > 102 has been made a (soft) node.
\VideoController:MODULE_1:g2:a0:s_6\ <= ((not \VideoController:h_count_r_5\ and \VideoController:h_count_r_6\)
	OR (not \VideoController:h_count_r_4\ and \VideoController:h_count_r_6\)
	OR (not \VideoController:h_count_r_3\ and \VideoController:h_count_r_6\)
	OR (not \VideoController:h_count_r_2\ and \VideoController:h_count_r_6\)
	OR (not \VideoController:h_count_r_1\ and \VideoController:h_count_r_6\)
	OR (not \VideoController:h_count_r_0\ and \VideoController:h_count_r_6\)
	OR (not \VideoController:h_count_r_6\ and \VideoController:h_count_r_5\ and \VideoController:h_count_r_4\ and \VideoController:h_count_r_3\ and \VideoController:h_count_r_2\ and \VideoController:h_count_r_1\ and \VideoController:h_count_r_0\));

Note:  Expanding virtual equation for '\VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((VGA_LineCnt_6 and VGA_LineCnt_5 and VGA_LineCnt_4 and VGA_LineCnt_3 and VGA_LineCnt_2 and VGA_LineCnt_1 and VGA_LineCnt_0));

Note:  Expanding virtual equation for '\VideoController:MODULE_2:g2:a0:s_6\' (cost = 7):
\VideoController:MODULE_2:g2:a0:s_6\ <= ((not VGA_LineCnt_5 and VGA_LineCnt_6)
	OR (not VGA_LineCnt_4 and VGA_LineCnt_6)
	OR (not VGA_LineCnt_3 and VGA_LineCnt_6)
	OR (not VGA_LineCnt_2 and VGA_LineCnt_6)
	OR (not VGA_LineCnt_1 and VGA_LineCnt_6)
	OR (not VGA_LineCnt_0 and VGA_LineCnt_6)
	OR (not VGA_LineCnt_6 and VGA_LineCnt_5 and VGA_LineCnt_4 and VGA_LineCnt_3 and VGA_LineCnt_2 and VGA_LineCnt_1 and VGA_LineCnt_0));

Note:  Expanding virtual equation for '\VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((\VideoController:v_count_r_6\ and \VideoController:v_count_r_5\ and \VideoController:v_count_r_4\ and \VideoController:v_count_r_3\ and \VideoController:v_count_r_2\ and \VideoController:v_count_r_1\ and \VideoController:v_count_r_0\));

Note:  Virtual signal \VideoController:MODULE_3:g2:a0:s_6\ with ( cost: 98 or cost_inv: -1)  > 90 or with size: 7 > 102 has been made a (soft) node.
\VideoController:MODULE_3:g2:a0:s_6\ <= ((not \VideoController:v_count_r_5\ and \VideoController:v_count_r_6\)
	OR (not \VideoController:v_count_r_4\ and \VideoController:v_count_r_6\)
	OR (not \VideoController:v_count_r_3\ and \VideoController:v_count_r_6\)
	OR (not \VideoController:v_count_r_2\ and \VideoController:v_count_r_6\)
	OR (not \VideoController:v_count_r_1\ and \VideoController:v_count_r_6\)
	OR (not \VideoController:v_count_r_0\ and \VideoController:v_count_r_6\)
	OR (not \VideoController:v_count_r_6\ and \VideoController:v_count_r_5\ and \VideoController:v_count_r_4\ and \VideoController:v_count_r_3\ and \VideoController:v_count_r_2\ and \VideoController:v_count_r_1\ and \VideoController:v_count_r_0\));

Note:  Expanding virtual equation for '\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:

Note:  Virtual signal \VideoController:MODULE_1:g2:a0:s_7\ with ( cost: 120 or cost_inv: -1)  > 90 or with size: 8 > 102 has been made a (soft) node.
\VideoController:MODULE_1:g2:a0:s_7\ <= ((not \VideoController:h_count_r_6\ and \VideoController:h_count_r_7\)
	OR (not \VideoController:h_count_r_5\ and \VideoController:h_count_r_7\)
	OR (not \VideoController:h_count_r_4\ and \VideoController:h_count_r_7\)
	OR (not \VideoController:h_count_r_3\ and \VideoController:h_count_r_7\)
	OR (not \VideoController:h_count_r_2\ and \VideoController:h_count_r_7\)
	OR (not \VideoController:h_count_r_1\ and \VideoController:h_count_r_7\)
	OR (not \VideoController:h_count_r_0\ and \VideoController:h_count_r_7\)
	OR (not \VideoController:h_count_r_7\ and \VideoController:h_count_r_6\ and \VideoController:h_count_r_5\ and \VideoController:h_count_r_4\ and \VideoController:h_count_r_3\ and \VideoController:h_count_r_2\ and \VideoController:h_count_r_1\ and \VideoController:h_count_r_0\));

Note:  Expanding virtual equation for '\VideoController:MODULE_2:g2:a0:s_7\' (cost = 8):
\VideoController:MODULE_2:g2:a0:s_7\ <= ((not VGA_LineCnt_6 and VGA_LineCnt_7)
	OR (not VGA_LineCnt_5 and VGA_LineCnt_7)
	OR (not VGA_LineCnt_4 and VGA_LineCnt_7)
	OR (not VGA_LineCnt_3 and VGA_LineCnt_7)
	OR (not VGA_LineCnt_2 and VGA_LineCnt_7)
	OR (not VGA_LineCnt_1 and VGA_LineCnt_7)
	OR (not VGA_LineCnt_0 and VGA_LineCnt_7)
	OR (not VGA_LineCnt_7 and VGA_LineCnt_6 and VGA_LineCnt_5 and VGA_LineCnt_4 and VGA_LineCnt_3 and VGA_LineCnt_2 and VGA_LineCnt_1 and VGA_LineCnt_0));

Note:  Virtual signal \VideoController:MODULE_3:g2:a0:s_7\ with ( cost: 112 or cost_inv: -1)  > 90 or with size: 8 > 102 has been made a (soft) node.
\VideoController:MODULE_3:g2:a0:s_7\ <= ((not \VideoController:v_count_r_6\ and \VideoController:v_count_r_7\)
	OR (not \VideoController:v_count_r_5\ and \VideoController:v_count_r_7\)
	OR (not \VideoController:v_count_r_4\ and \VideoController:v_count_r_7\)
	OR (not \VideoController:v_count_r_3\ and \VideoController:v_count_r_7\)
	OR (not \VideoController:v_count_r_2\ and \VideoController:v_count_r_7\)
	OR (not \VideoController:v_count_r_1\ and \VideoController:v_count_r_7\)
	OR (not \VideoController:v_count_r_0\ and \VideoController:v_count_r_7\)
	OR (not \VideoController:v_count_r_7\ and \VideoController:v_count_r_6\ and \VideoController:v_count_r_5\ and \VideoController:v_count_r_4\ and \VideoController:v_count_r_3\ and \VideoController:v_count_r_2\ and \VideoController:v_count_r_1\ and \VideoController:v_count_r_0\));


Substituting virtuals - pass 9:


----------------------------------------------------------
Circuit simplification results:

	Expanded 107 signals.
	Turned 5 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing RGBI_3 to RGBI_0
Aliasing RGBI_2 to RGBI_0
Aliasing \CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_334
Aliasing \CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_334
Aliasing \CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_334
Aliasing \BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_334
Aliasing \BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_334
Aliasing \BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_334
Aliasing \CharClock:not_last_reset\\D\ to Net_285
Removing Lhs of wire RGBI_3[64] = RGBI_0[63]
Removing Lhs of wire RGBI_2[91] = RGBI_0[63]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\[611] = Net_334[26]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\[621] = Net_334[26]
Removing Lhs of wire \CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\[631] = Net_334[26]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[817] = Net_334[26]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[827] = Net_334[26]
Removing Lhs of wire \BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[837] = Net_334[26]
Removing Lhs of wire \CharClock:not_last_reset\\D\[917] = Net_285[0]

------------------------------------------------------
Aliased 0 equations, 9 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\CharacterVga.cyprj -dcpsoc3 CharacterVga.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.639ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Friday, 03 May 2019 18:11:24
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\marc\Documents\MyProjects\Zalt\Zalt\Source\CharacterVga\CharacterVga.cydsn\CharacterVga.cyprj -d CY8C5888LTI-LP097 CharacterVga.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.017ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_334
    Removed wire end \CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_334
    Removed wire end \CharClock:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_334
    Removed wire end \BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_334
    Removed wire end \BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_334
    Removed wire end \BitCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_334
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'PixelClock'. Fanout=44, Signal=Net_49
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: Net_282:macrocell.q
        Effective Clock: PixelClock
        Enable Signal: Net_282:macrocell.q
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \VideoController:v_count_r_6_split_2\, Duplicate of \VideoController:v_count_r_8_split_2\ 
    MacroCell: Name=\VideoController:v_count_r_6_split_2\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\VideoController:v_state_r_1\ * !\VideoController:v_state_r_0\ * 
              !\VideoController:v_count_r_9\ * !\VideoController:v_count_r_8\ * 
              !\VideoController:v_count_r_7\ * !\VideoController:v_count_r_6\ * 
              !\VideoController:v_count_r_5\ * !\VideoController:v_count_r_4\ * 
              \VideoController:v_count_r_3\ * !\VideoController:v_count_r_2\ * 
              \VideoController:v_count_r_1\ * !\VideoController:v_count_r_0\
            + !\VideoController:v_state_r_1\ * \VideoController:v_state_r_0\ * 
              !\VideoController:v_count_r_9\ * !\VideoController:v_count_r_8\ * 
              !\VideoController:v_count_r_7\ * !\VideoController:v_count_r_6\ * 
              !\VideoController:v_count_r_5\ * !\VideoController:v_count_r_4\ * 
              !\VideoController:v_count_r_3\ * !\VideoController:v_count_r_2\ * 
              \VideoController:v_count_r_1\ * !\VideoController:v_count_r_0\
            + \VideoController:v_state_r_1\ * !\VideoController:v_state_r_0\ * 
              !\VideoController:v_count_r_9\ * !\VideoController:v_count_r_8\ * 
              !\VideoController:v_count_r_7\ * !\VideoController:v_count_r_6\ * 
              \VideoController:v_count_r_5\ * !\VideoController:v_count_r_4\ * 
              !\VideoController:v_count_r_3\ * !\VideoController:v_count_r_2\ * 
              !\VideoController:v_count_r_1\ * \VideoController:v_count_r_0\
        );
        Output = \VideoController:v_count_r_6_split_2\ (fanout=1)

    Removing \VideoController:v_count_r_7_split_2\, Duplicate of \VideoController:v_count_r_8_split_2\ 
    MacroCell: Name=\VideoController:v_count_r_7_split_2\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\VideoController:v_state_r_1\ * !\VideoController:v_state_r_0\ * 
              !\VideoController:v_count_r_9\ * !\VideoController:v_count_r_8\ * 
              !\VideoController:v_count_r_7\ * !\VideoController:v_count_r_6\ * 
              !\VideoController:v_count_r_5\ * !\VideoController:v_count_r_4\ * 
              \VideoController:v_count_r_3\ * !\VideoController:v_count_r_2\ * 
              \VideoController:v_count_r_1\ * !\VideoController:v_count_r_0\
            + !\VideoController:v_state_r_1\ * \VideoController:v_state_r_0\ * 
              !\VideoController:v_count_r_9\ * !\VideoController:v_count_r_8\ * 
              !\VideoController:v_count_r_7\ * !\VideoController:v_count_r_6\ * 
              !\VideoController:v_count_r_5\ * !\VideoController:v_count_r_4\ * 
              !\VideoController:v_count_r_3\ * !\VideoController:v_count_r_2\ * 
              \VideoController:v_count_r_1\ * !\VideoController:v_count_r_0\
            + \VideoController:v_state_r_1\ * !\VideoController:v_state_r_0\ * 
              !\VideoController:v_count_r_9\ * !\VideoController:v_count_r_8\ * 
              !\VideoController:v_count_r_7\ * !\VideoController:v_count_r_6\ * 
              \VideoController:v_count_r_5\ * !\VideoController:v_count_r_4\ * 
              !\VideoController:v_count_r_3\ * !\VideoController:v_count_r_2\ * 
              !\VideoController:v_count_r_1\ * \VideoController:v_count_r_0\
        );
        Output = \VideoController:v_count_r_7_split_2\ (fanout=1)

    Removing \VideoController:v_count_r_6_split\, Duplicate of \VideoController:v_state_r_1_split_1\ 
    MacroCell: Name=\VideoController:v_count_r_6_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:newline_r\ * \VideoController:v_state_r_1\
        );
        Output = \VideoController:v_count_r_6_split\ (fanout=1)

    Removing \VideoController:v_count_r_7_split\, Duplicate of \VideoController:v_state_r_1_split_1\ 
    MacroCell: Name=\VideoController:v_count_r_7_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:newline_r\ * \VideoController:v_state_r_1\
        );
        Output = \VideoController:v_count_r_7_split\ (fanout=1)

    Removing \VideoController:v_count_r_8_split\, Duplicate of \VideoController:v_state_r_1_split_1\ 
    MacroCell: Name=\VideoController:v_count_r_8_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:newline_r\ * \VideoController:v_state_r_1\
        );
        Output = \VideoController:v_count_r_8_split\ (fanout=1)

    Removing \VideoController:v_state_r_0_split_3\, Duplicate of \VideoController:v_state_r_1_split_1\ 
    MacroCell: Name=\VideoController:v_state_r_0_split_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:newline_r\ * \VideoController:v_state_r_1\
        );
        Output = \VideoController:v_state_r_0_split_3\ (fanout=1)

    Removing \VideoController:v_state_r_0_split_2\, Duplicate of \VideoController:v_state_r_1_split_1\ 
    MacroCell: Name=\VideoController:v_state_r_0_split_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:newline_r\ * \VideoController:v_state_r_1\
        );
        Output = \VideoController:v_state_r_0_split_2\ (fanout=1)

    Removing \VideoController:v_state_r_0_split_1\, Duplicate of \VideoController:v_state_r_1_split\ 
    MacroCell: Name=\VideoController:v_state_r_0_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:newline_r\ * !\VideoController:v_state_r_1\
        );
        Output = \VideoController:v_state_r_0_split_1\ (fanout=1)

    Removing \VideoController:v_state_r_0_split\, Duplicate of \VideoController:v_state_r_1_split\ 
    MacroCell: Name=\VideoController:v_state_r_0_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:newline_r\ * !\VideoController:v_state_r_1\
        );
        Output = \VideoController:v_state_r_0_split\ (fanout=1)

    Removing \VideoController:newline_r_split\, Duplicate of \VideoController:h_count_r_6_split_3\ 
    MacroCell: Name=\VideoController:newline_r_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_state_r_1\ * \VideoController:h_state_r_0\
        );
        Output = \VideoController:newline_r_split\ (fanout=1)

    Removing \VideoController:h_state_r_1_split_1\, Duplicate of \VideoController:h_count_r_6_split_3\ 
    MacroCell: Name=\VideoController:h_state_r_1_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_state_r_1\ * \VideoController:h_state_r_0\
        );
        Output = \VideoController:h_state_r_1_split_1\ (fanout=1)

    Removing \VideoController:h_state_r_0_split_3\, Duplicate of \VideoController:h_count_r_6_split_3\ 
    MacroCell: Name=\VideoController:h_state_r_0_split_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_state_r_1\ * \VideoController:h_state_r_0\
        );
        Output = \VideoController:h_state_r_0_split_3\ (fanout=1)

    Removing \VideoController:h_count_r_9_split\, Duplicate of \VideoController:h_count_r_6_split_3\ 
    MacroCell: Name=\VideoController:h_count_r_9_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_state_r_1\ * \VideoController:h_state_r_0\
        );
        Output = \VideoController:h_count_r_9_split\ (fanout=1)

    Removing \VideoController:h_count_r_8_split_3\, Duplicate of \VideoController:h_count_r_6_split_3\ 
    MacroCell: Name=\VideoController:h_count_r_8_split_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_state_r_1\ * \VideoController:h_state_r_0\
        );
        Output = \VideoController:h_count_r_8_split_3\ (fanout=1)

    Removing \VideoController:h_count_r_7_split_3\, Duplicate of \VideoController:h_count_r_6_split_3\ 
    MacroCell: Name=\VideoController:h_count_r_7_split_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_state_r_1\ * \VideoController:h_state_r_0\
        );
        Output = \VideoController:h_count_r_7_split_3\ (fanout=1)

    Removing \VideoController:h_state_r_0_split\, Duplicate of \VideoController:h_count_r_4_split\ 
    MacroCell: Name=\VideoController:h_state_r_0_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_state_r_1\ * !\VideoController:h_state_r_0\
        );
        Output = \VideoController:h_state_r_0_split\ (fanout=1)

    Removing \VideoController:h_count_r_8_split\, Duplicate of \VideoController:h_count_r_4_split\ 
    MacroCell: Name=\VideoController:h_count_r_8_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_state_r_1\ * !\VideoController:h_state_r_0\
        );
        Output = \VideoController:h_count_r_8_split\ (fanout=1)

    Removing \VideoController:h_count_r_7_split\, Duplicate of \VideoController:h_count_r_4_split\ 
    MacroCell: Name=\VideoController:h_count_r_7_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_state_r_1\ * !\VideoController:h_state_r_0\
        );
        Output = \VideoController:h_count_r_7_split\ (fanout=1)

    Removing \VideoController:h_count_r_6_split\, Duplicate of \VideoController:h_count_r_4_split\ 
    MacroCell: Name=\VideoController:h_count_r_6_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_state_r_1\ * !\VideoController:h_state_r_0\
        );
        Output = \VideoController:h_count_r_6_split\ (fanout=1)

    Removing \VideoController:h_state_r_1_split\, Duplicate of \VideoController:h_count_r_5_split\ 
    MacroCell: Name=\VideoController:h_state_r_1_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_state_r_1\ * \VideoController:h_state_r_0\
        );
        Output = \VideoController:h_state_r_1_split\ (fanout=1)

    Removing \VideoController:h_state_r_0_split_1\, Duplicate of \VideoController:h_count_r_5_split\ 
    MacroCell: Name=\VideoController:h_state_r_0_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_state_r_1\ * \VideoController:h_state_r_0\
        );
        Output = \VideoController:h_state_r_0_split_1\ (fanout=1)

    Removing \VideoController:h_count_r_8_split_1\, Duplicate of \VideoController:h_count_r_5_split\ 
    MacroCell: Name=\VideoController:h_count_r_8_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_state_r_1\ * \VideoController:h_state_r_0\
        );
        Output = \VideoController:h_count_r_8_split_1\ (fanout=1)

    Removing \VideoController:h_count_r_7_split_1\, Duplicate of \VideoController:h_count_r_5_split\ 
    MacroCell: Name=\VideoController:h_count_r_7_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_state_r_1\ * \VideoController:h_state_r_0\
        );
        Output = \VideoController:h_count_r_7_split_1\ (fanout=1)

    Removing \VideoController:h_count_r_6_split_1\, Duplicate of \VideoController:h_count_r_5_split\ 
    MacroCell: Name=\VideoController:h_count_r_6_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_state_r_1\ * \VideoController:h_state_r_0\
        );
        Output = \VideoController:h_count_r_6_split_1\ (fanout=1)

    Removing \VideoController:h_count_r_4_split_1\, Duplicate of \VideoController:h_count_r_5_split_1\ 
    MacroCell: Name=\VideoController:h_count_r_4_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_state_r_1\ * !\VideoController:h_state_r_0\
        );
        Output = \VideoController:h_count_r_4_split_1\ (fanout=1)

    Removing \VideoController:h_state_r_0_split_2\, Duplicate of \VideoController:h_count_r_5_split_1\ 
    MacroCell: Name=\VideoController:h_state_r_0_split_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_state_r_1\ * !\VideoController:h_state_r_0\
        );
        Output = \VideoController:h_state_r_0_split_2\ (fanout=1)

    Removing \VideoController:h_count_r_8_split_2\, Duplicate of \VideoController:h_count_r_5_split_1\ 
    MacroCell: Name=\VideoController:h_count_r_8_split_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_state_r_1\ * !\VideoController:h_state_r_0\
        );
        Output = \VideoController:h_count_r_8_split_2\ (fanout=1)

    Removing \VideoController:h_count_r_7_split_2\, Duplicate of \VideoController:h_count_r_5_split_1\ 
    MacroCell: Name=\VideoController:h_count_r_7_split_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_state_r_1\ * !\VideoController:h_state_r_0\
        );
        Output = \VideoController:h_count_r_7_split_2\ (fanout=1)

    Removing \VideoController:h_count_r_6_split_2\, Duplicate of \VideoController:h_count_r_5_split_1\ 
    MacroCell: Name=\VideoController:h_count_r_6_split_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_state_r_1\ * !\VideoController:h_state_r_0\
        );
        Output = \VideoController:h_count_r_6_split_2\ (fanout=1)

    Removing \VideoController:v_state_r_0_split_5\, Duplicate of \VideoController:v_state_r_1_split_3\ 
    MacroCell: Name=\VideoController:v_state_r_0_split_5\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:v_state_r_0\ * !\VideoController:v_count_r_9\ * 
              !\VideoController:v_count_r_8\ * !\VideoController:v_count_r_7\ * 
              !\VideoController:v_count_r_6\ * !\VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * !\VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * \VideoController:v_count_r_1\ * 
              !\VideoController:v_count_r_0\ * 
              \VideoController:v_state_r_1_split\
        );
        Output = \VideoController:v_state_r_0_split_5\ (fanout=1)

    Removing \VideoController:v_count_r_6_split_1\, Duplicate of \VideoController:v_state_r_1_split_2\ 
    MacroCell: Name=\VideoController:v_count_r_6_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:v_state_r_0\ * !\VideoController:v_count_r_9\ * 
              \VideoController:v_count_r_8\ * \VideoController:v_count_r_7\ * 
              \VideoController:v_count_r_6\ * \VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * !\VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * !\VideoController:v_count_r_1\ * 
              !\VideoController:v_count_r_0\ * 
              \VideoController:v_state_r_1_split_1\
        );
        Output = \VideoController:v_count_r_6_split_1\ (fanout=1)

    Removing \VideoController:v_count_r_7_split_1\, Duplicate of \VideoController:v_state_r_1_split_2\ 
    MacroCell: Name=\VideoController:v_count_r_7_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:v_state_r_0\ * !\VideoController:v_count_r_9\ * 
              \VideoController:v_count_r_8\ * \VideoController:v_count_r_7\ * 
              \VideoController:v_count_r_6\ * \VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * !\VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * !\VideoController:v_count_r_1\ * 
              !\VideoController:v_count_r_0\ * 
              \VideoController:v_state_r_1_split_1\
        );
        Output = \VideoController:v_count_r_7_split_1\ (fanout=1)

    Removing \VideoController:v_count_r_8_split_1\, Duplicate of \VideoController:v_state_r_1_split_2\ 
    MacroCell: Name=\VideoController:v_count_r_8_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:v_state_r_0\ * !\VideoController:v_count_r_9\ * 
              \VideoController:v_count_r_8\ * \VideoController:v_count_r_7\ * 
              \VideoController:v_count_r_6\ * \VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * !\VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * !\VideoController:v_count_r_1\ * 
              !\VideoController:v_count_r_0\ * 
              \VideoController:v_state_r_1_split_1\
        );
        Output = \VideoController:v_count_r_8_split_1\ (fanout=1)

    Removing \VideoController:v_state_r_0_split_4\, Duplicate of \VideoController:v_state_r_1_split_2\ 
    MacroCell: Name=\VideoController:v_state_r_0_split_4\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:v_state_r_0\ * !\VideoController:v_count_r_9\ * 
              \VideoController:v_count_r_8\ * \VideoController:v_count_r_7\ * 
              \VideoController:v_count_r_6\ * \VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * !\VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * !\VideoController:v_count_r_1\ * 
              !\VideoController:v_count_r_0\ * 
              \VideoController:v_state_r_1_split_1\
        );
        Output = \VideoController:v_state_r_0_split_4\ (fanout=1)

    Removing \VideoController:h_state_r_1_split_2\, Duplicate of \VideoController:h_count_r_6_split_4\ 
    MacroCell: Name=\VideoController:h_state_r_1_split_2\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * \VideoController:h_count_r_9\ * 
              !\VideoController:h_count_r_8\ * \VideoController:h_count_r_7\ * 
              !\VideoController:h_count_r_6\ * !\VideoController:h_count_r_5\ * 
              !\VideoController:h_count_r_4\ * !\VideoController:h_count_r_3\ * 
              !\VideoController:h_count_r_2\ * !\VideoController:h_count_r_1\ * 
              !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_6_split_3\
        );
        Output = \VideoController:h_state_r_1_split_2\ (fanout=1)

    Removing \VideoController:h_state_r_0_split_4\, Duplicate of \VideoController:h_count_r_6_split_4\ 
    MacroCell: Name=\VideoController:h_state_r_0_split_4\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * \VideoController:h_count_r_9\ * 
              !\VideoController:h_count_r_8\ * \VideoController:h_count_r_7\ * 
              !\VideoController:h_count_r_6\ * !\VideoController:h_count_r_5\ * 
              !\VideoController:h_count_r_4\ * !\VideoController:h_count_r_3\ * 
              !\VideoController:h_count_r_2\ * !\VideoController:h_count_r_1\ * 
              !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_6_split_3\
        );
        Output = \VideoController:h_state_r_0_split_4\ (fanout=1)

    Removing \VideoController:h_count_r_9_split_1\, Duplicate of \VideoController:h_count_r_6_split_4\ 
    MacroCell: Name=\VideoController:h_count_r_9_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * \VideoController:h_count_r_9\ * 
              !\VideoController:h_count_r_8\ * \VideoController:h_count_r_7\ * 
              !\VideoController:h_count_r_6\ * !\VideoController:h_count_r_5\ * 
              !\VideoController:h_count_r_4\ * !\VideoController:h_count_r_3\ * 
              !\VideoController:h_count_r_2\ * !\VideoController:h_count_r_1\ * 
              !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_6_split_3\
        );
        Output = \VideoController:h_count_r_9_split_1\ (fanout=1)

    Removing \VideoController:h_count_r_8_split_4\, Duplicate of \VideoController:h_count_r_6_split_4\ 
    MacroCell: Name=\VideoController:h_count_r_8_split_4\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * \VideoController:h_count_r_9\ * 
              !\VideoController:h_count_r_8\ * \VideoController:h_count_r_7\ * 
              !\VideoController:h_count_r_6\ * !\VideoController:h_count_r_5\ * 
              !\VideoController:h_count_r_4\ * !\VideoController:h_count_r_3\ * 
              !\VideoController:h_count_r_2\ * !\VideoController:h_count_r_1\ * 
              !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_6_split_3\
        );
        Output = \VideoController:h_count_r_8_split_4\ (fanout=1)

    Removing \VideoController:h_count_r_7_split_4\, Duplicate of \VideoController:h_count_r_6_split_4\ 
    MacroCell: Name=\VideoController:h_count_r_7_split_4\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * \VideoController:h_count_r_9\ * 
              !\VideoController:h_count_r_8\ * \VideoController:h_count_r_7\ * 
              !\VideoController:h_count_r_6\ * !\VideoController:h_count_r_5\ * 
              !\VideoController:h_count_r_4\ * !\VideoController:h_count_r_3\ * 
              !\VideoController:h_count_r_2\ * !\VideoController:h_count_r_1\ * 
              !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_6_split_3\
        );
        Output = \VideoController:h_count_r_7_split_4\ (fanout=1)

    Removing \VideoController:h_state_r_1_split_3\, Duplicate of \VideoController:h_count_r_6_split_5\ 
    MacroCell: Name=\VideoController:h_state_r_1_split_3\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * 
              !\VideoController:h_count_r_9\ * !\VideoController:h_count_r_8\ * 
              !\VideoController:h_count_r_7\ * \VideoController:h_count_r_6\ * 
              \VideoController:h_count_r_5\ * !\VideoController:h_count_r_4\ * 
              !\VideoController:h_count_r_3\ * !\VideoController:h_count_r_2\ * 
              !\VideoController:h_count_r_1\ * !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_5_split\
        );
        Output = \VideoController:h_state_r_1_split_3\ (fanout=1)

    Removing \VideoController:h_state_r_0_split_5\, Duplicate of \VideoController:h_count_r_6_split_5\ 
    MacroCell: Name=\VideoController:h_state_r_0_split_5\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * 
              !\VideoController:h_count_r_9\ * !\VideoController:h_count_r_8\ * 
              !\VideoController:h_count_r_7\ * \VideoController:h_count_r_6\ * 
              \VideoController:h_count_r_5\ * !\VideoController:h_count_r_4\ * 
              !\VideoController:h_count_r_3\ * !\VideoController:h_count_r_2\ * 
              !\VideoController:h_count_r_1\ * !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_5_split\
        );
        Output = \VideoController:h_state_r_0_split_5\ (fanout=1)

    Removing \VideoController:h_count_r_8_split_5\, Duplicate of \VideoController:h_count_r_6_split_5\ 
    MacroCell: Name=\VideoController:h_count_r_8_split_5\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * 
              !\VideoController:h_count_r_9\ * !\VideoController:h_count_r_8\ * 
              !\VideoController:h_count_r_7\ * \VideoController:h_count_r_6\ * 
              \VideoController:h_count_r_5\ * !\VideoController:h_count_r_4\ * 
              !\VideoController:h_count_r_3\ * !\VideoController:h_count_r_2\ * 
              !\VideoController:h_count_r_1\ * !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_5_split\
        );
        Output = \VideoController:h_count_r_8_split_5\ (fanout=1)

    Removing \VideoController:h_count_r_7_split_5\, Duplicate of \VideoController:h_count_r_6_split_5\ 
    MacroCell: Name=\VideoController:h_count_r_7_split_5\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * 
              !\VideoController:h_count_r_9\ * !\VideoController:h_count_r_8\ * 
              !\VideoController:h_count_r_7\ * \VideoController:h_count_r_6\ * 
              \VideoController:h_count_r_5\ * !\VideoController:h_count_r_4\ * 
              !\VideoController:h_count_r_3\ * !\VideoController:h_count_r_2\ * 
              !\VideoController:h_count_r_1\ * !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_5_split\
        );
        Output = \VideoController:h_count_r_7_split_5\ (fanout=1)

    Removing \VideoController:h_count_r_4_split_3\, Duplicate of \VideoController:h_count_r_6_split_7\ 
    MacroCell: Name=\VideoController:h_count_r_4_split_3\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * 
              !\VideoController:h_count_r_9\ * !\VideoController:h_count_r_8\ * 
              !\VideoController:h_count_r_7\ * !\VideoController:h_count_r_6\ * 
              !\VideoController:h_count_r_5\ * \VideoController:h_count_r_4\ * 
              !\VideoController:h_count_r_3\ * !\VideoController:h_count_r_2\ * 
              !\VideoController:h_count_r_1\ * !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_4_split\
        );
        Output = \VideoController:h_count_r_4_split_3\ (fanout=1)

    Removing \VideoController:h_state_r_0_split_7\, Duplicate of \VideoController:h_count_r_6_split_7\ 
    MacroCell: Name=\VideoController:h_state_r_0_split_7\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * 
              !\VideoController:h_count_r_9\ * !\VideoController:h_count_r_8\ * 
              !\VideoController:h_count_r_7\ * !\VideoController:h_count_r_6\ * 
              !\VideoController:h_count_r_5\ * \VideoController:h_count_r_4\ * 
              !\VideoController:h_count_r_3\ * !\VideoController:h_count_r_2\ * 
              !\VideoController:h_count_r_1\ * !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_4_split\
        );
        Output = \VideoController:h_state_r_0_split_7\ (fanout=1)

    Removing \VideoController:h_count_r_8_split_7\, Duplicate of \VideoController:h_count_r_6_split_7\ 
    MacroCell: Name=\VideoController:h_count_r_8_split_7\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * 
              !\VideoController:h_count_r_9\ * !\VideoController:h_count_r_8\ * 
              !\VideoController:h_count_r_7\ * !\VideoController:h_count_r_6\ * 
              !\VideoController:h_count_r_5\ * \VideoController:h_count_r_4\ * 
              !\VideoController:h_count_r_3\ * !\VideoController:h_count_r_2\ * 
              !\VideoController:h_count_r_1\ * !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_4_split\
        );
        Output = \VideoController:h_count_r_8_split_7\ (fanout=1)

    Removing \VideoController:h_count_r_7_split_7\, Duplicate of \VideoController:h_count_r_6_split_7\ 
    MacroCell: Name=\VideoController:h_count_r_7_split_7\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * 
              !\VideoController:h_count_r_9\ * !\VideoController:h_count_r_8\ * 
              !\VideoController:h_count_r_7\ * !\VideoController:h_count_r_6\ * 
              !\VideoController:h_count_r_5\ * \VideoController:h_count_r_4\ * 
              !\VideoController:h_count_r_3\ * !\VideoController:h_count_r_2\ * 
              !\VideoController:h_count_r_1\ * !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_4_split\
        );
        Output = \VideoController:h_count_r_7_split_7\ (fanout=1)

    Removing \VideoController:h_state_r_0_split_6\, Duplicate of \VideoController:h_count_r_5_split_3\ 
    MacroCell: Name=\VideoController:h_state_r_0_split_6\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * 
              !\VideoController:h_count_r_9\ * !\VideoController:h_count_r_8\ * 
              !\VideoController:h_count_r_7\ * !\VideoController:h_count_r_6\ * 
              \VideoController:h_count_r_5\ * \VideoController:h_count_r_4\ * 
              !\VideoController:h_count_r_3\ * !\VideoController:h_count_r_2\ * 
              !\VideoController:h_count_r_1\ * !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_5_split_1\
        );
        Output = \VideoController:h_state_r_0_split_6\ (fanout=1)

    Removing \VideoController:h_count_r_8_split_6\, Duplicate of \VideoController:h_count_r_5_split_3\ 
    MacroCell: Name=\VideoController:h_count_r_8_split_6\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * 
              !\VideoController:h_count_r_9\ * !\VideoController:h_count_r_8\ * 
              !\VideoController:h_count_r_7\ * !\VideoController:h_count_r_6\ * 
              \VideoController:h_count_r_5\ * \VideoController:h_count_r_4\ * 
              !\VideoController:h_count_r_3\ * !\VideoController:h_count_r_2\ * 
              !\VideoController:h_count_r_1\ * !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_5_split_1\
        );
        Output = \VideoController:h_count_r_8_split_6\ (fanout=1)

    Removing \VideoController:h_count_r_7_split_6\, Duplicate of \VideoController:h_count_r_5_split_3\ 
    MacroCell: Name=\VideoController:h_count_r_7_split_6\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * 
              !\VideoController:h_count_r_9\ * !\VideoController:h_count_r_8\ * 
              !\VideoController:h_count_r_7\ * !\VideoController:h_count_r_6\ * 
              \VideoController:h_count_r_5\ * \VideoController:h_count_r_4\ * 
              !\VideoController:h_count_r_3\ * !\VideoController:h_count_r_2\ * 
              !\VideoController:h_count_r_1\ * !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_5_split_1\
        );
        Output = \VideoController:h_count_r_7_split_6\ (fanout=1)

    Removing \VideoController:h_count_r_6_split_6\, Duplicate of \VideoController:h_count_r_5_split_3\ 
    MacroCell: Name=\VideoController:h_count_r_6_split_6\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * 
              !\VideoController:h_count_r_9\ * !\VideoController:h_count_r_8\ * 
              !\VideoController:h_count_r_7\ * !\VideoController:h_count_r_6\ * 
              \VideoController:h_count_r_5\ * \VideoController:h_count_r_4\ * 
              !\VideoController:h_count_r_3\ * !\VideoController:h_count_r_2\ * 
              !\VideoController:h_count_r_1\ * !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_5_split_1\
        );
        Output = \VideoController:h_count_r_6_split_6\ (fanout=1)

End removing duplicate macrocells: used 2 passes
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = VGA_R_out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VGA_R_out(0)__PA ,
            pin_input => RGBI_0 ,
            pad => VGA_R_out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VGA_R_out(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VGA_R_out(1)__PA ,
            pin_input => RGBI_0 ,
            pad => VGA_R_out(1)_PAD );
        Properties:
        {
        }

    Pin : Name = VGA_R_out(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VGA_R_out(2)__PA ,
            pin_input => RGBI_0 ,
            pad => VGA_R_out(2)_PAD );
        Properties:
        {
        }

    Pin : Name = VGA_G_out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VGA_G_out(0)__PA ,
            pin_input => RGBI_1 ,
            pad => VGA_G_out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VGA_G_out(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VGA_G_out(1)__PA ,
            pin_input => RGBI_0 ,
            pad => VGA_G_out(1)_PAD );
        Properties:
        {
        }

    Pin : Name = VGA_G_out(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VGA_G_out(2)__PA ,
            pin_input => RGBI_1 ,
            pad => VGA_G_out(2)_PAD );
        Properties:
        {
        }

    Pin : Name = VGA_B_out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VGA_B_out(0)__PA ,
            pin_input => RGBI_0 ,
            pad => VGA_B_out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VGA_B_out(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VGA_B_out(1)__PA ,
            pin_input => RGBI_0 ,
            pad => VGA_B_out(1)_PAD );
        Properties:
        {
        }

    Pin : Name = VGA_B_out(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VGA_B_out(2)__PA ,
            pin_input => RGBI_0 ,
            pad => VGA_B_out(2)_PAD );
        Properties:
        {
        }

    Pin : Name = SyncV(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SyncV(0)__PA ,
            pin_input => Net_54 ,
            pad => SyncV(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SyncH(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SyncH(0)__PA ,
            pin_input => Net_191 ,
            pad => SyncH(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=RGBI_0_split, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              VGA_D_reg_4 * \VideoController:h_state_r_1\ * 
              \VideoController:h_state_r_0\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * !Net_304_2 * Net_304_1 * 
              Net_304_0
            + VGA_D_reg_3 * \VideoController:h_state_r_1\ * 
              \VideoController:h_state_r_0\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * Net_304_2 * !Net_304_1 * 
              !Net_304_0
            + VGA_D_reg_2 * \VideoController:h_state_r_1\ * 
              \VideoController:h_state_r_0\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * Net_304_2 * !Net_304_1 * 
              Net_304_0
            + VGA_D_reg_1 * \VideoController:h_state_r_1\ * 
              \VideoController:h_state_r_0\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * Net_304_2 * Net_304_1 * 
              !Net_304_0
            + VGA_D_reg_0 * \VideoController:h_state_r_1\ * 
              \VideoController:h_state_r_0\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * Net_304_2 * Net_304_1 * 
              Net_304_0
        );
        Output = RGBI_0_split (fanout=1)

    MacroCell: Name=RGBI_1, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_state_r_1\ * \VideoController:h_state_r_0\ * 
              \VideoController:v_state_r_1\ * \VideoController:v_state_r_0\
        );
        Output = RGBI_1 (fanout=2)

    MacroCell: Name=RGBI_0, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              VGA_D_reg_7 * \VideoController:h_state_r_1\ * 
              \VideoController:h_state_r_0\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * !Net_304_2 * !Net_304_1 * 
              !Net_304_0
            + VGA_D_reg_6 * \VideoController:h_state_r_1\ * 
              \VideoController:h_state_r_0\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * !Net_304_2 * !Net_304_1 * 
              Net_304_0
            + VGA_D_reg_5 * \VideoController:h_state_r_1\ * 
              \VideoController:h_state_r_0\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * !Net_304_2 * Net_304_1 * 
              !Net_304_0
            + RGBI_0_split
        );
        Output = RGBI_0 (fanout=7)

    MacroCell: Name=\VideoController:h_count_r_4_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_state_r_1\ * !\VideoController:h_state_r_0\
        );
        Output = \VideoController:h_count_r_4_split\ (fanout=1)

    MacroCell: Name=\VideoController:h_count_r_5_split_3\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * 
              !\VideoController:h_count_r_9\ * !\VideoController:h_count_r_8\ * 
              !\VideoController:h_count_r_7\ * !\VideoController:h_count_r_6\ * 
              \VideoController:h_count_r_5\ * \VideoController:h_count_r_4\ * 
              !\VideoController:h_count_r_3\ * !\VideoController:h_count_r_2\ * 
              !\VideoController:h_count_r_1\ * !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_5_split_1\
        );
        Output = \VideoController:h_count_r_5_split_3\ (fanout=5)

    MacroCell: Name=\VideoController:h_count_r_5_split_2\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\VideoController:h_count_r_10\ * 
              !\VideoController:h_count_r_9\ * !\VideoController:h_count_r_8\ * 
              !\VideoController:h_count_r_7\ * \VideoController:h_count_r_6\ * 
              \VideoController:h_count_r_5\ * !\VideoController:h_count_r_4\ * 
              !\VideoController:h_count_r_3\ * !\VideoController:h_count_r_2\ * 
              !\VideoController:h_count_r_1\ * !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_5_split\
            + \VideoController:h_count_r_4\ * \VideoController:h_count_r_3\ * 
              \VideoController:h_count_r_2\ * \VideoController:h_count_r_1\ * 
              \VideoController:h_count_r_0\
        );
        Output = \VideoController:h_count_r_5_split_2\ (fanout=1)

    MacroCell: Name=\VideoController:h_count_r_5_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_state_r_1\ * !\VideoController:h_state_r_0\
        );
        Output = \VideoController:h_count_r_5_split_1\ (fanout=2)

    MacroCell: Name=\VideoController:h_count_r_5_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_state_r_1\ * \VideoController:h_state_r_0\
        );
        Output = \VideoController:h_count_r_5_split\ (fanout=2)

    MacroCell: Name=\VideoController:h_count_r_6_split_7\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * 
              !\VideoController:h_count_r_9\ * !\VideoController:h_count_r_8\ * 
              !\VideoController:h_count_r_7\ * !\VideoController:h_count_r_6\ * 
              !\VideoController:h_count_r_5\ * \VideoController:h_count_r_4\ * 
              !\VideoController:h_count_r_3\ * !\VideoController:h_count_r_2\ * 
              !\VideoController:h_count_r_1\ * !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_4_split\
        );
        Output = \VideoController:h_count_r_6_split_7\ (fanout=5)

    MacroCell: Name=\VideoController:h_count_r_6_split_5\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * 
              !\VideoController:h_count_r_9\ * !\VideoController:h_count_r_8\ * 
              !\VideoController:h_count_r_7\ * \VideoController:h_count_r_6\ * 
              \VideoController:h_count_r_5\ * !\VideoController:h_count_r_4\ * 
              !\VideoController:h_count_r_3\ * !\VideoController:h_count_r_2\ * 
              !\VideoController:h_count_r_1\ * !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_5_split\
        );
        Output = \VideoController:h_count_r_6_split_5\ (fanout=5)

    MacroCell: Name=\VideoController:h_count_r_6_split_4\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * \VideoController:h_count_r_9\ * 
              !\VideoController:h_count_r_8\ * \VideoController:h_count_r_7\ * 
              !\VideoController:h_count_r_6\ * !\VideoController:h_count_r_5\ * 
              !\VideoController:h_count_r_4\ * !\VideoController:h_count_r_3\ * 
              !\VideoController:h_count_r_2\ * !\VideoController:h_count_r_1\ * 
              !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_6_split_3\
        );
        Output = \VideoController:h_count_r_6_split_4\ (fanout=6)

    MacroCell: Name=\VideoController:h_count_r_6_split_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_state_r_1\ * \VideoController:h_state_r_0\
        );
        Output = \VideoController:h_count_r_6_split_3\ (fanout=2)

    MacroCell: Name=Net_191, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoController:h_state_r_1\ * \VideoController:h_state_r_0\
        );
        Output = Net_191 (fanout=1)

    MacroCell: Name=Net_54, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoController:v_state_r_1\ * \VideoController:v_state_r_0\
        );
        Output = Net_54 (fanout=1)

    MacroCell: Name=line_dma, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_8\ * !\VideoController:h_count_r_7\ * 
              !\VideoController:h_count_r_6\ * \VideoController:h_count_r_5\ * 
              \VideoController:h_count_r_4\ * !\VideoController:h_count_r_3\ * 
              !\VideoController:h_count_r_2\ * !\VideoController:h_count_r_1\ * 
              !\VideoController:h_count_r_0\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * line_dma_split
        );
        Output = line_dma (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_count_r_7\ * \VideoController:h_count_r_6\ * 
              \VideoController:h_count_r_5\ * \VideoController:h_count_r_4\ * 
              \VideoController:h_count_r_3\ * \VideoController:h_count_r_2\ * 
              \VideoController:h_count_r_1\ * \VideoController:h_count_r_0\
        );
        Output = \VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=3)

    MacroCell: Name=\VideoController:MODULE_1:g2:a0:s_7\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\VideoController:h_count_r_7\ * \VideoController:h_count_r_6\ * 
              \VideoController:h_count_r_5\ * \VideoController:h_count_r_4\ * 
              \VideoController:h_count_r_3\ * \VideoController:h_count_r_2\ * 
              \VideoController:h_count_r_1\ * \VideoController:h_count_r_0\
            + \VideoController:h_count_r_7\ * !\VideoController:h_count_r_6\
            + \VideoController:h_count_r_7\ * !\VideoController:h_count_r_5\
            + \VideoController:h_count_r_7\ * !\VideoController:h_count_r_4\
            + \VideoController:h_count_r_7\ * !\VideoController:h_count_r_3\
            + \VideoController:h_count_r_7\ * !\VideoController:h_count_r_2\
            + \VideoController:h_count_r_7\ * !\VideoController:h_count_r_1\
            + \VideoController:h_count_r_7\ * !\VideoController:h_count_r_0\
        );
        Output = \VideoController:MODULE_1:g2:a0:s_7\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\VideoController:MODULE_1:g2:a0:s_6\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\VideoController:h_count_r_6\ * \VideoController:h_count_r_5\ * 
              \VideoController:h_count_r_4\ * \VideoController:h_count_r_3\ * 
              \VideoController:h_count_r_2\ * \VideoController:h_count_r_1\ * 
              \VideoController:h_count_r_0\
            + \VideoController:h_count_r_6\ * !\VideoController:h_count_r_5\
            + \VideoController:h_count_r_6\ * !\VideoController:h_count_r_4\
            + \VideoController:h_count_r_6\ * !\VideoController:h_count_r_3\
            + \VideoController:h_count_r_6\ * !\VideoController:h_count_r_2\
            + \VideoController:h_count_r_6\ * !\VideoController:h_count_r_1\
            + \VideoController:h_count_r_6\ * !\VideoController:h_count_r_0\
        );
        Output = \VideoController:MODULE_1:g2:a0:s_6\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              VGA_LineCnt_7 * VGA_LineCnt_6 * VGA_LineCnt_5 * VGA_LineCnt_4 * 
              VGA_LineCnt_3 * VGA_LineCnt_2 * VGA_LineCnt_1 * VGA_LineCnt_0
        );
        Output = \VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=2)

    MacroCell: Name=\VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:v_count_r_7\ * \VideoController:v_count_r_6\ * 
              \VideoController:v_count_r_5\ * \VideoController:v_count_r_4\ * 
              \VideoController:v_count_r_3\ * \VideoController:v_count_r_2\ * 
              \VideoController:v_count_r_1\ * \VideoController:v_count_r_0\
        );
        Output = \VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=2)

    MacroCell: Name=\VideoController:MODULE_3:g2:a0:s_7\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\VideoController:v_count_r_7\ * \VideoController:v_count_r_6\ * 
              \VideoController:v_count_r_5\ * \VideoController:v_count_r_4\ * 
              \VideoController:v_count_r_3\ * \VideoController:v_count_r_2\ * 
              \VideoController:v_count_r_1\ * \VideoController:v_count_r_0\
            + \VideoController:v_count_r_7\ * !\VideoController:v_count_r_6\
            + \VideoController:v_count_r_7\ * !\VideoController:v_count_r_5\
            + \VideoController:v_count_r_7\ * !\VideoController:v_count_r_4\
            + \VideoController:v_count_r_7\ * !\VideoController:v_count_r_3\
            + \VideoController:v_count_r_7\ * !\VideoController:v_count_r_2\
            + \VideoController:v_count_r_7\ * !\VideoController:v_count_r_1\
            + \VideoController:v_count_r_7\ * !\VideoController:v_count_r_0\
        );
        Output = \VideoController:MODULE_3:g2:a0:s_7\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\VideoController:MODULE_3:g2:a0:s_6\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\VideoController:v_count_r_6\ * \VideoController:v_count_r_5\ * 
              \VideoController:v_count_r_4\ * \VideoController:v_count_r_3\ * 
              \VideoController:v_count_r_2\ * \VideoController:v_count_r_1\ * 
              \VideoController:v_count_r_0\
            + \VideoController:v_count_r_6\ * !\VideoController:v_count_r_5\
            + \VideoController:v_count_r_6\ * !\VideoController:v_count_r_4\
            + \VideoController:v_count_r_6\ * !\VideoController:v_count_r_3\
            + \VideoController:v_count_r_6\ * !\VideoController:v_count_r_2\
            + \VideoController:v_count_r_6\ * !\VideoController:v_count_r_1\
            + \VideoController:v_count_r_6\ * !\VideoController:v_count_r_0\
        );
        Output = \VideoController:MODULE_3:g2:a0:s_6\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=line_dma_split, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_state_r_1\ * !\VideoController:h_state_r_0\ * 
              !\VideoController:h_count_r_10\ * 
              !\VideoController:h_count_r_9\
        );
        Output = line_dma_split (fanout=1)

    MacroCell: Name=Net_282, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !Net_282 * \CharClock:not_last_reset\ * !\CharClock:count_1\
            + !Net_282 * \CharClock:not_last_reset\ * !\CharClock:count_0\
            + \CharClock:not_last_reset\ * !\CharClock:count_2\ * 
              \CharClock:count_1\ * \CharClock:count_0\
        );
        Output = Net_282 (fanout=9)

    MacroCell: Name=VGA_D_reg_7, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: PosEdge(Net_282)
        Main Equation            : 1 pterm
        (
              Net_283_7
        );
        Output = VGA_D_reg_7 (fanout=1)

    MacroCell: Name=VGA_D_reg_6, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: PosEdge(Net_282)
        Main Equation            : 1 pterm
        (
              Net_283_6
        );
        Output = VGA_D_reg_6 (fanout=1)

    MacroCell: Name=VGA_D_reg_5, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: PosEdge(Net_282)
        Main Equation            : 1 pterm
        (
              Net_283_5
        );
        Output = VGA_D_reg_5 (fanout=1)

    MacroCell: Name=VGA_D_reg_4, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: PosEdge(Net_282)
        Main Equation            : 1 pterm
        (
              Net_283_4
        );
        Output = VGA_D_reg_4 (fanout=1)

    MacroCell: Name=VGA_D_reg_3, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: PosEdge(Net_282)
        Main Equation            : 1 pterm
        (
              Net_283_3
        );
        Output = VGA_D_reg_3 (fanout=1)

    MacroCell: Name=VGA_D_reg_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: PosEdge(Net_282)
        Main Equation            : 1 pterm
        (
              Net_283_2
        );
        Output = VGA_D_reg_2 (fanout=1)

    MacroCell: Name=VGA_D_reg_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: PosEdge(Net_282)
        Main Equation            : 1 pterm
        (
              Net_283_1
        );
        Output = VGA_D_reg_1 (fanout=1)

    MacroCell: Name=VGA_D_reg_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: PosEdge(Net_282)
        Main Equation            : 1 pterm
        (
              Net_283_0
        );
        Output = VGA_D_reg_0 (fanout=1)

    MacroCell: Name=\VideoController:h_state_r_1\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoController:h_count_r_6_split_4\ * 
              !\VideoController:h_count_r_6_split_5\
        );
        Output = \VideoController:h_state_r_1\ (fanout=9)

    MacroCell: Name=\VideoController:h_state_r_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoController:h_count_r_6_split_4\ * 
              !\VideoController:h_count_r_6_split_5\ * 
              !\VideoController:h_count_r_6_split_7\ * 
              !\VideoController:h_count_r_5_split_3\
        );
        Output = \VideoController:h_state_r_0\ (fanout=9)

    MacroCell: Name=\VideoController:h_count_r_10\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_count_r_9\ * \VideoController:h_count_r_8\ * 
              \VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \VideoController:h_count_r_10\ (fanout=8)

    MacroCell: Name=\VideoController:h_count_r_9\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \VideoController:h_count_r_8\ * 
              \VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
            + \VideoController:h_count_r_6_split_4\
        );
        Output = \VideoController:h_count_r_9\ (fanout=9)

    MacroCell: Name=\VideoController:h_count_r_8\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ * 
              !\VideoController:h_count_r_6_split_4\ * 
              !\VideoController:h_count_r_6_split_5\ * 
              !\VideoController:h_count_r_6_split_7\ * 
              !\VideoController:h_count_r_5_split_3\
        );
        Output = \VideoController:h_count_r_8\ (fanout=10)

    MacroCell: Name=\VideoController:h_count_r_7\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:MODULE_1:g2:a0:s_7\ * 
              !\VideoController:h_count_r_6_split_4\ * 
              !\VideoController:h_count_r_6_split_5\ * 
              !\VideoController:h_count_r_6_split_7\ * 
              !\VideoController:h_count_r_5_split_3\
        );
        Output = \VideoController:h_count_r_7\ (fanout=10)

    MacroCell: Name=\VideoController:h_count_r_6\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:MODULE_1:g2:a0:s_6\ * 
              !\VideoController:h_count_r_6_split_4\ * 
              !\VideoController:h_count_r_6_split_5\ * 
              !\VideoController:h_count_r_6_split_7\ * 
              !\VideoController:h_count_r_5_split_3\
        );
        Output = \VideoController:h_count_r_6\ (fanout=11)

    MacroCell: Name=\VideoController:h_count_r_5\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoController:h_count_r_5_split_2\ * 
              !\VideoController:h_count_r_5_split_3\
        );
        Output = \VideoController:h_count_r_5\ (fanout=11)

    MacroCell: Name=\VideoController:h_count_r_4\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoController:h_count_r_6_split_7\ * 
              !\VideoController:h_count_r_4_split_2\
        );
        Output = \VideoController:h_count_r_4\ (fanout=11)

    MacroCell: Name=\VideoController:h_count_r_3\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_count_r_2\ * \VideoController:h_count_r_1\ * 
              \VideoController:h_count_r_0\
        );
        Output = \VideoController:h_count_r_3\ (fanout=11)

    MacroCell: Name=\VideoController:h_count_r_2\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_count_r_1\ * \VideoController:h_count_r_0\
        );
        Output = \VideoController:h_count_r_2\ (fanout=12)

    MacroCell: Name=\VideoController:h_count_r_1\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_count_r_0\
        );
        Output = \VideoController:h_count_r_1\ (fanout=13)

    MacroCell: Name=\VideoController:h_count_r_0\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \VideoController:h_count_r_0\ (fanout=14)

    MacroCell: Name=\VideoController:newline_r\, Mode=(D-Register)
        Total # of inputs        : 12
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * \VideoController:h_count_r_9\ * 
              !\VideoController:h_count_r_8\ * \VideoController:h_count_r_7\ * 
              !\VideoController:h_count_r_6\ * !\VideoController:h_count_r_5\ * 
              !\VideoController:h_count_r_4\ * !\VideoController:h_count_r_3\ * 
              !\VideoController:h_count_r_2\ * !\VideoController:h_count_r_1\ * 
              !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_6_split_3\
        );
        Output = \VideoController:newline_r\ (fanout=24)

    MacroCell: Name=\VideoController:v_state_r_1\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoController:v_state_r_1_split_2\ * 
              !\VideoController:v_state_r_1_split_3\
        );
        Output = \VideoController:v_state_r_1\ (fanout=24)

    MacroCell: Name=\VideoController:v_state_r_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoController:v_state_r_1_split_2\ * 
              !\VideoController:v_state_r_1_split_3\ * 
              !\VideoController:v_state_r_0_split_6\ * 
              !\VideoController:v_state_r_0_split_7\
        );
        Output = \VideoController:v_state_r_0\ (fanout=26)

    MacroCell: Name=\VideoController:v_count_r_9\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:newline_r\ * \VideoController:v_count_r_8\ * 
              !\VideoController:v_count_r_9_split\
        );
        Output = \VideoController:v_count_r_9\ (fanout=11)

    MacroCell: Name=\VideoController:v_count_r_8\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\VideoController:newline_r\ * \VideoController:v_count_r_8\ * 
              !\VideoController:v_state_r_1_split_2\ * 
              !\VideoController:v_count_r_8_split_2\
            + \VideoController:newline_r\ * !\VideoController:v_count_r_8\ * 
              \VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ * 
              !\VideoController:v_state_r_1_split_2\ * 
              !\VideoController:v_count_r_8_split_2\
            + \VideoController:v_count_r_8\ * 
              !\VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ * 
              !\VideoController:v_state_r_1_split_2\ * 
              !\VideoController:v_count_r_8_split_2\
        );
        Output = \VideoController:v_count_r_8\ (fanout=12)

    MacroCell: Name=\VideoController:v_count_r_7\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\VideoController:newline_r\ * \VideoController:v_count_r_7\ * 
              !\VideoController:v_state_r_1_split_2\ * 
              !\VideoController:v_count_r_8_split_2\
            + \VideoController:newline_r\ * 
              \VideoController:MODULE_3:g2:a0:s_7\ * 
              !\VideoController:v_state_r_1_split_2\ * 
              !\VideoController:v_count_r_8_split_2\
        );
        Output = \VideoController:v_count_r_7\ (fanout=14)

    MacroCell: Name=\VideoController:v_count_r_6\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\VideoController:newline_r\ * \VideoController:v_count_r_6\ * 
              !\VideoController:v_state_r_1_split_2\ * 
              !\VideoController:v_count_r_8_split_2\
            + \VideoController:newline_r\ * 
              \VideoController:MODULE_3:g2:a0:s_6\ * 
              !\VideoController:v_state_r_1_split_2\ * 
              !\VideoController:v_count_r_8_split_2\
        );
        Output = \VideoController:v_count_r_6\ (fanout=15)

    MacroCell: Name=\VideoController:v_count_r_5\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoController:v_count_r_5_split_2\ * 
              !\VideoController:v_count_r_5_split_3\
        );
        Output = \VideoController:v_count_r_5\ (fanout=14)

    MacroCell: Name=\VideoController:v_count_r_4\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:newline_r\ * \VideoController:v_count_r_3\ * 
              \VideoController:v_count_r_2\ * \VideoController:v_count_r_1\ * 
              \VideoController:v_count_r_0\
        );
        Output = \VideoController:v_count_r_4\ (fanout=14)

    MacroCell: Name=\VideoController:v_count_r_3\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \VideoController:newline_r\ * !\VideoController:v_count_r_9\ * 
              !\VideoController:v_count_r_8\ * !\VideoController:v_count_r_7\ * 
              !\VideoController:v_count_r_6\ * !\VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * \VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * \VideoController:v_count_r_1\ * 
              !\VideoController:v_count_r_0\ * 
              \VideoController:v_count_r_3_split\
            + \VideoController:newline_r\ * \VideoController:v_count_r_2\ * 
              \VideoController:v_count_r_1\ * \VideoController:v_count_r_0\
        );
        Output = \VideoController:v_count_r_3\ (fanout=15)

    MacroCell: Name=\VideoController:v_count_r_2\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:newline_r\ * \VideoController:v_count_r_1\ * 
              \VideoController:v_count_r_0\
        );
        Output = \VideoController:v_count_r_2\ (fanout=15)

    MacroCell: Name=\VideoController:v_count_r_1\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \VideoController:newline_r\ * \VideoController:v_count_r_1\ * 
              \VideoController:v_count_r_0\
            + !\VideoController:v_count_r_1\ * !\VideoController:v_count_r_0\
            + \VideoController:v_count_r_1_split\
        );
        Output = \VideoController:v_count_r_1\ (fanout=17)

    MacroCell: Name=\VideoController:v_count_r_0\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:newline_r\ * 
              !\VideoController:v_count_r_0_split\
        );
        Output = \VideoController:v_count_r_0\ (fanout=16)

    MacroCell: Name=VGA_LineCnt_9, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              VGA_LineCnt_9 * \VideoController:newline_r\ * 
              !\VideoController:v_state_r_1\
            + VGA_LineCnt_9 * \VideoController:newline_r\ * 
              !\VideoController:v_state_r_0\
            + VGA_LineCnt_8 * \VideoController:newline_r\ * 
              \VideoController:v_state_r_1\ * \VideoController:v_state_r_0\ * 
              \VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = VGA_LineCnt_9 (fanout=2)

    MacroCell: Name=VGA_LineCnt_8, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !VGA_LineCnt_8 * \VideoController:newline_r\ * 
              \VideoController:v_state_r_1\ * \VideoController:v_state_r_0\ * 
              \VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
            + VGA_LineCnt_8 * !\VideoController:newline_r\
            + VGA_LineCnt_8 * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * 
              !\VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = VGA_LineCnt_8 (fanout=3)

    MacroCell: Name=VGA_LineCnt_7, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \VideoController:newline_r\ * !\VideoController:v_state_r_1\ * 
              VGA_LineCnt_7
            + \VideoController:newline_r\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * VGA_LineCnt_6 * VGA_LineCnt_5 * 
              VGA_LineCnt_4 * VGA_LineCnt_3 * VGA_LineCnt_2 * VGA_LineCnt_1 * 
              VGA_LineCnt_0
            + \VideoController:newline_r\ * !\VideoController:v_state_r_0\ * 
              VGA_LineCnt_7
        );
        Output = VGA_LineCnt_7 (fanout=3)

    MacroCell: Name=VGA_LineCnt_6, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \VideoController:newline_r\ * !\VideoController:v_state_r_1\ * 
              VGA_LineCnt_6
            + \VideoController:newline_r\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * VGA_LineCnt_5 * VGA_LineCnt_4 * 
              VGA_LineCnt_3 * VGA_LineCnt_2 * VGA_LineCnt_1 * VGA_LineCnt_0
            + \VideoController:newline_r\ * !\VideoController:v_state_r_0\ * 
              VGA_LineCnt_6
        );
        Output = VGA_LineCnt_6 (fanout=4)

    MacroCell: Name=VGA_LineCnt_5, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \VideoController:newline_r\ * !\VideoController:v_state_r_1\ * 
              VGA_LineCnt_5
            + \VideoController:newline_r\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * VGA_LineCnt_4 * VGA_LineCnt_3 * 
              VGA_LineCnt_2 * VGA_LineCnt_1 * VGA_LineCnt_0
            + \VideoController:newline_r\ * !\VideoController:v_state_r_0\ * 
              VGA_LineCnt_5
        );
        Output = VGA_LineCnt_5 (fanout=5)

    MacroCell: Name=VGA_LineCnt_4, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \VideoController:newline_r\ * !\VideoController:v_state_r_1\ * 
              VGA_LineCnt_4
            + \VideoController:newline_r\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * VGA_LineCnt_3 * VGA_LineCnt_2 * 
              VGA_LineCnt_1 * VGA_LineCnt_0
            + \VideoController:newline_r\ * !\VideoController:v_state_r_0\ * 
              VGA_LineCnt_4
        );
        Output = VGA_LineCnt_4 (fanout=6)

    MacroCell: Name=VGA_LineCnt_3, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \VideoController:newline_r\ * !\VideoController:v_state_r_1\ * 
              VGA_LineCnt_3
            + \VideoController:newline_r\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * VGA_LineCnt_2 * VGA_LineCnt_1 * 
              VGA_LineCnt_0
            + \VideoController:newline_r\ * !\VideoController:v_state_r_0\ * 
              VGA_LineCnt_3
        );
        Output = VGA_LineCnt_3 (fanout=7)

    MacroCell: Name=VGA_LineCnt_2, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \VideoController:newline_r\ * !\VideoController:v_state_r_1\ * 
              VGA_LineCnt_2
            + \VideoController:newline_r\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * VGA_LineCnt_1 * VGA_LineCnt_0
            + \VideoController:newline_r\ * !\VideoController:v_state_r_0\ * 
              VGA_LineCnt_2
        );
        Output = VGA_LineCnt_2 (fanout=8)

    MacroCell: Name=VGA_LineCnt_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\VideoController:newline_r\ * VGA_LineCnt_1
            + \VideoController:newline_r\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * !VGA_LineCnt_1 * VGA_LineCnt_0
            + \VideoController:v_state_r_1\ * \VideoController:v_state_r_0\ * 
              VGA_LineCnt_1 * !VGA_LineCnt_0
        );
        Output = VGA_LineCnt_1 (fanout=9)

    MacroCell: Name=VGA_LineCnt_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\VideoController:newline_r\ * VGA_LineCnt_0
            + \VideoController:newline_r\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * !VGA_LineCnt_0
        );
        Output = VGA_LineCnt_0 (fanout=10)

    MacroCell: Name=\CharClock:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \CharClock:not_last_reset\ (fanout=4)

    MacroCell: Name=\CharClock:count_2\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CharClock:not_last_reset\ * \CharClock:count_1\ * 
              \CharClock:count_0\
        );
        Output = \CharClock:count_2\ (fanout=1)

    MacroCell: Name=\CharClock:count_1\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CharClock:not_last_reset\ * \CharClock:count_0\
        );
        Output = \CharClock:count_1\ (fanout=2)

    MacroCell: Name=\CharClock:count_0\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CharClock:not_last_reset\
        );
        Output = \CharClock:count_0\ (fanout=3)

    MacroCell: Name=Net_304_2, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !line_dma * Net_304_1 * Net_304_0
            + line_dma * Net_304_2
        );
        Output = Net_304_2 (fanout=3)

    MacroCell: Name=Net_304_1, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !line_dma * !Net_304_1 * Net_304_0
            + !line_dma * Net_304_1 * !Net_304_0
        );
        Output = Net_304_1 (fanout=4)

    MacroCell: Name=Net_304_0, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !line_dma * !Net_304_0
        );
        Output = Net_304_0 (fanout=5)

    MacroCell: Name=\VideoController:h_count_r_4_split_2\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\VideoController:h_count_r_10\ * 
              !\VideoController:h_count_r_9\ * !\VideoController:h_count_r_8\ * 
              !\VideoController:h_count_r_7\ * !\VideoController:h_count_r_6\ * 
              \VideoController:h_count_r_5\ * \VideoController:h_count_r_4\ * 
              !\VideoController:h_count_r_3\ * !\VideoController:h_count_r_2\ * 
              !\VideoController:h_count_r_1\ * !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_5_split_1\
            + \VideoController:h_count_r_3\ * \VideoController:h_count_r_2\ * 
              \VideoController:h_count_r_1\ * \VideoController:h_count_r_0\
        );
        Output = \VideoController:h_count_r_4_split_2\ (fanout=1)

    MacroCell: Name=\VideoController:v_state_r_1_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:newline_r\ * !\VideoController:v_state_r_1\
        );
        Output = \VideoController:v_state_r_1_split\ (fanout=2)

    MacroCell: Name=\VideoController:v_state_r_1_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:newline_r\ * \VideoController:v_state_r_1\
        );
        Output = \VideoController:v_state_r_1_split_1\ (fanout=2)

    MacroCell: Name=\VideoController:v_state_r_1_split_2\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:v_state_r_0\ * !\VideoController:v_count_r_9\ * 
              \VideoController:v_count_r_8\ * \VideoController:v_count_r_7\ * 
              \VideoController:v_count_r_6\ * \VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * !\VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * !\VideoController:v_count_r_1\ * 
              !\VideoController:v_count_r_0\ * 
              \VideoController:v_state_r_1_split_1\
        );
        Output = \VideoController:v_state_r_1_split_2\ (fanout=5)

    MacroCell: Name=\VideoController:v_state_r_1_split_3\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:v_state_r_0\ * !\VideoController:v_count_r_9\ * 
              !\VideoController:v_count_r_8\ * !\VideoController:v_count_r_7\ * 
              !\VideoController:v_count_r_6\ * !\VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * !\VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * \VideoController:v_count_r_1\ * 
              !\VideoController:v_count_r_0\ * 
              \VideoController:v_state_r_1_split\
        );
        Output = \VideoController:v_state_r_1_split_3\ (fanout=2)

    MacroCell: Name=\VideoController:v_state_r_0_split_6\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:v_state_r_0\ * !\VideoController:v_count_r_9\ * 
              !\VideoController:v_count_r_8\ * !\VideoController:v_count_r_7\ * 
              !\VideoController:v_count_r_6\ * \VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * !\VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * !\VideoController:v_count_r_1\ * 
              \VideoController:v_count_r_0\ * 
              \VideoController:v_state_r_1_split_1\
        );
        Output = \VideoController:v_state_r_0_split_6\ (fanout=1)

    MacroCell: Name=\VideoController:v_state_r_0_split_7\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:v_state_r_0\ * !\VideoController:v_count_r_9\ * 
              !\VideoController:v_count_r_8\ * !\VideoController:v_count_r_7\ * 
              !\VideoController:v_count_r_6\ * !\VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * \VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * \VideoController:v_count_r_1\ * 
              !\VideoController:v_count_r_0\ * 
              \VideoController:v_state_r_1_split\
        );
        Output = \VideoController:v_state_r_0_split_7\ (fanout=1)

    MacroCell: Name=\VideoController:v_count_r_9_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \VideoController:v_state_r_1\ * \VideoController:v_state_r_0\ * 
              !\VideoController:v_count_r_9\ * \VideoController:v_count_r_7\ * 
              \VideoController:v_count_r_6\ * \VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * !\VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * !\VideoController:v_count_r_1\ * 
              !\VideoController:v_count_r_0\
            + !\VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \VideoController:v_count_r_9_split\ (fanout=1)

    MacroCell: Name=\VideoController:v_count_r_8_split_2\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\VideoController:v_state_r_1\ * !\VideoController:v_state_r_0\ * 
              !\VideoController:v_count_r_9\ * !\VideoController:v_count_r_8\ * 
              !\VideoController:v_count_r_7\ * !\VideoController:v_count_r_6\ * 
              !\VideoController:v_count_r_5\ * !\VideoController:v_count_r_4\ * 
              \VideoController:v_count_r_3\ * !\VideoController:v_count_r_2\ * 
              \VideoController:v_count_r_1\ * !\VideoController:v_count_r_0\
            + !\VideoController:v_state_r_1\ * \VideoController:v_state_r_0\ * 
              !\VideoController:v_count_r_9\ * !\VideoController:v_count_r_8\ * 
              !\VideoController:v_count_r_7\ * !\VideoController:v_count_r_6\ * 
              !\VideoController:v_count_r_5\ * !\VideoController:v_count_r_4\ * 
              !\VideoController:v_count_r_3\ * !\VideoController:v_count_r_2\ * 
              \VideoController:v_count_r_1\ * !\VideoController:v_count_r_0\
            + \VideoController:v_state_r_1\ * !\VideoController:v_state_r_0\ * 
              !\VideoController:v_count_r_9\ * !\VideoController:v_count_r_8\ * 
              !\VideoController:v_count_r_7\ * !\VideoController:v_count_r_6\ * 
              \VideoController:v_count_r_5\ * !\VideoController:v_count_r_4\ * 
              !\VideoController:v_count_r_3\ * !\VideoController:v_count_r_2\ * 
              !\VideoController:v_count_r_1\ * \VideoController:v_count_r_0\
        );
        Output = \VideoController:v_count_r_8_split_2\ (fanout=3)

    MacroCell: Name=\VideoController:v_count_r_5_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:v_state_r_1\ * !\VideoController:v_state_r_0\
        );
        Output = \VideoController:v_count_r_5_split\ (fanout=1)

    MacroCell: Name=\VideoController:v_count_r_5_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:v_state_r_1\ * \VideoController:v_state_r_0\
        );
        Output = \VideoController:v_count_r_5_split_1\ (fanout=1)

    MacroCell: Name=\VideoController:v_count_r_5_split_2\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \VideoController:newline_r\ * !\VideoController:v_count_r_9\ * 
              \VideoController:v_count_r_8\ * \VideoController:v_count_r_7\ * 
              \VideoController:v_count_r_6\ * \VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * !\VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * !\VideoController:v_count_r_1\ * 
              !\VideoController:v_count_r_0\ * 
              \VideoController:v_count_r_5_split_1\
            + \VideoController:newline_r\ * \VideoController:v_count_r_4\ * 
              \VideoController:v_count_r_3\ * \VideoController:v_count_r_2\ * 
              \VideoController:v_count_r_1\ * \VideoController:v_count_r_0\
        );
        Output = \VideoController:v_count_r_5_split_2\ (fanout=1)

    MacroCell: Name=\VideoController:v_count_r_5_split_3\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:newline_r\ * !\VideoController:v_count_r_9\ * 
              !\VideoController:v_count_r_8\ * !\VideoController:v_count_r_7\ * 
              !\VideoController:v_count_r_6\ * \VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * !\VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * !\VideoController:v_count_r_1\ * 
              \VideoController:v_count_r_0\ * 
              \VideoController:v_count_r_5_split\
        );
        Output = \VideoController:v_count_r_5_split_3\ (fanout=1)

    MacroCell: Name=\VideoController:v_count_r_3_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:v_state_r_1\ * !\VideoController:v_state_r_0\
        );
        Output = \VideoController:v_count_r_3_split\ (fanout=1)

    MacroCell: Name=\VideoController:v_count_r_1_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\VideoController:newline_r\ * !\VideoController:v_count_r_1\
            + \VideoController:newline_r\ * !\VideoController:v_state_r_1\ * 
              !\VideoController:v_state_r_0\ * !\VideoController:v_count_r_9\ * 
              !\VideoController:v_count_r_8\ * !\VideoController:v_count_r_7\ * 
              !\VideoController:v_count_r_6\ * !\VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * \VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * \VideoController:v_count_r_1\
            + \VideoController:newline_r\ * !\VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * !\VideoController:v_count_r_9\ * 
              !\VideoController:v_count_r_8\ * !\VideoController:v_count_r_7\ * 
              !\VideoController:v_count_r_6\ * !\VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * !\VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * \VideoController:v_count_r_1\
            + \VideoController:v_state_r_1\ * !\VideoController:v_state_r_0\ * 
              !\VideoController:v_count_r_9\ * !\VideoController:v_count_r_8\ * 
              !\VideoController:v_count_r_7\ * !\VideoController:v_count_r_6\ * 
              \VideoController:v_count_r_5\ * !\VideoController:v_count_r_4\ * 
              !\VideoController:v_count_r_3\ * !\VideoController:v_count_r_2\ * 
              !\VideoController:v_count_r_1\
        );
        Output = \VideoController:v_count_r_1_split\ (fanout=1)

    MacroCell: Name=\VideoController:v_count_r_0_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:v_state_r_1\ * !\VideoController:v_state_r_0\ * 
              !\VideoController:v_count_r_9\ * !\VideoController:v_count_r_8\ * 
              !\VideoController:v_count_r_7\ * !\VideoController:v_count_r_6\ * 
              \VideoController:v_count_r_5\ * !\VideoController:v_count_r_4\ * 
              !\VideoController:v_count_r_3\ * !\VideoController:v_count_r_2\ * 
              !\VideoController:v_count_r_1\ * \VideoController:v_count_r_0\
        );
        Output = \VideoController:v_count_r_0_split\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\LineCount_Hi:sts:sts_reg\
        PORT MAP (
            status_1 => VGA_LineCnt_9 ,
            status_0 => VGA_LineCnt_8 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\LineCount_Lo:sts:sts_reg\
        PORT MAP (
            status_7 => VGA_LineCnt_7 ,
            status_6 => VGA_LineCnt_6 ,
            status_5 => VGA_LineCnt_5 ,
            status_4 => VGA_LineCnt_4 ,
            status_3 => VGA_LineCnt_3 ,
            status_2 => VGA_LineCnt_2 ,
            status_1 => VGA_LineCnt_1 ,
            status_0 => VGA_LineCnt_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\VGA_D_out:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_283_7 ,
            control_6 => Net_283_6 ,
            control_5 => Net_283_5 ,
            control_4 => Net_283_4 ,
            control_3 => Net_283_3 ,
            control_2 => Net_283_2 ,
            control_1 => Net_283_1 ,
            control_0 => Net_283_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =DMA_Line
        PORT MAP (
            dmareq => line_dma ,
            termin => Net_334 ,
            termout => Net_186 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =DMA_Frame
        PORT MAP (
            dmareq => Net_334 ,
            termin => Net_334 ,
            termout => Net_338 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =DMA_Line_Int
        PORT MAP (
            interrupt => Net_186 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =DMA_Frame_Int
        PORT MAP (
            interrupt => Net_338 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   16 :   32 :   48 : 33.33 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    2 :   22 :   24 :  8.33 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   91 :  101 :  192 : 47.40 %
  Unique P-terms              :  156 :  228 :  384 : 40.63 %
  Total P-terms               :  162 :      :      :        
  Datapath Cells              :    0 :   24 :   24 :  0.00 %
  Status Cells                :    2 :   22 :   24 :  8.33 %
    Status Registers          :    2 :      :      :        
  Control Cells               :    1 :   23 :   24 :  4.17 %
    Control Registers         :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.200ms
Tech Mapping phase: Elapsed time ==> 0s.266ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_3@[IOP=(15)][IoId=(3)] : SyncH(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : SyncV(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : VGA_B_out(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : VGA_B_out(1) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : VGA_B_out(2) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : VGA_G_out(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : VGA_G_out(1) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : VGA_G_out(2) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : VGA_R_out(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : VGA_R_out(1) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : VGA_R_out(2) (fixed)
Analog Placement phase: Elapsed time ==> 0s.016ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.010ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.0 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   32 :   16 :   48 :  66.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            9.34
                   Pterms :            4.94
               Macrocells :            2.84
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.037ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         16 :      14.81 :       5.69
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=VGA_LineCnt_3, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \VideoController:newline_r\ * !\VideoController:v_state_r_1\ * 
              VGA_LineCnt_3
            + \VideoController:newline_r\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * VGA_LineCnt_2 * VGA_LineCnt_1 * 
              VGA_LineCnt_0
            + \VideoController:newline_r\ * !\VideoController:v_state_r_0\ * 
              VGA_LineCnt_3
        );
        Output = VGA_LineCnt_3 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=VGA_LineCnt_9, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              VGA_LineCnt_9 * \VideoController:newline_r\ * 
              !\VideoController:v_state_r_1\
            + VGA_LineCnt_9 * \VideoController:newline_r\ * 
              !\VideoController:v_state_r_0\
            + VGA_LineCnt_8 * \VideoController:newline_r\ * 
              \VideoController:v_state_r_1\ * \VideoController:v_state_r_0\ * 
              \VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = VGA_LineCnt_9 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=VGA_LineCnt_0, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\VideoController:newline_r\ * VGA_LineCnt_0
            + \VideoController:newline_r\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * !VGA_LineCnt_0
        );
        Output = VGA_LineCnt_0 (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=VGA_LineCnt_5, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \VideoController:newline_r\ * !\VideoController:v_state_r_1\ * 
              VGA_LineCnt_5
            + \VideoController:newline_r\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * VGA_LineCnt_4 * VGA_LineCnt_3 * 
              VGA_LineCnt_2 * VGA_LineCnt_1 * VGA_LineCnt_0
            + \VideoController:newline_r\ * !\VideoController:v_state_r_0\ * 
              VGA_LineCnt_5
        );
        Output = VGA_LineCnt_5 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=VGA_LineCnt_4, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \VideoController:newline_r\ * !\VideoController:v_state_r_1\ * 
              VGA_LineCnt_4
            + \VideoController:newline_r\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * VGA_LineCnt_3 * VGA_LineCnt_2 * 
              VGA_LineCnt_1 * VGA_LineCnt_0
            + \VideoController:newline_r\ * !\VideoController:v_state_r_0\ * 
              VGA_LineCnt_4
        );
        Output = VGA_LineCnt_4 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\CharClock:count_0\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CharClock:not_last_reset\
        );
        Output = \CharClock:count_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\VideoController:v_count_r_0\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:newline_r\ * 
              !\VideoController:v_count_r_0_split\
        );
        Output = \VideoController:v_count_r_0\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\CharClock:count_1\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CharClock:not_last_reset\ * \CharClock:count_0\
        );
        Output = \CharClock:count_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CharClock:count_2\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CharClock:not_last_reset\ * \CharClock:count_1\ * 
              \CharClock:count_0\
        );
        Output = \CharClock:count_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_282, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !Net_282 * \CharClock:not_last_reset\ * !\CharClock:count_1\
            + !Net_282 * \CharClock:not_last_reset\ * !\CharClock:count_0\
            + \CharClock:not_last_reset\ * !\CharClock:count_2\ * 
              \CharClock:count_1\ * \CharClock:count_0\
        );
        Output = Net_282 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\CharClock:not_last_reset\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \CharClock:not_last_reset\ (fanout=4)
        Properties               : 
        {
        }
}

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=12, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\VideoController:v_count_r_0_split\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:v_state_r_1\ * !\VideoController:v_state_r_0\ * 
              !\VideoController:v_count_r_9\ * !\VideoController:v_count_r_8\ * 
              !\VideoController:v_count_r_7\ * !\VideoController:v_count_r_6\ * 
              \VideoController:v_count_r_5\ * !\VideoController:v_count_r_4\ * 
              !\VideoController:v_count_r_3\ * !\VideoController:v_count_r_2\ * 
              !\VideoController:v_count_r_1\ * \VideoController:v_count_r_0\
        );
        Output = \VideoController:v_count_r_0_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\VideoController:v_count_r_8_split_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\VideoController:v_state_r_1\ * !\VideoController:v_state_r_0\ * 
              !\VideoController:v_count_r_9\ * !\VideoController:v_count_r_8\ * 
              !\VideoController:v_count_r_7\ * !\VideoController:v_count_r_6\ * 
              !\VideoController:v_count_r_5\ * !\VideoController:v_count_r_4\ * 
              \VideoController:v_count_r_3\ * !\VideoController:v_count_r_2\ * 
              \VideoController:v_count_r_1\ * !\VideoController:v_count_r_0\
            + !\VideoController:v_state_r_1\ * \VideoController:v_state_r_0\ * 
              !\VideoController:v_count_r_9\ * !\VideoController:v_count_r_8\ * 
              !\VideoController:v_count_r_7\ * !\VideoController:v_count_r_6\ * 
              !\VideoController:v_count_r_5\ * !\VideoController:v_count_r_4\ * 
              !\VideoController:v_count_r_3\ * !\VideoController:v_count_r_2\ * 
              \VideoController:v_count_r_1\ * !\VideoController:v_count_r_0\
            + \VideoController:v_state_r_1\ * !\VideoController:v_state_r_0\ * 
              !\VideoController:v_count_r_9\ * !\VideoController:v_count_r_8\ * 
              !\VideoController:v_count_r_7\ * !\VideoController:v_count_r_6\ * 
              \VideoController:v_count_r_5\ * !\VideoController:v_count_r_4\ * 
              !\VideoController:v_count_r_3\ * !\VideoController:v_count_r_2\ * 
              !\VideoController:v_count_r_1\ * \VideoController:v_count_r_0\
        );
        Output = \VideoController:v_count_r_8_split_2\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\VideoController:v_count_r_5_split_1\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:v_state_r_1\ * \VideoController:v_state_r_0\
        );
        Output = \VideoController:v_count_r_5_split_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=12, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\VideoController:v_count_r_5_split_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \VideoController:newline_r\ * !\VideoController:v_count_r_9\ * 
              \VideoController:v_count_r_8\ * \VideoController:v_count_r_7\ * 
              \VideoController:v_count_r_6\ * \VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * !\VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * !\VideoController:v_count_r_1\ * 
              !\VideoController:v_count_r_0\ * 
              \VideoController:v_count_r_5_split_1\
            + \VideoController:newline_r\ * \VideoController:v_count_r_4\ * 
              \VideoController:v_count_r_3\ * \VideoController:v_count_r_2\ * 
              \VideoController:v_count_r_1\ * \VideoController:v_count_r_0\
        );
        Output = \VideoController:v_count_r_5_split_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\VideoController:v_count_r_5_split_3\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:newline_r\ * !\VideoController:v_count_r_9\ * 
              !\VideoController:v_count_r_8\ * !\VideoController:v_count_r_7\ * 
              !\VideoController:v_count_r_6\ * \VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * !\VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * !\VideoController:v_count_r_1\ * 
              \VideoController:v_count_r_0\ * 
              \VideoController:v_count_r_5_split\
        );
        Output = \VideoController:v_count_r_5_split_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\VideoController:MODULE_3:g2:a0:s_6\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\VideoController:v_count_r_6\ * \VideoController:v_count_r_5\ * 
              \VideoController:v_count_r_4\ * \VideoController:v_count_r_3\ * 
              \VideoController:v_count_r_2\ * \VideoController:v_count_r_1\ * 
              \VideoController:v_count_r_0\
            + \VideoController:v_count_r_6\ * !\VideoController:v_count_r_5\
            + \VideoController:v_count_r_6\ * !\VideoController:v_count_r_4\
            + \VideoController:v_count_r_6\ * !\VideoController:v_count_r_3\
            + \VideoController:v_count_r_6\ * !\VideoController:v_count_r_2\
            + \VideoController:v_count_r_6\ * !\VideoController:v_count_r_1\
            + \VideoController:v_count_r_6\ * !\VideoController:v_count_r_0\
        );
        Output = \VideoController:MODULE_3:g2:a0:s_6\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=VGA_LineCnt_7, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \VideoController:newline_r\ * !\VideoController:v_state_r_1\ * 
              VGA_LineCnt_7
            + \VideoController:newline_r\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * VGA_LineCnt_6 * VGA_LineCnt_5 * 
              VGA_LineCnt_4 * VGA_LineCnt_3 * VGA_LineCnt_2 * VGA_LineCnt_1 * 
              VGA_LineCnt_0
            + \VideoController:newline_r\ * !\VideoController:v_state_r_0\ * 
              VGA_LineCnt_7
        );
        Output = VGA_LineCnt_7 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\VideoController:v_count_r_5_split\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:v_state_r_1\ * !\VideoController:v_state_r_0\
        );
        Output = \VideoController:v_count_r_5_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=VGA_LineCnt_6, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \VideoController:newline_r\ * !\VideoController:v_state_r_1\ * 
              VGA_LineCnt_6
            + \VideoController:newline_r\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * VGA_LineCnt_5 * VGA_LineCnt_4 * 
              VGA_LineCnt_3 * VGA_LineCnt_2 * VGA_LineCnt_1 * VGA_LineCnt_0
            + \VideoController:newline_r\ * !\VideoController:v_state_r_0\ * 
              VGA_LineCnt_6
        );
        Output = VGA_LineCnt_6 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              VGA_LineCnt_7 * VGA_LineCnt_6 * VGA_LineCnt_5 * VGA_LineCnt_4 * 
              VGA_LineCnt_3 * VGA_LineCnt_2 * VGA_LineCnt_1 * VGA_LineCnt_0
        );
        Output = \VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=2)
        Properties               : 
        {
        }
}

statuscell: Name =\LineCount_Lo:sts:sts_reg\
    PORT MAP (
        status_7 => VGA_LineCnt_7 ,
        status_6 => VGA_LineCnt_6 ,
        status_5 => VGA_LineCnt_5 ,
        status_4 => VGA_LineCnt_4 ,
        status_3 => VGA_LineCnt_3 ,
        status_2 => VGA_LineCnt_2 ,
        status_1 => VGA_LineCnt_1 ,
        status_0 => VGA_LineCnt_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\VideoController:h_count_r_6_split_7\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * 
              !\VideoController:h_count_r_9\ * !\VideoController:h_count_r_8\ * 
              !\VideoController:h_count_r_7\ * !\VideoController:h_count_r_6\ * 
              !\VideoController:h_count_r_5\ * \VideoController:h_count_r_4\ * 
              !\VideoController:h_count_r_3\ * !\VideoController:h_count_r_2\ * 
              !\VideoController:h_count_r_1\ * !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_4_split\
        );
        Output = \VideoController:h_count_r_6_split_7\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\VideoController:MODULE_1:g2:a0:s_6\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\VideoController:h_count_r_6\ * \VideoController:h_count_r_5\ * 
              \VideoController:h_count_r_4\ * \VideoController:h_count_r_3\ * 
              \VideoController:h_count_r_2\ * \VideoController:h_count_r_1\ * 
              \VideoController:h_count_r_0\
            + \VideoController:h_count_r_6\ * !\VideoController:h_count_r_5\
            + \VideoController:h_count_r_6\ * !\VideoController:h_count_r_4\
            + \VideoController:h_count_r_6\ * !\VideoController:h_count_r_3\
            + \VideoController:h_count_r_6\ * !\VideoController:h_count_r_2\
            + \VideoController:h_count_r_6\ * !\VideoController:h_count_r_1\
            + \VideoController:h_count_r_6\ * !\VideoController:h_count_r_0\
        );
        Output = \VideoController:MODULE_1:g2:a0:s_6\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=12, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\VideoController:h_count_r_6_split_5\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * 
              !\VideoController:h_count_r_9\ * !\VideoController:h_count_r_8\ * 
              !\VideoController:h_count_r_7\ * \VideoController:h_count_r_6\ * 
              \VideoController:h_count_r_5\ * !\VideoController:h_count_r_4\ * 
              !\VideoController:h_count_r_3\ * !\VideoController:h_count_r_2\ * 
              !\VideoController:h_count_r_1\ * !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_5_split\
        );
        Output = \VideoController:h_count_r_6_split_5\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\VideoController:h_count_r_5_split_2\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\VideoController:h_count_r_10\ * 
              !\VideoController:h_count_r_9\ * !\VideoController:h_count_r_8\ * 
              !\VideoController:h_count_r_7\ * \VideoController:h_count_r_6\ * 
              \VideoController:h_count_r_5\ * !\VideoController:h_count_r_4\ * 
              !\VideoController:h_count_r_3\ * !\VideoController:h_count_r_2\ * 
              !\VideoController:h_count_r_1\ * !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_5_split\
            + \VideoController:h_count_r_4\ * \VideoController:h_count_r_3\ * 
              \VideoController:h_count_r_2\ * \VideoController:h_count_r_1\ * 
              \VideoController:h_count_r_0\
        );
        Output = \VideoController:h_count_r_5_split_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=12, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=line_dma, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_8\ * !\VideoController:h_count_r_7\ * 
              !\VideoController:h_count_r_6\ * \VideoController:h_count_r_5\ * 
              \VideoController:h_count_r_4\ * !\VideoController:h_count_r_3\ * 
              !\VideoController:h_count_r_2\ * !\VideoController:h_count_r_1\ * 
              !\VideoController:h_count_r_0\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * line_dma_split
        );
        Output = line_dma (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=\VideoController:h_count_r_0\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \VideoController:h_count_r_0\ (fanout=14)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\VideoController:h_count_r_2\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_count_r_1\ * \VideoController:h_count_r_0\
        );
        Output = \VideoController:h_count_r_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\VideoController:h_count_r_1\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_count_r_0\
        );
        Output = \VideoController:h_count_r_1\ (fanout=13)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\VideoController:h_count_r_7\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:MODULE_1:g2:a0:s_7\ * 
              !\VideoController:h_count_r_6_split_4\ * 
              !\VideoController:h_count_r_6_split_5\ * 
              !\VideoController:h_count_r_6_split_7\ * 
              !\VideoController:h_count_r_5_split_3\
        );
        Output = \VideoController:h_count_r_7\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\VideoController:h_count_r_5\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoController:h_count_r_5_split_2\ * 
              !\VideoController:h_count_r_5_split_3\
        );
        Output = \VideoController:h_count_r_5\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\VideoController:h_count_r_6\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:MODULE_1:g2:a0:s_6\ * 
              !\VideoController:h_count_r_6_split_4\ * 
              !\VideoController:h_count_r_6_split_5\ * 
              !\VideoController:h_count_r_6_split_7\ * 
              !\VideoController:h_count_r_5_split_3\
        );
        Output = \VideoController:h_count_r_6\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\VideoController:h_count_r_8\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ * 
              !\VideoController:h_count_r_6_split_4\ * 
              !\VideoController:h_count_r_6_split_5\ * 
              !\VideoController:h_count_r_6_split_7\ * 
              !\VideoController:h_count_r_5_split_3\
        );
        Output = \VideoController:h_count_r_8\ (fanout=10)
        Properties               : 
        {
        }
}

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\VideoController:h_count_r_4\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoController:h_count_r_6_split_7\ * 
              !\VideoController:h_count_r_4_split_2\
        );
        Output = \VideoController:h_count_r_4\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_304_0, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !line_dma * !Net_304_0
        );
        Output = Net_304_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\VideoController:h_state_r_1\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoController:h_count_r_6_split_4\ * 
              !\VideoController:h_count_r_6_split_5\
        );
        Output = \VideoController:h_state_r_1\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\VideoController:h_state_r_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoController:h_count_r_6_split_4\ * 
              !\VideoController:h_count_r_6_split_5\ * 
              !\VideoController:h_count_r_6_split_7\ * 
              !\VideoController:h_count_r_5_split_3\
        );
        Output = \VideoController:h_state_r_0\ (fanout=9)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=12, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\VideoController:h_count_r_4_split_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\VideoController:h_count_r_10\ * 
              !\VideoController:h_count_r_9\ * !\VideoController:h_count_r_8\ * 
              !\VideoController:h_count_r_7\ * !\VideoController:h_count_r_6\ * 
              \VideoController:h_count_r_5\ * \VideoController:h_count_r_4\ * 
              !\VideoController:h_count_r_3\ * !\VideoController:h_count_r_2\ * 
              !\VideoController:h_count_r_1\ * !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_5_split_1\
            + \VideoController:h_count_r_3\ * \VideoController:h_count_r_2\ * 
              \VideoController:h_count_r_1\ * \VideoController:h_count_r_0\
        );
        Output = \VideoController:h_count_r_4_split_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\VideoController:h_count_r_5_split_3\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * 
              !\VideoController:h_count_r_9\ * !\VideoController:h_count_r_8\ * 
              !\VideoController:h_count_r_7\ * !\VideoController:h_count_r_6\ * 
              \VideoController:h_count_r_5\ * \VideoController:h_count_r_4\ * 
              !\VideoController:h_count_r_3\ * !\VideoController:h_count_r_2\ * 
              !\VideoController:h_count_r_1\ * !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_5_split_1\
        );
        Output = \VideoController:h_count_r_5_split_3\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_count_r_7\ * \VideoController:h_count_r_6\ * 
              \VideoController:h_count_r_5\ * \VideoController:h_count_r_4\ * 
              \VideoController:h_count_r_3\ * \VideoController:h_count_r_2\ * 
              \VideoController:h_count_r_1\ * \VideoController:h_count_r_0\
        );
        Output = \VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\VideoController:h_count_r_3\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_count_r_2\ * \VideoController:h_count_r_1\ * 
              \VideoController:h_count_r_0\
        );
        Output = \VideoController:h_count_r_3\ (fanout=11)
        Properties               : 
        {
        }
}

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=12, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\VideoController:newline_r\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * \VideoController:h_count_r_9\ * 
              !\VideoController:h_count_r_8\ * \VideoController:h_count_r_7\ * 
              !\VideoController:h_count_r_6\ * !\VideoController:h_count_r_5\ * 
              !\VideoController:h_count_r_4\ * !\VideoController:h_count_r_3\ * 
              !\VideoController:h_count_r_2\ * !\VideoController:h_count_r_1\ * 
              !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_6_split_3\
        );
        Output = \VideoController:newline_r\ (fanout=24)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\VideoController:h_count_r_6_split_4\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_count_r_10\ * \VideoController:h_count_r_9\ * 
              !\VideoController:h_count_r_8\ * \VideoController:h_count_r_7\ * 
              !\VideoController:h_count_r_6\ * !\VideoController:h_count_r_5\ * 
              !\VideoController:h_count_r_4\ * !\VideoController:h_count_r_3\ * 
              !\VideoController:h_count_r_2\ * !\VideoController:h_count_r_1\ * 
              !\VideoController:h_count_r_0\ * 
              \VideoController:h_count_r_6_split_3\
        );
        Output = \VideoController:h_count_r_6_split_4\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\VideoController:h_count_r_4_split\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_state_r_1\ * !\VideoController:h_state_r_0\
        );
        Output = \VideoController:h_count_r_4_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\VideoController:h_count_r_6_split_3\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_state_r_1\ * \VideoController:h_state_r_0\
        );
        Output = \VideoController:h_count_r_6_split_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statuscell: Name =\LineCount_Hi:sts:sts_reg\
    PORT MAP (
        status_1 => VGA_LineCnt_9 ,
        status_0 => VGA_LineCnt_8 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\VideoController:MODULE_1:g2:a0:s_7\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\VideoController:h_count_r_7\ * \VideoController:h_count_r_6\ * 
              \VideoController:h_count_r_5\ * \VideoController:h_count_r_4\ * 
              \VideoController:h_count_r_3\ * \VideoController:h_count_r_2\ * 
              \VideoController:h_count_r_1\ * \VideoController:h_count_r_0\
            + \VideoController:h_count_r_7\ * !\VideoController:h_count_r_6\
            + \VideoController:h_count_r_7\ * !\VideoController:h_count_r_5\
            + \VideoController:h_count_r_7\ * !\VideoController:h_count_r_4\
            + \VideoController:h_count_r_7\ * !\VideoController:h_count_r_3\
            + \VideoController:h_count_r_7\ * !\VideoController:h_count_r_2\
            + \VideoController:h_count_r_7\ * !\VideoController:h_count_r_1\
            + \VideoController:h_count_r_7\ * !\VideoController:h_count_r_0\
        );
        Output = \VideoController:MODULE_1:g2:a0:s_7\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=12, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\VideoController:v_count_r_3\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \VideoController:newline_r\ * !\VideoController:v_count_r_9\ * 
              !\VideoController:v_count_r_8\ * !\VideoController:v_count_r_7\ * 
              !\VideoController:v_count_r_6\ * !\VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * \VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * \VideoController:v_count_r_1\ * 
              !\VideoController:v_count_r_0\ * 
              \VideoController:v_count_r_3_split\
            + \VideoController:newline_r\ * \VideoController:v_count_r_2\ * 
              \VideoController:v_count_r_1\ * \VideoController:v_count_r_0\
        );
        Output = \VideoController:v_count_r_3\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\VideoController:v_count_r_4\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:newline_r\ * \VideoController:v_count_r_3\ * 
              \VideoController:v_count_r_2\ * \VideoController:v_count_r_1\ * 
              \VideoController:v_count_r_0\
        );
        Output = \VideoController:v_count_r_4\ (fanout=14)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\VideoController:v_count_r_2\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:newline_r\ * \VideoController:v_count_r_1\ * 
              \VideoController:v_count_r_0\
        );
        Output = \VideoController:v_count_r_2\ (fanout=15)
        Properties               : 
        {
        }
}

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=2, #inputs=6, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=VGA_LineCnt_2, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \VideoController:newline_r\ * !\VideoController:v_state_r_1\ * 
              VGA_LineCnt_2
            + \VideoController:newline_r\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * VGA_LineCnt_1 * VGA_LineCnt_0
            + \VideoController:newline_r\ * !\VideoController:v_state_r_0\ * 
              VGA_LineCnt_2
        );
        Output = VGA_LineCnt_2 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=VGA_LineCnt_1, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\VideoController:newline_r\ * VGA_LineCnt_1
            + \VideoController:newline_r\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * !VGA_LineCnt_1 * VGA_LineCnt_0
            + \VideoController:v_state_r_1\ * \VideoController:v_state_r_0\ * 
              VGA_LineCnt_1 * !VGA_LineCnt_0
        );
        Output = VGA_LineCnt_1 (fanout=9)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\VideoController:h_count_r_5_split\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:h_state_r_1\ * \VideoController:h_state_r_0\
        );
        Output = \VideoController:h_count_r_5_split\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=VGA_LineCnt_8, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !VGA_LineCnt_8 * \VideoController:newline_r\ * 
              \VideoController:v_state_r_1\ * \VideoController:v_state_r_0\ * 
              \VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
            + VGA_LineCnt_8 * !\VideoController:newline_r\
            + VGA_LineCnt_8 * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * 
              !\VideoController:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = VGA_LineCnt_8 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\VideoController:h_count_r_5_split_1\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_state_r_1\ * !\VideoController:h_state_r_0\
        );
        Output = \VideoController:h_count_r_5_split_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\VideoController:v_count_r_3_split\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:v_state_r_1\ * !\VideoController:v_state_r_0\
        );
        Output = \VideoController:v_count_r_3_split\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=12, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\VideoController:v_state_r_1_split_3\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:v_state_r_0\ * !\VideoController:v_count_r_9\ * 
              !\VideoController:v_count_r_8\ * !\VideoController:v_count_r_7\ * 
              !\VideoController:v_count_r_6\ * !\VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * !\VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * \VideoController:v_count_r_1\ * 
              !\VideoController:v_count_r_0\ * 
              \VideoController:v_state_r_1_split\
        );
        Output = \VideoController:v_state_r_1_split_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\VideoController:v_state_r_0_split_7\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:v_state_r_0\ * !\VideoController:v_count_r_9\ * 
              !\VideoController:v_count_r_8\ * !\VideoController:v_count_r_7\ * 
              !\VideoController:v_count_r_6\ * !\VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * \VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * \VideoController:v_count_r_1\ * 
              !\VideoController:v_count_r_0\ * 
              \VideoController:v_state_r_1_split\
        );
        Output = \VideoController:v_state_r_0_split_7\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=3, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\VideoController:v_count_r_1_split\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\VideoController:newline_r\ * !\VideoController:v_count_r_1\
            + \VideoController:newline_r\ * !\VideoController:v_state_r_1\ * 
              !\VideoController:v_state_r_0\ * !\VideoController:v_count_r_9\ * 
              !\VideoController:v_count_r_8\ * !\VideoController:v_count_r_7\ * 
              !\VideoController:v_count_r_6\ * !\VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * \VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * \VideoController:v_count_r_1\
            + \VideoController:newline_r\ * !\VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * !\VideoController:v_count_r_9\ * 
              !\VideoController:v_count_r_8\ * !\VideoController:v_count_r_7\ * 
              !\VideoController:v_count_r_6\ * !\VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * !\VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * \VideoController:v_count_r_1\
            + \VideoController:v_state_r_1\ * !\VideoController:v_state_r_0\ * 
              !\VideoController:v_count_r_9\ * !\VideoController:v_count_r_8\ * 
              !\VideoController:v_count_r_7\ * !\VideoController:v_count_r_6\ * 
              \VideoController:v_count_r_5\ * !\VideoController:v_count_r_4\ * 
              !\VideoController:v_count_r_3\ * !\VideoController:v_count_r_2\ * 
              !\VideoController:v_count_r_1\
        );
        Output = \VideoController:v_count_r_1_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\VideoController:v_state_r_1_split\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:newline_r\ * !\VideoController:v_state_r_1\
        );
        Output = \VideoController:v_state_r_1_split\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\VideoController:v_state_r_1_split_1\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:newline_r\ * \VideoController:v_state_r_1\
        );
        Output = \VideoController:v_state_r_1_split_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\VideoController:v_state_r_0\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoController:v_state_r_1_split_2\ * 
              !\VideoController:v_state_r_1_split_3\ * 
              !\VideoController:v_state_r_0_split_6\ * 
              !\VideoController:v_state_r_0_split_7\
        );
        Output = \VideoController:v_state_r_0\ (fanout=26)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\VideoController:v_state_r_1\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoController:v_state_r_1_split_2\ * 
              !\VideoController:v_state_r_1_split_3\
        );
        Output = \VideoController:v_state_r_1\ (fanout=24)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\VideoController:v_count_r_1\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \VideoController:newline_r\ * \VideoController:v_count_r_1\ * 
              \VideoController:v_count_r_0\
            + !\VideoController:v_count_r_1\ * !\VideoController:v_count_r_0\
            + \VideoController:v_count_r_1_split\
        );
        Output = \VideoController:v_count_r_1\ (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\VideoController:v_count_r_5\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoController:v_count_r_5_split_2\ * 
              !\VideoController:v_count_r_5_split_3\
        );
        Output = \VideoController:v_count_r_5\ (fanout=14)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=7, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\VideoController:h_count_r_9\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \VideoController:h_count_r_8\ * 
              \VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
            + \VideoController:h_count_r_6_split_4\
        );
        Output = \VideoController:h_count_r_9\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\VideoController:h_count_r_10\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_count_r_9\ * \VideoController:h_count_r_8\ * 
              \VideoController:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \VideoController:h_count_r_10\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=line_dma_split, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_state_r_1\ * !\VideoController:h_state_r_0\ * 
              !\VideoController:h_count_r_10\ * 
              !\VideoController:h_count_r_9\
        );
        Output = line_dma_split (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\VideoController:MODULE_3:g2:a0:s_7\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\VideoController:v_count_r_7\ * \VideoController:v_count_r_6\ * 
              \VideoController:v_count_r_5\ * \VideoController:v_count_r_4\ * 
              \VideoController:v_count_r_3\ * \VideoController:v_count_r_2\ * 
              \VideoController:v_count_r_1\ * \VideoController:v_count_r_0\
            + \VideoController:v_count_r_7\ * !\VideoController:v_count_r_6\
            + \VideoController:v_count_r_7\ * !\VideoController:v_count_r_5\
            + \VideoController:v_count_r_7\ * !\VideoController:v_count_r_4\
            + \VideoController:v_count_r_7\ * !\VideoController:v_count_r_3\
            + \VideoController:v_count_r_7\ * !\VideoController:v_count_r_2\
            + \VideoController:v_count_r_7\ * !\VideoController:v_count_r_1\
            + \VideoController:v_count_r_7\ * !\VideoController:v_count_r_0\
        );
        Output = \VideoController:MODULE_3:g2:a0:s_7\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\VideoController:v_count_r_8\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\VideoController:newline_r\ * \VideoController:v_count_r_8\ * 
              !\VideoController:v_state_r_1_split_2\ * 
              !\VideoController:v_count_r_8_split_2\
            + \VideoController:newline_r\ * !\VideoController:v_count_r_8\ * 
              \VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ * 
              !\VideoController:v_state_r_1_split_2\ * 
              !\VideoController:v_count_r_8_split_2\
            + \VideoController:v_count_r_8\ * 
              !\VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ * 
              !\VideoController:v_state_r_1_split_2\ * 
              !\VideoController:v_count_r_8_split_2\
        );
        Output = \VideoController:v_count_r_8\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\VideoController:v_count_r_6\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\VideoController:newline_r\ * \VideoController:v_count_r_6\ * 
              !\VideoController:v_state_r_1_split_2\ * 
              !\VideoController:v_count_r_8_split_2\
            + \VideoController:newline_r\ * 
              \VideoController:MODULE_3:g2:a0:s_6\ * 
              !\VideoController:v_state_r_1_split_2\ * 
              !\VideoController:v_count_r_8_split_2\
        );
        Output = \VideoController:v_count_r_6\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\VideoController:v_count_r_7\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\VideoController:newline_r\ * \VideoController:v_count_r_7\ * 
              !\VideoController:v_state_r_1_split_2\ * 
              !\VideoController:v_count_r_8_split_2\
            + \VideoController:newline_r\ * 
              \VideoController:MODULE_3:g2:a0:s_7\ * 
              !\VideoController:v_state_r_1_split_2\ * 
              !\VideoController:v_count_r_8_split_2\
        );
        Output = \VideoController:v_count_r_7\ (fanout=14)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\VideoController:v_count_r_9\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:newline_r\ * \VideoController:v_count_r_8\ * 
              !\VideoController:v_count_r_9_split\
        );
        Output = \VideoController:v_count_r_9\ (fanout=11)
        Properties               : 
        {
        }
}

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=12, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\VideoController:v_count_r_9_split\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \VideoController:v_state_r_1\ * \VideoController:v_state_r_0\ * 
              !\VideoController:v_count_r_9\ * \VideoController:v_count_r_7\ * 
              \VideoController:v_count_r_6\ * \VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * !\VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * !\VideoController:v_count_r_1\ * 
              !\VideoController:v_count_r_0\
            + !\VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \VideoController:v_count_r_9_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_54, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoController:v_state_r_1\ * \VideoController:v_state_r_0\
        );
        Output = Net_54 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:v_count_r_7\ * \VideoController:v_count_r_6\ * 
              \VideoController:v_count_r_5\ * \VideoController:v_count_r_4\ * 
              \VideoController:v_count_r_3\ * \VideoController:v_count_r_2\ * 
              \VideoController:v_count_r_1\ * \VideoController:v_count_r_0\
        );
        Output = \VideoController:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=12, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\VideoController:v_state_r_1_split_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:v_state_r_0\ * !\VideoController:v_count_r_9\ * 
              \VideoController:v_count_r_8\ * \VideoController:v_count_r_7\ * 
              \VideoController:v_count_r_6\ * \VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * !\VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * !\VideoController:v_count_r_1\ * 
              !\VideoController:v_count_r_0\ * 
              \VideoController:v_state_r_1_split_1\
        );
        Output = \VideoController:v_state_r_1_split_2\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\VideoController:v_state_r_0_split_6\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoController:v_state_r_0\ * !\VideoController:v_count_r_9\ * 
              !\VideoController:v_count_r_8\ * !\VideoController:v_count_r_7\ * 
              !\VideoController:v_count_r_6\ * \VideoController:v_count_r_5\ * 
              !\VideoController:v_count_r_4\ * !\VideoController:v_count_r_3\ * 
              !\VideoController:v_count_r_2\ * !\VideoController:v_count_r_1\ * 
              \VideoController:v_count_r_0\ * 
              \VideoController:v_state_r_1_split_1\
        );
        Output = \VideoController:v_state_r_0_split_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=VGA_D_reg_4, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: PosEdge(Net_282)
        Main Equation            : 1 pterm
        (
              Net_283_4
        );
        Output = VGA_D_reg_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=VGA_D_reg_0, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: PosEdge(Net_282)
        Main Equation            : 1 pterm
        (
              Net_283_0
        );
        Output = VGA_D_reg_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=VGA_D_reg_1, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: PosEdge(Net_282)
        Main Equation            : 1 pterm
        (
              Net_283_1
        );
        Output = VGA_D_reg_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=VGA_D_reg_2, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: PosEdge(Net_282)
        Main Equation            : 1 pterm
        (
              Net_283_2
        );
        Output = VGA_D_reg_2 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=VGA_D_reg_3, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: PosEdge(Net_282)
        Main Equation            : 1 pterm
        (
              Net_283_3
        );
        Output = VGA_D_reg_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=VGA_D_reg_5, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: PosEdge(Net_282)
        Main Equation            : 1 pterm
        (
              Net_283_5
        );
        Output = VGA_D_reg_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=VGA_D_reg_6, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: PosEdge(Net_282)
        Main Equation            : 1 pterm
        (
              Net_283_6
        );
        Output = VGA_D_reg_6 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=VGA_D_reg_7, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: PosEdge(Net_282)
        Main Equation            : 1 pterm
        (
              Net_283_7
        );
        Output = VGA_D_reg_7 (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\VGA_D_out:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_283_7 ,
        control_6 => Net_283_6 ,
        control_5 => Net_283_5 ,
        control_4 => Net_283_4 ,
        control_3 => Net_283_3 ,
        control_2 => Net_283_2 ,
        control_1 => Net_283_1 ,
        control_0 => Net_283_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=RGBI_0_split, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              VGA_D_reg_4 * \VideoController:h_state_r_1\ * 
              \VideoController:h_state_r_0\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * !Net_304_2 * Net_304_1 * 
              Net_304_0
            + VGA_D_reg_3 * \VideoController:h_state_r_1\ * 
              \VideoController:h_state_r_0\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * Net_304_2 * !Net_304_1 * 
              !Net_304_0
            + VGA_D_reg_2 * \VideoController:h_state_r_1\ * 
              \VideoController:h_state_r_0\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * Net_304_2 * !Net_304_1 * 
              Net_304_0
            + VGA_D_reg_1 * \VideoController:h_state_r_1\ * 
              \VideoController:h_state_r_0\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * Net_304_2 * Net_304_1 * 
              !Net_304_0
            + VGA_D_reg_0 * \VideoController:h_state_r_1\ * 
              \VideoController:h_state_r_0\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * Net_304_2 * Net_304_1 * 
              Net_304_0
        );
        Output = RGBI_0_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=RGBI_1, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoController:h_state_r_1\ * \VideoController:h_state_r_0\ * 
              \VideoController:v_state_r_1\ * \VideoController:v_state_r_0\
        );
        Output = RGBI_1 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_191, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoController:h_state_r_1\ * \VideoController:h_state_r_0\
        );
        Output = Net_191 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=RGBI_0, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              VGA_D_reg_7 * \VideoController:h_state_r_1\ * 
              \VideoController:h_state_r_0\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * !Net_304_2 * !Net_304_1 * 
              !Net_304_0
            + VGA_D_reg_6 * \VideoController:h_state_r_1\ * 
              \VideoController:h_state_r_0\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * !Net_304_2 * !Net_304_1 * 
              Net_304_0
            + VGA_D_reg_5 * \VideoController:h_state_r_1\ * 
              \VideoController:h_state_r_0\ * \VideoController:v_state_r_1\ * 
              \VideoController:v_state_r_0\ * !Net_304_2 * Net_304_1 * 
              !Net_304_0
            + RGBI_0_split
        );
        Output = RGBI_0 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_304_2, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !line_dma * Net_304_1 * Net_304_0
            + line_dma * Net_304_2
        );
        Output = Net_304_2 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_304_1, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !line_dma * !Net_304_1 * Net_304_0
            + !line_dma * Net_304_1 * !Net_304_0
        );
        Output = Net_304_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =DMA_Frame_Int
        PORT MAP (
            interrupt => Net_338 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =DMA_Line_Int
        PORT MAP (
            interrupt => Net_186 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =DMA_Frame
        PORT MAP (
            dmareq => Net_334 ,
            termin => Net_334 ,
            termout => Net_338 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =DMA_Line
        PORT MAP (
            dmareq => line_dma ,
            termin => Net_334 ,
            termout => Net_186 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = VGA_R_out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VGA_R_out(0)__PA ,
        pin_input => RGBI_0 ,
        pad => VGA_R_out(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = VGA_R_out(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VGA_R_out(1)__PA ,
        pin_input => RGBI_0 ,
        pad => VGA_R_out(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = VGA_R_out(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VGA_R_out(2)__PA ,
        pin_input => RGBI_0 ,
        pad => VGA_R_out(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = VGA_G_out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VGA_G_out(0)__PA ,
        pin_input => RGBI_1 ,
        pad => VGA_G_out(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = VGA_G_out(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VGA_G_out(1)__PA ,
        pin_input => RGBI_0 ,
        pad => VGA_G_out(1)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = VGA_G_out(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VGA_G_out(2)__PA ,
        pin_input => RGBI_1 ,
        pad => VGA_G_out(2)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = VGA_B_out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VGA_B_out(0)__PA ,
        pin_input => RGBI_0 ,
        pad => VGA_B_out(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = VGA_B_out(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VGA_B_out(1)__PA ,
        pin_input => RGBI_0 ,
        pad => VGA_B_out(1)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
[IoId=2]: 
Pin : Name = VGA_B_out(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VGA_B_out(2)__PA ,
        pin_input => RGBI_0 ,
        pad => VGA_B_out(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SyncH(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SyncH(0)__PA ,
        pin_input => Net_191 ,
        pad => SyncH(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SyncV(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SyncV(0)__PA ,
        pin_input => Net_54 ,
        pad => SyncV(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_49 ,
            dclk_0 => Net_49_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |              | 
Port | Pin | Fixed |      Type |       Drive Mode |         Name | Connections
-----+-----+-------+-----------+------------------+--------------+------------
   3 |   0 |     * |      NONE |         CMOS_OUT | VGA_R_out(0) | In(RGBI_0)
     |   1 |     * |      NONE |         CMOS_OUT | VGA_R_out(1) | In(RGBI_0)
     |   2 |     * |      NONE |         CMOS_OUT | VGA_R_out(2) | In(RGBI_0)
     |   3 |     * |      NONE |         CMOS_OUT | VGA_G_out(0) | In(RGBI_1)
     |   4 |     * |      NONE |         CMOS_OUT | VGA_G_out(1) | In(RGBI_0)
     |   5 |     * |      NONE |         CMOS_OUT | VGA_G_out(2) | In(RGBI_1)
     |   6 |     * |      NONE |         CMOS_OUT | VGA_B_out(0) | In(RGBI_0)
     |   7 |     * |      NONE |         CMOS_OUT | VGA_B_out(1) | In(RGBI_0)
-----+-----+-------+-----------+------------------+--------------+------------
  15 |   2 |     * |      NONE |         CMOS_OUT | VGA_B_out(2) | In(RGBI_0)
     |   3 |     * |      NONE |         CMOS_OUT |     SyncH(0) | In(Net_191)
     |   4 |     * |      NONE |         CMOS_OUT |     SyncV(0) | In(Net_54)
------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.063ms
Digital Placement phase: Elapsed time ==> 2s.354ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "CharacterVga_r.vh2" --pcf-path "CharacterVga.pco" --des-name "CharacterVga" --dsf-path "CharacterVga.dsf" --sdc-path "CharacterVga.sdc" --lib-path "CharacterVga_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 4s.555ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.167ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.032ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in CharacterVga_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.347ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.184ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 7s.984ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 7s.985ms
API generation phase: Elapsed time ==> 0s.967ms
Dependency generation phase: Elapsed time ==> 0s.017ms
Cleanup phase: Elapsed time ==> 0s.000ms
