git clone --depth 1 --no-tags https://github.com/joshtyler/manila-ice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215894464
git clone --depth 1 --no-tags https://github.com/cmcmicrosystems/pulpissimo-zcu102.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215319248
git clone --depth 1 --no-tags https://github.com/PacoReinaCampo/UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236363093
git clone --depth 1 --no-tags https://github.com/JoseIuri/UVM_Python.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218593760
git clone --depth 1 --no-tags https://github.com/nmikstas/fpga-filter-implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219705034
git clone --depth 1 --no-tags https://github.com/ZivFung/xc7a50t_microblaze_FDAF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223968149
git clone --depth 1 --no-tags https://github.com/Verdvana/Async_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219674377
git clone --depth 1 --no-tags https://github.com/hdl-util/sound.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237881303
git clone --depth 1 --no-tags https://github.com/tamannarupani/SimpleAdder-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222621822
git clone --depth 1 --no-tags https://github.com/GasilinDV/ad9226_cyclone5_w5500.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229423878
git clone --depth 1 --no-tags https://github.com/ZivFung/xc7k420t_FPGA_accelerator_fastqz.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227646397
git clone --depth 1 --no-tags https://github.com/charkster/cmod_a7_spi_sram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219184454
git clone --depth 1 --no-tags https://github.com/saleh1204/riffa_arria10_stratix5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/238173193
git clone --depth 1 --no-tags https://github.com/Verdvana/Enc8b10b.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227836058
git clone --depth 1 --no-tags https://github.com/nmikstas/viterbi-decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223258519
git clone --depth 1 --no-tags https://github.com/chenyangbing/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/234076993
git clone --depth 1 --no-tags https://github.com/amiteee78/APB2APB_Bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228765412
git clone --depth 1 --no-tags https://github.com/KelvinVale/uvm_sc_py_phase_jump.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240087774
git clone --depth 1 --no-tags https://github.com/SunicYosen/sv-course-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219396718
git clone --depth 1 --no-tags https://github.com/vinaypatil123/AXI4_verification_IP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212575388
git clone --depth 1 --no-tags https://github.com/SaiVineethKalluruSrinivas/Reorder-buffer-4-way-O3-CPU-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214093268
git clone --depth 1 --no-tags https://github.com/nguyenquanicd/VG_RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230922781
git clone --depth 1 --no-tags https://github.com/davidchen6/git_i2c_master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/233847674
git clone --depth 1 --no-tags https://github.com/nguyenquanicd/FirstX2P.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222180958
git clone --depth 1 --no-tags https://github.com/Verdvana/Serdes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230385769
git clone --depth 1 --no-tags https://github.com/dh73/Model_Checking_Sandbox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239608056
git clone --depth 1 --no-tags https://github.com/Verdvana/Dec8b10b.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228319057
git clone --depth 1 --no-tags https://github.com/arokasprz100/HDL-Safe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221999654
git clone --depth 1 --no-tags https://github.com/dhaivat7/SystemVerilog_CalC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216946651
git clone --depth 1 --no-tags https://github.com/DaveMcEwan/dmpvl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236068868
git clone --depth 1 --no-tags https://github.com/mhezarei/arm-micro-program.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229618979
git clone --depth 1 --no-tags https://github.com/dhruvpatelgeek/svANN-VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217781616
git clone --depth 1 --no-tags https://github.com/Reconfigurable-Computing-CalPoly-Pomona/Reconfigurable-Security-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225986212
git clone --depth 1 --no-tags https://github.com/SarahToscano/MIPS32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224446296
git clone --depth 1 --no-tags https://github.com/hrishikeshpujari/UVM-Testbench-for-Flex-Timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223820369
git clone --depth 1 --no-tags https://github.com/pcornier/sm510.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225606841
git clone --depth 1 --no-tags https://github.com/atmughrabi/CAPI-Precis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221051017
git clone --depth 1 --no-tags https://github.com/xshi1012/SingleCycleProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215683889
git clone --depth 1 --no-tags https://github.com/dalance/rust-dpi-sample.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237206255
git clone --depth 1 --no-tags https://github.com/PeterMonsson/lpcm-verilator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221727014
git clone --depth 1 --no-tags https://github.com/makestuff/pcie-hip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232141644
git clone --depth 1 --no-tags https://github.com/dhruvpatelgeek/n-tap-FIR-filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236279499
git clone --depth 1 --no-tags https://github.com/hanhha/XSwitchGen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230249195
git clone --depth 1 --no-tags https://github.com/nguyenquanicd/JtagProgramming.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221930537
git clone --depth 1 --no-tags https://github.com/ziqian2000/RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220969900
git clone --depth 1 --no-tags https://github.com/ciniml/M5Stack_TangNano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221773551
git clone --depth 1 --no-tags https://github.com/charleslo/gemm_array.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229309708
git clone --depth 1 --no-tags https://github.com/arkhadem/DeltaNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222349552
git clone --depth 1 --no-tags https://github.com/h4ckerwu/ATMSwitch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221833601
git clone --depth 1 --no-tags https://github.com/t0m-a/nginx-vhosts.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223780964
git clone --depth 1 --no-tags https://github.com/ZivFung/HDL_Module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223758225
git clone --depth 1 --no-tags https://github.com/nguyenquanicd/AxiVIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227954435
git clone --depth 1 --no-tags https://github.com/XinlueLiu/ASIC-Design-Classes-APB-AHB-bus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229180246
git clone --depth 1 --no-tags https://github.com/sickRanchez-c137/InferenceInFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222008735
git clone --depth 1 --no-tags https://github.com/fproriscv/ibex_max10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228075873
git clone --depth 1 --no-tags https://github.com/HungQuocLam/FPGA_PCIE_Gen3x8_AVMM_DMA_w_XAVIER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216723688
git clone --depth 1 --no-tags https://github.com/Mehdi0xC/SystemVerilog-FixedPoint-Arithmetic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215411291
git clone --depth 1 --no-tags https://github.com/nguyenquanicd/AsyncFIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228113741
git clone --depth 1 --no-tags https://github.com/Verdvana/FFT_R2_DIF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222678499
git clone --depth 1 --no-tags https://github.com/adieux/PRINCE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223215890
git clone --depth 1 --no-tags https://github.com/kalhorghazal/Mips-MultiCycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237414626
git clone --depth 1 --no-tags https://github.com/flasonil/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239579118
git clone --depth 1 --no-tags https://github.com/soheil647/Digital_Logic_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236836117
git clone --depth 1 --no-tags https://github.com/erfanva/Computer-Architecture-CAs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216356670
git clone --depth 1 --no-tags https://github.com/alanmimms/kl10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240581513
git clone --depth 1 --no-tags https://github.com/DeamonYang/micro_cpu_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220977600
git clone --depth 1 --no-tags https://github.com/makestuff/buffer-fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232082175
git clone --depth 1 --no-tags https://github.com/allenderalencar/UVM_Register_bank.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221782277
git clone --depth 1 --no-tags https://github.com/HITSZ-COMP2008/Lab-Cache-Handout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235833363
git clone --depth 1 --no-tags https://github.com/gururavi/rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223011061
git clone --depth 1 --no-tags https://github.com/Cra2yPierr0t/I_think_it_will_be_Drone.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219310092
git clone --depth 1 --no-tags https://github.com/PacoReinaCampo/MPSoC-OR1K.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239663102
git clone --depth 1 --no-tags https://github.com/rag1404/Round-robin-Arbiter-with-UVM-TB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219435962
git clone --depth 1 --no-tags https://github.com/Buraddo23/Switch-testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219764650
git clone --depth 1 --no-tags https://github.com/azonenberg/ssp21-vpn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221846268
git clone --depth 1 --no-tags https://github.com/rarysson/Relogio-Digital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229475583
git clone --depth 1 --no-tags https://github.com/charkster/cmod_a7_pattern_generator_v1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219196371
git clone --depth 1 --no-tags https://github.com/flasonil/pulp_cluster.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220988767
git clone --depth 1 --no-tags https://github.com/A13X0150N/FloatingPoint_FMA_Formal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221152073
git clone --depth 1 --no-tags https://github.com/nekiicheb/axi_arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237287360
git clone --depth 1 --no-tags https://github.com/jvorob/cse502.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/238569133
git clone --depth 1 --no-tags https://github.com/gmlarumbe/ucontroller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239989856
git clone --depth 1 --no-tags https://github.com/KJeanpol/TicTacToeVeilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217207243
git clone --depth 1 --no-tags https://github.com/vperrin59/edaplayground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223271298
git clone --depth 1 --no-tags https://github.com/dh73/Sandbox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214753779
git clone --depth 1 --no-tags https://github.com/NeM-T/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228163248
git clone --depth 1 --no-tags https://github.com/SereenBenchohra/Digital_Audio_Synthesizer_CPE233Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231291801
git clone --depth 1 --no-tags https://github.com/kishore440/UVM_TEMPLTE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223701736
git clone --depth 1 --no-tags https://github.com/Sh3b0/FPGA-Snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221809417
git clone --depth 1 --no-tags https://github.com/ZhengqiY/ECE-594-LAB2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218883654
git clone --depth 1 --no-tags https://github.com/BoraKurucu/BILKENT-CS223-DIGITAL-DESIGN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235221589
git clone --depth 1 --no-tags https://github.com/Dmitriy0111/sva_tests.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215809249
git clone --depth 1 --no-tags https://github.com/matandalmeida/uvm_ahb5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220522303
git clone --depth 1 --no-tags https://github.com/atsmith3/cs598jt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225909796
git clone --depth 1 --no-tags https://github.com/ManuelonGithub/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239092656
git clone --depth 1 --no-tags https://github.com/mtdudek/LC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212581382
git clone --depth 1 --no-tags https://github.com/nguyenquanicd/Aes128_ECB_CBC_CFB_OFB_CTR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217554336
git clone --depth 1 --no-tags https://github.com/abdulmannan1998/CS223.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228408909
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-MCR3Scroll_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237688885
git clone --depth 1 --no-tags https://github.com/gilad29/OTTER_cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/238338813
