use super::Vec3A;
#[cfg(vec3a_f32)]
use super::Vec3Mask;
#[cfg(not(target_arch = "spirv"))]
use core::fmt;
use core::ops::*;

#[cfg(all(vec3a_sse2, target_arch = "x86"))]
use core::arch::x86::*;
#[cfg(all(vec3a_sse2, target_arch = "x86_64"))]
use core::arch::x86_64::*;
#[cfg(vec3a_sse2)]
use core::{cmp::Ordering, hash};

/// A 3-dimensional vector mask.
///
/// This type is typically created by comparison methods on `Vec3A`.  It is essentially a vector of
/// three boolean values.
#[cfg(all(target_feature = "sse2", not(feature = "scalar-math")))]
#[derive(Clone, Copy)]
#[repr(C)]
pub struct Vec3AMask(pub(crate) __m128);

/// A 3-dimensional vector mask.
#[cfg(any(not(target_feature = "sse2"), feature = "scalar-math"))]
#[derive(Clone, Copy, Default, PartialEq, Eq, Ord, PartialOrd, Hash)]
#[repr(align(16), C)]
pub struct Vec3AMask(pub(crate) Vec3Mask);

#[cfg(vec3a_sse2)]
impl Default for Vec3AMask {
    #[inline]
    fn default() -> Self {
        unsafe { Self(_mm_setzero_ps()) }
    }
}

#[cfg(vec3a_sse2)]
impl PartialEq for Vec3AMask {
    #[inline]
    fn eq(&self, other: &Self) -> bool {
        self.as_ref().eq(other.as_ref())
    }
}

#[cfg(vec3a_sse2)]
impl Eq for Vec3AMask {}

#[cfg(vec3a_sse2)]
impl Ord for Vec3AMask {
    #[inline]
    fn cmp(&self, other: &Self) -> Ordering {
        self.as_ref().cmp(other.as_ref())
    }
}

#[cfg(vec3a_sse2)]
impl PartialOrd for Vec3AMask {
    #[inline]
    fn partial_cmp(&self, other: &Self) -> Option<Ordering> {
        Some(self.cmp(other))
    }
}

#[cfg(vec3a_sse2)]
impl hash::Hash for Vec3AMask {
    #[inline]
    fn hash<H: hash::Hasher>(&self, state: &mut H) {
        self.as_ref().hash(state);
    }
}

impl Vec3AMask {
    /// Creates a new `Vec3AMask`.
    #[inline]
    pub fn new(x: bool, y: bool, z: bool) -> Self {
        // A SSE2 mask can be any bit pattern but for the `Vec3AMask` implementation of select we
        // expect either 0 or 0xff_ff_ff_ff. This should be a safe assumption as this type can only
        // be created via this function or by `Vec3A` methods.

        #[cfg(vec3a_sse2)]
        unsafe {
            const MASK: [u32; 2] = [0, 0xff_ff_ff_ff];
            Self(_mm_set_ps(
                f32::from_bits(MASK[z as usize]),
                f32::from_bits(MASK[z as usize]),
                f32::from_bits(MASK[y as usize]),
                f32::from_bits(MASK[x as usize]),
            ))
        }

        #[cfg(vec3a_f32)]
        {
            Self(Vec3Mask::new(x, y, z))
        }
    }

    /// Returns a bitmask with the lowest three bits set from the elements of `self`.
    ///
    /// A true element results in a `1` bit and a false element in a `0` bit.  Element `x` goes
    /// into the first lowest bit, element `y` into the second, etc.
    #[inline]
    pub fn bitmask(&self) -> u32 {
        // _mm_movemask_ps only checks the most significant bit of the u32 is
        // true, so we replicate that here with the non-SSE2 version.

        #[cfg(vec3a_sse2)]
        unsafe {
            (_mm_movemask_ps(self.0) as u32) & 0x7
        }

        #[cfg(vec3a_f32)]
        {
            self.0.bitmask()
        }
    }

    /// Returns true if any of the elements are true, false otherwise.
    ///
    /// In other words: `x || y || z`.
    #[inline]
    pub fn any(&self) -> bool {
        #[cfg(vec3a_sse2)]
        unsafe {
            (_mm_movemask_ps(self.0) & 0x7) != 0
        }

        #[cfg(vec3a_f32)]
        {
            self.0.any()
        }
    }

    /// Returns true if all the elements are true, false otherwise.
    ///
    /// In other words: `x && y && z`.
    #[inline]
    pub fn all(&self) -> bool {
        #[cfg(vec3a_sse2)]
        unsafe {
            (_mm_movemask_ps(self.0) & 0x7) == 0x7
        }

        #[cfg(vec3a_f32)]
        {
            self.0.all()
        }
    }

    /// Creates a new `Vec3A` from the elements in `if_true` and `if_false`, selecting which to use
    /// for each element of `self`.
    ///
    /// A true element in the mask uses the corresponding element from `if_true`, and false uses
    /// the element from `if_false`.
    #[inline]
    pub fn select(self, if_true: Vec3A, if_false: Vec3A) -> Vec3A {
        // We are assuming that the mask values are either 0 or 0xff_ff_ff_ff for the SSE2 and f32
        // to behave the same here.

        #[cfg(vec3a_sse2)]
        unsafe {
            Vec3A(_mm_or_ps(
                _mm_andnot_ps(self.0, if_false.0),
                _mm_and_ps(if_true.0, self.0),
            ))
        }

        #[cfg(vec3a_f32)]
        {
            Vec3A(self.0.select(if_true.0, if_false.0))
        }
    }
}

impl BitAnd for Vec3AMask {
    type Output = Self;
    #[inline]
    fn bitand(self, other: Self) -> Self {
        #[cfg(vec3a_sse2)]
        unsafe {
            Self(_mm_and_ps(self.0, other.0))
        }

        #[cfg(vec3a_f32)]
        {
            Self(self.0.bitand(other.0))
        }
    }
}

impl BitAndAssign for Vec3AMask {
    #[inline]
    fn bitand_assign(&mut self, other: Self) {
        #[cfg(vec3a_sse2)]
        {
            self.0 = unsafe { _mm_and_ps(self.0, other.0) };
        }

        #[cfg(vec3a_f32)]
        {
            self.0.bitand_assign(other.0);
        }
    }
}

impl BitOr for Vec3AMask {
    type Output = Self;
    #[inline]
    fn bitor(self, other: Self) -> Self {
        #[cfg(vec3a_sse2)]
        unsafe {
            Self(_mm_or_ps(self.0, other.0))
        }

        #[cfg(vec3a_f32)]
        {
            Self(self.0.bitor(other.0))
        }
    }
}

impl BitOrAssign for Vec3AMask {
    #[inline]
    fn bitor_assign(&mut self, other: Self) {
        #[cfg(vec3a_sse2)]
        {
            self.0 = unsafe { _mm_or_ps(self.0, other.0) };
        }

        #[cfg(vec3a_f32)]
        {
            self.0.bitor_assign(other.0);
        }
    }
}

impl Not for Vec3AMask {
    type Output = Self;
    #[inline]
    fn not(self) -> Self {
        #[cfg(vec3a_sse2)]
        unsafe {
            Self(_mm_andnot_ps(
                self.0,
                _mm_set_ps1(f32::from_bits(0xff_ff_ff_ff)),
            ))
        }

        #[cfg(vec3a_f32)]
        {
            Self(self.0.not())
        }
    }
}

#[cfg(not(target_arch = "spirv"))]
impl fmt::Debug for Vec3AMask {
    fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result {
        #[cfg(vec3a_sse2)]
        {
            let arr = self.as_ref();
            write!(f, "Vec3AMask({:#x}, {:#x}, {:#x})", arr[0], arr[1], arr[2])
        }

        #[cfg(vec3a_f32)]
        {
            write!(
                f,
                "Vec3AMask({:#x}, {:#x}, {:#x})",
                (self.0).0,
                (self.0).1,
                (self.0).2
            )
        }
    }
}

#[cfg(not(target_arch = "spirv"))]
impl fmt::Display for Vec3AMask {
    fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result {
        let arr = self.as_ref();
        write!(f, "[{}, {}, {}]", arr[0] != 0, arr[1] != 0, arr[2] != 0,)
    }
}

impl From<Vec3AMask> for [u32; 3] {
    #[inline]
    fn from(mask: Vec3AMask) -> Self {
        *mask.as_ref()
    }
}

#[cfg(vec3a_sse2)]
impl From<Vec3AMask> for __m128 {
    #[inline]
    fn from(t: Vec3AMask) -> Self {
        t.0
    }
}

impl AsRef<[u32; 3]> for Vec3AMask {
    #[inline]
    fn as_ref(&self) -> &[u32; 3] {
        unsafe { &*(self as *const Self as *const [u32; 3]) }
    }
}
