
---------- Begin Simulation Statistics ----------
host_inst_rate                                1025719                       # Simulator instruction rate (inst/s)
host_mem_usage                                 387552                       # Number of bytes of host memory used
host_seconds                                   171.30                       # Real time elapsed on the host
host_tick_rate                            13997434493                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   175709676                       # Number of instructions simulated
sim_seconds                                  2.397819                       # Number of seconds simulated
sim_ticks                                2397819010000                       # Number of ticks simulated
system.cpu00.dcache.LoadLockedReq_accesses::0       164278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total       164278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::0 10115.496873                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency  7115.496873                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_hits::0       149888                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total       149888                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_miss_latency    145562000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_rate::0     0.087595                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_misses::0        14390                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total        14390                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency    102392000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::0     0.087595                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_misses        14390                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.ReadReq_accesses::0      10571468                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total     10571468                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_avg_miss_latency::0 18047.322527                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency 15047.320372                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu00.dcache.ReadReq_hits::0           9179129                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total       9179129                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_miss_latency  25127991000                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_rate::0     0.131707                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_misses::0         1392339                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total      1392339                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_mshr_miss_latency  20950971000                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::0     0.131707                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_misses       1392339                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_uncacheable_latency    662054000                       # number of ReadReq MSHR uncacheable cycles
system.cpu00.dcache.StoreCondReq_accesses::0       123257                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total       123257                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_avg_miss_latency::0 34449.300943                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency 31548.795826                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_hits::0       101728                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total       101728                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_miss_latency    741659000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_rate::0     0.174668                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_misses::0        21529                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total        21529                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_mshr_miss_latency    677258000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::0     0.174165                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_misses        21467                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.WriteReq_accesses::0      4665382                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total      4665382                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_avg_miss_latency::0 52652.676925                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency 49652.676925                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu00.dcache.WriteReq_hits::0          4434296                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total      4434296                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_miss_latency  12167296500                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_rate::0     0.049532                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_misses::0         231086                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total       231086                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_mshr_miss_latency  11474038500                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_rate::0     0.049532                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_misses       231086                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_uncacheable_latency   1751813500                       # number of WriteReq MSHR uncacheable cycles
system.cpu00.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_refs                 9.027236                       # Average number of references to valid blocks.
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.demand_accesses::0       15236850                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total     15236850                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_avg_miss_latency::0 22973.212498                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency 19973.210650                       # average overall mshr miss latency
system.cpu00.dcache.demand_hits::0           13613425                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total       13613425                       # number of demand (read+write) hits
system.cpu00.dcache.demand_miss_latency   37295287500                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_rate::0      0.106546                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_misses::0          1623425                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total      1623425                       # number of demand (read+write) misses
system.cpu00.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_miss_latency  32425009500                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_rate::0     0.106546                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_misses        1623425                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.dcache.occ_%::0                 0.964999                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_%::1                -0.000029                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_blocks::0          988.158690                       # Average occupied blocks per context
system.cpu00.dcache.occ_blocks::1           -0.029361                       # Average occupied blocks per context
system.cpu00.dcache.overall_accesses::0      15236850                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total     15236850                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_avg_miss_latency::0 22973.212498                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency 19973.210650                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu00.dcache.overall_hits::0          13613425                       # number of overall hits
system.cpu00.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu00.dcache.overall_hits::total      13613425                       # number of overall hits
system.cpu00.dcache.overall_miss_latency  37295287500                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_rate::0     0.106546                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_misses::0         1623425                       # number of overall misses
system.cpu00.dcache.overall_misses::1               0                       # number of overall misses
system.cpu00.dcache.overall_misses::total      1623425                       # number of overall misses
system.cpu00.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_miss_latency  32425009500                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_rate::0     0.106546                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_misses       1623425                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_uncacheable_latency   2413867500                       # number of overall MSHR uncacheable cycles
system.cpu00.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.dcache.replacements              1529132                       # number of replacements
system.cpu00.dcache.sampled_refs              1529132                       # Sample count of references to valid blocks.
system.cpu00.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.dcache.tagsinuse              988.129328                       # Cycle average of tags in use
system.cpu00.dcache.total_refs               13803835                       # Total number of references to valid blocks.
system.cpu00.dcache.warmup_cycle            131345000                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.writebacks                 222950                       # number of writebacks
system.cpu00.dtb.data_accesses                   1550                       # DTB accesses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_hits                   15523184                       # DTB hits
system.cpu00.dtb.data_misses                       46                       # DTB misses
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.read_accesses                   1042                       # DTB read accesses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_hits                   10730759                       # DTB read hits
system.cpu00.dtb.read_misses                       44                       # DTB read misses
system.cpu00.dtb.write_accesses                   508                       # DTB write accesses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_hits                   4792425                       # DTB write hits
system.cpu00.dtb.write_misses                       2                       # DTB write misses
system.cpu00.icache.ReadReq_accesses::0      62034542                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total     62034542                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_avg_miss_latency::0 14980.484448                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency 11975.901220                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_hits::0          61528894                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total      61528894                       # number of ReadReq hits
system.cpu00.icache.ReadReq_miss_latency   7574852000                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_rate::0     0.008151                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_misses::0          505648                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total       505648                       # number of ReadReq misses
system.cpu00.icache.ReadReq_mshr_miss_latency   6055590500                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::0     0.008151                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_misses        505648                       # number of ReadReq MSHR misses
system.cpu00.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_refs               121.576493                       # Average number of references to valid blocks.
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.demand_accesses::0       62034542                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total     62034542                       # number of demand (read+write) accesses
system.cpu00.icache.demand_avg_miss_latency::0 14980.484448                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency 11975.901220                       # average overall mshr miss latency
system.cpu00.icache.demand_hits::0           61528894                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total       61528894                       # number of demand (read+write) hits
system.cpu00.icache.demand_miss_latency    7574852000                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_rate::0      0.008151                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_misses::0           505648                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total       505648                       # number of demand (read+write) misses
system.cpu00.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_miss_latency   6055590500                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_rate::0     0.008151                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_misses         505648                       # number of demand (read+write) MSHR misses
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.occ_%::0                 0.997879                       # Average percentage of cache occupancy
system.cpu00.icache.occ_blocks::0          510.913862                       # Average occupied blocks per context
system.cpu00.icache.overall_accesses::0      62034542                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total     62034542                       # number of overall (read+write) accesses
system.cpu00.icache.overall_avg_miss_latency::0 14980.484448                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency 11975.901220                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu00.icache.overall_hits::0          61528894                       # number of overall hits
system.cpu00.icache.overall_hits::1                 0                       # number of overall hits
system.cpu00.icache.overall_hits::total      61528894                       # number of overall hits
system.cpu00.icache.overall_miss_latency   7574852000                       # number of overall miss cycles
system.cpu00.icache.overall_miss_rate::0     0.008151                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_misses::0          505648                       # number of overall misses
system.cpu00.icache.overall_misses::1               0                       # number of overall misses
system.cpu00.icache.overall_misses::total       505648                       # number of overall misses
system.cpu00.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_miss_latency   6055590500                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_rate::0     0.008151                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_misses        505648                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu00.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.icache.replacements               505134                       # number of replacements
system.cpu00.icache.sampled_refs               505134                       # Sample count of references to valid blocks.
system.cpu00.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.icache.tagsinuse              510.913862                       # Cycle average of tags in use
system.cpu00.icache.total_refs               61412420                       # Total number of references to valid blocks.
system.cpu00.icache.warmup_cycle          24192609000                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.writebacks                      0                       # number of writebacks
system.cpu00.idle_fraction                   0.948450                       # Percentage of idle cycles
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.fetch_accesses               1537641                       # ITB accesses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_hits                   1537617                       # ITB hits
system.cpu00.itb.fetch_misses                      24                       # ITB misses
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu00.kern.callpal::wripir                1859      1.33%      1.34% # number of callpals executed
system.cpu00.kern.callpal::wrmces                   1      0.00%      1.34% # number of callpals executed
system.cpu00.kern.callpal::wrfen                    1      0.00%      1.34% # number of callpals executed
system.cpu00.kern.callpal::wrvptptr                 1      0.00%      1.34% # number of callpals executed
system.cpu00.kern.callpal::swpctx                2049      1.47%      2.81% # number of callpals executed
system.cpu00.kern.callpal::tbi                      1      0.00%      2.81% # number of callpals executed
system.cpu00.kern.callpal::wrent                    7      0.01%      2.81% # number of callpals executed
system.cpu00.kern.callpal::swpipl              126687     90.96%     93.77% # number of callpals executed
system.cpu00.kern.callpal::rdps                  5206      3.74%     97.51% # number of callpals executed
system.cpu00.kern.callpal::wrkgp                    1      0.00%     97.51% # number of callpals executed
system.cpu00.kern.callpal::rdusp                    2      0.00%     97.51% # number of callpals executed
system.cpu00.kern.callpal::whami                    2      0.00%     97.51% # number of callpals executed
system.cpu00.kern.callpal::rti                   3457      2.48%    100.00% # number of callpals executed
system.cpu00.kern.callpal::callsys                  4      0.00%    100.00% # number of callpals executed
system.cpu00.kern.callpal::imb                      2      0.00%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total               139281                       # number of callpals executed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.hwrei                   142634                       # number of hwrei instructions executed
system.cpu00.kern.inst.quiesce                   7313                       # number of quiesce instructions executed
system.cpu00.kern.ipl_count::0                  51717     38.76%     38.76% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    14      0.01%     38.77% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                  2439      1.83%     40.60% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                   829      0.62%     41.22% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                 78427     58.78%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total             133426                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                   51536     48.84%     48.84% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     14      0.01%     48.85% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                   2439      2.31%     51.16% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                    829      0.79%     51.95% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                  50708     48.05%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total              105526                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0           2348385551500     97.95%     97.95% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               6750000      0.00%     97.95% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22             994092000      0.04%     97.99% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30             644984500      0.03%     98.02% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31           47433481000      1.98%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total       2397464859000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                0.996500                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.646563                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.mode_good::kernel                 5                      
system.cpu00.kern.mode_good::user                   5                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch::kernel            5337                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 5                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch_good::kernel     0.000937                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel     2367987280000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user           16497000      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                   2050                       # number of times the context was actually changed
system.cpu00.kern.syscall::3                        1     33.33%     33.33% # number of syscalls executed
system.cpu00.kern.syscall::45                       1     33.33%     66.67% # number of syscalls executed
system.cpu00.kern.syscall::71                       1     33.33%    100.00% # number of syscalls executed
system.cpu00.kern.syscall::total                    3                       # number of syscalls executed
system.cpu00.not_idle_fraction               0.051550                       # Percentage of non-idle cycles
system.cpu00.numCycles                     4794929746                       # number of cpu cycles simulated
system.cpu00.num_insts                       62034496                       # Number of instructions executed
system.cpu00.num_refs                        15596939                       # Number of memory references
system.cpu01.dcache.LoadLockedReq_accesses::0        54112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total        54112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::0  7075.394361                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency  4075.394361                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_hits::0        38010                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total        38010                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_miss_latency    113928000                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_rate::0     0.297568                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_misses::0        16102                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total        16102                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency     65622000                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::0     0.297568                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_misses        16102                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.ReadReq_accesses::0       4638571                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total      4638571                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_avg_miss_latency::0  8217.018986                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency  5217.018986                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu01.dcache.ReadReq_hits::0           4403557                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total       4403557                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_miss_latency   1931114500                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_rate::0     0.050665                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_misses::0          235014                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total       235014                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_mshr_miss_latency   1226072500                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::0     0.050665                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_misses        235014                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_uncacheable_latency       524000                       # number of ReadReq MSHR uncacheable cycles
system.cpu01.dcache.StoreCondReq_accesses::0        50217                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total        50217                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_avg_miss_latency::0 21570.259466                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency 18635.534877                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_hits::0        23701                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total        23701                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_miss_latency    571957000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_rate::0     0.528028                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_misses::0        26516                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total        26516                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_mshr_miss_latency    492649000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::0     0.526435                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_misses        26436                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.WriteReq_accesses::0      2416655                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total      2416655                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_avg_miss_latency::0 44186.951417                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency 41186.951417                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu01.dcache.WriteReq_hits::0          2294864                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total      2294864                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_miss_latency   5381573000                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_rate::0     0.050397                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_misses::0         121791                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total       121791                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_mshr_miss_latency   5016200000                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_rate::0     0.050397                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_misses       121791                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_uncacheable_latency   1036623500                       # number of WriteReq MSHR uncacheable cycles
system.cpu01.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_refs                28.981595                       # Average number of references to valid blocks.
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.demand_accesses::0        7055226                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total      7055226                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_avg_miss_latency::0 20494.913188                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency 17494.913188                       # average overall mshr miss latency
system.cpu01.dcache.demand_hits::0            6698421                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total        6698421                       # number of demand (read+write) hits
system.cpu01.dcache.demand_miss_latency    7312687500                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_rate::0      0.050573                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_misses::0           356805                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total       356805                       # number of demand (read+write) misses
system.cpu01.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_miss_latency   6242272500                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_rate::0     0.050573                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_misses         356805                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dcache.occ_%::0                 0.570046                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_blocks::0          583.726679                       # Average occupied blocks per context
system.cpu01.dcache.overall_accesses::0       7055226                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total      7055226                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_avg_miss_latency::0 20494.913188                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency 17494.913188                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu01.dcache.overall_hits::0           6698421                       # number of overall hits
system.cpu01.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu01.dcache.overall_hits::total       6698421                       # number of overall hits
system.cpu01.dcache.overall_miss_latency   7312687500                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_rate::0     0.050573                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_misses::0          356805                       # number of overall misses
system.cpu01.dcache.overall_misses::1               0                       # number of overall misses
system.cpu01.dcache.overall_misses::total       356805                       # number of overall misses
system.cpu01.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_miss_latency   6242272500                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_rate::0     0.050573                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_misses        356805                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_uncacheable_latency   1037147500                       # number of overall MSHR uncacheable cycles
system.cpu01.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.dcache.replacements               218577                       # number of replacements
system.cpu01.dcache.sampled_refs               218577                       # Sample count of references to valid blocks.
system.cpu01.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.dcache.tagsinuse              583.726679                       # Cycle average of tags in use
system.cpu01.dcache.total_refs                6334710                       # Total number of references to valid blocks.
system.cpu01.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.writebacks                  53998                       # number of writebacks
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_hits                    7139580                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_hits                    4677023                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_hits                   2462557                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.icache.ReadReq_accesses::0      23444724                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total     23444724                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_avg_miss_latency::0 14423.661075                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency 11421.993154                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_hits::0          23226788                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total      23226788                       # number of ReadReq hits
system.cpu01.icache.ReadReq_miss_latency   3143435000                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_rate::0     0.009296                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_misses::0          217936                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total       217936                       # number of ReadReq misses
system.cpu01.icache.ReadReq_mshr_miss_latency   2489263500                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::0     0.009296                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_misses        217936                       # number of ReadReq MSHR misses
system.cpu01.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_refs                71.178794                       # Average number of references to valid blocks.
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.demand_accesses::0       23444724                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total     23444724                       # number of demand (read+write) accesses
system.cpu01.icache.demand_avg_miss_latency::0 14423.661075                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency 11421.993154                       # average overall mshr miss latency
system.cpu01.icache.demand_hits::0           23226788                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total       23226788                       # number of demand (read+write) hits
system.cpu01.icache.demand_miss_latency    3143435000                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_rate::0      0.009296                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_misses::0           217936                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total       217936                       # number of demand (read+write) misses
system.cpu01.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_miss_latency   2489263500                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_rate::0     0.009296                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_misses         217936                       # number of demand (read+write) MSHR misses
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.occ_%::0                 0.965143                       # Average percentage of cache occupancy
system.cpu01.icache.occ_blocks::0          494.153350                       # Average occupied blocks per context
system.cpu01.icache.overall_accesses::0      23444724                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total     23444724                       # number of overall (read+write) accesses
system.cpu01.icache.overall_avg_miss_latency::0 14423.661075                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency 11421.993154                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu01.icache.overall_hits::0          23226788                       # number of overall hits
system.cpu01.icache.overall_hits::1                 0                       # number of overall hits
system.cpu01.icache.overall_hits::total      23226788                       # number of overall hits
system.cpu01.icache.overall_miss_latency   3143435000                       # number of overall miss cycles
system.cpu01.icache.overall_miss_rate::0     0.009296                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_misses::0          217936                       # number of overall misses
system.cpu01.icache.overall_misses::1               0                       # number of overall misses
system.cpu01.icache.overall_misses::total       217936                       # number of overall misses
system.cpu01.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_miss_latency   2489263500                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_rate::0     0.009296                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_misses        217936                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu01.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.icache.replacements               217434                       # number of replacements
system.cpu01.icache.sampled_refs               217434                       # Sample count of references to valid blocks.
system.cpu01.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.icache.tagsinuse              494.153350                       # Cycle average of tags in use
system.cpu01.icache.total_refs               15476690                       # Total number of references to valid blocks.
system.cpu01.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.writebacks                      0                       # number of writebacks
system.cpu01.idle_fraction                   0.982409                       # Percentage of idle cycles
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.fetch_accesses               1102890                       # ITB accesses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_hits                   1102890                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu01.kern.callpal::wripir                1546      1.91%      1.92% # number of callpals executed
system.cpu01.kern.callpal::wrmces                   1      0.00%      1.92% # number of callpals executed
system.cpu01.kern.callpal::wrfen                    1      0.00%      1.92% # number of callpals executed
system.cpu01.kern.callpal::swpctx                3132      3.88%      5.80% # number of callpals executed
system.cpu01.kern.callpal::wrent                    7      0.01%      5.81% # number of callpals executed
system.cpu01.kern.callpal::swpipl               66314     82.13%     87.93% # number of callpals executed
system.cpu01.kern.callpal::rdps                  4862      6.02%     93.96% # number of callpals executed
system.cpu01.kern.callpal::wrkgp                    1      0.00%     93.96% # number of callpals executed
system.cpu01.kern.callpal::whami                    3      0.00%     93.96% # number of callpals executed
system.cpu01.kern.callpal::rti                   4876      6.04%    100.00% # number of callpals executed
system.cpu01.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                80745                       # number of callpals executed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.hwrei                    84819                       # number of hwrei instructions executed
system.cpu01.kern.inst.quiesce                   4157                       # number of quiesce instructions executed
system.cpu01.kern.ipl_count::0                  28276     37.57%     37.57% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                  2431      3.23%     40.80% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                  1641      2.18%     42.98% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                 42915     57.02%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total              75263                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                   27472     47.88%     47.88% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                   2431      4.24%     52.12% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                   1641      2.86%     54.98% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                  25831     45.02%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total               57375                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0           2348464317500     97.96%     97.96% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22             981992500      0.04%     98.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30             996749000      0.04%     98.04% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31           47020568000      1.96%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total       2397463627000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                0.971566                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.601911                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.mode_good::kernel              1564                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                1564                      
system.cpu01.kern.mode_switch::kernel            1593                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle              5614                       # number of protection mode switches
system.cpu01.kern.mode_switch_good::kernel     0.981795                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.278589                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel      32217928000      1.37%      1.37% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0      0.00%      1.37% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle       2324810499000     98.63%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                   3133                       # number of times the context was actually changed
system.cpu01.not_idle_fraction               0.017591                       # Percentage of non-idle cycles
system.cpu01.numCycles                     4794927282                       # number of cpu cycles simulated
system.cpu01.num_insts                       23444724                       # Number of instructions executed
system.cpu01.num_refs                         7175081                       # Number of memory references
system.cpu02.dcache.LoadLockedReq_accesses::0       105272                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total       105272                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::0  8645.616486                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency  5645.616486                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_hits::0        90957                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total        90957                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_miss_latency    123762000                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_rate::0     0.135981                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_misses::0        14315                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total        14315                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency     80817000                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::0     0.135981                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_misses        14315                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.ReadReq_accesses::0       4734136                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total      4734136                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_avg_miss_latency::0 13408.957561                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency 10408.881333                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu02.dcache.ReadReq_hits::0           4517682                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total       4517682                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_miss_latency   2902422500                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_rate::0     0.045722                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_misses::0          216454                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total       216454                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_mshr_miss_latency   2253044000                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::0     0.045722                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_misses        216454                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_uncacheable_latency    379318000                       # number of ReadReq MSHR uncacheable cycles
system.cpu02.dcache.StoreCondReq_accesses::0        77593                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total        77593                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_avg_miss_latency::0 24626.735551                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency 21698.510363                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_hits::0        52817                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total        52817                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_miss_latency    610152000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_rate::0     0.319307                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_misses::0        24776                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total        24776                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_mshr_miss_latency    536040000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::0     0.318379                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_misses        24704                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.WriteReq_accesses::0      2720779                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total      2720779                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_avg_miss_latency::0 36093.409760                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency 33093.409760                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu02.dcache.WriteReq_hits::0          2595867                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total      2595867                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_miss_latency   4508500000                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_rate::0     0.045910                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_misses::0         124912                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total       124912                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_mshr_miss_latency   4133764000                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_rate::0     0.045910                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_misses       124912                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_uncacheable_latency   1349680000                       # number of WriteReq MSHR uncacheable cycles
system.cpu02.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_refs                28.825285                       # Average number of references to valid blocks.
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.demand_accesses::0        7454915                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      7454915                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_avg_miss_latency::0 21709.609334                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency 18709.560999                       # average overall mshr miss latency
system.cpu02.dcache.demand_hits::0            7113549                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        7113549                       # number of demand (read+write) hits
system.cpu02.dcache.demand_miss_latency    7410922500                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_rate::0      0.045791                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_misses::0           341366                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       341366                       # number of demand (read+write) misses
system.cpu02.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_miss_latency   6386808000                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_rate::0     0.045791                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_misses         341366                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dcache.occ_%::0                 0.930420                       # Average percentage of cache occupancy
system.cpu02.dcache.occ_blocks::0          952.750556                       # Average occupied blocks per context
system.cpu02.dcache.overall_accesses::0       7454915                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      7454915                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_avg_miss_latency::0 21709.609334                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency 18709.560999                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu02.dcache.overall_hits::0           7113549                       # number of overall hits
system.cpu02.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu02.dcache.overall_hits::total       7113549                       # number of overall hits
system.cpu02.dcache.overall_miss_latency   7410922500                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_rate::0     0.045791                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_misses::0          341366                       # number of overall misses
system.cpu02.dcache.overall_misses::1               0                       # number of overall misses
system.cpu02.dcache.overall_misses::total       341366                       # number of overall misses
system.cpu02.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_miss_latency   6386808000                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_rate::0     0.045791                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_misses        341366                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_uncacheable_latency   1728998000                       # number of overall MSHR uncacheable cycles
system.cpu02.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.dcache.replacements               253790                       # number of replacements
system.cpu02.dcache.sampled_refs               253790                       # Sample count of references to valid blocks.
system.cpu02.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.dcache.tagsinuse              952.750556                       # Cycle average of tags in use
system.cpu02.dcache.total_refs                7315569                       # Total number of references to valid blocks.
system.cpu02.dcache.warmup_cycle         2354739828000                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.writebacks                 115016                       # number of writebacks
system.cpu02.dtb.data_accesses                 549122                       # DTB accesses
system.cpu02.dtb.data_acv                          56                       # DTB access violations
system.cpu02.dtb.data_hits                    7633527                       # DTB hits
system.cpu02.dtb.data_misses                     4627                       # DTB misses
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.read_accesses                 410715                       # DTB read accesses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_hits                    4831490                       # DTB read hits
system.cpu02.dtb.read_misses                     4190                       # DTB read misses
system.cpu02.dtb.write_accesses                138407                       # DTB write accesses
system.cpu02.dtb.write_acv                         56                       # DTB write access violations
system.cpu02.dtb.write_hits                   2802037                       # DTB write hits
system.cpu02.dtb.write_misses                     437                       # DTB write misses
system.cpu02.icache.ReadReq_accesses::0      24966796                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total     24966796                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_avg_miss_latency::0 15124.213585                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency 12122.239488                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_hits::0          24516970                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total      24516970                       # number of ReadReq hits
system.cpu02.icache.ReadReq_miss_latency   6803264500                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_rate::0     0.018017                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_misses::0          449826                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total       449826                       # number of ReadReq misses
system.cpu02.icache.ReadReq_mshr_miss_latency   5452898500                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::0     0.018017                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_misses        449826                       # number of ReadReq MSHR misses
system.cpu02.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_refs                54.477163                       # Average number of references to valid blocks.
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.demand_accesses::0       24966796                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total     24966796                       # number of demand (read+write) accesses
system.cpu02.icache.demand_avg_miss_latency::0 15124.213585                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency 12122.239488                       # average overall mshr miss latency
system.cpu02.icache.demand_hits::0           24516970                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total       24516970                       # number of demand (read+write) hits
system.cpu02.icache.demand_miss_latency    6803264500                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_rate::0      0.018017                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_misses::0           449826                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total       449826                       # number of demand (read+write) misses
system.cpu02.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_miss_latency   5452898500                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_rate::0     0.018017                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_misses         449826                       # number of demand (read+write) MSHR misses
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.occ_%::0                 0.971934                       # Average percentage of cache occupancy
system.cpu02.icache.occ_blocks::0          497.630045                       # Average occupied blocks per context
system.cpu02.icache.overall_accesses::0      24966796                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total     24966796                       # number of overall (read+write) accesses
system.cpu02.icache.overall_avg_miss_latency::0 15124.213585                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency 12122.239488                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu02.icache.overall_hits::0          24516970                       # number of overall hits
system.cpu02.icache.overall_hits::1                 0                       # number of overall hits
system.cpu02.icache.overall_hits::total      24516970                       # number of overall hits
system.cpu02.icache.overall_miss_latency   6803264500                       # number of overall miss cycles
system.cpu02.icache.overall_miss_rate::0     0.018017                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_misses::0          449826                       # number of overall misses
system.cpu02.icache.overall_misses::1               0                       # number of overall misses
system.cpu02.icache.overall_misses::total       449826                       # number of overall misses
system.cpu02.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_miss_latency   5452898500                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_rate::0     0.018017                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_misses        449826                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu02.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.icache.replacements               449211                       # number of replacements
system.cpu02.icache.sampled_refs               449211                       # Sample count of references to valid blocks.
system.cpu02.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.icache.tagsinuse              497.630045                       # Cycle average of tags in use
system.cpu02.icache.total_refs               24471741                       # Total number of references to valid blocks.
system.cpu02.icache.warmup_cycle         2352480895000                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.writebacks                      0                       # number of writebacks
system.cpu02.idle_fraction                   0.979782                       # Percentage of idle cycles
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.fetch_accesses               2683289                       # ITB accesses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_hits                   2680912                       # ITB hits
system.cpu02.itb.fetch_misses                    2377                       # ITB misses
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu02.kern.callpal::wripir                 862      0.79%      0.80% # number of callpals executed
system.cpu02.kern.callpal::wrmces                   1      0.00%      0.80% # number of callpals executed
system.cpu02.kern.callpal::wrfen                    1      0.00%      0.80% # number of callpals executed
system.cpu02.kern.callpal::swpctx                1804      1.66%      2.46% # number of callpals executed
system.cpu02.kern.callpal::tbi                     12      0.01%      2.47% # number of callpals executed
system.cpu02.kern.callpal::wrent                    7      0.01%      2.48% # number of callpals executed
system.cpu02.kern.callpal::swpipl               94917     87.54%     90.01% # number of callpals executed
system.cpu02.kern.callpal::rdps                  5863      5.41%     95.42% # number of callpals executed
system.cpu02.kern.callpal::wrkgp                    1      0.00%     95.42% # number of callpals executed
system.cpu02.kern.callpal::wrusp                    2      0.00%     95.42% # number of callpals executed
system.cpu02.kern.callpal::rdusp                    6      0.01%     95.43% # number of callpals executed
system.cpu02.kern.callpal::whami                    3      0.00%     95.43% # number of callpals executed
system.cpu02.kern.callpal::rti                   4636      4.28%     99.71% # number of callpals executed
system.cpu02.kern.callpal::callsys                210      0.19%     99.90% # number of callpals executed
system.cpu02.kern.callpal::imb                    106      0.10%    100.00% # number of callpals executed
system.cpu02.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total               108433                       # number of callpals executed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.hwrei                   118898                       # number of hwrei instructions executed
system.cpu02.kern.inst.quiesce                   4548                       # number of quiesce instructions executed
system.cpu02.kern.ipl_count::0                  35207     34.20%     34.20% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                   234      0.23%     34.42% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                  2430      2.36%     36.78% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                   740      0.72%     37.50% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                 64346     62.50%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total             102957                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                   34569     48.14%     48.14% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                    234      0.33%     48.47% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                   2430      3.38%     51.85% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                    740      1.03%     52.88% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                  33831     47.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total               71804                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0           2347873440000     97.93%     97.93% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21             121418000      0.01%     97.94% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22             969559000      0.04%     97.98% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30             510020500      0.02%     98.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31           47989161500      2.00%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total       2397463599000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                0.981879                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.525767                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.mode_good::kernel               598                      
system.cpu02.kern.mode_good::user                 598                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch::kernel            5813                       # number of protection mode switches
system.cpu02.kern.mode_switch::user               598                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch_good::kernel     0.102873                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel     2388893108000     99.88%     99.88% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user         2803379000      0.12%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                   1805                       # number of times the context was actually changed
system.cpu02.kern.syscall::2                        6      4.80%      4.80% # number of syscalls executed
system.cpu02.kern.syscall::3                       12      9.60%     14.40% # number of syscalls executed
system.cpu02.kern.syscall::4                        4      3.20%     17.60% # number of syscalls executed
system.cpu02.kern.syscall::6                       12      9.60%     27.20% # number of syscalls executed
system.cpu02.kern.syscall::17                       8      6.40%     33.60% # number of syscalls executed
system.cpu02.kern.syscall::19                       7      5.60%     39.20% # number of syscalls executed
system.cpu02.kern.syscall::20                       3      2.40%     41.60% # number of syscalls executed
system.cpu02.kern.syscall::23                       1      0.80%     42.40% # number of syscalls executed
system.cpu02.kern.syscall::24                       3      2.40%     44.80% # number of syscalls executed
system.cpu02.kern.syscall::33                       6      4.80%     49.60% # number of syscalls executed
system.cpu02.kern.syscall::45                      20     16.00%     65.60% # number of syscalls executed
system.cpu02.kern.syscall::47                       3      2.40%     68.00% # number of syscalls executed
system.cpu02.kern.syscall::48                       3      2.40%     70.40% # number of syscalls executed
system.cpu02.kern.syscall::54                       3      2.40%     72.80% # number of syscalls executed
system.cpu02.kern.syscall::58                       1      0.80%     73.60% # number of syscalls executed
system.cpu02.kern.syscall::71                      16     12.80%     86.40% # number of syscalls executed
system.cpu02.kern.syscall::73                       3      2.40%     88.80% # number of syscalls executed
system.cpu02.kern.syscall::74                       4      3.20%     92.00% # number of syscalls executed
system.cpu02.kern.syscall::87                       1      0.80%     92.80% # number of syscalls executed
system.cpu02.kern.syscall::90                       1      0.80%     93.60% # number of syscalls executed
system.cpu02.kern.syscall::92                       4      3.20%     96.80% # number of syscalls executed
system.cpu02.kern.syscall::97                       1      0.80%     97.60% # number of syscalls executed
system.cpu02.kern.syscall::98                       1      0.80%     98.40% # number of syscalls executed
system.cpu02.kern.syscall::132                      1      0.80%     99.20% # number of syscalls executed
system.cpu02.kern.syscall::144                      1      0.80%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                  125                       # number of syscalls executed
system.cpu02.not_idle_fraction               0.020218                       # Percentage of non-idle cycles
system.cpu02.numCycles                     4794927226                       # number of cpu cycles simulated
system.cpu02.num_insts                       24962113                       # Number of instructions executed
system.cpu02.num_refs                         7669193                       # Number of memory references
system.cpu03.dcache.LoadLockedReq_accesses::0        37986                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total        37986                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::0 10310.856865                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency  7310.856865                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_hits::0        33878                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total        33878                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_miss_latency     42357000                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_rate::0     0.108145                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_misses::0         4108                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total         4108                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency     30033000                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::0     0.108145                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_misses         4108                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.ReadReq_accesses::0       1756025                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total      1756025                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_avg_miss_latency::0 12933.760404                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency  9933.665984                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu03.dcache.ReadReq_hits::0           1687184                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total       1687184                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_miss_latency    890373000                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_rate::0     0.039203                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_misses::0           68841                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total        68841                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_mshr_miss_latency    683843500                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::0     0.039203                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_misses         68841                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_uncacheable_latency     28284500                       # number of ReadReq MSHR uncacheable cycles
system.cpu03.dcache.StoreCondReq_accesses::0        25754                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total        25754                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_avg_miss_latency::0 25855.824176                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency 23330.349150                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_hits::0        18929                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total        18929                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_miss_latency    176466000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_rate::0     0.265007                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_misses::0         6825                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total         6825                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_mshr_miss_latency    156360000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::0     0.260231                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_misses         6702                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.WriteReq_accesses::0       980438                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total       980438                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_avg_miss_latency::0 38731.708754                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency 35731.708754                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu03.dcache.WriteReq_hits::0           946501                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total       946501                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_miss_latency   1314438000                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_rate::0     0.034614                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_misses::0          33937                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total        33937                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_mshr_miss_latency   1212627000                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_rate::0     0.034614                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_misses        33937                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_uncacheable_latency    761708000                       # number of WriteReq MSHR uncacheable cycles
system.cpu03.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_refs                38.603135                       # Average number of references to valid blocks.
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.demand_accesses::0        2736463                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      2736463                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_avg_miss_latency::0 21452.168752                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency 18452.105509                       # average overall mshr miss latency
system.cpu03.dcache.demand_hits::0            2633685                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        2633685                       # number of demand (read+write) hits
system.cpu03.dcache.demand_miss_latency    2204811000                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_rate::0      0.037559                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_misses::0           102778                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total       102778                       # number of demand (read+write) misses
system.cpu03.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_miss_latency   1896470500                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_rate::0     0.037559                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_misses         102778                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dcache.occ_%::0                 0.872419                       # Average percentage of cache occupancy
system.cpu03.dcache.occ_blocks::0          893.356558                       # Average occupied blocks per context
system.cpu03.dcache.overall_accesses::0       2736463                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      2736463                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_avg_miss_latency::0 21452.168752                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency 18452.105509                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu03.dcache.overall_hits::0           2633685                       # number of overall hits
system.cpu03.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu03.dcache.overall_hits::total       2633685                       # number of overall hits
system.cpu03.dcache.overall_miss_latency   2204811000                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_rate::0     0.037559                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_misses::0          102778                       # number of overall misses
system.cpu03.dcache.overall_misses::1               0                       # number of overall misses
system.cpu03.dcache.overall_misses::total       102778                       # number of overall misses
system.cpu03.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_miss_latency   1896470500                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_rate::0     0.037559                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_misses        102778                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_uncacheable_latency    789992500                       # number of overall MSHR uncacheable cycles
system.cpu03.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.dcache.replacements                67935                       # number of replacements
system.cpu03.dcache.sampled_refs                67935                       # Sample count of references to valid blocks.
system.cpu03.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.dcache.tagsinuse              893.356558                       # Cycle average of tags in use
system.cpu03.dcache.total_refs                2622504                       # Total number of references to valid blocks.
system.cpu03.dcache.warmup_cycle         2367404344000                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.writebacks                  27849                       # number of writebacks
system.cpu03.dtb.data_accesses                  37734                       # DTB accesses
system.cpu03.dtb.data_acv                         125                       # DTB access violations
system.cpu03.dtb.data_hits                    2797084                       # DTB hits
system.cpu03.dtb.data_misses                     2692                       # DTB misses
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.read_accesses                  25874                       # DTB read accesses
system.cpu03.dtb.read_acv                          72                       # DTB read access violations
system.cpu03.dtb.read_hits                    1788889                       # DTB read hits
system.cpu03.dtb.read_misses                     2430                       # DTB read misses
system.cpu03.dtb.write_accesses                 11860                       # DTB write accesses
system.cpu03.dtb.write_acv                         53                       # DTB write access violations
system.cpu03.dtb.write_hits                   1008195                       # DTB write hits
system.cpu03.dtb.write_misses                     262                       # DTB write misses
system.cpu03.icache.ReadReq_accesses::0       8511410                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total      8511410                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_avg_miss_latency::0 15421.093166                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency 12419.899196                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_hits::0           8401692                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total       8401692                       # number of ReadReq hits
system.cpu03.icache.ReadReq_miss_latency   1691971500                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_rate::0     0.012891                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_misses::0          109718                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total       109718                       # number of ReadReq misses
system.cpu03.icache.ReadReq_mshr_miss_latency   1362686500                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::0     0.012891                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_misses        109718                       # number of ReadReq MSHR misses
system.cpu03.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_refs                76.427650                       # Average number of references to valid blocks.
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.demand_accesses::0        8511410                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total      8511410                       # number of demand (read+write) accesses
system.cpu03.icache.demand_avg_miss_latency::0 15421.093166                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency 12419.899196                       # average overall mshr miss latency
system.cpu03.icache.demand_hits::0            8401692                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total        8401692                       # number of demand (read+write) hits
system.cpu03.icache.demand_miss_latency    1691971500                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_rate::0      0.012891                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_misses::0           109718                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total       109718                       # number of demand (read+write) misses
system.cpu03.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_miss_latency   1362686500                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_rate::0     0.012891                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_misses         109718                       # number of demand (read+write) MSHR misses
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.occ_%::0                 0.967155                       # Average percentage of cache occupancy
system.cpu03.icache.occ_blocks::0          495.183208                       # Average occupied blocks per context
system.cpu03.icache.overall_accesses::0       8511410                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total      8511410                       # number of overall (read+write) accesses
system.cpu03.icache.overall_avg_miss_latency::0 15421.093166                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency 12419.899196                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu03.icache.overall_hits::0           8401692                       # number of overall hits
system.cpu03.icache.overall_hits::1                 0                       # number of overall hits
system.cpu03.icache.overall_hits::total       8401692                       # number of overall hits
system.cpu03.icache.overall_miss_latency   1691971500                       # number of overall miss cycles
system.cpu03.icache.overall_miss_rate::0     0.012891                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_misses::0          109718                       # number of overall misses
system.cpu03.icache.overall_misses::1               0                       # number of overall misses
system.cpu03.icache.overall_misses::total       109718                       # number of overall misses
system.cpu03.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_miss_latency   1362686500                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_rate::0     0.012891                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_misses        109718                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu03.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.icache.replacements               109192                       # number of replacements
system.cpu03.icache.sampled_refs               109192                       # Sample count of references to valid blocks.
system.cpu03.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.icache.tagsinuse              495.183208                       # Cycle average of tags in use
system.cpu03.icache.total_refs                8345288                       # Total number of references to valid blocks.
system.cpu03.icache.warmup_cycle         2359759480000                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.writebacks                      0                       # number of writebacks
system.cpu03.idle_fraction                   0.993326                       # Percentage of idle cycles
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.fetch_accesses                880243                       # ITB accesses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_hits                    879257                       # ITB hits
system.cpu03.itb.fetch_misses                     986                       # ITB misses
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu03.kern.callpal::wripir                 136      0.24%      0.25% # number of callpals executed
system.cpu03.kern.callpal::wrmces                   1      0.00%      0.25% # number of callpals executed
system.cpu03.kern.callpal::wrfen                    1      0.00%      0.25% # number of callpals executed
system.cpu03.kern.callpal::swpctx                 721      1.29%      1.54% # number of callpals executed
system.cpu03.kern.callpal::tbi                     29      0.05%      1.59% # number of callpals executed
system.cpu03.kern.callpal::wrent                    7      0.01%      1.61% # number of callpals executed
system.cpu03.kern.callpal::swpipl               46369     83.06%     84.67% # number of callpals executed
system.cpu03.kern.callpal::rdps                  5120      9.17%     93.84% # number of callpals executed
system.cpu03.kern.callpal::wrkgp                    1      0.00%     93.84% # number of callpals executed
system.cpu03.kern.callpal::wrusp                    1      0.00%     93.84% # number of callpals executed
system.cpu03.kern.callpal::rdusp                    1      0.00%     93.85% # number of callpals executed
system.cpu03.kern.callpal::whami                    3      0.01%     93.85% # number of callpals executed
system.cpu03.kern.callpal::rti                   3303      5.92%     99.77% # number of callpals executed
system.cpu03.kern.callpal::callsys                106      0.19%     99.96% # number of callpals executed
system.cpu03.kern.callpal::imb                     22      0.04%    100.00% # number of callpals executed
system.cpu03.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                55823                       # number of callpals executed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.hwrei                    62307                       # number of hwrei instructions executed
system.cpu03.kern.inst.quiesce                   2946                       # number of quiesce instructions executed
system.cpu03.kern.ipl_count::0                  16137     30.82%     30.82% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                  2430      4.64%     35.47% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                   249      0.48%     35.94% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                 33536     64.06%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total              52352                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                   16001     46.47%     46.47% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                   2430      7.06%     53.53% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                    249      0.72%     54.25% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                  15752     45.75%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total               34432                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0           2363029110500     98.56%     98.56% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22             951606500      0.04%     98.60% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30             165576000      0.01%     98.61% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31           33317150000      1.39%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total       2397463443000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                0.991572                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.469704                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.mode_good::kernel               488                      
system.cpu03.kern.mode_good::user                 488                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch::kernel            3894                       # number of protection mode switches
system.cpu03.kern.mode_switch::user               488                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch_good::kernel     0.125321                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel     2391465544000     99.99%     99.99% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user          357051000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                    722                       # number of times the context was actually changed
system.cpu03.kern.syscall::2                        1      1.61%      1.61% # number of syscalls executed
system.cpu03.kern.syscall::3                        3      4.84%      6.45% # number of syscalls executed
system.cpu03.kern.syscall::6                       15     24.19%     30.65% # number of syscalls executed
system.cpu03.kern.syscall::12                       1      1.61%     32.26% # number of syscalls executed
system.cpu03.kern.syscall::17                       1      1.61%     33.87% # number of syscalls executed
system.cpu03.kern.syscall::33                       1      1.61%     35.48% # number of syscalls executed
system.cpu03.kern.syscall::41                       2      3.23%     38.71% # number of syscalls executed
system.cpu03.kern.syscall::45                      10     16.13%     54.84% # number of syscalls executed
system.cpu03.kern.syscall::48                       5      8.06%     62.90% # number of syscalls executed
system.cpu03.kern.syscall::54                       6      9.68%     72.58% # number of syscalls executed
system.cpu03.kern.syscall::59                       4      6.45%     79.03% # number of syscalls executed
system.cpu03.kern.syscall::71                       6      9.68%     88.71% # number of syscalls executed
system.cpu03.kern.syscall::74                       2      3.23%     91.94% # number of syscalls executed
system.cpu03.kern.syscall::90                       1      1.61%     93.55% # number of syscalls executed
system.cpu03.kern.syscall::92                       2      3.23%     96.77% # number of syscalls executed
system.cpu03.kern.syscall::147                      2      3.23%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                   62                       # number of syscalls executed
system.cpu03.not_idle_fraction               0.006674                       # Percentage of non-idle cycles
system.cpu03.numCycles                     4794926914                       # number of cpu cycles simulated
system.cpu03.num_insts                        8508593                       # Number of instructions executed
system.cpu03.num_refs                         2813011                       # Number of memory references
system.cpu04.dcache.LoadLockedReq_accesses::0        24036                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total        24036                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::0 18579.104478                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency 15579.104478                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_hits::0        22696                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total        22696                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_miss_latency     24896000                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_rate::0     0.055750                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_misses::0         1340                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total         1340                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency     20876000                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::0     0.055750                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_misses         1340                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.ReadReq_accesses::0       1412492                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total      1412492                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_avg_miss_latency::0 18980.575817                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency 15980.575817                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu04.dcache.ReadReq_hits::0           1363275                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total       1363275                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_miss_latency    934167000                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_rate::0     0.034844                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_misses::0           49217                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total        49217                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_mshr_miss_latency    786516000                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::0     0.034844                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_misses         49217                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_uncacheable_latency     10545000                       # number of ReadReq MSHR uncacheable cycles
system.cpu04.dcache.StoreCondReq_accesses::0        14631                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total        14631                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_avg_miss_latency::0 42586.484312                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency 41784.263959                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_hits::0        12145                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total        12145                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_miss_latency    105870000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_rate::0     0.169913                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_misses::0         2486                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total         2486                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_mshr_miss_latency     98778000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::0     0.161575                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_misses         2364                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.WriteReq_accesses::0       762904                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total       762904                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_avg_miss_latency::0 53329.929768                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency 50329.929768                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu04.dcache.WriteReq_hits::0           744394                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total       744394                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_miss_latency    987137000                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_rate::0     0.024263                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_misses::0          18510                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total        18510                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_mshr_miss_latency    931607000                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_rate::0     0.024263                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_misses        18510                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_uncacheable_latency    657636500                       # number of WriteReq MSHR uncacheable cycles
system.cpu04.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_refs                42.251454                       # Average number of references to valid blocks.
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.demand_accesses::0        2175396                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total      2175396                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_avg_miss_latency::0 28368.361215                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency 25368.361215                       # average overall mshr miss latency
system.cpu04.dcache.demand_hits::0            2107669                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total        2107669                       # number of demand (read+write) hits
system.cpu04.dcache.demand_miss_latency    1921304000                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_rate::0      0.031133                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_misses::0            67727                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total        67727                       # number of demand (read+write) misses
system.cpu04.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_miss_latency   1718123000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_rate::0     0.031133                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_misses          67727                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dcache.occ_%::0                 0.474055                       # Average percentage of cache occupancy
system.cpu04.dcache.occ_blocks::0          485.432190                       # Average occupied blocks per context
system.cpu04.dcache.overall_accesses::0       2175396                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total      2175396                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_avg_miss_latency::0 28368.361215                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency 25368.361215                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu04.dcache.overall_hits::0           2107669                       # number of overall hits
system.cpu04.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu04.dcache.overall_hits::total       2107669                       # number of overall hits
system.cpu04.dcache.overall_miss_latency   1921304000                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_rate::0     0.031133                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_misses::0           67727                       # number of overall misses
system.cpu04.dcache.overall_misses::1               0                       # number of overall misses
system.cpu04.dcache.overall_misses::total        67727                       # number of overall misses
system.cpu04.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_miss_latency   1718123000                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_rate::0     0.031133                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_misses         67727                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_uncacheable_latency    668181500                       # number of overall MSHR uncacheable cycles
system.cpu04.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.dcache.replacements                49850                       # number of replacements
system.cpu04.dcache.sampled_refs                49850                       # Sample count of references to valid blocks.
system.cpu04.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.dcache.tagsinuse              485.432190                       # Cycle average of tags in use
system.cpu04.dcache.total_refs                2106235                       # Total number of references to valid blocks.
system.cpu04.dcache.warmup_cycle         2368857052000                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.writebacks                  17994                       # number of writebacks
system.cpu04.dtb.data_accesses                 303707                       # DTB accesses
system.cpu04.dtb.data_acv                          51                       # DTB access violations
system.cpu04.dtb.data_hits                    2212932                       # DTB hits
system.cpu04.dtb.data_misses                     3483                       # DTB misses
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.read_accesses                 211522                       # DTB read accesses
system.cpu04.dtb.read_acv                          14                       # DTB read access violations
system.cpu04.dtb.read_hits                    1433226                       # DTB read hits
system.cpu04.dtb.read_misses                     3189                       # DTB read misses
system.cpu04.dtb.write_accesses                 92185                       # DTB write accesses
system.cpu04.dtb.write_acv                         37                       # DTB write access violations
system.cpu04.dtb.write_hits                    779706                       # DTB write hits
system.cpu04.dtb.write_misses                     294                       # DTB write misses
system.cpu04.icache.ReadReq_accesses::0       6654413                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total      6654413                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_avg_miss_latency::0 17343.802112                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency 14342.704280                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_hits::0           6618433                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total       6618433                       # number of ReadReq hits
system.cpu04.icache.ReadReq_miss_latency    624030000                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_rate::0     0.005407                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_misses::0           35980                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total        35980                       # number of ReadReq misses
system.cpu04.icache.ReadReq_mshr_miss_latency    516050500                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::0     0.005407                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_misses         35980                       # number of ReadReq MSHR misses
system.cpu04.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_refs               186.083893                       # Average number of references to valid blocks.
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.demand_accesses::0        6654413                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total      6654413                       # number of demand (read+write) accesses
system.cpu04.icache.demand_avg_miss_latency::0 17343.802112                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency 14342.704280                       # average overall mshr miss latency
system.cpu04.icache.demand_hits::0            6618433                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total        6618433                       # number of demand (read+write) hits
system.cpu04.icache.demand_miss_latency     624030000                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_rate::0      0.005407                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_misses::0            35980                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total        35980                       # number of demand (read+write) misses
system.cpu04.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_miss_latency    516050500                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_rate::0     0.005407                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_misses          35980                       # number of demand (read+write) MSHR misses
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.occ_%::0                 0.794692                       # Average percentage of cache occupancy
system.cpu04.icache.occ_blocks::0          406.882524                       # Average occupied blocks per context
system.cpu04.icache.overall_accesses::0       6654413                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total      6654413                       # number of overall (read+write) accesses
system.cpu04.icache.overall_avg_miss_latency::0 17343.802112                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency 14342.704280                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu04.icache.overall_hits::0           6618433                       # number of overall hits
system.cpu04.icache.overall_hits::1                 0                       # number of overall hits
system.cpu04.icache.overall_hits::total       6618433                       # number of overall hits
system.cpu04.icache.overall_miss_latency    624030000                       # number of overall miss cycles
system.cpu04.icache.overall_miss_rate::0     0.005407                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_misses::0           35980                       # number of overall misses
system.cpu04.icache.overall_misses::1               0                       # number of overall misses
system.cpu04.icache.overall_misses::total        35980                       # number of overall misses
system.cpu04.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_miss_latency    516050500                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_rate::0     0.005407                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_misses         35980                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu04.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.icache.replacements                35426                       # number of replacements
system.cpu04.icache.sampled_refs                35426                       # Sample count of references to valid blocks.
system.cpu04.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.icache.tagsinuse              406.882524                       # Cycle average of tags in use
system.cpu04.icache.total_refs                6592208                       # Total number of references to valid blocks.
system.cpu04.icache.warmup_cycle         2369076903000                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.writebacks                      0                       # number of writebacks
system.cpu04.idle_fraction                   0.994948                       # Percentage of idle cycles
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.fetch_accesses               1529302                       # ITB accesses
system.cpu04.itb.fetch_acv                          1                       # ITB acv
system.cpu04.itb.fetch_hits                   1527959                       # ITB hits
system.cpu04.itb.fetch_misses                    1343                       # ITB misses
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu04.kern.callpal::wripir                  46      0.11%      0.11% # number of callpals executed
system.cpu04.kern.callpal::wrmces                   1      0.00%      0.11% # number of callpals executed
system.cpu04.kern.callpal::wrfen                    1      0.00%      0.11% # number of callpals executed
system.cpu04.kern.callpal::swpctx                 374      0.86%      0.97% # number of callpals executed
system.cpu04.kern.callpal::tbi                     13      0.03%      1.00% # number of callpals executed
system.cpu04.kern.callpal::wrent                    7      0.02%      1.02% # number of callpals executed
system.cpu04.kern.callpal::swpipl               35011     80.43%     81.45% # number of callpals executed
system.cpu04.kern.callpal::rdps                  4902     11.26%     92.71% # number of callpals executed
system.cpu04.kern.callpal::wrkgp                    1      0.00%     92.71% # number of callpals executed
system.cpu04.kern.callpal::wrusp                    3      0.01%     92.72% # number of callpals executed
system.cpu04.kern.callpal::whami                    3      0.01%     92.72% # number of callpals executed
system.cpu04.kern.callpal::rti                   2990      6.87%     99.59% # number of callpals executed
system.cpu04.kern.callpal::callsys                131      0.30%     99.89% # number of callpals executed
system.cpu04.kern.callpal::imb                     45      0.10%    100.00% # number of callpals executed
system.cpu04.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                43530                       # number of callpals executed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.hwrei                    50926                       # number of hwrei instructions executed
system.cpu04.kern.inst.quiesce                   2722                       # number of quiesce instructions executed
system.cpu04.kern.ipl_count::0                  11281     27.84%     27.84% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                  2429      5.99%     33.84% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    87      0.21%     34.05% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                 26721     65.95%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total              40518                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                   11271     45.14%     45.14% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                   2429      9.73%     54.86% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     87      0.35%     55.21% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                  11184     44.79%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total               24971                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0           2365922594000     98.68%     98.68% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22             942802000      0.04%     98.72% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30              58336000      0.00%     98.73% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31           30545964000      1.27%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total       2397469696000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                0.999114                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.418547                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.mode_good::kernel               465                      
system.cpu04.kern.mode_good::user                 465                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch::kernel            3366                       # number of protection mode switches
system.cpu04.kern.mode_switch::user               465                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch_good::kernel     0.138146                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel     2391642258000     99.93%     99.93% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user         1762316000      0.07%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                    375                       # number of times the context was actually changed
system.cpu04.kern.syscall::3                       10      9.90%      9.90% # number of syscalls executed
system.cpu04.kern.syscall::6                       10      9.90%     19.80% # number of syscalls executed
system.cpu04.kern.syscall::15                       1      0.99%     20.79% # number of syscalls executed
system.cpu04.kern.syscall::17                       5      4.95%     25.74% # number of syscalls executed
system.cpu04.kern.syscall::20                       1      0.99%     26.73% # number of syscalls executed
system.cpu04.kern.syscall::23                       3      2.97%     29.70% # number of syscalls executed
system.cpu04.kern.syscall::24                       3      2.97%     32.67% # number of syscalls executed
system.cpu04.kern.syscall::33                       3      2.97%     35.64% # number of syscalls executed
system.cpu04.kern.syscall::45                      18     17.82%     53.47% # number of syscalls executed
system.cpu04.kern.syscall::47                       3      2.97%     56.44% # number of syscalls executed
system.cpu04.kern.syscall::59                       2      1.98%     58.42% # number of syscalls executed
system.cpu04.kern.syscall::71                      27     26.73%     85.15% # number of syscalls executed
system.cpu04.kern.syscall::74                       9      8.91%     94.06% # number of syscalls executed
system.cpu04.kern.syscall::92                       1      0.99%     95.05% # number of syscalls executed
system.cpu04.kern.syscall::97                       1      0.99%     96.04% # number of syscalls executed
system.cpu04.kern.syscall::98                       1      0.99%     97.03% # number of syscalls executed
system.cpu04.kern.syscall::132                      3      2.97%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                  101                       # number of syscalls executed
system.cpu04.not_idle_fraction               0.005052                       # Percentage of non-idle cycles
system.cpu04.numCycles                     4794939420                       # number of cpu cycles simulated
system.cpu04.num_insts                        6650879                       # Number of instructions executed
system.cpu04.num_refs                         2224497                       # Number of memory references
system.cpu05.dcache.LoadLockedReq_accesses::0        33592                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total        33592                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::0 19337.006428                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency 16337.006428                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_hits::0        32503                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total        32503                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_miss_latency     21058000                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_rate::0     0.032418                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_misses::0         1089                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total         1089                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency     17791000                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::0     0.032418                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_misses         1089                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.ReadReq_accesses::0       1216884                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total      1216884                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_avg_miss_latency::0 16438.298166                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency 13438.298166                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu05.dcache.ReadReq_hits::0           1180629                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total       1180629                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_miss_latency    595970500                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_rate::0     0.029793                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_misses::0           36255                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total        36255                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_mshr_miss_latency    487205500                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::0     0.029793                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_misses         36255                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_uncacheable_latency       504000                       # number of ReadReq MSHR uncacheable cycles
system.cpu05.dcache.StoreCondReq_accesses::0        11541                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total        11541                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_avg_miss_latency::0 40628.014366                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency 40603.524229                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_hits::0         9592                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total         9592                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_miss_latency     79184000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_rate::0     0.168876                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_misses::0         1949                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total         1949                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_mshr_miss_latency     73736000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::0     0.157352                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_misses         1816                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.WriteReq_accesses::0       644878                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total       644878                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_avg_miss_latency::0 54155.563967                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency 51155.563967                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu05.dcache.WriteReq_hits::0           634310                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total       634310                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_miss_latency    572316000                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_rate::0     0.016388                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_misses::0          10568                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total        10568                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_mshr_miss_latency    540612000                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_rate::0     0.016388                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_misses        10568                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_uncacheable_latency    632979500                       # number of WriteReq MSHR uncacheable cycles
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_refs                60.084373                       # Average number of references to valid blocks.
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.demand_accesses::0        1861762                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total      1861762                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_avg_miss_latency::0 24951.124447                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency 21951.124447                       # average overall mshr miss latency
system.cpu05.dcache.demand_hits::0            1814939                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total        1814939                       # number of demand (read+write) hits
system.cpu05.dcache.demand_miss_latency    1168286500                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_rate::0      0.025150                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_misses::0            46823                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total        46823                       # number of demand (read+write) misses
system.cpu05.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_miss_latency   1027817500                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_rate::0     0.025150                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_misses          46823                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dcache.occ_%::0                 0.464228                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_%::1                -0.000009                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_blocks::0          475.369305                       # Average occupied blocks per context
system.cpu05.dcache.occ_blocks::1           -0.008825                       # Average occupied blocks per context
system.cpu05.dcache.overall_accesses::0       1861762                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total      1861762                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_avg_miss_latency::0 24951.124447                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency 21951.124447                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu05.dcache.overall_hits::0           1814939                       # number of overall hits
system.cpu05.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu05.dcache.overall_hits::total       1814939                       # number of overall hits
system.cpu05.dcache.overall_miss_latency   1168286500                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_rate::0     0.025150                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_misses::0           46823                       # number of overall misses
system.cpu05.dcache.overall_misses::1               0                       # number of overall misses
system.cpu05.dcache.overall_misses::total        46823                       # number of overall misses
system.cpu05.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_miss_latency   1027817500                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_rate::0     0.025150                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_misses         46823                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_uncacheable_latency    633483500                       # number of overall MSHR uncacheable cycles
system.cpu05.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.dcache.replacements                30697                       # number of replacements
system.cpu05.dcache.sampled_refs                30697                       # Sample count of references to valid blocks.
system.cpu05.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.dcache.tagsinuse              475.360480                       # Cycle average of tags in use
system.cpu05.dcache.total_refs                1844410                       # Total number of references to valid blocks.
system.cpu05.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.writebacks                   9889                       # number of writebacks
system.cpu05.dtb.data_accesses                 239510                       # DTB accesses
system.cpu05.dtb.data_acv                          16                       # DTB access violations
system.cpu05.dtb.data_hits                    1907568                       # DTB hits
system.cpu05.dtb.data_misses                     2257                       # DTB misses
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.read_accesses                 159793                       # DTB read accesses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_hits                    1248723                       # DTB read hits
system.cpu05.dtb.read_misses                     2078                       # DTB read misses
system.cpu05.dtb.write_accesses                 79717                       # DTB write accesses
system.cpu05.dtb.write_acv                         16                       # DTB write access violations
system.cpu05.dtb.write_hits                    658845                       # DTB write hits
system.cpu05.dtb.write_misses                     179                       # DTB write misses
system.cpu05.icache.ReadReq_accesses::0       5821863                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total      5821863                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_avg_miss_latency::0 18550.870225                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency 15550.831289                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_hits::0           5796180                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total       5796180                       # number of ReadReq hits
system.cpu05.icache.ReadReq_miss_latency    476442000                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_rate::0     0.004411                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_misses::0           25683                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total        25683                       # number of ReadReq misses
system.cpu05.icache.ReadReq_mshr_miss_latency    399392000                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::0     0.004411                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_misses         25683                       # number of ReadReq MSHR misses
system.cpu05.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_refs               229.187926                       # Average number of references to valid blocks.
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.demand_accesses::0        5821863                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total      5821863                       # number of demand (read+write) accesses
system.cpu05.icache.demand_avg_miss_latency::0 18550.870225                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency 15550.831289                       # average overall mshr miss latency
system.cpu05.icache.demand_hits::0            5796180                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total        5796180                       # number of demand (read+write) hits
system.cpu05.icache.demand_miss_latency     476442000                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_rate::0      0.004411                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_misses::0            25683                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total        25683                       # number of demand (read+write) misses
system.cpu05.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_miss_latency    399392000                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_rate::0     0.004411                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_misses          25683                       # number of demand (read+write) MSHR misses
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.occ_%::0                 0.793070                       # Average percentage of cache occupancy
system.cpu05.icache.occ_blocks::0          406.051831                       # Average occupied blocks per context
system.cpu05.icache.overall_accesses::0       5821863                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total      5821863                       # number of overall (read+write) accesses
system.cpu05.icache.overall_avg_miss_latency::0 18550.870225                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency 15550.831289                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu05.icache.overall_hits::0           5796180                       # number of overall hits
system.cpu05.icache.overall_hits::1                 0                       # number of overall hits
system.cpu05.icache.overall_hits::total       5796180                       # number of overall hits
system.cpu05.icache.overall_miss_latency    476442000                       # number of overall miss cycles
system.cpu05.icache.overall_miss_rate::0     0.004411                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_misses::0           25683                       # number of overall misses
system.cpu05.icache.overall_misses::1               0                       # number of overall misses
system.cpu05.icache.overall_misses::total        25683                       # number of overall misses
system.cpu05.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_miss_latency    399392000                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_rate::0     0.004411                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_misses         25683                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu05.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.icache.replacements                25111                       # number of replacements
system.cpu05.icache.sampled_refs                25111                       # Sample count of references to valid blocks.
system.cpu05.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.icache.tagsinuse              406.051831                       # Cycle average of tags in use
system.cpu05.icache.total_refs                5755138                       # Total number of references to valid blocks.
system.cpu05.icache.warmup_cycle         2393647872000                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.writebacks                      0                       # number of writebacks
system.cpu05.idle_fraction                   0.995813                       # Percentage of idle cycles
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.fetch_accesses               1321665                       # ITB accesses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_hits                   1320406                       # ITB hits
system.cpu05.itb.fetch_misses                    1259                       # ITB misses
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu05.kern.callpal::wripir                  16      0.04%      0.04% # number of callpals executed
system.cpu05.kern.callpal::wrmces                   1      0.00%      0.04% # number of callpals executed
system.cpu05.kern.callpal::wrfen                    1      0.00%      0.05% # number of callpals executed
system.cpu05.kern.callpal::swpctx                 188      0.45%      0.50% # number of callpals executed
system.cpu05.kern.callpal::tbi                      4      0.01%      0.51% # number of callpals executed
system.cpu05.kern.callpal::wrent                    7      0.02%      0.52% # number of callpals executed
system.cpu05.kern.callpal::swpipl               33663     80.75%     81.27% # number of callpals executed
system.cpu05.kern.callpal::rdps                  4859     11.66%     92.93% # number of callpals executed
system.cpu05.kern.callpal::wrkgp                    1      0.00%     92.93% # number of callpals executed
system.cpu05.kern.callpal::wrusp                    1      0.00%     92.93% # number of callpals executed
system.cpu05.kern.callpal::rdusp                    1      0.00%     92.94% # number of callpals executed
system.cpu05.kern.callpal::whami                    3      0.01%     92.94% # number of callpals executed
system.cpu05.kern.callpal::rti                   2783      6.68%     99.62% # number of callpals executed
system.cpu05.kern.callpal::callsys                 98      0.24%     99.85% # number of callpals executed
system.cpu05.kern.callpal::imb                     60      0.14%    100.00% # number of callpals executed
system.cpu05.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                41688                       # number of callpals executed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.hwrei                    47736                       # number of hwrei instructions executed
system.cpu05.kern.inst.quiesce                   2646                       # number of quiesce instructions executed
system.cpu05.kern.ipl_count::0                  10528     27.02%     27.02% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                  2430      6.24%     33.26% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                    85      0.22%     33.48% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                 25918     66.52%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total              38961                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                   10522     44.82%     44.82% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                   2430     10.35%     55.17% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                     85      0.36%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                  10438     44.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total               23475                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0           2365900092000     98.68%     98.68% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22             932480000      0.04%     98.72% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30              56605000      0.00%     98.72% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31           30574479000      1.28%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total       2397463656000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                0.999430                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.402732                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.mode_good::kernel               263                      
system.cpu05.kern.mode_good::user                 263                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch::kernel            2973                       # number of protection mode switches
system.cpu05.kern.mode_switch::user               263                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch_good::kernel     0.088463                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel     2395059839000     99.94%     99.94% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user         1375564000      0.06%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                    189                       # number of times the context was actually changed
system.cpu05.kern.syscall::2                        1      1.59%      1.59% # number of syscalls executed
system.cpu05.kern.syscall::3                        6      9.52%     11.11% # number of syscalls executed
system.cpu05.kern.syscall::4                        3      4.76%     15.87% # number of syscalls executed
system.cpu05.kern.syscall::6                        6      9.52%     25.40% # number of syscalls executed
system.cpu05.kern.syscall::17                       3      4.76%     30.16% # number of syscalls executed
system.cpu05.kern.syscall::19                       4      6.35%     36.51% # number of syscalls executed
system.cpu05.kern.syscall::20                       2      3.17%     39.68% # number of syscalls executed
system.cpu05.kern.syscall::24                       2      3.17%     42.86% # number of syscalls executed
system.cpu05.kern.syscall::33                       1      1.59%     44.44% # number of syscalls executed
system.cpu05.kern.syscall::45                      10     15.87%     60.32% # number of syscalls executed
system.cpu05.kern.syscall::47                       2      3.17%     63.49% # number of syscalls executed
system.cpu05.kern.syscall::48                       1      1.59%     65.08% # number of syscalls executed
system.cpu05.kern.syscall::54                       3      4.76%     69.84% # number of syscalls executed
system.cpu05.kern.syscall::58                       1      1.59%     71.43% # number of syscalls executed
system.cpu05.kern.syscall::71                       9     14.29%     85.71% # number of syscalls executed
system.cpu05.kern.syscall::73                       2      3.17%     88.89% # number of syscalls executed
system.cpu05.kern.syscall::74                       2      3.17%     92.06% # number of syscalls executed
system.cpu05.kern.syscall::87                       1      1.59%     93.65% # number of syscalls executed
system.cpu05.kern.syscall::90                       1      1.59%     95.24% # number of syscalls executed
system.cpu05.kern.syscall::92                       2      3.17%     98.41% # number of syscalls executed
system.cpu05.kern.syscall::144                      1      1.59%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                   63                       # number of syscalls executed
system.cpu05.not_idle_fraction               0.004187                       # Percentage of non-idle cycles
system.cpu05.numCycles                     4794927340                       # number of cpu cycles simulated
system.cpu05.num_insts                        5819590                       # Number of instructions executed
system.cpu05.num_refs                         1915329                       # Number of memory references
system.cpu06.dcache.LoadLockedReq_accesses::0        15303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total        15303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::0 19152.795031                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency 16152.795031                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_hits::0        14498                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total        14498                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_miss_latency     15418000                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_rate::0     0.052604                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_misses::0          805                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total          805                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency     13003000                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::0     0.052604                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_misses          805                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.ReadReq_accesses::0        963253                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total       963253                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_avg_miss_latency::0 12628.121538                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency  9628.121538                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu06.dcache.ReadReq_hits::0            939787                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total        939787                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_miss_latency    296331500                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_rate::0     0.024361                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_misses::0           23466                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total        23466                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_mshr_miss_latency    225933500                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::0     0.024361                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_misses         23466                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_uncacheable_latency       505000                       # number of ReadReq MSHR uncacheable cycles
system.cpu06.dcache.StoreCondReq_accesses::0         8604                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         8604                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_avg_miss_latency::0 35800.613497                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency 36629.881154                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_hits::0         7300                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         7300                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_miss_latency     46684000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_rate::0     0.151557                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_misses::0         1304                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total         1304                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_mshr_miss_latency     43150000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::0     0.136913                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_misses         1178                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.WriteReq_accesses::0       481424                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total       481424                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_avg_miss_latency::0 51431.758530                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency 48431.758530                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu06.dcache.WriteReq_hits::0           477995                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total       477995                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_miss_latency    176359500                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_rate::0     0.007123                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_misses::0           3429                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         3429                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_mshr_miss_latency    166072500                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_rate::0     0.007123                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_misses         3429                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_uncacheable_latency    623731000                       # number of WriteReq MSHR uncacheable cycles
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_refs               112.767394                       # Average number of references to valid blocks.
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.demand_accesses::0        1444677                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total      1444677                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_avg_miss_latency::0 17575.422941                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency 14575.422941                       # average overall mshr miss latency
system.cpu06.dcache.demand_hits::0            1417782                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total        1417782                       # number of demand (read+write) hits
system.cpu06.dcache.demand_miss_latency     472691000                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_rate::0      0.018617                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_misses::0            26895                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total        26895                       # number of demand (read+write) misses
system.cpu06.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_miss_latency    392006000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_rate::0     0.018617                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_misses          26895                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dcache.occ_%::0                 0.464967                       # Average percentage of cache occupancy
system.cpu06.dcache.occ_blocks::0          476.126408                       # Average occupied blocks per context
system.cpu06.dcache.overall_accesses::0       1444677                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total      1444677                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_avg_miss_latency::0 17575.422941                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency 14575.422941                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu06.dcache.overall_hits::0           1417782                       # number of overall hits
system.cpu06.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu06.dcache.overall_hits::total       1417782                       # number of overall hits
system.cpu06.dcache.overall_miss_latency    472691000                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_rate::0     0.018617                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_misses::0           26895                       # number of overall misses
system.cpu06.dcache.overall_misses::1               0                       # number of overall misses
system.cpu06.dcache.overall_misses::total        26895                       # number of overall misses
system.cpu06.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_miss_latency    392006000                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_rate::0     0.018617                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_misses         26895                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_uncacheable_latency    624236000                       # number of overall MSHR uncacheable cycles
system.cpu06.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.dcache.replacements                11685                       # number of replacements
system.cpu06.dcache.sampled_refs                11685                       # Sample count of references to valid blocks.
system.cpu06.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.dcache.tagsinuse              476.126408                       # Cycle average of tags in use
system.cpu06.dcache.total_refs                1317687                       # Total number of references to valid blocks.
system.cpu06.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.writebacks                   2303                       # number of writebacks
system.cpu06.dtb.data_accesses                   2700                       # DTB accesses
system.cpu06.dtb.data_acv                          21                       # DTB access violations
system.cpu06.dtb.data_hits                    1470488                       # DTB hits
system.cpu06.dtb.data_misses                      365                       # DTB misses
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.read_accesses                   1828                       # DTB read accesses
system.cpu06.dtb.read_acv                          12                       # DTB read access violations
system.cpu06.dtb.read_hits                     977908                       # DTB read hits
system.cpu06.dtb.read_misses                      330                       # DTB read misses
system.cpu06.dtb.write_accesses                   872                       # DTB write accesses
system.cpu06.dtb.write_acv                          9                       # DTB write access violations
system.cpu06.dtb.write_hits                    492580                       # DTB write hits
system.cpu06.dtb.write_misses                      35                       # DTB write misses
system.cpu06.icache.ReadReq_accesses::0       4485873                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total      4485873                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_avg_miss_latency::0 17844.649792                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency 14844.515870                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_hits::0           4478406                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total       4478406                       # number of ReadReq hits
system.cpu06.icache.ReadReq_miss_latency    133246000                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_rate::0     0.001665                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_misses::0            7467                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         7467                       # number of ReadReq misses
system.cpu06.icache.ReadReq_mshr_miss_latency    110844000                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::0     0.001665                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_misses          7467                       # number of ReadReq MSHR misses
system.cpu06.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_refs               598.183465                       # Average number of references to valid blocks.
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.demand_accesses::0        4485873                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total      4485873                       # number of demand (read+write) accesses
system.cpu06.icache.demand_avg_miss_latency::0 17844.649792                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency 14844.515870                       # average overall mshr miss latency
system.cpu06.icache.demand_hits::0            4478406                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total        4478406                       # number of demand (read+write) hits
system.cpu06.icache.demand_miss_latency     133246000                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_rate::0      0.001665                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_misses::0             7467                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         7467                       # number of demand (read+write) misses
system.cpu06.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_miss_latency    110844000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_rate::0     0.001665                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_misses           7467                       # number of demand (read+write) MSHR misses
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.occ_%::0                 0.792114                       # Average percentage of cache occupancy
system.cpu06.icache.occ_blocks::0          405.562391                       # Average occupied blocks per context
system.cpu06.icache.overall_accesses::0       4485873                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total      4485873                       # number of overall (read+write) accesses
system.cpu06.icache.overall_avg_miss_latency::0 17844.649792                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency 14844.515870                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu06.icache.overall_hits::0           4478406                       # number of overall hits
system.cpu06.icache.overall_hits::1                 0                       # number of overall hits
system.cpu06.icache.overall_hits::total       4478406                       # number of overall hits
system.cpu06.icache.overall_miss_latency    133246000                       # number of overall miss cycles
system.cpu06.icache.overall_miss_rate::0     0.001665                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_misses::0            7467                       # number of overall misses
system.cpu06.icache.overall_misses::1               0                       # number of overall misses
system.cpu06.icache.overall_misses::total         7467                       # number of overall misses
system.cpu06.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_miss_latency    110844000                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_rate::0     0.001665                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_misses          7467                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu06.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.icache.replacements                 6955                       # number of replacements
system.cpu06.icache.sampled_refs                 6955                       # Sample count of references to valid blocks.
system.cpu06.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.icache.tagsinuse              405.562391                       # Cycle average of tags in use
system.cpu06.icache.total_refs                4160366                       # Total number of references to valid blocks.
system.cpu06.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.writebacks                      0                       # number of writebacks
system.cpu06.idle_fraction                   0.996990                       # Percentage of idle cycles
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.fetch_accesses                535488                       # ITB accesses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_hits                    535363                       # ITB hits
system.cpu06.itb.fetch_misses                     125                       # ITB misses
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu06.kern.callpal::wripir                   1      0.00%      0.00% # number of callpals executed
system.cpu06.kern.callpal::wrmces                   1      0.00%      0.01% # number of callpals executed
system.cpu06.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  78      0.19%      0.20% # number of callpals executed
system.cpu06.kern.callpal::tbi                      4      0.01%      0.21% # number of callpals executed
system.cpu06.kern.callpal::wrent                    7      0.02%      0.23% # number of callpals executed
system.cpu06.kern.callpal::swpipl               32700     81.24%     81.48% # number of callpals executed
system.cpu06.kern.callpal::rdps                  4859     12.07%     93.55% # number of callpals executed
system.cpu06.kern.callpal::wrkgp                    1      0.00%     93.55% # number of callpals executed
system.cpu06.kern.callpal::whami                    3      0.01%     93.56% # number of callpals executed
system.cpu06.kern.callpal::rti                   2582      6.42%     99.97% # number of callpals executed
system.cpu06.kern.callpal::callsys                  9      0.02%    100.00% # number of callpals executed
system.cpu06.kern.callpal::imb                      1      0.00%    100.00% # number of callpals executed
system.cpu06.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                40249                       # number of callpals executed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.hwrei                    43277                       # number of hwrei instructions executed
system.cpu06.kern.inst.quiesce                   2652                       # number of quiesce instructions executed
system.cpu06.kern.ipl_count::0                   9947     26.32%     26.32% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                  2429      6.43%     32.74% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                    86      0.23%     32.97% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                 25336     67.03%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total              37798                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                    9947     44.56%     44.56% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                   2429     10.88%     55.44% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                     86      0.39%     55.83% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                   9861     44.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total               22323                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0           2365648905000     98.67%     98.67% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22             924046500      0.04%     98.71% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30              56236500      0.00%     98.71% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31           30836328000      1.29%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total       2397465516000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.389209                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.mode_good::kernel                68                      
system.cpu06.kern.mode_good::user                  68                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch::kernel            2662                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                68                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch_good::kernel     0.025545                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel     2396529155000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user           25334000      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     79                       # number of times the context was actually changed
system.cpu06.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu06.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu06.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                    3                       # number of syscalls executed
system.cpu06.not_idle_fraction               0.003010                       # Percentage of non-idle cycles
system.cpu06.numCycles                     4794931060                       # number of cpu cycles simulated
system.cpu06.num_insts                        4485487                       # Number of instructions executed
system.cpu06.num_refs                         1474579                       # Number of memory references
system.cpu07.dcache.LoadLockedReq_accesses::0        26611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total        26611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::0 18484.525080                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency 15484.525080                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_hits::0        25674                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total        25674                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_miss_latency     17320000                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_rate::0     0.035211                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_misses::0          937                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total          937                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency     14509000                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::0     0.035211                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_misses          937                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.ReadReq_accesses::0       1022106                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total      1022106                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_avg_miss_latency::0 14764.669561                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency 11764.669561                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu07.dcache.ReadReq_hits::0            995384                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total        995384                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_miss_latency    394541500                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_rate::0     0.026144                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_misses::0           26722                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total        26722                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_mshr_miss_latency    314375500                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::0     0.026144                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_misses         26722                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_uncacheable_latency       507000                       # number of ReadReq MSHR uncacheable cycles
system.cpu07.dcache.StoreCondReq_accesses::0         9478                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total         9478                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_avg_miss_latency::0 35720.316623                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency 37142.327650                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_hits::0         7962                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total         7962                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_miss_latency     54152000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_rate::0     0.159949                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_misses::0         1516                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total         1516                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_mshr_miss_latency     50105000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::0     0.142330                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_misses         1349                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.WriteReq_accesses::0       553610                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total       553610                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_avg_miss_latency::0 54182.614200                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency 51182.614200                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu07.dcache.WriteReq_hits::0           544131                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total       544131                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_miss_latency    513597000                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_rate::0     0.017122                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_misses::0           9479                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         9479                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_mshr_miss_latency    485160000                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_rate::0     0.017122                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_misses         9479                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_uncacheable_latency    613559500                       # number of WriteReq MSHR uncacheable cycles
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_refs                75.166262                       # Average number of references to valid blocks.
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.demand_accesses::0        1575716                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total      1575716                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_avg_miss_latency::0 25086.005911                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency 22086.005911                       # average overall mshr miss latency
system.cpu07.dcache.demand_hits::0            1539515                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total        1539515                       # number of demand (read+write) hits
system.cpu07.dcache.demand_miss_latency     908138500                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_rate::0      0.022974                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_misses::0            36201                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total        36201                       # number of demand (read+write) misses
system.cpu07.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_miss_latency    799535500                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_rate::0     0.022974                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_misses          36201                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dcache.occ_%::0                 0.461897                       # Average percentage of cache occupancy
system.cpu07.dcache.occ_blocks::0          472.982184                       # Average occupied blocks per context
system.cpu07.dcache.overall_accesses::0       1575716                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total      1575716                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_avg_miss_latency::0 25086.005911                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency 22086.005911                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu07.dcache.overall_hits::0           1539515                       # number of overall hits
system.cpu07.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu07.dcache.overall_hits::total       1539515                       # number of overall hits
system.cpu07.dcache.overall_miss_latency    908138500                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_rate::0     0.022974                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_misses::0           36201                       # number of overall misses
system.cpu07.dcache.overall_misses::1               0                       # number of overall misses
system.cpu07.dcache.overall_misses::total        36201                       # number of overall misses
system.cpu07.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_miss_latency    799535500                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_rate::0     0.022974                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_misses         36201                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_uncacheable_latency    614066500                       # number of overall MSHR uncacheable cycles
system.cpu07.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.dcache.replacements                20600                       # number of replacements
system.cpu07.dcache.sampled_refs                20600                       # Sample count of references to valid blocks.
system.cpu07.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.dcache.tagsinuse              472.982184                       # Cycle average of tags in use
system.cpu07.dcache.total_refs                1548425                       # Total number of references to valid blocks.
system.cpu07.dcache.warmup_cycle         2396974430000                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.writebacks                   8083                       # number of writebacks
system.cpu07.dtb.data_accesses                  49579                       # DTB accesses
system.cpu07.dtb.data_acv                           5                       # DTB access violations
system.cpu07.dtb.data_hits                    1613834                       # DTB hits
system.cpu07.dtb.data_misses                      477                       # DTB misses
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.read_accesses                  34064                       # DTB read accesses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_hits                    1048149                       # DTB read hits
system.cpu07.dtb.read_misses                      371                       # DTB read misses
system.cpu07.dtb.write_accesses                 15515                       # DTB write accesses
system.cpu07.dtb.write_acv                          5                       # DTB write access violations
system.cpu07.dtb.write_hits                    565685                       # DTB write hits
system.cpu07.dtb.write_misses                     106                       # DTB write misses
system.cpu07.icache.ReadReq_accesses::0       4853797                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total      4853797                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_avg_miss_latency::0 18290.969743                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency 15290.922759                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_hits::0           4843155                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total       4843155                       # number of ReadReq hits
system.cpu07.icache.ReadReq_miss_latency    194652500                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_rate::0     0.002193                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_misses::0           10642                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total        10642                       # number of ReadReq misses
system.cpu07.icache.ReadReq_mshr_miss_latency    162726000                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::0     0.002193                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_misses         10642                       # number of ReadReq MSHR misses
system.cpu07.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_refs               461.055885                       # Average number of references to valid blocks.
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.demand_accesses::0        4853797                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total      4853797                       # number of demand (read+write) accesses
system.cpu07.icache.demand_avg_miss_latency::0 18290.969743                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency 15290.922759                       # average overall mshr miss latency
system.cpu07.icache.demand_hits::0            4843155                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total        4843155                       # number of demand (read+write) hits
system.cpu07.icache.demand_miss_latency     194652500                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_rate::0      0.002193                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_misses::0            10642                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total        10642                       # number of demand (read+write) misses
system.cpu07.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_miss_latency    162726000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_rate::0     0.002193                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_misses          10642                       # number of demand (read+write) MSHR misses
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.occ_%::0                 0.792101                       # Average percentage of cache occupancy
system.cpu07.icache.occ_blocks::0          405.555884                       # Average occupied blocks per context
system.cpu07.icache.overall_accesses::0       4853797                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total      4853797                       # number of overall (read+write) accesses
system.cpu07.icache.overall_avg_miss_latency::0 18290.969743                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency 15290.922759                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu07.icache.overall_hits::0           4843155                       # number of overall hits
system.cpu07.icache.overall_hits::1                 0                       # number of overall hits
system.cpu07.icache.overall_hits::total       4843155                       # number of overall hits
system.cpu07.icache.overall_miss_latency    194652500                       # number of overall miss cycles
system.cpu07.icache.overall_miss_rate::0     0.002193                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_misses::0           10642                       # number of overall misses
system.cpu07.icache.overall_misses::1               0                       # number of overall misses
system.cpu07.icache.overall_misses::total        10642                       # number of overall misses
system.cpu07.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_miss_latency    162726000                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_rate::0     0.002193                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_misses         10642                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu07.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.icache.replacements                10128                       # number of replacements
system.cpu07.icache.sampled_refs                10128                       # Sample count of references to valid blocks.
system.cpu07.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.icache.tagsinuse              405.555884                       # Cycle average of tags in use
system.cpu07.icache.total_refs                4669574                       # Total number of references to valid blocks.
system.cpu07.icache.warmup_cycle         2396745826000                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.writebacks                      0                       # number of writebacks
system.cpu07.idle_fraction                   0.996575                       # Percentage of idle cycles
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.fetch_accesses                674028                       # ITB accesses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_hits                    673876                       # ITB hits
system.cpu07.itb.fetch_misses                     152                       # ITB misses
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu07.kern.callpal::wripir                  15      0.04%      0.04% # number of callpals executed
system.cpu07.kern.callpal::wrmces                   1      0.00%      0.04% # number of callpals executed
system.cpu07.kern.callpal::wrfen                    1      0.00%      0.04% # number of callpals executed
system.cpu07.kern.callpal::swpctx                  73      0.18%      0.22% # number of callpals executed
system.cpu07.kern.callpal::wrent                    7      0.02%      0.24% # number of callpals executed
system.cpu07.kern.callpal::swpipl               32932     81.27%     81.51% # number of callpals executed
system.cpu07.kern.callpal::rdps                  4857     11.99%     93.50% # number of callpals executed
system.cpu07.kern.callpal::wrkgp                    1      0.00%     93.50% # number of callpals executed
system.cpu07.kern.callpal::wrusp                    1      0.00%     93.50% # number of callpals executed
system.cpu07.kern.callpal::whami                    3      0.01%     93.51% # number of callpals executed
system.cpu07.kern.callpal::rti                   2612      6.45%     99.96% # number of callpals executed
system.cpu07.kern.callpal::callsys                 15      0.04%     99.99% # number of callpals executed
system.cpu07.kern.callpal::imb                      2      0.00%    100.00% # number of callpals executed
system.cpu07.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                40522                       # number of callpals executed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.hwrei                    43671                       # number of hwrei instructions executed
system.cpu07.kern.inst.quiesce                   2651                       # number of quiesce instructions executed
system.cpu07.kern.ipl_count::0                  10086     26.50%     26.50% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                  2428      6.38%     32.88% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                    85      0.22%     33.10% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                 25459     66.90%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total              38058                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                   10084     44.63%     44.63% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                   2428     10.75%     55.37% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                     85      0.38%     55.75% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                   9999     44.25%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total               22596                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0           2365607522000     98.66%     98.66% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22             912152500      0.04%     98.69% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30              54984500      0.00%     98.70% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31           31243143000      1.30%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total       2397817802000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                0.999802                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.392749                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.mode_good::kernel                96                      
system.cpu07.kern.mode_good::user                  97                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch::kernel            2686                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                97                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch_good::kernel     0.035741                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel     2397535047000     99.99%     99.99% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user          282753000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                     74                       # number of times the context was actually changed
system.cpu07.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu07.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu07.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu07.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu07.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu07.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu07.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                   12                       # number of syscalls executed
system.cpu07.not_idle_fraction               0.003425                       # Percentage of non-idle cycles
system.cpu07.numCycles                     4795638020                       # number of cpu cycles simulated
system.cpu07.num_insts                        4853314                       # Number of instructions executed
system.cpu07.num_refs                         1618062                       # Number of memory references
system.cpu08.dcache.LoadLockedReq_accesses::0         9427                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total         9427                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::0 18364.238411                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency 15364.238411                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_hits::0         8672                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total         8672                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_miss_latency     13865000                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_rate::0     0.080089                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_misses::0          755                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total          755                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency     11600000                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::0     0.080089                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_misses          755                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.ReadReq_accesses::0        937593                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total       937593                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_avg_miss_latency::0 13925.164104                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency 10925.164104                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu08.dcache.ReadReq_hits::0            915351                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total        915351                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_miss_latency    309723500                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_rate::0     0.023722                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_misses::0           22242                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total        22242                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_mshr_miss_latency    242997500                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::0     0.023722                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_misses         22242                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_uncacheable_latency       509000                       # number of ReadReq MSHR uncacheable cycles
system.cpu08.dcache.StoreCondReq_accesses::0         8121                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total         8121                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_avg_miss_latency::0 35308.068460                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency 36277.425204                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_hits::0         6894                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total         6894                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_miss_latency     43323000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_rate::0     0.151090                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_misses::0         1227                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total         1227                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_mshr_miss_latency     40014000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::0     0.135821                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_misses         1103                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.WriteReq_accesses::0       464140                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total       464140                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_avg_miss_latency::0 51281.299525                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency 48281.299525                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu08.dcache.WriteReq_hits::0           461616                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total       461616                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_miss_latency    129434000                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_rate::0     0.005438                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_misses::0           2524                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         2524                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_mshr_miss_latency    121862000                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_rate::0     0.005438                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_misses         2524                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_uncacheable_latency    391589000                       # number of WriteReq MSHR uncacheable cycles
system.cpu08.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_refs                45.457238                       # Average number of references to valid blocks.
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.demand_accesses::0        1401733                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      1401733                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_avg_miss_latency::0 17732.274085                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency 14732.274085                       # average overall mshr miss latency
system.cpu08.dcache.demand_hits::0            1376967                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        1376967                       # number of demand (read+write) hits
system.cpu08.dcache.demand_miss_latency     439157500                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_rate::0      0.017668                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_misses::0            24766                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total        24766                       # number of demand (read+write) misses
system.cpu08.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_miss_latency    364859500                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_rate::0     0.017668                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_misses          24766                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dcache.occ_%::0                 0.462193                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_%::1                -0.001871                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_blocks::0          473.285591                       # Average occupied blocks per context
system.cpu08.dcache.occ_blocks::1           -1.915693                       # Average occupied blocks per context
system.cpu08.dcache.overall_accesses::0       1401733                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      1401733                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_avg_miss_latency::0 17732.274085                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency 14732.274085                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu08.dcache.overall_hits::0           1376967                       # number of overall hits
system.cpu08.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu08.dcache.overall_hits::total       1376967                       # number of overall hits
system.cpu08.dcache.overall_miss_latency    439157500                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_rate::0     0.017668                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_misses::0           24766                       # number of overall misses
system.cpu08.dcache.overall_misses::1               0                       # number of overall misses
system.cpu08.dcache.overall_misses::total        24766                       # number of overall misses
system.cpu08.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_miss_latency    364859500                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_rate::0     0.017668                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_misses         24766                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_uncacheable_latency    392098000                       # number of overall MSHR uncacheable cycles
system.cpu08.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.dcache.replacements                10804                       # number of replacements
system.cpu08.dcache.sampled_refs                10804                       # Sample count of references to valid blocks.
system.cpu08.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.dcache.tagsinuse              471.369898                       # Cycle average of tags in use
system.cpu08.dcache.total_refs                 491120                       # Total number of references to valid blocks.
system.cpu08.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.writebacks                   1628                       # number of writebacks
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_hits                    1421838                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_hits                     946920                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_hits                    474918                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.icache.ReadReq_accesses::0       4342277                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total      4342277                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_avg_miss_latency::0 18282.647585                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency 15282.484957                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_hits::0           4336128                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total       4336128                       # number of ReadReq hits
system.cpu08.icache.ReadReq_miss_latency    112420000                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_rate::0     0.001416                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_misses::0            6149                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         6149                       # number of ReadReq misses
system.cpu08.icache.ReadReq_mshr_miss_latency     93972000                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::0     0.001416                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_misses          6149                       # number of ReadReq MSHR misses
system.cpu08.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_refs               320.728879                       # Average number of references to valid blocks.
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.demand_accesses::0        4342277                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total      4342277                       # number of demand (read+write) accesses
system.cpu08.icache.demand_avg_miss_latency::0 18282.647585                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency 15282.484957                       # average overall mshr miss latency
system.cpu08.icache.demand_hits::0            4336128                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total        4336128                       # number of demand (read+write) hits
system.cpu08.icache.demand_miss_latency     112420000                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_rate::0      0.001416                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_misses::0             6149                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         6149                       # number of demand (read+write) misses
system.cpu08.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_miss_latency     93972000                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_rate::0     0.001416                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_misses           6149                       # number of demand (read+write) MSHR misses
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.occ_%::0                 0.792801                       # Average percentage of cache occupancy
system.cpu08.icache.occ_blocks::0          405.914275                       # Average occupied blocks per context
system.cpu08.icache.overall_accesses::0       4342277                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total      4342277                       # number of overall (read+write) accesses
system.cpu08.icache.overall_avg_miss_latency::0 18282.647585                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency 15282.484957                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu08.icache.overall_hits::0           4336128                       # number of overall hits
system.cpu08.icache.overall_hits::1                 0                       # number of overall hits
system.cpu08.icache.overall_hits::total       4336128                       # number of overall hits
system.cpu08.icache.overall_miss_latency    112420000                       # number of overall miss cycles
system.cpu08.icache.overall_miss_rate::0     0.001416                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_misses::0            6149                       # number of overall misses
system.cpu08.icache.overall_misses::1               0                       # number of overall misses
system.cpu08.icache.overall_misses::total         6149                       # number of overall misses
system.cpu08.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_miss_latency     93972000                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_rate::0     0.001416                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_misses          6149                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu08.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.icache.replacements                 5717                       # number of replacements
system.cpu08.icache.sampled_refs                 5717                       # Sample count of references to valid blocks.
system.cpu08.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.icache.tagsinuse              405.914275                       # Cycle average of tags in use
system.cpu08.icache.total_refs                1833607                       # Total number of references to valid blocks.
system.cpu08.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.writebacks                      0                       # number of writebacks
system.cpu08.idle_fraction                   0.997191                       # Percentage of idle cycles
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.fetch_accesses                511918                       # ITB accesses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_hits                    511918                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu08.kern.callpal::wrmces                   1      0.00%      0.01% # number of callpals executed
system.cpu08.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu08.kern.callpal::swpctx                  20      0.05%      0.06% # number of callpals executed
system.cpu08.kern.callpal::wrent                    7      0.02%      0.08% # number of callpals executed
system.cpu08.kern.callpal::swpipl               32539     81.46%     81.54% # number of callpals executed
system.cpu08.kern.callpal::rdps                  4856     12.16%     93.70% # number of callpals executed
system.cpu08.kern.callpal::wrkgp                    1      0.00%     93.70% # number of callpals executed
system.cpu08.kern.callpal::whami                    3      0.01%     93.71% # number of callpals executed
system.cpu08.kern.callpal::rti                   2513      6.29%    100.00% # number of callpals executed
system.cpu08.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                39943                       # number of callpals executed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.hwrei                    42458                       # number of hwrei instructions executed
system.cpu08.kern.inst.quiesce                   2655                       # number of quiesce instructions executed
system.cpu08.kern.ipl_count::0                   9839     26.19%     26.19% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                  2428      6.46%     32.65% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    85      0.23%     32.88% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                 25214     67.12%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total              37566                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                    9839     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                   2428     10.98%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     85      0.38%     55.88% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                   9754     44.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total               22106                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0           2365090014000     98.65%     98.65% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22             691835500      0.03%     98.68% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30              57837500      0.00%     98.68% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31           31623864000      1.32%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total       2397463551000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.386849                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch::kernel            2535                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     21                       # number of times the context was actually changed
system.cpu08.not_idle_fraction               0.002809                       # Percentage of non-idle cycles
system.cpu08.numCycles                     4794927130                       # number of cpu cycles simulated
system.cpu08.num_insts                        4342277                       # Number of instructions executed
system.cpu08.num_refs                         1424803                       # Number of memory references
system.cpu09.dcache.LoadLockedReq_accesses::0         9219                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total         9219                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::0 17687.578419                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency 14687.578419                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_hits::0         8422                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total         8422                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_miss_latency     14097000                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_rate::0     0.086452                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_misses::0          797                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total          797                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency     11706000                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::0     0.086452                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_misses          797                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.ReadReq_accesses::0        938517                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total       938517                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_avg_miss_latency::0 14220.026261                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency 11220.003622                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu09.dcache.ReadReq_hits::0            916431                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total        916431                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_miss_latency    314063500                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_rate::0     0.023533                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_misses::0           22086                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total        22086                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_mshr_miss_latency    247805000                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::0     0.023533                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_misses         22086                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_uncacheable_latency       657000                       # number of ReadReq MSHR uncacheable cycles
system.cpu09.dcache.StoreCondReq_accesses::0         8183                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total         8183                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_avg_miss_latency::0 33246.522411                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency 35206.927176                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_hits::0         6889                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total         6889                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_miss_latency     43021000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_rate::0     0.158133                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_misses::0         1294                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total         1294                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_mshr_miss_latency     39643000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::0     0.137602                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_misses         1126                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.WriteReq_accesses::0       463975                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total       463975                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_avg_miss_latency::0 50325.343986                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency 47325.343986                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu09.dcache.WriteReq_hits::0           461722                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total       461722                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_miss_latency    113383000                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_rate::0     0.004856                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_misses::0           2253                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total         2253                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_mshr_miss_latency    106624000                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_rate::0     0.004856                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_misses         2253                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_uncacheable_latency    388868500                       # number of WriteReq MSHR uncacheable cycles
system.cpu09.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_refs                21.958459                       # Average number of references to valid blocks.
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.demand_accesses::0        1402492                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      1402492                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_avg_miss_latency::0 17562.204692                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency 14562.184149                       # average overall mshr miss latency
system.cpu09.dcache.demand_hits::0            1378153                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        1378153                       # number of demand (read+write) hits
system.cpu09.dcache.demand_miss_latency     427446500                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_rate::0      0.017354                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_misses::0            24339                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total        24339                       # number of demand (read+write) misses
system.cpu09.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_miss_latency    354429000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_rate::0     0.017354                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_misses          24339                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dcache.occ_%::0                 0.472020                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_%::1                -0.000940                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_blocks::0          483.348051                       # Average occupied blocks per context
system.cpu09.dcache.occ_blocks::1           -0.962530                       # Average occupied blocks per context
system.cpu09.dcache.overall_accesses::0       1402492                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      1402492                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_avg_miss_latency::0 17562.204692                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency 14562.184149                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu09.dcache.overall_hits::0           1378153                       # number of overall hits
system.cpu09.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu09.dcache.overall_hits::total       1378153                       # number of overall hits
system.cpu09.dcache.overall_miss_latency    427446500                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_rate::0     0.017354                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_misses::0           24339                       # number of overall misses
system.cpu09.dcache.overall_misses::1               0                       # number of overall misses
system.cpu09.dcache.overall_misses::total        24339                       # number of overall misses
system.cpu09.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_miss_latency    354429000                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_rate::0     0.017354                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_misses         24339                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_uncacheable_latency    389525500                       # number of overall MSHR uncacheable cycles
system.cpu09.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.dcache.replacements                10279                       # number of replacements
system.cpu09.dcache.sampled_refs                10279                       # Sample count of references to valid blocks.
system.cpu09.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.dcache.tagsinuse              482.385520                       # Cycle average of tags in use
system.cpu09.dcache.total_refs                 225711                       # Total number of references to valid blocks.
system.cpu09.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.writebacks                   1347                       # number of writebacks
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_hits                    1422451                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_hits                     947637                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_hits                    474814                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.icache.ReadReq_accesses::0       4342511                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total      4342511                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_avg_miss_latency::0 18150.391262                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency 15150.309749                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_hits::0           4336377                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total       4336377                       # number of ReadReq hits
system.cpu09.icache.ReadReq_miss_latency    111334500                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_rate::0     0.001413                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_misses::0            6134                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         6134                       # number of ReadReq misses
system.cpu09.icache.ReadReq_mshr_miss_latency     92932000                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::0     0.001413                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_misses          6134                       # number of ReadReq MSHR misses
system.cpu09.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_refs               321.326552                       # Average number of references to valid blocks.
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.demand_accesses::0        4342511                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total      4342511                       # number of demand (read+write) accesses
system.cpu09.icache.demand_avg_miss_latency::0 18150.391262                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency 15150.309749                       # average overall mshr miss latency
system.cpu09.icache.demand_hits::0            4336377                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total        4336377                       # number of demand (read+write) hits
system.cpu09.icache.demand_miss_latency     111334500                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_rate::0      0.001413                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_misses::0             6134                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         6134                       # number of demand (read+write) misses
system.cpu09.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_miss_latency     92932000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_rate::0     0.001413                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_misses           6134                       # number of demand (read+write) MSHR misses
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.occ_%::0                 0.792026                       # Average percentage of cache occupancy
system.cpu09.icache.occ_blocks::0          405.517482                       # Average occupied blocks per context
system.cpu09.icache.overall_accesses::0       4342511                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total      4342511                       # number of overall (read+write) accesses
system.cpu09.icache.overall_avg_miss_latency::0 18150.391262                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency 15150.309749                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu09.icache.overall_hits::0           4336377                       # number of overall hits
system.cpu09.icache.overall_hits::1                 0                       # number of overall hits
system.cpu09.icache.overall_hits::total       4336377                       # number of overall hits
system.cpu09.icache.overall_miss_latency    111334500                       # number of overall miss cycles
system.cpu09.icache.overall_miss_rate::0     0.001413                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_misses::0            6134                       # number of overall misses
system.cpu09.icache.overall_misses::1               0                       # number of overall misses
system.cpu09.icache.overall_misses::total         6134                       # number of overall misses
system.cpu09.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_miss_latency     92932000                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_rate::0     0.001413                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_misses          6134                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu09.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.icache.replacements                 5702                       # number of replacements
system.cpu09.icache.sampled_refs                 5702                       # Sample count of references to valid blocks.
system.cpu09.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.icache.tagsinuse              405.517482                       # Cycle average of tags in use
system.cpu09.icache.total_refs                1832204                       # Total number of references to valid blocks.
system.cpu09.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.writebacks                      0                       # number of writebacks
system.cpu09.idle_fraction                   0.997197                       # Percentage of idle cycles
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.fetch_accesses                511714                       # ITB accesses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_hits                    511714                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu09.kern.callpal::wrmces                   1      0.00%      0.01% # number of callpals executed
system.cpu09.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu09.kern.callpal::swpctx                  20      0.05%      0.06% # number of callpals executed
system.cpu09.kern.callpal::wrent                    7      0.02%      0.08% # number of callpals executed
system.cpu09.kern.callpal::swpipl               32526     81.46%     81.54% # number of callpals executed
system.cpu09.kern.callpal::rdps                  4854     12.16%     93.70% # number of callpals executed
system.cpu09.kern.callpal::wrkgp                    1      0.00%     93.70% # number of callpals executed
system.cpu09.kern.callpal::whami                    3      0.01%     93.71% # number of callpals executed
system.cpu09.kern.callpal::rti                   2512      6.29%    100.00% # number of callpals executed
system.cpu09.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                39927                       # number of callpals executed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.hwrei                    42441                       # number of hwrei instructions executed
system.cpu09.kern.inst.quiesce                   2656                       # number of quiesce instructions executed
system.cpu09.kern.ipl_count::0                   9835     26.19%     26.19% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                  2427      6.46%     32.65% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                    85      0.23%     32.88% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                 25204     67.12%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total              37551                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                    9835     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                   2427     10.98%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                     85      0.38%     55.88% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                   9750     44.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total               22097                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0           2364707183000     98.63%     98.63% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22             688719500      0.03%     98.66% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30              55460500      0.00%     98.66% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31           32012154000      1.34%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total       2397463517000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.386843                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch::kernel            2534                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                     21                       # number of times the context was actually changed
system.cpu09.not_idle_fraction               0.002803                       # Percentage of non-idle cycles
system.cpu09.numCycles                     4794927062                       # number of cpu cycles simulated
system.cpu09.num_insts                        4342511                       # Number of instructions executed
system.cpu09.num_refs                         1425415                       # Number of memory references
system.cpu10.dcache.LoadLockedReq_accesses::0        23546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total        23546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::0 17978.313253                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency 14978.313253                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::0        22716                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total        22716                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_miss_latency     14922000                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_rate::0     0.035250                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_misses::0          830                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total          830                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency     12432000                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::0     0.035250                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_misses          830                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.ReadReq_accesses::0        937868                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total       937868                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_avg_miss_latency::0 14086.206112                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency 11086.183373                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu10.dcache.ReadReq_hits::0            915880                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total        915880                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_miss_latency    309727500                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_rate::0     0.023445                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_misses::0           21988                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total        21988                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_mshr_miss_latency    243763000                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::0     0.023445                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_misses         21988                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_uncacheable_latency       656000                       # number of ReadReq MSHR uncacheable cycles
system.cpu10.dcache.StoreCondReq_accesses::0         8150                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total         8150                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_avg_miss_latency::0 33346.645367                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency 35232.600733                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::0         6898                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total         6898                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_miss_latency     41750000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_rate::0     0.153620                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_misses::0         1252                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total         1252                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency     38474000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::0     0.133988                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_misses         1092                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.WriteReq_accesses::0       463758                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total       463758                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_avg_miss_latency::0 50571.130580                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency 47571.130580                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu10.dcache.WriteReq_hits::0           461361                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total       461361                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_miss_latency    121219000                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_rate::0     0.005169                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_misses::0           2397                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total         2397                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_mshr_miss_latency    114028000                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::0     0.005169                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_misses         2397                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_uncacheable_latency    384119000                       # number of WriteReq MSHR uncacheable cycles
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_refs                33.660248                       # Average number of references to valid blocks.
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.demand_accesses::0        1401626                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total      1401626                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_avg_miss_latency::0 17672.606110                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency 14672.585606                       # average overall mshr miss latency
system.cpu10.dcache.demand_hits::0            1377241                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total        1377241                       # number of demand (read+write) hits
system.cpu10.dcache.demand_miss_latency     430946500                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_rate::0      0.017398                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_misses::0            24385                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total        24385                       # number of demand (read+write) misses
system.cpu10.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_miss_latency    357791000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::0     0.017398                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_misses          24385                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dcache.occ_%::0                 0.466114                       # Average percentage of cache occupancy
system.cpu10.dcache.occ_blocks::0          477.300493                       # Average occupied blocks per context
system.cpu10.dcache.overall_accesses::0       1401626                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total      1401626                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_avg_miss_latency::0 17672.606110                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency 14672.585606                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu10.dcache.overall_hits::0           1377241                       # number of overall hits
system.cpu10.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu10.dcache.overall_hits::total       1377241                       # number of overall hits
system.cpu10.dcache.overall_miss_latency    430946500                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_rate::0     0.017398                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_misses::0           24385                       # number of overall misses
system.cpu10.dcache.overall_misses::1               0                       # number of overall misses
system.cpu10.dcache.overall_misses::total        24385                       # number of overall misses
system.cpu10.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_miss_latency    357791000                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_rate::0     0.017398                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_misses         24385                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_uncacheable_latency    384775000                       # number of overall MSHR uncacheable cycles
system.cpu10.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.dcache.replacements                10178                       # number of replacements
system.cpu10.dcache.sampled_refs                10178                       # Sample count of references to valid blocks.
system.cpu10.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.dcache.tagsinuse              477.300493                       # Cycle average of tags in use
system.cpu10.dcache.total_refs                 342594                       # Total number of references to valid blocks.
system.cpu10.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.writebacks                   1256                       # number of writebacks
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_hits                    1435881                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_hits                     961315                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_hits                    474566                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.icache.ReadReq_accesses::0       4395972                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total      4395972                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_avg_miss_latency::0 17753.316953                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency 14753.153153                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_hits::0           4389867                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total       4389867                       # number of ReadReq hits
system.cpu10.icache.ReadReq_miss_latency    108384000                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_rate::0     0.001389                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_misses::0            6105                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         6105                       # number of ReadReq misses
system.cpu10.icache.ReadReq_mshr_miss_latency     90068000                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::0     0.001389                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_misses          6105                       # number of ReadReq MSHR misses
system.cpu10.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_refs               327.712850                       # Average number of references to valid blocks.
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.demand_accesses::0        4395972                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total      4395972                       # number of demand (read+write) accesses
system.cpu10.icache.demand_avg_miss_latency::0 17753.316953                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency 14753.153153                       # average overall mshr miss latency
system.cpu10.icache.demand_hits::0            4389867                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total        4389867                       # number of demand (read+write) hits
system.cpu10.icache.demand_miss_latency     108384000                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_rate::0      0.001389                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_misses::0             6105                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         6105                       # number of demand (read+write) misses
system.cpu10.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_miss_latency     90068000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_rate::0     0.001389                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_misses           6105                       # number of demand (read+write) MSHR misses
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.occ_%::0                 0.792015                       # Average percentage of cache occupancy
system.cpu10.icache.occ_blocks::0          405.511605                       # Average occupied blocks per context
system.cpu10.icache.overall_accesses::0       4395972                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total      4395972                       # number of overall (read+write) accesses
system.cpu10.icache.overall_avg_miss_latency::0 17753.316953                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency 14753.153153                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu10.icache.overall_hits::0           4389867                       # number of overall hits
system.cpu10.icache.overall_hits::1                 0                       # number of overall hits
system.cpu10.icache.overall_hits::total       4389867                       # number of overall hits
system.cpu10.icache.overall_miss_latency    108384000                       # number of overall miss cycles
system.cpu10.icache.overall_miss_rate::0     0.001389                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_misses::0            6105                       # number of overall misses
system.cpu10.icache.overall_misses::1               0                       # number of overall misses
system.cpu10.icache.overall_misses::total         6105                       # number of overall misses
system.cpu10.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_miss_latency     90068000                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_rate::0     0.001389                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_misses          6105                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu10.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.icache.replacements                 5673                       # number of replacements
system.cpu10.icache.sampled_refs                 5673                       # Sample count of references to valid blocks.
system.cpu10.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.icache.tagsinuse              405.511605                       # Cycle average of tags in use
system.cpu10.icache.total_refs                1859115                       # Total number of references to valid blocks.
system.cpu10.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.writebacks                      0                       # number of writebacks
system.cpu10.idle_fraction                   0.997171                       # Percentage of idle cycles
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.fetch_accesses                511714                       # ITB accesses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_hits                    511714                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu10.kern.callpal::wrmces                   1      0.00%      0.01% # number of callpals executed
system.cpu10.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu10.kern.callpal::swpctx                  20      0.05%      0.06% # number of callpals executed
system.cpu10.kern.callpal::wrent                    7      0.02%      0.08% # number of callpals executed
system.cpu10.kern.callpal::swpipl               32526     81.46%     81.54% # number of callpals executed
system.cpu10.kern.callpal::rdps                  4854     12.16%     93.70% # number of callpals executed
system.cpu10.kern.callpal::wrkgp                    1      0.00%     93.70% # number of callpals executed
system.cpu10.kern.callpal::whami                    3      0.01%     93.71% # number of callpals executed
system.cpu10.kern.callpal::rti                   2512      6.29%    100.00% # number of callpals executed
system.cpu10.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                39927                       # number of callpals executed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.hwrei                    42441                       # number of hwrei instructions executed
system.cpu10.kern.inst.quiesce                   2658                       # number of quiesce instructions executed
system.cpu10.kern.ipl_count::0                   9836     26.19%     26.19% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                  2427      6.46%     32.66% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                    85      0.23%     32.88% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                 25203     67.12%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total              37551                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                    9836     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                   2427     10.98%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                     85      0.38%     55.88% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                   9751     44.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total               22099                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0           2364252620000     98.61%     98.61% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22             683779500      0.03%     98.64% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30              54726500      0.00%     98.65% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31           32472384000      1.35%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total       2397463510000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.386898                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch::kernel            2534                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                     21                       # number of times the context was actually changed
system.cpu10.not_idle_fraction               0.002829                       # Percentage of non-idle cycles
system.cpu10.numCycles                     4794927048                       # number of cpu cycles simulated
system.cpu10.num_insts                        4395972                       # Number of instructions executed
system.cpu10.num_refs                         1438845                       # Number of memory references
system.cpu11.dcache.LoadLockedReq_accesses::0        12444                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total        12444                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::0 19991.336634                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency 16991.336634                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::0        11636                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total        11636                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_miss_latency     16153000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_rate::0     0.064931                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_misses::0          808                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total          808                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency     13729000                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::0     0.064931                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_misses          808                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.ReadReq_accesses::0        937149                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total       937149                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_avg_miss_latency::0 13675.423244                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency 10675.406415                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu11.dcache.ReadReq_hits::0            907438                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total        907438                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_miss_latency    406310500                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_rate::0     0.031704                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_misses::0           29711                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total        29711                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_mshr_miss_latency    317177000                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::0     0.031704                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_misses         29711                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_uncacheable_latency       653000                       # number of ReadReq MSHR uncacheable cycles
system.cpu11.dcache.StoreCondReq_accesses::0         8135                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total         8135                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_avg_miss_latency::0 34625.806452                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency 35820.976492                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::0         6895                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total         6895                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_miss_latency     42936000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_rate::0     0.152428                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_misses::0         1240                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total         1240                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency     39618000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::0     0.135956                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_misses         1106                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.WriteReq_accesses::0       463787                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total       463787                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_avg_miss_latency::0 88845.989305                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency 85845.989305                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu11.dcache.WriteReq_hits::0           459112                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total       459112                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_miss_latency    415355000                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_rate::0     0.010080                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_misses::0           4675                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total         4675                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_mshr_miss_latency    401330000                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::0     0.010080                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_misses         4675                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_uncacheable_latency    381559500                       # number of WriteReq MSHR uncacheable cycles
system.cpu11.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_refs                20.864116                       # Average number of references to valid blocks.
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.demand_accesses::0        1400936                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total      1400936                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_avg_miss_latency::0 23895.349852                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency 20895.335311                       # average overall mshr miss latency
system.cpu11.dcache.demand_hits::0            1366550                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total        1366550                       # number of demand (read+write) hits
system.cpu11.dcache.demand_miss_latency     821665500                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_rate::0      0.024545                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_misses::0            34386                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total        34386                       # number of demand (read+write) misses
system.cpu11.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_miss_latency    718507000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::0     0.024545                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_misses          34386                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dcache.occ_%::0                 0.453488                       # Average percentage of cache occupancy
system.cpu11.dcache.occ_blocks::0          464.372120                       # Average occupied blocks per context
system.cpu11.dcache.overall_accesses::0       1400936                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total      1400936                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_avg_miss_latency::0 23895.349852                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency 20895.335311                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu11.dcache.overall_hits::0           1366550                       # number of overall hits
system.cpu11.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu11.dcache.overall_hits::total       1366550                       # number of overall hits
system.cpu11.dcache.overall_miss_latency    821665500                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_rate::0     0.024545                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_misses::0           34386                       # number of overall misses
system.cpu11.dcache.overall_misses::1               0                       # number of overall misses
system.cpu11.dcache.overall_misses::total        34386                       # number of overall misses
system.cpu11.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_miss_latency    718507000                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_rate::0     0.024545                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_misses         34386                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_uncacheable_latency    382212500                       # number of overall MSHR uncacheable cycles
system.cpu11.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.dcache.replacements                17537                       # number of replacements
system.cpu11.dcache.sampled_refs                17537                       # Sample count of references to valid blocks.
system.cpu11.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.dcache.tagsinuse              464.372120                       # Cycle average of tags in use
system.cpu11.dcache.total_refs                 365894                       # Total number of references to valid blocks.
system.cpu11.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.writebacks                   3782                       # number of writebacks
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_hits                    1424074                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_hits                     949494                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_hits                    474580                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.icache.ReadReq_accesses::0       4350659                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total      4350659                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_avg_miss_latency::0 17010.527175                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency 14010.445569                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_hits::0           4344532                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total       4344532                       # number of ReadReq hits
system.cpu11.icache.ReadReq_miss_latency    104223500                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_rate::0     0.001408                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_misses::0            6127                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         6127                       # number of ReadReq misses
system.cpu11.icache.ReadReq_mshr_miss_latency     85842000                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::0     0.001408                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_misses          6127                       # number of ReadReq MSHR misses
system.cpu11.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_refs               322.908867                       # Average number of references to valid blocks.
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.demand_accesses::0        4350659                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total      4350659                       # number of demand (read+write) accesses
system.cpu11.icache.demand_avg_miss_latency::0 17010.527175                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency 14010.445569                       # average overall mshr miss latency
system.cpu11.icache.demand_hits::0            4344532                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total        4344532                       # number of demand (read+write) hits
system.cpu11.icache.demand_miss_latency     104223500                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_rate::0      0.001408                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_misses::0             6127                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         6127                       # number of demand (read+write) misses
system.cpu11.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_miss_latency     85842000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_rate::0     0.001408                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_misses           6127                       # number of demand (read+write) MSHR misses
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.occ_%::0                 0.792038                       # Average percentage of cache occupancy
system.cpu11.icache.occ_blocks::0          405.523271                       # Average occupied blocks per context
system.cpu11.icache.overall_accesses::0       4350659                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total      4350659                       # number of overall (read+write) accesses
system.cpu11.icache.overall_avg_miss_latency::0 17010.527175                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency 14010.445569                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu11.icache.overall_hits::0           4344532                       # number of overall hits
system.cpu11.icache.overall_hits::1                 0                       # number of overall hits
system.cpu11.icache.overall_hits::total       4344532                       # number of overall hits
system.cpu11.icache.overall_miss_latency    104223500                       # number of overall miss cycles
system.cpu11.icache.overall_miss_rate::0     0.001408                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_misses::0            6127                       # number of overall misses
system.cpu11.icache.overall_misses::1               0                       # number of overall misses
system.cpu11.icache.overall_misses::total         6127                       # number of overall misses
system.cpu11.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_miss_latency     85842000                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_rate::0     0.001408                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_misses          6127                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu11.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.icache.replacements                 5695                       # number of replacements
system.cpu11.icache.sampled_refs                 5695                       # Sample count of references to valid blocks.
system.cpu11.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.icache.tagsinuse              405.523271                       # Cycle average of tags in use
system.cpu11.icache.total_refs                1838966                       # Total number of references to valid blocks.
system.cpu11.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.writebacks                      0                       # number of writebacks
system.cpu11.idle_fraction                   0.997037                       # Percentage of idle cycles
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.fetch_accesses                511714                       # ITB accesses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_hits                    511714                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu11.kern.callpal::wrmces                   1      0.00%      0.01% # number of callpals executed
system.cpu11.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu11.kern.callpal::swpctx                  20      0.05%      0.06% # number of callpals executed
system.cpu11.kern.callpal::wrent                    7      0.02%      0.08% # number of callpals executed
system.cpu11.kern.callpal::swpipl               32526     81.46%     81.54% # number of callpals executed
system.cpu11.kern.callpal::rdps                  4854     12.16%     93.70% # number of callpals executed
system.cpu11.kern.callpal::wrkgp                    1      0.00%     93.70% # number of callpals executed
system.cpu11.kern.callpal::whami                    3      0.01%     93.71% # number of callpals executed
system.cpu11.kern.callpal::rti                   2512      6.29%    100.00% # number of callpals executed
system.cpu11.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                39927                       # number of callpals executed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.hwrei                    42441                       # number of hwrei instructions executed
system.cpu11.kern.inst.quiesce                   2660                       # number of quiesce instructions executed
system.cpu11.kern.ipl_count::0                   9836     26.19%     26.19% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                  2427      6.46%     32.66% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                    85      0.23%     32.88% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                 25203     67.12%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total              37551                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                    9836     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                   2427     10.98%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                     85      0.38%     55.88% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                   9751     44.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total               22099                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0           2363540844000     98.59%     98.59% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22             979691500      0.04%     98.63% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30              55461500      0.00%     98.63% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31           32887520000      1.37%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total       2397463517000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.386898                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch::kernel            2534                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                     21                       # number of times the context was actually changed
system.cpu11.not_idle_fraction               0.002963                       # Percentage of non-idle cycles
system.cpu11.numCycles                     4794927062                       # number of cpu cycles simulated
system.cpu11.num_insts                        4350659                       # Number of instructions executed
system.cpu11.num_refs                         1427038                       # Number of memory references
system.cpu12.dcache.LoadLockedReq_accesses::0        15227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total        15227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::0 17006.337136                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency 14006.337136                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::0        14438                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total        14438                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_miss_latency     13418000                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_rate::0     0.051816                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_misses::0          789                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total          789                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency     11051000                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::0     0.051816                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_misses          789                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.ReadReq_accesses::0        937483                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total       937483                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_avg_miss_latency::0 14129.222167                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency 11129.199436                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu12.dcache.ReadReq_hits::0            915486                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total        915486                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_miss_latency    310800500                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_rate::0     0.023464                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_misses::0           21997                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total        21997                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_mshr_miss_latency    244809000                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::0     0.023464                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_misses         21997                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_uncacheable_latency       657000                       # number of ReadReq MSHR uncacheable cycles
system.cpu12.dcache.StoreCondReq_accesses::0         8186                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total         8186                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_avg_miss_latency::0 32733.852140                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency 34962.996390                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::0         6901                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total         6901                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_miss_latency     42063000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_rate::0     0.156975                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_misses::0         1285                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total         1285                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency     38739000                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::0     0.135353                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_misses         1108                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.WriteReq_accesses::0       463630                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total       463630                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_avg_miss_latency::0 50105.335157                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency 47105.335157                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu12.dcache.WriteReq_hits::0           461437                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total       461437                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_miss_latency    109881000                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_rate::0     0.004730                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_misses::0           2193                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total         2193                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_mshr_miss_latency    103302000                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::0     0.004730                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_misses         2193                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_uncacheable_latency    378973500                       # number of WriteReq MSHR uncacheable cycles
system.cpu12.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_refs                21.058019                       # Average number of references to valid blocks.
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.demand_accesses::0        1401113                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total      1401113                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_avg_miss_latency::0 17390.719305                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency 14390.698636                       # average overall mshr miss latency
system.cpu12.dcache.demand_hits::0            1376923                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total        1376923                       # number of demand (read+write) hits
system.cpu12.dcache.demand_miss_latency     420681500                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_rate::0      0.017265                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_misses::0            24190                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total        24190                       # number of demand (read+write) misses
system.cpu12.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_miss_latency    348111000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::0     0.017265                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_misses          24190                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dcache.occ_%::0                 0.479572                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_%::1                -0.000960                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_blocks::0          491.082107                       # Average occupied blocks per context
system.cpu12.dcache.occ_blocks::1           -0.982894                       # Average occupied blocks per context
system.cpu12.dcache.overall_accesses::0       1401113                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total      1401113                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_avg_miss_latency::0 17390.719305                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency 14390.698636                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu12.dcache.overall_hits::0           1376923                       # number of overall hits
system.cpu12.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu12.dcache.overall_hits::total       1376923                       # number of overall hits
system.cpu12.dcache.overall_miss_latency    420681500                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_rate::0     0.017265                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_misses::0           24190                       # number of overall misses
system.cpu12.dcache.overall_misses::1               0                       # number of overall misses
system.cpu12.dcache.overall_misses::total        24190                       # number of overall misses
system.cpu12.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_miss_latency    348111000                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_rate::0     0.017265                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_misses         24190                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_uncacheable_latency    379630500                       # number of overall MSHR uncacheable cycles
system.cpu12.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.dcache.replacements                10169                       # number of replacements
system.cpu12.dcache.sampled_refs                10169                       # Sample count of references to valid blocks.
system.cpu12.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.dcache.tagsinuse              490.099213                       # Cycle average of tags in use
system.cpu12.dcache.total_refs                 214139                       # Total number of references to valid blocks.
system.cpu12.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.writebacks                   1296                       # number of writebacks
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_hits                    1427084                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_hits                     952611                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_hits                    474473                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.icache.ReadReq_accesses::0       4361737                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total      4361737                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_avg_miss_latency::0 17646.751551                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency 14646.588312                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_hits::0           4355611                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total       4355611                       # number of ReadReq hits
system.cpu12.icache.ReadReq_miss_latency    108104000                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_rate::0     0.001404                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_misses::0            6126                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         6126                       # number of ReadReq misses
system.cpu12.icache.ReadReq_mshr_miss_latency     89725000                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::0     0.001404                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_misses          6126                       # number of ReadReq MSHR misses
system.cpu12.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_refs               327.104145                       # Average number of references to valid blocks.
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.demand_accesses::0        4361737                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total      4361737                       # number of demand (read+write) accesses
system.cpu12.icache.demand_avg_miss_latency::0 17646.751551                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency 14646.588312                       # average overall mshr miss latency
system.cpu12.icache.demand_hits::0            4355611                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total        4355611                       # number of demand (read+write) hits
system.cpu12.icache.demand_miss_latency     108104000                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_rate::0      0.001404                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_misses::0             6126                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         6126                       # number of demand (read+write) misses
system.cpu12.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_miss_latency     89725000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_rate::0     0.001404                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_misses           6126                       # number of demand (read+write) MSHR misses
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.occ_%::0                 0.792799                       # Average percentage of cache occupancy
system.cpu12.icache.occ_blocks::0          405.913004                       # Average occupied blocks per context
system.cpu12.icache.overall_accesses::0       4361737                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total      4361737                       # number of overall (read+write) accesses
system.cpu12.icache.overall_avg_miss_latency::0 17646.751551                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency 14646.588312                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu12.icache.overall_hits::0           4355611                       # number of overall hits
system.cpu12.icache.overall_hits::1                 0                       # number of overall hits
system.cpu12.icache.overall_hits::total       4355611                       # number of overall hits
system.cpu12.icache.overall_miss_latency    108104000                       # number of overall miss cycles
system.cpu12.icache.overall_miss_rate::0     0.001404                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_misses::0            6126                       # number of overall misses
system.cpu12.icache.overall_misses::1               0                       # number of overall misses
system.cpu12.icache.overall_misses::total         6126                       # number of overall misses
system.cpu12.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_miss_latency     89725000                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_rate::0     0.001404                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_misses          6126                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu12.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.icache.replacements                 5694                       # number of replacements
system.cpu12.icache.sampled_refs                 5694                       # Sample count of references to valid blocks.
system.cpu12.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.icache.tagsinuse              405.913004                       # Cycle average of tags in use
system.cpu12.icache.total_refs                1862531                       # Total number of references to valid blocks.
system.cpu12.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.writebacks                      0                       # number of writebacks
system.cpu12.idle_fraction                   0.997195                       # Percentage of idle cycles
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.fetch_accesses                511510                       # ITB accesses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_hits                    511510                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu12.kern.callpal::wrmces                   1      0.00%      0.01% # number of callpals executed
system.cpu12.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu12.kern.callpal::swpctx                  20      0.05%      0.06% # number of callpals executed
system.cpu12.kern.callpal::wrent                    7      0.02%      0.08% # number of callpals executed
system.cpu12.kern.callpal::swpipl               32513     81.46%     81.54% # number of callpals executed
system.cpu12.kern.callpal::rdps                  4852     12.16%     93.70% # number of callpals executed
system.cpu12.kern.callpal::wrkgp                    1      0.00%     93.70% # number of callpals executed
system.cpu12.kern.callpal::whami                    3      0.01%     93.71% # number of callpals executed
system.cpu12.kern.callpal::rti                   2511      6.29%    100.00% # number of callpals executed
system.cpu12.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                39911                       # number of callpals executed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.hwrei                    42424                       # number of hwrei instructions executed
system.cpu12.kern.inst.quiesce                   2661                       # number of quiesce instructions executed
system.cpu12.kern.ipl_count::0                   9832     26.19%     26.19% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                  2426      6.46%     32.66% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                    85      0.23%     32.88% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                 25193     67.12%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total              37536                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                    9832     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                   2426     10.98%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                     85      0.38%     55.88% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                   9747     44.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total               22090                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0           2363514490500     98.58%     98.58% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22             678415000      0.03%     98.61% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30              53795500      0.00%     98.61% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31           33216777000      1.39%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total       2397463478000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.386893                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch::kernel            2533                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                     21                       # number of times the context was actually changed
system.cpu12.not_idle_fraction               0.002805                       # Percentage of non-idle cycles
system.cpu12.numCycles                     4794926984                       # number of cpu cycles simulated
system.cpu12.num_insts                        4361737                       # Number of instructions executed
system.cpu12.num_refs                         1430047                       # Number of memory references
system.cpu13.dcache.LoadLockedReq_accesses::0        17992                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total        17992                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::0 17434.620174                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency 14434.620174                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::0        17189                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total        17189                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_miss_latency     14000000                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_rate::0     0.044631                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_misses::0          803                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total          803                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency     11591000                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::0     0.044631                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_misses          803                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.ReadReq_accesses::0        937647                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total       937647                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_avg_miss_latency::0 13568.450486                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency 10568.427753                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu13.dcache.ReadReq_hits::0            915653                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total        915653                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_miss_latency    298424500                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_rate::0     0.023457                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_misses::0           21994                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total        21994                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_mshr_miss_latency    232442000                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::0     0.023457                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_misses         21994                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_uncacheable_latency       632000                       # number of ReadReq MSHR uncacheable cycles
system.cpu13.dcache.StoreCondReq_accesses::0         8183                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total         8183                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_avg_miss_latency::0 32846.573209                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency 35445.761167                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::0         6899                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total         6899                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_miss_latency     42175000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_rate::0     0.156911                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_misses::0         1284                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total         1284                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency     38884000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::0     0.134058                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_misses         1097                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.WriteReq_accesses::0       463608                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total       463608                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_avg_miss_latency::0 50384.100045                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency 47384.100045                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu13.dcache.WriteReq_hits::0           461369                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total       461369                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_miss_latency    112810000                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_rate::0     0.004830                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_misses::0           2239                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total         2239                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_mshr_miss_latency    106093000                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::0     0.004830                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_misses         2239                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_uncacheable_latency    376429000                       # number of WriteReq MSHR uncacheable cycles
system.cpu13.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_refs                29.615242                       # Average number of references to valid blocks.
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.demand_accesses::0        1401255                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total      1401255                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_avg_miss_latency::0 16970.020220                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency 13969.999587                       # average overall mshr miss latency
system.cpu13.dcache.demand_hits::0            1377022                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total        1377022                       # number of demand (read+write) hits
system.cpu13.dcache.demand_miss_latency     411234500                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_rate::0      0.017294                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_misses::0            24233                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total        24233                       # number of demand (read+write) misses
system.cpu13.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_miss_latency    338535000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::0     0.017294                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_misses          24233                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dcache.occ_%::0                 0.470982                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_%::1                -0.000010                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_blocks::0          482.285183                       # Average occupied blocks per context
system.cpu13.dcache.occ_blocks::1           -0.010330                       # Average occupied blocks per context
system.cpu13.dcache.overall_accesses::0       1401255                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total      1401255                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_avg_miss_latency::0 16970.020220                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency 13969.999587                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu13.dcache.overall_hits::0           1377022                       # number of overall hits
system.cpu13.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu13.dcache.overall_hits::total       1377022                       # number of overall hits
system.cpu13.dcache.overall_miss_latency    411234500                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_rate::0     0.017294                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_misses::0           24233                       # number of overall misses
system.cpu13.dcache.overall_misses::1               0                       # number of overall misses
system.cpu13.dcache.overall_misses::total        24233                       # number of overall misses
system.cpu13.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_miss_latency    338535000                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_rate::0     0.017294                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_misses         24233                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_uncacheable_latency    377061000                       # number of overall MSHR uncacheable cycles
system.cpu13.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.dcache.replacements                10235                       # number of replacements
system.cpu13.dcache.sampled_refs                10235                       # Sample count of references to valid blocks.
system.cpu13.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.dcache.tagsinuse              482.274853                       # Cycle average of tags in use
system.cpu13.dcache.total_refs                 303112                       # Total number of references to valid blocks.
system.cpu13.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.writebacks                   1335                       # number of writebacks
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_hits                    1429988                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_hits                     955540                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_hits                    474448                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.icache.ReadReq_accesses::0       4372698                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total      4372698                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_avg_miss_latency::0 17328.398495                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency 14328.316702                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_hits::0           4366585                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total       4366585                       # number of ReadReq hits
system.cpu13.icache.ReadReq_miss_latency    105928500                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_rate::0     0.001398                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_misses::0            6113                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         6113                       # number of ReadReq misses
system.cpu13.icache.ReadReq_mshr_miss_latency     87589000                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::0     0.001398                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_misses          6113                       # number of ReadReq MSHR misses
system.cpu13.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_refs               325.212111                       # Average number of references to valid blocks.
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.demand_accesses::0        4372698                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total      4372698                       # number of demand (read+write) accesses
system.cpu13.icache.demand_avg_miss_latency::0 17328.398495                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency 14328.316702                       # average overall mshr miss latency
system.cpu13.icache.demand_hits::0            4366585                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total        4366585                       # number of demand (read+write) hits
system.cpu13.icache.demand_miss_latency     105928500                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_rate::0      0.001398                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_misses::0             6113                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         6113                       # number of demand (read+write) misses
system.cpu13.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_miss_latency     87589000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_rate::0     0.001398                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_misses           6113                       # number of demand (read+write) MSHR misses
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.occ_%::0                 0.792043                       # Average percentage of cache occupancy
system.cpu13.icache.occ_blocks::0          405.526060                       # Average occupied blocks per context
system.cpu13.icache.overall_accesses::0       4372698                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total      4372698                       # number of overall (read+write) accesses
system.cpu13.icache.overall_avg_miss_latency::0 17328.398495                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency 14328.316702                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu13.icache.overall_hits::0           4366585                       # number of overall hits
system.cpu13.icache.overall_hits::1                 0                       # number of overall hits
system.cpu13.icache.overall_hits::total       4366585                       # number of overall hits
system.cpu13.icache.overall_miss_latency    105928500                       # number of overall miss cycles
system.cpu13.icache.overall_miss_rate::0     0.001398                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_misses::0            6113                       # number of overall misses
system.cpu13.icache.overall_misses::1               0                       # number of overall misses
system.cpu13.icache.overall_misses::total         6113                       # number of overall misses
system.cpu13.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_miss_latency     87589000                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_rate::0     0.001398                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_misses          6113                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu13.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.icache.replacements                 5681                       # number of replacements
system.cpu13.icache.sampled_refs                 5681                       # Sample count of references to valid blocks.
system.cpu13.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.icache.tagsinuse              405.526060                       # Cycle average of tags in use
system.cpu13.icache.total_refs                1847530                       # Total number of references to valid blocks.
system.cpu13.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.writebacks                      0                       # number of writebacks
system.cpu13.idle_fraction                   0.997195                       # Percentage of idle cycles
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.fetch_accesses                511492                       # ITB accesses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_hits                    511492                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu13.kern.callpal::wrmces                   1      0.00%      0.01% # number of callpals executed
system.cpu13.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu13.kern.callpal::swpctx                  20      0.05%      0.06% # number of callpals executed
system.cpu13.kern.callpal::wrent                    7      0.02%      0.08% # number of callpals executed
system.cpu13.kern.callpal::swpipl               32511     81.46%     81.54% # number of callpals executed
system.cpu13.kern.callpal::rdps                  4852     12.16%     93.70% # number of callpals executed
system.cpu13.kern.callpal::wrkgp                    1      0.00%     93.70% # number of callpals executed
system.cpu13.kern.callpal::whami                    3      0.01%     93.71% # number of callpals executed
system.cpu13.kern.callpal::rti                   2511      6.29%    100.00% # number of callpals executed
system.cpu13.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                39909                       # number of callpals executed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.hwrei                    42422                       # number of hwrei instructions executed
system.cpu13.kern.inst.quiesce                   2663                       # number of quiesce instructions executed
system.cpu13.kern.ipl_count::0                   9831     26.19%     26.19% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                  2426      6.46%     32.66% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                    85      0.23%     32.88% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                 25192     67.12%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total              37534                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                    9831     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                   2426     10.98%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                     85      0.38%     55.88% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                   9746     44.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total               22088                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0           2363115327500     98.57%     98.57% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22             675948000      0.03%     98.60% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30              54210500      0.00%     98.60% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31           33617987000      1.40%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total       2397463473000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.386869                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch::kernel            2533                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                     21                       # number of times the context was actually changed
system.cpu13.not_idle_fraction               0.002805                       # Percentage of non-idle cycles
system.cpu13.numCycles                     4794926974                       # number of cpu cycles simulated
system.cpu13.num_insts                        4372698                       # Number of instructions executed
system.cpu13.num_refs                         1432951                       # Number of memory references
system.cpu14.dcache.LoadLockedReq_accesses::0        20631                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total        20631                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::0 16107.382550                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency 13107.382550                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::0        19886                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total        19886                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_miss_latency     12000000                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_rate::0     0.036111                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_misses::0          745                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total          745                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency      9765000                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::0     0.036111                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_misses          745                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.ReadReq_accesses::0        935528                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total       935528                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_avg_miss_latency::0 12732.461602                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency  9732.438541                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu14.dcache.ReadReq_hits::0            913847                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total        913847                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_miss_latency    276052500                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_rate::0     0.023175                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_misses::0           21681                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total        21681                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_mshr_miss_latency    211009000                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::0     0.023175                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_misses         21681                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_uncacheable_latency       652000                       # number of ReadReq MSHR uncacheable cycles
system.cpu14.dcache.StoreCondReq_accesses::0         8136                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total         8136                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_avg_miss_latency::0 35456.538171                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency 37196.229649                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::0         6813                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total         6813                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_miss_latency     46909000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_rate::0     0.162611                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_misses::0         1323                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total         1323                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency     43408000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::0     0.143437                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_misses         1167                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.WriteReq_accesses::0       463454                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total       463454                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_avg_miss_latency::0 50623.715753                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency 47623.715753                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu14.dcache.WriteReq_hits::0           461118                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total       461118                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_miss_latency    118257000                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_rate::0     0.005040                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_misses::0           2336                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total         2336                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_mshr_miss_latency    111249000                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::0     0.005040                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_misses         2336                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_uncacheable_latency    373769500                       # number of WriteReq MSHR uncacheable cycles
system.cpu14.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_refs                18.166585                       # Average number of references to valid blocks.
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.demand_accesses::0        1398982                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      1398982                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_avg_miss_latency::0 16417.933131                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency 13417.912312                       # average overall mshr miss latency
system.cpu14.dcache.demand_hits::0            1374965                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        1374965                       # number of demand (read+write) hits
system.cpu14.dcache.demand_miss_latency     394309500                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_rate::0      0.017167                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_misses::0            24017                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total        24017                       # number of demand (read+write) misses
system.cpu14.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_miss_latency    322258000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::0     0.017167                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_misses          24017                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dcache.occ_%::0                 0.476373                       # Average percentage of cache occupancy
system.cpu14.dcache.occ_blocks::0          487.805944                       # Average occupied blocks per context
system.cpu14.dcache.overall_accesses::0       1398982                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      1398982                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_avg_miss_latency::0 16417.933131                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency 13417.912312                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu14.dcache.overall_hits::0           1374965                       # number of overall hits
system.cpu14.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu14.dcache.overall_hits::total       1374965                       # number of overall hits
system.cpu14.dcache.overall_miss_latency    394309500                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_rate::0     0.017167                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_misses::0           24017                       # number of overall misses
system.cpu14.dcache.overall_misses::1               0                       # number of overall misses
system.cpu14.dcache.overall_misses::total        24017                       # number of overall misses
system.cpu14.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_miss_latency    322258000                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_rate::0     0.017167                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_misses         24017                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_uncacheable_latency    374421500                       # number of overall MSHR uncacheable cycles
system.cpu14.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.dcache.replacements                10151                       # number of replacements
system.cpu14.dcache.sampled_refs                10151                       # Sample count of references to valid blocks.
system.cpu14.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.dcache.tagsinuse              487.805944                       # Cycle average of tags in use
system.cpu14.dcache.total_refs                 184409                       # Total number of references to valid blocks.
system.cpu14.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.writebacks                   1266                       # number of writebacks
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_hits                    1430306                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_hits                     956060                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_hits                    474246                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.icache.ReadReq_accesses::0       4378325                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total      4378325                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_avg_miss_latency::0 17134.501966                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency 14134.338139                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_hits::0           4372221                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total       4372221                       # number of ReadReq hits
system.cpu14.icache.ReadReq_miss_latency    104589000                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_rate::0     0.001394                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_misses::0            6104                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         6104                       # number of ReadReq misses
system.cpu14.icache.ReadReq_mshr_miss_latency     86276000                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::0     0.001394                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_misses          6104                       # number of ReadReq MSHR misses
system.cpu14.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_refs               326.601023                       # Average number of references to valid blocks.
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.demand_accesses::0        4378325                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total      4378325                       # number of demand (read+write) accesses
system.cpu14.icache.demand_avg_miss_latency::0 17134.501966                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency 14134.338139                       # average overall mshr miss latency
system.cpu14.icache.demand_hits::0            4372221                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total        4372221                       # number of demand (read+write) hits
system.cpu14.icache.demand_miss_latency     104589000                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_rate::0      0.001394                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_misses::0             6104                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         6104                       # number of demand (read+write) misses
system.cpu14.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_miss_latency     86276000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_rate::0     0.001394                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_misses           6104                       # number of demand (read+write) MSHR misses
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.occ_%::0                 0.792044                       # Average percentage of cache occupancy
system.cpu14.icache.occ_blocks::0          405.526668                       # Average occupied blocks per context
system.cpu14.icache.overall_accesses::0       4378325                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total      4378325                       # number of overall (read+write) accesses
system.cpu14.icache.overall_avg_miss_latency::0 17134.501966                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency 14134.338139                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu14.icache.overall_hits::0           4372221                       # number of overall hits
system.cpu14.icache.overall_hits::1                 0                       # number of overall hits
system.cpu14.icache.overall_hits::total       4372221                       # number of overall hits
system.cpu14.icache.overall_miss_latency    104589000                       # number of overall miss cycles
system.cpu14.icache.overall_miss_rate::0     0.001394                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_misses::0            6104                       # number of overall misses
system.cpu14.icache.overall_misses::1               0                       # number of overall misses
system.cpu14.icache.overall_misses::total         6104                       # number of overall misses
system.cpu14.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_miss_latency     86276000                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_rate::0     0.001394                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_misses          6104                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu14.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.icache.replacements                 5672                       # number of replacements
system.cpu14.icache.sampled_refs                 5672                       # Sample count of references to valid blocks.
system.cpu14.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.icache.tagsinuse              405.526668                       # Cycle average of tags in use
system.cpu14.icache.total_refs                1852481                       # Total number of references to valid blocks.
system.cpu14.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.writebacks                      0                       # number of writebacks
system.cpu14.idle_fraction                   0.997200                       # Percentage of idle cycles
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.fetch_accesses                511288                       # ITB accesses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_hits                    511288                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu14.kern.callpal::wrmces                   1      0.00%      0.01% # number of callpals executed
system.cpu14.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu14.kern.callpal::swpctx                  20      0.05%      0.06% # number of callpals executed
system.cpu14.kern.callpal::wrent                    7      0.02%      0.08% # number of callpals executed
system.cpu14.kern.callpal::swpipl               32498     81.46%     81.54% # number of callpals executed
system.cpu14.kern.callpal::rdps                  4850     12.16%     93.70% # number of callpals executed
system.cpu14.kern.callpal::wrkgp                    1      0.00%     93.70% # number of callpals executed
system.cpu14.kern.callpal::whami                    3      0.01%     93.71% # number of callpals executed
system.cpu14.kern.callpal::rti                   2510      6.29%    100.00% # number of callpals executed
system.cpu14.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                39893                       # number of callpals executed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.hwrei                    42405                       # number of hwrei instructions executed
system.cpu14.kern.inst.quiesce                   2664                       # number of quiesce instructions executed
system.cpu14.kern.ipl_count::0                   9827     26.19%     26.19% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                  2425      6.46%     32.66% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                    85      0.23%     32.88% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                 25182     67.12%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total              37519                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                    9827     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                   2425     10.98%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                     85      0.38%     55.88% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                   9742     44.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total               22079                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0           2362710832500     98.55%     98.55% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22             673018000      0.03%     98.58% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30              67030500      0.00%     98.58% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31           34012590000      1.42%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total       2397463471000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.386864                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch::kernel            2532                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                     21                       # number of times the context was actually changed
system.cpu14.not_idle_fraction               0.002800                       # Percentage of non-idle cycles
system.cpu14.numCycles                     4794926970                       # number of cpu cycles simulated
system.cpu14.num_insts                        4378325                       # Number of instructions executed
system.cpu14.num_refs                         1433268                       # Number of memory references
system.cpu15.dcache.LoadLockedReq_accesses::0        26031                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total        26031                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::0 12275.862069                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency  9275.862069                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::0        25393                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total        25393                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_miss_latency      7832000                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_rate::0     0.024509                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_misses::0          638                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total          638                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency      5918000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::0     0.024509                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_misses          638                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.ReadReq_accesses::0        934554                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total       934554                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_avg_miss_latency::0 11925.116368                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency  8925.092375                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu15.dcache.ReadReq_hits::0            913715                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total        913715                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_miss_latency    248507500                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_rate::0     0.022298                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_misses::0           20839                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total        20839                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_mshr_miss_latency    185990000                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::0     0.022298                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_misses         20839                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_uncacheable_latency       655000                       # number of ReadReq MSHR uncacheable cycles
system.cpu15.dcache.StoreCondReq_accesses::0         8063                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total         8063                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_avg_miss_latency::0 39085.072231                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency 37181.518152                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::0         6817                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total         6817                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_miss_latency     48700000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_rate::0     0.154533                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_misses::0         1246                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total         1246                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency     45064000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::0     0.150316                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_misses         1212                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.WriteReq_accesses::0       465665                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total       465665                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_avg_miss_latency::0 49864.028777                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency 46864.028777                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu15.dcache.WriteReq_hits::0           462885                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total       462885                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_miss_latency    138622000                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_rate::0     0.005970                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_misses::0           2780                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total         2780                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_mshr_miss_latency    130282000                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::0     0.005970                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_misses         2780                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_uncacheable_latency    371089000                       # number of WriteReq MSHR uncacheable cycles
system.cpu15.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_refs                25.479352                       # Average number of references to valid blocks.
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.demand_accesses::0        1400219                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total      1400219                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_avg_miss_latency::0 16390.596554                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency 13390.575384                       # average overall mshr miss latency
system.cpu15.dcache.demand_hits::0            1376600                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total        1376600                       # number of demand (read+write) hits
system.cpu15.dcache.demand_miss_latency     387129500                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_rate::0      0.016868                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_misses::0            23619                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total        23619                       # number of demand (read+write) misses
system.cpu15.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_miss_latency    316272000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::0     0.016868                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_misses          23619                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dcache.occ_%::0                 0.598741                       # Average percentage of cache occupancy
system.cpu15.dcache.occ_blocks::0          613.110766                       # Average occupied blocks per context
system.cpu15.dcache.overall_accesses::0       1400219                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total      1400219                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_avg_miss_latency::0 16390.596554                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency 13390.575384                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu15.dcache.overall_hits::0           1376600                       # number of overall hits
system.cpu15.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu15.dcache.overall_hits::total       1376600                       # number of overall hits
system.cpu15.dcache.overall_miss_latency    387129500                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_rate::0     0.016868                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_misses::0           23619                       # number of overall misses
system.cpu15.dcache.overall_misses::1               0                       # number of overall misses
system.cpu15.dcache.overall_misses::total        23619                       # number of overall misses
system.cpu15.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_miss_latency    316272000                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_rate::0     0.016868                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_misses         23619                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_uncacheable_latency    371744000                       # number of overall MSHR uncacheable cycles
system.cpu15.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.dcache.replacements                10316                       # number of replacements
system.cpu15.dcache.sampled_refs                10316                       # Sample count of references to valid blocks.
system.cpu15.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.dcache.tagsinuse              613.110766                       # Cycle average of tags in use
system.cpu15.dcache.total_refs                 262845                       # Total number of references to valid blocks.
system.cpu15.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.writebacks                   1411                       # number of writebacks
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_hits                    1436870                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_hits                     960486                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_hits                    476384                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.icache.ReadReq_accesses::0       4406301                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total      4406301                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_avg_miss_latency::0 16369.000979                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency 13368.919360                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_hits::0           4400175                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total       4400175                       # number of ReadReq hits
system.cpu15.icache.ReadReq_miss_latency    100276500                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_rate::0     0.001390                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_misses::0            6126                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         6126                       # number of ReadReq misses
system.cpu15.icache.ReadReq_mshr_miss_latency     81898000                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::0     0.001390                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_misses          6126                       # number of ReadReq MSHR misses
system.cpu15.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_refs               328.379438                       # Average number of references to valid blocks.
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.demand_accesses::0        4406301                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total      4406301                       # number of demand (read+write) accesses
system.cpu15.icache.demand_avg_miss_latency::0 16369.000979                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency 13368.919360                       # average overall mshr miss latency
system.cpu15.icache.demand_hits::0            4400175                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total        4400175                       # number of demand (read+write) hits
system.cpu15.icache.demand_miss_latency     100276500                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_rate::0      0.001390                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_misses::0             6126                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         6126                       # number of demand (read+write) misses
system.cpu15.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_miss_latency     81898000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_rate::0     0.001390                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_misses           6126                       # number of demand (read+write) MSHR misses
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.occ_%::0                 0.802989                       # Average percentage of cache occupancy
system.cpu15.icache.occ_blocks::0          411.130300                       # Average occupied blocks per context
system.cpu15.icache.overall_accesses::0       4406301                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total      4406301                       # number of overall (read+write) accesses
system.cpu15.icache.overall_avg_miss_latency::0 16369.000979                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency 13368.919360                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu15.icache.overall_hits::0           4400175                       # number of overall hits
system.cpu15.icache.overall_hits::1                 0                       # number of overall hits
system.cpu15.icache.overall_hits::total       4400175                       # number of overall hits
system.cpu15.icache.overall_miss_latency    100276500                       # number of overall miss cycles
system.cpu15.icache.overall_miss_rate::0     0.001390                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_misses::0            6126                       # number of overall misses
system.cpu15.icache.overall_misses::1               0                       # number of overall misses
system.cpu15.icache.overall_misses::total         6126                       # number of overall misses
system.cpu15.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_miss_latency     81898000                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_rate::0     0.001390                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_misses          6126                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu15.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.icache.replacements                 5690                       # number of replacements
system.cpu15.icache.sampled_refs                 5690                       # Sample count of references to valid blocks.
system.cpu15.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.icache.tagsinuse              411.130300                       # Cycle average of tags in use
system.cpu15.icache.total_refs                1868479                       # Total number of references to valid blocks.
system.cpu15.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.writebacks                      0                       # number of writebacks
system.cpu15.idle_fraction                   0.997193                       # Percentage of idle cycles
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.fetch_accesses                514834                       # ITB accesses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_hits                    514834                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu15.kern.callpal::wrmces                   1      0.00%      0.00% # number of callpals executed
system.cpu15.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu15.kern.callpal::swpctx                  20      0.05%      0.06% # number of callpals executed
system.cpu15.kern.callpal::wrent                    7      0.02%      0.07% # number of callpals executed
system.cpu15.kern.callpal::swpipl               32892     81.64%     81.72% # number of callpals executed
system.cpu15.kern.callpal::rdps                  4850     12.04%     93.76% # number of callpals executed
system.cpu15.kern.callpal::wrkgp                    1      0.00%     93.76% # number of callpals executed
system.cpu15.kern.callpal::whami                    3      0.01%     93.77% # number of callpals executed
system.cpu15.kern.callpal::rti                   2510      6.23%    100.00% # number of callpals executed
system.cpu15.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                40287                       # number of callpals executed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.hwrei                    42799                       # number of hwrei instructions executed
system.cpu15.kern.inst.quiesce                   2666                       # number of quiesce instructions executed
system.cpu15.kern.ipl_count::0                   9945     26.23%     26.23% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                  2425      6.40%     32.63% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                   164      0.43%     33.06% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                 25379     66.94%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total              37913                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                    9945     44.25%     44.25% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                   2425     10.79%     55.04% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                    164      0.73%     55.77% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                   9939     44.23%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total               22473                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0           2362259629500     98.53%     98.53% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22             670643000      0.03%     98.56% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              94553500      0.00%     98.56% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31           34438993000      1.44%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total       2397463819000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.391623                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch::kernel            2532                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                     21                       # number of times the context was actually changed
system.cpu15.not_idle_fraction               0.002807                       # Percentage of non-idle cycles
system.cpu15.numCycles                     4794927666                       # number of cpu cycles simulated
system.cpu15.num_insts                        4406301                       # Number of instructions executed
system.cpu15.num_refs                         1439908                       # Number of memory references
system.disk0.dma_read_bytes                      1024                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  2731008                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 308                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        459                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                     8192                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   1                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          1                       # Number of DMA write transactions.
system.iocache.ReadReq_accesses::1                285                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            285                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_avg_miss_latency::0          inf                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::1 34554.378947                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.iocache.ReadReq_avg_mshr_miss_latency 22554.378947                       # average ReadReq mshr miss latency
system.iocache.ReadReq_miss_latency           9847998                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_rate::1                 1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_misses::1                  285                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              285                       # number of ReadReq misses
system.iocache.ReadReq_mshr_miss_latency      6427998                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::0          inf                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::1            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_misses                285                       # number of ReadReq MSHR misses
system.iocache.WriteReq_accesses::1             42800                       # number of WriteReq accesses(hits+misses)
system.iocache.WriteReq_accesses::total         42800                       # number of WriteReq accesses(hits+misses)
system.iocache.WriteReq_avg_miss_latency::0          inf                       # average WriteReq miss latency
system.iocache.WriteReq_avg_miss_latency::1 98490.622664                       # average WriteReq miss latency
system.iocache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.iocache.WriteReq_avg_mshr_miss_latency 86484.621636                       # average WriteReq mshr miss latency
system.iocache.WriteReq_miss_latency       4215398650                       # number of WriteReq miss cycles
system.iocache.WriteReq_miss_rate::1                1                       # miss rate for WriteReq accesses
system.iocache.WriteReq_misses::1               42800                       # number of WriteReq misses
system.iocache.WriteReq_misses::total           42800                       # number of WriteReq misses
system.iocache.WriteReq_mshr_miss_latency   3701541806                       # number of WriteReq MSHR miss cycles
system.iocache.WriteReq_mshr_miss_rate::0          inf                       # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_miss_rate::1            1                       # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_misses             42800                       # number of WriteReq MSHR misses
system.iocache.avg_blocked_cycles::no_mshrs  3632.193297                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.iocache.avg_refs                             0                       # Average number of references to valid blocks.
system.iocache.blocked::no_mshrs                16917                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs      61445814                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.demand_accesses::0                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::1               43085                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           43085                       # number of demand (read+write) accesses
system.iocache.demand_avg_miss_latency::0          inf                       # average overall miss latency
system.iocache.demand_avg_miss_latency::1 98067.695207                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.iocache.demand_avg_mshr_miss_latency 86061.733875                       # average overall mshr miss latency
system.iocache.demand_hits::0                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::1                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::total                   0                       # number of demand (read+write) hits
system.iocache.demand_miss_latency         4225246648                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_rate::0           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::1                  1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total       no_value                       # miss rate for demand accesses
system.iocache.demand_misses::0                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::1                 43085                       # number of demand (read+write) misses
system.iocache.demand_misses::total             43085                       # number of demand (read+write) misses
system.iocache.demand_mshr_hits                     0                       # number of demand (read+write) MSHR hits
system.iocache.demand_mshr_miss_latency    3707969804                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_rate::0           inf                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::1             1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_misses               43085                       # number of demand (read+write) MSHR misses
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.mshr_cap_events                      0                       # number of times MSHR cap was activated
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.occ_%::1                      0.018442                       # Average percentage of cache occupancy
system.iocache.occ_blocks::1                 0.295068                       # Average occupied blocks per context
system.iocache.overall_accesses::0                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::1              43085                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          43085                       # number of overall (read+write) accesses
system.iocache.overall_avg_miss_latency::0          inf                       # average overall miss latency
system.iocache.overall_avg_miss_latency::1 98067.695207                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.iocache.overall_avg_mshr_miss_latency 86061.733875                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.iocache.overall_hits::0                      0                       # number of overall hits
system.iocache.overall_hits::1                      0                       # number of overall hits
system.iocache.overall_hits::total                  0                       # number of overall hits
system.iocache.overall_miss_latency        4225246648                       # number of overall miss cycles
system.iocache.overall_miss_rate::0          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::1                 1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total      no_value                       # miss rate for overall accesses
system.iocache.overall_misses::0                    0                       # number of overall misses
system.iocache.overall_misses::1                43085                       # number of overall misses
system.iocache.overall_misses::total            43085                       # number of overall misses
system.iocache.overall_mshr_hits                    0                       # number of overall MSHR hits
system.iocache.overall_mshr_miss_latency   3707969804                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_rate::0          inf                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::1            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_misses              43085                       # number of overall MSHR misses
system.iocache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.iocache.replacements                     43053                       # number of replacements
system.iocache.sampled_refs                     43053                       # Sample count of references to valid blocks.
system.iocache.soft_prefetch_mshr_full              0                       # number of mshr full events for SW prefetching instrutions
system.iocache.tagsinuse                     0.295068                       # Cycle average of tags in use
system.iocache.total_refs                           0                       # Total number of references to valid blocks.
system.iocache.warmup_cycle              2352390971000                       # Cycle when the warmup percentage was hit.
system.iocache.writebacks                       42768                       # number of writebacks
system.l2.ReadExReq_accesses::0                157758                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::1                 74085                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::2                 50206                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::3                 14558                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::4                 13422                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::5                  7127                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::6                  1354                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::7                  7089                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::8                   455                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::9                   512                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::10                  430                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::11                  463                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::12                  437                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::13                  511                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::14                  433                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::15                  552                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            329392                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::0  108590.290191                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::1  231234.217453                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::2  341213.938573                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::3  1176740.417640                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::4  1276336.388020                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::5  2403674.337028                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::6  12652132.200886                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::7  2416559.035125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::8  37650520.879121                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::9  33458958.984375                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::10 39839504.651163                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::11 36999971.922246                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::12 39201343.249428                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::13 33524436.399217                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::14 39563480.369515                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::15 31034396.739130                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::16          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 40007.862972                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency          17130987000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::0                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::1                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::2                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::3                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::4                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::5                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::6                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::7                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::8                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::9                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::10                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::11                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::12                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::13                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::14                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::15                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::0                  157758                       # number of ReadExReq misses
system.l2.ReadExReq_misses::1                   74085                       # number of ReadExReq misses
system.l2.ReadExReq_misses::2                   50206                       # number of ReadExReq misses
system.l2.ReadExReq_misses::3                   14558                       # number of ReadExReq misses
system.l2.ReadExReq_misses::4                   13422                       # number of ReadExReq misses
system.l2.ReadExReq_misses::5                    7127                       # number of ReadExReq misses
system.l2.ReadExReq_misses::6                    1354                       # number of ReadExReq misses
system.l2.ReadExReq_misses::7                    7089                       # number of ReadExReq misses
system.l2.ReadExReq_misses::8                     455                       # number of ReadExReq misses
system.l2.ReadExReq_misses::9                     512                       # number of ReadExReq misses
system.l2.ReadExReq_misses::10                    430                       # number of ReadExReq misses
system.l2.ReadExReq_misses::11                    463                       # number of ReadExReq misses
system.l2.ReadExReq_misses::12                    437                       # number of ReadExReq misses
system.l2.ReadExReq_misses::13                    511                       # number of ReadExReq misses
system.l2.ReadExReq_misses::14                    433                       # number of ReadExReq misses
system.l2.ReadExReq_misses::15                    552                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              329392                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency     13178270000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::0        2.087958                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::1        4.446136                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::2        6.560809                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::3       22.626185                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::4       24.541201                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::5       46.217483                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::6      243.273264                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::7       46.465228                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::8      723.938462                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::9      643.343750                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::10     766.027907                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::11     711.429806                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::12     753.757437                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::13     644.602740                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::14     760.720554                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::15     596.724638                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::16            inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                329392                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses::0                 1821664                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::1                  290416                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::2                  577261                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::3                  147622                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::4                   72938                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::5                   49893                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::6                   18700                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::7                   24863                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::8                   15498                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::9                   15106                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::10                  15090                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::11                  23407                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::12                  15117                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::13                  15157                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::14                  15197                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::15                  15204                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             3133133                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency::0    68919.127844                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::1    7384864.457831                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::2    427933.732837                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::3    1757124.940277                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::4    1195858.172556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::5    2066876.639191                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::6    28435534.793814                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::7    5535869.292524                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::8    54083272.058824                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::9    62687428.977273                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::10   63407974.137931                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::11   64145276.162791                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::12   63407974.137931                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::13   66065793.413174                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::14   61636801.675978                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::15   21506798.245614                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::16            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  39976.286803                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_hits::0                     1661578                       # number of ReadReq hits
system.l2.ReadReq_hits::1                      288922                       # number of ReadReq hits
system.l2.ReadReq_hits::2                      551479                       # number of ReadReq hits
system.l2.ReadReq_hits::3                      141343                       # number of ReadReq hits
system.l2.ReadReq_hits::4                       63712                       # number of ReadReq hits
system.l2.ReadReq_hits::5                       44555                       # number of ReadReq hits
system.l2.ReadReq_hits::6                       18312                       # number of ReadReq hits
system.l2.ReadReq_hits::7                       22870                       # number of ReadReq hits
system.l2.ReadReq_hits::8                       15294                       # number of ReadReq hits
system.l2.ReadReq_hits::9                       14930                       # number of ReadReq hits
system.l2.ReadReq_hits::10                      14916                       # number of ReadReq hits
system.l2.ReadReq_hits::11                      23235                       # number of ReadReq hits
system.l2.ReadReq_hits::12                      14943                       # number of ReadReq hits
system.l2.ReadReq_hits::13                      14990                       # number of ReadReq hits
system.l2.ReadReq_hits::14                      15018                       # number of ReadReq hits
system.l2.ReadReq_hits::15                      14691                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2920788                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            11032987500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate::0               0.087879                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::1               0.005144                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::2               0.044663                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::3               0.042534                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::4               0.126491                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::5               0.106989                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::6               0.020749                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::7               0.080159                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::8               0.013163                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::9               0.011651                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::10              0.011531                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::11              0.007348                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::12              0.011510                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::13              0.011018                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::14              0.011779                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::15              0.033741                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses::0                    160086                       # number of ReadReq misses
system.l2.ReadReq_misses::1                      1494                       # number of ReadReq misses
system.l2.ReadReq_misses::2                     25782                       # number of ReadReq misses
system.l2.ReadReq_misses::3                      6279                       # number of ReadReq misses
system.l2.ReadReq_misses::4                      9226                       # number of ReadReq misses
system.l2.ReadReq_misses::5                      5338                       # number of ReadReq misses
system.l2.ReadReq_misses::6                       388                       # number of ReadReq misses
system.l2.ReadReq_misses::7                      1993                       # number of ReadReq misses
system.l2.ReadReq_misses::8                       204                       # number of ReadReq misses
system.l2.ReadReq_misses::9                       176                       # number of ReadReq misses
system.l2.ReadReq_misses::10                      174                       # number of ReadReq misses
system.l2.ReadReq_misses::11                      172                       # number of ReadReq misses
system.l2.ReadReq_misses::12                      174                       # number of ReadReq misses
system.l2.ReadReq_misses::13                      167                       # number of ReadReq misses
system.l2.ReadReq_misses::14                      179                       # number of ReadReq misses
system.l2.ReadReq_misses::15                      513                       # number of ReadReq misses
system.l2.ReadReq_misses::total                212345                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       269                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        8478011000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::0          0.116419                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::1          0.730249                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::2          0.367383                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::3          1.436615                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::4          2.907620                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::5          4.250616                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::6         11.340963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::7          8.529783                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::8         13.684088                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::9         14.039190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::10        14.054076                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::11         9.060367                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::12        14.028974                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::13        13.991951                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::14        13.955123                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::15        13.948698                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::16              inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total           inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  212076                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_uncacheable_latency    973528000                       # number of ReadReq MSHR uncacheable cycles
system.l2.UpgradeReq_accesses::0                70360                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::1                27922                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::2                35076                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::3                10498                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::4                 5851                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::5                 4343                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::6                 2494                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::7                 2910                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::8                 2459                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::9                 2131                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::10                2349                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::11                4588                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::12                2123                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::13                2104                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::14                2377                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::15                2665                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           180250                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::0 108731.566231                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::1 273990.151135                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::2 218107.908541                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::3 728743.855973                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::4 1307529.140318                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::5 1761536.495510                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::6 3067503.207698                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::7 2628987.285223                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::8 3111164.294429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::9 3590029.563585                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::10 3256855.257556                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::11 1667470.139494                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::12 3603557.701366                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::13 3636099.334601                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::14 3218490.954985                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::15 2870676.547842                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::16          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40054.224688                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          7650353000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::0                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::1                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::2                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::3                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::4                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::5                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::6                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::7                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::8                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::9                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::10                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::11                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::12                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::13                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::14                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::15                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::0                  70360                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::1                  27922                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::2                  35076                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::3                  10498                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::4                   5851                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::5                   4343                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::6                   2494                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::7                   2910                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::8                   2459                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::9                   2131                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::10                  2349                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::11                  4588                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::12                  2123                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::13                  2104                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::14                  2377                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::15                  2665                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             180250                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     7219774000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::0       2.561825                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::1       6.455483                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::2       5.138841                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::3      17.169937                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::4      30.806700                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::5      41.503569                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::6      72.273456                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::7      61.941581                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::8      73.302155                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::9      84.584702                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::10     76.734781                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::11     39.287271                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::12     84.903439                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::13     85.670152                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::14     75.830879                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::15     67.636023                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::16           inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total          inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               180250                       # number of UpgradeReq MSHR misses
system.l2.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable_latency   7115958000                       # number of WriteReq MSHR uncacheable cycles
system.l2.Writeback_accesses::0                471399                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            471399                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits::0                    471399                       # number of Writeback hits
system.l2.Writeback_hits::total                471399                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets 13615.384615                       # average number of cycles each access was blocked
system.l2.avg_refs                           7.504021                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                      13                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets           177000                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses::0                  1979422                       # number of demand (read+write) accesses
system.l2.demand_accesses::1                   364501                       # number of demand (read+write) accesses
system.l2.demand_accesses::2                   627467                       # number of demand (read+write) accesses
system.l2.demand_accesses::3                   162180                       # number of demand (read+write) accesses
system.l2.demand_accesses::4                    86360                       # number of demand (read+write) accesses
system.l2.demand_accesses::5                    57020                       # number of demand (read+write) accesses
system.l2.demand_accesses::6                    20054                       # number of demand (read+write) accesses
system.l2.demand_accesses::7                    31952                       # number of demand (read+write) accesses
system.l2.demand_accesses::8                    15953                       # number of demand (read+write) accesses
system.l2.demand_accesses::9                    15618                       # number of demand (read+write) accesses
system.l2.demand_accesses::10                   15520                       # number of demand (read+write) accesses
system.l2.demand_accesses::11                   23870                       # number of demand (read+write) accesses
system.l2.demand_accesses::12                   15554                       # number of demand (read+write) accesses
system.l2.demand_accesses::13                   15668                       # number of demand (read+write) accesses
system.l2.demand_accesses::14                   15630                       # number of demand (read+write) accesses
system.l2.demand_accesses::15                   15756                       # number of demand (read+write) accesses
system.l2.demand_accesses::16                       0                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3462525                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::0     88609.426322                       # average overall miss latency
system.l2.demand_avg_miss_latency::1     372642.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::2     370637.133495                       # average overall miss latency
system.l2.demand_avg_miss_latency::3     1351632.888612                       # average overall miss latency
system.l2.demand_avg_miss_latency::4     1243552.388732                       # average overall miss latency
system.l2.demand_avg_miss_latency::5     2259444.404332                       # average overall miss latency
system.l2.demand_avg_miss_latency::6     16167608.783008                       # average overall miss latency
system.l2.demand_avg_miss_latency::7     3101076.249725                       # average overall miss latency
system.l2.demand_avg_miss_latency::8     42737442.336874                       # average overall miss latency
system.l2.demand_avg_miss_latency::9     40936009.447674                       # average overall miss latency
system.l2.demand_avg_miss_latency::10    46629096.854305                       # average overall miss latency
system.l2.demand_avg_miss_latency::11    44352715.748031                       # average overall miss latency
system.l2.demand_avg_miss_latency::12    46094884.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::13    41539785.398230                       # average overall miss latency
system.l2.demand_avg_miss_latency::14    46019566.176471                       # average overall miss latency
system.l2.demand_avg_miss_latency::15    26445046.478873                       # average overall miss latency
system.l2.demand_avg_miss_latency::16             inf                       # average overall miss latency
system.l2.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   39995.495579                       # average overall mshr miss latency
system.l2.demand_hits::0                      1661578                       # number of demand (read+write) hits
system.l2.demand_hits::1                       288922                       # number of demand (read+write) hits
system.l2.demand_hits::2                       551479                       # number of demand (read+write) hits
system.l2.demand_hits::3                       141343                       # number of demand (read+write) hits
system.l2.demand_hits::4                        63712                       # number of demand (read+write) hits
system.l2.demand_hits::5                        44555                       # number of demand (read+write) hits
system.l2.demand_hits::6                        18312                       # number of demand (read+write) hits
system.l2.demand_hits::7                        22870                       # number of demand (read+write) hits
system.l2.demand_hits::8                        15294                       # number of demand (read+write) hits
system.l2.demand_hits::9                        14930                       # number of demand (read+write) hits
system.l2.demand_hits::10                       14916                       # number of demand (read+write) hits
system.l2.demand_hits::11                       23235                       # number of demand (read+write) hits
system.l2.demand_hits::12                       14943                       # number of demand (read+write) hits
system.l2.demand_hits::13                       14990                       # number of demand (read+write) hits
system.l2.demand_hits::14                       15018                       # number of demand (read+write) hits
system.l2.demand_hits::15                       14691                       # number of demand (read+write) hits
system.l2.demand_hits::16                           0                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2920788                       # number of demand (read+write) hits
system.l2.demand_miss_latency             28163974500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::0                0.160574                       # miss rate for demand accesses
system.l2.demand_miss_rate::1                0.207349                       # miss rate for demand accesses
system.l2.demand_miss_rate::2                0.121103                       # miss rate for demand accesses
system.l2.demand_miss_rate::3                0.128481                       # miss rate for demand accesses
system.l2.demand_miss_rate::4                0.262251                       # miss rate for demand accesses
system.l2.demand_miss_rate::5                0.218608                       # miss rate for demand accesses
system.l2.demand_miss_rate::6                0.086865                       # miss rate for demand accesses
system.l2.demand_miss_rate::7                0.284239                       # miss rate for demand accesses
system.l2.demand_miss_rate::8                0.041309                       # miss rate for demand accesses
system.l2.demand_miss_rate::9                0.044052                       # miss rate for demand accesses
system.l2.demand_miss_rate::10               0.038918                       # miss rate for demand accesses
system.l2.demand_miss_rate::11               0.026602                       # miss rate for demand accesses
system.l2.demand_miss_rate::12               0.039282                       # miss rate for demand accesses
system.l2.demand_miss_rate::13               0.043273                       # miss rate for demand accesses
system.l2.demand_miss_rate::14               0.039155                       # miss rate for demand accesses
system.l2.demand_miss_rate::15               0.067593                       # miss rate for demand accesses
system.l2.demand_miss_rate::16               no_value                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            no_value                       # miss rate for demand accesses
system.l2.demand_misses::0                     317844                       # number of demand (read+write) misses
system.l2.demand_misses::1                      75579                       # number of demand (read+write) misses
system.l2.demand_misses::2                      75988                       # number of demand (read+write) misses
system.l2.demand_misses::3                      20837                       # number of demand (read+write) misses
system.l2.demand_misses::4                      22648                       # number of demand (read+write) misses
system.l2.demand_misses::5                      12465                       # number of demand (read+write) misses
system.l2.demand_misses::6                       1742                       # number of demand (read+write) misses
system.l2.demand_misses::7                       9082                       # number of demand (read+write) misses
system.l2.demand_misses::8                        659                       # number of demand (read+write) misses
system.l2.demand_misses::9                        688                       # number of demand (read+write) misses
system.l2.demand_misses::10                       604                       # number of demand (read+write) misses
system.l2.demand_misses::11                       635                       # number of demand (read+write) misses
system.l2.demand_misses::12                       611                       # number of demand (read+write) misses
system.l2.demand_misses::13                       678                       # number of demand (read+write) misses
system.l2.demand_misses::14                       612                       # number of demand (read+write) misses
system.l2.demand_misses::15                      1065                       # number of demand (read+write) misses
system.l2.demand_misses::16                         0                       # number of demand (read+write) misses
system.l2.demand_misses::total                 541737                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                        269                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        21656281000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::0           0.273549                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::1           1.485505                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::2           0.862943                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::3           3.338685                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::4           6.269893                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::5           9.496107                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::6          27.000499                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::7          16.946294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::8          33.941453                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::9          34.669484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::10         34.888402                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::11         22.684039                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::12         34.812138                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::13         34.558846                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::14         34.642866                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::15         34.365829                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::16               inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total            inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   541468                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.124312                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.009379                       # Average percentage of cache occupancy
system.l2.occ_%::2                           0.017128                       # Average percentage of cache occupancy
system.l2.occ_%::3                           0.004878                       # Average percentage of cache occupancy
system.l2.occ_%::4                           0.002892                       # Average percentage of cache occupancy
system.l2.occ_%::5                           0.002376                       # Average percentage of cache occupancy
system.l2.occ_%::6                           0.002166                       # Average percentage of cache occupancy
system.l2.occ_%::7                           0.003964                       # Average percentage of cache occupancy
system.l2.occ_%::8                           0.002085                       # Average percentage of cache occupancy
system.l2.occ_%::9                           0.001982                       # Average percentage of cache occupancy
system.l2.occ_%::10                          0.001980                       # Average percentage of cache occupancy
system.l2.occ_%::11                          0.002090                       # Average percentage of cache occupancy
system.l2.occ_%::12                          0.002039                       # Average percentage of cache occupancy
system.l2.occ_%::13                          0.002033                       # Average percentage of cache occupancy
system.l2.occ_%::14                          0.001999                       # Average percentage of cache occupancy
system.l2.occ_%::15                          0.007622                       # Average percentage of cache occupancy
system.l2.occ_%::16                          0.380408                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   4073.441359                       # Average occupied blocks per context
system.l2.occ_blocks::1                    307.338295                       # Average occupied blocks per context
system.l2.occ_blocks::2                    561.250738                       # Average occupied blocks per context
system.l2.occ_blocks::3                    159.844991                       # Average occupied blocks per context
system.l2.occ_blocks::4                     94.749279                       # Average occupied blocks per context
system.l2.occ_blocks::5                     77.865721                       # Average occupied blocks per context
system.l2.occ_blocks::6                     70.969329                       # Average occupied blocks per context
system.l2.occ_blocks::7                    129.885472                       # Average occupied blocks per context
system.l2.occ_blocks::8                     68.328540                       # Average occupied blocks per context
system.l2.occ_blocks::9                     64.959717                       # Average occupied blocks per context
system.l2.occ_blocks::10                    64.884934                       # Average occupied blocks per context
system.l2.occ_blocks::11                    68.484189                       # Average occupied blocks per context
system.l2.occ_blocks::12                    66.825528                       # Average occupied blocks per context
system.l2.occ_blocks::13                    66.630419                       # Average occupied blocks per context
system.l2.occ_blocks::14                    65.512483                       # Average occupied blocks per context
system.l2.occ_blocks::15                   249.756253                       # Average occupied blocks per context
system.l2.occ_blocks::16                 12465.221683                       # Average occupied blocks per context
system.l2.overall_accesses::0                 1979422                       # number of overall (read+write) accesses
system.l2.overall_accesses::1                  364501                       # number of overall (read+write) accesses
system.l2.overall_accesses::2                  627467                       # number of overall (read+write) accesses
system.l2.overall_accesses::3                  162180                       # number of overall (read+write) accesses
system.l2.overall_accesses::4                   86360                       # number of overall (read+write) accesses
system.l2.overall_accesses::5                   57020                       # number of overall (read+write) accesses
system.l2.overall_accesses::6                   20054                       # number of overall (read+write) accesses
system.l2.overall_accesses::7                   31952                       # number of overall (read+write) accesses
system.l2.overall_accesses::8                   15953                       # number of overall (read+write) accesses
system.l2.overall_accesses::9                   15618                       # number of overall (read+write) accesses
system.l2.overall_accesses::10                  15520                       # number of overall (read+write) accesses
system.l2.overall_accesses::11                  23870                       # number of overall (read+write) accesses
system.l2.overall_accesses::12                  15554                       # number of overall (read+write) accesses
system.l2.overall_accesses::13                  15668                       # number of overall (read+write) accesses
system.l2.overall_accesses::14                  15630                       # number of overall (read+write) accesses
system.l2.overall_accesses::15                  15756                       # number of overall (read+write) accesses
system.l2.overall_accesses::16                      0                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3462525                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::0    88609.426322                       # average overall miss latency
system.l2.overall_avg_miss_latency::1    372642.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::2    370637.133495                       # average overall miss latency
system.l2.overall_avg_miss_latency::3    1351632.888612                       # average overall miss latency
system.l2.overall_avg_miss_latency::4    1243552.388732                       # average overall miss latency
system.l2.overall_avg_miss_latency::5    2259444.404332                       # average overall miss latency
system.l2.overall_avg_miss_latency::6    16167608.783008                       # average overall miss latency
system.l2.overall_avg_miss_latency::7    3101076.249725                       # average overall miss latency
system.l2.overall_avg_miss_latency::8    42737442.336874                       # average overall miss latency
system.l2.overall_avg_miss_latency::9    40936009.447674                       # average overall miss latency
system.l2.overall_avg_miss_latency::10   46629096.854305                       # average overall miss latency
system.l2.overall_avg_miss_latency::11   44352715.748031                       # average overall miss latency
system.l2.overall_avg_miss_latency::12   46094884.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::13   41539785.398230                       # average overall miss latency
system.l2.overall_avg_miss_latency::14   46019566.176471                       # average overall miss latency
system.l2.overall_avg_miss_latency::15   26445046.478873                       # average overall miss latency
system.l2.overall_avg_miss_latency::16            inf                       # average overall miss latency
system.l2.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  39995.495579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.l2.overall_hits::0                     1661578                       # number of overall hits
system.l2.overall_hits::1                      288922                       # number of overall hits
system.l2.overall_hits::2                      551479                       # number of overall hits
system.l2.overall_hits::3                      141343                       # number of overall hits
system.l2.overall_hits::4                       63712                       # number of overall hits
system.l2.overall_hits::5                       44555                       # number of overall hits
system.l2.overall_hits::6                       18312                       # number of overall hits
system.l2.overall_hits::7                       22870                       # number of overall hits
system.l2.overall_hits::8                       15294                       # number of overall hits
system.l2.overall_hits::9                       14930                       # number of overall hits
system.l2.overall_hits::10                      14916                       # number of overall hits
system.l2.overall_hits::11                      23235                       # number of overall hits
system.l2.overall_hits::12                      14943                       # number of overall hits
system.l2.overall_hits::13                      14990                       # number of overall hits
system.l2.overall_hits::14                      15018                       # number of overall hits
system.l2.overall_hits::15                      14691                       # number of overall hits
system.l2.overall_hits::16                          0                       # number of overall hits
system.l2.overall_hits::total                 2920788                       # number of overall hits
system.l2.overall_miss_latency            28163974500                       # number of overall miss cycles
system.l2.overall_miss_rate::0               0.160574                       # miss rate for overall accesses
system.l2.overall_miss_rate::1               0.207349                       # miss rate for overall accesses
system.l2.overall_miss_rate::2               0.121103                       # miss rate for overall accesses
system.l2.overall_miss_rate::3               0.128481                       # miss rate for overall accesses
system.l2.overall_miss_rate::4               0.262251                       # miss rate for overall accesses
system.l2.overall_miss_rate::5               0.218608                       # miss rate for overall accesses
system.l2.overall_miss_rate::6               0.086865                       # miss rate for overall accesses
system.l2.overall_miss_rate::7               0.284239                       # miss rate for overall accesses
system.l2.overall_miss_rate::8               0.041309                       # miss rate for overall accesses
system.l2.overall_miss_rate::9               0.044052                       # miss rate for overall accesses
system.l2.overall_miss_rate::10              0.038918                       # miss rate for overall accesses
system.l2.overall_miss_rate::11              0.026602                       # miss rate for overall accesses
system.l2.overall_miss_rate::12              0.039282                       # miss rate for overall accesses
system.l2.overall_miss_rate::13              0.043273                       # miss rate for overall accesses
system.l2.overall_miss_rate::14              0.039155                       # miss rate for overall accesses
system.l2.overall_miss_rate::15              0.067593                       # miss rate for overall accesses
system.l2.overall_miss_rate::16              no_value                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           no_value                       # miss rate for overall accesses
system.l2.overall_misses::0                    317844                       # number of overall misses
system.l2.overall_misses::1                     75579                       # number of overall misses
system.l2.overall_misses::2                     75988                       # number of overall misses
system.l2.overall_misses::3                     20837                       # number of overall misses
system.l2.overall_misses::4                     22648                       # number of overall misses
system.l2.overall_misses::5                     12465                       # number of overall misses
system.l2.overall_misses::6                      1742                       # number of overall misses
system.l2.overall_misses::7                      9082                       # number of overall misses
system.l2.overall_misses::8                       659                       # number of overall misses
system.l2.overall_misses::9                       688                       # number of overall misses
system.l2.overall_misses::10                      604                       # number of overall misses
system.l2.overall_misses::11                      635                       # number of overall misses
system.l2.overall_misses::12                      611                       # number of overall misses
system.l2.overall_misses::13                      678                       # number of overall misses
system.l2.overall_misses::14                      612                       # number of overall misses
system.l2.overall_misses::15                     1065                       # number of overall misses
system.l2.overall_misses::16                        0                       # number of overall misses
system.l2.overall_misses::total                541737                       # number of overall misses
system.l2.overall_mshr_hits                       269                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       21656281000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::0          0.273549                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::1          1.485505                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::2          0.862943                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::3          3.338685                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::4          6.269893                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::5          9.496107                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::6         27.000499                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::7         16.946294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::8         33.941453                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::9         34.669484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::10        34.888402                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::11        22.684039                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::12        34.812138                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::13        34.558846                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::14        34.642866                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::15        34.365829                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::16              inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total           inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  541468                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency   8089486000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.replacements                         354789                       # number of replacements
system.l2.sampled_refs                         354789                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      18655.948931                       # Cycle average of tags in use
system.l2.total_refs                          2662344                       # Total number of references to valid blocks.
system.l2.warmup_cycle                     6028361000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           172567                       # number of writebacks
system.tsunami.ethernet.coalescedRxDesc      no_value                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle      no_value                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk        no_value                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn       no_value                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi         no_value                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal       no_value                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc      no_value                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle      no_value                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk        no_value                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
host_inst_rate                               17350466                       # Simulator instruction rate (inst/s)
host_mem_usage                                 389576                       # Number of bytes of host memory used
host_seconds                                    10.79                       # Real time elapsed on the host
host_tick_rate                             1645593161                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   187128397                       # Number of instructions simulated
sim_seconds                                  0.017748                       # Number of seconds simulated
sim_ticks                                 17748392000                       # Number of ticks simulated
system.cpu00.dcache.LoadLockedReq_accesses::0          377                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total          377                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::0 14955.555556                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency 11955.555556                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_hits::0          332                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          332                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_miss_latency       673000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_rate::0     0.119363                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_misses::0           45                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total           45                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency       538000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::0     0.119363                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_misses           45                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.ReadReq_accesses::0         18827                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        18827                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_avg_miss_latency::0 16271.084337                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency 13271.084337                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu00.dcache.ReadReq_hits::0             18495                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         18495                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_miss_latency      5402000                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_rate::0     0.017634                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_misses::0             332                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          332                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_mshr_miss_latency      4406000                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::0     0.017634                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_misses           332                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_uncacheable_latency     29404500                       # number of ReadReq MSHR uncacheable cycles
system.cpu00.dcache.StoreCondReq_accesses::0          291                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total          291                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_avg_miss_latency::0 22220.930233                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency        22480                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_hits::0          205                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total          205                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_miss_latency      1911000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_rate::0     0.295533                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_misses::0           86                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           86                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_mshr_miss_latency      1686000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::0     0.257732                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_misses           75                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.WriteReq_accesses::0         9086                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total         9086                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_avg_miss_latency::0 48955.223881                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency 45955.223881                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu00.dcache.WriteReq_hits::0             8952                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total         8952                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_miss_latency      6560000                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_rate::0     0.014748                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_misses::0            134                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total          134                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_mshr_miss_latency      6158000                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_rate::0     0.014748                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_misses          134                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_uncacheable_latency     17433000                       # number of WriteReq MSHR uncacheable cycles
system.cpu00.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_refs                38.747967                       # Average number of references to valid blocks.
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.demand_accesses::0          27913                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        27913                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_avg_miss_latency::0 25669.527897                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency 22669.527897                       # average overall mshr miss latency
system.cpu00.dcache.demand_hits::0              27447                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          27447                       # number of demand (read+write) hits
system.cpu00.dcache.demand_miss_latency      11962000                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_rate::0      0.016695                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_misses::0              466                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total          466                       # number of demand (read+write) misses
system.cpu00.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_miss_latency     10564000                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_rate::0     0.016695                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_misses            466                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.dcache.occ_%::0                 0.817917                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_%::1                -0.002930                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_blocks::0          837.546616                       # Average occupied blocks per context
system.cpu00.dcache.occ_blocks::1                  -3                       # Average occupied blocks per context
system.cpu00.dcache.overall_accesses::0         27913                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        27913                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_avg_miss_latency::0 25669.527897                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency 22669.527897                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu00.dcache.overall_hits::0             27447                       # number of overall hits
system.cpu00.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu00.dcache.overall_hits::total         27447                       # number of overall hits
system.cpu00.dcache.overall_miss_latency     11962000                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_rate::0     0.016695                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_misses::0             466                       # number of overall misses
system.cpu00.dcache.overall_misses::1               0                       # number of overall misses
system.cpu00.dcache.overall_misses::total          466                       # number of overall misses
system.cpu00.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_miss_latency     10564000                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_rate::0     0.016695                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_misses           466                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_uncacheable_latency     46837500                       # number of overall MSHR uncacheable cycles
system.cpu00.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.dcache.replacements                  123                       # number of replacements
system.cpu00.dcache.sampled_refs                  123                       # Sample count of references to valid blocks.
system.cpu00.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.dcache.tagsinuse              834.546616                       # Cycle average of tags in use
system.cpu00.dcache.total_refs                   4766                       # Total number of references to valid blocks.
system.cpu00.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.writebacks                     25                       # number of writebacks
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_hits                      28934                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_hits                      19431                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_hits                      9503                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.icache.ReadReq_accesses::0         93544                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total        93544                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_avg_miss_latency::0 17574.803150                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency 14574.803150                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_hits::0             93290                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total         93290                       # number of ReadReq hits
system.cpu00.icache.ReadReq_miss_latency      4464000                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_rate::0     0.002715                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_misses::0             254                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          254                       # number of ReadReq misses
system.cpu00.icache.ReadReq_mshr_miss_latency      3702000                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::0     0.002715                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_misses           254                       # number of ReadReq MSHR misses
system.cpu00.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_refs                67.602362                       # Average number of references to valid blocks.
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.demand_accesses::0          93544                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total        93544                       # number of demand (read+write) accesses
system.cpu00.icache.demand_avg_miss_latency::0 17574.803150                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency 14574.803150                       # average overall mshr miss latency
system.cpu00.icache.demand_hits::0              93290                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total          93290                       # number of demand (read+write) hits
system.cpu00.icache.demand_miss_latency       4464000                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_rate::0      0.002715                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_misses::0              254                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          254                       # number of demand (read+write) misses
system.cpu00.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_miss_latency      3702000                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_rate::0     0.002715                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_misses            254                       # number of demand (read+write) MSHR misses
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu00.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu00.icache.overall_accesses::0         93544                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total        93544                       # number of overall (read+write) accesses
system.cpu00.icache.overall_avg_miss_latency::0 17574.803150                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency 14574.803150                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu00.icache.overall_hits::0             93290                       # number of overall hits
system.cpu00.icache.overall_hits::1                 0                       # number of overall hits
system.cpu00.icache.overall_hits::total         93290                       # number of overall hits
system.cpu00.icache.overall_miss_latency      4464000                       # number of overall miss cycles
system.cpu00.icache.overall_miss_rate::0     0.002715                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_misses::0             254                       # number of overall misses
system.cpu00.icache.overall_misses::1               0                       # number of overall misses
system.cpu00.icache.overall_misses::total          254                       # number of overall misses
system.cpu00.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_miss_latency      3702000                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_rate::0     0.002715                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_misses           254                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu00.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.icache.replacements                  254                       # number of replacements
system.cpu00.icache.sampled_refs                  254                       # Sample count of references to valid blocks.
system.cpu00.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu00.icache.total_refs                  17171                       # Total number of references to valid blocks.
system.cpu00.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.writebacks                      0                       # number of writebacks
system.cpu00.idle_fraction                   0.989402                       # Percentage of idle cycles
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.fetch_accesses                  7350                       # ITB accesses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_hits                      7350                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.kern.callpal::swpipl                 507     87.41%     87.41% # number of callpals executed
system.cpu00.kern.callpal::rdps                    41      7.07%     94.48% # number of callpals executed
system.cpu00.kern.callpal::rti                     32      5.52%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                  580                       # number of callpals executed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.hwrei                      612                       # number of hwrei instructions executed
system.cpu00.kern.inst.quiesce                     32                       # number of quiesce instructions executed
system.cpu00.kern.ipl_count::0                    180     31.52%     31.52% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                     5      0.88%     32.40% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                    18      3.15%     35.55% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     9      1.58%     37.13% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   359     62.87%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                571                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     180     47.00%     47.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                      5      1.31%     48.30% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                     18      4.70%     53.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      9      2.35%     55.35% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    171     44.65%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                 383                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0            17442167500     99.23%     99.23% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               2359500      0.01%     99.24% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22               7220500      0.04%     99.28% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30               5736500      0.03%     99.31% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31             120901000      0.69%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total        17578385000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.476323                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch::kernel              32                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.not_idle_fraction               0.010598                       # Percentage of non-idle cycles
system.cpu00.numCycles                       35156770                       # number of cpu cycles simulated
system.cpu00.num_insts                          93544                       # Number of instructions executed
system.cpu00.num_refs                           28989                       # Number of memory references
system.cpu01.dcache.LoadLockedReq_accesses::0          134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total          134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::0 19666.666667                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency 16666.666667                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_hits::0           98                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           98                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_miss_latency       708000                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_rate::0     0.268657                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_misses::0           36                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           36                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency       600000                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::0     0.268657                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_misses           36                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.ReadReq_accesses::0          9132                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total         9132                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_avg_miss_latency::0 18145.161290                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency 15145.161290                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_hits::0              8822                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total          8822                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_miss_latency      5625000                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_rate::0     0.033947                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_misses::0             310                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total          310                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_mshr_miss_latency      4695000                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::0     0.033947                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_misses           310                       # number of ReadReq MSHR misses
system.cpu01.dcache.StoreCondReq_accesses::0          115                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total          115                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_avg_miss_latency::0 17294.117647                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency        16600                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_hits::0           64                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           64                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_miss_latency       882000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_rate::0     0.443478                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_misses::0           51                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           51                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_mshr_miss_latency       747000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::0     0.391304                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_misses           45                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.WriteReq_accesses::0         4339                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         4339                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_avg_miss_latency::0 53945.945946                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency 50945.945946                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu01.dcache.WriteReq_hits::0             4302                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         4302                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_miss_latency      1996000                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_rate::0     0.008527                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_misses::0             37                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total           37                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_mshr_miss_latency      1885000                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_rate::0     0.008527                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_misses           37                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_uncacheable_latency      5715000                       # number of WriteReq MSHR uncacheable cycles
system.cpu01.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_refs                11.720000                       # Average number of references to valid blocks.
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.demand_accesses::0          13471                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        13471                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_avg_miss_latency::0 21962.536023                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency 18962.536023                       # average overall mshr miss latency
system.cpu01.dcache.demand_hits::0              13124                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          13124                       # number of demand (read+write) hits
system.cpu01.dcache.demand_miss_latency       7621000                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_rate::0      0.025759                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_misses::0              347                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total          347                       # number of demand (read+write) misses
system.cpu01.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_miss_latency      6580000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_rate::0     0.025759                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_misses            347                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dcache.occ_%::0                 0.450828                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_blocks::0          461.647925                       # Average occupied blocks per context
system.cpu01.dcache.overall_accesses::0         13471                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        13471                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_avg_miss_latency::0 21962.536023                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency 18962.536023                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu01.dcache.overall_hits::0             13124                       # number of overall hits
system.cpu01.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu01.dcache.overall_hits::total         13124                       # number of overall hits
system.cpu01.dcache.overall_miss_latency      7621000                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_rate::0     0.025759                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_misses::0             347                       # number of overall misses
system.cpu01.dcache.overall_misses::1               0                       # number of overall misses
system.cpu01.dcache.overall_misses::total          347                       # number of overall misses
system.cpu01.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_miss_latency      6580000                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_rate::0     0.025759                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_misses           347                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_uncacheable_latency      5715000                       # number of overall MSHR uncacheable cycles
system.cpu01.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.dcache.replacements                  100                       # number of replacements
system.cpu01.dcache.sampled_refs                  100                       # Sample count of references to valid blocks.
system.cpu01.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.dcache.tagsinuse              461.647925                       # Cycle average of tags in use
system.cpu01.dcache.total_refs                   1172                       # Total number of references to valid blocks.
system.cpu01.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.writebacks                     17                       # number of writebacks
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_hits                      13747                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_hits                       9266                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_hits                      4481                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.icache.ReadReq_accesses::0         42435                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        42435                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_avg_miss_latency::0 15355.263158                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency 12355.263158                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_hits::0             42359                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         42359                       # number of ReadReq hits
system.cpu01.icache.ReadReq_miss_latency      1167000                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_rate::0     0.001791                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_misses::0              76                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu01.icache.ReadReq_mshr_miss_latency       939000                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::0     0.001791                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_misses            76                       # number of ReadReq MSHR misses
system.cpu01.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_refs               229.671053                       # Average number of references to valid blocks.
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.demand_accesses::0          42435                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        42435                       # number of demand (read+write) accesses
system.cpu01.icache.demand_avg_miss_latency::0 15355.263158                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency 12355.263158                       # average overall mshr miss latency
system.cpu01.icache.demand_hits::0              42359                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          42359                       # number of demand (read+write) hits
system.cpu01.icache.demand_miss_latency       1167000                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_rate::0      0.001791                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_misses::0               76                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu01.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_miss_latency       939000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_rate::0     0.001791                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_misses             76                       # number of demand (read+write) MSHR misses
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.occ_%::0                 0.980469                       # Average percentage of cache occupancy
system.cpu01.icache.occ_blocks::0                 502                       # Average occupied blocks per context
system.cpu01.icache.overall_accesses::0         42435                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        42435                       # number of overall (read+write) accesses
system.cpu01.icache.overall_avg_miss_latency::0 15355.263158                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency 12355.263158                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu01.icache.overall_hits::0             42359                       # number of overall hits
system.cpu01.icache.overall_hits::1                 0                       # number of overall hits
system.cpu01.icache.overall_hits::total         42359                       # number of overall hits
system.cpu01.icache.overall_miss_latency      1167000                       # number of overall miss cycles
system.cpu01.icache.overall_miss_rate::0     0.001791                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_misses::0              76                       # number of overall misses
system.cpu01.icache.overall_misses::1               0                       # number of overall misses
system.cpu01.icache.overall_misses::total           76                       # number of overall misses
system.cpu01.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_miss_latency       939000                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_rate::0     0.001791                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_misses            76                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu01.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.icache.replacements                   76                       # number of replacements
system.cpu01.icache.sampled_refs                   76                       # Sample count of references to valid blocks.
system.cpu01.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.icache.tagsinuse                     502                       # Cycle average of tags in use
system.cpu01.icache.total_refs                  17455                       # Total number of references to valid blocks.
system.cpu01.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.writebacks                      0                       # number of writebacks
system.cpu01.idle_fraction                   0.995954                       # Percentage of idle cycles
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.fetch_accesses                  4599                       # ITB accesses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_hits                      4599                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.kern.callpal::swpipl                 258     80.37%     80.37% # number of callpals executed
system.cpu01.kern.callpal::rdps                    36     11.21%     91.59% # number of callpals executed
system.cpu01.kern.callpal::rti                     27      8.41%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                  321                       # number of callpals executed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.hwrei                      348                       # number of hwrei instructions executed
system.cpu01.kern.inst.quiesce                     27                       # number of quiesce instructions executed
system.cpu01.kern.ipl_count::0                     81     25.96%     25.96% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                    18      5.77%     31.73% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     9      2.88%     34.62% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                   204     65.38%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                312                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                      81     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                     18     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      9      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                     72     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                 180                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0            17537945000     99.76%     99.76% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22               7060500      0.04%     99.80% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30               5574500      0.03%     99.83% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31              29103000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total        17579683000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.352941                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                27                       # number of protection mode switches
system.cpu01.kern.mode_switch_good::kernel     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.not_idle_fraction               0.004046                       # Percentage of non-idle cycles
system.cpu01.numCycles                       35159366                       # number of cpu cycles simulated
system.cpu01.num_insts                          42435                       # Number of instructions executed
system.cpu01.num_refs                           13792                       # Number of memory references
system.cpu02.dcache.LoadLockedReq_accesses::0         4255                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total         4255                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::0 14096.952909                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency 11096.952909                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_hits::0         3894                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total         3894                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_miss_latency      5089000                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_rate::0     0.084841                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_misses::0          361                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total          361                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency      4006000                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::0     0.084841                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_misses          361                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.ReadReq_accesses::0        233402                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total       233402                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_avg_miss_latency::0 16744.338198                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency 13743.834927                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu02.dcache.ReadReq_hits::0            225454                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total        225454                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_miss_latency    133084000                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_rate::0     0.034053                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_misses::0            7948                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         7948                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_mshr_miss_latency    109236000                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::0     0.034053                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_misses          7948                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_uncacheable_latency     44027500                       # number of ReadReq MSHR uncacheable cycles
system.cpu02.dcache.StoreCondReq_accesses::0         4222                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total         4222                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_avg_miss_latency::0 44063.049853                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency 41192.647059                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_hits::0         3540                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total         3540                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_miss_latency     30051000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_rate::0     0.161535                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_misses::0          682                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total          682                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_mshr_miss_latency     28011000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::0     0.161061                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_misses          680                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.WriteReq_accesses::0       139878                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       139878                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_avg_miss_latency::0 52805.302211                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency 49805.302211                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu02.dcache.WriteReq_hits::0           133409                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total       133409                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_miss_latency    341597500                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_rate::0     0.046247                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_misses::0           6469                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total         6469                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_mshr_miss_latency    322190500                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_rate::0     0.046247                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_misses         6469                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_uncacheable_latency     78113500                       # number of WriteReq MSHR uncacheable cycles
system.cpu02.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_refs                30.764265                       # Average number of references to valid blocks.
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.demand_accesses::0         373280                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total       373280                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_avg_miss_latency::0 32925.123119                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency 29924.845668                       # average overall mshr miss latency
system.cpu02.dcache.demand_hits::0             358863                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total         358863                       # number of demand (read+write) hits
system.cpu02.dcache.demand_miss_latency     474681500                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_rate::0      0.038622                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_misses::0            14417                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total        14417                       # number of demand (read+write) misses
system.cpu02.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_miss_latency    431426500                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_rate::0     0.038622                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_misses          14417                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dcache.occ_%::0                 0.862288                       # Average percentage of cache occupancy
system.cpu02.dcache.occ_blocks::0          882.983031                       # Average occupied blocks per context
system.cpu02.dcache.overall_accesses::0        373280                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total       373280                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_avg_miss_latency::0 32925.123119                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency 29924.845668                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu02.dcache.overall_hits::0            358863                       # number of overall hits
system.cpu02.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu02.dcache.overall_hits::total        358863                       # number of overall hits
system.cpu02.dcache.overall_miss_latency    474681500                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_rate::0     0.038622                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_misses::0           14417                       # number of overall misses
system.cpu02.dcache.overall_misses::1               0                       # number of overall misses
system.cpu02.dcache.overall_misses::total        14417                       # number of overall misses
system.cpu02.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_miss_latency    431426500                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_rate::0     0.038622                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_misses         14417                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_uncacheable_latency    122141000                       # number of overall MSHR uncacheable cycles
system.cpu02.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.dcache.replacements                12005                       # number of replacements
system.cpu02.dcache.sampled_refs                12005                       # Sample count of references to valid blocks.
system.cpu02.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.dcache.tagsinuse              882.983031                       # Cycle average of tags in use
system.cpu02.dcache.total_refs                 369325                       # Total number of references to valid blocks.
system.cpu02.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.writebacks                   6434                       # number of writebacks
system.cpu02.dtb.data_accesses                  47814                       # DTB accesses
system.cpu02.dtb.data_acv                          10                       # DTB access violations
system.cpu02.dtb.data_hits                     381881                       # DTB hits
system.cpu02.dtb.data_misses                      432                       # DTB misses
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.read_accesses                  32785                       # DTB read accesses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_hits                     237295                       # DTB read hits
system.cpu02.dtb.read_misses                      353                       # DTB read misses
system.cpu02.dtb.write_accesses                 15029                       # DTB write accesses
system.cpu02.dtb.write_acv                         10                       # DTB write access violations
system.cpu02.dtb.write_hits                    144586                       # DTB write hits
system.cpu02.dtb.write_misses                      79                       # DTB write misses
system.cpu02.icache.ReadReq_accesses::0       1149959                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total      1149959                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_avg_miss_latency::0 16778.375600                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency 13776.919123                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_hits::0           1120779                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total       1120779                       # number of ReadReq hits
system.cpu02.icache.ReadReq_miss_latency    489593000                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_rate::0     0.025375                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_misses::0           29180                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total        29180                       # number of ReadReq misses
system.cpu02.icache.ReadReq_mshr_miss_latency    402010500                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::0     0.025375                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_misses         29180                       # number of ReadReq MSHR misses
system.cpu02.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_refs                38.611480                       # Average number of references to valid blocks.
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.demand_accesses::0        1149959                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total      1149959                       # number of demand (read+write) accesses
system.cpu02.icache.demand_avg_miss_latency::0 16778.375600                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency 13776.919123                       # average overall mshr miss latency
system.cpu02.icache.demand_hits::0            1120779                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total        1120779                       # number of demand (read+write) hits
system.cpu02.icache.demand_miss_latency     489593000                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_rate::0      0.025375                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_misses::0            29180                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total        29180                       # number of demand (read+write) misses
system.cpu02.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_miss_latency    402010500                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_rate::0     0.025375                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_misses          29180                       # number of demand (read+write) MSHR misses
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu02.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu02.icache.overall_accesses::0       1149959                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total      1149959                       # number of overall (read+write) accesses
system.cpu02.icache.overall_avg_miss_latency::0 16778.375600                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency 13776.919123                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu02.icache.overall_hits::0           1120779                       # number of overall hits
system.cpu02.icache.overall_hits::1                 0                       # number of overall hits
system.cpu02.icache.overall_hits::total       1120779                       # number of overall hits
system.cpu02.icache.overall_miss_latency    489593000                       # number of overall miss cycles
system.cpu02.icache.overall_miss_rate::0     0.025375                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_misses::0           29180                       # number of overall misses
system.cpu02.icache.overall_misses::1               0                       # number of overall misses
system.cpu02.icache.overall_misses::total        29180                       # number of overall misses
system.cpu02.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_miss_latency    402010500                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_rate::0     0.025375                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_misses         29180                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu02.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.icache.replacements                29180                       # number of replacements
system.cpu02.icache.sampled_refs                29180                       # Sample count of references to valid blocks.
system.cpu02.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu02.icache.total_refs                1126683                       # Total number of references to valid blocks.
system.cpu02.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.writebacks                      0                       # number of writebacks
system.cpu02.idle_fraction                   0.852888                       # Percentage of idle cycles
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.fetch_accesses                181361                       # ITB accesses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_hits                    181039                       # ITB hits
system.cpu02.itb.fetch_misses                     322                       # ITB misses
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.kern.callpal::wripir                  18      0.47%      0.47% # number of callpals executed
system.cpu02.kern.callpal::swpctx                  81      2.11%      2.57% # number of callpals executed
system.cpu02.kern.callpal::tbi                      5      0.13%      2.70% # number of callpals executed
system.cpu02.kern.callpal::swpipl                3306     85.96%     88.66% # number of callpals executed
system.cpu02.kern.callpal::rdps                   202      5.25%     93.92% # number of callpals executed
system.cpu02.kern.callpal::wrusp                    1      0.03%     93.94% # number of callpals executed
system.cpu02.kern.callpal::rdusp                    1      0.03%     93.97% # number of callpals executed
system.cpu02.kern.callpal::rti                    159      4.13%     98.10% # number of callpals executed
system.cpu02.kern.callpal::callsys                 36      0.94%     99.04% # number of callpals executed
system.cpu02.kern.callpal::imb                      1      0.03%     99.06% # number of callpals executed
system.cpu02.kern.callpal::rdunique                35      0.91%     99.97% # number of callpals executed
system.cpu02.kern.callpal::wrunique                 1      0.03%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                 3846                       # number of callpals executed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.hwrei                     4671                       # number of hwrei instructions executed
system.cpu02.kern.inst.quiesce                    125                       # number of quiesce instructions executed
system.cpu02.kern.ipl_count::0                   1188     33.69%     33.69% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                    34      0.96%     34.66% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                    18      0.51%     35.17% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                     9      0.26%     35.42% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                  2277     64.58%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total               3526                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                    1186     48.93%     48.93% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                     34      1.40%     50.33% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                     18      0.74%     51.07% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                      9      0.37%     51.44% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                   1177     48.56%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                2424                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0            16571223500     94.26%     94.26% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21              18858000      0.11%     94.37% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22               7478500      0.04%     94.41% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30               7676000      0.04%     94.45% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31             975337000      5.55%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total        17580573000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                0.998316                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.516908                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.mode_good::kernel                96                      
system.cpu02.kern.mode_good::user                  96                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch::kernel             240                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                96                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch_good::kernel     0.400000                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel      22175298000     98.69%     98.69% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user          294238000      1.31%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                     81                       # number of times the context was actually changed
system.cpu02.kern.syscall::2                        1      5.56%      5.56% # number of syscalls executed
system.cpu02.kern.syscall::4                        6     33.33%     38.89% # number of syscalls executed
system.cpu02.kern.syscall::17                       4     22.22%     61.11% # number of syscalls executed
system.cpu02.kern.syscall::54                       1      5.56%     66.67% # number of syscalls executed
system.cpu02.kern.syscall::71                       2     11.11%     77.78% # number of syscalls executed
system.cpu02.kern.syscall::74                       1      5.56%     83.33% # number of syscalls executed
system.cpu02.kern.syscall::144                      1      5.56%     88.89% # number of syscalls executed
system.cpu02.kern.syscall::256                      1      5.56%     94.44% # number of syscalls executed
system.cpu02.kern.syscall::257                      1      5.56%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                   18                       # number of syscalls executed
system.cpu02.not_idle_fraction               0.147112                       # Percentage of non-idle cycles
system.cpu02.numCycles                       35161146                       # number of cpu cycles simulated
system.cpu02.num_insts                        1149517                       # Number of instructions executed
system.cpu02.num_refs                          384338                       # Number of memory references
system.cpu03.dcache.LoadLockedReq_accesses::0        70079                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total        70079                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::0  9458.333333                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency  6458.333333                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_hits::0        69887                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total        69887                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_miss_latency      1816000                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_rate::0     0.002740                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_misses::0          192                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total          192                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency      1240000                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::0     0.002740                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_misses          192                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.ReadReq_accesses::0       2347240                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total      2347240                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_avg_miss_latency::0 20828.266377                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency 17828.085414                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu03.dcache.ReadReq_hits::0           2344477                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total       2344477                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_miss_latency     57548500                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_rate::0     0.001177                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_misses::0            2763                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         2763                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_mshr_miss_latency     49259000                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::0     0.001177                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_misses          2763                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_uncacheable_latency       992000                       # number of ReadReq MSHR uncacheable cycles
system.cpu03.dcache.StoreCondReq_accesses::0        70062                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total        70062                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_avg_miss_latency::0 18232.758621                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency        15800                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_hits::0        69830                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total        69830                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_miss_latency      4230000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_rate::0     0.003311                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_misses::0          232                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total          232                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_mshr_miss_latency      3555000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::0     0.003211                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_misses          225                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.WriteReq_accesses::0      1640257                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total      1640257                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_avg_miss_latency::0 44047.798742                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency 41047.798742                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu03.dcache.WriteReq_hits::0          1638667                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total      1638667                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_miss_latency     70036000                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_rate::0     0.000969                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_misses::0           1590                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total         1590                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_mshr_miss_latency     65266000                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_rate::0     0.000969                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_misses         1590                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_uncacheable_latency     19618500                       # number of WriteReq MSHR uncacheable cycles
system.cpu03.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_refs              1328.291259                       # Average number of references to valid blocks.
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.demand_accesses::0        3987497                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      3987497                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_avg_miss_latency::0 29309.556628                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency 26309.441764                       # average overall mshr miss latency
system.cpu03.dcache.demand_hits::0            3983144                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        3983144                       # number of demand (read+write) hits
system.cpu03.dcache.demand_miss_latency     127584500                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_rate::0      0.001092                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_misses::0             4353                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         4353                       # number of demand (read+write) misses
system.cpu03.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_miss_latency    114525000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_rate::0     0.001092                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_misses           4353                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dcache.occ_%::0                 0.778267                       # Average percentage of cache occupancy
system.cpu03.dcache.occ_blocks::0          796.945388                       # Average occupied blocks per context
system.cpu03.dcache.overall_accesses::0       3987497                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      3987497                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_avg_miss_latency::0 29309.556628                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency 26309.441764                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu03.dcache.overall_hits::0           3983144                       # number of overall hits
system.cpu03.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu03.dcache.overall_hits::total       3983144                       # number of overall hits
system.cpu03.dcache.overall_miss_latency    127584500                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_rate::0     0.001092                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_misses::0            4353                       # number of overall misses
system.cpu03.dcache.overall_misses::1               0                       # number of overall misses
system.cpu03.dcache.overall_misses::total         4353                       # number of overall misses
system.cpu03.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_miss_latency    114525000                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_rate::0     0.001092                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_misses          4353                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_uncacheable_latency     20610500                       # number of overall MSHR uncacheable cycles
system.cpu03.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.dcache.replacements                 3066                       # number of replacements
system.cpu03.dcache.sampled_refs                 3066                       # Sample count of references to valid blocks.
system.cpu03.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.dcache.tagsinuse              796.945388                       # Cycle average of tags in use
system.cpu03.dcache.total_refs                4072541                       # Total number of references to valid blocks.
system.cpu03.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.writebacks                   1354                       # number of writebacks
system.cpu03.dtb.data_accesses                4091977                       # DTB accesses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_hits                    4127546                       # DTB hits
system.cpu03.dtb.data_misses                       95                       # DTB misses
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.read_accesses                2397475                       # DTB read accesses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_hits                    2417203                       # DTB read hits
system.cpu03.dtb.read_misses                       84                       # DTB read misses
system.cpu03.dtb.write_accesses               1694502                       # DTB write accesses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_hits                   1710343                       # DTB write hits
system.cpu03.dtb.write_misses                      11                       # DTB write misses
system.cpu03.icache.ReadReq_accesses::0       8778687                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total      8778687                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_avg_miss_latency::0 21034.702035                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency 18033.430233                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_hits::0           8775935                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total       8775935                       # number of ReadReq hits
system.cpu03.icache.ReadReq_miss_latency     57887500                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_rate::0     0.000313                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_misses::0            2752                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         2752                       # number of ReadReq misses
system.cpu03.icache.ReadReq_mshr_miss_latency     49628000                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::0     0.000313                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_misses          2752                       # number of ReadReq MSHR misses
system.cpu03.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_refs              2707.708833                       # Average number of references to valid blocks.
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.demand_accesses::0        8778687                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total      8778687                       # number of demand (read+write) accesses
system.cpu03.icache.demand_avg_miss_latency::0 21034.702035                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency 18033.430233                       # average overall mshr miss latency
system.cpu03.icache.demand_hits::0            8775935                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total        8775935                       # number of demand (read+write) hits
system.cpu03.icache.demand_miss_latency      57887500                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_rate::0      0.000313                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_misses::0             2752                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         2752                       # number of demand (read+write) misses
system.cpu03.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_miss_latency     49628000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_rate::0     0.000313                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_misses           2752                       # number of demand (read+write) MSHR misses
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.occ_%::0                 0.999916                       # Average percentage of cache occupancy
system.cpu03.icache.occ_blocks::0          511.957017                       # Average occupied blocks per context
system.cpu03.icache.overall_accesses::0       8778687                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total      8778687                       # number of overall (read+write) accesses
system.cpu03.icache.overall_avg_miss_latency::0 21034.702035                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency 18033.430233                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu03.icache.overall_hits::0           8775935                       # number of overall hits
system.cpu03.icache.overall_hits::1                 0                       # number of overall hits
system.cpu03.icache.overall_hits::total       8775935                       # number of overall hits
system.cpu03.icache.overall_miss_latency     57887500                       # number of overall miss cycles
system.cpu03.icache.overall_miss_rate::0     0.000313                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_misses::0            2752                       # number of overall misses
system.cpu03.icache.overall_misses::1               0                       # number of overall misses
system.cpu03.icache.overall_misses::total         2752                       # number of overall misses
system.cpu03.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_miss_latency     49628000                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_rate::0     0.000313                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_misses          2752                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu03.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.icache.replacements                 2751                       # number of replacements
system.cpu03.icache.sampled_refs                 2751                       # Sample count of references to valid blocks.
system.cpu03.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.icache.tagsinuse              511.957017                       # Cycle average of tags in use
system.cpu03.icache.total_refs                7448907                       # Total number of references to valid blocks.
system.cpu03.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.writebacks                      0                       # number of writebacks
system.cpu03.idle_fraction                   0.261270                       # Percentage of idle cycles
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.fetch_accesses               8670108                       # ITB accesses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_hits                   8670069                       # ITB hits
system.cpu03.itb.fetch_misses                      39                       # ITB misses
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.kern.callpal::wripir                 106     15.19%     15.19% # number of callpals executed
system.cpu03.kern.callpal::swpctx                  12      1.72%     16.91% # number of callpals executed
system.cpu03.kern.callpal::tbi                      1      0.14%     17.05% # number of callpals executed
system.cpu03.kern.callpal::swpipl                 469     67.19%     84.24% # number of callpals executed
system.cpu03.kern.callpal::rdps                    53      7.59%     91.83% # number of callpals executed
system.cpu03.kern.callpal::rti                     34      4.87%     96.70% # number of callpals executed
system.cpu03.kern.callpal::callsys                  2      0.29%     96.99% # number of callpals executed
system.cpu03.kern.callpal::imb                      1      0.14%     97.13% # number of callpals executed
system.cpu03.kern.callpal::rdunique                20      2.87%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                  698                       # number of callpals executed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.hwrei                      854                       # number of hwrei instructions executed
system.cpu03.kern.inst.quiesce                     15                       # number of quiesce instructions executed
system.cpu03.kern.ipl_count::0                    171     32.57%     32.57% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                    18      3.43%     36.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     4      0.76%     36.76% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                   332     63.24%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                525                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                     171     47.50%     47.50% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                     18      5.00%     52.50% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      4      1.11%     53.61% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                    167     46.39%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                 360                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0            17477542500     99.42%     99.42% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22               7745000      0.04%     99.47% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30               3858500      0.02%     99.49% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31              89945000      0.51%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total        17579091000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.503012                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.mode_good::kernel                25                      
system.cpu03.kern.mode_good::user                  25                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch::kernel              46                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                25                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch_good::kernel     0.543478                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel       8808780000     40.72%     40.72% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user        12824848000     59.28%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu03.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    1                       # number of syscalls executed
system.cpu03.not_idle_fraction               0.738730                       # Percentage of non-idle cycles
system.cpu03.numCycles                       35158182                       # number of cpu cycles simulated
system.cpu03.num_insts                        8778592                       # Number of instructions executed
system.cpu03.num_refs                         4127994                       # Number of memory references
system.cpu04.dcache.LoadLockedReq_accesses::0          605                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          605                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::0 17825.396825                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency 14825.396825                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_hits::0          542                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total          542                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_miss_latency      1123000                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_rate::0     0.104132                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_misses::0           63                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           63                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency       934000                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::0     0.104132                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_misses           63                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.ReadReq_accesses::0         33528                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        33528                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_avg_miss_latency::0 16346.795907                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency 13346.795907                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_hits::0             31671                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         31671                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_miss_latency     30356000                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_rate::0     0.055387                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_misses::0            1857                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         1857                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_mshr_miss_latency     24785000                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::0     0.055387                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_misses          1857                       # number of ReadReq MSHR misses
system.cpu04.dcache.StoreCondReq_accesses::0          593                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          593                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_avg_miss_latency::0 37120.300752                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency 34401.515152                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_hits::0          460                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total          460                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_miss_latency      4937000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_rate::0     0.224283                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_misses::0          133                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total          133                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_mshr_miss_latency      4541000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::0     0.222597                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_misses          132                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.WriteReq_accesses::0        20513                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        20513                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_avg_miss_latency::0 54765.719208                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency 51765.719208                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu04.dcache.WriteReq_hits::0            19352                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        19352                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_miss_latency     63583000                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_rate::0     0.056598                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_misses::0           1161                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         1161                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_mshr_miss_latency     60100000                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_rate::0     0.056598                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_misses         1161                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_uncacheable_latency      5612500                       # number of WriteReq MSHR uncacheable cycles
system.cpu04.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_refs                30.033247                       # Average number of references to valid blocks.
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.demand_accesses::0          54041                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        54041                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_avg_miss_latency::0 31126.242545                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency 28126.242545                       # average overall mshr miss latency
system.cpu04.dcache.demand_hits::0              51023                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          51023                       # number of demand (read+write) hits
system.cpu04.dcache.demand_miss_latency      93939000                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_rate::0      0.055846                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_misses::0             3018                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         3018                       # number of demand (read+write) misses
system.cpu04.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_miss_latency     84885000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_rate::0     0.055846                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_misses           3018                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dcache.occ_%::0                 0.617793                       # Average percentage of cache occupancy
system.cpu04.dcache.occ_blocks::0          632.620147                       # Average occupied blocks per context
system.cpu04.dcache.overall_accesses::0         54041                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        54041                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_avg_miss_latency::0 31126.242545                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency 28126.242545                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu04.dcache.overall_hits::0             51023                       # number of overall hits
system.cpu04.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu04.dcache.overall_hits::total         51023                       # number of overall hits
system.cpu04.dcache.overall_miss_latency     93939000                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_rate::0     0.055846                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_misses::0            3018                       # number of overall misses
system.cpu04.dcache.overall_misses::1               0                       # number of overall misses
system.cpu04.dcache.overall_misses::total         3018                       # number of overall misses
system.cpu04.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_miss_latency     84885000                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_rate::0     0.055846                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_misses          3018                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_uncacheable_latency      5612500                       # number of overall MSHR uncacheable cycles
system.cpu04.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.dcache.replacements                 2316                       # number of replacements
system.cpu04.dcache.sampled_refs                 2316                       # Sample count of references to valid blocks.
system.cpu04.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.dcache.tagsinuse              632.620147                       # Cycle average of tags in use
system.cpu04.dcache.total_refs                  69557                       # Total number of references to valid blocks.
system.cpu04.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.writebacks                    926                       # number of writebacks
system.cpu04.dtb.data_accesses                   2701                       # DTB accesses
system.cpu04.dtb.data_acv                          21                       # DTB access violations
system.cpu04.dtb.data_hits                      54614                       # DTB hits
system.cpu04.dtb.data_misses                      365                       # DTB misses
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.read_accesses                   1826                       # DTB read accesses
system.cpu04.dtb.read_acv                          12                       # DTB read access violations
system.cpu04.dtb.read_hits                      33587                       # DTB read hits
system.cpu04.dtb.read_misses                      327                       # DTB read misses
system.cpu04.dtb.write_accesses                   875                       # DTB write accesses
system.cpu04.dtb.write_acv                          9                       # DTB write access violations
system.cpu04.dtb.write_hits                     21027                       # DTB write hits
system.cpu04.dtb.write_misses                      38                       # DTB write misses
system.cpu04.icache.ReadReq_accesses::0        155938                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       155938                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_avg_miss_latency::0 16650.271108                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency 13649.883811                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_hits::0            154647                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        154647                       # number of ReadReq hits
system.cpu04.icache.ReadReq_miss_latency     21495500                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_rate::0     0.008279                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_misses::0            1291                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         1291                       # number of ReadReq misses
system.cpu04.icache.ReadReq_mshr_miss_latency     17622000                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::0     0.008279                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_misses          1291                       # number of ReadReq MSHR misses
system.cpu04.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_refs               101.550736                       # Average number of references to valid blocks.
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.demand_accesses::0         155938                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       155938                       # number of demand (read+write) accesses
system.cpu04.icache.demand_avg_miss_latency::0 16650.271108                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency 13649.883811                       # average overall mshr miss latency
system.cpu04.icache.demand_hits::0             154647                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         154647                       # number of demand (read+write) hits
system.cpu04.icache.demand_miss_latency      21495500                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_rate::0      0.008279                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_misses::0             1291                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         1291                       # number of demand (read+write) misses
system.cpu04.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_miss_latency     17622000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_rate::0     0.008279                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_misses           1291                       # number of demand (read+write) MSHR misses
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.occ_%::0                 0.998047                       # Average percentage of cache occupancy
system.cpu04.icache.occ_blocks::0                 511                       # Average occupied blocks per context
system.cpu04.icache.overall_accesses::0        155938                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       155938                       # number of overall (read+write) accesses
system.cpu04.icache.overall_avg_miss_latency::0 16650.271108                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency 13649.883811                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu04.icache.overall_hits::0            154647                       # number of overall hits
system.cpu04.icache.overall_hits::1                 0                       # number of overall hits
system.cpu04.icache.overall_hits::total        154647                       # number of overall hits
system.cpu04.icache.overall_miss_latency     21495500                       # number of overall miss cycles
system.cpu04.icache.overall_miss_rate::0     0.008279                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_misses::0            1291                       # number of overall misses
system.cpu04.icache.overall_misses::1               0                       # number of overall misses
system.cpu04.icache.overall_misses::total         1291                       # number of overall misses
system.cpu04.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_miss_latency     17622000                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_rate::0     0.008279                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_misses          1291                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu04.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.icache.replacements                 1291                       # number of replacements
system.cpu04.icache.sampled_refs                 1291                       # Sample count of references to valid blocks.
system.cpu04.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.icache.tagsinuse                     511                       # Cycle average of tags in use
system.cpu04.icache.total_refs                 131102                       # Total number of references to valid blocks.
system.cpu04.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.writebacks                      0                       # number of writebacks
system.cpu04.idle_fraction                   0.981190                       # Percentage of idle cycles
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.fetch_accesses                 28093                       # ITB accesses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_hits                     27968                       # ITB hits
system.cpu04.itb.fetch_misses                     125                       # ITB misses
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.kern.callpal::wripir                   1      0.16%      0.16% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  58      9.32%      9.49% # number of callpals executed
system.cpu04.kern.callpal::tbi                      5      0.80%     10.29% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 415     66.72%     77.01% # number of callpals executed
system.cpu04.kern.callpal::rdps                    37      5.95%     82.96% # number of callpals executed
system.cpu04.kern.callpal::rti                     95     15.27%     98.23% # number of callpals executed
system.cpu04.kern.callpal::callsys                  9      1.45%     99.68% # number of callpals executed
system.cpu04.kern.callpal::imb                      2      0.32%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  622                       # number of callpals executed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.hwrei                     1161                       # number of hwrei instructions executed
system.cpu04.kern.inst.quiesce                     27                       # number of quiesce instructions executed
system.cpu04.kern.ipl_count::0                    192     35.69%     35.69% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                    18      3.35%     39.03% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    10      1.86%     40.89% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   318     59.11%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                538                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     192     47.76%     47.76% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                     18      4.48%     52.24% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     10      2.49%     54.73% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    182     45.27%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 402                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0            17498289500     99.56%     99.56% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22               7137000      0.04%     99.60% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30               7935500      0.05%     99.65% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              61486000      0.35%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total        17574848000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.572327                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.mode_good::kernel                67                      
system.cpu04.kern.mode_good::user                  67                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch::kernel             153                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch_good::kernel     0.437908                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel      20866518000     99.88%     99.88% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user           25677000      0.12%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu04.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu04.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu04.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    3                       # number of syscalls executed
system.cpu04.not_idle_fraction               0.018810                       # Percentage of non-idle cycles
system.cpu04.numCycles                       35149696                       # number of cpu cycles simulated
system.cpu04.num_insts                         155552                       # Number of instructions executed
system.cpu04.num_refs                           55803                       # Number of memory references
system.cpu05.dcache.LoadLockedReq_accesses::0         1456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total         1456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::0 15251.700680                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency 12251.700680                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_hits::0         1309                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total         1309                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_miss_latency      2242000                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_rate::0     0.100962                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_misses::0          147                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total          147                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency      1801000                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::0     0.100962                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_misses          147                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.ReadReq_accesses::0         89064                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        89064                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_avg_miss_latency::0 32017.248722                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency 29017.248722                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_hits::0             84368                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         84368                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_miss_latency    150353000                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_rate::0     0.052726                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_misses::0            4696                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         4696                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_mshr_miss_latency    136265000                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::0     0.052726                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_misses          4696                       # number of ReadReq MSHR misses
system.cpu05.dcache.StoreCondReq_accesses::0         1434                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total         1434                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_avg_miss_latency::0 41034.246575                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency 38895.104895                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_hits::0         1142                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total         1142                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_miss_latency     11982000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_rate::0     0.203626                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_misses::0          292                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total          292                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_mshr_miss_latency     11124000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::0     0.199442                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_misses          286                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.WriteReq_accesses::0        92080                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        92080                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_avg_miss_latency::0 55688.540511                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency 52688.540511                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu05.dcache.WriteReq_hits::0            84872                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        84872                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_miss_latency    401403000                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_rate::0     0.078280                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_misses::0           7208                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total         7208                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_mshr_miss_latency    379779000                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_rate::0     0.078280                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_misses         7208                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_uncacheable_latency      7295000                       # number of WriteReq MSHR uncacheable cycles
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_refs                14.666240                       # Average number of references to valid blocks.
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.demand_accesses::0         181144                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total       181144                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_avg_miss_latency::0 46350.470430                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency 43350.470430                       # average overall mshr miss latency
system.cpu05.dcache.demand_hits::0             169240                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total         169240                       # number of demand (read+write) hits
system.cpu05.dcache.demand_miss_latency     551756000                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_rate::0      0.065716                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_misses::0            11904                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total        11904                       # number of demand (read+write) misses
system.cpu05.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_miss_latency    516044000                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_rate::0     0.065716                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_misses          11904                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dcache.occ_%::0                 0.677086                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_blocks::0          693.335608                       # Average occupied blocks per context
system.cpu05.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu05.dcache.overall_accesses::0        181144                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total       181144                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_avg_miss_latency::0 46350.470430                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency 43350.470430                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu05.dcache.overall_hits::0            169240                       # number of overall hits
system.cpu05.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu05.dcache.overall_hits::total        169240                       # number of overall hits
system.cpu05.dcache.overall_miss_latency    551756000                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_rate::0     0.065716                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_misses::0           11904                       # number of overall misses
system.cpu05.dcache.overall_misses::1               0                       # number of overall misses
system.cpu05.dcache.overall_misses::total        11904                       # number of overall misses
system.cpu05.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_miss_latency    516044000                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_rate::0     0.065716                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_misses         11904                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_uncacheable_latency      7295000                       # number of overall MSHR uncacheable cycles
system.cpu05.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.dcache.replacements                10939                       # number of replacements
system.cpu05.dcache.sampled_refs                10939                       # Sample count of references to valid blocks.
system.cpu05.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.dcache.tagsinuse              692.335608                       # Cycle average of tags in use
system.cpu05.dcache.total_refs                 160434                       # Total number of references to valid blocks.
system.cpu05.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.writebacks                   6932                       # number of writebacks
system.cpu05.dtb.data_accesses                  49579                       # DTB accesses
system.cpu05.dtb.data_acv                           5                       # DTB access violations
system.cpu05.dtb.data_hits                     183533                       # DTB hits
system.cpu05.dtb.data_misses                      477                       # DTB misses
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.read_accesses                  34064                       # DTB read accesses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_hits                      90052                       # DTB read hits
system.cpu05.dtb.read_misses                      371                       # DTB read misses
system.cpu05.dtb.write_accesses                 15515                       # DTB write accesses
system.cpu05.dtb.write_acv                          5                       # DTB write access violations
system.cpu05.dtb.write_hits                     93481                       # DTB write hits
system.cpu05.dtb.write_misses                     106                       # DTB write misses
system.cpu05.icache.ReadReq_accesses::0        470721                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       470721                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_avg_miss_latency::0 20222.473434                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency 17222.473434                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_hits::0            466298                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        466298                       # number of ReadReq hits
system.cpu05.icache.ReadReq_miss_latency     89444000                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_rate::0     0.009396                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_misses::0            4423                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         4423                       # number of ReadReq misses
system.cpu05.icache.ReadReq_mshr_miss_latency     76175000                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::0     0.009396                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_misses          4423                       # number of ReadReq MSHR misses
system.cpu05.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_refs                79.493894                       # Average number of references to valid blocks.
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.demand_accesses::0         470721                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       470721                       # number of demand (read+write) accesses
system.cpu05.icache.demand_avg_miss_latency::0 20222.473434                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency 17222.473434                       # average overall mshr miss latency
system.cpu05.icache.demand_hits::0             466298                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         466298                       # number of demand (read+write) hits
system.cpu05.icache.demand_miss_latency      89444000                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_rate::0      0.009396                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_misses::0             4423                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         4423                       # number of demand (read+write) misses
system.cpu05.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_miss_latency     76175000                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_rate::0     0.009396                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_misses           4423                       # number of demand (read+write) MSHR misses
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.occ_%::0                 0.999998                       # Average percentage of cache occupancy
system.cpu05.icache.occ_blocks::0          511.998898                       # Average occupied blocks per context
system.cpu05.icache.overall_accesses::0        470721                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       470721                       # number of overall (read+write) accesses
system.cpu05.icache.overall_avg_miss_latency::0 20222.473434                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency 17222.473434                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu05.icache.overall_hits::0            466298                       # number of overall hits
system.cpu05.icache.overall_hits::1                 0                       # number of overall hits
system.cpu05.icache.overall_hits::total        466298                       # number of overall hits
system.cpu05.icache.overall_miss_latency     89444000                       # number of overall miss cycles
system.cpu05.icache.overall_miss_rate::0     0.009396                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_misses::0            4423                       # number of overall misses
system.cpu05.icache.overall_misses::1               0                       # number of overall misses
system.cpu05.icache.overall_misses::total         4423                       # number of overall misses
system.cpu05.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_miss_latency     76175000                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_rate::0     0.009396                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_misses          4423                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu05.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.icache.replacements                 4422                       # number of replacements
system.cpu05.icache.sampled_refs                 4422                       # Sample count of references to valid blocks.
system.cpu05.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.icache.tagsinuse              511.998898                       # Cycle average of tags in use
system.cpu05.icache.total_refs                 351522                       # Total number of references to valid blocks.
system.cpu05.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.writebacks                      0                       # number of writebacks
system.cpu05.idle_fraction                   0.926708                       # Percentage of idle cycles
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.fetch_accesses                166954                       # ITB accesses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_hits                    166802                       # ITB hits
system.cpu05.itb.fetch_misses                     152                       # ITB misses
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.kern.callpal::wripir                  15      1.62%      1.62% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  53      5.72%      7.34% # number of callpals executed
system.cpu05.kern.callpal::swpipl                 678     73.14%     80.47% # number of callpals executed
system.cpu05.kern.callpal::rdps                    37      3.99%     84.47% # number of callpals executed
system.cpu05.kern.callpal::wrusp                    1      0.11%     84.57% # number of callpals executed
system.cpu05.kern.callpal::rti                    126     13.59%     98.17% # number of callpals executed
system.cpu05.kern.callpal::callsys                 15      1.62%     99.78% # number of callpals executed
system.cpu05.kern.callpal::imb                      2      0.22%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  927                       # number of callpals executed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.hwrei                     1588                       # number of hwrei instructions executed
system.cpu05.kern.inst.quiesce                     25                       # number of quiesce instructions executed
system.cpu05.kern.ipl_count::0                    344     41.40%     41.40% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                    18      2.17%     43.56% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     9      1.08%     44.65% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   460     55.35%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                831                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                     342     48.72%     48.72% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                     18      2.56%     51.28% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      9      1.28%     52.56% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                    333     47.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 702                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0            18004734000     99.46%     99.46% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22               7172500      0.04%     99.50% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30               5965500      0.03%     99.53% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31              84847000      0.47%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total        18102719000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                0.994186                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.723913                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.mode_good::kernel                97                      
system.cpu05.kern.mode_good::user                  98                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch::kernel             178                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                98                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch_good::kernel     0.544944                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel      18815972000     98.35%     98.35% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user          314998000      1.65%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu05.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu05.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu05.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu05.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu05.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu05.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu05.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                   12                       # number of syscalls executed
system.cpu05.not_idle_fraction               0.073292                       # Percentage of non-idle cycles
system.cpu05.numCycles                       36207464                       # number of cpu cycles simulated
system.cpu05.num_insts                         470238                       # Number of instructions executed
system.cpu05.num_refs                          184888                       # Number of memory references
system.cpu06.dcache.LoadLockedReq_accesses::0          119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total          119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::0        18700                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency        15700                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_hits::0           89                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           89                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_miss_latency       561000                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_rate::0     0.252101                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_misses::0           30                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           30                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency       471000                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::0     0.252101                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_misses           30                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.ReadReq_accesses::0          6497                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total         6497                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_avg_miss_latency::0 23957.894737                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency 20957.894737                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_hits::0              6402                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total          6402                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_miss_latency      2276000                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_rate::0     0.014622                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_misses::0              95                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total           95                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_mshr_miss_latency      1991000                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::0     0.014622                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_misses            95                       # number of ReadReq MSHR misses
system.cpu06.dcache.StoreCondReq_accesses::0          102                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total          102                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_avg_miss_latency::0 23976.190476                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency 22820.512821                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_hits::0           60                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           60                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_miss_latency      1007000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_rate::0     0.411765                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_misses::0           42                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           42                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_mshr_miss_latency       890000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::0     0.382353                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_misses           39                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.WriteReq_accesses::0         3540                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         3540                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_avg_miss_latency::0 58419.354839                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency 55419.354839                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu06.dcache.WriteReq_hits::0             3509                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         3509                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_miss_latency      1811000                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_rate::0     0.008757                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_misses::0             31                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total           31                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_mshr_miss_latency      1718000                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_rate::0     0.008757                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_misses           31                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_uncacheable_latency      5403000                       # number of WriteReq MSHR uncacheable cycles
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_refs                11.111111                       # Average number of references to valid blocks.
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.demand_accesses::0          10037                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        10037                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_avg_miss_latency::0 32436.507937                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency 29436.507937                       # average overall mshr miss latency
system.cpu06.dcache.demand_hits::0               9911                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total           9911                       # number of demand (read+write) hits
system.cpu06.dcache.demand_miss_latency       4087000                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_rate::0      0.012554                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_misses::0              126                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total          126                       # number of demand (read+write) misses
system.cpu06.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_miss_latency      3709000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_rate::0     0.012554                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_misses            126                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dcache.occ_%::0                 0.802871                       # Average percentage of cache occupancy
system.cpu06.dcache.occ_blocks::0          822.140193                       # Average occupied blocks per context
system.cpu06.dcache.overall_accesses::0         10037                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        10037                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_avg_miss_latency::0 32436.507937                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency 29436.507937                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu06.dcache.overall_hits::0              9911                       # number of overall hits
system.cpu06.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu06.dcache.overall_hits::total          9911                       # number of overall hits
system.cpu06.dcache.overall_miss_latency      4087000                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_rate::0     0.012554                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_misses::0             126                       # number of overall misses
system.cpu06.dcache.overall_misses::1               0                       # number of overall misses
system.cpu06.dcache.overall_misses::total          126                       # number of overall misses
system.cpu06.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_miss_latency      3709000                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_rate::0     0.012554                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_misses           126                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_uncacheable_latency      5403000                       # number of overall MSHR uncacheable cycles
system.cpu06.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.dcache.replacements                   18                       # number of replacements
system.cpu06.dcache.sampled_refs                   18                       # Sample count of references to valid blocks.
system.cpu06.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.dcache.tagsinuse              822.140193                       # Cycle average of tags in use
system.cpu06.dcache.total_refs                    200                       # Total number of references to valid blocks.
system.cpu06.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.writebacks                      7                       # number of writebacks
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_hits                      10285                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_hits                       6616                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_hits                      3669                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.icache.ReadReq_accesses::0         29175                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        29175                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_avg_miss_latency::0        21125                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency        18125                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_hits::0             29167                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         29167                       # number of ReadReq hits
system.cpu06.icache.ReadReq_miss_latency       169000                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_rate::0     0.000274                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_misses::0               8                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total            8                       # number of ReadReq misses
system.cpu06.icache.ReadReq_mshr_miss_latency       145000                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::0     0.000274                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_misses             8                       # number of ReadReq MSHR misses
system.cpu06.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_refs                       59                       # Average number of references to valid blocks.
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.demand_accesses::0          29175                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        29175                       # number of demand (read+write) accesses
system.cpu06.icache.demand_avg_miss_latency::0        21125                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency        18125                       # average overall mshr miss latency
system.cpu06.icache.demand_hits::0              29167                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          29167                       # number of demand (read+write) hits
system.cpu06.icache.demand_miss_latency        169000                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_rate::0      0.000274                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_misses::0                8                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total            8                       # number of demand (read+write) misses
system.cpu06.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_miss_latency       145000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_rate::0     0.000274                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_misses              8                       # number of demand (read+write) MSHR misses
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.occ_%::0                 0.998047                       # Average percentage of cache occupancy
system.cpu06.icache.occ_blocks::0                 511                       # Average occupied blocks per context
system.cpu06.icache.overall_accesses::0         29175                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        29175                       # number of overall (read+write) accesses
system.cpu06.icache.overall_avg_miss_latency::0        21125                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency        18125                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu06.icache.overall_hits::0             29167                       # number of overall hits
system.cpu06.icache.overall_hits::1                 0                       # number of overall hits
system.cpu06.icache.overall_hits::total         29167                       # number of overall hits
system.cpu06.icache.overall_miss_latency       169000                       # number of overall miss cycles
system.cpu06.icache.overall_miss_rate::0     0.000274                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_misses::0               8                       # number of overall misses
system.cpu06.icache.overall_misses::1               0                       # number of overall misses
system.cpu06.icache.overall_misses::total            8                       # number of overall misses
system.cpu06.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_miss_latency       145000                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_rate::0     0.000274                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_misses             8                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu06.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.icache.replacements                    8                       # number of replacements
system.cpu06.icache.sampled_refs                    8                       # Sample count of references to valid blocks.
system.cpu06.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.icache.tagsinuse                     511                       # Cycle average of tags in use
system.cpu06.icache.total_refs                    472                       # Total number of references to valid blocks.
system.cpu06.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.writebacks                      0                       # number of writebacks
system.cpu06.idle_fraction                   0.997153                       # Percentage of idle cycles
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.fetch_accesses                  4527                       # ITB accesses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_hits                      4527                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.kern.callpal::swpipl                 250     79.87%     79.87% # number of callpals executed
system.cpu06.kern.callpal::rdps                    36     11.50%     91.37% # number of callpals executed
system.cpu06.kern.callpal::rti                     27      8.63%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  313                       # number of callpals executed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.hwrei                      340                       # number of hwrei instructions executed
system.cpu06.kern.inst.quiesce                     27                       # number of quiesce instructions executed
system.cpu06.kern.ipl_count::0                     80     26.32%     26.32% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                    18      5.92%     32.24% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     9      2.96%     35.20% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   197     64.80%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                304                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                      80     44.94%     44.94% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                     18     10.11%     55.06% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      9      5.06%     60.11% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                     71     39.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 178                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0            17535395000     99.77%     99.77% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22               6745500      0.04%     99.81% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30               6267500      0.04%     99.84% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31              27864000      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total        17576272000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.360406                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.mode_good::kernel                 0                      
system.cpu06.kern.mode_good::user                   0                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch::kernel              27                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu06.not_idle_fraction               0.002847                       # Percentage of non-idle cycles
system.cpu06.numCycles                       35152544                       # number of cpu cycles simulated
system.cpu06.num_insts                          29175                       # Number of instructions executed
system.cpu06.num_refs                           10330                       # Number of memory references
system.cpu07.dcache.LoadLockedReq_accesses::0          748                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total          748                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::0 15094.488189                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency 12094.488189                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_hits::0          621                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total          621                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_miss_latency      1917000                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_rate::0     0.169786                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_misses::0          127                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total          127                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency      1536000                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::0     0.169786                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_misses          127                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.ReadReq_accesses::0         39043                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        39043                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_avg_miss_latency::0 13828.038125                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency 10828.038125                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_hits::0             36525                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         36525                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_miss_latency     34819000                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_rate::0     0.064493                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_misses::0            2518                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         2518                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_mshr_miss_latency     27265000                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::0     0.064493                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_misses          2518                       # number of ReadReq MSHR misses
system.cpu07.dcache.StoreCondReq_accesses::0          735                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total          735                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_avg_miss_latency::0 45527.659574                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency 43116.379310                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_hits::0          500                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total          500                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_miss_latency     10699000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_rate::0     0.319728                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_misses::0          235                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total          235                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_mshr_miss_latency     10003000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::0     0.315646                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_misses          232                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.WriteReq_accesses::0        29975                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total        29975                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_avg_miss_latency::0 54006.693440                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency 51006.693440                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu07.dcache.WriteReq_hits::0            27734                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total        27734                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_miss_latency    121029000                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_rate::0     0.074762                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_misses::0           2241                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         2241                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_mshr_miss_latency    114306000                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_rate::0     0.074762                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_misses         2241                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_uncacheable_latency      5344500                       # number of WriteReq MSHR uncacheable cycles
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_refs                16.787022                       # Average number of references to valid blocks.
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.demand_accesses::0          69018                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        69018                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_avg_miss_latency::0 32748.056314                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency 29748.056314                       # average overall mshr miss latency
system.cpu07.dcache.demand_hits::0              64259                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          64259                       # number of demand (read+write) hits
system.cpu07.dcache.demand_miss_latency     155848000                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_rate::0      0.068953                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_misses::0             4759                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         4759                       # number of demand (read+write) misses
system.cpu07.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_miss_latency    141571000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_rate::0     0.068953                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_misses           4759                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dcache.occ_%::0                 0.934275                       # Average percentage of cache occupancy
system.cpu07.dcache.occ_blocks::0          956.697559                       # Average occupied blocks per context
system.cpu07.dcache.overall_accesses::0         69018                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        69018                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_avg_miss_latency::0 32748.056314                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency 29748.056314                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu07.dcache.overall_hits::0             64259                       # number of overall hits
system.cpu07.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu07.dcache.overall_hits::total         64259                       # number of overall hits
system.cpu07.dcache.overall_miss_latency    155848000                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_rate::0     0.068953                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_misses::0            4759                       # number of overall misses
system.cpu07.dcache.overall_misses::1               0                       # number of overall misses
system.cpu07.dcache.overall_misses::total         4759                       # number of overall misses
system.cpu07.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_miss_latency    141571000                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_rate::0     0.068953                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_misses          4759                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_uncacheable_latency      5344500                       # number of overall MSHR uncacheable cycles
system.cpu07.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.dcache.replacements                 4315                       # number of replacements
system.cpu07.dcache.sampled_refs                 4315                       # Sample count of references to valid blocks.
system.cpu07.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.dcache.tagsinuse              956.697559                       # Cycle average of tags in use
system.cpu07.dcache.total_refs                  72436                       # Total number of references to valid blocks.
system.cpu07.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.writebacks                   2888                       # number of writebacks
system.cpu07.dtb.data_accesses                   6267                       # DTB accesses
system.cpu07.dtb.data_acv                           7                       # DTB access violations
system.cpu07.dtb.data_hits                      70398                       # DTB hits
system.cpu07.dtb.data_misses                       96                       # DTB misses
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.read_accesses                   4023                       # DTB read accesses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_hits                      39683                       # DTB read hits
system.cpu07.dtb.read_misses                       82                       # DTB read misses
system.cpu07.dtb.write_accesses                  2244                       # DTB write accesses
system.cpu07.dtb.write_acv                          7                       # DTB write access violations
system.cpu07.dtb.write_hits                     30715                       # DTB write hits
system.cpu07.dtb.write_misses                      14                       # DTB write misses
system.cpu07.icache.ReadReq_accesses::0        197547                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total       197547                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_avg_miss_latency::0 23178.585941                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency 20178.382771                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_hits::0            195086                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total        195086                       # number of ReadReq hits
system.cpu07.icache.ReadReq_miss_latency     57042500                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_rate::0     0.012458                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_misses::0            2461                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         2461                       # number of ReadReq misses
system.cpu07.icache.ReadReq_mshr_miss_latency     49659000                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::0     0.012458                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_misses          2461                       # number of ReadReq MSHR misses
system.cpu07.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_refs               122.950407                       # Average number of references to valid blocks.
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.demand_accesses::0         197547                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total       197547                       # number of demand (read+write) accesses
system.cpu07.icache.demand_avg_miss_latency::0 23178.585941                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency 20178.382771                       # average overall mshr miss latency
system.cpu07.icache.demand_hits::0             195086                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total         195086                       # number of demand (read+write) hits
system.cpu07.icache.demand_miss_latency      57042500                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_rate::0      0.012458                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_misses::0             2461                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         2461                       # number of demand (read+write) misses
system.cpu07.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_miss_latency     49659000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_rate::0     0.012458                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_misses           2461                       # number of demand (read+write) MSHR misses
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.occ_%::0                 1.000000                       # Average percentage of cache occupancy
system.cpu07.icache.occ_blocks::0          511.999925                       # Average occupied blocks per context
system.cpu07.icache.overall_accesses::0        197547                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total       197547                       # number of overall (read+write) accesses
system.cpu07.icache.overall_avg_miss_latency::0 23178.585941                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency 20178.382771                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu07.icache.overall_hits::0            195086                       # number of overall hits
system.cpu07.icache.overall_hits::1                 0                       # number of overall hits
system.cpu07.icache.overall_hits::total        195086                       # number of overall hits
system.cpu07.icache.overall_miss_latency     57042500                       # number of overall miss cycles
system.cpu07.icache.overall_miss_rate::0     0.012458                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_misses::0            2461                       # number of overall misses
system.cpu07.icache.overall_misses::1               0                       # number of overall misses
system.cpu07.icache.overall_misses::total         2461                       # number of overall misses
system.cpu07.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_miss_latency     49659000                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_rate::0     0.012458                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_misses          2461                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu07.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.icache.replacements                 2460                       # number of replacements
system.cpu07.icache.sampled_refs                 2460                       # Sample count of references to valid blocks.
system.cpu07.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.icache.tagsinuse              511.999925                       # Cycle average of tags in use
system.cpu07.icache.total_refs                 302458                       # Total number of references to valid blocks.
system.cpu07.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.writebacks                      0                       # number of writebacks
system.cpu07.idle_fraction                   0.972314                       # Percentage of idle cycles
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.fetch_accesses                 31082                       # ITB accesses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_hits                     30998                       # ITB hits
system.cpu07.itb.fetch_misses                      84                       # ITB misses
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.kern.callpal::wripir                   1      0.14%      0.14% # number of callpals executed
system.cpu07.kern.callpal::swpctx                  12      1.71%      1.85% # number of callpals executed
system.cpu07.kern.callpal::tbi                      1      0.14%      1.99% # number of callpals executed
system.cpu07.kern.callpal::swpipl                 604     86.04%     88.03% # number of callpals executed
system.cpu07.kern.callpal::rdps                    36      5.13%     93.16% # number of callpals executed
system.cpu07.kern.callpal::rdusp                    1      0.14%     93.30% # number of callpals executed
system.cpu07.kern.callpal::rti                     41      5.84%     99.15% # number of callpals executed
system.cpu07.kern.callpal::callsys                  6      0.85%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                  702                       # number of callpals executed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.hwrei                      916                       # number of hwrei instructions executed
system.cpu07.kern.inst.quiesce                     28                       # number of quiesce instructions executed
system.cpu07.kern.ipl_count::0                    252     37.50%     37.50% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                    18      2.68%     40.18% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     9      1.34%     41.52% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                   393     58.48%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                672                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                     252     48.28%     48.28% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                     18      3.45%     51.72% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      9      1.72%     53.45% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                    243     46.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                 522                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0            17105510500     99.31%     99.31% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22               6894000      0.04%     99.35% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30               6622500      0.04%     99.39% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31             105506000      0.61%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total        17224533000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.618321                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.mode_good::kernel                15                      
system.cpu07.kern.mode_good::user                  14                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch::kernel              54                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                14                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch_good::kernel     0.277778                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel        347569000     85.88%     85.88% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user           57131000     14.12%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu07.kern.syscall::2                        1    100.00%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                    1                       # number of syscalls executed
system.cpu07.not_idle_fraction               0.027686                       # Percentage of non-idle cycles
system.cpu07.numCycles                       34446678                       # number of cpu cycles simulated
system.cpu07.num_insts                         197445                       # Number of instructions executed
system.cpu07.num_refs                           70773                       # Number of memory references
system.cpu08.dcache.LoadLockedReq_accesses::0          649                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          649                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::0 18012.195122                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency 15012.195122                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_hits::0          567                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total          567                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_miss_latency      1477000                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_rate::0     0.126348                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_misses::0           82                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           82                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency      1231000                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::0     0.126348                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_misses           82                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.ReadReq_accesses::0         39750                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        39750                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_avg_miss_latency::0 19646.184561                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency 16646.184561                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu08.dcache.ReadReq_hits::0             37496                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         37496                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_miss_latency     44282500                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_rate::0     0.056704                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_misses::0            2254                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         2254                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_mshr_miss_latency     37520500                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::0     0.056704                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_misses          2254                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_uncacheable_latency       496000                       # number of ReadReq MSHR uncacheable cycles
system.cpu08.dcache.StoreCondReq_accesses::0          636                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total          636                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_avg_miss_latency::0 39904.761905                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency 37736.111111                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_hits::0          489                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          489                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_miss_latency      5866000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_rate::0     0.231132                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_misses::0          147                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total          147                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_mshr_miss_latency      5434000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::0     0.226415                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_misses          144                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.WriteReq_accesses::0        26807                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total        26807                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_avg_miss_latency::0 55052.465234                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency 52052.465234                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu08.dcache.WriteReq_hits::0            25225                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total        25225                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_miss_latency     87093000                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_rate::0     0.059014                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_misses::0           1582                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         1582                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_mshr_miss_latency     82347000                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_rate::0     0.059014                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_misses         1582                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_uncacheable_latency      5476500                       # number of WriteReq MSHR uncacheable cycles
system.cpu08.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_refs               310.127660                       # Average number of references to valid blocks.
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.demand_accesses::0          66557                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        66557                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_avg_miss_latency::0 34248.044838                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency 31248.044838                       # average overall mshr miss latency
system.cpu08.dcache.demand_hits::0              62721                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          62721                       # number of demand (read+write) hits
system.cpu08.dcache.demand_miss_latency     131375500                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_rate::0      0.057635                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_misses::0             3836                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         3836                       # number of demand (read+write) misses
system.cpu08.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_miss_latency    119867500                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_rate::0     0.057635                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_misses           3836                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dcache.occ_%::0                 0.824083                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_%::1                -0.001953                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_blocks::0          843.860633                       # Average occupied blocks per context
system.cpu08.dcache.occ_blocks::1                  -2                       # Average occupied blocks per context
system.cpu08.dcache.overall_accesses::0         66557                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        66557                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_avg_miss_latency::0 34248.044838                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency 31248.044838                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu08.dcache.overall_hits::0             62721                       # number of overall hits
system.cpu08.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu08.dcache.overall_hits::total         62721                       # number of overall hits
system.cpu08.dcache.overall_miss_latency    131375500                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_rate::0     0.057635                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_misses::0            3836                       # number of overall misses
system.cpu08.dcache.overall_misses::1               0                       # number of overall misses
system.cpu08.dcache.overall_misses::total         3836                       # number of overall misses
system.cpu08.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_miss_latency    119867500                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_rate::0     0.057635                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_misses          3836                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_uncacheable_latency      5972500                       # number of overall MSHR uncacheable cycles
system.cpu08.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.dcache.replacements                 3008                       # number of replacements
system.cpu08.dcache.sampled_refs                 3008                       # Sample count of references to valid blocks.
system.cpu08.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.dcache.tagsinuse              841.860633                       # Cycle average of tags in use
system.cpu08.dcache.total_refs                 932864                       # Total number of references to valid blocks.
system.cpu08.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.writebacks                   1192                       # number of writebacks
system.cpu08.dtb.data_accesses                   2697                       # DTB accesses
system.cpu08.dtb.data_acv                          21                       # DTB access violations
system.cpu08.dtb.data_hits                      67240                       # DTB hits
system.cpu08.dtb.data_misses                      364                       # DTB misses
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.read_accesses                   1825                       # DTB read accesses
system.cpu08.dtb.read_acv                          12                       # DTB read access violations
system.cpu08.dtb.read_hits                      39860                       # DTB read hits
system.cpu08.dtb.read_misses                      329                       # DTB read misses
system.cpu08.dtb.write_accesses                   872                       # DTB write accesses
system.cpu08.dtb.write_acv                          9                       # DTB write access violations
system.cpu08.dtb.write_hits                     27380                       # DTB write hits
system.cpu08.dtb.write_misses                      35                       # DTB write misses
system.cpu08.icache.ReadReq_accesses::0        202907                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       202907                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_avg_miss_latency::0 27200.361011                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency 24200.361011                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_hits::0            200968                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        200968                       # number of ReadReq hits
system.cpu08.icache.ReadReq_miss_latency     52741500                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_rate::0     0.009556                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_misses::0            1939                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         1939                       # number of ReadReq misses
system.cpu08.icache.ReadReq_mshr_miss_latency     46924500                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::0     0.009556                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_misses          1939                       # number of ReadReq MSHR misses
system.cpu08.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_refs              1374.179763                       # Average number of references to valid blocks.
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.demand_accesses::0         202907                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       202907                       # number of demand (read+write) accesses
system.cpu08.icache.demand_avg_miss_latency::0 27200.361011                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency 24200.361011                       # average overall mshr miss latency
system.cpu08.icache.demand_hits::0             200968                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         200968                       # number of demand (read+write) hits
system.cpu08.icache.demand_miss_latency      52741500                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_rate::0      0.009556                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_misses::0             1939                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         1939                       # number of demand (read+write) misses
system.cpu08.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_miss_latency     46924500                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_rate::0     0.009556                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_misses           1939                       # number of demand (read+write) MSHR misses
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.occ_%::0                 0.996749                       # Average percentage of cache occupancy
system.cpu08.icache.occ_blocks::0          510.335266                       # Average occupied blocks per context
system.cpu08.icache.overall_accesses::0        202907                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       202907                       # number of overall (read+write) accesses
system.cpu08.icache.overall_avg_miss_latency::0 27200.361011                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency 24200.361011                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu08.icache.overall_hits::0            200968                       # number of overall hits
system.cpu08.icache.overall_hits::1                 0                       # number of overall hits
system.cpu08.icache.overall_hits::total        200968                       # number of overall hits
system.cpu08.icache.overall_miss_latency     52741500                       # number of overall miss cycles
system.cpu08.icache.overall_miss_rate::0     0.009556                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_misses::0            1939                       # number of overall misses
system.cpu08.icache.overall_misses::1               0                       # number of overall misses
system.cpu08.icache.overall_misses::total         1939                       # number of overall misses
system.cpu08.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_miss_latency     46924500                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_rate::0     0.009556                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_misses          1939                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu08.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.icache.replacements                 1858                       # number of replacements
system.cpu08.icache.sampled_refs                 1858                       # Sample count of references to valid blocks.
system.cpu08.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.icache.tagsinuse              510.335266                       # Cycle average of tags in use
system.cpu08.icache.total_refs                2553226                       # Total number of references to valid blocks.
system.cpu08.icache.warmup_cycle         2398463985000                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.writebacks                      0                       # number of writebacks
system.cpu08.idle_fraction                   0.973953                       # Percentage of idle cycles
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.fetch_accesses                 28676                       # ITB accesses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_hits                     28551                       # ITB hits
system.cpu08.itb.fetch_misses                     125                       # ITB misses
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.kern.callpal::swpctx                  57      8.14%      8.14% # number of callpals executed
system.cpu08.kern.callpal::tbi                      4      0.57%      8.71% # number of callpals executed
system.cpu08.kern.callpal::swpipl                 491     70.14%     78.86% # number of callpals executed
system.cpu08.kern.callpal::rdps                    43      6.14%     85.00% # number of callpals executed
system.cpu08.kern.callpal::rti                     95     13.57%     98.57% # number of callpals executed
system.cpu08.kern.callpal::callsys                  9      1.29%     99.86% # number of callpals executed
system.cpu08.kern.callpal::imb                      1      0.14%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                  700                       # number of callpals executed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.hwrei                     1238                       # number of hwrei instructions executed
system.cpu08.kern.inst.quiesce                     30                       # number of quiesce instructions executed
system.cpu08.kern.ipl_count::0                    228     37.13%     37.13% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                    18      2.93%     40.07% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    10      1.63%     41.69% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   358     58.31%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                614                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                     228     48.10%     48.10% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                     18      3.80%     51.90% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     10      2.11%     54.01% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                    218     45.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 474                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0            17462695500     99.34%     99.34% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22               5419000      0.03%     99.37% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30               7493500      0.04%     99.41% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31             103743000      0.59%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total        17579351000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.608939                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.mode_good::kernel                67                      
system.cpu08.kern.mode_good::user                  67                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch::kernel             152                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch_good::kernel     0.440789                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel     2398318527000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user           26214000      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     57                       # number of times the context was actually changed
system.cpu08.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu08.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu08.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    3                       # number of syscalls executed
system.cpu08.not_idle_fraction               0.026047                       # Percentage of non-idle cycles
system.cpu08.numCycles                       35158702                       # number of cpu cycles simulated
system.cpu08.num_insts                         202522                       # Number of instructions executed
system.cpu08.num_refs                           68440                       # Number of memory references
system.cpu09.dcache.LoadLockedReq_accesses::0          146                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          146                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::0        17900                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency        14900                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_hits::0          106                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total          106                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_miss_latency       716000                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_rate::0     0.273973                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_misses::0           40                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           40                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency       596000                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::0     0.273973                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_misses           40                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.ReadReq_accesses::0          9289                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total         9289                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_avg_miss_latency::0 19354.466859                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency 16354.466859                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_hits::0              8942                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total          8942                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_miss_latency      6716000                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_rate::0     0.037356                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_misses::0             347                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total          347                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_mshr_miss_latency      5675000                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::0     0.037356                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_misses           347                       # number of ReadReq MSHR misses
system.cpu09.dcache.StoreCondReq_accesses::0          122                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total          122                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_avg_miss_latency::0 16666.666667                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency 18739.130435                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_hits::0           62                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           62                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_miss_latency      1000000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_rate::0     0.491803                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_misses::0           60                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           60                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_mshr_miss_latency       862000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::0     0.377049                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_misses           46                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.WriteReq_accesses::0         4339                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         4339                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_avg_miss_latency::0 53459.459459                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency 50459.459459                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu09.dcache.WriteReq_hits::0             4302                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         4302                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_miss_latency      1978000                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_rate::0     0.008527                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_misses::0             37                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total           37                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_mshr_miss_latency      1867000                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_rate::0     0.008527                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_misses           37                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_uncacheable_latency      3764000                       # number of WriteReq MSHR uncacheable cycles
system.cpu09.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_refs               168.080882                       # Average number of references to valid blocks.
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.demand_accesses::0          13628                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        13628                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_avg_miss_latency::0 22640.625000                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency 19640.625000                       # average overall mshr miss latency
system.cpu09.dcache.demand_hits::0              13244                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          13244                       # number of demand (read+write) hits
system.cpu09.dcache.demand_miss_latency       8694000                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_rate::0      0.028177                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_misses::0              384                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total          384                       # number of demand (read+write) misses
system.cpu09.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_miss_latency      7542000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_rate::0     0.028177                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_misses            384                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dcache.occ_%::0                 0.568283                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_blocks::0          581.921371                       # Average occupied blocks per context
system.cpu09.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu09.dcache.overall_accesses::0         13628                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        13628                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_avg_miss_latency::0 22640.625000                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency 19640.625000                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu09.dcache.overall_hits::0             13244                       # number of overall hits
system.cpu09.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu09.dcache.overall_hits::total         13244                       # number of overall hits
system.cpu09.dcache.overall_miss_latency      8694000                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_rate::0     0.028177                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_misses::0             384                       # number of overall misses
system.cpu09.dcache.overall_misses::1               0                       # number of overall misses
system.cpu09.dcache.overall_misses::total          384                       # number of overall misses
system.cpu09.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_miss_latency      7542000                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_rate::0     0.028177                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_misses           384                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_uncacheable_latency      3764000                       # number of overall MSHR uncacheable cycles
system.cpu09.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.dcache.replacements                  136                       # number of replacements
system.cpu09.dcache.sampled_refs                  136                       # Sample count of references to valid blocks.
system.cpu09.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.dcache.tagsinuse              580.921371                       # Cycle average of tags in use
system.cpu09.dcache.total_refs                  22859                       # Total number of references to valid blocks.
system.cpu09.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.writebacks                     19                       # number of writebacks
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_hits                      13923                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_hits                       9435                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_hits                      4488                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.icache.ReadReq_accesses::0         42806                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        42806                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_avg_miss_latency::0 16328.947368                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency 13328.947368                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_hits::0             42730                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         42730                       # number of ReadReq hits
system.cpu09.icache.ReadReq_miss_latency      1241000                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_rate::0     0.001775                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_misses::0              76                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu09.icache.ReadReq_mshr_miss_latency      1013000                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::0     0.001775                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_misses            76                       # number of ReadReq MSHR misses
system.cpu09.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_refs                57.210526                       # Average number of references to valid blocks.
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.demand_accesses::0          42806                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        42806                       # number of demand (read+write) accesses
system.cpu09.icache.demand_avg_miss_latency::0 16328.947368                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency 13328.947368                       # average overall mshr miss latency
system.cpu09.icache.demand_hits::0              42730                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          42730                       # number of demand (read+write) hits
system.cpu09.icache.demand_miss_latency       1241000                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_rate::0      0.001775                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_misses::0               76                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu09.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_miss_latency      1013000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_rate::0     0.001775                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_misses             76                       # number of demand (read+write) MSHR misses
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu09.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu09.icache.overall_accesses::0         42806                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        42806                       # number of overall (read+write) accesses
system.cpu09.icache.overall_avg_miss_latency::0 16328.947368                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency 13328.947368                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu09.icache.overall_hits::0             42730                       # number of overall hits
system.cpu09.icache.overall_hits::1                 0                       # number of overall hits
system.cpu09.icache.overall_hits::total         42730                       # number of overall hits
system.cpu09.icache.overall_miss_latency      1241000                       # number of overall miss cycles
system.cpu09.icache.overall_miss_rate::0     0.001775                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_misses::0              76                       # number of overall misses
system.cpu09.icache.overall_misses::1               0                       # number of overall misses
system.cpu09.icache.overall_misses::total           76                       # number of overall misses
system.cpu09.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_miss_latency      1013000                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_rate::0     0.001775                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_misses            76                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu09.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.icache.replacements                   76                       # number of replacements
system.cpu09.icache.sampled_refs                   76                       # Sample count of references to valid blocks.
system.cpu09.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu09.icache.total_refs                   4348                       # Total number of references to valid blocks.
system.cpu09.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.writebacks                      0                       # number of writebacks
system.cpu09.idle_fraction                   0.995964                       # Percentage of idle cycles
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.fetch_accesses                  4599                       # ITB accesses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_hits                      4599                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.kern.callpal::swpipl                 258     80.37%     80.37% # number of callpals executed
system.cpu09.kern.callpal::rdps                    36     11.21%     91.59% # number of callpals executed
system.cpu09.kern.callpal::rti                     27      8.41%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  321                       # number of callpals executed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.hwrei                      348                       # number of hwrei instructions executed
system.cpu09.kern.inst.quiesce                     27                       # number of quiesce instructions executed
system.cpu09.kern.ipl_count::0                     81     25.96%     25.96% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                    18      5.77%     31.73% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     9      2.88%     34.62% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   204     65.38%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                312                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                      81     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                     18     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      9      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                     72     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 180                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0            17538775000     99.77%     99.77% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22               5128500      0.03%     99.80% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30               6187500      0.04%     99.83% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31              29118000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total        17579209000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.352941                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch::kernel              27                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.not_idle_fraction               0.004036                       # Percentage of non-idle cycles
system.cpu09.numCycles                       35158418                       # number of cpu cycles simulated
system.cpu09.num_insts                          42806                       # Number of instructions executed
system.cpu09.num_refs                           13968                       # Number of memory references
system.cpu10.dcache.LoadLockedReq_accesses::0          150                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total          150                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::0        18000                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency        15000                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::0          106                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total          106                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_miss_latency       792000                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_rate::0     0.293333                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_misses::0           44                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           44                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency       660000                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::0     0.293333                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_misses           44                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.ReadReq_accesses::0          9340                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total         9340                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_avg_miss_latency::0 20411.931818                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency 17411.931818                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_hits::0              8988                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total          8988                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_miss_latency      7185000                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_rate::0     0.037687                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_misses::0             352                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total          352                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_mshr_miss_latency      6129000                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::0     0.037687                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_misses           352                       # number of ReadReq MSHR misses
system.cpu10.dcache.StoreCondReq_accesses::0          121                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total          121                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_avg_miss_latency::0 17310.344828                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency 19311.111111                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::0           63                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           63                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_miss_latency      1004000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_rate::0     0.479339                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_misses::0           58                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           58                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency       869000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::0     0.371901                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_misses           45                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.WriteReq_accesses::0         4344                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         4344                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_avg_miss_latency::0 51515.151515                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency 48515.151515                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu10.dcache.WriteReq_hits::0             4311                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         4311                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_miss_latency      1700000                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_rate::0     0.007597                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_misses::0             33                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total           33                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_mshr_miss_latency      1601000                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::0     0.007597                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_misses           33                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_uncacheable_latency      3711000                       # number of WriteReq MSHR uncacheable cycles
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_refs               168.824427                       # Average number of references to valid blocks.
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.demand_accesses::0          13684                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        13684                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_avg_miss_latency::0 23077.922078                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency 20077.922078                       # average overall mshr miss latency
system.cpu10.dcache.demand_hits::0              13299                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          13299                       # number of demand (read+write) hits
system.cpu10.dcache.demand_miss_latency       8885000                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_rate::0      0.028135                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_misses::0              385                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total          385                       # number of demand (read+write) misses
system.cpu10.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_miss_latency      7730000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::0     0.028135                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_misses            385                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dcache.occ_%::0                 0.568235                       # Average percentage of cache occupancy
system.cpu10.dcache.occ_blocks::0          581.872657                       # Average occupied blocks per context
system.cpu10.dcache.overall_accesses::0         13684                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        13684                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_avg_miss_latency::0 23077.922078                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency 20077.922078                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu10.dcache.overall_hits::0             13299                       # number of overall hits
system.cpu10.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu10.dcache.overall_hits::total         13299                       # number of overall hits
system.cpu10.dcache.overall_miss_latency      8885000                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_rate::0     0.028135                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_misses::0             385                       # number of overall misses
system.cpu10.dcache.overall_misses::1               0                       # number of overall misses
system.cpu10.dcache.overall_misses::total          385                       # number of overall misses
system.cpu10.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_miss_latency      7730000                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_rate::0     0.028135                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_misses           385                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_uncacheable_latency      3711000                       # number of overall MSHR uncacheable cycles
system.cpu10.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.dcache.replacements                  131                       # number of replacements
system.cpu10.dcache.sampled_refs                  131                       # Sample count of references to valid blocks.
system.cpu10.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.dcache.tagsinuse              581.872657                       # Cycle average of tags in use
system.cpu10.dcache.total_refs                  22116                       # Total number of references to valid blocks.
system.cpu10.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.writebacks                     13                       # number of writebacks
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_hits                      13982                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_hits                       9490                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_hits                      4492                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.icache.ReadReq_accesses::0         42921                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        42921                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_avg_miss_latency::0 16337.662338                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency 13337.662338                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_hits::0             42844                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         42844                       # number of ReadReq hits
system.cpu10.icache.ReadReq_miss_latency      1258000                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_rate::0     0.001794                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_misses::0              77                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total           77                       # number of ReadReq misses
system.cpu10.icache.ReadReq_mshr_miss_latency      1027000                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::0     0.001794                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_misses            77                       # number of ReadReq MSHR misses
system.cpu10.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_refs                57.038961                       # Average number of references to valid blocks.
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.demand_accesses::0          42921                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        42921                       # number of demand (read+write) accesses
system.cpu10.icache.demand_avg_miss_latency::0 16337.662338                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency 13337.662338                       # average overall mshr miss latency
system.cpu10.icache.demand_hits::0              42844                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          42844                       # number of demand (read+write) hits
system.cpu10.icache.demand_miss_latency       1258000                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_rate::0      0.001794                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_misses::0               77                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total           77                       # number of demand (read+write) misses
system.cpu10.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_miss_latency      1027000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_rate::0     0.001794                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_misses             77                       # number of demand (read+write) MSHR misses
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu10.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu10.icache.overall_accesses::0         42921                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        42921                       # number of overall (read+write) accesses
system.cpu10.icache.overall_avg_miss_latency::0 16337.662338                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency 13337.662338                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu10.icache.overall_hits::0             42844                       # number of overall hits
system.cpu10.icache.overall_hits::1                 0                       # number of overall hits
system.cpu10.icache.overall_hits::total         42844                       # number of overall hits
system.cpu10.icache.overall_miss_latency      1258000                       # number of overall miss cycles
system.cpu10.icache.overall_miss_rate::0     0.001794                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_misses::0              77                       # number of overall misses
system.cpu10.icache.overall_misses::1               0                       # number of overall misses
system.cpu10.icache.overall_misses::total           77                       # number of overall misses
system.cpu10.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_miss_latency      1027000                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_rate::0     0.001794                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_misses            77                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu10.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.icache.replacements                   77                       # number of replacements
system.cpu10.icache.sampled_refs                   77                       # Sample count of references to valid blocks.
system.cpu10.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu10.icache.total_refs                   4392                       # Total number of references to valid blocks.
system.cpu10.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.writebacks                      0                       # number of writebacks
system.cpu10.idle_fraction                   0.995941                       # Percentage of idle cycles
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.fetch_accesses                  4599                       # ITB accesses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_hits                      4599                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.kern.callpal::swpipl                 258     80.37%     80.37% # number of callpals executed
system.cpu10.kern.callpal::rdps                    36     11.21%     91.59% # number of callpals executed
system.cpu10.kern.callpal::rti                     27      8.41%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                  321                       # number of callpals executed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.hwrei                      348                       # number of hwrei instructions executed
system.cpu10.kern.inst.quiesce                     27                       # number of quiesce instructions executed
system.cpu10.kern.ipl_count::0                     81     25.96%     25.96% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                    18      5.77%     31.73% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     9      2.88%     34.62% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                   204     65.38%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                312                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                      81     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                     18     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      9      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                     72     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                 180                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0            17539588000     99.77%     99.77% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22               5078500      0.03%     99.80% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30               6035500      0.03%     99.84% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31              28843000      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total        17579545000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.352941                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch::kernel              27                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.not_idle_fraction               0.004059                       # Percentage of non-idle cycles
system.cpu10.numCycles                       35159090                       # number of cpu cycles simulated
system.cpu10.num_insts                          42921                       # Number of instructions executed
system.cpu10.num_refs                           14027                       # Number of memory references
system.cpu11.dcache.LoadLockedReq_accesses::0          143                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          143                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::0        21150                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency        18150                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::0          103                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total          103                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_miss_latency       846000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_rate::0     0.279720                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_misses::0           40                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           40                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency       726000                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::0     0.279720                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_misses           40                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.ReadReq_accesses::0          9262                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total         9262                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_avg_miss_latency::0 17953.608247                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency 14953.608247                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_hits::0              8874                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total          8874                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_miss_latency      6966000                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_rate::0     0.041892                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_misses::0             388                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total          388                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_mshr_miss_latency      5802000                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::0     0.041892                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_misses           388                       # number of ReadReq MSHR misses
system.cpu11.dcache.StoreCondReq_accesses::0          118                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total          118                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_avg_miss_latency::0        17600                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency 20047.619048                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::0           63                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           63                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_miss_latency       968000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_rate::0     0.466102                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_misses::0           55                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           55                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency       842000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::0     0.355932                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_misses           42                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.WriteReq_accesses::0         4339                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         4339                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_avg_miss_latency::0 53617.021277                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency 50617.021277                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu11.dcache.WriteReq_hits::0             4292                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         4292                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_miss_latency      2520000                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_rate::0     0.010832                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_misses::0             47                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total           47                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_mshr_miss_latency      2379000                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::0     0.010832                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_misses           47                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_uncacheable_latency      3692000                       # number of WriteReq MSHR uncacheable cycles
system.cpu11.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_refs               125.088889                       # Average number of references to valid blocks.
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.demand_accesses::0          13601                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        13601                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_avg_miss_latency::0 21806.896552                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency 18806.896552                       # average overall mshr miss latency
system.cpu11.dcache.demand_hits::0              13166                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          13166                       # number of demand (read+write) hits
system.cpu11.dcache.demand_miss_latency       9486000                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_rate::0      0.031983                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_misses::0              435                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total          435                       # number of demand (read+write) misses
system.cpu11.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_miss_latency      8181000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::0     0.031983                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_misses            435                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dcache.occ_%::0                 0.550492                       # Average percentage of cache occupancy
system.cpu11.dcache.occ_blocks::0          563.704258                       # Average occupied blocks per context
system.cpu11.dcache.overall_accesses::0         13601                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        13601                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_avg_miss_latency::0 21806.896552                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency 18806.896552                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu11.dcache.overall_hits::0             13166                       # number of overall hits
system.cpu11.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu11.dcache.overall_hits::total         13166                       # number of overall hits
system.cpu11.dcache.overall_miss_latency      9486000                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_rate::0     0.031983                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_misses::0             435                       # number of overall misses
system.cpu11.dcache.overall_misses::1               0                       # number of overall misses
system.cpu11.dcache.overall_misses::total          435                       # number of overall misses
system.cpu11.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_miss_latency      8181000                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_rate::0     0.031983                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_misses           435                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_uncacheable_latency      3692000                       # number of overall MSHR uncacheable cycles
system.cpu11.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.dcache.replacements                  180                       # number of replacements
system.cpu11.dcache.sampled_refs                  180                       # Sample count of references to valid blocks.
system.cpu11.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.dcache.tagsinuse              563.704258                       # Cycle average of tags in use
system.cpu11.dcache.total_refs                  22516                       # Total number of references to valid blocks.
system.cpu11.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.writebacks                     31                       # number of writebacks
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_hits                      13889                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_hits                       9405                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_hits                      4484                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.icache.ReadReq_accesses::0         42731                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        42731                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_avg_miss_latency::0 15697.368421                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency 12697.368421                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_hits::0             42655                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         42655                       # number of ReadReq hits
system.cpu11.icache.ReadReq_miss_latency      1193000                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_rate::0     0.001779                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_misses::0              76                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu11.icache.ReadReq_mshr_miss_latency       965000                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::0     0.001779                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_misses            76                       # number of ReadReq MSHR misses
system.cpu11.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_refs                57.210526                       # Average number of references to valid blocks.
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.demand_accesses::0          42731                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        42731                       # number of demand (read+write) accesses
system.cpu11.icache.demand_avg_miss_latency::0 15697.368421                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency 12697.368421                       # average overall mshr miss latency
system.cpu11.icache.demand_hits::0              42655                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          42655                       # number of demand (read+write) hits
system.cpu11.icache.demand_miss_latency       1193000                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_rate::0      0.001779                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_misses::0               76                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu11.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_miss_latency       965000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_rate::0     0.001779                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_misses             76                       # number of demand (read+write) MSHR misses
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu11.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu11.icache.overall_accesses::0         42731                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        42731                       # number of overall (read+write) accesses
system.cpu11.icache.overall_avg_miss_latency::0 15697.368421                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency 12697.368421                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu11.icache.overall_hits::0             42655                       # number of overall hits
system.cpu11.icache.overall_hits::1                 0                       # number of overall hits
system.cpu11.icache.overall_hits::total         42655                       # number of overall hits
system.cpu11.icache.overall_miss_latency      1193000                       # number of overall miss cycles
system.cpu11.icache.overall_miss_rate::0     0.001779                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_misses::0              76                       # number of overall misses
system.cpu11.icache.overall_misses::1               0                       # number of overall misses
system.cpu11.icache.overall_misses::total           76                       # number of overall misses
system.cpu11.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_miss_latency       965000                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_rate::0     0.001779                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_misses            76                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu11.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.icache.replacements                   76                       # number of replacements
system.cpu11.icache.sampled_refs                   76                       # Sample count of references to valid blocks.
system.cpu11.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu11.icache.total_refs                   4348                       # Total number of references to valid blocks.
system.cpu11.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.writebacks                      0                       # number of writebacks
system.cpu11.idle_fraction                   0.995929                       # Percentage of idle cycles
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.fetch_accesses                  4599                       # ITB accesses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_hits                      4599                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.kern.callpal::swpipl                 258     80.37%     80.37% # number of callpals executed
system.cpu11.kern.callpal::rdps                    36     11.21%     91.59% # number of callpals executed
system.cpu11.kern.callpal::rti                     27      8.41%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                  321                       # number of callpals executed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.hwrei                      348                       # number of hwrei instructions executed
system.cpu11.kern.inst.quiesce                     27                       # number of quiesce instructions executed
system.cpu11.kern.ipl_count::0                     81     25.96%     25.96% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                    18      5.77%     31.73% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     9      2.88%     34.62% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                   204     65.38%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                312                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                      81     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                     18     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      9      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                     72     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                 180                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0            17538620000     99.77%     99.77% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22               5828500      0.03%     99.80% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30               5916500      0.03%     99.83% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31              29358000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total        17579723000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.352941                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch::kernel              27                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.not_idle_fraction               0.004071                       # Percentage of non-idle cycles
system.cpu11.numCycles                       35159446                       # number of cpu cycles simulated
system.cpu11.num_insts                          42731                       # Number of instructions executed
system.cpu11.num_refs                           13934                       # Number of memory references
system.cpu12.dcache.LoadLockedReq_accesses::0          133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::0 17282.051282                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency 14282.051282                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::0           94                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           94                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_miss_latency       674000                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_rate::0     0.293233                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_misses::0           39                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency       557000                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::0     0.293233                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_misses           39                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.ReadReq_accesses::0          9114                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total         9114                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_avg_miss_latency::0 18276.527331                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency 15276.527331                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_hits::0              8803                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total          8803                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_miss_latency      5684000                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_rate::0     0.034123                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_misses::0             311                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total          311                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_mshr_miss_latency      4751000                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::0     0.034123                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_misses           311                       # number of ReadReq MSHR misses
system.cpu12.dcache.StoreCondReq_accesses::0          114                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total          114                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_avg_miss_latency::0 16137.254902                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency        17575                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::0           63                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           63                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_miss_latency       823000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_rate::0     0.447368                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_misses::0           51                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           51                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency       703000                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::0     0.350877                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_misses           40                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.WriteReq_accesses::0         4339                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         4339                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_avg_miss_latency::0 53137.931034                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency 50137.931034                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu12.dcache.WriteReq_hits::0             4310                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         4310                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_miss_latency      1541000                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_rate::0     0.006684                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_misses::0             29                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_mshr_miss_latency      1454000                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::0     0.006684                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_misses           29                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_uncacheable_latency      3672000                       # number of WriteReq MSHR uncacheable cycles
system.cpu12.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_refs               180.500000                       # Average number of references to valid blocks.
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.demand_accesses::0          13453                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        13453                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_avg_miss_latency::0        21250                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency        18250                       # average overall mshr miss latency
system.cpu12.dcache.demand_hits::0              13113                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          13113                       # number of demand (read+write) hits
system.cpu12.dcache.demand_miss_latency       7225000                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_rate::0      0.025273                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_misses::0              340                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total          340                       # number of demand (read+write) misses
system.cpu12.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_miss_latency      6205000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::0     0.025273                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_misses            340                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dcache.occ_%::0                 0.580581                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_blocks::0          594.514530                       # Average occupied blocks per context
system.cpu12.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu12.dcache.overall_accesses::0         13453                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        13453                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_avg_miss_latency::0        21250                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency        18250                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu12.dcache.overall_hits::0             13113                       # number of overall hits
system.cpu12.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu12.dcache.overall_hits::total         13113                       # number of overall hits
system.cpu12.dcache.overall_miss_latency      7225000                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_rate::0     0.025273                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_misses::0             340                       # number of overall misses
system.cpu12.dcache.overall_misses::1               0                       # number of overall misses
system.cpu12.dcache.overall_misses::total          340                       # number of overall misses
system.cpu12.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_miss_latency      6205000                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_rate::0     0.025273                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_misses           340                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_uncacheable_latency      3672000                       # number of overall MSHR uncacheable cycles
system.cpu12.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.dcache.replacements                  122                       # number of replacements
system.cpu12.dcache.sampled_refs                  122                       # Sample count of references to valid blocks.
system.cpu12.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.dcache.tagsinuse              593.514530                       # Cycle average of tags in use
system.cpu12.dcache.total_refs                  22021                       # Total number of references to valid blocks.
system.cpu12.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.writebacks                     13                       # number of writebacks
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_hits                      13727                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_hits                       9247                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_hits                      4480                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.icache.ReadReq_accesses::0         42393                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        42393                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_avg_miss_latency::0 16026.315789                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency 13026.315789                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_hits::0             42317                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         42317                       # number of ReadReq hits
system.cpu12.icache.ReadReq_miss_latency      1218000                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_rate::0     0.001793                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_misses::0              76                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu12.icache.ReadReq_mshr_miss_latency       990000                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::0     0.001793                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_misses            76                       # number of ReadReq MSHR misses
system.cpu12.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_refs                57.210526                       # Average number of references to valid blocks.
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.demand_accesses::0          42393                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        42393                       # number of demand (read+write) accesses
system.cpu12.icache.demand_avg_miss_latency::0 16026.315789                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency 13026.315789                       # average overall mshr miss latency
system.cpu12.icache.demand_hits::0              42317                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          42317                       # number of demand (read+write) hits
system.cpu12.icache.demand_miss_latency       1218000                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_rate::0      0.001793                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_misses::0               76                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu12.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_miss_latency       990000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_rate::0     0.001793                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_misses             76                       # number of demand (read+write) MSHR misses
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu12.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu12.icache.overall_accesses::0         42393                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        42393                       # number of overall (read+write) accesses
system.cpu12.icache.overall_avg_miss_latency::0 16026.315789                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency 13026.315789                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu12.icache.overall_hits::0             42317                       # number of overall hits
system.cpu12.icache.overall_hits::1                 0                       # number of overall hits
system.cpu12.icache.overall_hits::total         42317                       # number of overall hits
system.cpu12.icache.overall_miss_latency      1218000                       # number of overall miss cycles
system.cpu12.icache.overall_miss_rate::0     0.001793                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_misses::0              76                       # number of overall misses
system.cpu12.icache.overall_misses::1               0                       # number of overall misses
system.cpu12.icache.overall_misses::total           76                       # number of overall misses
system.cpu12.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_miss_latency       990000                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_rate::0     0.001793                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_misses            76                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu12.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.icache.replacements                   76                       # number of replacements
system.cpu12.icache.sampled_refs                   76                       # Sample count of references to valid blocks.
system.cpu12.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu12.icache.total_refs                   4348                       # Total number of references to valid blocks.
system.cpu12.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.writebacks                      0                       # number of writebacks
system.cpu12.idle_fraction                   0.996097                       # Percentage of idle cycles
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.fetch_accesses                  4599                       # ITB accesses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_hits                      4599                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.kern.callpal::swpipl                 258     80.37%     80.37% # number of callpals executed
system.cpu12.kern.callpal::rdps                    36     11.21%     91.59% # number of callpals executed
system.cpu12.kern.callpal::rti                     27      8.41%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                  321                       # number of callpals executed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.hwrei                      348                       # number of hwrei instructions executed
system.cpu12.kern.inst.quiesce                     27                       # number of quiesce instructions executed
system.cpu12.kern.ipl_count::0                     81     25.96%     25.96% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                    18      5.77%     31.73% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     9      2.88%     34.62% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                   204     65.38%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                312                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                      81     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                     18     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      9      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                     72     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                 180                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0            17539022000     99.78%     99.78% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22               5036500      0.03%     99.80% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30               5607500      0.03%     99.84% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31              28808000      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total        17578474000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.352941                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch::kernel              27                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.not_idle_fraction               0.003903                       # Percentage of non-idle cycles
system.cpu12.numCycles                       35156948                       # number of cpu cycles simulated
system.cpu12.num_insts                          42393                       # Number of instructions executed
system.cpu12.num_refs                           13772                       # Number of memory references
system.cpu13.dcache.LoadLockedReq_accesses::0          145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::0 15218.750000                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency 12218.750000                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::0          113                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total          113                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_miss_latency       487000                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_rate::0     0.220690                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_misses::0           32                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           32                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency       391000                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::0     0.220690                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_misses           32                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.ReadReq_accesses::0          9295                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total         9295                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_avg_miss_latency::0 19846.376812                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency 16846.376812                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_hits::0              8950                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total          8950                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_miss_latency      6847000                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_rate::0     0.037117                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_misses::0             345                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total          345                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_mshr_miss_latency      5812000                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::0     0.037117                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_misses           345                       # number of ReadReq MSHR misses
system.cpu13.dcache.StoreCondReq_accesses::0          130                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total          130                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_avg_miss_latency::0 15727.272727                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency 16961.538462                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::0           64                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           64                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_miss_latency      1038000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_rate::0     0.507692                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_misses::0           66                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           66                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency       882000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::0     0.400000                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_misses           52                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.WriteReq_accesses::0         4339                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         4339                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_avg_miss_latency::0 53228.571429                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency 50228.571429                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu13.dcache.WriteReq_hits::0             4304                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         4304                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_miss_latency      1863000                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_rate::0     0.008066                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_misses::0             35                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total           35                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_mshr_miss_latency      1758000                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::0     0.008066                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_misses           35                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_uncacheable_latency      3640000                       # number of WriteReq MSHR uncacheable cycles
system.cpu13.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_refs               181.661290                       # Average number of references to valid blocks.
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.demand_accesses::0          13634                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        13634                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_avg_miss_latency::0 22921.052632                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency 19921.052632                       # average overall mshr miss latency
system.cpu13.dcache.demand_hits::0              13254                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          13254                       # number of demand (read+write) hits
system.cpu13.dcache.demand_miss_latency       8710000                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_rate::0      0.027871                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_misses::0              380                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total          380                       # number of demand (read+write) misses
system.cpu13.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_miss_latency      7570000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::0     0.027871                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_misses            380                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dcache.occ_%::0                 0.571534                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_blocks::0          585.250999                       # Average occupied blocks per context
system.cpu13.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu13.dcache.overall_accesses::0         13634                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        13634                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_avg_miss_latency::0 22921.052632                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency 19921.052632                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu13.dcache.overall_hits::0             13254                       # number of overall hits
system.cpu13.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu13.dcache.overall_hits::total         13254                       # number of overall hits
system.cpu13.dcache.overall_miss_latency      8710000                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_rate::0     0.027871                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_misses::0             380                       # number of overall misses
system.cpu13.dcache.overall_misses::1               0                       # number of overall misses
system.cpu13.dcache.overall_misses::total          380                       # number of overall misses
system.cpu13.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_miss_latency      7570000                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_rate::0     0.027871                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_misses           380                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_uncacheable_latency      3640000                       # number of overall MSHR uncacheable cycles
system.cpu13.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.dcache.replacements                  124                       # number of replacements
system.cpu13.dcache.sampled_refs                  124                       # Sample count of references to valid blocks.
system.cpu13.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.dcache.tagsinuse              584.250999                       # Cycle average of tags in use
system.cpu13.dcache.total_refs                  22526                       # Total number of references to valid blocks.
system.cpu13.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.writebacks                     18                       # number of writebacks
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_hits                      13936                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_hits                       9440                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_hits                      4496                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.icache.ReadReq_accesses::0         42839                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        42839                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_avg_miss_latency::0 15855.263158                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency 12855.263158                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_hits::0             42763                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         42763                       # number of ReadReq hits
system.cpu13.icache.ReadReq_miss_latency      1205000                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_rate::0     0.001774                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_misses::0              76                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu13.icache.ReadReq_mshr_miss_latency       977000                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::0     0.001774                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_misses            76                       # number of ReadReq MSHR misses
system.cpu13.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_refs                57.210526                       # Average number of references to valid blocks.
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.demand_accesses::0          42839                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        42839                       # number of demand (read+write) accesses
system.cpu13.icache.demand_avg_miss_latency::0 15855.263158                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency 12855.263158                       # average overall mshr miss latency
system.cpu13.icache.demand_hits::0              42763                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          42763                       # number of demand (read+write) hits
system.cpu13.icache.demand_miss_latency       1205000                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_rate::0      0.001774                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_misses::0               76                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu13.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_miss_latency       977000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_rate::0     0.001774                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_misses             76                       # number of demand (read+write) MSHR misses
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu13.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu13.icache.overall_accesses::0         42839                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        42839                       # number of overall (read+write) accesses
system.cpu13.icache.overall_avg_miss_latency::0 15855.263158                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency 12855.263158                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu13.icache.overall_hits::0             42763                       # number of overall hits
system.cpu13.icache.overall_hits::1                 0                       # number of overall hits
system.cpu13.icache.overall_hits::total         42763                       # number of overall hits
system.cpu13.icache.overall_miss_latency      1205000                       # number of overall miss cycles
system.cpu13.icache.overall_miss_rate::0     0.001774                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_misses::0              76                       # number of overall misses
system.cpu13.icache.overall_misses::1               0                       # number of overall misses
system.cpu13.icache.overall_misses::total           76                       # number of overall misses
system.cpu13.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_miss_latency       977000                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_rate::0     0.001774                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_misses            76                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu13.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.icache.replacements                   76                       # number of replacements
system.cpu13.icache.sampled_refs                   76                       # Sample count of references to valid blocks.
system.cpu13.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu13.icache.total_refs                   4348                       # Total number of references to valid blocks.
system.cpu13.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.writebacks                      0                       # number of writebacks
system.cpu13.idle_fraction                   0.995980                       # Percentage of idle cycles
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.fetch_accesses                  4599                       # ITB accesses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_hits                      4599                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.kern.callpal::swpipl                 258     80.37%     80.37% # number of callpals executed
system.cpu13.kern.callpal::rdps                    36     11.21%     91.59% # number of callpals executed
system.cpu13.kern.callpal::rti                     27      8.41%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                  321                       # number of callpals executed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.hwrei                      348                       # number of hwrei instructions executed
system.cpu13.kern.inst.quiesce                     27                       # number of quiesce instructions executed
system.cpu13.kern.ipl_count::0                     81     25.96%     25.96% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                    18      5.77%     31.73% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     9      2.88%     34.62% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                   204     65.38%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                312                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                      81     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                     18     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      9      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                     72     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                 180                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0            17539558000     99.77%     99.77% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22               5005500      0.03%     99.80% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30               5780500      0.03%     99.83% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31              29026000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total        17579370000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.352941                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch::kernel              27                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.not_idle_fraction               0.004020                       # Percentage of non-idle cycles
system.cpu13.numCycles                       35158740                       # number of cpu cycles simulated
system.cpu13.num_insts                          42839                       # Number of instructions executed
system.cpu13.num_refs                           13981                       # Number of memory references
system.cpu14.dcache.LoadLockedReq_accesses::0          117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total          117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::0 12458.333333                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency  9458.333333                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::0           93                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           93                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_miss_latency       299000                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_rate::0     0.205128                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_misses::0           24                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           24                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency       227000                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::0     0.205128                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_misses           24                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.ReadReq_accesses::0          8927                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total         8927                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_avg_miss_latency::0 14857.142857                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency 11857.142857                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_hits::0              8654                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total          8654                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_miss_latency      4056000                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_rate::0     0.030581                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_misses::0             273                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total          273                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_mshr_miss_latency      3237000                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::0     0.030581                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_misses           273                       # number of ReadReq MSHR misses
system.cpu14.dcache.StoreCondReq_accesses::0          110                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total          110                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_avg_miss_latency::0 25982.142857                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency 25529.411765                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::0           54                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           54                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_miss_latency      1455000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_rate::0     0.509091                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_misses::0           56                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total           56                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency      1302000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::0     0.463636                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_misses           51                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.WriteReq_accesses::0         4339                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         4339                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_avg_miss_latency::0 54914.893617                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency 51914.893617                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu14.dcache.WriteReq_hits::0             4292                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         4292                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_miss_latency      2581000                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_rate::0     0.010832                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_misses::0             47                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total           47                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_mshr_miss_latency      2440000                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::0     0.010832                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_misses           47                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_uncacheable_latency      3622000                       # number of WriteReq MSHR uncacheable cycles
system.cpu14.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_refs               190.991525                       # Average number of references to valid blocks.
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.demand_accesses::0          13266                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        13266                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_avg_miss_latency::0 20740.625000                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency 17740.625000                       # average overall mshr miss latency
system.cpu14.dcache.demand_hits::0              12946                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total          12946                       # number of demand (read+write) hits
system.cpu14.dcache.demand_miss_latency       6637000                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_rate::0      0.024122                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_misses::0              320                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total          320                       # number of demand (read+write) misses
system.cpu14.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_miss_latency      5677000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::0     0.024122                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_misses            320                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dcache.occ_%::0                 0.575957                       # Average percentage of cache occupancy
system.cpu14.dcache.occ_blocks::0          589.780309                       # Average occupied blocks per context
system.cpu14.dcache.overall_accesses::0         13266                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        13266                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_avg_miss_latency::0 20740.625000                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency 17740.625000                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu14.dcache.overall_hits::0             12946                       # number of overall hits
system.cpu14.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu14.dcache.overall_hits::total         12946                       # number of overall hits
system.cpu14.dcache.overall_miss_latency      6637000                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_rate::0     0.024122                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_misses::0             320                       # number of overall misses
system.cpu14.dcache.overall_misses::1               0                       # number of overall misses
system.cpu14.dcache.overall_misses::total          320                       # number of overall misses
system.cpu14.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_miss_latency      5677000                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_rate::0     0.024122                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_misses           320                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_uncacheable_latency      3622000                       # number of overall MSHR uncacheable cycles
system.cpu14.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.dcache.replacements                  118                       # number of replacements
system.cpu14.dcache.sampled_refs                  118                       # Sample count of references to valid blocks.
system.cpu14.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.dcache.tagsinuse              589.780309                       # Cycle average of tags in use
system.cpu14.dcache.total_refs                  22537                       # Total number of references to valid blocks.
system.cpu14.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.writebacks                     12                       # number of writebacks
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_hits                      13520                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_hits                       9044                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_hits                      4476                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.icache.ReadReq_accesses::0         41959                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        41959                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_avg_miss_latency::0 15828.947368                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency 12828.947368                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_hits::0             41883                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         41883                       # number of ReadReq hits
system.cpu14.icache.ReadReq_miss_latency      1203000                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_rate::0     0.001811                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_misses::0              76                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu14.icache.ReadReq_mshr_miss_latency       975000                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::0     0.001811                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_misses            76                       # number of ReadReq MSHR misses
system.cpu14.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_refs                57.210526                       # Average number of references to valid blocks.
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.demand_accesses::0          41959                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        41959                       # number of demand (read+write) accesses
system.cpu14.icache.demand_avg_miss_latency::0 15828.947368                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency 12828.947368                       # average overall mshr miss latency
system.cpu14.icache.demand_hits::0              41883                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          41883                       # number of demand (read+write) hits
system.cpu14.icache.demand_miss_latency       1203000                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_rate::0      0.001811                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_misses::0               76                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu14.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_miss_latency       975000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_rate::0     0.001811                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_misses             76                       # number of demand (read+write) MSHR misses
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu14.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu14.icache.overall_accesses::0         41959                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        41959                       # number of overall (read+write) accesses
system.cpu14.icache.overall_avg_miss_latency::0 15828.947368                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency 12828.947368                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu14.icache.overall_hits::0             41883                       # number of overall hits
system.cpu14.icache.overall_hits::1                 0                       # number of overall hits
system.cpu14.icache.overall_hits::total         41883                       # number of overall hits
system.cpu14.icache.overall_miss_latency      1203000                       # number of overall miss cycles
system.cpu14.icache.overall_miss_rate::0     0.001811                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_misses::0              76                       # number of overall misses
system.cpu14.icache.overall_misses::1               0                       # number of overall misses
system.cpu14.icache.overall_misses::total           76                       # number of overall misses
system.cpu14.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_miss_latency       975000                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_rate::0     0.001811                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_misses            76                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu14.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.icache.replacements                   76                       # number of replacements
system.cpu14.icache.sampled_refs                   76                       # Sample count of references to valid blocks.
system.cpu14.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu14.icache.total_refs                   4348                       # Total number of references to valid blocks.
system.cpu14.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.writebacks                      0                       # number of writebacks
system.cpu14.idle_fraction                   0.996154                       # Percentage of idle cycles
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.fetch_accesses                  4599                       # ITB accesses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_hits                      4599                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.kern.callpal::swpipl                 258     80.37%     80.37% # number of callpals executed
system.cpu14.kern.callpal::rdps                    36     11.21%     91.59% # number of callpals executed
system.cpu14.kern.callpal::rti                     27      8.41%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                  321                       # number of callpals executed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.hwrei                      348                       # number of hwrei instructions executed
system.cpu14.kern.inst.quiesce                     27                       # number of quiesce instructions executed
system.cpu14.kern.ipl_count::0                     81     25.96%     25.96% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                    18      5.77%     31.73% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     9      2.88%     34.62% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                   204     65.38%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                312                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                      81     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                     18     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      9      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                     72     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                 180                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0            17537263000     99.77%     99.77% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22               4984500      0.03%     99.80% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30               7158500      0.04%     99.84% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31              28695000      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total        17578101000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.352941                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch::kernel              27                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.not_idle_fraction               0.003846                       # Percentage of non-idle cycles
system.cpu14.numCycles                       35156202                       # number of cpu cycles simulated
system.cpu14.num_insts                          41959                       # Number of instructions executed
system.cpu14.num_refs                           13565                       # Number of memory references
system.cpu15.dcache.LoadLockedReq_accesses::0          143                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total          143                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::0 13195.121951                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency 10195.121951                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::0          102                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total          102                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_miss_latency       541000                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_rate::0     0.286713                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_misses::0           41                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency       418000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::0     0.286713                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_misses           41                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.ReadReq_accesses::0          9408                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total         9408                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_avg_miss_latency::0 19178.343949                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency 16178.343949                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_hits::0              9094                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total          9094                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_miss_latency      6022000                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_rate::0     0.033376                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_misses::0             314                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total          314                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_mshr_miss_latency      5080000                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::0     0.033376                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_misses           314                       # number of ReadReq MSHR misses
system.cpu15.dcache.StoreCondReq_accesses::0          130                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total          130                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_avg_miss_latency::0 19621.621622                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency 20803.278689                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::0           56                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           56                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_miss_latency      1452000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_rate::0     0.569231                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_misses::0           74                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           74                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency      1269000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::0     0.469231                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_misses           61                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.WriteReq_accesses::0         4547                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         4547                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_avg_miss_latency::0 48742.268041                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency 45742.268041                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu15.dcache.WriteReq_hits::0             4450                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         4450                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_miss_latency      4728000                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_rate::0     0.021333                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_misses::0             97                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           97                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_mshr_miss_latency      4437000                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::0     0.021333                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_misses           97                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_uncacheable_latency      3587000                       # number of WriteReq MSHR uncacheable cycles
system.cpu15.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_refs                19.225806                       # Average number of references to valid blocks.
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.demand_accesses::0          13955                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        13955                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_avg_miss_latency::0 26155.717762                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency 23155.717762                       # average overall mshr miss latency
system.cpu15.dcache.demand_hits::0              13544                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          13544                       # number of demand (read+write) hits
system.cpu15.dcache.demand_miss_latency      10750000                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_rate::0      0.029452                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_misses::0              411                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total          411                       # number of demand (read+write) misses
system.cpu15.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_miss_latency      9517000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::0     0.029452                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_misses            411                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dcache.occ_%::0                 0.670296                       # Average percentage of cache occupancy
system.cpu15.dcache.occ_blocks::0          686.382682                       # Average occupied blocks per context
system.cpu15.dcache.overall_accesses::0         13955                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        13955                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_avg_miss_latency::0 26155.717762                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency 23155.717762                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu15.dcache.overall_hits::0             13544                       # number of overall hits
system.cpu15.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu15.dcache.overall_hits::total         13544                       # number of overall hits
system.cpu15.dcache.overall_miss_latency     10750000                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_rate::0     0.029452                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_misses::0             411                       # number of overall misses
system.cpu15.dcache.overall_misses::1               0                       # number of overall misses
system.cpu15.dcache.overall_misses::total          411                       # number of overall misses
system.cpu15.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_miss_latency      9517000                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_rate::0     0.029452                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_misses           411                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_uncacheable_latency      3587000                       # number of overall MSHR uncacheable cycles
system.cpu15.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.dcache.replacements                  124                       # number of replacements
system.cpu15.dcache.sampled_refs                  124                       # Sample count of references to valid blocks.
system.cpu15.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.dcache.tagsinuse              686.382682                       # Cycle average of tags in use
system.cpu15.dcache.total_refs                   2384                       # Total number of references to valid blocks.
system.cpu15.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.writebacks                     18                       # number of writebacks
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_hits                      14255                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_hits                       9551                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_hits                      4704                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.icache.ReadReq_accesses::0         44052                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        44052                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_avg_miss_latency::0 15671.052632                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency 12671.052632                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_hits::0             43976                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         43976                       # number of ReadReq hits
system.cpu15.icache.ReadReq_miss_latency      1191000                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_rate::0     0.001725                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_misses::0              76                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu15.icache.ReadReq_mshr_miss_latency       963000                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::0     0.001725                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_misses            76                       # number of ReadReq MSHR misses
system.cpu15.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_refs                57.328947                       # Average number of references to valid blocks.
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.demand_accesses::0          44052                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        44052                       # number of demand (read+write) accesses
system.cpu15.icache.demand_avg_miss_latency::0 15671.052632                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency 12671.052632                       # average overall mshr miss latency
system.cpu15.icache.demand_hits::0              43976                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          43976                       # number of demand (read+write) hits
system.cpu15.icache.demand_miss_latency       1191000                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_rate::0      0.001725                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_misses::0               76                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu15.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_miss_latency       963000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_rate::0     0.001725                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_misses             76                       # number of demand (read+write) MSHR misses
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.occ_%::0                 0.851562                       # Average percentage of cache occupancy
system.cpu15.icache.occ_blocks::0                 436                       # Average occupied blocks per context
system.cpu15.icache.overall_accesses::0         44052                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        44052                       # number of overall (read+write) accesses
system.cpu15.icache.overall_avg_miss_latency::0 15671.052632                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency 12671.052632                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu15.icache.overall_hits::0             43976                       # number of overall hits
system.cpu15.icache.overall_hits::1                 0                       # number of overall hits
system.cpu15.icache.overall_hits::total         43976                       # number of overall hits
system.cpu15.icache.overall_miss_latency      1191000                       # number of overall miss cycles
system.cpu15.icache.overall_miss_rate::0     0.001725                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_misses::0              76                       # number of overall misses
system.cpu15.icache.overall_misses::1               0                       # number of overall misses
system.cpu15.icache.overall_misses::total           76                       # number of overall misses
system.cpu15.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_miss_latency       963000                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_rate::0     0.001725                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_misses            76                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu15.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.icache.replacements                   76                       # number of replacements
system.cpu15.icache.sampled_refs                   76                       # Sample count of references to valid blocks.
system.cpu15.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.icache.tagsinuse                     436                       # Cycle average of tags in use
system.cpu15.icache.total_refs                   4357                       # Total number of references to valid blocks.
system.cpu15.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.writebacks                      0                       # number of writebacks
system.cpu15.idle_fraction                   0.995759                       # Percentage of idle cycles
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.fetch_accesses                  4923                       # ITB accesses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_hits                      4923                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.kern.callpal::swpipl                 294     82.35%     82.35% # number of callpals executed
system.cpu15.kern.callpal::rdps                    36     10.08%     92.44% # number of callpals executed
system.cpu15.kern.callpal::rti                     27      7.56%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                  357                       # number of callpals executed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.hwrei                      384                       # number of hwrei instructions executed
system.cpu15.kern.inst.quiesce                     27                       # number of quiesce instructions executed
system.cpu15.kern.ipl_count::0                     89     25.57%     25.57% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                    18      5.17%     30.75% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                    18      5.17%     35.92% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                   223     64.08%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                348                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                      89     41.59%     41.59% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                     18      8.41%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                     18      8.41%     58.41% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                     89     41.59%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                 214                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0            17532679000     99.75%     99.75% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22               4949500      0.03%     99.77% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              10177500      0.06%     99.83% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31              29488000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total        17577294000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.399103                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch::kernel              27                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.not_idle_fraction               0.004241                       # Percentage of non-idle cycles
system.cpu15.numCycles                       35154588                       # number of cpu cycles simulated
system.cpu15.num_insts                          44052                       # Number of instructions executed
system.cpu15.num_refs                           14304                       # Number of memory references
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   766976                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                  91                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        112                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iocache.ReadReq_accesses::1                 49                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             49                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_avg_miss_latency::0          inf                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::1 32938.775510                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.iocache.ReadReq_avg_mshr_miss_latency 20938.775510                       # average ReadReq mshr miss latency
system.iocache.ReadReq_miss_latency           1614000                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_rate::1                 1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_misses::1                   49                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               49                       # number of ReadReq misses
system.iocache.ReadReq_mshr_miss_latency      1026000                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::0          inf                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::1            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_misses                 49                       # number of ReadReq MSHR misses
system.iocache.WriteReq_accesses::1             11984                       # number of WriteReq accesses(hits+misses)
system.iocache.WriteReq_accesses::total         11984                       # number of WriteReq accesses(hits+misses)
system.iocache.WriteReq_avg_miss_latency::0          inf                       # average WriteReq miss latency
system.iocache.WriteReq_avg_miss_latency::1 96936.540554                       # average WriteReq miss latency
system.iocache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.iocache.WriteReq_avg_mshr_miss_latency 84933.062250                       # average WriteReq mshr miss latency
system.iocache.WriteReq_miss_latency       1161687502                       # number of WriteReq miss cycles
system.iocache.WriteReq_miss_rate::1                1                       # miss rate for WriteReq accesses
system.iocache.WriteReq_misses::1               11984                       # number of WriteReq misses
system.iocache.WriteReq_misses::total           11984                       # number of WriteReq misses
system.iocache.WriteReq_mshr_miss_latency   1017837818                       # number of WriteReq MSHR miss cycles
system.iocache.WriteReq_mshr_miss_rate::0          inf                       # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_miss_rate::1            1                       # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_misses             11984                       # number of WriteReq MSHR misses
system.iocache.avg_blocked_cycles::no_mshrs  3198.530842                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.iocache.avg_refs                             0                       # Average number of references to valid blocks.
system.iocache.blocked::no_mshrs                 4977                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs      15919088                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.demand_accesses::0                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::1               12033                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           12033                       # number of demand (read+write) accesses
system.iocache.demand_avg_miss_latency::0          inf                       # average overall miss latency
system.iocache.demand_avg_miss_latency::1 96675.933018                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.iocache.demand_avg_mshr_miss_latency 84672.468877                       # average overall mshr miss latency
system.iocache.demand_hits::0                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::1                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::total                   0                       # number of demand (read+write) hits
system.iocache.demand_miss_latency         1163301502                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_rate::0           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::1                  1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total       no_value                       # miss rate for demand accesses
system.iocache.demand_misses::0                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::1                 12033                       # number of demand (read+write) misses
system.iocache.demand_misses::total             12033                       # number of demand (read+write) misses
system.iocache.demand_mshr_hits                     0                       # number of demand (read+write) MSHR hits
system.iocache.demand_mshr_miss_latency    1018863818                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_rate::0           inf                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::1             1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_misses               12033                       # number of demand (read+write) MSHR misses
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.mshr_cap_events                      0                       # number of times MSHR cap was activated
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.occ_%::1                             1                       # Average percentage of cache occupancy
system.iocache.occ_blocks::1                       16                       # Average occupied blocks per context
system.iocache.overall_accesses::0                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::1              12033                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          12033                       # number of overall (read+write) accesses
system.iocache.overall_avg_miss_latency::0          inf                       # average overall miss latency
system.iocache.overall_avg_miss_latency::1 96675.933018                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.iocache.overall_avg_mshr_miss_latency 84672.468877                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.iocache.overall_hits::0                      0                       # number of overall hits
system.iocache.overall_hits::1                      0                       # number of overall hits
system.iocache.overall_hits::total                  0                       # number of overall hits
system.iocache.overall_miss_latency        1163301502                       # number of overall miss cycles
system.iocache.overall_miss_rate::0          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::1                 1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total      no_value                       # miss rate for overall accesses
system.iocache.overall_misses::0                    0                       # number of overall misses
system.iocache.overall_misses::1                12033                       # number of overall misses
system.iocache.overall_misses::total            12033                       # number of overall misses
system.iocache.overall_mshr_hits                    0                       # number of overall MSHR hits
system.iocache.overall_mshr_miss_latency   1018863818                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_rate::0          inf                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::1            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_misses              12033                       # number of overall MSHR misses
system.iocache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.iocache.replacements                     12033                       # number of replacements
system.iocache.sampled_refs                     12033                       # Sample count of references to valid blocks.
system.iocache.soft_prefetch_mshr_full              0                       # number of mshr full events for SW prefetching instrutions
system.iocache.tagsinuse                           16                       # Cycle average of tags in use
system.iocache.total_refs                           0                       # Total number of references to valid blocks.
system.iocache.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.iocache.writebacks                       11984                       # number of writebacks
system.l2.ReadExReq_accesses::0                     7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::1                    12                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::2                  4741                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::3                   882                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::4                   976                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::5                  6625                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::6                     4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::7                  1843                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::8                  1307                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::9                     8                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::10                    3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::11                    3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::12                    3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::13                    8                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::14                    3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::15                   12                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16437                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::0  122199214.285714                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::1      71282875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::2  180424.910356                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::3  969835.034014                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::4  876428.790984                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::5  129116.150943                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::6     213848625                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::7  464131.578947                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::8  654471.690895                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::9  106924312.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::10    285131500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::11    285131500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::12    285131500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::13 106924312.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::14    285131500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::15     71282875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::16          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 40040.761696                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency            855394500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::0                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::1                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::2                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::3                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::4                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::5                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::6                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::7                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::8                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::9                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::10                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::11                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::12                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::13                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::14                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::15                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::0                       7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::1                      12                       # number of ReadExReq misses
system.l2.ReadExReq_misses::2                    4741                       # number of ReadExReq misses
system.l2.ReadExReq_misses::3                     882                       # number of ReadExReq misses
system.l2.ReadExReq_misses::4                     976                       # number of ReadExReq misses
system.l2.ReadExReq_misses::5                    6625                       # number of ReadExReq misses
system.l2.ReadExReq_misses::6                       4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::7                    1843                       # number of ReadExReq misses
system.l2.ReadExReq_misses::8                    1307                       # number of ReadExReq misses
system.l2.ReadExReq_misses::9                       8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::10                      3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::11                      3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::12                      3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::13                      8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::14                      3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::15                     12                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16437                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency       658150000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::0     2348.142857                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::1     1369.750000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::2        3.466990                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::3       18.636054                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::4       16.841189                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::5        2.481057                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::6     4109.250000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::7        8.918611                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::8       12.576129                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::9     2054.625000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::10           5479                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::11           5479                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::12           5479                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::13    2054.625000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::14           5479                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::15    1369.750000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::16            inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 16437                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses::0                     367                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::1                     192                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::2                   35742                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::3                    4855                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::4                    2772                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::5                    9008                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::6                      10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::7                    4255                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::8                    3803                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::9                     115                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::10                    131                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::11                    193                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::12                    150                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::13                    162                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::14                    171                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::15                    181                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               62107                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency::0    30055857.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::1             inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::2    154699.264706                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::3    470673.378076                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::4    1903990.950226                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::5    159266.464799                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::6       420782000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::7    641435.975610                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::8    445271.957672                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::9             inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::10            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::11            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::12            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::13            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::14      420782000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::15      420782000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::16            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  39993.077018                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_hits::0                         353                       # number of ReadReq hits
system.l2.ReadReq_hits::1                         192                       # number of ReadReq hits
system.l2.ReadReq_hits::2                       33022                       # number of ReadReq hits
system.l2.ReadReq_hits::3                        3961                       # number of ReadReq hits
system.l2.ReadReq_hits::4                        2551                       # number of ReadReq hits
system.l2.ReadReq_hits::5                        6366                       # number of ReadReq hits
system.l2.ReadReq_hits::6                           9                       # number of ReadReq hits
system.l2.ReadReq_hits::7                        3599                       # number of ReadReq hits
system.l2.ReadReq_hits::8                        2858                       # number of ReadReq hits
system.l2.ReadReq_hits::9                         115                       # number of ReadReq hits
system.l2.ReadReq_hits::10                        131                       # number of ReadReq hits
system.l2.ReadReq_hits::11                        193                       # number of ReadReq hits
system.l2.ReadReq_hits::12                        150                       # number of ReadReq hits
system.l2.ReadReq_hits::13                        162                       # number of ReadReq hits
system.l2.ReadReq_hits::14                        170                       # number of ReadReq hits
system.l2.ReadReq_hits::15                        180                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   54012                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              420782000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate::0               0.038147                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::2               0.076101                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::3               0.184140                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::4               0.079726                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::5               0.293295                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::6               0.100000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::7               0.154172                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::8               0.248488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::14              0.005848                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::15              0.005525                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses::0                        14                       # number of ReadReq misses
system.l2.ReadReq_misses::2                      2720                       # number of ReadReq misses
system.l2.ReadReq_misses::3                       894                       # number of ReadReq misses
system.l2.ReadReq_misses::4                       221                       # number of ReadReq misses
system.l2.ReadReq_misses::5                      2642                       # number of ReadReq misses
system.l2.ReadReq_misses::6                         1                       # number of ReadReq misses
system.l2.ReadReq_misses::7                       656                       # number of ReadReq misses
system.l2.ReadReq_misses::8                       945                       # number of ReadReq misses
system.l2.ReadReq_misses::14                        1                       # number of ReadReq misses
system.l2.ReadReq_misses::15                        1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  8095                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                         6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         323504000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::0         22.040872                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::1         42.130208                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::2          0.226316                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::3          1.666117                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::4          2.918110                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::5          0.897980                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::6        808.900000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::7          1.901058                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::8          2.127005                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::9         70.339130                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::10        61.748092                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::11        41.911917                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::12        53.926667                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::13        49.932099                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::14        47.304094                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::15        44.690608                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::16              inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total           inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    8089                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_uncacheable_latency     67050000                       # number of ReadReq MSHR uncacheable cycles
system.l2.UpgradeReq_accesses::0                  136                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::1                   31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::2                 1815                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::3                  392                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::4                  234                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::5                  740                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::6                   42                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::7                  490                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::8                  339                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::9                   38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::10                  38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::11                  53                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::12                  33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::13                  35                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::14                  62                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::15                  90                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             4568                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::0 1473264.705882                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::1 6463354.838710                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::2 110393.388430                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::3 511132.653061                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::4 856256.410256                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::5 270762.162162                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::6 4770571.428571                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::7 408906.122449                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::8 591044.247788                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::9 5272736.842105                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::10 5272736.842105                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::11 3780452.830189                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::12 6071636.363636                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::13 5724685.714286                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::14 3231677.419355                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::15 2226266.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::16          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40149.956217                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           200364000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::0                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::1                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::2                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::3                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::4                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::5                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::6                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::7                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::8                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::9                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::10                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::11                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::12                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::13                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::14                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::15                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::0                    136                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::1                     31                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::2                   1815                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::3                    392                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::4                    234                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::5                    740                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::6                     42                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::7                    490                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::8                    339                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::9                     38                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::10                    38                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::11                    53                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::12                    33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::13                    35                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::14                    62                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::15                    90                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4568                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      183405000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::0      33.588235                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::1     147.354839                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::2       2.516804                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::3      11.653061                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::4      19.521368                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::5       6.172973                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::6     108.761905                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::7       9.322449                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::8      13.474926                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::9     120.210526                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::10    120.210526                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::11     86.188679                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::12    138.424242                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::13    130.514286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::14     73.677419                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::15     50.755556                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::16           inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total          inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                 4568                       # number of UpgradeReq MSHR misses
system.l2.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable_latency    143858500                       # number of WriteReq MSHR uncacheable cycles
system.l2.Writeback_accesses::0                 19899                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             19899                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits::0                     19899                       # number of Writeback hits
system.l2.Writeback_hits::total                 19899                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           5.666601                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses::0                      374                       # number of demand (read+write) accesses
system.l2.demand_accesses::1                      204                       # number of demand (read+write) accesses
system.l2.demand_accesses::2                    40483                       # number of demand (read+write) accesses
system.l2.demand_accesses::3                     5737                       # number of demand (read+write) accesses
system.l2.demand_accesses::4                     3748                       # number of demand (read+write) accesses
system.l2.demand_accesses::5                    15633                       # number of demand (read+write) accesses
system.l2.demand_accesses::6                       14                       # number of demand (read+write) accesses
system.l2.demand_accesses::7                     6098                       # number of demand (read+write) accesses
system.l2.demand_accesses::8                     5110                       # number of demand (read+write) accesses
system.l2.demand_accesses::9                      123                       # number of demand (read+write) accesses
system.l2.demand_accesses::10                     134                       # number of demand (read+write) accesses
system.l2.demand_accesses::11                     196                       # number of demand (read+write) accesses
system.l2.demand_accesses::12                     153                       # number of demand (read+write) accesses
system.l2.demand_accesses::13                     170                       # number of demand (read+write) accesses
system.l2.demand_accesses::14                     174                       # number of demand (read+write) accesses
system.l2.demand_accesses::15                     193                       # number of demand (read+write) accesses
system.l2.demand_accesses::16                       0                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                78544                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::0     60770309.523810                       # average overall miss latency
system.l2.demand_avg_miss_latency::1     106348041.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::2     171046.307465                       # average overall miss latency
system.l2.demand_avg_miss_latency::3     718567.849099                       # average overall miss latency
system.l2.demand_avg_miss_latency::4     1066145.781119                       # average overall miss latency
system.l2.demand_avg_miss_latency::5     137711.934822                       # average overall miss latency
system.l2.demand_avg_miss_latency::6        255235300                       # average overall miss latency
system.l2.demand_avg_miss_latency::7     510674.869948                       # average overall miss latency
system.l2.demand_avg_miss_latency::8     566685.834813                       # average overall miss latency
system.l2.demand_avg_miss_latency::9     159522062.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::10    425392166.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::11    425392166.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::12    425392166.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::13    159522062.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::14       319044125                       # average overall miss latency
system.l2.demand_avg_miss_latency::15    98167423.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::16             inf                       # average overall miss latency
system.l2.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   40025.034657                       # average overall mshr miss latency
system.l2.demand_hits::0                          353                       # number of demand (read+write) hits
system.l2.demand_hits::1                          192                       # number of demand (read+write) hits
system.l2.demand_hits::2                        33022                       # number of demand (read+write) hits
system.l2.demand_hits::3                         3961                       # number of demand (read+write) hits
system.l2.demand_hits::4                         2551                       # number of demand (read+write) hits
system.l2.demand_hits::5                         6366                       # number of demand (read+write) hits
system.l2.demand_hits::6                            9                       # number of demand (read+write) hits
system.l2.demand_hits::7                         3599                       # number of demand (read+write) hits
system.l2.demand_hits::8                         2858                       # number of demand (read+write) hits
system.l2.demand_hits::9                          115                       # number of demand (read+write) hits
system.l2.demand_hits::10                         131                       # number of demand (read+write) hits
system.l2.demand_hits::11                         193                       # number of demand (read+write) hits
system.l2.demand_hits::12                         150                       # number of demand (read+write) hits
system.l2.demand_hits::13                         162                       # number of demand (read+write) hits
system.l2.demand_hits::14                         170                       # number of demand (read+write) hits
system.l2.demand_hits::15                         180                       # number of demand (read+write) hits
system.l2.demand_hits::16                           0                       # number of demand (read+write) hits
system.l2.demand_hits::total                    54012                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1276176500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::0                0.056150                       # miss rate for demand accesses
system.l2.demand_miss_rate::1                0.058824                       # miss rate for demand accesses
system.l2.demand_miss_rate::2                0.184300                       # miss rate for demand accesses
system.l2.demand_miss_rate::3                0.309569                       # miss rate for demand accesses
system.l2.demand_miss_rate::4                0.319370                       # miss rate for demand accesses
system.l2.demand_miss_rate::5                0.592784                       # miss rate for demand accesses
system.l2.demand_miss_rate::6                0.357143                       # miss rate for demand accesses
system.l2.demand_miss_rate::7                0.409806                       # miss rate for demand accesses
system.l2.demand_miss_rate::8                0.440705                       # miss rate for demand accesses
system.l2.demand_miss_rate::9                0.065041                       # miss rate for demand accesses
system.l2.demand_miss_rate::10               0.022388                       # miss rate for demand accesses
system.l2.demand_miss_rate::11               0.015306                       # miss rate for demand accesses
system.l2.demand_miss_rate::12               0.019608                       # miss rate for demand accesses
system.l2.demand_miss_rate::13               0.047059                       # miss rate for demand accesses
system.l2.demand_miss_rate::14               0.022989                       # miss rate for demand accesses
system.l2.demand_miss_rate::15               0.067358                       # miss rate for demand accesses
system.l2.demand_miss_rate::16               no_value                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            no_value                       # miss rate for demand accesses
system.l2.demand_misses::0                         21                       # number of demand (read+write) misses
system.l2.demand_misses::1                         12                       # number of demand (read+write) misses
system.l2.demand_misses::2                       7461                       # number of demand (read+write) misses
system.l2.demand_misses::3                       1776                       # number of demand (read+write) misses
system.l2.demand_misses::4                       1197                       # number of demand (read+write) misses
system.l2.demand_misses::5                       9267                       # number of demand (read+write) misses
system.l2.demand_misses::6                          5                       # number of demand (read+write) misses
system.l2.demand_misses::7                       2499                       # number of demand (read+write) misses
system.l2.demand_misses::8                       2252                       # number of demand (read+write) misses
system.l2.demand_misses::9                          8                       # number of demand (read+write) misses
system.l2.demand_misses::10                         3                       # number of demand (read+write) misses
system.l2.demand_misses::11                         3                       # number of demand (read+write) misses
system.l2.demand_misses::12                         3                       # number of demand (read+write) misses
system.l2.demand_misses::13                         8                       # number of demand (read+write) misses
system.l2.demand_misses::14                         4                       # number of demand (read+write) misses
system.l2.demand_misses::15                        13                       # number of demand (read+write) misses
system.l2.demand_misses::16                         0                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24532                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                          6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          981654000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::0          65.577540                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::1         120.225490                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::2           0.605835                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::3           4.275057                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::4           6.543757                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::5           1.568861                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::6        1751.857143                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::7           4.021974                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::8           4.799609                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::9         199.398374                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::10        183.029851                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::11        125.132653                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::12        160.300654                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::13        144.270588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::14        140.954023                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::15        127.077720                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::16               inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total            inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    24526                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.010578                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.002287                       # Average percentage of cache occupancy
system.l2.occ_%::2                           0.092856                       # Average percentage of cache occupancy
system.l2.occ_%::3                           0.025030                       # Average percentage of cache occupancy
system.l2.occ_%::4                           0.024796                       # Average percentage of cache occupancy
system.l2.occ_%::5                           0.042464                       # Average percentage of cache occupancy
system.l2.occ_%::6                           0.003606                       # Average percentage of cache occupancy
system.l2.occ_%::7                           0.038888                       # Average percentage of cache occupancy
system.l2.occ_%::8                           0.023543                       # Average percentage of cache occupancy
system.l2.occ_%::14                          0.000006                       # Average percentage of cache occupancy
system.l2.occ_%::15                          0.000145                       # Average percentage of cache occupancy
system.l2.occ_%::16                          0.264966                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                    346.635629                       # Average occupied blocks per context
system.l2.occ_blocks::1                     74.934088                       # Average occupied blocks per context
system.l2.occ_blocks::2                   3042.691445                       # Average occupied blocks per context
system.l2.occ_blocks::3                    820.188901                       # Average occupied blocks per context
system.l2.occ_blocks::4                    812.499935                       # Average occupied blocks per context
system.l2.occ_blocks::5                   1391.464492                       # Average occupied blocks per context
system.l2.occ_blocks::6                    118.146858                       # Average occupied blocks per context
system.l2.occ_blocks::7                   1274.288058                       # Average occupied blocks per context
system.l2.occ_blocks::8                    771.442927                       # Average occupied blocks per context
system.l2.occ_blocks::14                     0.180361                       # Average occupied blocks per context
system.l2.occ_blocks::15                     4.758449                       # Average occupied blocks per context
system.l2.occ_blocks::16                  8682.401881                       # Average occupied blocks per context
system.l2.overall_accesses::0                     374                       # number of overall (read+write) accesses
system.l2.overall_accesses::1                     204                       # number of overall (read+write) accesses
system.l2.overall_accesses::2                   40483                       # number of overall (read+write) accesses
system.l2.overall_accesses::3                    5737                       # number of overall (read+write) accesses
system.l2.overall_accesses::4                    3748                       # number of overall (read+write) accesses
system.l2.overall_accesses::5                   15633                       # number of overall (read+write) accesses
system.l2.overall_accesses::6                      14                       # number of overall (read+write) accesses
system.l2.overall_accesses::7                    6098                       # number of overall (read+write) accesses
system.l2.overall_accesses::8                    5110                       # number of overall (read+write) accesses
system.l2.overall_accesses::9                     123                       # number of overall (read+write) accesses
system.l2.overall_accesses::10                    134                       # number of overall (read+write) accesses
system.l2.overall_accesses::11                    196                       # number of overall (read+write) accesses
system.l2.overall_accesses::12                    153                       # number of overall (read+write) accesses
system.l2.overall_accesses::13                    170                       # number of overall (read+write) accesses
system.l2.overall_accesses::14                    174                       # number of overall (read+write) accesses
system.l2.overall_accesses::15                    193                       # number of overall (read+write) accesses
system.l2.overall_accesses::16                      0                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               78544                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::0    60770309.523810                       # average overall miss latency
system.l2.overall_avg_miss_latency::1    106348041.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::2    171046.307465                       # average overall miss latency
system.l2.overall_avg_miss_latency::3    718567.849099                       # average overall miss latency
system.l2.overall_avg_miss_latency::4    1066145.781119                       # average overall miss latency
system.l2.overall_avg_miss_latency::5    137711.934822                       # average overall miss latency
system.l2.overall_avg_miss_latency::6       255235300                       # average overall miss latency
system.l2.overall_avg_miss_latency::7    510674.869948                       # average overall miss latency
system.l2.overall_avg_miss_latency::8    566685.834813                       # average overall miss latency
system.l2.overall_avg_miss_latency::9    159522062.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::10   425392166.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::11   425392166.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::12   425392166.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::13   159522062.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::14      319044125                       # average overall miss latency
system.l2.overall_avg_miss_latency::15   98167423.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::16            inf                       # average overall miss latency
system.l2.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  40025.034657                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.l2.overall_hits::0                         353                       # number of overall hits
system.l2.overall_hits::1                         192                       # number of overall hits
system.l2.overall_hits::2                       33022                       # number of overall hits
system.l2.overall_hits::3                        3961                       # number of overall hits
system.l2.overall_hits::4                        2551                       # number of overall hits
system.l2.overall_hits::5                        6366                       # number of overall hits
system.l2.overall_hits::6                           9                       # number of overall hits
system.l2.overall_hits::7                        3599                       # number of overall hits
system.l2.overall_hits::8                        2858                       # number of overall hits
system.l2.overall_hits::9                         115                       # number of overall hits
system.l2.overall_hits::10                        131                       # number of overall hits
system.l2.overall_hits::11                        193                       # number of overall hits
system.l2.overall_hits::12                        150                       # number of overall hits
system.l2.overall_hits::13                        162                       # number of overall hits
system.l2.overall_hits::14                        170                       # number of overall hits
system.l2.overall_hits::15                        180                       # number of overall hits
system.l2.overall_hits::16                          0                       # number of overall hits
system.l2.overall_hits::total                   54012                       # number of overall hits
system.l2.overall_miss_latency             1276176500                       # number of overall miss cycles
system.l2.overall_miss_rate::0               0.056150                       # miss rate for overall accesses
system.l2.overall_miss_rate::1               0.058824                       # miss rate for overall accesses
system.l2.overall_miss_rate::2               0.184300                       # miss rate for overall accesses
system.l2.overall_miss_rate::3               0.309569                       # miss rate for overall accesses
system.l2.overall_miss_rate::4               0.319370                       # miss rate for overall accesses
system.l2.overall_miss_rate::5               0.592784                       # miss rate for overall accesses
system.l2.overall_miss_rate::6               0.357143                       # miss rate for overall accesses
system.l2.overall_miss_rate::7               0.409806                       # miss rate for overall accesses
system.l2.overall_miss_rate::8               0.440705                       # miss rate for overall accesses
system.l2.overall_miss_rate::9               0.065041                       # miss rate for overall accesses
system.l2.overall_miss_rate::10              0.022388                       # miss rate for overall accesses
system.l2.overall_miss_rate::11              0.015306                       # miss rate for overall accesses
system.l2.overall_miss_rate::12              0.019608                       # miss rate for overall accesses
system.l2.overall_miss_rate::13              0.047059                       # miss rate for overall accesses
system.l2.overall_miss_rate::14              0.022989                       # miss rate for overall accesses
system.l2.overall_miss_rate::15              0.067358                       # miss rate for overall accesses
system.l2.overall_miss_rate::16              no_value                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           no_value                       # miss rate for overall accesses
system.l2.overall_misses::0                        21                       # number of overall misses
system.l2.overall_misses::1                        12                       # number of overall misses
system.l2.overall_misses::2                      7461                       # number of overall misses
system.l2.overall_misses::3                      1776                       # number of overall misses
system.l2.overall_misses::4                      1197                       # number of overall misses
system.l2.overall_misses::5                      9267                       # number of overall misses
system.l2.overall_misses::6                         5                       # number of overall misses
system.l2.overall_misses::7                      2499                       # number of overall misses
system.l2.overall_misses::8                      2252                       # number of overall misses
system.l2.overall_misses::9                         8                       # number of overall misses
system.l2.overall_misses::10                        3                       # number of overall misses
system.l2.overall_misses::11                        3                       # number of overall misses
system.l2.overall_misses::12                        3                       # number of overall misses
system.l2.overall_misses::13                        8                       # number of overall misses
system.l2.overall_misses::14                        4                       # number of overall misses
system.l2.overall_misses::15                       13                       # number of overall misses
system.l2.overall_misses::16                        0                       # number of overall misses
system.l2.overall_misses::total                 24532                       # number of overall misses
system.l2.overall_mshr_hits                         6                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency         981654000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::0         65.577540                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::1        120.225490                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::2          0.605835                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::3          4.275057                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::4          6.543757                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::5          1.568861                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::6       1751.857143                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::7          4.021974                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::8          4.799609                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::9        199.398374                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::10       183.029851                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::11       125.132653                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::12       160.300654                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::13       144.270588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::14       140.954023                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::15       127.077720                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::16              inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total           inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   24526                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency    210908500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.replacements                          15300                       # number of replacements
system.l2.sampled_refs                          15300                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      17339.633022                       # Cycle average of tags in use
system.l2.total_refs                            86699                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             7203                       # number of writebacks
system.tsunami.ethernet.coalescedRxDesc      no_value                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle      no_value                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk        no_value                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn       no_value                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi         no_value                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal       no_value                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc      no_value                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle      no_value                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk        no_value                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
host_inst_rate                               15062711                       # Simulator instruction rate (inst/s)
host_mem_usage                                 389708                       # Number of bytes of host memory used
host_seconds                                    13.14                       # Real time elapsed on the host
host_tick_rate                              821460280                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   197986948                       # Number of instructions simulated
sim_seconds                                  0.010798                       # Number of seconds simulated
sim_ticks                                 10797614000                       # Number of ticks simulated
system.cpu00.dcache.LoadLockedReq_accesses::0          333                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total          333                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::0 12071.428571                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency  9071.428571                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_hits::0          291                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          291                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_miss_latency       507000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_rate::0     0.126126                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_misses::0           42                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total           42                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency       381000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::0     0.126126                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_misses           42                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.ReadReq_accesses::0         15928                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        15928                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_avg_miss_latency::0 14849.358974                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency 11849.358974                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu00.dcache.ReadReq_hits::0             15616                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         15616                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_miss_latency      4633000                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_rate::0     0.019588                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_misses::0             312                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          312                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_mshr_miss_latency      3697000                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::0     0.019588                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_misses           312                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_uncacheable_latency     29416500                       # number of ReadReq MSHR uncacheable cycles
system.cpu00.dcache.StoreCondReq_accesses::0          248                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total          248                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_avg_miss_latency::0 18708.333333                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency 17104.477612                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_hits::0          176                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total          176                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_miss_latency      1347000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_rate::0     0.290323                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_misses::0           72                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           72                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_mshr_miss_latency      1146000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::0     0.270161                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_misses           67                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.WriteReq_accesses::0         7603                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total         7603                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_avg_miss_latency::0 46747.572816                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency 43747.572816                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu00.dcache.WriteReq_hits::0             7500                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total         7500                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_miss_latency      4815000                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_rate::0     0.013547                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_misses::0            103                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total          103                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_mshr_miss_latency      4506000                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_rate::0     0.013547                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_misses          103                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_uncacheable_latency     15719000                       # number of WriteReq MSHR uncacheable cycles
system.cpu00.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_refs                 8.869231                       # Average number of references to valid blocks.
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.demand_accesses::0          23531                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        23531                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_avg_miss_latency::0 22766.265060                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency 19766.265060                       # average overall mshr miss latency
system.cpu00.dcache.demand_hits::0              23116                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          23116                       # number of demand (read+write) hits
system.cpu00.dcache.demand_miss_latency       9448000                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_rate::0      0.017636                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_misses::0              415                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total          415                       # number of demand (read+write) misses
system.cpu00.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_miss_latency      8203000                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_rate::0     0.017636                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_misses            415                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.dcache.occ_%::0                 0.811015                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_%::1                -0.003777                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_blocks::0          830.479794                       # Average occupied blocks per context
system.cpu00.dcache.occ_blocks::1           -3.867809                       # Average occupied blocks per context
system.cpu00.dcache.overall_accesses::0         23531                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        23531                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_avg_miss_latency::0 22766.265060                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency 19766.265060                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu00.dcache.overall_hits::0             23116                       # number of overall hits
system.cpu00.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu00.dcache.overall_hits::total         23116                       # number of overall hits
system.cpu00.dcache.overall_miss_latency      9448000                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_rate::0     0.017636                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_misses::0             415                       # number of overall misses
system.cpu00.dcache.overall_misses::1               0                       # number of overall misses
system.cpu00.dcache.overall_misses::total          415                       # number of overall misses
system.cpu00.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_miss_latency      8203000                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_rate::0     0.017636                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_misses           415                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_uncacheable_latency     45135500                       # number of overall MSHR uncacheable cycles
system.cpu00.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.dcache.replacements                  130                       # number of replacements
system.cpu00.dcache.sampled_refs                  130                       # Sample count of references to valid blocks.
system.cpu00.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.dcache.tagsinuse              826.611985                       # Cycle average of tags in use
system.cpu00.dcache.total_refs                   1153                       # Total number of references to valid blocks.
system.cpu00.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.writebacks                     29                       # number of writebacks
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_hits                      24459                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_hits                      16488                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_hits                      7971                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.icache.ReadReq_accesses::0         81510                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total        81510                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_avg_miss_latency::0 18345.528455                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency 15345.528455                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_hits::0             81264                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total         81264                       # number of ReadReq hits
system.cpu00.icache.ReadReq_miss_latency      4513000                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_rate::0     0.003018                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_misses::0             246                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          246                       # number of ReadReq misses
system.cpu00.icache.ReadReq_mshr_miss_latency      3775000                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::0     0.003018                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_misses           246                       # number of ReadReq MSHR misses
system.cpu00.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_refs                72.414634                       # Average number of references to valid blocks.
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.demand_accesses::0          81510                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total        81510                       # number of demand (read+write) accesses
system.cpu00.icache.demand_avg_miss_latency::0 18345.528455                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency 15345.528455                       # average overall mshr miss latency
system.cpu00.icache.demand_hits::0              81264                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total          81264                       # number of demand (read+write) hits
system.cpu00.icache.demand_miss_latency       4513000                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_rate::0      0.003018                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_misses::0              246                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          246                       # number of demand (read+write) misses
system.cpu00.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_miss_latency      3775000                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_rate::0     0.003018                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_misses            246                       # number of demand (read+write) MSHR misses
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu00.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu00.icache.overall_accesses::0         81510                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total        81510                       # number of overall (read+write) accesses
system.cpu00.icache.overall_avg_miss_latency::0 18345.528455                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency 15345.528455                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu00.icache.overall_hits::0             81264                       # number of overall hits
system.cpu00.icache.overall_hits::1                 0                       # number of overall hits
system.cpu00.icache.overall_hits::total         81264                       # number of overall hits
system.cpu00.icache.overall_miss_latency      4513000                       # number of overall miss cycles
system.cpu00.icache.overall_miss_rate::0     0.003018                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_misses::0             246                       # number of overall misses
system.cpu00.icache.overall_misses::1               0                       # number of overall misses
system.cpu00.icache.overall_misses::total          246                       # number of overall misses
system.cpu00.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_miss_latency      3775000                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_rate::0     0.003018                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_misses           246                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu00.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.icache.replacements                  246                       # number of replacements
system.cpu00.icache.sampled_refs                  246                       # Sample count of references to valid blocks.
system.cpu00.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu00.icache.total_refs                  17814                       # Total number of references to valid blocks.
system.cpu00.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.writebacks                      0                       # number of writebacks
system.cpu00.idle_fraction                   0.984556                       # Percentage of idle cycles
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.fetch_accesses                  5893                       # ITB accesses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_hits                      5893                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.kern.callpal::swpipl                 404     88.40%     88.40% # number of callpals executed
system.cpu00.kern.callpal::rdps                    27      5.91%     94.31% # number of callpals executed
system.cpu00.kern.callpal::rti                     26      5.69%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                  457                       # number of callpals executed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.hwrei                      483                       # number of hwrei instructions executed
system.cpu00.kern.inst.quiesce                     26                       # number of quiesce instructions executed
system.cpu00.kern.ipl_count::0                    153     33.55%     33.55% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                     5      1.10%     34.65% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                    11      2.41%     37.06% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                    10      2.19%     39.25% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   277     60.75%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                456                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     153     47.52%     47.52% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                      5      1.55%     49.07% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                     11      3.42%     52.48% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                     10      3.11%     55.59% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    143     44.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                 322                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0            10631284500     98.91%     98.91% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               2387500      0.02%     98.93% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22               4417000      0.04%     98.97% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30               6273000      0.06%     99.03% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31             104053000      0.97%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total        10748415000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.516245                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch::kernel              26                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.not_idle_fraction               0.015444                       # Percentage of non-idle cycles
system.cpu00.numCycles                       21496830                       # number of cpu cycles simulated
system.cpu00.num_insts                          81510                       # Number of instructions executed
system.cpu00.num_refs                           24510                       # Number of memory references
system.cpu01.dcache.LoadLockedReq_accesses::0          110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total          110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::0 14892.857143                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency 11892.857143                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_hits::0           82                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           82                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_miss_latency       417000                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_rate::0     0.254545                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_misses::0           28                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           28                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency       333000                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::0     0.254545                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_misses           28                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.ReadReq_accesses::0          7163                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total         7163                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_avg_miss_latency::0 17083.892617                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency 14083.892617                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_hits::0              6865                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total          6865                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_miss_latency      5091000                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_rate::0     0.041603                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_misses::0             298                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total          298                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_mshr_miss_latency      4197000                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::0     0.041603                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_misses           298                       # number of ReadReq MSHR misses
system.cpu01.dcache.StoreCondReq_accesses::0          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_avg_miss_latency::0 12735.849057                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency        13875                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_hits::0           47                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           47                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_miss_latency       675000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_rate::0     0.530000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_misses::0           53                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           53                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_mshr_miss_latency       555000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::0     0.400000                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_misses           40                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.WriteReq_accesses::0         3314                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         3314                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_avg_miss_latency::0 51666.666667                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency 48666.666667                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu01.dcache.WriteReq_hits::0             3278                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         3278                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_miss_latency      1860000                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_rate::0     0.010863                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_misses::0             36                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total           36                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_mshr_miss_latency      1752000                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_rate::0     0.010863                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_misses           36                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_uncacheable_latency      4024000                       # number of WriteReq MSHR uncacheable cycles
system.cpu01.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_refs                17.675926                       # Average number of references to valid blocks.
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.demand_accesses::0          10477                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        10477                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_avg_miss_latency::0 20811.377246                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency 17811.377246                       # average overall mshr miss latency
system.cpu01.dcache.demand_hits::0              10143                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          10143                       # number of demand (read+write) hits
system.cpu01.dcache.demand_miss_latency       6951000                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_rate::0      0.031879                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_misses::0              334                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total          334                       # number of demand (read+write) misses
system.cpu01.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_miss_latency      5949000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_rate::0     0.031879                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_misses            334                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dcache.occ_%::0                 0.452343                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_%::1                -0.000847                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_blocks::0          463.199196                       # Average occupied blocks per context
system.cpu01.dcache.occ_blocks::1           -0.867823                       # Average occupied blocks per context
system.cpu01.dcache.overall_accesses::0         10477                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        10477                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_avg_miss_latency::0 20811.377246                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency 17811.377246                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu01.dcache.overall_hits::0             10143                       # number of overall hits
system.cpu01.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu01.dcache.overall_hits::total         10143                       # number of overall hits
system.cpu01.dcache.overall_miss_latency      6951000                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_rate::0     0.031879                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_misses::0             334                       # number of overall misses
system.cpu01.dcache.overall_misses::1               0                       # number of overall misses
system.cpu01.dcache.overall_misses::total          334                       # number of overall misses
system.cpu01.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_miss_latency      5949000                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_rate::0     0.031879                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_misses           334                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_uncacheable_latency      4024000                       # number of overall MSHR uncacheable cycles
system.cpu01.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.dcache.replacements                  108                       # number of replacements
system.cpu01.dcache.sampled_refs                  108                       # Sample count of references to valid blocks.
system.cpu01.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.dcache.tagsinuse              462.331373                       # Cycle average of tags in use
system.cpu01.dcache.total_refs                   1909                       # Total number of references to valid blocks.
system.cpu01.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.writebacks                     23                       # number of writebacks
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_hits                      10708                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_hits                       7273                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_hits                      3435                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.icache.ReadReq_accesses::0         33948                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        33948                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_avg_miss_latency::0 16521.739130                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency 13521.739130                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_hits::0             33879                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         33879                       # number of ReadReq hits
system.cpu01.icache.ReadReq_miss_latency      1140000                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_rate::0     0.002033                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_misses::0              69                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu01.icache.ReadReq_mshr_miss_latency       933000                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::0     0.002033                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_misses            69                       # number of ReadReq MSHR misses
system.cpu01.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_refs                66.637681                       # Average number of references to valid blocks.
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.demand_accesses::0          33948                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        33948                       # number of demand (read+write) accesses
system.cpu01.icache.demand_avg_miss_latency::0 16521.739130                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency 13521.739130                       # average overall mshr miss latency
system.cpu01.icache.demand_hits::0              33879                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          33879                       # number of demand (read+write) hits
system.cpu01.icache.demand_miss_latency       1140000                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_rate::0      0.002033                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_misses::0               69                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           69                       # number of demand (read+write) misses
system.cpu01.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_miss_latency       933000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_rate::0     0.002033                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_misses             69                       # number of demand (read+write) MSHR misses
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.occ_%::0                 0.980469                       # Average percentage of cache occupancy
system.cpu01.icache.occ_blocks::0                 502                       # Average occupied blocks per context
system.cpu01.icache.overall_accesses::0         33948                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        33948                       # number of overall (read+write) accesses
system.cpu01.icache.overall_avg_miss_latency::0 16521.739130                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency 13521.739130                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu01.icache.overall_hits::0             33879                       # number of overall hits
system.cpu01.icache.overall_hits::1                 0                       # number of overall hits
system.cpu01.icache.overall_hits::total         33879                       # number of overall hits
system.cpu01.icache.overall_miss_latency      1140000                       # number of overall miss cycles
system.cpu01.icache.overall_miss_rate::0     0.002033                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_misses::0              69                       # number of overall misses
system.cpu01.icache.overall_misses::1               0                       # number of overall misses
system.cpu01.icache.overall_misses::total           69                       # number of overall misses
system.cpu01.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_miss_latency       933000                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_rate::0     0.002033                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_misses            69                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu01.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.icache.replacements                   69                       # number of replacements
system.cpu01.icache.sampled_refs                   69                       # Sample count of references to valid blocks.
system.cpu01.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.icache.tagsinuse                     502                       # Cycle average of tags in use
system.cpu01.icache.total_refs                   4598                       # Total number of references to valid blocks.
system.cpu01.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.writebacks                      0                       # number of writebacks
system.cpu01.idle_fraction                   0.994682                       # Percentage of idle cycles
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.fetch_accesses                  3268                       # ITB accesses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_hits                      3268                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.kern.callpal::swpipl                 169     79.72%     79.72% # number of callpals executed
system.cpu01.kern.callpal::rdps                    22     10.38%     90.09% # number of callpals executed
system.cpu01.kern.callpal::rti                     21      9.91%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                  212                       # number of callpals executed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.hwrei                      233                       # number of hwrei instructions executed
system.cpu01.kern.inst.quiesce                     21                       # number of quiesce instructions executed
system.cpu01.kern.ipl_count::0                     54     25.59%     25.59% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                    11      5.21%     30.81% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                    10      4.74%     35.55% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                   136     64.45%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                211                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                      54     45.38%     45.38% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                     11      9.24%     54.62% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                     10      8.40%     63.03% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                     44     36.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                 119                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0            10717275000     99.73%     99.73% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22               4277000      0.04%     99.77% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30               6165000      0.06%     99.82% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31              19086000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total        10746803000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.323529                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                21                       # number of protection mode switches
system.cpu01.kern.mode_switch_good::kernel     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.not_idle_fraction               0.005318                       # Percentage of non-idle cycles
system.cpu01.numCycles                       21493606                       # number of cpu cycles simulated
system.cpu01.num_insts                          33948                       # Number of instructions executed
system.cpu01.num_refs                           10749                       # Number of memory references
system.cpu02.dcache.LoadLockedReq_accesses::0          135                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total          135                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::0 16575.757576                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency 13575.757576                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_hits::0          102                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total          102                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_miss_latency       547000                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_rate::0     0.244444                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_misses::0           33                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           33                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency       448000                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::0     0.244444                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_misses           33                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.ReadReq_accesses::0          5554                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total         5554                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_avg_miss_latency::0 24198.275862                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency 21198.275862                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_hits::0              5322                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total          5322                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_miss_latency      5614000                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_rate::0     0.041772                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_misses::0             232                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total          232                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_mshr_miss_latency      4918000                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::0     0.041772                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_misses           232                       # number of ReadReq MSHR misses
system.cpu02.dcache.StoreCondReq_accesses::0          124                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total          124                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_avg_miss_latency::0 12970.149254                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency 15891.304348                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_hits::0           57                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           57                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_miss_latency       869000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_rate::0     0.540323                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_misses::0           67                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           67                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_mshr_miss_latency       731000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::0     0.370968                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_misses           46                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.WriteReq_accesses::0         2861                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         2861                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_avg_miss_latency::0 52016.666667                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency 49016.666667                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu02.dcache.WriteReq_hits::0             2801                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         2801                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_miss_latency      3121000                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_rate::0     0.020972                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_misses::0             60                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total           60                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_mshr_miss_latency      2941000                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_rate::0     0.020972                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_misses           60                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_uncacheable_latency      3985000                       # number of WriteReq MSHR uncacheable cycles
system.cpu02.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_refs                 7.671642                       # Average number of references to valid blocks.
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.demand_accesses::0           8415                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total         8415                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_avg_miss_latency::0 29914.383562                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency 26914.383562                       # average overall mshr miss latency
system.cpu02.dcache.demand_hits::0               8123                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total           8123                       # number of demand (read+write) hits
system.cpu02.dcache.demand_miss_latency       8735000                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_rate::0      0.034700                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_misses::0              292                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total          292                       # number of demand (read+write) misses
system.cpu02.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_miss_latency      7859000                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_rate::0     0.034700                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_misses            292                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dcache.occ_%::0                 0.587648                       # Average percentage of cache occupancy
system.cpu02.dcache.occ_blocks::0          601.751052                       # Average occupied blocks per context
system.cpu02.dcache.overall_accesses::0          8415                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total         8415                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_avg_miss_latency::0 29914.383562                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency 26914.383562                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu02.dcache.overall_hits::0              8123                       # number of overall hits
system.cpu02.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu02.dcache.overall_hits::total          8123                       # number of overall hits
system.cpu02.dcache.overall_miss_latency      8735000                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_rate::0     0.034700                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_misses::0             292                       # number of overall misses
system.cpu02.dcache.overall_misses::1               0                       # number of overall misses
system.cpu02.dcache.overall_misses::total          292                       # number of overall misses
system.cpu02.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_miss_latency      7859000                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_rate::0     0.034700                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_misses           292                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_uncacheable_latency      3985000                       # number of overall MSHR uncacheable cycles
system.cpu02.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.dcache.replacements                   67                       # number of replacements
system.cpu02.dcache.sampled_refs                   67                       # Sample count of references to valid blocks.
system.cpu02.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.dcache.tagsinuse              601.751052                       # Cycle average of tags in use
system.cpu02.dcache.total_refs                    514                       # Total number of references to valid blocks.
system.cpu02.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.writebacks                     57                       # number of writebacks
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_hits                       8695                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_hits                       5689                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_hits                      3006                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.icache.ReadReq_accesses::0         24931                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        24931                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_avg_miss_latency::0 18057.971014                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency 15057.971014                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_hits::0             24862                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         24862                       # number of ReadReq hits
system.cpu02.icache.ReadReq_miss_latency      1246000                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_rate::0     0.002768                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_misses::0              69                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu02.icache.ReadReq_mshr_miss_latency      1039000                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::0     0.002768                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_misses            69                       # number of ReadReq MSHR misses
system.cpu02.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_refs                86.652174                       # Average number of references to valid blocks.
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.demand_accesses::0          24931                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        24931                       # number of demand (read+write) accesses
system.cpu02.icache.demand_avg_miss_latency::0 18057.971014                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency 15057.971014                       # average overall mshr miss latency
system.cpu02.icache.demand_hits::0              24862                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          24862                       # number of demand (read+write) hits
system.cpu02.icache.demand_miss_latency       1246000                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_rate::0      0.002768                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_misses::0               69                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total           69                       # number of demand (read+write) misses
system.cpu02.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_miss_latency      1039000                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_rate::0     0.002768                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_misses             69                       # number of demand (read+write) MSHR misses
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu02.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu02.icache.overall_accesses::0         24931                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        24931                       # number of overall (read+write) accesses
system.cpu02.icache.overall_avg_miss_latency::0 18057.971014                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency 15057.971014                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu02.icache.overall_hits::0             24862                       # number of overall hits
system.cpu02.icache.overall_hits::1                 0                       # number of overall hits
system.cpu02.icache.overall_hits::total         24862                       # number of overall hits
system.cpu02.icache.overall_miss_latency      1246000                       # number of overall miss cycles
system.cpu02.icache.overall_miss_rate::0     0.002768                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_misses::0              69                       # number of overall misses
system.cpu02.icache.overall_misses::1               0                       # number of overall misses
system.cpu02.icache.overall_misses::total           69                       # number of overall misses
system.cpu02.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_miss_latency      1039000                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_rate::0     0.002768                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_misses            69                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu02.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.icache.replacements                   69                       # number of replacements
system.cpu02.icache.sampled_refs                   69                       # Sample count of references to valid blocks.
system.cpu02.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu02.icache.total_refs                   5979                       # Total number of references to valid blocks.
system.cpu02.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.writebacks                      0                       # number of writebacks
system.cpu02.idle_fraction                   0.995499                       # Percentage of idle cycles
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.fetch_accesses                  3628                       # ITB accesses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_hits                      3628                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.kern.callpal::swpipl                 209     82.94%     82.94% # number of callpals executed
system.cpu02.kern.callpal::rdps                    22      8.73%     91.67% # number of callpals executed
system.cpu02.kern.callpal::rti                     21      8.33%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                  252                       # number of callpals executed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.hwrei                      273                       # number of hwrei instructions executed
system.cpu02.kern.inst.quiesce                     21                       # number of quiesce instructions executed
system.cpu02.kern.ipl_count::0                     77     30.68%     30.68% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                    11      4.38%     35.06% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                    10      3.98%     39.04% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                   153     60.96%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total                251                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                      77     46.67%     46.67% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                     11      6.67%     53.33% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                     10      6.06%     59.39% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                     67     40.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                 165                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0            10707478000     99.70%     99.70% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22               4240000      0.04%     99.73% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30               6150000      0.06%     99.79% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31              22320000      0.21%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total        10740188000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.437908                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.mode_good::kernel                 0                      
system.cpu02.kern.mode_good::user                   0                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch::kernel              21                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu02.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu02.not_idle_fraction               0.004501                       # Percentage of non-idle cycles
system.cpu02.numCycles                       21480376                       # number of cpu cycles simulated
system.cpu02.num_insts                          24931                       # Number of instructions executed
system.cpu02.num_refs                            8752                       # Number of memory references
system.cpu03.dcache.LoadLockedReq_accesses::0          116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total          116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::0 15406.250000                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency 12406.250000                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_hits::0           84                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           84                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_miss_latency       493000                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_rate::0     0.275862                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_misses::0           32                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           32                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency       397000                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::0     0.275862                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_misses           32                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.ReadReq_accesses::0          4831                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total         4831                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_avg_miss_latency::0 27146.153846                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency 24146.153846                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_hits::0              4701                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total          4701                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_miss_latency      3529000                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_rate::0     0.026910                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_misses::0             130                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total          130                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_mshr_miss_latency      3139000                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::0     0.026910                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_misses           130                       # number of ReadReq MSHR misses
system.cpu03.dcache.StoreCondReq_accesses::0          103                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total          103                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_avg_miss_latency::0 15203.703704                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency 15244.444444                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_hits::0           49                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           49                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_miss_latency       821000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_rate::0     0.524272                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_misses::0           54                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           54                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_mshr_miss_latency       686000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::0     0.436893                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_misses           45                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.WriteReq_accesses::0         2572                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         2572                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_avg_miss_latency::0 51821.428571                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency 48821.428571                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu03.dcache.WriteReq_hits::0             2544                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         2544                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_miss_latency      1451000                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_rate::0     0.010886                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_misses::0             28                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_mshr_miss_latency      1367000                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_rate::0     0.010886                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_misses           28                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_uncacheable_latency      3942000                       # number of WriteReq MSHR uncacheable cycles
system.cpu03.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_refs               143.629630                       # Average number of references to valid blocks.
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.demand_accesses::0           7403                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total         7403                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_avg_miss_latency::0 31518.987342                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency 28518.987342                       # average overall mshr miss latency
system.cpu03.dcache.demand_hits::0               7245                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total           7245                       # number of demand (read+write) hits
system.cpu03.dcache.demand_miss_latency       4980000                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_rate::0      0.021343                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_misses::0              158                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total          158                       # number of demand (read+write) misses
system.cpu03.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_miss_latency      4506000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_rate::0     0.021343                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_misses            158                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dcache.occ_%::0                 0.765813                       # Average percentage of cache occupancy
system.cpu03.dcache.occ_blocks::0          784.192290                       # Average occupied blocks per context
system.cpu03.dcache.overall_accesses::0          7403                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total         7403                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_avg_miss_latency::0 31518.987342                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency 28518.987342                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu03.dcache.overall_hits::0              7245                       # number of overall hits
system.cpu03.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu03.dcache.overall_hits::total          7245                       # number of overall hits
system.cpu03.dcache.overall_miss_latency      4980000                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_rate::0     0.021343                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_misses::0             158                       # number of overall misses
system.cpu03.dcache.overall_misses::1               0                       # number of overall misses
system.cpu03.dcache.overall_misses::total          158                       # number of overall misses
system.cpu03.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_miss_latency      4506000                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_rate::0     0.021343                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_misses           158                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_uncacheable_latency      3942000                       # number of overall MSHR uncacheable cycles
system.cpu03.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.dcache.replacements                   27                       # number of replacements
system.cpu03.dcache.sampled_refs                   27                       # Sample count of references to valid blocks.
system.cpu03.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.dcache.tagsinuse              784.192290                       # Cycle average of tags in use
system.cpu03.dcache.total_refs                   3878                       # Total number of references to valid blocks.
system.cpu03.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.writebacks                      9                       # number of writebacks
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_hits                       7643                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_hits                       4947                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_hits                      2696                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.icache.ReadReq_accesses::0         21753                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        21753                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_avg_miss_latency::0        23620                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency        20620                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_hits::0             21703                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         21703                       # number of ReadReq hits
system.cpu03.icache.ReadReq_miss_latency      1181000                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_rate::0     0.002299                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_misses::0              50                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu03.icache.ReadReq_mshr_miss_latency      1031000                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::0     0.002299                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_misses            50                       # number of ReadReq MSHR misses
system.cpu03.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_refs                       41                       # Average number of references to valid blocks.
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.demand_accesses::0          21753                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        21753                       # number of demand (read+write) accesses
system.cpu03.icache.demand_avg_miss_latency::0        23620                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency        20620                       # average overall mshr miss latency
system.cpu03.icache.demand_hits::0              21703                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          21703                       # number of demand (read+write) hits
system.cpu03.icache.demand_miss_latency       1181000                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_rate::0      0.002299                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_misses::0               50                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total           50                       # number of demand (read+write) misses
system.cpu03.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_miss_latency      1031000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_rate::0     0.002299                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_misses             50                       # number of demand (read+write) MSHR misses
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu03.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu03.icache.overall_accesses::0         21753                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        21753                       # number of overall (read+write) accesses
system.cpu03.icache.overall_avg_miss_latency::0        23620                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency        20620                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu03.icache.overall_hits::0             21703                       # number of overall hits
system.cpu03.icache.overall_hits::1                 0                       # number of overall hits
system.cpu03.icache.overall_hits::total         21703                       # number of overall hits
system.cpu03.icache.overall_miss_latency      1181000                       # number of overall miss cycles
system.cpu03.icache.overall_miss_rate::0     0.002299                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_misses::0              50                       # number of overall misses
system.cpu03.icache.overall_misses::1               0                       # number of overall misses
system.cpu03.icache.overall_misses::total           50                       # number of overall misses
system.cpu03.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_miss_latency      1031000                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_rate::0     0.002299                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_misses            50                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu03.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.icache.replacements                   50                       # number of replacements
system.cpu03.icache.sampled_refs                   50                       # Sample count of references to valid blocks.
system.cpu03.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu03.icache.total_refs                   2050                       # Total number of references to valid blocks.
system.cpu03.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.writebacks                      0                       # number of writebacks
system.cpu03.idle_fraction                   0.996244                       # Percentage of idle cycles
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.fetch_accesses                  3304                       # ITB accesses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_hits                      3304                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.kern.callpal::swpipl                 173     80.09%     80.09% # number of callpals executed
system.cpu03.kern.callpal::rdps                    22     10.19%     90.28% # number of callpals executed
system.cpu03.kern.callpal::rti                     21      9.72%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                  216                       # number of callpals executed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.hwrei                      237                       # number of hwrei instructions executed
system.cpu03.kern.inst.quiesce                     21                       # number of quiesce instructions executed
system.cpu03.kern.ipl_count::0                     59     27.44%     27.44% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                    11      5.12%     32.56% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                    10      4.65%     37.21% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                   135     62.79%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                215                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                      59     45.74%     45.74% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                     11      8.53%     54.26% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                     10      7.75%     62.02% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                     49     37.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                 129                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0            10712459000     99.72%     99.72% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22               4199000      0.04%     99.76% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30               6149000      0.06%     99.82% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31              19216000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total        10742023000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.362963                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch::kernel              21                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu03.not_idle_fraction               0.003756                       # Percentage of non-idle cycles
system.cpu03.numCycles                       21484046                       # number of cpu cycles simulated
system.cpu03.num_insts                          21753                       # Number of instructions executed
system.cpu03.num_refs                            7686                       # Number of memory references
system.cpu04.dcache.LoadLockedReq_accesses::0          108                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          108                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::0 15296.296296                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency 12296.296296                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_hits::0           81                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           81                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_miss_latency       413000                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_rate::0     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_misses::0           27                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           27                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency       332000                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::0     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_misses           27                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.ReadReq_accesses::0          4664                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total         4664                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_avg_miss_latency::0 28980.582524                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency 25980.582524                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_hits::0              4561                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total          4561                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_miss_latency      2985000                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_rate::0     0.022084                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_misses::0             103                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total          103                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_mshr_miss_latency      2676000                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::0     0.022084                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_misses           103                       # number of ReadReq MSHR misses
system.cpu04.dcache.StoreCondReq_accesses::0           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_avg_miss_latency::0 13847.826087                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency 14694.444444                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_hits::0           48                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           48                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_miss_latency       637000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_rate::0     0.489362                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_misses::0           46                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           46                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_mshr_miss_latency       529000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::0     0.382979                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_misses           36                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.WriteReq_accesses::0         2505                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         2505                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_avg_miss_latency::0 55105.263158                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency 52105.263158                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu04.dcache.WriteReq_hits::0             2486                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         2486                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_miss_latency      1047000                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_rate::0     0.007585                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_misses::0             19                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_mshr_miss_latency       990000                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_rate::0     0.007585                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_misses           19                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_uncacheable_latency      3824000                       # number of WriteReq MSHR uncacheable cycles
system.cpu04.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_refs                 6.642857                       # Average number of references to valid blocks.
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.demand_accesses::0           7169                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total         7169                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_avg_miss_latency::0 33049.180328                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency 30049.180328                       # average overall mshr miss latency
system.cpu04.dcache.demand_hits::0               7047                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total           7047                       # number of demand (read+write) hits
system.cpu04.dcache.demand_miss_latency       4032000                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_rate::0      0.017018                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_misses::0              122                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total          122                       # number of demand (read+write) misses
system.cpu04.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_miss_latency      3666000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_rate::0     0.017018                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_misses            122                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dcache.occ_%::0                 0.731747                       # Average percentage of cache occupancy
system.cpu04.dcache.occ_blocks::0          749.309327                       # Average occupied blocks per context
system.cpu04.dcache.overall_accesses::0          7169                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total         7169                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_avg_miss_latency::0 33049.180328                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency 30049.180328                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu04.dcache.overall_hits::0              7047                       # number of overall hits
system.cpu04.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu04.dcache.overall_hits::total          7047                       # number of overall hits
system.cpu04.dcache.overall_miss_latency      4032000                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_rate::0     0.017018                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_misses::0             122                       # number of overall misses
system.cpu04.dcache.overall_misses::1               0                       # number of overall misses
system.cpu04.dcache.overall_misses::total          122                       # number of overall misses
system.cpu04.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_miss_latency      3666000                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_rate::0     0.017018                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_misses           122                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_uncacheable_latency      3824000                       # number of overall MSHR uncacheable cycles
system.cpu04.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.dcache.replacements                   14                       # number of replacements
system.cpu04.dcache.sampled_refs                   14                       # Sample count of references to valid blocks.
system.cpu04.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.dcache.tagsinuse              749.309327                       # Cycle average of tags in use
system.cpu04.dcache.total_refs                     93                       # Total number of references to valid blocks.
system.cpu04.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.writebacks                      9                       # number of writebacks
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_hits                       7392                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_hits                       4772                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_hits                      2620                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.icache.ReadReq_accesses::0         20895                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total        20895                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_avg_miss_latency::0 14666.666667                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency 11666.666667                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_hits::0             20892                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total         20892                       # number of ReadReq hits
system.cpu04.icache.ReadReq_miss_latency        44000                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_rate::0     0.000144                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_misses::0               3                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu04.icache.ReadReq_mshr_miss_latency        35000                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::0     0.000144                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_misses             3                       # number of ReadReq MSHR misses
system.cpu04.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_refs                 8.666667                       # Average number of references to valid blocks.
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.demand_accesses::0          20895                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total        20895                       # number of demand (read+write) accesses
system.cpu04.icache.demand_avg_miss_latency::0 14666.666667                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency 11666.666667                       # average overall mshr miss latency
system.cpu04.icache.demand_hits::0              20892                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total          20892                       # number of demand (read+write) hits
system.cpu04.icache.demand_miss_latency         44000                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_rate::0      0.000144                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_misses::0                3                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu04.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_miss_latency        35000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_rate::0     0.000144                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_misses              3                       # number of demand (read+write) MSHR misses
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.occ_%::0                 0.998047                       # Average percentage of cache occupancy
system.cpu04.icache.occ_blocks::0                 511                       # Average occupied blocks per context
system.cpu04.icache.overall_accesses::0         20895                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total        20895                       # number of overall (read+write) accesses
system.cpu04.icache.overall_avg_miss_latency::0 14666.666667                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency 11666.666667                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu04.icache.overall_hits::0             20892                       # number of overall hits
system.cpu04.icache.overall_hits::1                 0                       # number of overall hits
system.cpu04.icache.overall_hits::total         20892                       # number of overall hits
system.cpu04.icache.overall_miss_latency        44000                       # number of overall miss cycles
system.cpu04.icache.overall_miss_rate::0     0.000144                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_misses::0               3                       # number of overall misses
system.cpu04.icache.overall_misses::1               0                       # number of overall misses
system.cpu04.icache.overall_misses::total            3                       # number of overall misses
system.cpu04.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_miss_latency        35000                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_rate::0     0.000144                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_misses             3                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu04.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.icache.replacements                    3                       # number of replacements
system.cpu04.icache.sampled_refs                    3                       # Sample count of references to valid blocks.
system.cpu04.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.icache.tagsinuse                     511                       # Cycle average of tags in use
system.cpu04.icache.total_refs                     26                       # Total number of references to valid blocks.
system.cpu04.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.writebacks                      0                       # number of writebacks
system.cpu04.idle_fraction                   0.996566                       # Percentage of idle cycles
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.fetch_accesses                  3196                       # ITB accesses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_hits                      3196                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.kern.callpal::swpipl                 161     78.92%     78.92% # number of callpals executed
system.cpu04.kern.callpal::rdps                    22     10.78%     89.71% # number of callpals executed
system.cpu04.kern.callpal::rti                     21     10.29%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  204                       # number of callpals executed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.hwrei                      225                       # number of hwrei instructions executed
system.cpu04.kern.inst.quiesce                     21                       # number of quiesce instructions executed
system.cpu04.kern.ipl_count::0                     53     26.11%     26.11% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                    11      5.42%     31.53% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    10      4.93%     36.45% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   129     63.55%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                203                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                      53     45.30%     45.30% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                     11      9.40%     54.70% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     10      8.55%     63.25% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                     43     36.75%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 117                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0            10712024000     99.74%     99.74% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22               4078000      0.04%     99.78% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30               6153000      0.06%     99.84% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              17714000      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total        10739969000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.mode_good::kernel                 0                      
system.cpu04.kern.mode_good::user                   0                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch::kernel              21                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu04.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu04.not_idle_fraction               0.003434                       # Percentage of non-idle cycles
system.cpu04.numCycles                       21479938                       # number of cpu cycles simulated
system.cpu04.num_insts                          20895                       # Number of instructions executed
system.cpu04.num_refs                            7433                       # Number of memory references
system.cpu05.dcache.LoadLockedReq_accesses::0          737                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          737                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::0 14434.426230                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency 11434.426230                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_hits::0          615                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          615                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_miss_latency      1761000                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_rate::0     0.165536                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_misses::0          122                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total          122                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency      1395000                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::0     0.165536                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_misses          122                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.ReadReq_accesses::0         34214                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        34214                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_avg_miss_latency::0 16335.779025                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency 13335.779025                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_hits::0             31897                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         31897                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_miss_latency     37850000                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_rate::0     0.067721                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_misses::0            2317                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         2317                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_mshr_miss_latency     30899000                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::0     0.067721                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_misses          2317                       # number of ReadReq MSHR misses
system.cpu05.dcache.StoreCondReq_accesses::0          725                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          725                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_avg_miss_latency::0 43875.536481                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency 41447.826087                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_hits::0          492                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          492                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_miss_latency     10223000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_rate::0     0.321379                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_misses::0          233                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total          233                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_mshr_miss_latency      9533000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::0     0.317241                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_misses          230                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.WriteReq_accesses::0        27705                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        27705                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_avg_miss_latency::0 54704.753199                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency 51704.753199                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu05.dcache.WriteReq_hits::0            25517                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        25517                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_miss_latency    119694000                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_rate::0     0.078975                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_misses::0           2188                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total         2188                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_mshr_miss_latency    113130000                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_rate::0     0.078975                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_misses         2188                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_uncacheable_latency      3510500                       # number of WriteReq MSHR uncacheable cycles
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_refs                16.310940                       # Average number of references to valid blocks.
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.demand_accesses::0          61919                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        61919                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_avg_miss_latency::0 34970.921199                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency 31970.921199                       # average overall mshr miss latency
system.cpu05.dcache.demand_hits::0              57414                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          57414                       # number of demand (read+write) hits
system.cpu05.dcache.demand_miss_latency     157544000                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_rate::0      0.072756                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_misses::0             4505                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         4505                       # number of demand (read+write) misses
system.cpu05.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_miss_latency    144029000                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_rate::0     0.072756                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_misses           4505                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dcache.occ_%::0                 0.933072                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_blocks::0          955.465259                       # Average occupied blocks per context
system.cpu05.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu05.dcache.overall_accesses::0         61919                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        61919                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_avg_miss_latency::0 34970.921199                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency 31970.921199                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu05.dcache.overall_hits::0             57414                       # number of overall hits
system.cpu05.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu05.dcache.overall_hits::total         57414                       # number of overall hits
system.cpu05.dcache.overall_miss_latency    157544000                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_rate::0     0.072756                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_misses::0            4505                       # number of overall misses
system.cpu05.dcache.overall_misses::1               0                       # number of overall misses
system.cpu05.dcache.overall_misses::total         4505                       # number of overall misses
system.cpu05.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_miss_latency    144029000                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_rate::0     0.072756                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_misses          4505                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_uncacheable_latency      3510500                       # number of overall MSHR uncacheable cycles
system.cpu05.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.dcache.replacements                 4168                       # number of replacements
system.cpu05.dcache.sampled_refs                 4168                       # Sample count of references to valid blocks.
system.cpu05.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.dcache.tagsinuse              954.465259                       # Cycle average of tags in use
system.cpu05.dcache.total_refs                  67984                       # Total number of references to valid blocks.
system.cpu05.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.writebacks                   2633                       # number of writebacks
system.cpu05.dtb.data_accesses                   5815                       # DTB accesses
system.cpu05.dtb.data_acv                           7                       # DTB access violations
system.cpu05.dtb.data_hits                      63272                       # DTB hits
system.cpu05.dtb.data_misses                       96                       # DTB misses
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.read_accesses                   3777                       # DTB read accesses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_hits                      34843                       # DTB read hits
system.cpu05.dtb.read_misses                       82                       # DTB read misses
system.cpu05.dtb.write_accesses                  2038                       # DTB write accesses
system.cpu05.dtb.write_acv                          7                       # DTB write access violations
system.cpu05.dtb.write_hits                     28429                       # DTB write hits
system.cpu05.dtb.write_misses                      14                       # DTB write misses
system.cpu05.icache.ReadReq_accesses::0        173745                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       173745                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_avg_miss_latency::0 22884.969325                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency 19884.969325                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_hits::0            171463                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        171463                       # number of ReadReq hits
system.cpu05.icache.ReadReq_miss_latency     52223500                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_rate::0     0.013134                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_misses::0            2282                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         2282                       # number of ReadReq misses
system.cpu05.icache.ReadReq_mshr_miss_latency     45377500                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::0     0.013134                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_misses          2282                       # number of ReadReq MSHR misses
system.cpu05.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_refs               121.396317                       # Average number of references to valid blocks.
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.demand_accesses::0         173745                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       173745                       # number of demand (read+write) accesses
system.cpu05.icache.demand_avg_miss_latency::0 22884.969325                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency 19884.969325                       # average overall mshr miss latency
system.cpu05.icache.demand_hits::0             171463                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         171463                       # number of demand (read+write) hits
system.cpu05.icache.demand_miss_latency      52223500                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_rate::0      0.013134                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_misses::0             2282                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         2282                       # number of demand (read+write) misses
system.cpu05.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_miss_latency     45377500                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_rate::0     0.013134                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_misses           2282                       # number of demand (read+write) MSHR misses
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.occ_%::0                 1.000000                       # Average percentage of cache occupancy
system.cpu05.icache.occ_blocks::0          511.999879                       # Average occupied blocks per context
system.cpu05.icache.overall_accesses::0        173745                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       173745                       # number of overall (read+write) accesses
system.cpu05.icache.overall_avg_miss_latency::0 22884.969325                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency 19884.969325                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu05.icache.overall_hits::0            171463                       # number of overall hits
system.cpu05.icache.overall_hits::1                 0                       # number of overall hits
system.cpu05.icache.overall_hits::total        171463                       # number of overall hits
system.cpu05.icache.overall_miss_latency     52223500                       # number of overall miss cycles
system.cpu05.icache.overall_miss_rate::0     0.013134                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_misses::0            2282                       # number of overall misses
system.cpu05.icache.overall_misses::1               0                       # number of overall misses
system.cpu05.icache.overall_misses::total         2282                       # number of overall misses
system.cpu05.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_miss_latency     45377500                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_rate::0     0.013134                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_misses          2282                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu05.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.icache.replacements                 2281                       # number of replacements
system.cpu05.icache.sampled_refs                 2281                       # Sample count of references to valid blocks.
system.cpu05.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.icache.tagsinuse              511.999879                       # Cycle average of tags in use
system.cpu05.icache.total_refs                 276905                       # Total number of references to valid blocks.
system.cpu05.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.writebacks                      0                       # number of writebacks
system.cpu05.idle_fraction                   0.957833                       # Percentage of idle cycles
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.fetch_accesses                 28334                       # ITB accesses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_hits                     28250                       # ITB hits
system.cpu05.itb.fetch_misses                      84                       # ITB misses
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.kern.callpal::wripir                   1      0.17%      0.17% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  12      2.08%      2.25% # number of callpals executed
system.cpu05.kern.callpal::tbi                      1      0.17%      2.43% # number of callpals executed
system.cpu05.kern.callpal::swpipl                 499     86.48%     88.91% # number of callpals executed
system.cpu05.kern.callpal::rdps                    22      3.81%     92.72% # number of callpals executed
system.cpu05.kern.callpal::rdusp                    1      0.17%     92.89% # number of callpals executed
system.cpu05.kern.callpal::rti                     35      6.07%     98.96% # number of callpals executed
system.cpu05.kern.callpal::callsys                  6      1.04%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  577                       # number of callpals executed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.hwrei                      785                       # number of hwrei instructions executed
system.cpu05.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu05.kern.ipl_count::0                    221     39.82%     39.82% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                    11      1.98%     41.80% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                    10      1.80%     43.60% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   313     56.40%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                555                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                     221     48.79%     48.79% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                     11      2.43%     51.21% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                     10      2.21%     53.42% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                    211     46.58%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 453                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0            10114880500     98.99%     98.99% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22               3957500      0.04%     99.03% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30               6506000      0.06%     99.10% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31              92393000      0.90%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total        10217737000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.674121                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.mode_good::kernel                15                      
system.cpu05.kern.mode_good::user                  14                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch::kernel              48                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                14                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch_good::kernel     0.312500                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel        344045000     86.00%     86.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user           56018000     14.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu05.kern.syscall::2                        1    100.00%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    1                       # number of syscalls executed
system.cpu05.not_idle_fraction               0.042167                       # Percentage of non-idle cycles
system.cpu05.numCycles                       20433448                       # number of cpu cycles simulated
system.cpu05.num_insts                         173643                       # Number of instructions executed
system.cpu05.num_refs                           63647                       # Number of memory references
system.cpu06.dcache.LoadLockedReq_accesses::0          588                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total          588                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::0 14492.063492                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency 11492.063492                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_hits::0          525                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total          525                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_miss_latency       913000                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_rate::0     0.107143                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_misses::0           63                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           63                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency       724000                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::0     0.107143                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_misses           63                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.ReadReq_accesses::0         30410                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        30410                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_avg_miss_latency::0 18389.130435                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency 15389.130435                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_hits::0             28570                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         28570                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_miss_latency     33836000                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_rate::0     0.060506                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_misses::0            1840                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         1840                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_mshr_miss_latency     28316000                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::0     0.060506                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_misses          1840                       # number of ReadReq MSHR misses
system.cpu06.dcache.StoreCondReq_accesses::0          574                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total          574                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_avg_miss_latency::0 35569.343066                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency 34198.473282                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_hits::0          437                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total          437                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_miss_latency      4873000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_rate::0     0.238676                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_misses::0          137                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total          137                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_mshr_miss_latency      4480000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::0     0.228223                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_misses          131                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.WriteReq_accesses::0        18379                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        18379                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_avg_miss_latency::0 54597.222222                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency 51597.222222                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu06.dcache.WriteReq_hits::0            17335                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        17335                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_miss_latency     56999500                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_rate::0     0.056804                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_misses::0           1044                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         1044                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_mshr_miss_latency     53867500                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_rate::0     0.056804                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_misses         1044                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_uncacheable_latency      3101500                       # number of WriteReq MSHR uncacheable cycles
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_refs                63.415141                       # Average number of references to valid blocks.
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.demand_accesses::0          48789                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        48789                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_avg_miss_latency::0 31496.359223                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency 28496.359223                       # average overall mshr miss latency
system.cpu06.dcache.demand_hits::0              45905                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          45905                       # number of demand (read+write) hits
system.cpu06.dcache.demand_miss_latency      90835500                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_rate::0      0.059112                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_misses::0             2884                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         2884                       # number of demand (read+write) misses
system.cpu06.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_miss_latency     82183500                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_rate::0     0.059112                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_misses           2884                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dcache.occ_%::0                 0.888204                       # Average percentage of cache occupancy
system.cpu06.dcache.occ_blocks::0          909.520567                       # Average occupied blocks per context
system.cpu06.dcache.overall_accesses::0         48789                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        48789                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_avg_miss_latency::0 31496.359223                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency 28496.359223                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu06.dcache.overall_hits::0             45905                       # number of overall hits
system.cpu06.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu06.dcache.overall_hits::total         45905                       # number of overall hits
system.cpu06.dcache.overall_miss_latency     90835500                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_rate::0     0.059112                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_misses::0            2884                       # number of overall misses
system.cpu06.dcache.overall_misses::1               0                       # number of overall misses
system.cpu06.dcache.overall_misses::total         2884                       # number of overall misses
system.cpu06.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_miss_latency     82183500                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_rate::0     0.059112                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_misses          2884                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_uncacheable_latency      3101500                       # number of overall MSHR uncacheable cycles
system.cpu06.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.dcache.replacements                 2404                       # number of replacements
system.cpu06.dcache.sampled_refs                 2404                       # Sample count of references to valid blocks.
system.cpu06.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.dcache.tagsinuse              909.520567                       # Cycle average of tags in use
system.cpu06.dcache.total_refs                 152450                       # Total number of references to valid blocks.
system.cpu06.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.writebacks                    979                       # number of writebacks
system.cpu06.dtb.data_accesses                   2698                       # DTB accesses
system.cpu06.dtb.data_acv                          21                       # DTB access violations
system.cpu06.dtb.data_hits                      49320                       # DTB hits
system.cpu06.dtb.data_misses                      364                       # DTB misses
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.read_accesses                   1823                       # DTB read accesses
system.cpu06.dtb.read_acv                          12                       # DTB read access violations
system.cpu06.dtb.read_hits                      30452                       # DTB read hits
system.cpu06.dtb.read_misses                      326                       # DTB read misses
system.cpu06.dtb.write_accesses                   875                       # DTB write accesses
system.cpu06.dtb.write_acv                          9                       # DTB write access violations
system.cpu06.dtb.write_hits                     18868                       # DTB write hits
system.cpu06.dtb.write_misses                      38                       # DTB write misses
system.cpu06.icache.ReadReq_accesses::0        143806                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       143806                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_avg_miss_latency::0 18020.344288                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency 15020.344288                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_hits::0            142528                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        142528                       # number of ReadReq hits
system.cpu06.icache.ReadReq_miss_latency     23030000                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_rate::0     0.008887                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_misses::0            1278                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         1278                       # number of ReadReq misses
system.cpu06.icache.ReadReq_mshr_miss_latency     19196000                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::0     0.008887                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_misses          1278                       # number of ReadReq MSHR misses
system.cpu06.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_refs               216.586072                       # Average number of references to valid blocks.
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.demand_accesses::0         143806                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       143806                       # number of demand (read+write) accesses
system.cpu06.icache.demand_avg_miss_latency::0 18020.344288                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency 15020.344288                       # average overall mshr miss latency
system.cpu06.icache.demand_hits::0             142528                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         142528                       # number of demand (read+write) hits
system.cpu06.icache.demand_miss_latency      23030000                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_rate::0      0.008887                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_misses::0             1278                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         1278                       # number of demand (read+write) misses
system.cpu06.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_miss_latency     19196000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_rate::0     0.008887                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_misses           1278                       # number of demand (read+write) MSHR misses
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.occ_%::0                 0.998047                       # Average percentage of cache occupancy
system.cpu06.icache.occ_blocks::0                 511                       # Average occupied blocks per context
system.cpu06.icache.overall_accesses::0        143806                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       143806                       # number of overall (read+write) accesses
system.cpu06.icache.overall_avg_miss_latency::0 18020.344288                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency 15020.344288                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu06.icache.overall_hits::0            142528                       # number of overall hits
system.cpu06.icache.overall_hits::1                 0                       # number of overall hits
system.cpu06.icache.overall_hits::total        142528                       # number of overall hits
system.cpu06.icache.overall_miss_latency     23030000                       # number of overall miss cycles
system.cpu06.icache.overall_miss_rate::0     0.008887                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_misses::0            1278                       # number of overall misses
system.cpu06.icache.overall_misses::1               0                       # number of overall misses
system.cpu06.icache.overall_misses::total         1278                       # number of overall misses
system.cpu06.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_miss_latency     19196000                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_rate::0     0.008887                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_misses          1278                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu06.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.icache.replacements                 1278                       # number of replacements
system.cpu06.icache.sampled_refs                 1278                       # Sample count of references to valid blocks.
system.cpu06.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.icache.tagsinuse                     511                       # Cycle average of tags in use
system.cpu06.icache.total_refs                 276797                       # Total number of references to valid blocks.
system.cpu06.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.writebacks                      0                       # number of writebacks
system.cpu06.idle_fraction                   0.971085                       # Percentage of idle cycles
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.fetch_accesses                 26375                       # ITB accesses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_hits                     26250                       # ITB hits
system.cpu06.itb.fetch_misses                     125                       # ITB misses
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.kern.callpal::wripir                   1      0.21%      0.21% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  58     12.16%     12.37% # number of callpals executed
system.cpu06.kern.callpal::tbi                      4      0.84%     13.21% # number of callpals executed
system.cpu06.kern.callpal::swpipl                 292     61.22%     74.42% # number of callpals executed
system.cpu06.kern.callpal::rdps                    23      4.82%     79.25% # number of callpals executed
system.cpu06.kern.callpal::rti                     89     18.66%     97.90% # number of callpals executed
system.cpu06.kern.callpal::callsys                  9      1.89%     99.79% # number of callpals executed
system.cpu06.kern.callpal::imb                      1      0.21%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  477                       # number of callpals executed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.hwrei                     1009                       # number of hwrei instructions executed
system.cpu06.kern.inst.quiesce                     21                       # number of quiesce instructions executed
system.cpu06.kern.ipl_count::0                    148     36.72%     36.72% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                    11      2.73%     39.45% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                    11      2.73%     42.18% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   233     57.82%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                403                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     148     48.21%     48.21% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                     11      3.58%     51.79% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                     11      3.58%     55.37% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    137     44.63%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 307                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0            10676526500     99.39%     99.39% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22               3647500      0.03%     99.42% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30               7490000      0.07%     99.49% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31              54756000      0.51%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total        10742420000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.587983                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.mode_good::kernel                67                      
system.cpu06.kern.mode_good::user                  67                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch::kernel             147                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch_good::kernel     0.455782                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel      19514488000     99.87%     99.87% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user           25002000      0.13%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu06.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu06.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu06.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                    3                       # number of syscalls executed
system.cpu06.not_idle_fraction               0.028915                       # Percentage of non-idle cycles
system.cpu06.numCycles                       21484840                       # number of cpu cycles simulated
system.cpu06.num_insts                         143421                       # Number of instructions executed
system.cpu06.num_refs                           50482                       # Number of memory references
system.cpu07.dcache.LoadLockedReq_accesses::0         1879                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total         1879                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::0 12358.156028                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency  9358.156028                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_hits::0         1597                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total         1597                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_miss_latency      3485000                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_rate::0     0.150080                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_misses::0          282                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total          282                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency      2639000                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::0     0.150080                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_misses          282                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.ReadReq_accesses::0        101622                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total       101622                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_avg_miss_latency::0 16664.120642                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency 13664.120642                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_hits::0             96516                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         96516                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_miss_latency     85087000                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_rate::0     0.050245                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_misses::0            5106                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         5106                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_mshr_miss_latency     69769000                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::0     0.050245                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_misses          5106                       # number of ReadReq MSHR misses
system.cpu07.dcache.StoreCondReq_accesses::0         1858                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total         1858                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_avg_miss_latency::0 38364.583333                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency 35686.974790                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_hits::0         1378                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total         1378                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_miss_latency     18415000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_rate::0     0.258342                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_misses::0          480                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total          480                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_mshr_miss_latency     16987000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::0     0.256189                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_misses          476                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.WriteReq_accesses::0        78166                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total        78166                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_avg_miss_latency::0 52901.069519                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency 49901.069519                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu07.dcache.WriteReq_hits::0            72556                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total        72556                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_miss_latency    296775000                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_rate::0     0.071770                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_misses::0           5610                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         5610                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_mshr_miss_latency    279945000                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_rate::0     0.071770                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_misses         5610                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_uncacheable_latency      7617000                       # number of WriteReq MSHR uncacheable cycles
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_refs                19.976111                       # Average number of references to valid blocks.
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.demand_accesses::0         179788                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total       179788                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_avg_miss_latency::0 35634.751773                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency 32634.751773                       # average overall mshr miss latency
system.cpu07.dcache.demand_hits::0             169072                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total         169072                       # number of demand (read+write) hits
system.cpu07.dcache.demand_miss_latency     381862000                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_rate::0      0.059604                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_misses::0            10716                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total        10716                       # number of demand (read+write) misses
system.cpu07.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_miss_latency    349714000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_rate::0     0.059604                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_misses          10716                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dcache.occ_%::0                 0.875435                       # Average percentage of cache occupancy
system.cpu07.dcache.occ_blocks::0          896.445914                       # Average occupied blocks per context
system.cpu07.dcache.overall_accesses::0        179788                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total       179788                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_avg_miss_latency::0 35634.751773                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency 32634.751773                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu07.dcache.overall_hits::0            169072                       # number of overall hits
system.cpu07.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu07.dcache.overall_hits::total        169072                       # number of overall hits
system.cpu07.dcache.overall_miss_latency    381862000                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_rate::0     0.059604                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_misses::0           10716                       # number of overall misses
system.cpu07.dcache.overall_misses::1               0                       # number of overall misses
system.cpu07.dcache.overall_misses::total        10716                       # number of overall misses
system.cpu07.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_miss_latency    349714000                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_rate::0     0.059604                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_misses         10716                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_uncacheable_latency      7617000                       # number of overall MSHR uncacheable cycles
system.cpu07.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.dcache.replacements                 9000                       # number of replacements
system.cpu07.dcache.sampled_refs                 9000                       # Sample count of references to valid blocks.
system.cpu07.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.dcache.tagsinuse              896.445914                       # Cycle average of tags in use
system.cpu07.dcache.total_refs                 179785                       # Total number of references to valid blocks.
system.cpu07.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.writebacks                   5404                       # number of writebacks
system.cpu07.dtb.data_accesses                  49099                       # DTB accesses
system.cpu07.dtb.data_acv                          10                       # DTB access violations
system.cpu07.dtb.data_hits                     182817                       # DTB hits
system.cpu07.dtb.data_misses                      453                       # DTB misses
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.read_accesses                  33463                       # DTB read accesses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_hits                     102867                       # DTB read hits
system.cpu07.dtb.read_misses                      369                       # DTB read misses
system.cpu07.dtb.write_accesses                 15636                       # DTB write accesses
system.cpu07.dtb.write_acv                         10                       # DTB write access violations
system.cpu07.dtb.write_hits                     79950                       # DTB write hits
system.cpu07.dtb.write_misses                      84                       # DTB write misses
system.cpu07.icache.ReadReq_accesses::0        514954                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total       514954                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_avg_miss_latency::0 19588.555185                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency 16588.493388                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_hits::0            506863                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total        506863                       # number of ReadReq hits
system.cpu07.icache.ReadReq_miss_latency    158491000                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_rate::0     0.015712                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_misses::0            8091                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         8091                       # number of ReadReq misses
system.cpu07.icache.ReadReq_mshr_miss_latency    134217500                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::0     0.015712                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_misses          8091                       # number of ReadReq MSHR misses
system.cpu07.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_refs                66.341120                       # Average number of references to valid blocks.
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.demand_accesses::0         514954                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total       514954                       # number of demand (read+write) accesses
system.cpu07.icache.demand_avg_miss_latency::0 19588.555185                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency 16588.493388                       # average overall mshr miss latency
system.cpu07.icache.demand_hits::0             506863                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total         506863                       # number of demand (read+write) hits
system.cpu07.icache.demand_miss_latency     158491000                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_rate::0      0.015712                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_misses::0             8091                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         8091                       # number of demand (read+write) misses
system.cpu07.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_miss_latency    134217500                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_rate::0     0.015712                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_misses           8091                       # number of demand (read+write) MSHR misses
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu07.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu07.icache.overall_accesses::0        514954                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total       514954                       # number of overall (read+write) accesses
system.cpu07.icache.overall_avg_miss_latency::0 19588.555185                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency 16588.493388                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu07.icache.overall_hits::0            506863                       # number of overall hits
system.cpu07.icache.overall_hits::1                 0                       # number of overall hits
system.cpu07.icache.overall_hits::total        506863                       # number of overall hits
system.cpu07.icache.overall_miss_latency    158491000                       # number of overall miss cycles
system.cpu07.icache.overall_miss_rate::0     0.015712                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_misses::0            8091                       # number of overall misses
system.cpu07.icache.overall_misses::1               0                       # number of overall misses
system.cpu07.icache.overall_misses::total         8091                       # number of overall misses
system.cpu07.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_miss_latency    134217500                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_rate::0     0.015712                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_misses          8091                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu07.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.icache.replacements                 8091                       # number of replacements
system.cpu07.icache.sampled_refs                 8091                       # Sample count of references to valid blocks.
system.cpu07.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu07.icache.total_refs                 536766                       # Total number of references to valid blocks.
system.cpu07.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.writebacks                      0                       # number of writebacks
system.cpu07.idle_fraction                   0.884334                       # Percentage of idle cycles
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.fetch_accesses                160029                       # ITB accesses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_hits                    159699                       # ITB hits
system.cpu07.itb.fetch_misses                     330                       # ITB misses
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.kern.callpal::wripir                  33      2.52%      2.52% # number of callpals executed
system.cpu07.kern.callpal::swpctx                  67      5.11%      7.63% # number of callpals executed
system.cpu07.kern.callpal::tbi                      5      0.38%      8.02% # number of callpals executed
system.cpu07.kern.callpal::swpipl                 973     74.27%     82.29% # number of callpals executed
system.cpu07.kern.callpal::rdps                    24      1.83%     84.12% # number of callpals executed
system.cpu07.kern.callpal::wrusp                    1      0.08%     84.20% # number of callpals executed
system.cpu07.kern.callpal::rdusp                    1      0.08%     84.27% # number of callpals executed
system.cpu07.kern.callpal::rti                    123      9.39%     93.66% # number of callpals executed
system.cpu07.kern.callpal::callsys                 39      2.98%     96.64% # number of callpals executed
system.cpu07.kern.callpal::imb                      1      0.08%     96.72% # number of callpals executed
system.cpu07.kern.callpal::rdunique                42      3.21%     99.92% # number of callpals executed
system.cpu07.kern.callpal::wrunique                 1      0.08%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                 1310                       # number of callpals executed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.hwrei                     2124                       # number of hwrei instructions executed
system.cpu07.kern.inst.quiesce                     20                       # number of quiesce instructions executed
system.cpu07.kern.ipl_count::0                    493     44.14%     44.14% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                    11      0.98%     45.12% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                    10      0.90%     46.02% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                   603     53.98%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total               1117                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                     491     49.45%     49.45% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                     11      1.11%     50.55% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                     10      1.01%     51.56% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                    481     48.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                 993                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0            10589351500     98.56%     98.56% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22               4160000      0.04%     98.60% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30               7695500      0.07%     98.67% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31             142976000      1.33%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total        10744183000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                0.995943                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.797678                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.mode_good::kernel               100                      
system.cpu07.kern.mode_good::user                 100                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch::kernel             190                       # number of protection mode switches
system.cpu07.kern.mode_switch::user               100                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch_good::kernel     0.526316                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel      26463426000     98.95%     98.95% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user          280635000      1.05%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                     67                       # number of times the context was actually changed
system.cpu07.kern.syscall::2                        1      5.00%      5.00% # number of syscalls executed
system.cpu07.kern.syscall::4                        6     30.00%     35.00% # number of syscalls executed
system.cpu07.kern.syscall::17                       4     20.00%     55.00% # number of syscalls executed
system.cpu07.kern.syscall::54                       1      5.00%     60.00% # number of syscalls executed
system.cpu07.kern.syscall::71                       3     15.00%     75.00% # number of syscalls executed
system.cpu07.kern.syscall::74                       2     10.00%     85.00% # number of syscalls executed
system.cpu07.kern.syscall::144                      1      5.00%     90.00% # number of syscalls executed
system.cpu07.kern.syscall::256                      1      5.00%     95.00% # number of syscalls executed
system.cpu07.kern.syscall::257                      1      5.00%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                   20                       # number of syscalls executed
system.cpu07.not_idle_fraction               0.115666                       # Percentage of non-idle cycles
system.cpu07.numCycles                       21488366                       # number of cpu cycles simulated
system.cpu07.num_insts                         514491                       # Number of instructions executed
system.cpu07.num_refs                          184385                       # Number of memory references
system.cpu08.dcache.LoadLockedReq_accesses::0        37230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total        37230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::0  5016.122618                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency  2016.122618                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_hits::0         4543                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total         4543                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_miss_latency    163962000                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_rate::0     0.877975                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_misses::0        32687                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total        32687                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency     65901000                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::0     0.877975                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_misses        32687                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.ReadReq_accesses::0       1249882                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total      1249882                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_avg_miss_latency::0  6054.670988                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency  3054.670988                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_hits::0           1214397                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total       1214397                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_miss_latency    214850000                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_rate::0     0.028391                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_misses::0           35485                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total        35485                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_mshr_miss_latency    108395000                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::0     0.028391                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_misses         35485                       # number of ReadReq MSHR misses
system.cpu08.dcache.StoreCondReq_accesses::0        37213                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total        37213                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_avg_miss_latency::0  5066.450765                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency  2067.689393                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_hits::0         4482                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total         4482                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_miss_latency    165830000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_rate::0     0.879558                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_misses::0        32731                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total        32731                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_mshr_miss_latency     67661000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::0     0.879343                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_misses        32723                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.WriteReq_accesses::0       848138                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total       848138                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_avg_miss_latency::0  5899.537671                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency  2899.537671                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu08.dcache.WriteReq_hits::0           781735                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total       781735                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_miss_latency    391747000                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_rate::0     0.078293                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_misses::0          66403                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total        66403                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_mshr_miss_latency    192538000                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_rate::0     0.078293                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_misses        66403                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_uncacheable_latency     15819500                       # number of WriteReq MSHR uncacheable cycles
system.cpu08.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_refs                94.989300                       # Average number of references to valid blocks.
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.demand_accesses::0        2098020                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      2098020                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_avg_miss_latency::0  5953.566661                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency  2953.566661                       # average overall mshr miss latency
system.cpu08.dcache.demand_hits::0            1996132                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        1996132                       # number of demand (read+write) hits
system.cpu08.dcache.demand_miss_latency     606597000                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_rate::0      0.048564                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_misses::0           101888                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total       101888                       # number of demand (read+write) misses
system.cpu08.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_miss_latency    300933000                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_rate::0     0.048564                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_misses         101888                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dcache.occ_%::0                 0.718380                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_%::1                -0.001953                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_blocks::0          735.620863                       # Average occupied blocks per context
system.cpu08.dcache.occ_blocks::1                  -2                       # Average occupied blocks per context
system.cpu08.dcache.overall_accesses::0       2098020                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      2098020                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_avg_miss_latency::0  5953.566661                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency  2953.566661                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu08.dcache.overall_hits::0           1996132                       # number of overall hits
system.cpu08.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu08.dcache.overall_hits::total       1996132                       # number of overall hits
system.cpu08.dcache.overall_miss_latency    606597000                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_rate::0     0.048564                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_misses::0          101888                       # number of overall misses
system.cpu08.dcache.overall_misses::1               0                       # number of overall misses
system.cpu08.dcache.overall_misses::total       101888                       # number of overall misses
system.cpu08.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_miss_latency    300933000                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_rate::0     0.048564                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_misses        101888                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_uncacheable_latency     15819500                       # number of overall MSHR uncacheable cycles
system.cpu08.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.dcache.replacements                 3084                       # number of replacements
system.cpu08.dcache.sampled_refs                 3084                       # Sample count of references to valid blocks.
system.cpu08.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.dcache.tagsinuse              733.620863                       # Cycle average of tags in use
system.cpu08.dcache.total_refs                 292947                       # Total number of references to valid blocks.
system.cpu08.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.writebacks                   1175                       # number of writebacks
system.cpu08.dtb.data_accesses                2141960                       # DTB accesses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_hits                    2172357                       # DTB hits
system.cpu08.dtb.data_misses                       93                       # DTB misses
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.read_accesses                1266667                       # DTB read accesses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_hits                    1287001                       # DTB read hits
system.cpu08.dtb.read_misses                       82                       # DTB read misses
system.cpu08.dtb.write_accesses                875293                       # DTB write accesses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_hits                    885356                       # DTB write hits
system.cpu08.dtb.write_misses                      11                       # DTB write misses
system.cpu08.icache.ReadReq_accesses::0       4775948                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total      4775948                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_avg_miss_latency::0 22510.540184                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency 19510.540184                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_hits::0           4774430                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total       4774430                       # number of ReadReq hits
system.cpu08.icache.ReadReq_miss_latency     34171000                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_rate::0     0.000318                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_misses::0            1518                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         1518                       # number of ReadReq misses
system.cpu08.icache.ReadReq_mshr_miss_latency     29617000                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::0     0.000318                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_misses          1518                       # number of ReadReq MSHR misses
system.cpu08.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_refs              2769.621871                       # Average number of references to valid blocks.
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.demand_accesses::0        4775948                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total      4775948                       # number of demand (read+write) accesses
system.cpu08.icache.demand_avg_miss_latency::0 22510.540184                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency 19510.540184                       # average overall mshr miss latency
system.cpu08.icache.demand_hits::0            4774430                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total        4774430                       # number of demand (read+write) hits
system.cpu08.icache.demand_miss_latency      34171000                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_rate::0      0.000318                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_misses::0             1518                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         1518                       # number of demand (read+write) misses
system.cpu08.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_miss_latency     29617000                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_rate::0     0.000318                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_misses           1518                       # number of demand (read+write) MSHR misses
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu08.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu08.icache.overall_accesses::0       4775948                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total      4775948                       # number of overall (read+write) accesses
system.cpu08.icache.overall_avg_miss_latency::0 22510.540184                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency 19510.540184                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu08.icache.overall_hits::0           4774430                       # number of overall hits
system.cpu08.icache.overall_hits::1                 0                       # number of overall hits
system.cpu08.icache.overall_hits::total       4774430                       # number of overall hits
system.cpu08.icache.overall_miss_latency     34171000                       # number of overall miss cycles
system.cpu08.icache.overall_miss_rate::0     0.000318                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_misses::0            1518                       # number of overall misses
system.cpu08.icache.overall_misses::1               0                       # number of overall misses
system.cpu08.icache.overall_misses::total         1518                       # number of overall misses
system.cpu08.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_miss_latency     29617000                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_rate::0     0.000318                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_misses          1518                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu08.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.icache.replacements                 1518                       # number of replacements
system.cpu08.icache.sampled_refs                 1518                       # Sample count of references to valid blocks.
system.cpu08.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu08.icache.total_refs                4204286                       # Total number of references to valid blocks.
system.cpu08.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.writebacks                      0                       # number of writebacks
system.cpu08.idle_fraction                   0.280746                       # Percentage of idle cycles
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.fetch_accesses               4685647                       # ITB accesses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_hits                   4685608                       # ITB hits
system.cpu08.itb.fetch_misses                      39                       # ITB misses
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.kern.callpal::wripir                 111     22.29%     22.29% # number of callpals executed
system.cpu08.kern.callpal::swpctx                   9      1.81%     24.10% # number of callpals executed
system.cpu08.kern.callpal::swpipl                 288     57.83%     81.93% # number of callpals executed
system.cpu08.kern.callpal::rdps                    29      5.82%     87.75% # number of callpals executed
system.cpu08.kern.callpal::rti                     31      6.22%     93.98% # number of callpals executed
system.cpu08.kern.callpal::callsys                  6      1.20%     95.18% # number of callpals executed
system.cpu08.kern.callpal::rdunique                24      4.82%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                  498                       # number of callpals executed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.hwrei                      645                       # number of hwrei instructions executed
system.cpu08.kern.inst.quiesce                      6                       # number of quiesce instructions executed
system.cpu08.kern.ipl_count::0                    102     30.54%     30.54% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                    11      3.29%     33.83% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     4      1.20%     35.03% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   217     64.97%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                334                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                     102     47.22%     47.22% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                     11      5.09%     52.31% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      4      1.85%     54.17% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                     99     45.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 216                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0            10653132500     99.18%     99.18% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22               4694000      0.04%     99.23% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30               2778500      0.03%     99.25% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31              80375000      0.75%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total        10740980000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.456221                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.mode_good::kernel                25                      
system.cpu08.kern.mode_good::user                  25                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch::kernel              40                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                25                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch_good::kernel     0.625000                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel      18442643000     70.93%     70.93% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user         7556800000     29.07%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      9                       # number of times the context was actually changed
system.cpu08.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    1                       # number of syscalls executed
system.cpu08.not_idle_fraction               0.719254                       # Percentage of non-idle cycles
system.cpu08.numCycles                       21481960                       # number of cpu cycles simulated
system.cpu08.num_insts                        4775855                       # Number of instructions executed
system.cpu08.num_refs                         2172732                       # Number of memory references
system.cpu09.dcache.LoadLockedReq_accesses::0        33510                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total        33510                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::0  5022.725182                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency  2022.725182                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_hits::0          903                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total          903                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_miss_latency    163776000                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_rate::0     0.973053                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_misses::0        32607                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total        32607                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency     65955000                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::0     0.973053                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_misses        32607                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.ReadReq_accesses::0       1206594                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total      1206594                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_avg_miss_latency::0  5735.586706                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency  2735.586706                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_hits::0           1171210                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total       1171210                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_miss_latency    202948000                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_rate::0     0.029326                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_misses::0           35384                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total        35384                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_mshr_miss_latency     96796000                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::0     0.029326                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_misses         35384                       # number of ReadReq MSHR misses
system.cpu09.dcache.StoreCondReq_accesses::0        33502                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total        33502                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_avg_miss_latency::0  5153.874370                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency  2155.292607                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_hits::0          787                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total          787                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_miss_latency    168609000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_rate::0     0.976509                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_misses::0        32715                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total        32715                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_mshr_miss_latency     70491000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::0     0.976240                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_misses        32706                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.WriteReq_accesses::0       829891                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total       829891                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_avg_miss_latency::0  6004.368416                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency  3004.368416                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu09.dcache.WriteReq_hits::0           763162                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total       763162                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_miss_latency    400665500                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_rate::0     0.080407                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_misses::0          66729                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total        66729                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_mshr_miss_latency    200478500                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_rate::0     0.080407                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_misses        66729                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_uncacheable_latency      3763000                       # number of WriteReq MSHR uncacheable cycles
system.cpu09.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_refs               695.628580                       # Average number of references to valid blocks.
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.demand_accesses::0        2036485                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      2036485                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_avg_miss_latency::0  5911.230695                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency  2911.230695                       # average overall mshr miss latency
system.cpu09.dcache.demand_hits::0            1934372                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        1934372                       # number of demand (read+write) hits
system.cpu09.dcache.demand_miss_latency     603613500                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_rate::0      0.050142                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_misses::0           102113                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total       102113                       # number of demand (read+write) misses
system.cpu09.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_miss_latency    297274500                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_rate::0     0.050142                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_misses         102113                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dcache.occ_%::0                 0.679947                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_blocks::0          696.266213                       # Average occupied blocks per context
system.cpu09.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu09.dcache.overall_accesses::0       2036485                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      2036485                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_avg_miss_latency::0  5911.230695                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency  2911.230695                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu09.dcache.overall_hits::0           1934372                       # number of overall hits
system.cpu09.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu09.dcache.overall_hits::total       1934372                       # number of overall hits
system.cpu09.dcache.overall_miss_latency    603613500                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_rate::0     0.050142                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_misses::0          102113                       # number of overall misses
system.cpu09.dcache.overall_misses::1               0                       # number of overall misses
system.cpu09.dcache.overall_misses::total       102113                       # number of overall misses
system.cpu09.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_miss_latency    297274500                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_rate::0     0.050142                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_misses        102113                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_uncacheable_latency      3763000                       # number of overall MSHR uncacheable cycles
system.cpu09.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.dcache.replacements                 3247                       # number of replacements
system.cpu09.dcache.sampled_refs                 3247                       # Sample count of references to valid blocks.
system.cpu09.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.dcache.tagsinuse              695.266213                       # Cycle average of tags in use
system.cpu09.dcache.total_refs                2258706                       # Total number of references to valid blocks.
system.cpu09.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.writebacks                   1332                       # number of writebacks
system.cpu09.dtb.data_accesses                2037840                       # DTB accesses
system.cpu09.dtb.data_acv                          21                       # DTB access violations
system.cpu09.dtb.data_hits                    2102702                       # DTB hits
system.cpu09.dtb.data_misses                      415                       # DTB misses
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.read_accesses                1199126                       # DTB read accesses
system.cpu09.dtb.read_acv                          12                       # DTB read access violations
system.cpu09.dtb.read_hits                    1239429                       # DTB read hits
system.cpu09.dtb.read_misses                      371                       # DTB read misses
system.cpu09.dtb.write_accesses                838714                       # DTB write accesses
system.cpu09.dtb.write_acv                          9                       # DTB write access violations
system.cpu09.dtb.write_hits                    863273                       # DTB write hits
system.cpu09.dtb.write_misses                      44                       # DTB write misses
system.cpu09.icache.ReadReq_accesses::0       4423666                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total      4423666                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_avg_miss_latency::0 16795.049505                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency 13794.455446                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_hits::0           4421141                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total       4421141                       # number of ReadReq hits
system.cpu09.icache.ReadReq_miss_latency     42407500                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_rate::0     0.000571                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_misses::0            2525                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         2525                       # number of ReadReq misses
system.cpu09.icache.ReadReq_mshr_miss_latency     34831000                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::0     0.000571                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_misses          2525                       # number of ReadReq MSHR misses
system.cpu09.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_refs              2759.169394                       # Average number of references to valid blocks.
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.demand_accesses::0        4423666                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total      4423666                       # number of demand (read+write) accesses
system.cpu09.icache.demand_avg_miss_latency::0 16795.049505                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency 13794.455446                       # average overall mshr miss latency
system.cpu09.icache.demand_hits::0            4421141                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total        4421141                       # number of demand (read+write) hits
system.cpu09.icache.demand_miss_latency      42407500                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_rate::0      0.000571                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_misses::0             2525                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         2525                       # number of demand (read+write) misses
system.cpu09.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_miss_latency     34831000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_rate::0     0.000571                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_misses           2525                       # number of demand (read+write) MSHR misses
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.occ_%::0                 0.896224                       # Average percentage of cache occupancy
system.cpu09.icache.occ_blocks::0          458.866904                       # Average occupied blocks per context
system.cpu09.icache.overall_accesses::0       4423666                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total      4423666                       # number of overall (read+write) accesses
system.cpu09.icache.overall_avg_miss_latency::0 16795.049505                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency 13794.455446                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu09.icache.overall_hits::0           4421141                       # number of overall hits
system.cpu09.icache.overall_hits::1                 0                       # number of overall hits
system.cpu09.icache.overall_hits::total       4421141                       # number of overall hits
system.cpu09.icache.overall_miss_latency     42407500                       # number of overall miss cycles
system.cpu09.icache.overall_miss_rate::0     0.000571                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_misses::0            2525                       # number of overall misses
system.cpu09.icache.overall_misses::1               0                       # number of overall misses
system.cpu09.icache.overall_misses::total         2525                       # number of overall misses
system.cpu09.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_miss_latency     34831000                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_rate::0     0.000571                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_misses          2525                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu09.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.icache.replacements                 2444                       # number of replacements
system.cpu09.icache.sampled_refs                 2444                       # Sample count of references to valid blocks.
system.cpu09.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.icache.tagsinuse              458.866904                       # Cycle average of tags in use
system.cpu09.icache.total_refs                6743410                       # Total number of references to valid blocks.
system.cpu09.icache.warmup_cycle         2425105493000                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.writebacks                      0                       # number of writebacks
system.cpu09.idle_fraction                   0.320271                       # Percentage of idle cycles
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.fetch_accesses               4252839                       # ITB accesses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_hits                   4252686                       # ITB hits
system.cpu09.itb.fetch_misses                     153                       # ITB misses
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.kern.callpal::wripir                   1      0.16%      0.16% # number of callpals executed
system.cpu09.kern.callpal::swpctx                  75     12.02%     12.18% # number of callpals executed
system.cpu09.kern.callpal::tbi                      4      0.64%     12.82% # number of callpals executed
system.cpu09.kern.callpal::swpipl                 379     60.74%     73.56% # number of callpals executed
system.cpu09.kern.callpal::rdps                    23      3.69%     77.24% # number of callpals executed
system.cpu09.kern.callpal::rti                    105     16.83%     94.07% # number of callpals executed
system.cpu09.kern.callpal::callsys                 16      2.56%     96.63% # number of callpals executed
system.cpu09.kern.callpal::imb                      1      0.16%     96.79% # number of callpals executed
system.cpu09.kern.callpal::rdunique                20      3.21%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  624                       # number of callpals executed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.hwrei                     1241                       # number of hwrei instructions executed
system.cpu09.kern.inst.quiesce                     17                       # number of quiesce instructions executed
system.cpu09.kern.ipl_count::0                    193     37.70%     37.70% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                    11      2.15%     39.84% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                    18      3.52%     43.36% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   290     56.64%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                512                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                     193     48.13%     48.13% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                     11      2.74%     50.87% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                     18      4.49%     55.36% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                    179     44.64%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 401                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0            10605593500     98.71%     98.71% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22               4842500      0.05%     98.76% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30              12819000      0.12%     98.88% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31             120713000      1.12%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total        10743968000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.617241                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.mode_good::kernel                86                      
system.cpu09.kern.mode_good::user                  86                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch::kernel             180                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                86                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch_good::kernel     0.477778                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel     2418142300000     99.71%     99.71% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user         6947474000      0.29%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                     75                       # number of times the context was actually changed
system.cpu09.kern.syscall::1                        1     25.00%     25.00% # number of syscalls executed
system.cpu09.kern.syscall::6                        1     25.00%     50.00% # number of syscalls executed
system.cpu09.kern.syscall::48                       1     25.00%     75.00% # number of syscalls executed
system.cpu09.kern.syscall::59                       1     25.00%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                    4                       # number of syscalls executed
system.cpu09.not_idle_fraction               0.679729                       # Percentage of non-idle cycles
system.cpu09.numCycles                       21487936                       # number of cpu cycles simulated
system.cpu09.num_insts                        4423230                       # Number of instructions executed
system.cpu09.num_refs                         2104107                       # Number of memory references
system.cpu10.dcache.LoadLockedReq_accesses::0         1409                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total         1409                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::0 15657.894737                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency 12657.894737                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::0         1257                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total         1257                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_miss_latency      2380000                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_rate::0     0.107878                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_misses::0          152                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total          152                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency      1924000                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::0     0.107878                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_misses          152                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.ReadReq_accesses::0         89824                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        89824                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_avg_miss_latency::0 28620.079150                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency 25620.079150                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_hits::0             85023                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         85023                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_miss_latency    137405000                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_rate::0     0.053449                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_misses::0            4801                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         4801                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_mshr_miss_latency    123002000                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::0     0.053449                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_misses          4801                       # number of ReadReq MSHR misses
system.cpu10.dcache.StoreCondReq_accesses::0         1391                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total         1391                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_avg_miss_latency::0 41684.782609                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency 39142.857143                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::0         1115                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total         1115                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_miss_latency     11505000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_rate::0     0.198418                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_misses::0          276                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total          276                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency     10686000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::0     0.196262                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_misses          273                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.WriteReq_accesses::0        92492                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total        92492                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_avg_miss_latency::0 55451.282051                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency 52451.282051                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu10.dcache.WriteReq_hits::0            85277                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total        85277                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_miss_latency    400081000                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_rate::0     0.078007                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_misses::0           7215                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total         7215                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_mshr_miss_latency    378436000                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::0     0.078007                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_misses         7215                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_uncacheable_latency      4683500                       # number of WriteReq MSHR uncacheable cycles
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_refs               110.087096                       # Average number of references to valid blocks.
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.demand_accesses::0         182316                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total       182316                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_avg_miss_latency::0 44730.858855                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency 41730.858855                       # average overall mshr miss latency
system.cpu10.dcache.demand_hits::0             170300                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total         170300                       # number of demand (read+write) hits
system.cpu10.dcache.demand_miss_latency     537486000                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_rate::0      0.065908                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_misses::0            12016                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total        12016                       # number of demand (read+write) misses
system.cpu10.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_miss_latency    501438000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::0     0.065908                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_misses          12016                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dcache.occ_%::0                 0.608745                       # Average percentage of cache occupancy
system.cpu10.dcache.occ_blocks::0          623.354761                       # Average occupied blocks per context
system.cpu10.dcache.overall_accesses::0        182316                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total       182316                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_avg_miss_latency::0 44730.858855                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency 41730.858855                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu10.dcache.overall_hits::0            170300                       # number of overall hits
system.cpu10.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu10.dcache.overall_hits::total        170300                       # number of overall hits
system.cpu10.dcache.overall_miss_latency    537486000                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_rate::0     0.065908                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_misses::0           12016                       # number of overall misses
system.cpu10.dcache.overall_misses::1               0                       # number of overall misses
system.cpu10.dcache.overall_misses::total        12016                       # number of overall misses
system.cpu10.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_miss_latency    501438000                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_rate::0     0.065908                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_misses         12016                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_uncacheable_latency      4683500                       # number of overall MSHR uncacheable cycles
system.cpu10.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.dcache.replacements                10942                       # number of replacements
system.cpu10.dcache.sampled_refs                10942                       # Sample count of references to valid blocks.
system.cpu10.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.dcache.tagsinuse              623.354761                       # Cycle average of tags in use
system.cpu10.dcache.total_refs                1204573                       # Total number of references to valid blocks.
system.cpu10.dcache.warmup_cycle         2425412472000                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.writebacks                   6692                       # number of writebacks
system.cpu10.dtb.data_accesses                  49579                       # DTB accesses
system.cpu10.dtb.data_acv                           5                       # DTB access violations
system.cpu10.dtb.data_hits                     184609                       # DTB hits
system.cpu10.dtb.data_misses                      477                       # DTB misses
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.read_accesses                  34064                       # DTB read accesses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_hits                      90765                       # DTB read hits
system.cpu10.dtb.read_misses                      371                       # DTB read misses
system.cpu10.dtb.write_accesses                 15515                       # DTB write accesses
system.cpu10.dtb.write_acv                          5                       # DTB write access violations
system.cpu10.dtb.write_hits                     93844                       # DTB write hits
system.cpu10.dtb.write_misses                     106                       # DTB write misses
system.cpu10.icache.ReadReq_accesses::0        474858                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total       474858                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_avg_miss_latency::0 19115.291529                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency 16115.291529                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_hits::0            470313                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total        470313                       # number of ReadReq hits
system.cpu10.icache.ReadReq_miss_latency     86879000                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_rate::0     0.009571                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_misses::0            4545                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         4545                       # number of ReadReq misses
system.cpu10.icache.ReadReq_mshr_miss_latency     73244000                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::0     0.009571                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_misses          4545                       # number of ReadReq MSHR misses
system.cpu10.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_refs               640.754201                       # Average number of references to valid blocks.
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.demand_accesses::0         474858                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total       474858                       # number of demand (read+write) accesses
system.cpu10.icache.demand_avg_miss_latency::0 19115.291529                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency 16115.291529                       # average overall mshr miss latency
system.cpu10.icache.demand_hits::0             470313                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total         470313                       # number of demand (read+write) hits
system.cpu10.icache.demand_miss_latency      86879000                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_rate::0      0.009571                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_misses::0             4545                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         4545                       # number of demand (read+write) misses
system.cpu10.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_miss_latency     73244000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_rate::0     0.009571                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_misses           4545                       # number of demand (read+write) MSHR misses
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.occ_%::0                 0.859566                       # Average percentage of cache occupancy
system.cpu10.icache.occ_blocks::0          440.097548                       # Average occupied blocks per context
system.cpu10.icache.overall_accesses::0        474858                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total       474858                       # number of overall (read+write) accesses
system.cpu10.icache.overall_avg_miss_latency::0 19115.291529                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency 16115.291529                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu10.icache.overall_hits::0            470313                       # number of overall hits
system.cpu10.icache.overall_hits::1                 0                       # number of overall hits
system.cpu10.icache.overall_hits::total        470313                       # number of overall hits
system.cpu10.icache.overall_miss_latency     86879000                       # number of overall miss cycles
system.cpu10.icache.overall_miss_rate::0     0.009571                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_misses::0            4545                       # number of overall misses
system.cpu10.icache.overall_misses::1               0                       # number of overall misses
system.cpu10.icache.overall_misses::total         4545                       # number of overall misses
system.cpu10.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_miss_latency     73244000                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_rate::0     0.009571                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_misses          4545                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu10.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.icache.replacements                 4463                       # number of replacements
system.cpu10.icache.sampled_refs                 4463                       # Sample count of references to valid blocks.
system.cpu10.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.icache.tagsinuse              440.097548                       # Cycle average of tags in use
system.cpu10.icache.total_refs                2859686                       # Total number of references to valid blocks.
system.cpu10.icache.warmup_cycle         2425272833000                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.writebacks                      0                       # number of writebacks
system.cpu10.idle_fraction                   0.880899                       # Percentage of idle cycles
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.fetch_accesses                165306                       # ITB accesses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_hits                    165154                       # ITB hits
system.cpu10.itb.fetch_misses                     152                       # ITB misses
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.kern.callpal::wripir                  15      1.92%      1.92% # number of callpals executed
system.cpu10.kern.callpal::swpctx                  53      6.77%      8.68% # number of callpals executed
system.cpu10.kern.callpal::swpipl                 554     70.75%     79.44% # number of callpals executed
system.cpu10.kern.callpal::rdps                    23      2.94%     82.38% # number of callpals executed
system.cpu10.kern.callpal::wrusp                    1      0.13%     82.50% # number of callpals executed
system.cpu10.kern.callpal::rti                    120     15.33%     97.83% # number of callpals executed
system.cpu10.kern.callpal::callsys                 15      1.92%     99.74% # number of callpals executed
system.cpu10.kern.callpal::imb                      2      0.26%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                  783                       # number of callpals executed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.hwrei                     1438                       # number of hwrei instructions executed
system.cpu10.kern.inst.quiesce                     19                       # number of quiesce instructions executed
system.cpu10.kern.ipl_count::0                    297     42.73%     42.73% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                    11      1.58%     44.32% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                    10      1.44%     45.76% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                   377     54.24%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                695                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                     295     49.08%     49.08% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                     11      1.83%     50.92% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                     10      1.66%     52.58% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                    285     47.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                 601                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0            11228975500     99.19%     99.19% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22               3465500      0.03%     99.22% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30               6068000      0.05%     99.27% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31              82454000      0.73%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total        11320963000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                0.993266                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.755968                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.mode_good::kernel                96                      
system.cpu10.kern.mode_good::user                  97                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch::kernel             172                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                97                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch_good::kernel     0.558140                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel     2426061995000     99.99%     99.99% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user          302021000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu10.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu10.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu10.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu10.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu10.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu10.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu10.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu10.kern.syscall::total                   12                       # number of syscalls executed
system.cpu10.not_idle_fraction               0.119101                       # Percentage of non-idle cycles
system.cpu10.numCycles                       22643894                       # number of cpu cycles simulated
system.cpu10.num_insts                         474375                       # Number of instructions executed
system.cpu10.num_refs                          185910                       # Number of memory references
system.cpu11.dcache.LoadLockedReq_accesses::0           98                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           98                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::0 16074.074074                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency 13074.074074                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::0           71                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           71                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_miss_latency       434000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_rate::0     0.275510                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_misses::0           27                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           27                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency       353000                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::0     0.275510                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_misses           27                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.ReadReq_accesses::0          6999                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total         6999                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_avg_miss_latency::0 12980.707395                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency  9980.707395                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_hits::0              6688                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total          6688                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_miss_latency      4037000                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_rate::0     0.044435                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_misses::0             311                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total          311                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_mshr_miss_latency      3104000                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::0     0.044435                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_misses           311                       # number of ReadReq MSHR misses
system.cpu11.dcache.StoreCondReq_accesses::0           90                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           90                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_avg_miss_latency::0 17863.636364                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency        16650                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::0           46                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           46                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_miss_latency       786000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_rate::0     0.488889                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_misses::0           44                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           44                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency       666000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::0     0.444444                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_misses           40                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.WriteReq_accesses::0         3314                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         3314                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_avg_miss_latency::0 52568.181818                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency 49568.181818                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu11.dcache.WriteReq_hits::0             3270                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         3270                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_miss_latency      2313000                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_rate::0     0.013277                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_misses::0             44                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total           44                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_mshr_miss_latency      2181000                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::0     0.013277                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_misses           44                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_uncacheable_latency      2825000                       # number of WriteReq MSHR uncacheable cycles
system.cpu11.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_refs                16.088050                       # Average number of references to valid blocks.
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.demand_accesses::0          10313                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        10313                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_avg_miss_latency::0 17887.323944                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency 14887.323944                       # average overall mshr miss latency
system.cpu11.dcache.demand_hits::0               9958                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total           9958                       # number of demand (read+write) hits
system.cpu11.dcache.demand_miss_latency       6350000                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_rate::0      0.034423                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_misses::0              355                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total          355                       # number of demand (read+write) misses
system.cpu11.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_miss_latency      5285000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::0     0.034423                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_misses            355                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dcache.occ_%::0                 0.546056                       # Average percentage of cache occupancy
system.cpu11.dcache.occ_blocks::0          559.160957                       # Average occupied blocks per context
system.cpu11.dcache.overall_accesses::0         10313                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        10313                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_avg_miss_latency::0 17887.323944                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency 14887.323944                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu11.dcache.overall_hits::0              9958                       # number of overall hits
system.cpu11.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu11.dcache.overall_hits::total          9958                       # number of overall hits
system.cpu11.dcache.overall_miss_latency      6350000                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_rate::0     0.034423                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_misses::0             355                       # number of overall misses
system.cpu11.dcache.overall_misses::1               0                       # number of overall misses
system.cpu11.dcache.overall_misses::total          355                       # number of overall misses
system.cpu11.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_miss_latency      5285000                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_rate::0     0.034423                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_misses           355                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_uncacheable_latency      2825000                       # number of overall MSHR uncacheable cycles
system.cpu11.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.dcache.replacements                  159                       # number of replacements
system.cpu11.dcache.sampled_refs                  159                       # Sample count of references to valid blocks.
system.cpu11.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.dcache.tagsinuse              559.160957                       # Cycle average of tags in use
system.cpu11.dcache.total_refs                   2558                       # Total number of references to valid blocks.
system.cpu11.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.writebacks                     28                       # number of writebacks
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_hits                      10522                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_hits                       7097                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_hits                      3425                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.icache.ReadReq_accesses::0         33554                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        33554                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_avg_miss_latency::0 17492.753623                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency 14492.753623                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_hits::0             33485                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         33485                       # number of ReadReq hits
system.cpu11.icache.ReadReq_miss_latency      1207000                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_rate::0     0.002056                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_misses::0              69                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu11.icache.ReadReq_mshr_miss_latency      1000000                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::0     0.002056                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_misses            69                       # number of ReadReq MSHR misses
system.cpu11.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_refs                66.637681                       # Average number of references to valid blocks.
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.demand_accesses::0          33554                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        33554                       # number of demand (read+write) accesses
system.cpu11.icache.demand_avg_miss_latency::0 17492.753623                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency 14492.753623                       # average overall mshr miss latency
system.cpu11.icache.demand_hits::0              33485                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          33485                       # number of demand (read+write) hits
system.cpu11.icache.demand_miss_latency       1207000                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_rate::0      0.002056                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_misses::0               69                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           69                       # number of demand (read+write) misses
system.cpu11.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_miss_latency      1000000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_rate::0     0.002056                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_misses             69                       # number of demand (read+write) MSHR misses
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu11.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu11.icache.overall_accesses::0         33554                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        33554                       # number of overall (read+write) accesses
system.cpu11.icache.overall_avg_miss_latency::0 17492.753623                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency 14492.753623                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu11.icache.overall_hits::0             33485                       # number of overall hits
system.cpu11.icache.overall_hits::1                 0                       # number of overall hits
system.cpu11.icache.overall_hits::total         33485                       # number of overall hits
system.cpu11.icache.overall_miss_latency      1207000                       # number of overall miss cycles
system.cpu11.icache.overall_miss_rate::0     0.002056                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_misses::0              69                       # number of overall misses
system.cpu11.icache.overall_misses::1               0                       # number of overall misses
system.cpu11.icache.overall_misses::total           69                       # number of overall misses
system.cpu11.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_miss_latency      1000000                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_rate::0     0.002056                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_misses            69                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu11.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.icache.replacements                   69                       # number of replacements
system.cpu11.icache.sampled_refs                   69                       # Sample count of references to valid blocks.
system.cpu11.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu11.icache.total_refs                   4598                       # Total number of references to valid blocks.
system.cpu11.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.writebacks                      0                       # number of writebacks
system.cpu11.idle_fraction                   0.994886                       # Percentage of idle cycles
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.fetch_accesses                  3268                       # ITB accesses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_hits                      3268                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.kern.callpal::swpipl                 169     79.72%     79.72% # number of callpals executed
system.cpu11.kern.callpal::rdps                    22     10.38%     90.09% # number of callpals executed
system.cpu11.kern.callpal::rti                     21      9.91%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                  212                       # number of callpals executed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.hwrei                      233                       # number of hwrei instructions executed
system.cpu11.kern.inst.quiesce                     21                       # number of quiesce instructions executed
system.cpu11.kern.ipl_count::0                     54     25.59%     25.59% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                    11      5.21%     30.81% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                    10      4.74%     35.55% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                   136     64.45%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                211                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                      54     45.38%     45.38% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                     11      9.24%     54.62% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                     10      8.40%     63.03% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                     44     36.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                 119                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0            10716816000     99.72%     99.72% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22               3463000      0.03%     99.76% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30               6980000      0.06%     99.82% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31              19261000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total        10746520000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.323529                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch::kernel              21                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.not_idle_fraction               0.005114                       # Percentage of non-idle cycles
system.cpu11.numCycles                       21493040                       # number of cpu cycles simulated
system.cpu11.num_insts                          33554                       # Number of instructions executed
system.cpu11.num_refs                           10563                       # Number of memory references
system.cpu12.dcache.LoadLockedReq_accesses::0          113                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          113                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::0 16969.696970                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency 13969.696970                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::0           80                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           80                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_miss_latency       560000                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_rate::0     0.292035                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_misses::0           33                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           33                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency       461000                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::0     0.292035                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_misses           33                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.ReadReq_accesses::0          7127                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total         7127                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_avg_miss_latency::0 15909.090909                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency 12909.090909                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_hits::0              6819                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total          6819                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_miss_latency      4900000                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_rate::0     0.043216                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_misses::0             308                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total          308                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_mshr_miss_latency      3976000                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::0     0.043216                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_misses           308                       # number of ReadReq MSHR misses
system.cpu12.dcache.StoreCondReq_accesses::0           96                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           96                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_avg_miss_latency::0        16400                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency 16523.809524                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::0           46                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           46                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_miss_latency       820000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_rate::0     0.520833                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_misses::0           50                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           50                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency       694000                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::0     0.437500                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_misses           42                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.WriteReq_accesses::0         3314                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         3314                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_avg_miss_latency::0 50468.750000                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency 47468.750000                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu12.dcache.WriteReq_hits::0             3282                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         3282                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_miss_latency      1615000                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_rate::0     0.009656                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_misses::0             32                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_mshr_miss_latency      1519000                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::0     0.009656                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_misses           32                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_uncacheable_latency      2811000                       # number of WriteReq MSHR uncacheable cycles
system.cpu12.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_refs               120.186992                       # Average number of references to valid blocks.
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.demand_accesses::0          10441                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        10441                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_avg_miss_latency::0 19161.764706                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency 16161.764706                       # average overall mshr miss latency
system.cpu12.dcache.demand_hits::0              10101                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          10101                       # number of demand (read+write) hits
system.cpu12.dcache.demand_miss_latency       6515000                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_rate::0      0.032564                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_misses::0              340                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total          340                       # number of demand (read+write) misses
system.cpu12.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_miss_latency      5495000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::0     0.032564                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_misses            340                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dcache.occ_%::0                 0.575248                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_blocks::0          589.054112                       # Average occupied blocks per context
system.cpu12.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu12.dcache.overall_accesses::0         10441                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        10441                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_avg_miss_latency::0 19161.764706                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency 16161.764706                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu12.dcache.overall_hits::0             10101                       # number of overall hits
system.cpu12.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu12.dcache.overall_hits::total         10101                       # number of overall hits
system.cpu12.dcache.overall_miss_latency      6515000                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_rate::0     0.032564                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_misses::0             340                       # number of overall misses
system.cpu12.dcache.overall_misses::1               0                       # number of overall misses
system.cpu12.dcache.overall_misses::total          340                       # number of overall misses
system.cpu12.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_miss_latency      5495000                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_rate::0     0.032564                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_misses           340                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_uncacheable_latency      2811000                       # number of overall MSHR uncacheable cycles
system.cpu12.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.dcache.replacements                  123                       # number of replacements
system.cpu12.dcache.sampled_refs                  123                       # Sample count of references to valid blocks.
system.cpu12.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.dcache.tagsinuse              588.054112                       # Cycle average of tags in use
system.cpu12.dcache.total_refs                  14783                       # Total number of references to valid blocks.
system.cpu12.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.writebacks                     21                       # number of writebacks
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_hits                      10671                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_hits                       7240                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_hits                      3431                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.icache.ReadReq_accesses::0         33873                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        33873                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_avg_miss_latency::0 18188.405797                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency 15188.405797                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_hits::0             33804                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         33804                       # number of ReadReq hits
system.cpu12.icache.ReadReq_miss_latency      1255000                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_rate::0     0.002037                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_misses::0              69                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu12.icache.ReadReq_mshr_miss_latency      1048000                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::0     0.002037                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_misses            69                       # number of ReadReq MSHR misses
system.cpu12.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_refs                66.637681                       # Average number of references to valid blocks.
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.demand_accesses::0          33873                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        33873                       # number of demand (read+write) accesses
system.cpu12.icache.demand_avg_miss_latency::0 18188.405797                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency 15188.405797                       # average overall mshr miss latency
system.cpu12.icache.demand_hits::0              33804                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          33804                       # number of demand (read+write) hits
system.cpu12.icache.demand_miss_latency       1255000                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_rate::0      0.002037                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_misses::0               69                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           69                       # number of demand (read+write) misses
system.cpu12.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_miss_latency      1048000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_rate::0     0.002037                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_misses             69                       # number of demand (read+write) MSHR misses
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu12.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu12.icache.overall_accesses::0         33873                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        33873                       # number of overall (read+write) accesses
system.cpu12.icache.overall_avg_miss_latency::0 18188.405797                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency 15188.405797                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu12.icache.overall_hits::0             33804                       # number of overall hits
system.cpu12.icache.overall_hits::1                 0                       # number of overall hits
system.cpu12.icache.overall_hits::total         33804                       # number of overall hits
system.cpu12.icache.overall_miss_latency      1255000                       # number of overall miss cycles
system.cpu12.icache.overall_miss_rate::0     0.002037                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_misses::0              69                       # number of overall misses
system.cpu12.icache.overall_misses::1               0                       # number of overall misses
system.cpu12.icache.overall_misses::total           69                       # number of overall misses
system.cpu12.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_miss_latency      1048000                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_rate::0     0.002037                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_misses            69                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu12.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.icache.replacements                   69                       # number of replacements
system.cpu12.icache.sampled_refs                   69                       # Sample count of references to valid blocks.
system.cpu12.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu12.icache.total_refs                   4598                       # Total number of references to valid blocks.
system.cpu12.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.writebacks                      0                       # number of writebacks
system.cpu12.idle_fraction                   0.994809                       # Percentage of idle cycles
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.fetch_accesses                  3268                       # ITB accesses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_hits                      3268                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.kern.callpal::swpipl                 169     79.72%     79.72% # number of callpals executed
system.cpu12.kern.callpal::rdps                    22     10.38%     90.09% # number of callpals executed
system.cpu12.kern.callpal::rti                     21      9.91%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                  212                       # number of callpals executed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.hwrei                      233                       # number of hwrei instructions executed
system.cpu12.kern.inst.quiesce                     21                       # number of quiesce instructions executed
system.cpu12.kern.ipl_count::0                     54     25.59%     25.59% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                    11      5.21%     30.81% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                    10      4.74%     35.55% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                   136     64.45%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                211                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                      54     45.38%     45.38% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                     11      9.24%     54.62% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                     10      8.40%     63.03% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                     44     36.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                 119                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0            10719654000     99.73%     99.73% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22               3065000      0.03%     99.76% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30               6706000      0.06%     99.82% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31              18830000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total        10748255000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.323529                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch::kernel              21                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.not_idle_fraction               0.005191                       # Percentage of non-idle cycles
system.cpu12.numCycles                       21496510                       # number of cpu cycles simulated
system.cpu12.num_insts                          33873                       # Number of instructions executed
system.cpu12.num_refs                           10712                       # Number of memory references
system.cpu13.dcache.LoadLockedReq_accesses::0          103                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          103                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::0 14241.379310                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency 11241.379310                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::0           74                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           74                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_miss_latency       413000                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_rate::0     0.281553                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_misses::0           29                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           29                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency       326000                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::0     0.281553                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_misses           29                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.ReadReq_accesses::0          7040                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total         7040                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_avg_miss_latency::0 14152.173913                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency 11152.173913                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_hits::0              6764                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total          6764                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_miss_latency      3906000                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_rate::0     0.039205                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_misses::0             276                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total          276                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_mshr_miss_latency      3078000                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::0     0.039205                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_misses           276                       # number of ReadReq MSHR misses
system.cpu13.dcache.StoreCondReq_accesses::0           91                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           91                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_avg_miss_latency::0        17200                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency 15428.571429                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::0           46                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           46                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_miss_latency       774000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_rate::0     0.494505                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_misses::0           45                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           45                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency       648000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::0     0.461538                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_misses           42                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.WriteReq_accesses::0         3314                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         3314                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_avg_miss_latency::0        51750                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency        48750                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu13.dcache.WriteReq_hits::0             3282                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         3282                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_miss_latency      1656000                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_rate::0     0.009656                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_misses::0             32                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_mshr_miss_latency      1560000                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::0     0.009656                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_misses           32                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_uncacheable_latency      2798000                       # number of WriteReq MSHR uncacheable cycles
system.cpu13.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_refs                12.453782                       # Average number of references to valid blocks.
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.demand_accesses::0          10354                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        10354                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_avg_miss_latency::0 18058.441558                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency 15058.441558                       # average overall mshr miss latency
system.cpu13.dcache.demand_hits::0              10046                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          10046                       # number of demand (read+write) hits
system.cpu13.dcache.demand_miss_latency       5562000                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_rate::0      0.029747                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_misses::0              308                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total          308                       # number of demand (read+write) misses
system.cpu13.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_miss_latency      4638000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::0     0.029747                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_misses            308                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dcache.occ_%::0                 0.566337                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_blocks::0          579.929056                       # Average occupied blocks per context
system.cpu13.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu13.dcache.overall_accesses::0         10354                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        10354                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_avg_miss_latency::0 18058.441558                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency 15058.441558                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu13.dcache.overall_hits::0             10046                       # number of overall hits
system.cpu13.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu13.dcache.overall_hits::total         10046                       # number of overall hits
system.cpu13.dcache.overall_miss_latency      5562000                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_rate::0     0.029747                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_misses::0             308                       # number of overall misses
system.cpu13.dcache.overall_misses::1               0                       # number of overall misses
system.cpu13.dcache.overall_misses::total          308                       # number of overall misses
system.cpu13.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_miss_latency      4638000                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_rate::0     0.029747                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_misses           308                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_uncacheable_latency      2798000                       # number of overall MSHR uncacheable cycles
system.cpu13.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.dcache.replacements                  119                       # number of replacements
system.cpu13.dcache.sampled_refs                  119                       # Sample count of references to valid blocks.
system.cpu13.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.dcache.tagsinuse              578.929056                       # Cycle average of tags in use
system.cpu13.dcache.total_refs                   1482                       # Total number of references to valid blocks.
system.cpu13.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.writebacks                     18                       # number of writebacks
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_hits                      10569                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_hits                       7143                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_hits                      3426                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.icache.ReadReq_accesses::0         33654                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        33654                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_avg_miss_latency::0 18028.985507                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency 15028.985507                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_hits::0             33585                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         33585                       # number of ReadReq hits
system.cpu13.icache.ReadReq_miss_latency      1244000                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_rate::0     0.002050                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_misses::0              69                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu13.icache.ReadReq_mshr_miss_latency      1037000                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::0     0.002050                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_misses            69                       # number of ReadReq MSHR misses
system.cpu13.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_refs                66.637681                       # Average number of references to valid blocks.
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.demand_accesses::0          33654                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        33654                       # number of demand (read+write) accesses
system.cpu13.icache.demand_avg_miss_latency::0 18028.985507                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency 15028.985507                       # average overall mshr miss latency
system.cpu13.icache.demand_hits::0              33585                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          33585                       # number of demand (read+write) hits
system.cpu13.icache.demand_miss_latency       1244000                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_rate::0      0.002050                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_misses::0               69                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           69                       # number of demand (read+write) misses
system.cpu13.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_miss_latency      1037000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_rate::0     0.002050                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_misses             69                       # number of demand (read+write) MSHR misses
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu13.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu13.icache.overall_accesses::0         33654                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        33654                       # number of overall (read+write) accesses
system.cpu13.icache.overall_avg_miss_latency::0 18028.985507                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency 15028.985507                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu13.icache.overall_hits::0             33585                       # number of overall hits
system.cpu13.icache.overall_hits::1                 0                       # number of overall hits
system.cpu13.icache.overall_hits::total         33585                       # number of overall hits
system.cpu13.icache.overall_miss_latency      1244000                       # number of overall miss cycles
system.cpu13.icache.overall_miss_rate::0     0.002050                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_misses::0              69                       # number of overall misses
system.cpu13.icache.overall_misses::1               0                       # number of overall misses
system.cpu13.icache.overall_misses::total           69                       # number of overall misses
system.cpu13.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_miss_latency      1037000                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_rate::0     0.002050                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_misses            69                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu13.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.icache.replacements                   69                       # number of replacements
system.cpu13.icache.sampled_refs                   69                       # Sample count of references to valid blocks.
system.cpu13.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu13.icache.total_refs                   4598                       # Total number of references to valid blocks.
system.cpu13.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.writebacks                      0                       # number of writebacks
system.cpu13.idle_fraction                   0.994944                       # Percentage of idle cycles
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.fetch_accesses                  3268                       # ITB accesses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_hits                      3268                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.kern.callpal::swpipl                 169     79.72%     79.72% # number of callpals executed
system.cpu13.kern.callpal::rdps                    22     10.38%     90.09% # number of callpals executed
system.cpu13.kern.callpal::rti                     21      9.91%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                  212                       # number of callpals executed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.hwrei                      233                       # number of hwrei instructions executed
system.cpu13.kern.inst.quiesce                     21                       # number of quiesce instructions executed
system.cpu13.kern.ipl_count::0                     54     25.59%     25.59% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                    11      5.21%     30.81% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                    10      4.74%     35.55% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                   136     64.45%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                211                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                      54     45.38%     45.38% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                     11      9.24%     54.62% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                     10      8.40%     63.03% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                     44     36.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                 119                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0            10718766000     99.74%     99.74% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22               3052000      0.03%     99.76% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30               6505000      0.06%     99.82% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31              18836000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total        10747159000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.323529                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch::kernel              21                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.not_idle_fraction               0.005056                       # Percentage of non-idle cycles
system.cpu13.numCycles                       21494318                       # number of cpu cycles simulated
system.cpu13.num_insts                          33654                       # Number of instructions executed
system.cpu13.num_refs                           10610                       # Number of memory references
system.cpu14.dcache.LoadLockedReq_accesses::0           92                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           92                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::0         9000                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency         6000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::0           68                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           68                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_miss_latency       216000                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_rate::0     0.260870                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_misses::0           24                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           24                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency       144000                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::0     0.260870                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_misses           24                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.ReadReq_accesses::0          6916                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total         6916                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_avg_miss_latency::0 12216.216216                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency  9216.216216                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_hits::0              6657                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total          6657                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_miss_latency      3164000                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_rate::0     0.037449                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_misses::0             259                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total          259                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_mshr_miss_latency      2387000                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::0     0.037449                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_misses           259                       # number of ReadReq MSHR misses
system.cpu14.dcache.StoreCondReq_accesses::0           87                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           87                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_avg_miss_latency::0        23560                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency 22608.695652                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::0           37                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           37                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_miss_latency      1178000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_rate::0     0.574713                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_misses::0           50                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total           50                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency      1040000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::0     0.528736                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_misses           46                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.WriteReq_accesses::0         3314                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         3314                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_avg_miss_latency::0 52446.808511                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency 49446.808511                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu14.dcache.WriteReq_hits::0             3267                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         3267                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_miss_latency      2465000                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_rate::0     0.014182                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_misses::0             47                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total           47                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_mshr_miss_latency      2324000                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::0     0.014182                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_misses           47                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_uncacheable_latency      2784000                       # number of WriteReq MSHR uncacheable cycles
system.cpu14.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_refs                28.637168                       # Average number of references to valid blocks.
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.demand_accesses::0          10230                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        10230                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_avg_miss_latency::0 18395.424837                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency 15395.424837                       # average overall mshr miss latency
system.cpu14.dcache.demand_hits::0               9924                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           9924                       # number of demand (read+write) hits
system.cpu14.dcache.demand_miss_latency       5629000                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_rate::0      0.029912                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_misses::0              306                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total          306                       # number of demand (read+write) misses
system.cpu14.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_miss_latency      4711000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::0     0.029912                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_misses            306                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dcache.occ_%::0                 0.570111                       # Average percentage of cache occupancy
system.cpu14.dcache.occ_blocks::0          583.793589                       # Average occupied blocks per context
system.cpu14.dcache.overall_accesses::0         10230                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        10230                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_avg_miss_latency::0 18395.424837                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency 15395.424837                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu14.dcache.overall_hits::0              9924                       # number of overall hits
system.cpu14.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu14.dcache.overall_hits::total          9924                       # number of overall hits
system.cpu14.dcache.overall_miss_latency      5629000                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_rate::0     0.029912                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_misses::0             306                       # number of overall misses
system.cpu14.dcache.overall_misses::1               0                       # number of overall misses
system.cpu14.dcache.overall_misses::total          306                       # number of overall misses
system.cpu14.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_miss_latency      4711000                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_rate::0     0.029912                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_misses           306                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_uncacheable_latency      2784000                       # number of overall MSHR uncacheable cycles
system.cpu14.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.dcache.replacements                  113                       # number of replacements
system.cpu14.dcache.sampled_refs                  113                       # Sample count of references to valid blocks.
system.cpu14.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.dcache.tagsinuse              583.793589                       # Cycle average of tags in use
system.cpu14.dcache.total_refs                   3236                       # Total number of references to valid blocks.
system.cpu14.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.writebacks                     12                       # number of writebacks
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_hits                      10430                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_hits                       7008                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_hits                      3422                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.icache.ReadReq_accesses::0         33361                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        33361                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_avg_miss_latency::0 18202.898551                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency 15202.898551                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_hits::0             33292                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         33292                       # number of ReadReq hits
system.cpu14.icache.ReadReq_miss_latency      1256000                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_rate::0     0.002068                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_misses::0              69                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu14.icache.ReadReq_mshr_miss_latency      1049000                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::0     0.002068                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_misses            69                       # number of ReadReq MSHR misses
system.cpu14.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_refs                66.637681                       # Average number of references to valid blocks.
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.demand_accesses::0          33361                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        33361                       # number of demand (read+write) accesses
system.cpu14.icache.demand_avg_miss_latency::0 18202.898551                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency 15202.898551                       # average overall mshr miss latency
system.cpu14.icache.demand_hits::0              33292                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          33292                       # number of demand (read+write) hits
system.cpu14.icache.demand_miss_latency       1256000                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_rate::0      0.002068                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_misses::0               69                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           69                       # number of demand (read+write) misses
system.cpu14.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_miss_latency      1049000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_rate::0     0.002068                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_misses             69                       # number of demand (read+write) MSHR misses
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu14.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu14.icache.overall_accesses::0         33361                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        33361                       # number of overall (read+write) accesses
system.cpu14.icache.overall_avg_miss_latency::0 18202.898551                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency 15202.898551                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu14.icache.overall_hits::0             33292                       # number of overall hits
system.cpu14.icache.overall_hits::1                 0                       # number of overall hits
system.cpu14.icache.overall_hits::total         33292                       # number of overall hits
system.cpu14.icache.overall_miss_latency      1256000                       # number of overall miss cycles
system.cpu14.icache.overall_miss_rate::0     0.002068                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_misses::0              69                       # number of overall misses
system.cpu14.icache.overall_misses::1               0                       # number of overall misses
system.cpu14.icache.overall_misses::total           69                       # number of overall misses
system.cpu14.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_miss_latency      1049000                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_rate::0     0.002068                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_misses            69                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu14.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.icache.replacements                   69                       # number of replacements
system.cpu14.icache.sampled_refs                   69                       # Sample count of references to valid blocks.
system.cpu14.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu14.icache.total_refs                   4598                       # Total number of references to valid blocks.
system.cpu14.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.writebacks                      0                       # number of writebacks
system.cpu14.idle_fraction                   0.994958                       # Percentage of idle cycles
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.fetch_accesses                  3268                       # ITB accesses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_hits                      3268                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.kern.callpal::swpipl                 169     79.72%     79.72% # number of callpals executed
system.cpu14.kern.callpal::rdps                    22     10.38%     90.09% # number of callpals executed
system.cpu14.kern.callpal::rti                     21      9.91%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                  212                       # number of callpals executed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.hwrei                      233                       # number of hwrei instructions executed
system.cpu14.kern.inst.quiesce                     21                       # number of quiesce instructions executed
system.cpu14.kern.ipl_count::0                     54     25.59%     25.59% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                    11      5.21%     30.81% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                    10      4.74%     35.55% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                   136     64.45%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                211                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                      54     45.38%     45.38% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                     11      9.24%     54.62% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                     10      8.40%     63.03% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                     44     36.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                 119                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0            10718589000     99.72%     99.72% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22               3039000      0.03%     99.75% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30               8169000      0.08%     99.83% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31              18473000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total        10748270000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.323529                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch::kernel              21                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.not_idle_fraction               0.005042                       # Percentage of non-idle cycles
system.cpu14.numCycles                       21496540                       # number of cpu cycles simulated
system.cpu14.num_insts                          33361                       # Number of instructions executed
system.cpu14.num_refs                           10471                       # Number of memory references
system.cpu15.dcache.LoadLockedReq_accesses::0          119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total          119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::0 10465.116279                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency  7465.116279                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::0           76                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           76                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_miss_latency       450000                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_rate::0     0.361345                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_misses::0           43                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           43                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency       321000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::0     0.361345                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_misses           43                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.ReadReq_accesses::0          7546                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total         7546                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_avg_miss_latency::0 18041.811847                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency 15041.811847                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_hits::0              7259                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total          7259                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_miss_latency      5178000                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_rate::0     0.038033                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_misses::0             287                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total          287                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_mshr_miss_latency      4317000                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::0     0.038033                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_misses           287                       # number of ReadReq MSHR misses
system.cpu15.dcache.StoreCondReq_accesses::0          105                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total          105                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_avg_miss_latency::0 19984.615385                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency 19396.551724                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::0           40                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           40                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_miss_latency      1299000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_rate::0     0.619048                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_misses::0           65                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           65                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency      1125000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::0     0.552381                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_misses           58                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.WriteReq_accesses::0         3588                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         3588                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_avg_miss_latency::0 48168.421053                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency 45168.421053                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu15.dcache.WriteReq_hits::0             3493                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         3493                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_miss_latency      4576000                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_rate::0     0.026477                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_misses::0             95                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_mshr_miss_latency      4291000                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::0     0.026477                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_misses           95                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_uncacheable_latency      2748000                       # number of WriteReq MSHR uncacheable cycles
system.cpu15.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_refs                56.605263                       # Average number of references to valid blocks.
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.demand_accesses::0          11134                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        11134                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_avg_miss_latency::0 25534.031414                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency 22534.031414                       # average overall mshr miss latency
system.cpu15.dcache.demand_hits::0              10752                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          10752                       # number of demand (read+write) hits
system.cpu15.dcache.demand_miss_latency       9754000                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_rate::0      0.034309                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_misses::0              382                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total          382                       # number of demand (read+write) misses
system.cpu15.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_miss_latency      8608000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::0     0.034309                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_misses            382                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dcache.occ_%::0                 0.677326                       # Average percentage of cache occupancy
system.cpu15.dcache.occ_blocks::0          693.581741                       # Average occupied blocks per context
system.cpu15.dcache.overall_accesses::0         11134                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        11134                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_avg_miss_latency::0 25534.031414                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency 22534.031414                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu15.dcache.overall_hits::0             10752                       # number of overall hits
system.cpu15.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu15.dcache.overall_hits::total         10752                       # number of overall hits
system.cpu15.dcache.overall_miss_latency      9754000                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_rate::0     0.034309                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_misses::0             382                       # number of overall misses
system.cpu15.dcache.overall_misses::1               0                       # number of overall misses
system.cpu15.dcache.overall_misses::total          382                       # number of overall misses
system.cpu15.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_miss_latency      8608000                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_rate::0     0.034309                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_misses           382                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_uncacheable_latency      2748000                       # number of overall MSHR uncacheable cycles
system.cpu15.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.dcache.replacements                  114                       # number of replacements
system.cpu15.dcache.sampled_refs                  114                       # Sample count of references to valid blocks.
system.cpu15.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.dcache.tagsinuse              693.581741                       # Cycle average of tags in use
system.cpu15.dcache.total_refs                   6453                       # Total number of references to valid blocks.
system.cpu15.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.writebacks                     14                       # number of writebacks
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_hits                      11379                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_hits                       7665                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_hits                      3714                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.icache.ReadReq_accesses::0         36057                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        36057                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_avg_miss_latency::0 17492.753623                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency 14492.753623                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_hits::0             35988                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         35988                       # number of ReadReq hits
system.cpu15.icache.ReadReq_miss_latency      1207000                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_rate::0     0.001914                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_misses::0              69                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu15.icache.ReadReq_mshr_miss_latency      1000000                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::0     0.001914                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_misses            69                       # number of ReadReq MSHR misses
system.cpu15.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_refs                66.768116                       # Average number of references to valid blocks.
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.demand_accesses::0          36057                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        36057                       # number of demand (read+write) accesses
system.cpu15.icache.demand_avg_miss_latency::0 17492.753623                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency 14492.753623                       # average overall mshr miss latency
system.cpu15.icache.demand_hits::0              35988                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          35988                       # number of demand (read+write) hits
system.cpu15.icache.demand_miss_latency       1207000                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_rate::0      0.001914                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_misses::0               69                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total           69                       # number of demand (read+write) misses
system.cpu15.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_miss_latency      1000000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_rate::0     0.001914                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_misses             69                       # number of demand (read+write) MSHR misses
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.occ_%::0                 0.851562                       # Average percentage of cache occupancy
system.cpu15.icache.occ_blocks::0                 436                       # Average occupied blocks per context
system.cpu15.icache.overall_accesses::0         36057                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        36057                       # number of overall (read+write) accesses
system.cpu15.icache.overall_avg_miss_latency::0 17492.753623                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency 14492.753623                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu15.icache.overall_hits::0             35988                       # number of overall hits
system.cpu15.icache.overall_hits::1                 0                       # number of overall hits
system.cpu15.icache.overall_hits::total         35988                       # number of overall hits
system.cpu15.icache.overall_miss_latency      1207000                       # number of overall miss cycles
system.cpu15.icache.overall_miss_rate::0     0.001914                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_misses::0              69                       # number of overall misses
system.cpu15.icache.overall_misses::1               0                       # number of overall misses
system.cpu15.icache.overall_misses::total           69                       # number of overall misses
system.cpu15.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_miss_latency      1000000                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_rate::0     0.001914                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_misses            69                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu15.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.icache.replacements                   69                       # number of replacements
system.cpu15.icache.sampled_refs                   69                       # Sample count of references to valid blocks.
system.cpu15.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.icache.tagsinuse                     436                       # Cycle average of tags in use
system.cpu15.icache.total_refs                   4607                       # Total number of references to valid blocks.
system.cpu15.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.writebacks                      0                       # number of writebacks
system.cpu15.idle_fraction                   0.994223                       # Percentage of idle cycles
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.fetch_accesses                  3718                       # ITB accesses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_hits                      3718                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.kern.callpal::swpipl                 219     83.59%     83.59% # number of callpals executed
system.cpu15.kern.callpal::rdps                    22      8.40%     91.98% # number of callpals executed
system.cpu15.kern.callpal::rti                     21      8.02%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                  262                       # number of callpals executed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.hwrei                      283                       # number of hwrei instructions executed
system.cpu15.kern.inst.quiesce                     21                       # number of quiesce instructions executed
system.cpu15.kern.ipl_count::0                     70     26.82%     26.82% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                    11      4.21%     31.03% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                    19      7.28%     38.31% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                   161     61.69%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                261                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                      70     41.42%     41.42% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                     11      6.51%     47.93% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                     19     11.24%     59.17% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                     69     40.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                 169                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0            10714646000     99.69%     99.69% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22               3021000      0.03%     99.71% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              11127000      0.10%     99.82% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31              19521000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total        10748315000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.428571                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch::kernel              21                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.not_idle_fraction               0.005777                       # Percentage of non-idle cycles
system.cpu15.numCycles                       21496630                       # number of cpu cycles simulated
system.cpu15.num_insts                          36057                       # Number of instructions executed
system.cpu15.num_refs                           11430                       # Number of memory references
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iocache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.iocache.avg_refs                      no_value                       # Average number of references to valid blocks.
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.demand_accesses::0                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::1                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               0                       # number of demand (read+write) accesses
system.iocache.demand_avg_miss_latency::0     no_value                       # average overall miss latency
system.iocache.demand_avg_miss_latency::1     no_value                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total     no_value                       # average overall miss latency
system.iocache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.iocache.demand_hits::0                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::1                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::total                   0                       # number of demand (read+write) hits
system.iocache.demand_miss_latency                  0                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_rate::0           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::1           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total       no_value                       # miss rate for demand accesses
system.iocache.demand_misses::0                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::1                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 0                       # number of demand (read+write) misses
system.iocache.demand_mshr_hits                     0                       # number of demand (read+write) MSHR hits
system.iocache.demand_mshr_miss_latency             0                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_rate::0      no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::1      no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total     no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_misses                   0                       # number of demand (read+write) MSHR misses
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.mshr_cap_events                      0                       # number of times MSHR cap was activated
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.occ_%::1                             1                       # Average percentage of cache occupancy
system.iocache.occ_blocks::1                       16                       # Average occupied blocks per context
system.iocache.overall_accesses::0                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::1                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              0                       # number of overall (read+write) accesses
system.iocache.overall_avg_miss_latency::0     no_value                       # average overall miss latency
system.iocache.overall_avg_miss_latency::1     no_value                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total     no_value                       # average overall miss latency
system.iocache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.iocache.overall_hits::0                      0                       # number of overall hits
system.iocache.overall_hits::1                      0                       # number of overall hits
system.iocache.overall_hits::total                  0                       # number of overall hits
system.iocache.overall_miss_latency                 0                       # number of overall miss cycles
system.iocache.overall_miss_rate::0          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::1          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total      no_value                       # miss rate for overall accesses
system.iocache.overall_misses::0                    0                       # number of overall misses
system.iocache.overall_misses::1                    0                       # number of overall misses
system.iocache.overall_misses::total                0                       # number of overall misses
system.iocache.overall_mshr_hits                    0                       # number of overall MSHR hits
system.iocache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_rate::0     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::1     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_misses                  0                       # number of overall MSHR misses
system.iocache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.iocache.replacements                         0                       # number of replacements
system.iocache.sampled_refs                         0                       # Sample count of references to valid blocks.
system.iocache.soft_prefetch_mshr_full              0                       # number of mshr full events for SW prefetching instrutions
system.iocache.tagsinuse                           16                       # Cycle average of tags in use
system.iocache.total_refs                           0                       # Total number of references to valid blocks.
system.iocache.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.iocache.writebacks                           0                       # number of writebacks
system.l2.ReadExReq_accesses::0                     6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::1                    11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::2                    13                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::3                     5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::4                     3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::5                  1834                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::6                   846                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::7                  4574                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::8                   695                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::9                  1045                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::10                 6609                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::11                    4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::12                    4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::13                    9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::14                    4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::15                   13                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             15675                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::0  135857333.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::1      74104000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::2  62703384.615385                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::3     163028800                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::4  271714666.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::5  444462.377317                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::6  963527.186761                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::7  178212.505466                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::8  1172869.064748                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::9  780042.105263                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::10 123338.477833                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::11    203786000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::12    203786000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::13 90571555.555556                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::14    203786000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::15 62703384.615385                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::16          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 40002.743222                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency            815144000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::0                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::1                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::2                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::3                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::4                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::5                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::6                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::7                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::8                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::9                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::10                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::11                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::12                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::13                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::14                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::15                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::0                       6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::1                      11                       # number of ReadExReq misses
system.l2.ReadExReq_misses::2                      13                       # number of ReadExReq misses
system.l2.ReadExReq_misses::3                       5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::4                       3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::5                    1834                       # number of ReadExReq misses
system.l2.ReadExReq_misses::6                     846                       # number of ReadExReq misses
system.l2.ReadExReq_misses::7                    4574                       # number of ReadExReq misses
system.l2.ReadExReq_misses::8                     695                       # number of ReadExReq misses
system.l2.ReadExReq_misses::9                    1045                       # number of ReadExReq misses
system.l2.ReadExReq_misses::10                   6609                       # number of ReadExReq misses
system.l2.ReadExReq_misses::11                      4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::12                      4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::13                      9                       # number of ReadExReq misses
system.l2.ReadExReq_misses::14                      4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::15                     13                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               15675                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency       627043000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::0     2612.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::1            1425                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::2     1205.769231                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::3            3135                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::4            5225                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::5        8.546892                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::6       18.528369                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::7        3.426979                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::8       22.553957                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::9              15                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::10       2.371766                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::11    3918.750000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::12    3918.750000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::13    1741.666667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::14    3918.750000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::15    1205.769231                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::16            inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 15675                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses::0                     345                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::1                     173                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::2                     131                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::3                      72                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::4                       7                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::5                    4052                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::6                    2782                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::7                   12188                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::8                    3970                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::9                    4215                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::10                   9150                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::11                    143                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::12                    122                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::13                    130                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::14                    142                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::15                    155                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               37777                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency::0    16102055.555556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::1             inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::2    11147576.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::3    17049235.294118                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::4             inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::5    410533.994334                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::6    908579.937304                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::7    186510.296010                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::8    661728.310502                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::9    1114757.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::10   129971.748879                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::11      144918500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::12      144918500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::13      144918500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::14   96612333.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::15       72459250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::16            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  40001.986635                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_hits::0                         327                       # number of ReadReq hits
system.l2.ReadReq_hits::1                         173                       # number of ReadReq hits
system.l2.ReadReq_hits::2                         105                       # number of ReadReq hits
system.l2.ReadReq_hits::3                          55                       # number of ReadReq hits
system.l2.ReadReq_hits::4                           7                       # number of ReadReq hits
system.l2.ReadReq_hits::5                        3346                       # number of ReadReq hits
system.l2.ReadReq_hits::6                        2463                       # number of ReadReq hits
system.l2.ReadReq_hits::7                       10634                       # number of ReadReq hits
system.l2.ReadReq_hits::8                        3532                       # number of ReadReq hits
system.l2.ReadReq_hits::9                        3955                       # number of ReadReq hits
system.l2.ReadReq_hits::10                       6920                       # number of ReadReq hits
system.l2.ReadReq_hits::11                        141                       # number of ReadReq hits
system.l2.ReadReq_hits::12                        120                       # number of ReadReq hits
system.l2.ReadReq_hits::13                        128                       # number of ReadReq hits
system.l2.ReadReq_hits::14                        139                       # number of ReadReq hits
system.l2.ReadReq_hits::15                        151                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   32196                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              289837000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate::0               0.052174                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::2               0.198473                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::3               0.236111                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::5               0.174235                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::6               0.114666                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::7               0.127502                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::8               0.110327                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::9               0.061684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::10              0.243716                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::11              0.013986                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::12              0.016393                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::13              0.015385                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::14              0.021127                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::15              0.025806                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses::0                        18                       # number of ReadReq misses
system.l2.ReadReq_misses::2                        26                       # number of ReadReq misses
system.l2.ReadReq_misses::3                        17                       # number of ReadReq misses
system.l2.ReadReq_misses::5                       706                       # number of ReadReq misses
system.l2.ReadReq_misses::6                       319                       # number of ReadReq misses
system.l2.ReadReq_misses::7                      1554                       # number of ReadReq misses
system.l2.ReadReq_misses::8                       438                       # number of ReadReq misses
system.l2.ReadReq_misses::9                       260                       # number of ReadReq misses
system.l2.ReadReq_misses::10                     2230                       # number of ReadReq misses
system.l2.ReadReq_misses::11                        2                       # number of ReadReq misses
system.l2.ReadReq_misses::12                        2                       # number of ReadReq misses
system.l2.ReadReq_misses::13                        2                       # number of ReadReq misses
system.l2.ReadReq_misses::14                        3                       # number of ReadReq misses
system.l2.ReadReq_misses::15                        4                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  5581                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                        44                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         221491000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::0         16.049275                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::1         32.005780                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::2         42.267176                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::3         76.902778                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::4               791                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::5          1.366486                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::6          1.990295                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::7          0.454299                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::8          1.394710                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::9          1.313642                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::10         0.605137                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::11        38.720280                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::12        45.385246                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::13        42.592308                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::14        38.992958                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::15        35.722581                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::16              inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total           inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    5537                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_uncacheable_latency     26311500                       # number of ReadReq MSHR uncacheable cycles
system.l2.UpgradeReq_accesses::0                   96                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::1                   29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::2                   53                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::3                   30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::4                   23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::5                  466                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::6                  246                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::7                 1000                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::8                  511                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::9                  358                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::10                 724                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::11                  46                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::12                  34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::13                  28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::14                  57                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::15                  85                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3786                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::0 1721020.833333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::1 5697172.413793                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::2 3117320.754717                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::3 5507266.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::4 7183391.304348                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::5 354545.064378                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::6 671617.886179                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::7       165218                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::8 323322.896282                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::9 461502.793296                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::10 228201.657459                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::11 3591695.652174                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::12 4859352.941176                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::13 5900642.857143                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::14 2898561.403509                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::15 1943741.176471                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::16          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40010.829371                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           165218000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::0                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::1                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::2                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::3                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::4                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::5                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::6                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::7                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::8                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::9                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::10                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::11                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::12                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::13                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::14                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::15                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::0                     96                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::1                     29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::2                     53                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::3                     30                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::4                     23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::5                    466                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::6                    246                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::7                   1000                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::8                    511                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::9                    358                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::10                   724                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::11                    46                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::12                    34                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::13                    28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::14                    57                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::15                    85                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               3786                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      151481000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::0      39.437500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::1     130.551724                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::2      71.433962                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::3     126.200000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::4     164.608696                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::5       8.124464                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::6      15.390244                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::7       3.786000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::8       7.409002                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::9      10.575419                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::10      5.229282                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::11     82.304348                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::12    111.352941                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::13    135.214286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::14     66.421053                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::15     44.541176                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::16           inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total          inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                 3786                       # number of UpgradeReq MSHR misses
system.l2.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable_latency     67901500                       # number of WriteReq MSHR uncacheable cycles
system.l2.Writeback_accesses::0                 18435                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             18435                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits::0                     18435                       # number of Writeback hits
system.l2.Writeback_hits::total                 18435                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           6.142408                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses::0                      351                       # number of demand (read+write) accesses
system.l2.demand_accesses::1                      184                       # number of demand (read+write) accesses
system.l2.demand_accesses::2                      144                       # number of demand (read+write) accesses
system.l2.demand_accesses::3                       77                       # number of demand (read+write) accesses
system.l2.demand_accesses::4                       10                       # number of demand (read+write) accesses
system.l2.demand_accesses::5                     5886                       # number of demand (read+write) accesses
system.l2.demand_accesses::6                     3628                       # number of demand (read+write) accesses
system.l2.demand_accesses::7                    16762                       # number of demand (read+write) accesses
system.l2.demand_accesses::8                     4665                       # number of demand (read+write) accesses
system.l2.demand_accesses::9                     5260                       # number of demand (read+write) accesses
system.l2.demand_accesses::10                   15759                       # number of demand (read+write) accesses
system.l2.demand_accesses::11                     147                       # number of demand (read+write) accesses
system.l2.demand_accesses::12                     126                       # number of demand (read+write) accesses
system.l2.demand_accesses::13                     139                       # number of demand (read+write) accesses
system.l2.demand_accesses::14                     146                       # number of demand (read+write) accesses
system.l2.demand_accesses::15                     168                       # number of demand (read+write) accesses
system.l2.demand_accesses::16                       0                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                53452                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::0         46040875                       # average overall miss latency
system.l2.demand_avg_miss_latency::1     100452818.181818                       # average overall miss latency
system.l2.demand_avg_miss_latency::2     28332846.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::3     50226409.090909                       # average overall miss latency
system.l2.demand_avg_miss_latency::4        368327000                       # average overall miss latency
system.l2.demand_avg_miss_latency::5     435031.889764                       # average overall miss latency
system.l2.demand_avg_miss_latency::6     948481.545064                       # average overall miss latency
system.l2.demand_avg_miss_latency::7     180316.742820                       # average overall miss latency
system.l2.demand_avg_miss_latency::8     975270.079435                       # average overall miss latency
system.l2.demand_avg_miss_latency::9     846728.735632                       # average overall miss latency
system.l2.demand_avg_miss_latency::10    125011.992307                       # average overall miss latency
system.l2.demand_avg_miss_latency::11       184163500                       # average overall miss latency
system.l2.demand_avg_miss_latency::12       184163500                       # average overall miss latency
system.l2.demand_avg_miss_latency::13    100452818.181818                       # average overall miss latency
system.l2.demand_avg_miss_latency::14    157854428.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::15    64998882.352941                       # average overall miss latency
system.l2.demand_avg_miss_latency::16             inf                       # average overall miss latency
system.l2.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   40002.545729                       # average overall mshr miss latency
system.l2.demand_hits::0                          327                       # number of demand (read+write) hits
system.l2.demand_hits::1                          173                       # number of demand (read+write) hits
system.l2.demand_hits::2                          105                       # number of demand (read+write) hits
system.l2.demand_hits::3                           55                       # number of demand (read+write) hits
system.l2.demand_hits::4                            7                       # number of demand (read+write) hits
system.l2.demand_hits::5                         3346                       # number of demand (read+write) hits
system.l2.demand_hits::6                         2463                       # number of demand (read+write) hits
system.l2.demand_hits::7                        10634                       # number of demand (read+write) hits
system.l2.demand_hits::8                         3532                       # number of demand (read+write) hits
system.l2.demand_hits::9                         3955                       # number of demand (read+write) hits
system.l2.demand_hits::10                        6920                       # number of demand (read+write) hits
system.l2.demand_hits::11                         141                       # number of demand (read+write) hits
system.l2.demand_hits::12                         120                       # number of demand (read+write) hits
system.l2.demand_hits::13                         128                       # number of demand (read+write) hits
system.l2.demand_hits::14                         139                       # number of demand (read+write) hits
system.l2.demand_hits::15                         151                       # number of demand (read+write) hits
system.l2.demand_hits::16                           0                       # number of demand (read+write) hits
system.l2.demand_hits::total                    32196                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1104981000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::0                0.068376                       # miss rate for demand accesses
system.l2.demand_miss_rate::1                0.059783                       # miss rate for demand accesses
system.l2.demand_miss_rate::2                0.270833                       # miss rate for demand accesses
system.l2.demand_miss_rate::3                0.285714                       # miss rate for demand accesses
system.l2.demand_miss_rate::4                0.300000                       # miss rate for demand accesses
system.l2.demand_miss_rate::5                0.431532                       # miss rate for demand accesses
system.l2.demand_miss_rate::6                0.321114                       # miss rate for demand accesses
system.l2.demand_miss_rate::7                0.365589                       # miss rate for demand accesses
system.l2.demand_miss_rate::8                0.242872                       # miss rate for demand accesses
system.l2.demand_miss_rate::9                0.248099                       # miss rate for demand accesses
system.l2.demand_miss_rate::10               0.560886                       # miss rate for demand accesses
system.l2.demand_miss_rate::11               0.040816                       # miss rate for demand accesses
system.l2.demand_miss_rate::12               0.047619                       # miss rate for demand accesses
system.l2.demand_miss_rate::13               0.079137                       # miss rate for demand accesses
system.l2.demand_miss_rate::14               0.047945                       # miss rate for demand accesses
system.l2.demand_miss_rate::15               0.101190                       # miss rate for demand accesses
system.l2.demand_miss_rate::16               no_value                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            no_value                       # miss rate for demand accesses
system.l2.demand_misses::0                         24                       # number of demand (read+write) misses
system.l2.demand_misses::1                         11                       # number of demand (read+write) misses
system.l2.demand_misses::2                         39                       # number of demand (read+write) misses
system.l2.demand_misses::3                         22                       # number of demand (read+write) misses
system.l2.demand_misses::4                          3                       # number of demand (read+write) misses
system.l2.demand_misses::5                       2540                       # number of demand (read+write) misses
system.l2.demand_misses::6                       1165                       # number of demand (read+write) misses
system.l2.demand_misses::7                       6128                       # number of demand (read+write) misses
system.l2.demand_misses::8                       1133                       # number of demand (read+write) misses
system.l2.demand_misses::9                       1305                       # number of demand (read+write) misses
system.l2.demand_misses::10                      8839                       # number of demand (read+write) misses
system.l2.demand_misses::11                         6                       # number of demand (read+write) misses
system.l2.demand_misses::12                         6                       # number of demand (read+write) misses
system.l2.demand_misses::13                        11                       # number of demand (read+write) misses
system.l2.demand_misses::14                         7                       # number of demand (read+write) misses
system.l2.demand_misses::15                        17                       # number of demand (read+write) misses
system.l2.demand_misses::16                         0                       # number of demand (read+write) misses
system.l2.demand_misses::total                  21256                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                         44                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          848534000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::0          60.433048                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::1         115.282609                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::2         147.305556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::3         275.480519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::4        2121.200000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::5           3.603806                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::6           5.846748                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::7           1.265481                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::8           4.547053                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::9           4.032700                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::10          1.346024                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::11        144.299320                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::12        168.349206                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::13        152.604317                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::14        145.287671                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::15        126.261905                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::16               inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total            inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    21212                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.009298                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.002039                       # Average percentage of cache occupancy
system.l2.occ_%::2                           0.057764                       # Average percentage of cache occupancy
system.l2.occ_%::3                           0.027529                       # Average percentage of cache occupancy
system.l2.occ_%::4                           0.013090                       # Average percentage of cache occupancy
system.l2.occ_%::5                           0.063462                       # Average percentage of cache occupancy
system.l2.occ_%::6                           0.010063                       # Average percentage of cache occupancy
system.l2.occ_%::7                           0.041384                       # Average percentage of cache occupancy
system.l2.occ_%::8                           0.012637                       # Average percentage of cache occupancy
system.l2.occ_%::9                           0.000798                       # Average percentage of cache occupancy
system.l2.occ_%::10                          0.004574                       # Average percentage of cache occupancy
system.l2.occ_%::11                          0.000026                       # Average percentage of cache occupancy
system.l2.occ_%::14                          0.000027                       # Average percentage of cache occupancy
system.l2.occ_%::15                          0.000194                       # Average percentage of cache occupancy
system.l2.occ_%::16                          0.311556                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                    304.674319                       # Average occupied blocks per context
system.l2.occ_blocks::1                     66.806956                       # Average occupied blocks per context
system.l2.occ_blocks::2                   1892.806498                       # Average occupied blocks per context
system.l2.occ_blocks::3                    902.062888                       # Average occupied blocks per context
system.l2.occ_blocks::4                    428.938209                       # Average occupied blocks per context
system.l2.occ_blocks::5                   2079.520451                       # Average occupied blocks per context
system.l2.occ_blocks::6                    329.736776                       # Average occupied blocks per context
system.l2.occ_blocks::7                   1356.081844                       # Average occupied blocks per context
system.l2.occ_blocks::8                    414.104841                       # Average occupied blocks per context
system.l2.occ_blocks::9                     26.155143                       # Average occupied blocks per context
system.l2.occ_blocks::10                   149.870341                       # Average occupied blocks per context
system.l2.occ_blocks::11                     0.868000                       # Average occupied blocks per context
system.l2.occ_blocks::14                     0.874191                       # Average occupied blocks per context
system.l2.occ_blocks::15                     6.356458                       # Average occupied blocks per context
system.l2.occ_blocks::16                 10209.061047                       # Average occupied blocks per context
system.l2.overall_accesses::0                     351                       # number of overall (read+write) accesses
system.l2.overall_accesses::1                     184                       # number of overall (read+write) accesses
system.l2.overall_accesses::2                     144                       # number of overall (read+write) accesses
system.l2.overall_accesses::3                      77                       # number of overall (read+write) accesses
system.l2.overall_accesses::4                      10                       # number of overall (read+write) accesses
system.l2.overall_accesses::5                    5886                       # number of overall (read+write) accesses
system.l2.overall_accesses::6                    3628                       # number of overall (read+write) accesses
system.l2.overall_accesses::7                   16762                       # number of overall (read+write) accesses
system.l2.overall_accesses::8                    4665                       # number of overall (read+write) accesses
system.l2.overall_accesses::9                    5260                       # number of overall (read+write) accesses
system.l2.overall_accesses::10                  15759                       # number of overall (read+write) accesses
system.l2.overall_accesses::11                    147                       # number of overall (read+write) accesses
system.l2.overall_accesses::12                    126                       # number of overall (read+write) accesses
system.l2.overall_accesses::13                    139                       # number of overall (read+write) accesses
system.l2.overall_accesses::14                    146                       # number of overall (read+write) accesses
system.l2.overall_accesses::15                    168                       # number of overall (read+write) accesses
system.l2.overall_accesses::16                      0                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               53452                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::0        46040875                       # average overall miss latency
system.l2.overall_avg_miss_latency::1    100452818.181818                       # average overall miss latency
system.l2.overall_avg_miss_latency::2    28332846.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::3    50226409.090909                       # average overall miss latency
system.l2.overall_avg_miss_latency::4       368327000                       # average overall miss latency
system.l2.overall_avg_miss_latency::5    435031.889764                       # average overall miss latency
system.l2.overall_avg_miss_latency::6    948481.545064                       # average overall miss latency
system.l2.overall_avg_miss_latency::7    180316.742820                       # average overall miss latency
system.l2.overall_avg_miss_latency::8    975270.079435                       # average overall miss latency
system.l2.overall_avg_miss_latency::9    846728.735632                       # average overall miss latency
system.l2.overall_avg_miss_latency::10   125011.992307                       # average overall miss latency
system.l2.overall_avg_miss_latency::11      184163500                       # average overall miss latency
system.l2.overall_avg_miss_latency::12      184163500                       # average overall miss latency
system.l2.overall_avg_miss_latency::13   100452818.181818                       # average overall miss latency
system.l2.overall_avg_miss_latency::14   157854428.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::15   64998882.352941                       # average overall miss latency
system.l2.overall_avg_miss_latency::16            inf                       # average overall miss latency
system.l2.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  40002.545729                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.l2.overall_hits::0                         327                       # number of overall hits
system.l2.overall_hits::1                         173                       # number of overall hits
system.l2.overall_hits::2                         105                       # number of overall hits
system.l2.overall_hits::3                          55                       # number of overall hits
system.l2.overall_hits::4                           7                       # number of overall hits
system.l2.overall_hits::5                        3346                       # number of overall hits
system.l2.overall_hits::6                        2463                       # number of overall hits
system.l2.overall_hits::7                       10634                       # number of overall hits
system.l2.overall_hits::8                        3532                       # number of overall hits
system.l2.overall_hits::9                        3955                       # number of overall hits
system.l2.overall_hits::10                       6920                       # number of overall hits
system.l2.overall_hits::11                        141                       # number of overall hits
system.l2.overall_hits::12                        120                       # number of overall hits
system.l2.overall_hits::13                        128                       # number of overall hits
system.l2.overall_hits::14                        139                       # number of overall hits
system.l2.overall_hits::15                        151                       # number of overall hits
system.l2.overall_hits::16                          0                       # number of overall hits
system.l2.overall_hits::total                   32196                       # number of overall hits
system.l2.overall_miss_latency             1104981000                       # number of overall miss cycles
system.l2.overall_miss_rate::0               0.068376                       # miss rate for overall accesses
system.l2.overall_miss_rate::1               0.059783                       # miss rate for overall accesses
system.l2.overall_miss_rate::2               0.270833                       # miss rate for overall accesses
system.l2.overall_miss_rate::3               0.285714                       # miss rate for overall accesses
system.l2.overall_miss_rate::4               0.300000                       # miss rate for overall accesses
system.l2.overall_miss_rate::5               0.431532                       # miss rate for overall accesses
system.l2.overall_miss_rate::6               0.321114                       # miss rate for overall accesses
system.l2.overall_miss_rate::7               0.365589                       # miss rate for overall accesses
system.l2.overall_miss_rate::8               0.242872                       # miss rate for overall accesses
system.l2.overall_miss_rate::9               0.248099                       # miss rate for overall accesses
system.l2.overall_miss_rate::10              0.560886                       # miss rate for overall accesses
system.l2.overall_miss_rate::11              0.040816                       # miss rate for overall accesses
system.l2.overall_miss_rate::12              0.047619                       # miss rate for overall accesses
system.l2.overall_miss_rate::13              0.079137                       # miss rate for overall accesses
system.l2.overall_miss_rate::14              0.047945                       # miss rate for overall accesses
system.l2.overall_miss_rate::15              0.101190                       # miss rate for overall accesses
system.l2.overall_miss_rate::16              no_value                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           no_value                       # miss rate for overall accesses
system.l2.overall_misses::0                        24                       # number of overall misses
system.l2.overall_misses::1                        11                       # number of overall misses
system.l2.overall_misses::2                        39                       # number of overall misses
system.l2.overall_misses::3                        22                       # number of overall misses
system.l2.overall_misses::4                         3                       # number of overall misses
system.l2.overall_misses::5                      2540                       # number of overall misses
system.l2.overall_misses::6                      1165                       # number of overall misses
system.l2.overall_misses::7                      6128                       # number of overall misses
system.l2.overall_misses::8                      1133                       # number of overall misses
system.l2.overall_misses::9                      1305                       # number of overall misses
system.l2.overall_misses::10                     8839                       # number of overall misses
system.l2.overall_misses::11                        6                       # number of overall misses
system.l2.overall_misses::12                        6                       # number of overall misses
system.l2.overall_misses::13                       11                       # number of overall misses
system.l2.overall_misses::14                        7                       # number of overall misses
system.l2.overall_misses::15                       17                       # number of overall misses
system.l2.overall_misses::16                        0                       # number of overall misses
system.l2.overall_misses::total                 21256                       # number of overall misses
system.l2.overall_mshr_hits                        44                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency         848534000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::0         60.433048                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::1        115.282609                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::2        147.305556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::3        275.480519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::4       2121.200000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::5          3.603806                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::6          5.846748                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::7          1.265481                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::8          4.547053                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::9          4.032700                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::10         1.346024                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::11       144.299320                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::12       168.349206                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::13       152.604317                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::14       145.287671                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::15       126.261905                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::16              inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total           inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   21212                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency     94213000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.replacements                          12078                       # number of replacements
system.l2.sampled_refs                          12078                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      18167.917961                       # Cycle average of tags in use
system.l2.total_refs                            74188                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             6387                       # number of writebacks
system.tsunami.ethernet.coalescedRxDesc      no_value                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle      no_value                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk        no_value                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn       no_value                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi         no_value                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal       no_value                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc      no_value                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle      no_value                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk        no_value                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
host_inst_rate                               11298572                       # Simulator instruction rate (inst/s)
host_mem_usage                                 389708                       # Number of bytes of host memory used
host_seconds                                    19.09                       # Real time elapsed on the host
host_tick_rate                              508141631                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   215698778                       # Number of instructions simulated
sim_seconds                                  0.009701                       # Number of seconds simulated
sim_ticks                                  9700939000                       # Number of ticks simulated
system.cpu00.dcache.LoadLockedReq_accesses::0        20723                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total        20723                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::0  6504.742091                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency  3504.742091                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_hits::0         4380                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total         4380                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_miss_latency    106307000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_rate::0     0.788641                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_misses::0        16343                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total        16343                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency     57278000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::0     0.788641                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_misses        16343                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.ReadReq_accesses::0       1158470                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total      1158470                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_avg_miss_latency::0  6940.262979                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency  3940.262979                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu00.dcache.ReadReq_hits::0           1140826                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total       1140826                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_miss_latency    122454000                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_rate::0     0.015230                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_misses::0           17644                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total        17644                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_mshr_miss_latency     69522000                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::0     0.015230                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_misses         17644                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_uncacheable_latency     29407000                       # number of ReadReq MSHR uncacheable cycles
system.cpu00.dcache.StoreCondReq_accesses::0        20627                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total        20627                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_avg_miss_latency::0  5142.134146                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency  2145.899439                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_hits::0         4227                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         4227                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_miss_latency     84331000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_rate::0     0.795074                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_misses::0        16400                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total        16400                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_mshr_miss_latency     35167000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::0     0.794493                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_misses        16388                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.WriteReq_accesses::0       423453                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       423453                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_avg_miss_latency::0  6439.336022                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency  3439.336022                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu00.dcache.WriteReq_hits::0           390229                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total       390229                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_miss_latency    213940500                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_rate::0     0.078460                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_misses::0          33224                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        33224                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_mshr_miss_latency    114268500                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_rate::0     0.078460                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_misses        33224                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_uncacheable_latency     15436000                       # number of WriteReq MSHR uncacheable cycles
system.cpu00.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_refs               187.257000                       # Average number of references to valid blocks.
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.demand_accesses::0        1581923                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total      1581923                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_avg_miss_latency::0  6613.086813                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency  3613.086813                       # average overall mshr miss latency
system.cpu00.dcache.demand_hits::0            1531055                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total        1531055                       # number of demand (read+write) hits
system.cpu00.dcache.demand_miss_latency     336394500                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_rate::0      0.032156                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_misses::0            50868                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        50868                       # number of demand (read+write) misses
system.cpu00.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_miss_latency    183790500                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_rate::0     0.032156                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_misses          50868                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.dcache.occ_%::0                 0.814695                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_%::1                -0.003958                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_blocks::0          834.247889                       # Average occupied blocks per context
system.cpu00.dcache.occ_blocks::1           -4.053274                       # Average occupied blocks per context
system.cpu00.dcache.overall_accesses::0       1581923                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total      1581923                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_avg_miss_latency::0  6613.086813                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency  3613.086813                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu00.dcache.overall_hits::0           1531055                       # number of overall hits
system.cpu00.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu00.dcache.overall_hits::total       1531055                       # number of overall hits
system.cpu00.dcache.overall_miss_latency    336394500                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_rate::0     0.032156                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_misses::0           50868                       # number of overall misses
system.cpu00.dcache.overall_misses::1               0                       # number of overall misses
system.cpu00.dcache.overall_misses::total        50868                       # number of overall misses
system.cpu00.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_miss_latency    183790500                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_rate::0     0.032156                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_misses         50868                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_uncacheable_latency     44843000                       # number of overall MSHR uncacheable cycles
system.cpu00.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.dcache.replacements                 1000                       # number of replacements
system.cpu00.dcache.sampled_refs                 1000                       # Sample count of references to valid blocks.
system.cpu00.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.dcache.tagsinuse              830.194615                       # Cycle average of tags in use
system.cpu00.dcache.total_refs                 187257                       # Total number of references to valid blocks.
system.cpu00.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.writebacks                    494                       # number of writebacks
system.cpu00.dtb.data_accesses                1587574                       # DTB accesses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_hits                    1623521                       # DTB hits
system.cpu00.dtb.data_misses                       30                       # DTB misses
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.read_accesses                1155372                       # DTB read accesses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_hits                    1179332                       # DTB read hits
system.cpu00.dtb.read_misses                       28                       # DTB read misses
system.cpu00.dtb.write_accesses                432202                       # DTB write accesses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_hits                    444189                       # DTB write hits
system.cpu00.dtb.write_misses                       2                       # DTB write misses
system.cpu00.icache.ReadReq_accesses::0       3918038                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total      3918038                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_avg_miss_latency::0 18533.762058                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency 15533.762058                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_hits::0           3916483                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total       3916483                       # number of ReadReq hits
system.cpu00.icache.ReadReq_miss_latency     28820000                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_rate::0     0.000397                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_misses::0            1555                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         1555                       # number of ReadReq misses
system.cpu00.icache.ReadReq_mshr_miss_latency     24155000                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::0     0.000397                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_misses          1555                       # number of ReadReq MSHR misses
system.cpu00.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_refs              2063.896463                       # Average number of references to valid blocks.
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.demand_accesses::0        3918038                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total      3918038                       # number of demand (read+write) accesses
system.cpu00.icache.demand_avg_miss_latency::0 18533.762058                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency 15533.762058                       # average overall mshr miss latency
system.cpu00.icache.demand_hits::0            3916483                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total        3916483                       # number of demand (read+write) hits
system.cpu00.icache.demand_miss_latency      28820000                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_rate::0      0.000397                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_misses::0             1555                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         1555                       # number of demand (read+write) misses
system.cpu00.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_miss_latency     24155000                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_rate::0     0.000397                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_misses           1555                       # number of demand (read+write) MSHR misses
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu00.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu00.icache.overall_accesses::0       3918038                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total      3918038                       # number of overall (read+write) accesses
system.cpu00.icache.overall_avg_miss_latency::0 18533.762058                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency 15533.762058                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu00.icache.overall_hits::0           3916483                       # number of overall hits
system.cpu00.icache.overall_hits::1                 0                       # number of overall hits
system.cpu00.icache.overall_hits::total       3916483                       # number of overall hits
system.cpu00.icache.overall_miss_latency     28820000                       # number of overall miss cycles
system.cpu00.icache.overall_miss_rate::0     0.000397                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_misses::0            1555                       # number of overall misses
system.cpu00.icache.overall_misses::1               0                       # number of overall misses
system.cpu00.icache.overall_misses::total         1555                       # number of overall misses
system.cpu00.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_miss_latency     24155000                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_rate::0     0.000397                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_misses          1555                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu00.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.icache.replacements                 1555                       # number of replacements
system.cpu00.icache.sampled_refs                 1555                       # Sample count of references to valid blocks.
system.cpu00.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu00.icache.total_refs                3209359                       # Total number of references to valid blocks.
system.cpu00.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.writebacks                      0                       # number of writebacks
system.cpu00.idle_fraction                   0.375543                       # Percentage of idle cycles
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.fetch_accesses               3814955                       # ITB accesses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_hits                   3814935                       # ITB hits
system.cpu00.itb.fetch_misses                      20                       # ITB misses
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.kern.callpal::wripir                   2      0.35%      0.35% # number of callpals executed
system.cpu00.kern.callpal::swpctx                  10      1.73%      2.08% # number of callpals executed
system.cpu00.kern.callpal::swpipl                 458     79.24%     81.31% # number of callpals executed
system.cpu00.kern.callpal::rdps                    25      4.33%     85.64% # number of callpals executed
system.cpu00.kern.callpal::rti                     45      7.79%     93.43% # number of callpals executed
system.cpu00.kern.callpal::callsys                 12      2.08%     95.50% # number of callpals executed
system.cpu00.kern.callpal::rdunique                26      4.50%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                  578                       # number of callpals executed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.hwrei                      659                       # number of hwrei instructions executed
system.cpu00.kern.inst.quiesce                     19                       # number of quiesce instructions executed
system.cpu00.kern.ipl_count::0                    189     35.39%     35.39% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                     5      0.94%     36.33% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                    10      1.87%     38.20% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                    16      3.00%     41.20% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   314     58.80%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                534                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     189     47.49%     47.49% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                      5      1.26%     48.74% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                     10      2.51%     51.26% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                     16      4.02%     55.28% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    178     44.72%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                 398                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0             9579367000     98.15%     98.15% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               2741000      0.03%     98.18% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22               4143500      0.04%     98.22% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30              10761500      0.11%     98.33% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31             162702000      1.67%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total         9759715000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.566879                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.mode_good::kernel                25                      
system.cpu00.kern.mode_good::user                  25                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch::kernel              55                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                25                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch_good::kernel     0.454545                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel      60172936000     91.19%     91.19% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user         5812605000      8.81%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                     10                       # number of times the context was actually changed
system.cpu00.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu00.kern.syscall::total                    1                       # number of syscalls executed
system.cpu00.not_idle_fraction               0.624457                       # Percentage of non-idle cycles
system.cpu00.numCycles                       19519430                       # number of cpu cycles simulated
system.cpu00.num_insts                        3918008                       # Number of instructions executed
system.cpu00.num_refs                         1623738                       # Number of memory references
system.cpu01.dcache.LoadLockedReq_accesses::0          106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total          106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::0 17787.878788                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency 14787.878788                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_hits::0           73                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           73                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_miss_latency       587000                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_rate::0     0.311321                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_misses::0           33                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           33                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency       488000                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::0     0.311321                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_misses           33                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.ReadReq_accesses::0          5279                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total         5279                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_avg_miss_latency::0 15779.310345                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency 12779.310345                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_hits::0              5134                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total          5134                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_miss_latency      2288000                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_rate::0     0.027467                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_misses::0             145                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total          145                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_mshr_miss_latency      1853000                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::0     0.027467                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_misses           145                       # number of ReadReq MSHR misses
system.cpu01.dcache.StoreCondReq_accesses::0           93                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           93                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_avg_miss_latency::0 15065.217391                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency 13116.279070                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_hits::0           47                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           47                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_miss_latency       693000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_rate::0     0.494624                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_misses::0           46                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           46                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_mshr_miss_latency       564000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::0     0.462366                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_misses           43                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.WriteReq_accesses::0         2759                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         2759                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_avg_miss_latency::0 52225.806452                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency 49225.806452                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu01.dcache.WriteReq_hits::0             2728                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         2728                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_miss_latency      1619000                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_rate::0     0.011236                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_misses::0             31                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total           31                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_mshr_miss_latency      1526000                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_rate::0     0.011236                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_misses           31                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_uncacheable_latency      3995500                       # number of WriteReq MSHR uncacheable cycles
system.cpu01.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_refs                33.326531                       # Average number of references to valid blocks.
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.demand_accesses::0           8038                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total         8038                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_avg_miss_latency::0 22198.863636                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency 19198.863636                       # average overall mshr miss latency
system.cpu01.dcache.demand_hits::0               7862                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total           7862                       # number of demand (read+write) hits
system.cpu01.dcache.demand_miss_latency       3907000                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_rate::0      0.021896                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_misses::0              176                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total          176                       # number of demand (read+write) misses
system.cpu01.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_miss_latency      3379000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_rate::0     0.021896                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_misses            176                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dcache.occ_%::0                 0.450881                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_blocks::0          461.701890                       # Average occupied blocks per context
system.cpu01.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu01.dcache.overall_accesses::0          8038                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total         8038                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_avg_miss_latency::0 22198.863636                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency 19198.863636                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu01.dcache.overall_hits::0              7862                       # number of overall hits
system.cpu01.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu01.dcache.overall_hits::total          7862                       # number of overall hits
system.cpu01.dcache.overall_miss_latency      3907000                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_rate::0     0.021896                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_misses::0             176                       # number of overall misses
system.cpu01.dcache.overall_misses::1               0                       # number of overall misses
system.cpu01.dcache.overall_misses::total          176                       # number of overall misses
system.cpu01.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_miss_latency      3379000                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_rate::0     0.021896                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_misses           176                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_uncacheable_latency      3995500                       # number of overall MSHR uncacheable cycles
system.cpu01.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.dcache.replacements                   49                       # number of replacements
system.cpu01.dcache.sampled_refs                   49                       # Sample count of references to valid blocks.
system.cpu01.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.dcache.tagsinuse              460.701890                       # Cycle average of tags in use
system.cpu01.dcache.total_refs                   1633                       # Total number of references to valid blocks.
system.cpu01.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.writebacks                     15                       # number of writebacks
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_hits                       8259                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_hits                       5385                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_hits                      2874                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.icache.ReadReq_accesses::0         24973                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        24973                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_avg_miss_latency::0 15722.222222                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency 12722.222222                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_hits::0             24937                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         24937                       # number of ReadReq hits
system.cpu01.icache.ReadReq_miss_latency       566000                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_rate::0     0.001442                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_misses::0              36                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu01.icache.ReadReq_mshr_miss_latency       458000                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::0     0.001442                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_misses            36                       # number of ReadReq MSHR misses
system.cpu01.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_refs               118.527778                       # Average number of references to valid blocks.
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.demand_accesses::0          24973                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        24973                       # number of demand (read+write) accesses
system.cpu01.icache.demand_avg_miss_latency::0 15722.222222                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency 12722.222222                       # average overall mshr miss latency
system.cpu01.icache.demand_hits::0              24937                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          24937                       # number of demand (read+write) hits
system.cpu01.icache.demand_miss_latency        566000                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_rate::0      0.001442                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_misses::0               36                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           36                       # number of demand (read+write) misses
system.cpu01.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_miss_latency       458000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_rate::0     0.001442                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_misses             36                       # number of demand (read+write) MSHR misses
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.occ_%::0                 0.980469                       # Average percentage of cache occupancy
system.cpu01.icache.occ_blocks::0                 502                       # Average occupied blocks per context
system.cpu01.icache.overall_accesses::0         24973                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        24973                       # number of overall (read+write) accesses
system.cpu01.icache.overall_avg_miss_latency::0 15722.222222                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency 12722.222222                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu01.icache.overall_hits::0             24937                       # number of overall hits
system.cpu01.icache.overall_hits::1                 0                       # number of overall hits
system.cpu01.icache.overall_hits::total         24937                       # number of overall hits
system.cpu01.icache.overall_miss_latency       566000                       # number of overall miss cycles
system.cpu01.icache.overall_miss_rate::0     0.001442                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_misses::0              36                       # number of overall misses
system.cpu01.icache.overall_misses::1               0                       # number of overall misses
system.cpu01.icache.overall_misses::total           36                       # number of overall misses
system.cpu01.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_miss_latency       458000                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_rate::0     0.001442                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_misses            36                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu01.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.icache.replacements                   36                       # number of replacements
system.cpu01.icache.sampled_refs                   36                       # Sample count of references to valid blocks.
system.cpu01.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.icache.tagsinuse                     502                       # Cycle average of tags in use
system.cpu01.icache.total_refs                   4267                       # Total number of references to valid blocks.
system.cpu01.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.writebacks                      0                       # number of writebacks
system.cpu01.idle_fraction                   0.995596                       # Percentage of idle cycles
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.fetch_accesses                  3186                       # ITB accesses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_hits                      3186                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.kern.callpal::swpipl                 152     78.35%     78.35% # number of callpals executed
system.cpu01.kern.callpal::rdps                    20     10.31%     88.66% # number of callpals executed
system.cpu01.kern.callpal::rti                     22     11.34%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                  194                       # number of callpals executed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.hwrei                      216                       # number of hwrei instructions executed
system.cpu01.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu01.kern.ipl_count::0                     52     26.53%     26.53% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                    10      5.10%     31.63% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                    12      6.12%     37.76% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                   122     62.24%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                196                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                      52     45.61%     45.61% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                     10      8.77%     54.39% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                     12     10.53%     64.91% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                     40     35.09%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                 114                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0             9731004500     99.71%     99.71% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22               3860500      0.04%     99.75% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30               7605000      0.08%     99.83% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31              17056000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total         9759526000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.327869                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                22                       # number of protection mode switches
system.cpu01.kern.mode_switch_good::kernel     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.not_idle_fraction               0.004404                       # Percentage of non-idle cycles
system.cpu01.numCycles                       19519052                       # number of cpu cycles simulated
system.cpu01.num_insts                          24973                       # Number of instructions executed
system.cpu01.num_refs                            8305                       # Number of memory references
system.cpu02.dcache.LoadLockedReq_accesses::0          131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total          131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::0 17914.285714                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency 14914.285714                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_hits::0           96                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           96                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_miss_latency       627000                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_rate::0     0.267176                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_misses::0           35                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           35                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency       522000                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::0     0.267176                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_misses           35                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.ReadReq_accesses::0          4888                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total         4888                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_avg_miss_latency::0 23062.500000                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency 20062.500000                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_hits::0              4728                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total          4728                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_miss_latency      3690000                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_rate::0     0.032733                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_misses::0             160                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total          160                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_mshr_miss_latency      3210000                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::0     0.032733                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_misses           160                       # number of ReadReq MSHR misses
system.cpu02.dcache.StoreCondReq_accesses::0          113                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total          113                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_avg_miss_latency::0 14392.857143                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency 14148.936170                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_hits::0           57                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           57                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_miss_latency       806000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_rate::0     0.495575                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_misses::0           56                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           56                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_mshr_miss_latency       665000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::0     0.415929                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_misses           47                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.WriteReq_accesses::0         2513                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         2513                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_avg_miss_latency::0 57782.608696                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency 54782.608696                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu02.dcache.WriteReq_hits::0             2490                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         2490                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_miss_latency      1329000                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_rate::0     0.009152                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_misses::0             23                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total           23                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_mshr_miss_latency      1260000                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_rate::0     0.009152                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_misses           23                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_uncacheable_latency      3863500                       # number of WriteReq MSHR uncacheable cycles
system.cpu02.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_refs                 9.800000                       # Average number of references to valid blocks.
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.demand_accesses::0           7401                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total         7401                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_avg_miss_latency::0 27426.229508                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency 24426.229508                       # average overall mshr miss latency
system.cpu02.dcache.demand_hits::0               7218                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total           7218                       # number of demand (read+write) hits
system.cpu02.dcache.demand_miss_latency       5019000                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_rate::0      0.024726                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_misses::0              183                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total          183                       # number of demand (read+write) misses
system.cpu02.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_miss_latency      4470000                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_rate::0     0.024726                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_misses            183                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dcache.occ_%::0                 0.549998                       # Average percentage of cache occupancy
system.cpu02.dcache.occ_blocks::0          563.198180                       # Average occupied blocks per context
system.cpu02.dcache.overall_accesses::0          7401                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total         7401                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_avg_miss_latency::0 27426.229508                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency 24426.229508                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu02.dcache.overall_hits::0              7218                       # number of overall hits
system.cpu02.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu02.dcache.overall_hits::total          7218                       # number of overall hits
system.cpu02.dcache.overall_miss_latency      5019000                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_rate::0     0.024726                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_misses::0             183                       # number of overall misses
system.cpu02.dcache.overall_misses::1               0                       # number of overall misses
system.cpu02.dcache.overall_misses::total          183                       # number of overall misses
system.cpu02.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_miss_latency      4470000                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_rate::0     0.024726                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_misses           183                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_uncacheable_latency      3863500                       # number of overall MSHR uncacheable cycles
system.cpu02.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.dcache.replacements                   10                       # number of replacements
system.cpu02.dcache.sampled_refs                   10                       # Sample count of references to valid blocks.
system.cpu02.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.dcache.tagsinuse              563.198180                       # Cycle average of tags in use
system.cpu02.dcache.total_refs                     98                       # Total number of references to valid blocks.
system.cpu02.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.writebacks                      6                       # number of writebacks
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_hits                       7667                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_hits                       5019                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_hits                      2648                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.icache.ReadReq_accesses::0         21758                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        21758                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_hits::0             21758                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         21758                       # number of ReadReq hits
system.cpu02.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_refs                 no_value                       # Average number of references to valid blocks.
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.demand_accesses::0          21758                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        21758                       # number of demand (read+write) accesses
system.cpu02.icache.demand_avg_miss_latency::0     no_value                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::1     no_value                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total     no_value                       # average overall miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.cpu02.icache.demand_hits::0              21758                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          21758                       # number of demand (read+write) hits
system.cpu02.icache.demand_miss_latency             0                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_rate::0             0                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_misses::0                0                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total            0                       # number of demand (read+write) misses
system.cpu02.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_miss_latency            0                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_rate::0            0                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::1     no_value                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     no_value                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_misses              0                       # number of demand (read+write) MSHR misses
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu02.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu02.icache.overall_accesses::0         21758                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        21758                       # number of overall (read+write) accesses
system.cpu02.icache.overall_avg_miss_latency::0     no_value                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::1     no_value                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total     no_value                       # average overall miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu02.icache.overall_hits::0             21758                       # number of overall hits
system.cpu02.icache.overall_hits::1                 0                       # number of overall hits
system.cpu02.icache.overall_hits::total         21758                       # number of overall hits
system.cpu02.icache.overall_miss_latency            0                       # number of overall miss cycles
system.cpu02.icache.overall_miss_rate::0            0                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_misses::0               0                       # number of overall misses
system.cpu02.icache.overall_misses::1               0                       # number of overall misses
system.cpu02.icache.overall_misses::total            0                       # number of overall misses
system.cpu02.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_rate::0            0                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::1     no_value                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     no_value                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_misses             0                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu02.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.icache.replacements                    0                       # number of replacements
system.cpu02.icache.sampled_refs                    0                       # Sample count of references to valid blocks.
system.cpu02.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu02.icache.total_refs                      0                       # Total number of references to valid blocks.
system.cpu02.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.writebacks                      0                       # number of writebacks
system.cpu02.idle_fraction                   0.995927                       # Percentage of idle cycles
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.fetch_accesses                  3168                       # ITB accesses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_hits                      3168                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.kern.callpal::swpipl                 150     78.12%     78.12% # number of callpals executed
system.cpu02.kern.callpal::rdps                    20     10.42%     88.54% # number of callpals executed
system.cpu02.kern.callpal::rti                     22     11.46%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                  192                       # number of callpals executed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.hwrei                      214                       # number of hwrei instructions executed
system.cpu02.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu02.kern.ipl_count::0                     52     26.80%     26.80% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                    10      5.15%     31.96% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                    12      6.19%     38.14% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                   120     61.86%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total                194                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                      52     45.61%     45.61% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                     10      8.77%     54.39% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                     12     10.53%     64.91% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                     40     35.09%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                 114                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0             9737135500     99.70%     99.70% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22               3735500      0.04%     99.74% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30               7972000      0.08%     99.82% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31              17828000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total         9766671000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.mode_good::kernel                 0                      
system.cpu02.kern.mode_good::user                   0                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch::kernel              22                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu02.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu02.not_idle_fraction               0.004073                       # Percentage of non-idle cycles
system.cpu02.numCycles                       19533342                       # number of cpu cycles simulated
system.cpu02.num_insts                          21758                       # Number of instructions executed
system.cpu02.num_refs                            7713                       # Number of memory references
system.cpu03.dcache.LoadLockedReq_accesses::0          116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total          116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::0 17718.750000                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency 14718.750000                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_hits::0           84                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           84                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_miss_latency       567000                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_rate::0     0.275862                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_misses::0           32                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           32                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency       471000                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::0     0.275862                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_misses           32                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.ReadReq_accesses::0          4605                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total         4605                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_avg_miss_latency::0 26403.508772                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency 23403.508772                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_hits::0              4491                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total          4491                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_miss_latency      3010000                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_rate::0     0.024756                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_misses::0             114                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total          114                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_mshr_miss_latency      2668000                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::0     0.024756                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_misses           114                       # number of ReadReq MSHR misses
system.cpu03.dcache.StoreCondReq_accesses::0          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_avg_miss_latency::0        15000                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency 14666.666667                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_hits::0           47                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           47                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_miss_latency       795000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_rate::0     0.530000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_misses::0           53                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           53                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_mshr_miss_latency       660000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::0     0.450000                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_misses           45                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.WriteReq_accesses::0         2463                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         2463                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_avg_miss_latency::0 59318.181818                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency 56318.181818                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu03.dcache.WriteReq_hits::0             2441                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         2441                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_miss_latency      1305000                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_rate::0     0.008932                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_misses::0             22                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total           22                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_mshr_miss_latency      1239000                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_rate::0     0.008932                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_misses           22                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_uncacheable_latency      3835500                       # number of WriteReq MSHR uncacheable cycles
system.cpu03.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_refs                65.357143                       # Average number of references to valid blocks.
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.demand_accesses::0           7068                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total         7068                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_avg_miss_latency::0 31727.941176                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency 28727.941176                       # average overall mshr miss latency
system.cpu03.dcache.demand_hits::0               6932                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total           6932                       # number of demand (read+write) hits
system.cpu03.dcache.demand_miss_latency       4315000                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_rate::0      0.019242                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_misses::0              136                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total          136                       # number of demand (read+write) misses
system.cpu03.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_miss_latency      3907000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_rate::0     0.019242                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_misses            136                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dcache.occ_%::0                 0.740176                       # Average percentage of cache occupancy
system.cpu03.dcache.occ_blocks::0          757.940588                       # Average occupied blocks per context
system.cpu03.dcache.overall_accesses::0          7068                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total         7068                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_avg_miss_latency::0 31727.941176                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency 28727.941176                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu03.dcache.overall_hits::0              6932                       # number of overall hits
system.cpu03.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu03.dcache.overall_hits::total          6932                       # number of overall hits
system.cpu03.dcache.overall_miss_latency      4315000                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_rate::0     0.019242                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_misses::0             136                       # number of overall misses
system.cpu03.dcache.overall_misses::1               0                       # number of overall misses
system.cpu03.dcache.overall_misses::total          136                       # number of overall misses
system.cpu03.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_miss_latency      3907000                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_rate::0     0.019242                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_misses           136                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_uncacheable_latency      3835500                       # number of overall MSHR uncacheable cycles
system.cpu03.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.dcache.replacements                   14                       # number of replacements
system.cpu03.dcache.sampled_refs                   14                       # Sample count of references to valid blocks.
system.cpu03.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.dcache.tagsinuse              757.940588                       # Cycle average of tags in use
system.cpu03.dcache.total_refs                    915                       # Total number of references to valid blocks.
system.cpu03.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.writebacks                      5                       # number of writebacks
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_hits                       7306                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_hits                       4721                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_hits                      2585                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.icache.ReadReq_accesses::0         20548                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        20548                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_hits::0             20548                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         20548                       # number of ReadReq hits
system.cpu03.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_refs                 no_value                       # Average number of references to valid blocks.
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.demand_accesses::0          20548                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        20548                       # number of demand (read+write) accesses
system.cpu03.icache.demand_avg_miss_latency::0     no_value                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::1     no_value                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total     no_value                       # average overall miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.cpu03.icache.demand_hits::0              20548                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          20548                       # number of demand (read+write) hits
system.cpu03.icache.demand_miss_latency             0                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_rate::0             0                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_misses::0                0                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total            0                       # number of demand (read+write) misses
system.cpu03.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_miss_latency            0                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_rate::0            0                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::1     no_value                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     no_value                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_misses              0                       # number of demand (read+write) MSHR misses
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu03.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu03.icache.overall_accesses::0         20548                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        20548                       # number of overall (read+write) accesses
system.cpu03.icache.overall_avg_miss_latency::0     no_value                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::1     no_value                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total     no_value                       # average overall miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu03.icache.overall_hits::0             20548                       # number of overall hits
system.cpu03.icache.overall_hits::1                 0                       # number of overall hits
system.cpu03.icache.overall_hits::total         20548                       # number of overall hits
system.cpu03.icache.overall_miss_latency            0                       # number of overall miss cycles
system.cpu03.icache.overall_miss_rate::0            0                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_misses::0               0                       # number of overall misses
system.cpu03.icache.overall_misses::1               0                       # number of overall misses
system.cpu03.icache.overall_misses::total            0                       # number of overall misses
system.cpu03.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_rate::0            0                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::1     no_value                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     no_value                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_misses             0                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu03.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.icache.replacements                    0                       # number of replacements
system.cpu03.icache.sampled_refs                    0                       # Sample count of references to valid blocks.
system.cpu03.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu03.icache.total_refs                      0                       # Total number of references to valid blocks.
system.cpu03.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.writebacks                      0                       # number of writebacks
system.cpu03.idle_fraction                   0.996167                       # Percentage of idle cycles
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.fetch_accesses                  3168                       # ITB accesses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_hits                      3168                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.kern.callpal::swpipl                 150     78.12%     78.12% # number of callpals executed
system.cpu03.kern.callpal::rdps                    20     10.42%     88.54% # number of callpals executed
system.cpu03.kern.callpal::rti                     22     11.46%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                  192                       # number of callpals executed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.hwrei                      214                       # number of hwrei instructions executed
system.cpu03.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu03.kern.ipl_count::0                     52     26.80%     26.80% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                    10      5.15%     31.96% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                    12      6.19%     38.14% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                   120     61.86%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                194                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                      52     45.61%     45.61% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                     10      8.77%     54.39% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                     12     10.53%     64.91% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                     40     35.09%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                 114                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0             9738381500     99.71%     99.71% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22               3708500      0.04%     99.75% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30               7788000      0.08%     99.83% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31              16443000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total         9766321000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch::kernel              22                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu03.not_idle_fraction               0.003833                       # Percentage of non-idle cycles
system.cpu03.numCycles                       19532642                       # number of cpu cycles simulated
system.cpu03.num_insts                          20548                       # Number of instructions executed
system.cpu03.num_refs                            7352                       # Number of memory references
system.cpu04.dcache.LoadLockedReq_accesses::0          139                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          139                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::0 17121.951220                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency 14121.951220                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_hits::0           98                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           98                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_miss_latency       702000                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_rate::0     0.294964                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_misses::0           41                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency       579000                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::0     0.294964                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_misses           41                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.ReadReq_accesses::0          4904                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total         4904                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_avg_miss_latency::0 31514.792899                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency 28514.792899                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_hits::0              4735                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total          4735                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_miss_latency      5326000                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_rate::0     0.034462                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_misses::0             169                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total          169                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_mshr_miss_latency      4819000                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::0     0.034462                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_misses           169                       # number of ReadReq MSHR misses
system.cpu04.dcache.StoreCondReq_accesses::0          112                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          112                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_avg_miss_latency::0 11698.412698                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency 12680.851064                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_hits::0           49                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           49                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_miss_latency       737000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_rate::0     0.562500                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_misses::0           63                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           63                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_mshr_miss_latency       596000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::0     0.419643                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_misses           47                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.WriteReq_accesses::0         2468                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         2468                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_avg_miss_latency::0 55105.263158                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency 52105.263158                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu04.dcache.WriteReq_hits::0             2449                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         2449                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_miss_latency      1047000                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_rate::0     0.007699                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_misses::0             19                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_mshr_miss_latency       990000                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_rate::0     0.007699                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_misses           19                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_uncacheable_latency      3717500                       # number of WriteReq MSHR uncacheable cycles
system.cpu04.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_refs                 8.470588                       # Average number of references to valid blocks.
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.demand_accesses::0           7372                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total         7372                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_avg_miss_latency::0 33898.936170                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency 30898.936170                       # average overall mshr miss latency
system.cpu04.dcache.demand_hits::0               7184                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total           7184                       # number of demand (read+write) hits
system.cpu04.dcache.demand_miss_latency       6373000                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_rate::0      0.025502                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_misses::0              188                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total          188                       # number of demand (read+write) misses
system.cpu04.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_miss_latency      5809000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_rate::0     0.025502                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_misses            188                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dcache.occ_%::0                 0.713014                       # Average percentage of cache occupancy
system.cpu04.dcache.occ_blocks::0          730.126476                       # Average occupied blocks per context
system.cpu04.dcache.overall_accesses::0          7372                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total         7372                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_avg_miss_latency::0 33898.936170                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency 30898.936170                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu04.dcache.overall_hits::0              7184                       # number of overall hits
system.cpu04.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu04.dcache.overall_hits::total          7184                       # number of overall hits
system.cpu04.dcache.overall_miss_latency      6373000                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_rate::0     0.025502                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_misses::0             188                       # number of overall misses
system.cpu04.dcache.overall_misses::1               0                       # number of overall misses
system.cpu04.dcache.overall_misses::total          188                       # number of overall misses
system.cpu04.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_miss_latency      5809000                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_rate::0     0.025502                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_misses           188                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_uncacheable_latency      3717500                       # number of overall MSHR uncacheable cycles
system.cpu04.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.dcache.replacements                   17                       # number of replacements
system.cpu04.dcache.sampled_refs                   17                       # Sample count of references to valid blocks.
system.cpu04.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.dcache.tagsinuse              730.126476                       # Cycle average of tags in use
system.cpu04.dcache.total_refs                    144                       # Total number of references to valid blocks.
system.cpu04.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.writebacks                     10                       # number of writebacks
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_hits                       7645                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_hits                       5043                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_hits                      2602                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.icache.ReadReq_accesses::0         21255                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total        21255                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_avg_miss_latency::0        15000                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency        12000                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_hits::0             21254                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total         21254                       # number of ReadReq hits
system.cpu04.icache.ReadReq_miss_latency        15000                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_rate::0     0.000047                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_misses::0               1                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total            1                       # number of ReadReq misses
system.cpu04.icache.ReadReq_mshr_miss_latency        12000                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::0     0.000047                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_misses             1                       # number of ReadReq MSHR misses
system.cpu04.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_refs                       59                       # Average number of references to valid blocks.
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.demand_accesses::0          21255                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total        21255                       # number of demand (read+write) accesses
system.cpu04.icache.demand_avg_miss_latency::0        15000                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency        12000                       # average overall mshr miss latency
system.cpu04.icache.demand_hits::0              21254                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total          21254                       # number of demand (read+write) hits
system.cpu04.icache.demand_miss_latency         15000                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_rate::0      0.000047                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_misses::0                1                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total            1                       # number of demand (read+write) misses
system.cpu04.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_miss_latency        12000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_rate::0     0.000047                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_misses              1                       # number of demand (read+write) MSHR misses
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.occ_%::0                 0.998047                       # Average percentage of cache occupancy
system.cpu04.icache.occ_blocks::0                 511                       # Average occupied blocks per context
system.cpu04.icache.overall_accesses::0         21255                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total        21255                       # number of overall (read+write) accesses
system.cpu04.icache.overall_avg_miss_latency::0        15000                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency        12000                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu04.icache.overall_hits::0             21254                       # number of overall hits
system.cpu04.icache.overall_hits::1                 0                       # number of overall hits
system.cpu04.icache.overall_hits::total         21254                       # number of overall hits
system.cpu04.icache.overall_miss_latency        15000                       # number of overall miss cycles
system.cpu04.icache.overall_miss_rate::0     0.000047                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_misses::0               1                       # number of overall misses
system.cpu04.icache.overall_misses::1               0                       # number of overall misses
system.cpu04.icache.overall_misses::total            1                       # number of overall misses
system.cpu04.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_miss_latency        12000                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_rate::0     0.000047                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_misses             1                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu04.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.icache.replacements                    1                       # number of replacements
system.cpu04.icache.sampled_refs                    1                       # Sample count of references to valid blocks.
system.cpu04.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.icache.tagsinuse                     511                       # Cycle average of tags in use
system.cpu04.icache.total_refs                     59                       # Total number of references to valid blocks.
system.cpu04.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.writebacks                      0                       # number of writebacks
system.cpu04.idle_fraction                   0.995856                       # Percentage of idle cycles
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.fetch_accesses                  3168                       # ITB accesses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_hits                      3168                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.kern.callpal::swpipl                 150     78.12%     78.12% # number of callpals executed
system.cpu04.kern.callpal::rdps                    20     10.42%     88.54% # number of callpals executed
system.cpu04.kern.callpal::rti                     22     11.46%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  192                       # number of callpals executed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.hwrei                      214                       # number of hwrei instructions executed
system.cpu04.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu04.kern.ipl_count::0                     52     26.80%     26.80% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                    10      5.15%     31.96% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    12      6.19%     38.14% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   120     61.86%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                194                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                      52     45.61%     45.61% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                     10      8.77%     54.39% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     12     10.53%     64.91% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                     40     35.09%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 114                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0             9738504500     99.72%     99.72% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22               3586500      0.04%     99.76% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30               7510000      0.08%     99.83% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              16358000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total         9765959000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.mode_good::kernel                 0                      
system.cpu04.kern.mode_good::user                   0                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch::kernel              22                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu04.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu04.not_idle_fraction               0.004144                       # Percentage of non-idle cycles
system.cpu04.numCycles                       19531918                       # number of cpu cycles simulated
system.cpu04.num_insts                          21255                       # Number of instructions executed
system.cpu04.num_refs                            7691                       # Number of memory references
system.cpu05.dcache.LoadLockedReq_accesses::0          131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::0 17432.432432                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency 14432.432432                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_hits::0           94                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           94                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_miss_latency       645000                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_rate::0     0.282443                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_misses::0           37                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           37                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency       534000                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::0     0.282443                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_misses           37                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.ReadReq_accesses::0          4795                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total         4795                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_avg_miss_latency::0 30132.911392                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency 27132.911392                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_hits::0              4637                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total          4637                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_miss_latency      4761000                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_rate::0     0.032951                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_misses::0             158                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total          158                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_mshr_miss_latency      4287000                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::0     0.032951                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_misses           158                       # number of ReadReq MSHR misses
system.cpu05.dcache.StoreCondReq_accesses::0          108                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          108                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_avg_miss_latency::0 14466.666667                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency 14714.285714                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_hits::0           48                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           48                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_miss_latency       868000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_rate::0     0.555556                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_misses::0           60                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           60                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_mshr_miss_latency       721000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::0     0.453704                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_misses           49                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.WriteReq_accesses::0         2463                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         2463                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_avg_miss_latency::0 58166.666667                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency 55166.666667                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu05.dcache.WriteReq_hits::0             2439                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         2439                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_miss_latency      1396000                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_rate::0     0.009744                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_misses::0             24                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total           24                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_mshr_miss_latency      1324000                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_rate::0     0.009744                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_misses           24                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_uncacheable_latency      3094500                       # number of WriteReq MSHR uncacheable cycles
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_refs                20.896552                       # Average number of references to valid blocks.
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.demand_accesses::0           7258                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         7258                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_avg_miss_latency::0 33829.670330                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency 30829.670330                       # average overall mshr miss latency
system.cpu05.dcache.demand_hits::0               7076                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           7076                       # number of demand (read+write) hits
system.cpu05.dcache.demand_miss_latency       6157000                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_rate::0      0.025076                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_misses::0              182                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total          182                       # number of demand (read+write) misses
system.cpu05.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_miss_latency      5611000                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_rate::0     0.025076                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_misses            182                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dcache.occ_%::0                 0.812961                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_blocks::0          832.471731                       # Average occupied blocks per context
system.cpu05.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu05.dcache.overall_accesses::0          7258                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         7258                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_avg_miss_latency::0 33829.670330                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency 30829.670330                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu05.dcache.overall_hits::0              7076                       # number of overall hits
system.cpu05.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu05.dcache.overall_hits::total          7076                       # number of overall hits
system.cpu05.dcache.overall_miss_latency      6157000                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_rate::0     0.025076                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_misses::0             182                       # number of overall misses
system.cpu05.dcache.overall_misses::1               0                       # number of overall misses
system.cpu05.dcache.overall_misses::total          182                       # number of overall misses
system.cpu05.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_miss_latency      5611000                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_rate::0     0.025076                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_misses           182                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_uncacheable_latency      3094500                       # number of overall MSHR uncacheable cycles
system.cpu05.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.dcache.replacements                   29                       # number of replacements
system.cpu05.dcache.sampled_refs                   29                       # Sample count of references to valid blocks.
system.cpu05.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.dcache.tagsinuse              831.471731                       # Cycle average of tags in use
system.cpu05.dcache.total_refs                    606                       # Total number of references to valid blocks.
system.cpu05.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.writebacks                     18                       # number of writebacks
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_hits                       7519                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_hits                       4926                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_hits                      2593                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.icache.ReadReq_accesses::0         20997                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total        20997                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_hits::0             20997                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total         20997                       # number of ReadReq hits
system.cpu05.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_refs                 no_value                       # Average number of references to valid blocks.
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.demand_accesses::0          20997                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total        20997                       # number of demand (read+write) accesses
system.cpu05.icache.demand_avg_miss_latency::0     no_value                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::1     no_value                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total     no_value                       # average overall miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.cpu05.icache.demand_hits::0              20997                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total          20997                       # number of demand (read+write) hits
system.cpu05.icache.demand_miss_latency             0                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_rate::0             0                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_misses::0                0                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total            0                       # number of demand (read+write) misses
system.cpu05.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_miss_latency            0                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_rate::0            0                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::1     no_value                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     no_value                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_misses              0                       # number of demand (read+write) MSHR misses
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu05.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu05.icache.overall_accesses::0         20997                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total        20997                       # number of overall (read+write) accesses
system.cpu05.icache.overall_avg_miss_latency::0     no_value                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::1     no_value                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total     no_value                       # average overall miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu05.icache.overall_hits::0             20997                       # number of overall hits
system.cpu05.icache.overall_hits::1                 0                       # number of overall hits
system.cpu05.icache.overall_hits::total         20997                       # number of overall hits
system.cpu05.icache.overall_miss_latency            0                       # number of overall miss cycles
system.cpu05.icache.overall_miss_rate::0            0                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_misses::0               0                       # number of overall misses
system.cpu05.icache.overall_misses::1               0                       # number of overall misses
system.cpu05.icache.overall_misses::total            0                       # number of overall misses
system.cpu05.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_rate::0            0                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::1     no_value                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     no_value                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_misses             0                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu05.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.icache.replacements                    0                       # number of replacements
system.cpu05.icache.sampled_refs                    0                       # Sample count of references to valid blocks.
system.cpu05.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu05.icache.total_refs                      0                       # Total number of references to valid blocks.
system.cpu05.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.writebacks                      0                       # number of writebacks
system.cpu05.idle_fraction                   0.995975                       # Percentage of idle cycles
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.fetch_accesses                  3168                       # ITB accesses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_hits                      3168                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.kern.callpal::swpipl                 150     78.12%     78.12% # number of callpals executed
system.cpu05.kern.callpal::rdps                    20     10.42%     88.54% # number of callpals executed
system.cpu05.kern.callpal::rti                     22     11.46%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  192                       # number of callpals executed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.hwrei                      214                       # number of hwrei instructions executed
system.cpu05.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu05.kern.ipl_count::0                     52     26.80%     26.80% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                    10      5.15%     31.96% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                    12      6.19%     38.14% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   120     61.86%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                194                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                      52     45.61%     45.61% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                     10      8.77%     54.39% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                     12     10.53%     64.91% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                     40     35.09%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 114                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0             9739427500     99.72%     99.72% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22               2963500      0.03%     99.75% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30               7421000      0.08%     99.83% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31              16745000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total         9766557000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.mode_good::kernel                 0                      
system.cpu05.kern.mode_good::user                   0                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch::kernel              22                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu05.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu05.not_idle_fraction               0.004025                       # Percentage of non-idle cycles
system.cpu05.numCycles                       19533114                       # number of cpu cycles simulated
system.cpu05.num_insts                          20997                       # Number of instructions executed
system.cpu05.num_refs                            7565                       # Number of memory references
system.cpu06.dcache.LoadLockedReq_accesses::0          119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total          119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::0        15600                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency        12600                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_hits::0           84                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           84                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_miss_latency       546000                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_rate::0     0.294118                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_misses::0           35                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           35                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency       441000                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::0     0.294118                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_misses           35                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.ReadReq_accesses::0          4663                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total         4663                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_avg_miss_latency::0        29225                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency        26225                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_hits::0              4543                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total          4543                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_miss_latency      3507000                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_rate::0     0.025735                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_misses::0             120                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total          120                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_mshr_miss_latency      3147000                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::0     0.025735                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_misses           120                       # number of ReadReq MSHR misses
system.cpu06.dcache.StoreCondReq_accesses::0          101                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total          101                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_avg_miss_latency::0 13557.692308                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency        12000                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_hits::0           49                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           49                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_miss_latency       705000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_rate::0     0.514851                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_misses::0           52                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           52                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_mshr_miss_latency       564000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::0     0.465347                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_misses           47                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.WriteReq_accesses::0         2463                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         2463                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_avg_miss_latency::0 59944.444444                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency 56944.444444                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu06.dcache.WriteReq_hits::0             2445                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         2445                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_miss_latency      1079000                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_rate::0     0.007308                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_misses::0             18                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total           18                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_mshr_miss_latency      1025000                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_rate::0     0.007308                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_misses           18                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_uncacheable_latency      2998500                       # number of WriteReq MSHR uncacheable cycles
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_refs                 4.700000                       # Average number of references to valid blocks.
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.demand_accesses::0           7126                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total         7126                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_avg_miss_latency::0 33231.884058                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency 30231.884058                       # average overall mshr miss latency
system.cpu06.dcache.demand_hits::0               6988                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total           6988                       # number of demand (read+write) hits
system.cpu06.dcache.demand_miss_latency       4586000                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_rate::0      0.019366                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_misses::0              138                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total          138                       # number of demand (read+write) misses
system.cpu06.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_miss_latency      4172000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_rate::0     0.019366                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_misses            138                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dcache.occ_%::0                 0.859149                       # Average percentage of cache occupancy
system.cpu06.dcache.occ_blocks::0          879.768949                       # Average occupied blocks per context
system.cpu06.dcache.overall_accesses::0          7126                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total         7126                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_avg_miss_latency::0 33231.884058                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency 30231.884058                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu06.dcache.overall_hits::0              6988                       # number of overall hits
system.cpu06.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu06.dcache.overall_hits::total          6988                       # number of overall hits
system.cpu06.dcache.overall_miss_latency      4586000                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_rate::0     0.019366                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_misses::0             138                       # number of overall misses
system.cpu06.dcache.overall_misses::1               0                       # number of overall misses
system.cpu06.dcache.overall_misses::total          138                       # number of overall misses
system.cpu06.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_miss_latency      4172000                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_rate::0     0.019366                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_misses           138                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_uncacheable_latency      2998500                       # number of overall MSHR uncacheable cycles
system.cpu06.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.dcache.replacements                   10                       # number of replacements
system.cpu06.dcache.sampled_refs                   10                       # Sample count of references to valid blocks.
system.cpu06.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.dcache.tagsinuse              879.768949                       # Cycle average of tags in use
system.cpu06.dcache.total_refs                     47                       # Total number of references to valid blocks.
system.cpu06.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.writebacks                      5                       # number of writebacks
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_hits                       7368                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_hits                       4782                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_hits                      2586                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.icache.ReadReq_accesses::0         20676                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        20676                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_hits::0             20676                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         20676                       # number of ReadReq hits
system.cpu06.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_refs                 no_value                       # Average number of references to valid blocks.
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.demand_accesses::0          20676                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        20676                       # number of demand (read+write) accesses
system.cpu06.icache.demand_avg_miss_latency::0     no_value                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::1     no_value                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total     no_value                       # average overall miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.cpu06.icache.demand_hits::0              20676                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          20676                       # number of demand (read+write) hits
system.cpu06.icache.demand_miss_latency             0                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_rate::0             0                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_misses::0                0                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total            0                       # number of demand (read+write) misses
system.cpu06.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_miss_latency            0                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_rate::0            0                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::1     no_value                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     no_value                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_misses              0                       # number of demand (read+write) MSHR misses
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.occ_%::0                 0.998047                       # Average percentage of cache occupancy
system.cpu06.icache.occ_blocks::0                 511                       # Average occupied blocks per context
system.cpu06.icache.overall_accesses::0         20676                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        20676                       # number of overall (read+write) accesses
system.cpu06.icache.overall_avg_miss_latency::0     no_value                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::1     no_value                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total     no_value                       # average overall miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu06.icache.overall_hits::0             20676                       # number of overall hits
system.cpu06.icache.overall_hits::1                 0                       # number of overall hits
system.cpu06.icache.overall_hits::total         20676                       # number of overall hits
system.cpu06.icache.overall_miss_latency            0                       # number of overall miss cycles
system.cpu06.icache.overall_miss_rate::0            0                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_misses::0               0                       # number of overall misses
system.cpu06.icache.overall_misses::1               0                       # number of overall misses
system.cpu06.icache.overall_misses::total            0                       # number of overall misses
system.cpu06.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_rate::0            0                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::1     no_value                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     no_value                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_misses             0                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu06.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.icache.replacements                    0                       # number of replacements
system.cpu06.icache.sampled_refs                    0                       # Sample count of references to valid blocks.
system.cpu06.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.icache.tagsinuse                     511                       # Cycle average of tags in use
system.cpu06.icache.total_refs                      0                       # Total number of references to valid blocks.
system.cpu06.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.writebacks                      0                       # number of writebacks
system.cpu06.idle_fraction                   0.996218                       # Percentage of idle cycles
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.fetch_accesses                  3168                       # ITB accesses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_hits                      3168                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.kern.callpal::swpipl                 150     78.12%     78.12% # number of callpals executed
system.cpu06.kern.callpal::rdps                    20     10.42%     88.54% # number of callpals executed
system.cpu06.kern.callpal::rti                     22     11.46%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  192                       # number of callpals executed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.hwrei                      214                       # number of hwrei instructions executed
system.cpu06.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu06.kern.ipl_count::0                     52     26.80%     26.80% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                    10      5.15%     31.96% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                    12      6.19%     38.14% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   120     61.86%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                194                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                      52     45.61%     45.61% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                     10      8.77%     54.39% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                     12     10.53%     64.91% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                     40     35.09%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 114                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0             9740405500     99.73%     99.73% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22               2863500      0.03%     99.76% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30               7374000      0.08%     99.83% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31              16377000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total         9767020000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.mode_good::kernel                 0                      
system.cpu06.kern.mode_good::user                   0                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch::kernel              22                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu06.not_idle_fraction               0.003782                       # Percentage of non-idle cycles
system.cpu06.numCycles                       19534040                       # number of cpu cycles simulated
system.cpu06.num_insts                          20676                       # Number of instructions executed
system.cpu06.num_refs                            7414                       # Number of memory references
system.cpu07.dcache.LoadLockedReq_accesses::0          129                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total          129                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::0 16958.333333                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency 13958.333333                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_hits::0           81                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           81                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_miss_latency       814000                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_rate::0     0.372093                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_misses::0           48                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           48                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency       670000                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::0     0.372093                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_misses           48                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.ReadReq_accesses::0          4927                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total         4927                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_avg_miss_latency::0 28903.409091                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency 25903.409091                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_hits::0              4751                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total          4751                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_miss_latency      5087000                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_rate::0     0.035722                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_misses::0             176                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total          176                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_mshr_miss_latency      4559000                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::0     0.035722                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_misses           176                       # number of ReadReq MSHR misses
system.cpu07.dcache.StoreCondReq_accesses::0          104                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total          104                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_avg_miss_latency::0 17068.965517                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency 16038.461538                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_hits::0           46                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           46                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_miss_latency       990000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_rate::0     0.557692                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_misses::0           58                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           58                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_mshr_miss_latency       834000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::0     0.500000                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_misses           52                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.WriteReq_accesses::0         2568                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         2568                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_avg_miss_latency::0 52714.285714                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency 49714.285714                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu07.dcache.WriteReq_hits::0             2533                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         2533                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_miss_latency      1845000                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_rate::0     0.013629                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_misses::0             35                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total           35                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_mshr_miss_latency      1740000                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_rate::0     0.013629                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_misses           35                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_uncacheable_latency      2984500                       # number of WriteReq MSHR uncacheable cycles
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_refs                 6.769231                       # Average number of references to valid blocks.
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.demand_accesses::0           7495                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total         7495                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_avg_miss_latency::0 32853.080569                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency 29853.080569                       # average overall mshr miss latency
system.cpu07.dcache.demand_hits::0               7284                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total           7284                       # number of demand (read+write) hits
system.cpu07.dcache.demand_miss_latency       6932000                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_rate::0      0.028152                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_misses::0              211                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total          211                       # number of demand (read+write) misses
system.cpu07.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_miss_latency      6299000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_rate::0     0.028152                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_misses            211                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dcache.occ_%::0                 0.880287                       # Average percentage of cache occupancy
system.cpu07.dcache.occ_blocks::0          901.414034                       # Average occupied blocks per context
system.cpu07.dcache.overall_accesses::0          7495                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total         7495                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_avg_miss_latency::0 32853.080569                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency 29853.080569                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu07.dcache.overall_hits::0              7284                       # number of overall hits
system.cpu07.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu07.dcache.overall_hits::total          7284                       # number of overall hits
system.cpu07.dcache.overall_miss_latency      6932000                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_rate::0     0.028152                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_misses::0             211                       # number of overall misses
system.cpu07.dcache.overall_misses::1               0                       # number of overall misses
system.cpu07.dcache.overall_misses::total          211                       # number of overall misses
system.cpu07.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_miss_latency      6299000                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_rate::0     0.028152                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_misses           211                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_uncacheable_latency      2984500                       # number of overall MSHR uncacheable cycles
system.cpu07.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.dcache.replacements                   65                       # number of replacements
system.cpu07.dcache.sampled_refs                   65                       # Sample count of references to valid blocks.
system.cpu07.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.dcache.tagsinuse              901.414034                       # Cycle average of tags in use
system.cpu07.dcache.total_refs                    440                       # Total number of references to valid blocks.
system.cpu07.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.writebacks                     19                       # number of writebacks
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_hits                       7750                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_hits                       5056                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_hits                      2694                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.icache.ReadReq_accesses::0         21873                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        21873                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_avg_miss_latency::0 18274.193548                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency 15274.193548                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_hits::0             21811                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         21811                       # number of ReadReq hits
system.cpu07.icache.ReadReq_miss_latency      1133000                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_rate::0     0.002835                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_misses::0              62                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu07.icache.ReadReq_mshr_miss_latency       947000                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::0     0.002835                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_misses            62                       # number of ReadReq MSHR misses
system.cpu07.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_refs                99.532258                       # Average number of references to valid blocks.
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.demand_accesses::0          21873                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        21873                       # number of demand (read+write) accesses
system.cpu07.icache.demand_avg_miss_latency::0 18274.193548                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency 15274.193548                       # average overall mshr miss latency
system.cpu07.icache.demand_hits::0              21811                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          21811                       # number of demand (read+write) hits
system.cpu07.icache.demand_miss_latency       1133000                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_rate::0      0.002835                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_misses::0               62                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total           62                       # number of demand (read+write) misses
system.cpu07.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_miss_latency       947000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_rate::0     0.002835                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_misses             62                       # number of demand (read+write) MSHR misses
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu07.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu07.icache.overall_accesses::0         21873                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        21873                       # number of overall (read+write) accesses
system.cpu07.icache.overall_avg_miss_latency::0 18274.193548                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency 15274.193548                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu07.icache.overall_hits::0             21811                       # number of overall hits
system.cpu07.icache.overall_hits::1                 0                       # number of overall hits
system.cpu07.icache.overall_hits::total         21811                       # number of overall hits
system.cpu07.icache.overall_miss_latency      1133000                       # number of overall miss cycles
system.cpu07.icache.overall_miss_rate::0     0.002835                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_misses::0              62                       # number of overall misses
system.cpu07.icache.overall_misses::1               0                       # number of overall misses
system.cpu07.icache.overall_misses::total           62                       # number of overall misses
system.cpu07.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_miss_latency       947000                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_rate::0     0.002835                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_misses            62                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu07.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.icache.replacements                   62                       # number of replacements
system.cpu07.icache.sampled_refs                   62                       # Sample count of references to valid blocks.
system.cpu07.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu07.icache.total_refs                   6171                       # Total number of references to valid blocks.
system.cpu07.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.writebacks                      0                       # number of writebacks
system.cpu07.idle_fraction                   0.995656                       # Percentage of idle cycles
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.fetch_accesses                  3330                       # ITB accesses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_hits                      3330                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.kern.callpal::swpipl                 168     80.00%     80.00% # number of callpals executed
system.cpu07.kern.callpal::rdps                    20      9.52%     89.52% # number of callpals executed
system.cpu07.kern.callpal::rti                     22     10.48%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                  210                       # number of callpals executed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.hwrei                      232                       # number of hwrei instructions executed
system.cpu07.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu07.kern.ipl_count::0                     61     28.77%     28.77% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                    10      4.72%     33.49% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                    12      5.66%     39.15% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                   129     60.85%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                212                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                      61     46.21%     46.21% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                     10      7.58%     53.79% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                     12      9.09%     62.88% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                     49     37.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                 132                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0             9734525500     99.70%     99.70% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22               2851500      0.03%     99.73% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30               7486000      0.08%     99.81% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31              18759000      0.19%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total         9763622000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.379845                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch::kernel              22                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.not_idle_fraction               0.004344                       # Percentage of non-idle cycles
system.cpu07.numCycles                       19527244                       # number of cpu cycles simulated
system.cpu07.num_insts                          21873                       # Number of instructions executed
system.cpu07.num_refs                            7800                       # Number of memory references
system.cpu08.dcache.LoadLockedReq_accesses::0          120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::0        13200                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency        10200                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_hits::0           85                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           85                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_miss_latency       462000                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_rate::0     0.291667                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_misses::0           35                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           35                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency       357000                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::0     0.291667                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_misses           35                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.ReadReq_accesses::0          4764                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total         4764                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_avg_miss_latency::0 25492.424242                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency 22492.424242                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_hits::0              4632                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total          4632                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_miss_latency      3365000                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_rate::0     0.027708                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_misses::0             132                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total          132                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_mshr_miss_latency      2969000                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::0     0.027708                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_misses           132                       # number of ReadReq MSHR misses
system.cpu08.dcache.StoreCondReq_accesses::0          109                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total          109                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_avg_miss_latency::0 14783.333333                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency 14057.692308                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_hits::0           49                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           49                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_miss_latency       887000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_rate::0     0.550459                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_misses::0           60                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           60                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_mshr_miss_latency       731000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::0     0.477064                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_misses           52                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.WriteReq_accesses::0         2521                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         2521                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_avg_miss_latency::0 53629.629630                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency 50629.629630                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu08.dcache.WriteReq_hits::0             2494                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         2494                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_miss_latency      1448000                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_rate::0     0.010710                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_misses::0             27                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_mshr_miss_latency      1367000                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_rate::0     0.010710                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_misses           27                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_uncacheable_latency      2920500                       # number of WriteReq MSHR uncacheable cycles
system.cpu08.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_refs                16.535714                       # Average number of references to valid blocks.
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.demand_accesses::0           7285                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total         7285                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_avg_miss_latency::0 30270.440252                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency 27270.440252                       # average overall mshr miss latency
system.cpu08.dcache.demand_hits::0               7126                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total           7126                       # number of demand (read+write) hits
system.cpu08.dcache.demand_miss_latency       4813000                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_rate::0      0.021826                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_misses::0              159                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total          159                       # number of demand (read+write) misses
system.cpu08.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_miss_latency      4336000                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_rate::0     0.021826                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_misses            159                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dcache.occ_%::0                 0.705635                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_%::1                -0.001953                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_blocks::0          722.570025                       # Average occupied blocks per context
system.cpu08.dcache.occ_blocks::1                  -2                       # Average occupied blocks per context
system.cpu08.dcache.overall_accesses::0          7285                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total         7285                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_avg_miss_latency::0 30270.440252                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency 27270.440252                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu08.dcache.overall_hits::0              7126                       # number of overall hits
system.cpu08.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu08.dcache.overall_hits::total          7126                       # number of overall hits
system.cpu08.dcache.overall_miss_latency      4813000                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_rate::0     0.021826                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_misses::0             159                       # number of overall misses
system.cpu08.dcache.overall_misses::1               0                       # number of overall misses
system.cpu08.dcache.overall_misses::total          159                       # number of overall misses
system.cpu08.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_miss_latency      4336000                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_rate::0     0.021826                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_misses           159                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_uncacheable_latency      2920500                       # number of overall MSHR uncacheable cycles
system.cpu08.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.dcache.replacements                   28                       # number of replacements
system.cpu08.dcache.sampled_refs                   28                       # Sample count of references to valid blocks.
system.cpu08.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.dcache.tagsinuse              720.570025                       # Cycle average of tags in use
system.cpu08.dcache.total_refs                    463                       # Total number of references to valid blocks.
system.cpu08.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.writebacks                     13                       # number of writebacks
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_hits                       7536                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_hits                       4884                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_hits                      2652                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.icache.ReadReq_accesses::0         21331                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        21331                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_avg_miss_latency::0 26285.714286                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency 23285.714286                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_hits::0             21282                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         21282                       # number of ReadReq hits
system.cpu08.icache.ReadReq_miss_latency      1288000                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_rate::0     0.002297                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_misses::0              49                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu08.icache.ReadReq_mshr_miss_latency      1141000                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::0     0.002297                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_misses            49                       # number of ReadReq MSHR misses
system.cpu08.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_refs                52.224490                       # Average number of references to valid blocks.
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.demand_accesses::0          21331                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        21331                       # number of demand (read+write) accesses
system.cpu08.icache.demand_avg_miss_latency::0 26285.714286                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency 23285.714286                       # average overall mshr miss latency
system.cpu08.icache.demand_hits::0              21282                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          21282                       # number of demand (read+write) hits
system.cpu08.icache.demand_miss_latency       1288000                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_rate::0      0.002297                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_misses::0               49                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total           49                       # number of demand (read+write) misses
system.cpu08.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_miss_latency      1141000                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_rate::0     0.002297                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_misses             49                       # number of demand (read+write) MSHR misses
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu08.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu08.icache.overall_accesses::0         21331                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        21331                       # number of overall (read+write) accesses
system.cpu08.icache.overall_avg_miss_latency::0 26285.714286                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency 23285.714286                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu08.icache.overall_hits::0             21282                       # number of overall hits
system.cpu08.icache.overall_hits::1                 0                       # number of overall hits
system.cpu08.icache.overall_hits::total         21282                       # number of overall hits
system.cpu08.icache.overall_miss_latency      1288000                       # number of overall miss cycles
system.cpu08.icache.overall_miss_rate::0     0.002297                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_misses::0              49                       # number of overall misses
system.cpu08.icache.overall_misses::1               0                       # number of overall misses
system.cpu08.icache.overall_misses::total           49                       # number of overall misses
system.cpu08.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_miss_latency      1141000                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_rate::0     0.002297                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_misses            49                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu08.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.icache.replacements                   49                       # number of replacements
system.cpu08.icache.sampled_refs                   49                       # Sample count of references to valid blocks.
system.cpu08.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu08.icache.total_refs                   2559                       # Total number of references to valid blocks.
system.cpu08.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.writebacks                      0                       # number of writebacks
system.cpu08.idle_fraction                   0.995982                       # Percentage of idle cycles
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.fetch_accesses                  3258                       # ITB accesses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_hits                      3258                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.kern.callpal::swpipl                 160     79.21%     79.21% # number of callpals executed
system.cpu08.kern.callpal::rdps                    20      9.90%     89.11% # number of callpals executed
system.cpu08.kern.callpal::rti                     22     10.89%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                  202                       # number of callpals executed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.hwrei                      224                       # number of hwrei instructions executed
system.cpu08.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu08.kern.ipl_count::0                     57     27.94%     27.94% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                    10      4.90%     32.84% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    12      5.88%     38.73% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   125     61.27%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                204                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                      57     45.97%     45.97% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                     10      8.06%     54.03% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     12      9.68%     63.71% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                     45     36.29%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 124                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0             9739430500     99.71%     99.71% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22               2784500      0.03%     99.74% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30               7404000      0.08%     99.82% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31              17682000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total         9767301000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.360000                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch::kernel              22                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu08.not_idle_fraction               0.004018                       # Percentage of non-idle cycles
system.cpu08.numCycles                       19534602                       # number of cpu cycles simulated
system.cpu08.num_insts                          21331                       # Number of instructions executed
system.cpu08.num_refs                            7584                       # Number of memory references
system.cpu09.dcache.LoadLockedReq_accesses::0          110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::0 12562.500000                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency  9562.500000                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_hits::0           78                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           78                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_miss_latency       402000                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_rate::0     0.290909                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_misses::0           32                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           32                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency       306000                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::0     0.290909                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_misses           32                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.ReadReq_accesses::0          4826                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total         4826                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_avg_miss_latency::0 21804.878049                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency 18804.878049                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_hits::0              4703                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total          4703                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_miss_latency      2682000                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_rate::0     0.025487                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_misses::0             123                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total          123                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_mshr_miss_latency      2313000                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::0     0.025487                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_misses           123                       # number of ReadReq MSHR misses
system.cpu09.dcache.StoreCondReq_accesses::0          101                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total          101                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_avg_miss_latency::0 17462.962963                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency        15860                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_hits::0           47                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           47                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_miss_latency       943000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_rate::0     0.534653                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_misses::0           54                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           54                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_mshr_miss_latency       793000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::0     0.495050                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_misses           50                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.WriteReq_accesses::0         2541                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         2541                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_avg_miss_latency::0 47028.571429                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency 44028.571429                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu09.dcache.WriteReq_hits::0             2506                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         2506                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_miss_latency      1646000                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_rate::0     0.013774                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_misses::0             35                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total           35                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_mshr_miss_latency      1541000                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_rate::0     0.013774                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_misses           35                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_uncacheable_latency      2891500                       # number of WriteReq MSHR uncacheable cycles
system.cpu09.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_refs                14.357143                       # Average number of references to valid blocks.
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.demand_accesses::0           7367                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total         7367                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_avg_miss_latency::0 27392.405063                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency 24392.405063                       # average overall mshr miss latency
system.cpu09.dcache.demand_hits::0               7209                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total           7209                       # number of demand (read+write) hits
system.cpu09.dcache.demand_miss_latency       4328000                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_rate::0      0.021447                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_misses::0              158                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total          158                       # number of demand (read+write) misses
system.cpu09.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_miss_latency      3854000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_rate::0     0.021447                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_misses            158                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dcache.occ_%::0                 0.851646                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_blocks::0          872.085791                       # Average occupied blocks per context
system.cpu09.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu09.dcache.overall_accesses::0          7367                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total         7367                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_avg_miss_latency::0 27392.405063                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency 24392.405063                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu09.dcache.overall_hits::0              7209                       # number of overall hits
system.cpu09.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu09.dcache.overall_hits::total          7209                       # number of overall hits
system.cpu09.dcache.overall_miss_latency      4328000                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_rate::0     0.021447                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_misses::0             158                       # number of overall misses
system.cpu09.dcache.overall_misses::1               0                       # number of overall misses
system.cpu09.dcache.overall_misses::total          158                       # number of overall misses
system.cpu09.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_miss_latency      3854000                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_rate::0     0.021447                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_misses           158                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_uncacheable_latency      2891500                       # number of overall MSHR uncacheable cycles
system.cpu09.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.dcache.replacements                   56                       # number of replacements
system.cpu09.dcache.sampled_refs                   56                       # Sample count of references to valid blocks.
system.cpu09.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.dcache.tagsinuse              871.085791                       # Cycle average of tags in use
system.cpu09.dcache.total_refs                    804                       # Total number of references to valid blocks.
system.cpu09.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.writebacks                     25                       # number of writebacks
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_hits                       7600                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_hits                       4936                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_hits                      2664                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.icache.ReadReq_accesses::0         21503                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        21503                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_avg_miss_latency::0 18147.540984                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency 15147.540984                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_hits::0             21442                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         21442                       # number of ReadReq hits
system.cpu09.icache.ReadReq_miss_latency      1107000                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_rate::0     0.002837                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_misses::0              61                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu09.icache.ReadReq_mshr_miss_latency       924000                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::0     0.002837                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_misses            61                       # number of ReadReq MSHR misses
system.cpu09.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_refs               376.065574                       # Average number of references to valid blocks.
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.demand_accesses::0          21503                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        21503                       # number of demand (read+write) accesses
system.cpu09.icache.demand_avg_miss_latency::0 18147.540984                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency 15147.540984                       # average overall mshr miss latency
system.cpu09.icache.demand_hits::0              21442                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          21442                       # number of demand (read+write) hits
system.cpu09.icache.demand_miss_latency       1107000                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_rate::0      0.002837                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_misses::0               61                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total           61                       # number of demand (read+write) misses
system.cpu09.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_miss_latency       924000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_rate::0     0.002837                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_misses             61                       # number of demand (read+write) MSHR misses
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu09.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu09.icache.overall_accesses::0         21503                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        21503                       # number of overall (read+write) accesses
system.cpu09.icache.overall_avg_miss_latency::0 18147.540984                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency 15147.540984                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu09.icache.overall_hits::0             21442                       # number of overall hits
system.cpu09.icache.overall_hits::1                 0                       # number of overall hits
system.cpu09.icache.overall_hits::total         21442                       # number of overall hits
system.cpu09.icache.overall_miss_latency      1107000                       # number of overall miss cycles
system.cpu09.icache.overall_miss_rate::0     0.002837                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_misses::0              61                       # number of overall misses
system.cpu09.icache.overall_misses::1               0                       # number of overall misses
system.cpu09.icache.overall_misses::total           61                       # number of overall misses
system.cpu09.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_miss_latency       924000                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_rate::0     0.002837                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_misses            61                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu09.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.icache.replacements                   61                       # number of replacements
system.cpu09.icache.sampled_refs                   61                       # Sample count of references to valid blocks.
system.cpu09.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu09.icache.total_refs                  22940                       # Total number of references to valid blocks.
system.cpu09.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.writebacks                      0                       # number of writebacks
system.cpu09.idle_fraction                   0.996031                       # Percentage of idle cycles
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.fetch_accesses                  3276                       # ITB accesses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_hits                      3276                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.kern.callpal::swpipl                 162     79.41%     79.41% # number of callpals executed
system.cpu09.kern.callpal::rdps                    20      9.80%     89.22% # number of callpals executed
system.cpu09.kern.callpal::rti                     22     10.78%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  204                       # number of callpals executed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.hwrei                      226                       # number of hwrei instructions executed
system.cpu09.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu09.kern.ipl_count::0                     58     28.16%     28.16% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                    10      4.85%     33.01% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                    12      5.83%     38.83% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   126     61.17%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                206                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                      58     46.03%     46.03% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                     10      7.94%     53.97% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                     12      9.52%     63.49% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                     46     36.51%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 126                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0             9734303500     99.70%     99.70% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22               2757500      0.03%     99.73% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30               7411000      0.08%     99.81% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31              18873000      0.19%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total         9763345000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.365079                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch::kernel              22                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.not_idle_fraction               0.003969                       # Percentage of non-idle cycles
system.cpu09.numCycles                       19526690                       # number of cpu cycles simulated
system.cpu09.num_insts                          21503                       # Number of instructions executed
system.cpu09.num_refs                            7649                       # Number of memory references
system.cpu10.dcache.LoadLockedReq_accesses::0          739                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total          739                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::0        13700                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency        10700                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::0          609                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total          609                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_miss_latency      1781000                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_rate::0     0.175913                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_misses::0          130                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total          130                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency      1391000                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::0     0.175913                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_misses          130                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.ReadReq_accesses::0         34269                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        34269                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_avg_miss_latency::0 18562.711864                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency 15562.711864                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_hits::0             31909                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         31909                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_miss_latency     43808000                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_rate::0     0.068867                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_misses::0            2360                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         2360                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_mshr_miss_latency     36728000                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::0     0.068867                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_misses          2360                       # number of ReadReq MSHR misses
system.cpu10.dcache.StoreCondReq_accesses::0          728                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total          728                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_avg_miss_latency::0 43639.676113                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency 41176.229508                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::0          481                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total          481                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_miss_latency     10779000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_rate::0     0.339286                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_misses::0          247                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total          247                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency     10047000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::0     0.335165                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_misses          244                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.WriteReq_accesses::0        27817                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total        27817                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_avg_miss_latency::0 54612.166441                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency 51612.166441                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu10.dcache.WriteReq_hits::0            25606                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total        25606                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_miss_latency    120747500                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_rate::0     0.079484                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_misses::0           2211                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total         2211                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_mshr_miss_latency    114114500                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::0     0.079484                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_misses         2211                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_uncacheable_latency      2975500                       # number of WriteReq MSHR uncacheable cycles
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_refs                16.803453                       # Average number of references to valid blocks.
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.demand_accesses::0          62086                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        62086                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_avg_miss_latency::0 35999.890615                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency 32999.890615                       # average overall mshr miss latency
system.cpu10.dcache.demand_hits::0              57515                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          57515                       # number of demand (read+write) hits
system.cpu10.dcache.demand_miss_latency     164555500                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_rate::0      0.073624                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_misses::0             4571                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         4571                       # number of demand (read+write) misses
system.cpu10.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_miss_latency    150842500                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::0     0.073624                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_misses           4571                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dcache.occ_%::0                 0.940149                       # Average percentage of cache occupancy
system.cpu10.dcache.occ_blocks::0          962.713015                       # Average occupied blocks per context
system.cpu10.dcache.overall_accesses::0         62086                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        62086                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_avg_miss_latency::0 35999.890615                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency 32999.890615                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu10.dcache.overall_hits::0             57515                       # number of overall hits
system.cpu10.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu10.dcache.overall_hits::total         57515                       # number of overall hits
system.cpu10.dcache.overall_miss_latency    164555500                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_rate::0     0.073624                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_misses::0            4571                       # number of overall misses
system.cpu10.dcache.overall_misses::1               0                       # number of overall misses
system.cpu10.dcache.overall_misses::total         4571                       # number of overall misses
system.cpu10.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_miss_latency    150842500                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_rate::0     0.073624                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_misses          4571                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_uncacheable_latency      2975500                       # number of overall MSHR uncacheable cycles
system.cpu10.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.dcache.replacements                 4228                       # number of replacements
system.cpu10.dcache.sampled_refs                 4228                       # Sample count of references to valid blocks.
system.cpu10.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.dcache.tagsinuse              962.713015                       # Cycle average of tags in use
system.cpu10.dcache.total_refs                  71045                       # Total number of references to valid blocks.
system.cpu10.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.writebacks                   2790                       # number of writebacks
system.cpu10.dtb.data_accesses                   5815                       # DTB accesses
system.cpu10.dtb.data_acv                           7                       # DTB access violations
system.cpu10.dtb.data_hits                      63445                       # DTB hits
system.cpu10.dtb.data_misses                       96                       # DTB misses
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.read_accesses                   3777                       # DTB read accesses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_hits                      34900                       # DTB read hits
system.cpu10.dtb.read_misses                       82                       # DTB read misses
system.cpu10.dtb.write_accesses                  2038                       # DTB write accesses
system.cpu10.dtb.write_acv                          7                       # DTB write access violations
system.cpu10.dtb.write_hits                     28545                       # DTB write hits
system.cpu10.dtb.write_misses                      14                       # DTB write misses
system.cpu10.icache.ReadReq_accesses::0        173877                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total       173877                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_avg_miss_latency::0 21096.257796                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency 18096.257796                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_hits::0            171472                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total        171472                       # number of ReadReq hits
system.cpu10.icache.ReadReq_miss_latency     50736500                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_rate::0     0.013832                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_misses::0            2405                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         2405                       # number of ReadReq misses
system.cpu10.icache.ReadReq_mshr_miss_latency     43521500                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::0     0.013832                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_misses          2405                       # number of ReadReq MSHR misses
system.cpu10.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_refs               126.489185                       # Average number of references to valid blocks.
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.demand_accesses::0         173877                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total       173877                       # number of demand (read+write) accesses
system.cpu10.icache.demand_avg_miss_latency::0 21096.257796                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency 18096.257796                       # average overall mshr miss latency
system.cpu10.icache.demand_hits::0             171472                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total         171472                       # number of demand (read+write) hits
system.cpu10.icache.demand_miss_latency      50736500                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_rate::0      0.013832                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_misses::0             2405                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         2405                       # number of demand (read+write) misses
system.cpu10.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_miss_latency     43521500                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_rate::0     0.013832                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_misses           2405                       # number of demand (read+write) MSHR misses
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.occ_%::0                 1.000000                       # Average percentage of cache occupancy
system.cpu10.icache.occ_blocks::0          511.999885                       # Average occupied blocks per context
system.cpu10.icache.overall_accesses::0        173877                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total       173877                       # number of overall (read+write) accesses
system.cpu10.icache.overall_avg_miss_latency::0 21096.257796                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency 18096.257796                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu10.icache.overall_hits::0            171472                       # number of overall hits
system.cpu10.icache.overall_hits::1                 0                       # number of overall hits
system.cpu10.icache.overall_hits::total        171472                       # number of overall hits
system.cpu10.icache.overall_miss_latency     50736500                       # number of overall miss cycles
system.cpu10.icache.overall_miss_rate::0     0.013832                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_misses::0            2405                       # number of overall misses
system.cpu10.icache.overall_misses::1               0                       # number of overall misses
system.cpu10.icache.overall_misses::total         2405                       # number of overall misses
system.cpu10.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_miss_latency     43521500                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_rate::0     0.013832                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_misses          2405                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu10.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.icache.replacements                 2404                       # number of replacements
system.cpu10.icache.sampled_refs                 2404                       # Sample count of references to valid blocks.
system.cpu10.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.icache.tagsinuse              511.999885                       # Cycle average of tags in use
system.cpu10.icache.total_refs                 304080                       # Total number of references to valid blocks.
system.cpu10.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.writebacks                      0                       # number of writebacks
system.cpu10.idle_fraction                   0.952482                       # Percentage of idle cycles
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.fetch_accesses                 28360                       # ITB accesses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_hits                     28276                       # ITB hits
system.cpu10.itb.fetch_misses                      84                       # ITB misses
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.kern.callpal::wripir                   1      0.18%      0.18% # number of callpals executed
system.cpu10.kern.callpal::swpctx                  12      2.10%      2.28% # number of callpals executed
system.cpu10.kern.callpal::tbi                      1      0.18%      2.45% # number of callpals executed
system.cpu10.kern.callpal::swpipl                 494     86.51%     88.97% # number of callpals executed
system.cpu10.kern.callpal::rdps                    20      3.50%     92.47% # number of callpals executed
system.cpu10.kern.callpal::rdusp                    1      0.18%     92.64% # number of callpals executed
system.cpu10.kern.callpal::rti                     36      6.30%     98.95% # number of callpals executed
system.cpu10.kern.callpal::callsys                  6      1.05%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                  571                       # number of callpals executed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.hwrei                      780                       # number of hwrei instructions executed
system.cpu10.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu10.kern.ipl_count::0                    223     40.40%     40.40% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                    10      1.81%     42.21% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                    12      2.17%     44.38% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                   307     55.62%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                552                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                     223     48.90%     48.90% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                     10      2.19%     51.10% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                     12      2.63%     53.73% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                    211     46.27%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                 456                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0             9081285000     98.87%     98.87% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22               3326500      0.04%     98.90% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30               8336500      0.09%     98.99% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31              92448000      1.01%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total         9185396000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.687296                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.mode_good::kernel                15                      
system.cpu10.kern.mode_good::user                  14                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch::kernel              49                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                14                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch_good::kernel     0.306122                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel        359593000     86.98%     86.98% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user           53829000     13.02%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu10.kern.syscall::2                        1    100.00%    100.00% # number of syscalls executed
system.cpu10.kern.syscall::total                    1                       # number of syscalls executed
system.cpu10.not_idle_fraction               0.047518                       # Percentage of non-idle cycles
system.cpu10.numCycles                       18368824                       # number of cpu cycles simulated
system.cpu10.num_insts                         173775                       # Number of instructions executed
system.cpu10.num_refs                           63823                       # Number of memory references
system.cpu11.dcache.LoadLockedReq_accesses::0          623                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          623                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::0 15914.634146                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency 12914.634146                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::0          541                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total          541                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_miss_latency      1305000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_rate::0     0.131621                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_misses::0           82                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           82                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency      1059000                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::0     0.131621                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_misses           82                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.ReadReq_accesses::0         33491                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        33491                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_avg_miss_latency::0 16527.921164                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency 13527.921164                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_hits::0             31360                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         31360                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_miss_latency     35221000                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_rate::0     0.063629                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_misses::0            2131                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         2131                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_mshr_miss_latency     28828000                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::0     0.063629                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_misses          2131                       # number of ReadReq MSHR misses
system.cpu11.dcache.StoreCondReq_accesses::0          600                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total          600                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_avg_miss_latency::0 31859.060403                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency 31151.079137                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::0          451                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total          451                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_miss_latency      4747000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_rate::0     0.248333                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_misses::0          149                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total          149                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency      4330000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::0     0.231667                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_misses          139                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.WriteReq_accesses::0        20426                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total        20426                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_avg_miss_latency::0 54687.293729                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency 51687.293729                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu11.dcache.WriteReq_hits::0            19214                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total        19214                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_miss_latency     66281000                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_rate::0     0.059336                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_misses::0           1212                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total         1212                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_mshr_miss_latency     62645000                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::0     0.059336                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_misses         1212                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_uncacheable_latency      3094000                       # number of WriteReq MSHR uncacheable cycles
system.cpu11.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_refs               396.148380                       # Average number of references to valid blocks.
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.demand_accesses::0          53917                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        53917                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_avg_miss_latency::0 30362.548609                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency 27362.548609                       # average overall mshr miss latency
system.cpu11.dcache.demand_hits::0              50574                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          50574                       # number of demand (read+write) hits
system.cpu11.dcache.demand_miss_latency     101502000                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_rate::0      0.062003                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_misses::0             3343                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         3343                       # number of demand (read+write) misses
system.cpu11.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_miss_latency     91473000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::0     0.062003                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_misses           3343                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dcache.occ_%::0                 0.874221                       # Average percentage of cache occupancy
system.cpu11.dcache.occ_blocks::0          895.202008                       # Average occupied blocks per context
system.cpu11.dcache.overall_accesses::0         53917                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        53917                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_avg_miss_latency::0 30362.548609                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency 27362.548609                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu11.dcache.overall_hits::0             50574                       # number of overall hits
system.cpu11.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu11.dcache.overall_hits::total         50574                       # number of overall hits
system.cpu11.dcache.overall_miss_latency    101502000                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_rate::0     0.062003                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_misses::0            3343                       # number of overall misses
system.cpu11.dcache.overall_misses::1               0                       # number of overall misses
system.cpu11.dcache.overall_misses::total         3343                       # number of overall misses
system.cpu11.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_miss_latency     91473000                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_rate::0     0.062003                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_misses          3343                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_uncacheable_latency      3094000                       # number of overall MSHR uncacheable cycles
system.cpu11.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.dcache.replacements                 2561                       # number of replacements
system.cpu11.dcache.sampled_refs                 2561                       # Sample count of references to valid blocks.
system.cpu11.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.dcache.tagsinuse              895.202008                       # Cycle average of tags in use
system.cpu11.dcache.total_refs                1014536                       # Total number of references to valid blocks.
system.cpu11.dcache.warmup_cycle         2426899065000                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.writebacks                    970                       # number of writebacks
system.cpu11.dtb.data_accesses                   2698                       # DTB accesses
system.cpu11.dtb.data_acv                          21                       # DTB access violations
system.cpu11.dtb.data_hits                      54510                       # DTB hits
system.cpu11.dtb.data_misses                      364                       # DTB misses
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.read_accesses                   1823                       # DTB read accesses
system.cpu11.dtb.read_acv                          12                       # DTB read access violations
system.cpu11.dtb.read_hits                      33568                       # DTB read hits
system.cpu11.dtb.read_misses                      326                       # DTB read misses
system.cpu11.dtb.write_accesses                   875                       # DTB write accesses
system.cpu11.dtb.write_acv                          9                       # DTB write access violations
system.cpu11.dtb.write_hits                     20942                       # DTB write hits
system.cpu11.dtb.write_misses                      38                       # DTB write misses
system.cpu11.icache.ReadReq_accesses::0        156559                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total       156559                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_avg_miss_latency::0 15637.834037                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency 12637.482419                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_hits::0            155137                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total        155137                       # number of ReadReq hits
system.cpu11.icache.ReadReq_miss_latency     22237000                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_rate::0     0.009083                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_misses::0            1422                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         1422                       # number of ReadReq misses
system.cpu11.icache.ReadReq_mshr_miss_latency     17970500                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::0     0.009083                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_misses          1422                       # number of ReadReq MSHR misses
system.cpu11.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_refs              1824.688525                       # Average number of references to valid blocks.
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.demand_accesses::0         156559                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total       156559                       # number of demand (read+write) accesses
system.cpu11.icache.demand_avg_miss_latency::0 15637.834037                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency 12637.482419                       # average overall mshr miss latency
system.cpu11.icache.demand_hits::0             155137                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total         155137                       # number of demand (read+write) hits
system.cpu11.icache.demand_miss_latency      22237000                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_rate::0      0.009083                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_misses::0             1422                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         1422                       # number of demand (read+write) misses
system.cpu11.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_miss_latency     17970500                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_rate::0     0.009083                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_misses           1422                       # number of demand (read+write) MSHR misses
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.occ_%::0                 0.992267                       # Average percentage of cache occupancy
system.cpu11.icache.occ_blocks::0          508.040636                       # Average occupied blocks per context
system.cpu11.icache.overall_accesses::0        156559                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total       156559                       # number of overall (read+write) accesses
system.cpu11.icache.overall_avg_miss_latency::0 15637.834037                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency 12637.482419                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu11.icache.overall_hits::0            155137                       # number of overall hits
system.cpu11.icache.overall_hits::1                 0                       # number of overall hits
system.cpu11.icache.overall_hits::total        155137                       # number of overall hits
system.cpu11.icache.overall_miss_latency     22237000                       # number of overall miss cycles
system.cpu11.icache.overall_miss_rate::0     0.009083                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_misses::0            1422                       # number of overall misses
system.cpu11.icache.overall_misses::1               0                       # number of overall misses
system.cpu11.icache.overall_misses::total         1422                       # number of overall misses
system.cpu11.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_miss_latency     17970500                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_rate::0     0.009083                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_misses          1422                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu11.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.icache.replacements                 1342                       # number of replacements
system.cpu11.icache.sampled_refs                 1342                       # Sample count of references to valid blocks.
system.cpu11.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.icache.tagsinuse              508.040636                       # Cycle average of tags in use
system.cpu11.icache.total_refs                2448732                       # Total number of references to valid blocks.
system.cpu11.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.writebacks                      0                       # number of writebacks
system.cpu11.idle_fraction                   0.964987                       # Percentage of idle cycles
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.fetch_accesses                 26527                       # ITB accesses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_hits                     26402                       # ITB hits
system.cpu11.itb.fetch_misses                     125                       # ITB misses
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.kern.callpal::wripir                   1      0.21%      0.21% # number of callpals executed
system.cpu11.kern.callpal::swpctx                  58     11.96%     12.16% # number of callpals executed
system.cpu11.kern.callpal::tbi                      4      0.82%     12.99% # number of callpals executed
system.cpu11.kern.callpal::swpipl                 301     62.06%     75.05% # number of callpals executed
system.cpu11.kern.callpal::rdps                    21      4.33%     79.38% # number of callpals executed
system.cpu11.kern.callpal::rti                     90     18.56%     97.94% # number of callpals executed
system.cpu11.kern.callpal::callsys                  9      1.86%     99.79% # number of callpals executed
system.cpu11.kern.callpal::imb                      1      0.21%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                  485                       # number of callpals executed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.hwrei                     1018                       # number of hwrei instructions executed
system.cpu11.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu11.kern.ipl_count::0                    155     37.44%     37.44% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                    10      2.42%     39.86% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                    14      3.38%     43.24% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                   235     56.76%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                414                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                     155     48.14%     48.14% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                     10      3.11%     51.24% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                     14      4.35%     55.59% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                    143     44.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                 322                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0             9687121500     99.24%     99.24% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22               3356500      0.03%     99.28% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30               9816000      0.10%     99.38% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31              60695000      0.62%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total         9760989000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.608511                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.mode_good::kernel                67                      
system.cpu11.kern.mode_good::user                  67                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch::kernel             148                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch_good::kernel     0.452703                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel     2426879002000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user           25181000      0.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu11.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu11.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu11.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu11.kern.syscall::total                    3                       # number of syscalls executed
system.cpu11.not_idle_fraction               0.035013                       # Percentage of non-idle cycles
system.cpu11.numCycles                       19521978                       # number of cpu cycles simulated
system.cpu11.num_insts                         156174                       # Number of instructions executed
system.cpu11.num_refs                           55680                       # Number of memory references
system.cpu12.dcache.LoadLockedReq_accesses::0         1932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total         1932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::0 12561.452514                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency  9561.452514                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::0         1574                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total         1574                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_miss_latency      4497000                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_rate::0     0.185300                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_misses::0          358                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total          358                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency      3423000                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::0     0.185300                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_misses          358                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.ReadReq_accesses::0        112579                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total       112579                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_avg_miss_latency::0 16555.480721                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency 13555.480721                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_hits::0            106640                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total        106640                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_miss_latency     98323000                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_rate::0     0.052754                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_misses::0            5939                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         5939                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_mshr_miss_latency     80506000                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::0     0.052754                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_misses          5939                       # number of ReadReq MSHR misses
system.cpu12.dcache.StoreCondReq_accesses::0         1916                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total         1916                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_avg_miss_latency::0 38495.098039                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency 35621.311475                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::0         1304                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total         1304                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_miss_latency     23559000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_rate::0     0.319415                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_misses::0          612                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total          612                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency     21729000                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::0     0.318372                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_misses          610                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.WriteReq_accesses::0        87724                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total        87724                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_avg_miss_latency::0 52774.471722                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency 49774.471722                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu12.dcache.WriteReq_hits::0            81288                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total        81288                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_miss_latency    339656500                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_rate::0     0.073366                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_misses::0           6436                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total         6436                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_mshr_miss_latency    320348500                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::0     0.073366                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_misses         6436                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_uncacheable_latency     11388500                       # number of WriteReq MSHR uncacheable cycles
system.cpu12.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_refs               126.926671                       # Average number of references to valid blocks.
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.demand_accesses::0         200303                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total       200303                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_avg_miss_latency::0 35392.282828                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency 32392.282828                       # average overall mshr miss latency
system.cpu12.dcache.demand_hits::0             187928                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total         187928                       # number of demand (read+write) hits
system.cpu12.dcache.demand_miss_latency     437979500                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_rate::0      0.061781                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_misses::0            12375                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total        12375                       # number of demand (read+write) misses
system.cpu12.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_miss_latency    400854500                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::0     0.061781                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_misses          12375                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dcache.occ_%::0                 0.890136                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_blocks::0          911.499147                       # Average occupied blocks per context
system.cpu12.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu12.dcache.overall_accesses::0        200303                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total       200303                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_avg_miss_latency::0 35392.282828                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency 32392.282828                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu12.dcache.overall_hits::0            187928                       # number of overall hits
system.cpu12.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu12.dcache.overall_hits::total        187928                       # number of overall hits
system.cpu12.dcache.overall_miss_latency    437979500                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_rate::0     0.061781                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_misses::0           12375                       # number of overall misses
system.cpu12.dcache.overall_misses::1               0                       # number of overall misses
system.cpu12.dcache.overall_misses::total        12375                       # number of overall misses
system.cpu12.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_miss_latency    400854500                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_rate::0     0.061781                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_misses         12375                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_uncacheable_latency     11388500                       # number of overall MSHR uncacheable cycles
system.cpu12.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.dcache.replacements                10637                       # number of replacements
system.cpu12.dcache.sampled_refs                10637                       # Sample count of references to valid blocks.
system.cpu12.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.dcache.tagsinuse              910.499147                       # Cycle average of tags in use
system.cpu12.dcache.total_refs                1350119                       # Total number of references to valid blocks.
system.cpu12.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.writebacks                   6150                       # number of writebacks
system.cpu12.dtb.data_accesses                  50474                       # DTB accesses
system.cpu12.dtb.data_acv                          10                       # DTB access violations
system.cpu12.dtb.data_hits                     203382                       # DTB hits
system.cpu12.dtb.data_misses                      491                       # DTB misses
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.read_accesses                  34243                       # DTB read accesses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_hits                     113819                       # DTB read hits
system.cpu12.dtb.read_misses                      397                       # DTB read misses
system.cpu12.dtb.write_accesses                 16231                       # DTB write accesses
system.cpu12.dtb.write_acv                         10                       # DTB write access violations
system.cpu12.dtb.write_hits                     89563                       # DTB write hits
system.cpu12.dtb.write_misses                      94                       # DTB write misses
system.cpu12.icache.ReadReq_accesses::0        584467                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total       584467                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_avg_miss_latency::0 19285.714286                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency 16285.658351                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_hits::0            575528                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total        575528                       # number of ReadReq hits
system.cpu12.icache.ReadReq_miss_latency    172395000                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_rate::0     0.015294                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_misses::0            8939                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         8939                       # number of ReadReq misses
system.cpu12.icache.ReadReq_mshr_miss_latency    145577500                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::0     0.015294                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_misses          8939                       # number of ReadReq MSHR misses
system.cpu12.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_refs               349.637954                       # Average number of references to valid blocks.
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.demand_accesses::0         584467                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total       584467                       # number of demand (read+write) accesses
system.cpu12.icache.demand_avg_miss_latency::0 19285.714286                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency 16285.658351                       # average overall mshr miss latency
system.cpu12.icache.demand_hits::0             575528                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total         575528                       # number of demand (read+write) hits
system.cpu12.icache.demand_miss_latency     172395000                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_rate::0      0.015294                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_misses::0             8939                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         8939                       # number of demand (read+write) misses
system.cpu12.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_miss_latency    145577500                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_rate::0     0.015294                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_misses           8939                       # number of demand (read+write) MSHR misses
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.occ_%::0                 0.990252                       # Average percentage of cache occupancy
system.cpu12.icache.occ_blocks::0          507.009221                       # Average occupied blocks per context
system.cpu12.icache.overall_accesses::0        584467                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total       584467                       # number of overall (read+write) accesses
system.cpu12.icache.overall_avg_miss_latency::0 19285.714286                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency 16285.658351                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu12.icache.overall_hits::0            575528                       # number of overall hits
system.cpu12.icache.overall_hits::1                 0                       # number of overall hits
system.cpu12.icache.overall_hits::total        575528                       # number of overall hits
system.cpu12.icache.overall_miss_latency    172395000                       # number of overall miss cycles
system.cpu12.icache.overall_miss_rate::0     0.015294                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_misses::0            8939                       # number of overall misses
system.cpu12.icache.overall_misses::1               0                       # number of overall misses
system.cpu12.icache.overall_misses::total         8939                       # number of overall misses
system.cpu12.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_miss_latency    145577500                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_rate::0     0.015294                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_misses          8939                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu12.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.icache.replacements                 8858                       # number of replacements
system.cpu12.icache.sampled_refs                 8858                       # Sample count of references to valid blocks.
system.cpu12.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.icache.tagsinuse              507.009221                       # Cycle average of tags in use
system.cpu12.icache.total_refs                3097093                       # Total number of references to valid blocks.
system.cpu12.icache.warmup_cycle         2427071404000                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.writebacks                      0                       # number of writebacks
system.cpu12.idle_fraction                   0.853999                       # Percentage of idle cycles
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.fetch_accesses                165768                       # ITB accesses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_hits                    165422                       # ITB hits
system.cpu12.itb.fetch_misses                     346                       # ITB misses
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.kern.callpal::wripir                  65      4.71%      4.71% # number of callpals executed
system.cpu12.kern.callpal::swpctx                  71      5.14%      9.86% # number of callpals executed
system.cpu12.kern.callpal::tbi                      4      0.29%     10.14% # number of callpals executed
system.cpu12.kern.callpal::swpipl                 979     70.94%     81.09% # number of callpals executed
system.cpu12.kern.callpal::rdps                    24      1.74%     82.83% # number of callpals executed
system.cpu12.kern.callpal::wrusp                    1      0.07%     82.90% # number of callpals executed
system.cpu12.kern.callpal::rdusp                    1      0.07%     82.97% # number of callpals executed
system.cpu12.kern.callpal::rti                    132      9.57%     92.54% # number of callpals executed
system.cpu12.kern.callpal::callsys                 46      3.33%     95.87% # number of callpals executed
system.cpu12.kern.callpal::rdunique                56      4.06%     99.93% # number of callpals executed
system.cpu12.kern.callpal::wrunique                 1      0.07%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                 1380                       # number of callpals executed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.hwrei                     2248                       # number of hwrei instructions executed
system.cpu12.kern.inst.quiesce                     20                       # number of quiesce instructions executed
system.cpu12.kern.ipl_count::0                    506     44.70%     44.70% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                    10      0.88%     45.58% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                    11      0.97%     46.55% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                   605     53.45%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total               1132                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                     504     49.51%     49.51% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                     10      0.98%     50.49% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                     11      1.08%     51.57% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                    493     48.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                1018                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0             9574572000     98.09%     98.09% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22               3612000      0.04%     98.12% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30               9487000      0.10%     98.22% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31             173716000      1.78%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total         9761387000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                0.996047                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.814876                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.mode_good::kernel               109                      
system.cpu12.kern.mode_good::user                 109                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch::kernel             203                       # number of protection mode switches
system.cpu12.kern.mode_switch::user               109                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch_good::kernel     0.536946                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel     2434361182000     99.99%     99.99% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user          297226000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.swap_context                     71                       # number of times the context was actually changed
system.cpu12.kern.syscall::2                        1      4.17%      4.17% # number of syscalls executed
system.cpu12.kern.syscall::4                        6     25.00%     29.17% # number of syscalls executed
system.cpu12.kern.syscall::17                       4     16.67%     45.83% # number of syscalls executed
system.cpu12.kern.syscall::54                       1      4.17%     50.00% # number of syscalls executed
system.cpu12.kern.syscall::71                       5     20.83%     70.83% # number of syscalls executed
system.cpu12.kern.syscall::74                       4     16.67%     87.50% # number of syscalls executed
system.cpu12.kern.syscall::144                      1      4.17%     91.67% # number of syscalls executed
system.cpu12.kern.syscall::256                      1      4.17%     95.83% # number of syscalls executed
system.cpu12.kern.syscall::257                      1      4.17%    100.00% # number of syscalls executed
system.cpu12.kern.syscall::total                   24                       # number of syscalls executed
system.cpu12.not_idle_fraction               0.146001                       # Percentage of non-idle cycles
system.cpu12.numCycles                       19522774                       # number of cpu cycles simulated
system.cpu12.num_insts                         583966                       # Number of instructions executed
system.cpu12.num_refs                          205094                       # Number of memory references
system.cpu13.dcache.LoadLockedReq_accesses::0        16886                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total        16886                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::0  6572.271749                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency  3572.271749                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::0          621                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total          621                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_miss_latency    106898000                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_rate::0     0.963224                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_misses::0        16265                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total        16265                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency     58103000                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::0     0.963224                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_misses        16265                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.ReadReq_accesses::0       1222978                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total      1222978                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_avg_miss_latency::0  7260.443055                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency  4260.443055                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_hits::0           1204425                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total       1204425                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_miss_latency    134703000                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_rate::0     0.015170                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_misses::0           18553                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total        18553                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_mshr_miss_latency     79044000                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::0     0.015170                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_misses         18553                       # number of ReadReq MSHR misses
system.cpu13.dcache.StoreCondReq_accesses::0        16865                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total        16865                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_avg_miss_latency::0  5212.871591                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency  2218.629196                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::0          550                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total          550                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_miss_latency     85048000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_rate::0     0.967388                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_misses::0        16315                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total        16315                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency     36157000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::0     0.966321                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_misses        16297                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.WriteReq_accesses::0       454564                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total       454564                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_avg_miss_latency::0  7103.578098                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency  4103.578098                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu13.dcache.WriteReq_hits::0           421362                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total       421362                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_miss_latency    235853000                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_rate::0     0.073041                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_misses::0          33202                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total        33202                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_mshr_miss_latency    136247000                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::0     0.073041                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_misses        33202                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_uncacheable_latency     15750000                       # number of WriteReq MSHR uncacheable cycles
system.cpu13.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_refs              1253.479177                       # Average number of references to valid blocks.
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.demand_accesses::0        1677542                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total      1677542                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_avg_miss_latency::0  7159.810646                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency  4159.810646                       # average overall mshr miss latency
system.cpu13.dcache.demand_hits::0            1625787                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total        1625787                       # number of demand (read+write) hits
system.cpu13.dcache.demand_miss_latency     370556000                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_rate::0      0.030852                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_misses::0            51755                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total        51755                       # number of demand (read+write) misses
system.cpu13.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_miss_latency    215291000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::0     0.030852                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_misses          51755                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dcache.occ_%::0                 0.597901                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_%::1                -0.001618                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_blocks::0          612.250211                       # Average occupied blocks per context
system.cpu13.dcache.occ_blocks::1           -1.657274                       # Average occupied blocks per context
system.cpu13.dcache.overall_accesses::0       1677542                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total      1677542                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_avg_miss_latency::0  7159.810646                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency  4159.810646                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu13.dcache.overall_hits::0           1625787                       # number of overall hits
system.cpu13.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu13.dcache.overall_hits::total       1625787                       # number of overall hits
system.cpu13.dcache.overall_miss_latency    370556000                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_rate::0     0.030852                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_misses::0           51755                       # number of overall misses
system.cpu13.dcache.overall_misses::1               0                       # number of overall misses
system.cpu13.dcache.overall_misses::total        51755                       # number of overall misses
system.cpu13.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_miss_latency    215291000                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_rate::0     0.030852                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_misses         51755                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_uncacheable_latency     15750000                       # number of overall MSHR uncacheable cycles
system.cpu13.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.dcache.replacements                 2041                       # number of replacements
system.cpu13.dcache.sampled_refs                 2041                       # Sample count of references to valid blocks.
system.cpu13.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.dcache.tagsinuse              610.592937                       # Cycle average of tags in use
system.cpu13.dcache.total_refs                2558351                       # Total number of references to valid blocks.
system.cpu13.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.writebacks                    519                       # number of writebacks
system.cpu13.dtb.data_accesses                1687146                       # DTB accesses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_hits                    1711174                       # DTB hits
system.cpu13.dtb.data_misses                       93                       # DTB misses
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.read_accesses                1225497                       # DTB read accesses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_hits                    1239743                       # DTB read hits
system.cpu13.dtb.read_misses                       82                       # DTB read misses
system.cpu13.dtb.write_accesses                461649                       # DTB write accesses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_hits                    471431                       # DTB write hits
system.cpu13.dtb.write_misses                      11                       # DTB write misses
system.cpu13.icache.ReadReq_accesses::0       4338254                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total      4338254                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_avg_miss_latency::0 18971.205962                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency 15970.867209                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_hits::0           4336778                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total       4336778                       # number of ReadReq hits
system.cpu13.icache.ReadReq_miss_latency     28001500                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_rate::0     0.000340                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_misses::0            1476                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         1476                       # number of ReadReq misses
system.cpu13.icache.ReadReq_mshr_miss_latency     23573000                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::0     0.000340                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_misses          1476                       # number of ReadReq MSHR misses
system.cpu13.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_refs              3978.325963                       # Average number of references to valid blocks.
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.demand_accesses::0        4338254                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total      4338254                       # number of demand (read+write) accesses
system.cpu13.icache.demand_avg_miss_latency::0 18971.205962                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency 15970.867209                       # average overall mshr miss latency
system.cpu13.icache.demand_hits::0            4336778                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total        4336778                       # number of demand (read+write) hits
system.cpu13.icache.demand_miss_latency      28001500                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_rate::0      0.000340                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_misses::0             1476                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         1476                       # number of demand (read+write) misses
system.cpu13.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_miss_latency     23573000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_rate::0     0.000340                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_misses           1476                       # number of demand (read+write) MSHR misses
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.occ_%::0                 0.900601                       # Average percentage of cache occupancy
system.cpu13.icache.occ_blocks::0          461.107641                       # Average occupied blocks per context
system.cpu13.icache.overall_accesses::0       4338254                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total      4338254                       # number of overall (read+write) accesses
system.cpu13.icache.overall_avg_miss_latency::0 18971.205962                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency 15970.867209                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu13.icache.overall_hits::0           4336778                       # number of overall hits
system.cpu13.icache.overall_hits::1                 0                       # number of overall hits
system.cpu13.icache.overall_hits::total       4336778                       # number of overall hits
system.cpu13.icache.overall_miss_latency     28001500                       # number of overall miss cycles
system.cpu13.icache.overall_miss_rate::0     0.000340                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_misses::0            1476                       # number of overall misses
system.cpu13.icache.overall_misses::1               0                       # number of overall misses
system.cpu13.icache.overall_misses::total         1476                       # number of overall misses
system.cpu13.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_miss_latency     23573000                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_rate::0     0.000340                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_misses          1476                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu13.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.icache.replacements                 1402                       # number of replacements
system.cpu13.icache.sampled_refs                 1402                       # Sample count of references to valid blocks.
system.cpu13.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.icache.tagsinuse              461.107641                       # Cycle average of tags in use
system.cpu13.icache.total_refs                5577613                       # Total number of references to valid blocks.
system.cpu13.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.writebacks                      0                       # number of writebacks
system.cpu13.idle_fraction                   0.322719                       # Percentage of idle cycles
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.fetch_accesses               4262902                       # ITB accesses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_hits                   4262863                       # ITB hits
system.cpu13.itb.fetch_misses                      39                       # ITB misses
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.kern.callpal::wripir                 108     23.23%     23.23% # number of callpals executed
system.cpu13.kern.callpal::swpctx                  11      2.37%     25.59% # number of callpals executed
system.cpu13.kern.callpal::swpipl                 252     54.19%     79.78% # number of callpals executed
system.cpu13.kern.callpal::rdps                    27      5.81%     85.59% # number of callpals executed
system.cpu13.kern.callpal::rti                     35      7.53%     93.12% # number of callpals executed
system.cpu13.kern.callpal::callsys                  8      1.72%     94.84% # number of callpals executed
system.cpu13.kern.callpal::rdunique                24      5.16%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                  465                       # number of callpals executed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.hwrei                      614                       # number of hwrei instructions executed
system.cpu13.kern.inst.quiesce                      7                       # number of quiesce instructions executed
system.cpu13.kern.ipl_count::0                     96     31.58%     31.58% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                    10      3.29%     34.87% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     7      2.30%     37.17% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                   191     62.83%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                304                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                      96     46.83%     46.83% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                     10      4.88%     51.71% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      7      3.41%     55.12% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                     92     44.88%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                 205                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0             9692150000     99.31%     99.31% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22               4240500      0.04%     99.35% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30               4793500      0.05%     99.40% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31              58717000      0.60%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total         9759901000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.481675                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.mode_good::kernel                28                      
system.cpu13.kern.mode_good::user                  28                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch::kernel              46                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                28                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch_good::kernel     0.608696                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel     2427598898000     99.74%     99.74% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user         6381082000      0.26%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.swap_context                     11                       # number of times the context was actually changed
system.cpu13.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu13.kern.syscall::total                    1                       # number of syscalls executed
system.cpu13.not_idle_fraction               0.677281                       # Percentage of non-idle cycles
system.cpu13.numCycles                       19519802                       # number of cpu cycles simulated
system.cpu13.num_insts                        4338161                       # Number of instructions executed
system.cpu13.num_refs                         1711567                       # Number of memory references
system.cpu14.dcache.LoadLockedReq_accesses::0        17162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total        17162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::0  6460.629921                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency  3460.629921                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::0          652                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total          652                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_miss_latency    106665000                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_rate::0     0.962009                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_misses::0        16510                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total        16510                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency     57135000                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::0     0.962009                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_misses        16510                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.ReadReq_accesses::0       1185319                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total      1185319                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_avg_miss_latency::0  7387.720731                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency  4387.720731                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_hits::0           1165725                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total       1165725                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_miss_latency    144755000                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_rate::0     0.016531                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_misses::0           19594                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total        19594                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_mshr_miss_latency     85973000                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::0     0.016531                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_misses         19594                       # number of ReadReq MSHR misses
system.cpu14.dcache.StoreCondReq_accesses::0        17146                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total        17146                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_avg_miss_latency::0  5383.467693                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency  2388.005780                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::0          524                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total          524                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_miss_latency     89484000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_rate::0     0.969439                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_misses::0        16622                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total        16622                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency     39660000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::0     0.968622                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_misses        16608                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.WriteReq_accesses::0       435523                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total       435523                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_avg_miss_latency::0  8036.124319                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency  5036.124319                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu14.dcache.WriteReq_hits::0           401031                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total       401031                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_miss_latency    277182000                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_rate::0     0.079197                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_misses::0          34492                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total        34492                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_mshr_miss_latency    173706000                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::0     0.079197                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_misses        34492                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_uncacheable_latency      3877500                       # number of WriteReq MSHR uncacheable cycles
system.cpu14.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_refs               793.732687                       # Average number of references to valid blocks.
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.demand_accesses::0        1620842                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      1620842                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_avg_miss_latency::0  7801.223977                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency  4801.223977                       # average overall mshr miss latency
system.cpu14.dcache.demand_hits::0            1566756                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        1566756                       # number of demand (read+write) hits
system.cpu14.dcache.demand_miss_latency     421937000                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_rate::0      0.033369                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_misses::0            54086                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total        54086                       # number of demand (read+write) misses
system.cpu14.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_miss_latency    259679000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::0     0.033369                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_misses          54086                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dcache.occ_%::0                 0.595541                       # Average percentage of cache occupancy
system.cpu14.dcache.occ_blocks::0          609.833682                       # Average occupied blocks per context
system.cpu14.dcache.overall_accesses::0       1620842                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      1620842                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_avg_miss_latency::0  7801.223977                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency  4801.223977                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu14.dcache.overall_hits::0           1566756                       # number of overall hits
system.cpu14.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu14.dcache.overall_hits::total       1566756                       # number of overall hits
system.cpu14.dcache.overall_miss_latency    421937000                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_rate::0     0.033369                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_misses::0           54086                       # number of overall misses
system.cpu14.dcache.overall_misses::1               0                       # number of overall misses
system.cpu14.dcache.overall_misses::total        54086                       # number of overall misses
system.cpu14.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_miss_latency    259679000                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_rate::0     0.033369                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_misses         54086                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_uncacheable_latency      3877500                       # number of overall MSHR uncacheable cycles
system.cpu14.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.dcache.replacements                 2888                       # number of replacements
system.cpu14.dcache.sampled_refs                 2888                       # Sample count of references to valid blocks.
system.cpu14.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.dcache.tagsinuse              609.833682                       # Cycle average of tags in use
system.cpu14.dcache.total_refs                2292300                       # Total number of references to valid blocks.
system.cpu14.dcache.warmup_cycle         2434777501000                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.writebacks                   1074                       # number of writebacks
system.cpu14.dtb.data_accesses                1593956                       # DTB accesses
system.cpu14.dtb.data_acv                          21                       # DTB access violations
system.cpu14.dtb.data_hits                    1654400                       # DTB hits
system.cpu14.dtb.data_misses                      416                       # DTB misses
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.read_accesses                1164813                       # DTB read accesses
system.cpu14.dtb.read_acv                          12                       # DTB read access violations
system.cpu14.dtb.read_hits                    1201835                       # DTB read hits
system.cpu14.dtb.read_misses                      376                       # DTB read misses
system.cpu14.dtb.write_accesses                429143                       # DTB write accesses
system.cpu14.dtb.write_acv                          9                       # DTB write access violations
system.cpu14.dtb.write_hits                    452565                       # DTB write hits
system.cpu14.dtb.write_misses                      40                       # DTB write misses
system.cpu14.icache.ReadReq_accesses::0       4012688                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total      4012688                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_avg_miss_latency::0 18180.781129                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency 15180.201083                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_hits::0           4010102                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total       4010102                       # number of ReadReq hits
system.cpu14.icache.ReadReq_miss_latency     47015500                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_rate::0     0.000644                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_misses::0            2586                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         2586                       # number of ReadReq misses
system.cpu14.icache.ReadReq_mshr_miss_latency     39256000                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::0     0.000644                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_misses          2586                       # number of ReadReq MSHR misses
system.cpu14.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_refs              2545.369261                       # Average number of references to valid blocks.
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.demand_accesses::0        4012688                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total      4012688                       # number of demand (read+write) accesses
system.cpu14.icache.demand_avg_miss_latency::0 18180.781129                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency 15180.201083                       # average overall mshr miss latency
system.cpu14.icache.demand_hits::0            4010102                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total        4010102                       # number of demand (read+write) hits
system.cpu14.icache.demand_miss_latency      47015500                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_rate::0      0.000644                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_misses::0             2586                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         2586                       # number of demand (read+write) misses
system.cpu14.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_miss_latency     39256000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_rate::0     0.000644                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_misses           2586                       # number of demand (read+write) MSHR misses
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.occ_%::0                 0.901605                       # Average percentage of cache occupancy
system.cpu14.icache.occ_blocks::0          461.621952                       # Average occupied blocks per context
system.cpu14.icache.overall_accesses::0       4012688                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total      4012688                       # number of overall (read+write) accesses
system.cpu14.icache.overall_avg_miss_latency::0 18180.781129                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency 15180.201083                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu14.icache.overall_hits::0           4010102                       # number of overall hits
system.cpu14.icache.overall_hits::1                 0                       # number of overall hits
system.cpu14.icache.overall_hits::total       4010102                       # number of overall hits
system.cpu14.icache.overall_miss_latency     47015500                       # number of overall miss cycles
system.cpu14.icache.overall_miss_rate::0     0.000644                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_misses::0            2586                       # number of overall misses
system.cpu14.icache.overall_misses::1               0                       # number of overall misses
system.cpu14.icache.overall_misses::total         2586                       # number of overall misses
system.cpu14.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_miss_latency     39256000                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_rate::0     0.000644                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_misses          2586                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu14.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.icache.replacements                 2505                       # number of replacements
system.cpu14.icache.sampled_refs                 2505                       # Sample count of references to valid blocks.
system.cpu14.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.icache.tagsinuse              461.621952                       # Cycle average of tags in use
system.cpu14.icache.total_refs                6376150                       # Total number of references to valid blocks.
system.cpu14.icache.warmup_cycle         2434792699000                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.writebacks                      0                       # number of writebacks
system.cpu14.idle_fraction                   0.356032                       # Percentage of idle cycles
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.fetch_accesses               3854622                       # ITB accesses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_hits                   3854470                       # ITB hits
system.cpu14.itb.fetch_misses                     152                       # ITB misses
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.kern.callpal::wripir                   3      0.49%      0.49% # number of callpals executed
system.cpu14.kern.callpal::swpctx                  69     11.27%     11.76% # number of callpals executed
system.cpu14.kern.callpal::tbi                      4      0.65%     12.42% # number of callpals executed
system.cpu14.kern.callpal::swpipl                 378     61.76%     74.18% # number of callpals executed
system.cpu14.kern.callpal::rdps                    21      3.43%     77.61% # number of callpals executed
system.cpu14.kern.callpal::rti                    102     16.67%     94.28% # number of callpals executed
system.cpu14.kern.callpal::callsys                 15      2.45%     96.73% # number of callpals executed
system.cpu14.kern.callpal::imb                      1      0.16%     96.90% # number of callpals executed
system.cpu14.kern.callpal::rdunique                19      3.10%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                  612                       # number of callpals executed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.hwrei                     1228                       # number of hwrei instructions executed
system.cpu14.kern.inst.quiesce                     11                       # number of quiesce instructions executed
system.cpu14.kern.ipl_count::0                    187     36.88%     36.88% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                    10      1.97%     38.86% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                    22      4.34%     43.20% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                   288     56.80%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                507                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                     187     46.63%     46.63% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                     10      2.49%     49.13% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                     22      5.49%     54.61% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                    182     45.39%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                 401                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0             9629254000     98.64%     98.64% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22               4401000      0.05%     98.68% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30              16109000      0.17%     98.85% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31             112533000      1.15%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total         9762297000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.631944                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.mode_good::kernel                88                      
system.cpu14.kern.mode_good::user                  88                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch::kernel             171                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                88                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch_good::kernel     0.514620                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel     2428914461000     99.76%     99.76% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user         5866042000      0.24%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.swap_context                     69                       # number of times the context was actually changed
system.cpu14.kern.syscall::1                        1     25.00%     25.00% # number of syscalls executed
system.cpu14.kern.syscall::6                        1     25.00%     50.00% # number of syscalls executed
system.cpu14.kern.syscall::48                       1     25.00%     75.00% # number of syscalls executed
system.cpu14.kern.syscall::59                       1     25.00%    100.00% # number of syscalls executed
system.cpu14.kern.syscall::total                    4                       # number of syscalls executed
system.cpu14.not_idle_fraction               0.643968                       # Percentage of non-idle cycles
system.cpu14.numCycles                       19524594                       # number of cpu cycles simulated
system.cpu14.num_insts                        4012251                       # Number of instructions executed
system.cpu14.num_refs                         1655764                       # Number of memory references
system.cpu15.dcache.LoadLockedReq_accesses::0        17969                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total        17969                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::0  6471.629924                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency  3471.629924                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::0         1367                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total         1367                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_miss_latency    107442000                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_rate::0     0.923925                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_misses::0        16602                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total        16602                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency     57636000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::0     0.923925                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_misses        16602                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.ReadReq_accesses::0       1245826                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total      1245826                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_avg_miss_latency::0 11717.119276                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency  8717.119276                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_hits::0           1223290                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total       1223290                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_miss_latency    264057000                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_rate::0     0.018089                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_misses::0           22536                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total        22536                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_mshr_miss_latency    196449000                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::0     0.018089                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_misses         22536                       # number of ReadReq MSHR misses
system.cpu15.dcache.StoreCondReq_accesses::0        17941                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total        17941                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_avg_miss_latency::0  5744.158321                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency  2746.898855                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::0         1165                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total         1165                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_miss_latency     96364000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_rate::0     0.935065                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_misses::0        16776                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total        16776                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency     46060000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::0     0.934619                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_misses        16768                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.WriteReq_accesses::0       507949                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total       507949                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_avg_miss_latency::0 15304.312609                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency 12304.312609                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu15.dcache.WriteReq_hits::0           467208                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total       467208                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_miss_latency    623513000                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_rate::0     0.080207                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_misses::0          40741                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total        40741                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_mshr_miss_latency    501290000                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::0     0.080207                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_misses        40741                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_uncacheable_latency      5609000                       # number of WriteReq MSHR uncacheable cycles
system.cpu15.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_refs               241.565787                       # Average number of references to valid blocks.
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.demand_accesses::0        1753775                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total      1753775                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_avg_miss_latency::0 14026.739574                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency 11026.739574                       # average overall mshr miss latency
system.cpu15.dcache.demand_hits::0            1690498                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total        1690498                       # number of demand (read+write) hits
system.cpu15.dcache.demand_miss_latency     887570000                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_rate::0      0.036080                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_misses::0            63277                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total        63277                       # number of demand (read+write) misses
system.cpu15.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_miss_latency    697739000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::0     0.036080                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_misses          63277                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dcache.occ_%::0                 0.674068                       # Average percentage of cache occupancy
system.cpu15.dcache.occ_blocks::0          690.245254                       # Average occupied blocks per context
system.cpu15.dcache.overall_accesses::0       1753775                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total      1753775                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_avg_miss_latency::0 14026.739574                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency 11026.739574                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu15.dcache.overall_hits::0           1690498                       # number of overall hits
system.cpu15.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu15.dcache.overall_hits::total       1690498                       # number of overall hits
system.cpu15.dcache.overall_miss_latency    887570000                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_rate::0     0.036080                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_misses::0           63277                       # number of overall misses
system.cpu15.dcache.overall_misses::1               0                       # number of overall misses
system.cpu15.dcache.overall_misses::total        63277                       # number of overall misses
system.cpu15.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_miss_latency    697739000                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_rate::0     0.036080                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_misses         63277                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_uncacheable_latency      5609000                       # number of overall MSHR uncacheable cycles
system.cpu15.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.dcache.replacements                11826                       # number of replacements
system.cpu15.dcache.sampled_refs                11826                       # Sample count of references to valid blocks.
system.cpu15.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.dcache.tagsinuse              690.245254                       # Cycle average of tags in use
system.cpu15.dcache.total_refs                2856757                       # Total number of references to valid blocks.
system.cpu15.dcache.warmup_cycle         2435208991000                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.writebacks                   7229                       # number of writebacks
system.cpu15.dtb.data_accesses                1641068                       # DTB accesses
system.cpu15.dtb.data_acv                           5                       # DTB access violations
system.cpu15.dtb.data_hits                    1789090                       # DTB hits
system.cpu15.dtb.data_misses                      521                       # DTB misses
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.read_accesses                1197294                       # DTB read accesses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_hits                    1263249                       # DTB read hits
system.cpu15.dtb.read_misses                      413                       # DTB read misses
system.cpu15.dtb.write_accesses                443774                       # DTB write accesses
system.cpu15.dtb.write_acv                          5                       # DTB write access violations
system.cpu15.dtb.write_hits                    525841                       # DTB write hits
system.cpu15.dtb.write_misses                     108                       # DTB write misses
system.cpu15.icache.ReadReq_accesses::0       4335108                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total      4335108                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_avg_miss_latency::0 18044.281729                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency 15044.281729                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_hits::0           4329372                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total       4329372                       # number of ReadReq hits
system.cpu15.icache.ReadReq_miss_latency    103502000                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_rate::0     0.001323                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_misses::0            5736                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         5736                       # number of ReadReq misses
system.cpu15.icache.ReadReq_mshr_miss_latency     86294000                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::0     0.001323                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_misses          5736                       # number of ReadReq MSHR misses
system.cpu15.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_refs              1197.189256                       # Average number of references to valid blocks.
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.demand_accesses::0        4335108                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total      4335108                       # number of demand (read+write) accesses
system.cpu15.icache.demand_avg_miss_latency::0 18044.281729                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency 15044.281729                       # average overall mshr miss latency
system.cpu15.icache.demand_hits::0            4329372                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total        4329372                       # number of demand (read+write) hits
system.cpu15.icache.demand_miss_latency     103502000                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_rate::0      0.001323                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_misses::0             5736                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         5736                       # number of demand (read+write) misses
system.cpu15.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_miss_latency     86294000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_rate::0     0.001323                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_misses           5736                       # number of demand (read+write) MSHR misses
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.occ_%::0                 0.904544                       # Average percentage of cache occupancy
system.cpu15.icache.occ_blocks::0          463.126716                       # Average occupied blocks per context
system.cpu15.icache.overall_accesses::0       4335108                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total      4335108                       # number of overall (read+write) accesses
system.cpu15.icache.overall_avg_miss_latency::0 18044.281729                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency 15044.281729                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu15.icache.overall_hits::0           4329372                       # number of overall hits
system.cpu15.icache.overall_hits::1                 0                       # number of overall hits
system.cpu15.icache.overall_hits::total       4329372                       # number of overall hits
system.cpu15.icache.overall_miss_latency    103502000                       # number of overall miss cycles
system.cpu15.icache.overall_miss_rate::0     0.001323                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_misses::0            5736                       # number of overall misses
system.cpu15.icache.overall_misses::1               0                       # number of overall misses
system.cpu15.icache.overall_misses::total         5736                       # number of overall misses
system.cpu15.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_miss_latency     86294000                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_rate::0     0.001323                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_misses          5736                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu15.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.icache.replacements                 5659                       # number of replacements
system.cpu15.icache.sampled_refs                 5659                       # Sample count of references to valid blocks.
system.cpu15.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.icache.tagsinuse              463.126716                       # Cycle average of tags in use
system.cpu15.icache.total_refs                6774894                       # Total number of references to valid blocks.
system.cpu15.icache.warmup_cycle         2434845718000                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.writebacks                      0                       # number of writebacks
system.cpu15.idle_fraction                   0.255434                       # Percentage of idle cycles
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.fetch_accesses               3994004                       # ITB accesses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_hits                   3993828                       # ITB hits
system.cpu15.itb.fetch_misses                     176                       # ITB misses
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.kern.callpal::wripir                  19      2.05%      2.05% # number of callpals executed
system.cpu15.kern.callpal::swpctx                  61      6.59%      8.65% # number of callpals executed
system.cpu15.kern.callpal::swpipl                 646     69.84%     78.49% # number of callpals executed
system.cpu15.kern.callpal::rdps                    21      2.27%     80.76% # number of callpals executed
system.cpu15.kern.callpal::wrusp                    1      0.11%     80.86% # number of callpals executed
system.cpu15.kern.callpal::rti                    133     14.38%     95.24% # number of callpals executed
system.cpu15.kern.callpal::callsys                 22      2.38%     97.62% # number of callpals executed
system.cpu15.kern.callpal::imb                      2      0.22%     97.84% # number of callpals executed
system.cpu15.kern.callpal::rdunique                20      2.16%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                  925                       # number of callpals executed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.hwrei                     1652                       # number of hwrei instructions executed
system.cpu15.kern.inst.quiesce                      9                       # number of quiesce instructions executed
system.cpu15.kern.ipl_count::0                    338     42.04%     42.04% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                    10      1.24%     43.28% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                    21      2.61%     45.90% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                   435     54.10%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                804                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                     336     47.93%     47.93% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                     10      1.43%     49.36% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                     21      3.00%     52.35% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                    334     47.65%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                 701                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0            10117650000     98.46%     98.46% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22               4240000      0.04%     98.51% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              13747000      0.13%     98.64% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31             139834000      1.36%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total        10275471000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                0.994083                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.767816                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.mode_good::kernel               119                      
system.cpu15.kern.mode_good::user                 120                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch::kernel             193                       # number of protection mode switches
system.cpu15.kern.mode_switch::user               120                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch_good::kernel     0.616580                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel     2429915193000     99.75%     99.75% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user         6149704000      0.25%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.swap_context                     61                       # number of times the context was actually changed
system.cpu15.kern.syscall::1                        1      7.69%      7.69% # number of syscalls executed
system.cpu15.kern.syscall::3                        1      7.69%     15.38% # number of syscalls executed
system.cpu15.kern.syscall::6                        1      7.69%     23.08% # number of syscalls executed
system.cpu15.kern.syscall::17                       1      7.69%     30.77% # number of syscalls executed
system.cpu15.kern.syscall::33                       1      7.69%     38.46% # number of syscalls executed
system.cpu15.kern.syscall::45                       3     23.08%     61.54% # number of syscalls executed
system.cpu15.kern.syscall::71                       4     30.77%     92.31% # number of syscalls executed
system.cpu15.kern.syscall::74                       1      7.69%    100.00% # number of syscalls executed
system.cpu15.kern.syscall::total                   13                       # number of syscalls executed
system.cpu15.not_idle_fraction               0.744566                       # Percentage of non-idle cycles
system.cpu15.numCycles                       20553026                       # number of cpu cycles simulated
system.cpu15.num_insts                        4334581                       # Number of instructions executed
system.cpu15.num_refs                         1790577                       # Number of memory references
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iocache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.iocache.avg_refs                      no_value                       # Average number of references to valid blocks.
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.demand_accesses::0                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::1                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               0                       # number of demand (read+write) accesses
system.iocache.demand_avg_miss_latency::0     no_value                       # average overall miss latency
system.iocache.demand_avg_miss_latency::1     no_value                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total     no_value                       # average overall miss latency
system.iocache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.iocache.demand_hits::0                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::1                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::total                   0                       # number of demand (read+write) hits
system.iocache.demand_miss_latency                  0                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_rate::0           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::1           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total       no_value                       # miss rate for demand accesses
system.iocache.demand_misses::0                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::1                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 0                       # number of demand (read+write) misses
system.iocache.demand_mshr_hits                     0                       # number of demand (read+write) MSHR hits
system.iocache.demand_mshr_miss_latency             0                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_rate::0      no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::1      no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total     no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_misses                   0                       # number of demand (read+write) MSHR misses
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.mshr_cap_events                      0                       # number of times MSHR cap was activated
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.occ_%::1                             1                       # Average percentage of cache occupancy
system.iocache.occ_blocks::1                       16                       # Average occupied blocks per context
system.iocache.overall_accesses::0                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::1                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              0                       # number of overall (read+write) accesses
system.iocache.overall_avg_miss_latency::0     no_value                       # average overall miss latency
system.iocache.overall_avg_miss_latency::1     no_value                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total     no_value                       # average overall miss latency
system.iocache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.iocache.overall_hits::0                      0                       # number of overall hits
system.iocache.overall_hits::1                      0                       # number of overall hits
system.iocache.overall_hits::total                  0                       # number of overall hits
system.iocache.overall_miss_latency                 0                       # number of overall miss cycles
system.iocache.overall_miss_rate::0          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::1          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total      no_value                       # miss rate for overall accesses
system.iocache.overall_misses::0                    0                       # number of overall misses
system.iocache.overall_misses::1                    0                       # number of overall misses
system.iocache.overall_misses::total                0                       # number of overall misses
system.iocache.overall_mshr_hits                    0                       # number of overall MSHR hits
system.iocache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_rate::0     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::1     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_misses                  0                       # number of overall MSHR misses
system.iocache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.iocache.replacements                         0                       # number of replacements
system.iocache.sampled_refs                         0                       # Sample count of references to valid blocks.
system.iocache.soft_prefetch_mshr_full              0                       # number of mshr full events for SW prefetching instrutions
system.iocache.tagsinuse                           16                       # Cycle average of tags in use
system.iocache.total_refs                           0                       # Total number of references to valid blocks.
system.iocache.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.iocache.writebacks                           0                       # number of writebacks
system.l2.ReadExReq_accesses::0                   172                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::1                     8                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::2                     2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::3                     2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::4                     2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::5                     7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::6                     2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::7                     6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::8                     3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::9                     5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::10                 1847                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::11                  991                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::12                 5169                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::13                  529                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::14                 1042                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::15                 6894                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16681                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::0  5043354.651163                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::1     108432125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::2     433728500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::3     433728500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::4     433728500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::5  123922428.571429                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::6     433728500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::7  144576166.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::8  289152333.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::9     173491400                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::10 469657.282079                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::11 875335.015136                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::12 167819.113949                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::13 1639805.293006                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::14 832492.322457                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::15 125827.821294                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::16          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 40002.577783                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency            867457000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::0                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::1                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::2                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::3                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::4                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::5                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::6                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::7                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::8                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::9                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::10                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::11                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::12                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::13                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::14                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::15                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::0                     172                       # number of ReadExReq misses
system.l2.ReadExReq_misses::1                       8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::2                       2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::3                       2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::4                       2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::5                       7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::6                       2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::7                       6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::8                       3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::9                       5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::10                   1847                       # number of ReadExReq misses
system.l2.ReadExReq_misses::11                    991                       # number of ReadExReq misses
system.l2.ReadExReq_misses::12                   5169                       # number of ReadExReq misses
system.l2.ReadExReq_misses::13                    529                       # number of ReadExReq misses
system.l2.ReadExReq_misses::14                   1042                       # number of ReadExReq misses
system.l2.ReadExReq_misses::15                   6894                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16681                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency       667283000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::0       96.982558                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::1     2085.125000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::2     8340.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::3     8340.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::4     8340.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::5            2383                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::6     8340.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::7     2780.166667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::8     5560.333333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::9     3336.200000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::10       9.031402                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::11      16.832492                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::12       3.227123                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::13      31.533081                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::14      16.008637                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::15       2.419640                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::16            inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 16681                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses::0                    1910                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::1                      46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::2                       6                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::3                       5                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::4                       9                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::5                      12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::6                       5                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::7                     107                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::8                      65                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::9                      91                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::10                   4231                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::11                   2950                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::12                  13752                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::13                   3376                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::14                   4369                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::15                  10745                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               41679                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency::0    2003564.935065                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::1       308549000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::2       308549000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::3             inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::4             inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::5             inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::6             inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::7    14024954.545455                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::8    19284312.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::9    28049909.090909                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::10   409216.180371                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::11   1347375.545852                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::12   184870.581186                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::13   985779.552716                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::14   943574.923547                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::15   126506.355064                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::16            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  40002.874535                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_hits::0                        1756                       # number of ReadReq hits
system.l2.ReadReq_hits::1                          45                       # number of ReadReq hits
system.l2.ReadReq_hits::2                           5                       # number of ReadReq hits
system.l2.ReadReq_hits::3                           5                       # number of ReadReq hits
system.l2.ReadReq_hits::4                           9                       # number of ReadReq hits
system.l2.ReadReq_hits::5                          12                       # number of ReadReq hits
system.l2.ReadReq_hits::6                           5                       # number of ReadReq hits
system.l2.ReadReq_hits::7                          85                       # number of ReadReq hits
system.l2.ReadReq_hits::8                          49                       # number of ReadReq hits
system.l2.ReadReq_hits::9                          80                       # number of ReadReq hits
system.l2.ReadReq_hits::10                       3477                       # number of ReadReq hits
system.l2.ReadReq_hits::11                       2721                       # number of ReadReq hits
system.l2.ReadReq_hits::12                      12083                       # number of ReadReq hits
system.l2.ReadReq_hits::13                       3063                       # number of ReadReq hits
system.l2.ReadReq_hits::14                       4042                       # number of ReadReq hits
system.l2.ReadReq_hits::15                       8306                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   35743                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              308549000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate::0               0.080628                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::1               0.021739                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::2               0.166667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::7               0.205607                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::8               0.246154                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::9               0.120879                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::10              0.178208                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::11              0.077627                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::12              0.121364                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::13              0.092713                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::14              0.074846                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::15              0.226989                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses::0                       154                       # number of ReadReq misses
system.l2.ReadReq_misses::1                         1                       # number of ReadReq misses
system.l2.ReadReq_misses::2                         1                       # number of ReadReq misses
system.l2.ReadReq_misses::7                        22                       # number of ReadReq misses
system.l2.ReadReq_misses::8                        16                       # number of ReadReq misses
system.l2.ReadReq_misses::9                        11                       # number of ReadReq misses
system.l2.ReadReq_misses::10                      754                       # number of ReadReq misses
system.l2.ReadReq_misses::11                      229                       # number of ReadReq misses
system.l2.ReadReq_misses::12                     1669                       # number of ReadReq misses
system.l2.ReadReq_misses::13                      313                       # number of ReadReq misses
system.l2.ReadReq_misses::14                      327                       # number of ReadReq misses
system.l2.ReadReq_misses::15                     2439                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  5936                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                        22                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         236577000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::0          3.096335                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::1        128.565217                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::2        985.666667                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::3       1182.800000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::4        657.111111                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::5        492.833333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::6       1182.800000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::7         55.271028                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::8         90.984615                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::9         64.989011                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::10         1.397778                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::11         2.004746                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::12         0.430047                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::13         1.751777                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::14         1.353628                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::15         0.550396                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::16              inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total           inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    5914                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_uncacheable_latency     26309000                       # number of ReadReq MSHR uncacheable cycles
system.l2.UpgradeReq_accesses::0                  512                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::1                   26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::2                   29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::3                   28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::4                   24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::5                   26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::6                   22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::7                   37                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::8                   29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::9                   33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::10                 487                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::11                 261                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::12                1252                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::13                 616                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::14                 818                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::15                1305                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             5505                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::0 360796.875000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::1 7104923.076923                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::2 6369931.034483                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::3 6597428.571429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::4      7697000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::5 7104923.076923                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::6 8396727.272727                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::7 4992648.648649                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::8 6369931.034483                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::9 5597818.181818                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::10 379318.275154                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::11 707770.114943                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::12 147546.325879                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::13 299883.116883                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::14 225828.850856                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::15 141554.022989                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::16          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40012.170754                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           184728000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::0                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::1                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::2                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::3                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::4                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::5                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::6                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::7                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::8                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::9                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::10                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::11                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::12                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::13                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::14                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::15                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::0                    512                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::1                     26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::2                     29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::3                     28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::4                     24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::5                     26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::6                     22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::7                     37                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::8                     29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::9                     33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::10                   487                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::11                   261                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::12                  1252                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::13                   616                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::14                   818                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::15                  1305                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               5505                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      220267000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::0      10.751953                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::1     211.730769                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::2     189.827586                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::3     196.607143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::4     229.375000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::5     211.730769                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::6     250.227273                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::7     148.783784                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::8     189.827586                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::9     166.818182                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::10     11.303901                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::11     21.091954                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::12      4.396965                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::13      8.936688                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::14      6.729829                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::15      4.218391                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::16           inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total          inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                 5505                       # number of UpgradeReq MSHR misses
system.l2.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable_latency     74337500                       # number of WriteReq MSHR uncacheable cycles
system.l2.Writeback_accesses::0                 19342                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             19342                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits::0                     19342                       # number of Writeback hits
system.l2.Writeback_hits::total                 19342                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           3.760487                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses::0                     2082                       # number of demand (read+write) accesses
system.l2.demand_accesses::1                       54                       # number of demand (read+write) accesses
system.l2.demand_accesses::2                        8                       # number of demand (read+write) accesses
system.l2.demand_accesses::3                        7                       # number of demand (read+write) accesses
system.l2.demand_accesses::4                       11                       # number of demand (read+write) accesses
system.l2.demand_accesses::5                       19                       # number of demand (read+write) accesses
system.l2.demand_accesses::6                        7                       # number of demand (read+write) accesses
system.l2.demand_accesses::7                      113                       # number of demand (read+write) accesses
system.l2.demand_accesses::8                       68                       # number of demand (read+write) accesses
system.l2.demand_accesses::9                       96                       # number of demand (read+write) accesses
system.l2.demand_accesses::10                    6078                       # number of demand (read+write) accesses
system.l2.demand_accesses::11                    3941                       # number of demand (read+write) accesses
system.l2.demand_accesses::12                   18921                       # number of demand (read+write) accesses
system.l2.demand_accesses::13                    3905                       # number of demand (read+write) accesses
system.l2.demand_accesses::14                    5411                       # number of demand (read+write) accesses
system.l2.demand_accesses::15                   17639                       # number of demand (read+write) accesses
system.l2.demand_accesses::16                       0                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                58360                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::0     3607380.368098                       # average overall miss latency
system.l2.demand_avg_miss_latency::1     130667333.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::2        392002000                       # average overall miss latency
system.l2.demand_avg_miss_latency::3        588003000                       # average overall miss latency
system.l2.demand_avg_miss_latency::4        588003000                       # average overall miss latency
system.l2.demand_avg_miss_latency::5     168000857.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::6        588003000                       # average overall miss latency
system.l2.demand_avg_miss_latency::7     42000214.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::8     61895052.631579                       # average overall miss latency
system.l2.demand_avg_miss_latency::9         73500375                       # average overall miss latency
system.l2.demand_avg_miss_latency::10    452136.101499                       # average overall miss latency
system.l2.demand_avg_miss_latency::11    963939.344262                       # average overall miss latency
system.l2.demand_avg_miss_latency::12    171980.988593                       # average overall miss latency
system.l2.demand_avg_miss_latency::13    1396681.710214                       # average overall miss latency
system.l2.demand_avg_miss_latency::14    859025.566107                       # average overall miss latency
system.l2.demand_avg_miss_latency::15    126005.143041                       # average overall miss latency
system.l2.demand_avg_miss_latency::16             inf                       # average overall miss latency
system.l2.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   40002.655455                       # average overall mshr miss latency
system.l2.demand_hits::0                         1756                       # number of demand (read+write) hits
system.l2.demand_hits::1                           45                       # number of demand (read+write) hits
system.l2.demand_hits::2                            5                       # number of demand (read+write) hits
system.l2.demand_hits::3                            5                       # number of demand (read+write) hits
system.l2.demand_hits::4                            9                       # number of demand (read+write) hits
system.l2.demand_hits::5                           12                       # number of demand (read+write) hits
system.l2.demand_hits::6                            5                       # number of demand (read+write) hits
system.l2.demand_hits::7                           85                       # number of demand (read+write) hits
system.l2.demand_hits::8                           49                       # number of demand (read+write) hits
system.l2.demand_hits::9                           80                       # number of demand (read+write) hits
system.l2.demand_hits::10                        3477                       # number of demand (read+write) hits
system.l2.demand_hits::11                        2721                       # number of demand (read+write) hits
system.l2.demand_hits::12                       12083                       # number of demand (read+write) hits
system.l2.demand_hits::13                        3063                       # number of demand (read+write) hits
system.l2.demand_hits::14                        4042                       # number of demand (read+write) hits
system.l2.demand_hits::15                        8306                       # number of demand (read+write) hits
system.l2.demand_hits::16                           0                       # number of demand (read+write) hits
system.l2.demand_hits::total                    35743                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1176006000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::0                0.156580                       # miss rate for demand accesses
system.l2.demand_miss_rate::1                0.166667                       # miss rate for demand accesses
system.l2.demand_miss_rate::2                0.375000                       # miss rate for demand accesses
system.l2.demand_miss_rate::3                0.285714                       # miss rate for demand accesses
system.l2.demand_miss_rate::4                0.181818                       # miss rate for demand accesses
system.l2.demand_miss_rate::5                0.368421                       # miss rate for demand accesses
system.l2.demand_miss_rate::6                0.285714                       # miss rate for demand accesses
system.l2.demand_miss_rate::7                0.247788                       # miss rate for demand accesses
system.l2.demand_miss_rate::8                0.279412                       # miss rate for demand accesses
system.l2.demand_miss_rate::9                0.166667                       # miss rate for demand accesses
system.l2.demand_miss_rate::10               0.427937                       # miss rate for demand accesses
system.l2.demand_miss_rate::11               0.309566                       # miss rate for demand accesses
system.l2.demand_miss_rate::12               0.361397                       # miss rate for demand accesses
system.l2.demand_miss_rate::13               0.215621                       # miss rate for demand accesses
system.l2.demand_miss_rate::14               0.253003                       # miss rate for demand accesses
system.l2.demand_miss_rate::15               0.529112                       # miss rate for demand accesses
system.l2.demand_miss_rate::16               no_value                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            no_value                       # miss rate for demand accesses
system.l2.demand_misses::0                        326                       # number of demand (read+write) misses
system.l2.demand_misses::1                          9                       # number of demand (read+write) misses
system.l2.demand_misses::2                          3                       # number of demand (read+write) misses
system.l2.demand_misses::3                          2                       # number of demand (read+write) misses
system.l2.demand_misses::4                          2                       # number of demand (read+write) misses
system.l2.demand_misses::5                          7                       # number of demand (read+write) misses
system.l2.demand_misses::6                          2                       # number of demand (read+write) misses
system.l2.demand_misses::7                         28                       # number of demand (read+write) misses
system.l2.demand_misses::8                         19                       # number of demand (read+write) misses
system.l2.demand_misses::9                         16                       # number of demand (read+write) misses
system.l2.demand_misses::10                      2601                       # number of demand (read+write) misses
system.l2.demand_misses::11                      1220                       # number of demand (read+write) misses
system.l2.demand_misses::12                      6838                       # number of demand (read+write) misses
system.l2.demand_misses::13                       842                       # number of demand (read+write) misses
system.l2.demand_misses::14                      1369                       # number of demand (read+write) misses
system.l2.demand_misses::15                      9333                       # number of demand (read+write) misses
system.l2.demand_misses::16                         0                       # number of demand (read+write) misses
system.l2.demand_misses::total                  22617                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                         22                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          903860000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::0          10.852546                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::1         418.425926                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::2        2824.375000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::3        3227.857143                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::4        2054.090909                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::5        1189.210526                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::6        3227.857143                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::7         199.955752                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::8         332.279412                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::9         235.364583                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::10          3.717506                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::11          5.733316                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::12          1.194176                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::13          5.786172                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::14          4.175753                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::15          1.280968                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::16               inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total            inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    22595                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.009709                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.001788                       # Average percentage of cache occupancy
system.l2.occ_%::2                           0.035295                       # Average percentage of cache occupancy
system.l2.occ_%::3                           0.022279                       # Average percentage of cache occupancy
system.l2.occ_%::4                           0.009136                       # Average percentage of cache occupancy
system.l2.occ_%::5                           0.027804                       # Average percentage of cache occupancy
system.l2.occ_%::6                           0.007041                       # Average percentage of cache occupancy
system.l2.occ_%::7                           0.024550                       # Average percentage of cache occupancy
system.l2.occ_%::8                           0.005120                       # Average percentage of cache occupancy
system.l2.occ_%::9                           0.003009                       # Average percentage of cache occupancy
system.l2.occ_%::10                          0.051271                       # Average percentage of cache occupancy
system.l2.occ_%::11                          0.004716                       # Average percentage of cache occupancy
system.l2.occ_%::12                          0.023965                       # Average percentage of cache occupancy
system.l2.occ_%::13                          0.002320                       # Average percentage of cache occupancy
system.l2.occ_%::14                          0.001434                       # Average percentage of cache occupancy
system.l2.occ_%::15                          0.005746                       # Average percentage of cache occupancy
system.l2.occ_%::16                          0.294935                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                    318.128645                       # Average occupied blocks per context
system.l2.occ_blocks::1                     58.572918                       # Average occupied blocks per context
system.l2.occ_blocks::2                   1156.547641                       # Average occupied blocks per context
system.l2.occ_blocks::3                    730.040920                       # Average occupied blocks per context
system.l2.occ_blocks::4                    299.369000                       # Average occupied blocks per context
system.l2.occ_blocks::5                    911.094669                       # Average occupied blocks per context
system.l2.occ_blocks::6                    230.731051                       # Average occupied blocks per context
system.l2.occ_blocks::7                    804.441350                       # Average occupied blocks per context
system.l2.occ_blocks::8                    167.760433                       # Average occupied blocks per context
system.l2.occ_blocks::9                     98.607536                       # Average occupied blocks per context
system.l2.occ_blocks::10                  1680.046740                       # Average occupied blocks per context
system.l2.occ_blocks::11                   154.531531                       # Average occupied blocks per context
system.l2.occ_blocks::12                   785.284862                       # Average occupied blocks per context
system.l2.occ_blocks::13                    76.014471                       # Average occupied blocks per context
system.l2.occ_blocks::14                    47.003452                       # Average occupied blocks per context
system.l2.occ_blocks::15                   188.292957                       # Average occupied blocks per context
system.l2.occ_blocks::16                  9664.422711                       # Average occupied blocks per context
system.l2.overall_accesses::0                    2082                       # number of overall (read+write) accesses
system.l2.overall_accesses::1                      54                       # number of overall (read+write) accesses
system.l2.overall_accesses::2                       8                       # number of overall (read+write) accesses
system.l2.overall_accesses::3                       7                       # number of overall (read+write) accesses
system.l2.overall_accesses::4                      11                       # number of overall (read+write) accesses
system.l2.overall_accesses::5                      19                       # number of overall (read+write) accesses
system.l2.overall_accesses::6                       7                       # number of overall (read+write) accesses
system.l2.overall_accesses::7                     113                       # number of overall (read+write) accesses
system.l2.overall_accesses::8                      68                       # number of overall (read+write) accesses
system.l2.overall_accesses::9                      96                       # number of overall (read+write) accesses
system.l2.overall_accesses::10                   6078                       # number of overall (read+write) accesses
system.l2.overall_accesses::11                   3941                       # number of overall (read+write) accesses
system.l2.overall_accesses::12                  18921                       # number of overall (read+write) accesses
system.l2.overall_accesses::13                   3905                       # number of overall (read+write) accesses
system.l2.overall_accesses::14                   5411                       # number of overall (read+write) accesses
system.l2.overall_accesses::15                  17639                       # number of overall (read+write) accesses
system.l2.overall_accesses::16                      0                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               58360                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::0    3607380.368098                       # average overall miss latency
system.l2.overall_avg_miss_latency::1    130667333.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::2       392002000                       # average overall miss latency
system.l2.overall_avg_miss_latency::3       588003000                       # average overall miss latency
system.l2.overall_avg_miss_latency::4       588003000                       # average overall miss latency
system.l2.overall_avg_miss_latency::5    168000857.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::6       588003000                       # average overall miss latency
system.l2.overall_avg_miss_latency::7    42000214.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::8    61895052.631579                       # average overall miss latency
system.l2.overall_avg_miss_latency::9        73500375                       # average overall miss latency
system.l2.overall_avg_miss_latency::10   452136.101499                       # average overall miss latency
system.l2.overall_avg_miss_latency::11   963939.344262                       # average overall miss latency
system.l2.overall_avg_miss_latency::12   171980.988593                       # average overall miss latency
system.l2.overall_avg_miss_latency::13   1396681.710214                       # average overall miss latency
system.l2.overall_avg_miss_latency::14   859025.566107                       # average overall miss latency
system.l2.overall_avg_miss_latency::15   126005.143041                       # average overall miss latency
system.l2.overall_avg_miss_latency::16            inf                       # average overall miss latency
system.l2.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  40002.655455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.l2.overall_hits::0                        1756                       # number of overall hits
system.l2.overall_hits::1                          45                       # number of overall hits
system.l2.overall_hits::2                           5                       # number of overall hits
system.l2.overall_hits::3                           5                       # number of overall hits
system.l2.overall_hits::4                           9                       # number of overall hits
system.l2.overall_hits::5                          12                       # number of overall hits
system.l2.overall_hits::6                           5                       # number of overall hits
system.l2.overall_hits::7                          85                       # number of overall hits
system.l2.overall_hits::8                          49                       # number of overall hits
system.l2.overall_hits::9                          80                       # number of overall hits
system.l2.overall_hits::10                       3477                       # number of overall hits
system.l2.overall_hits::11                       2721                       # number of overall hits
system.l2.overall_hits::12                      12083                       # number of overall hits
system.l2.overall_hits::13                       3063                       # number of overall hits
system.l2.overall_hits::14                       4042                       # number of overall hits
system.l2.overall_hits::15                       8306                       # number of overall hits
system.l2.overall_hits::16                          0                       # number of overall hits
system.l2.overall_hits::total                   35743                       # number of overall hits
system.l2.overall_miss_latency             1176006000                       # number of overall miss cycles
system.l2.overall_miss_rate::0               0.156580                       # miss rate for overall accesses
system.l2.overall_miss_rate::1               0.166667                       # miss rate for overall accesses
system.l2.overall_miss_rate::2               0.375000                       # miss rate for overall accesses
system.l2.overall_miss_rate::3               0.285714                       # miss rate for overall accesses
system.l2.overall_miss_rate::4               0.181818                       # miss rate for overall accesses
system.l2.overall_miss_rate::5               0.368421                       # miss rate for overall accesses
system.l2.overall_miss_rate::6               0.285714                       # miss rate for overall accesses
system.l2.overall_miss_rate::7               0.247788                       # miss rate for overall accesses
system.l2.overall_miss_rate::8               0.279412                       # miss rate for overall accesses
system.l2.overall_miss_rate::9               0.166667                       # miss rate for overall accesses
system.l2.overall_miss_rate::10              0.427937                       # miss rate for overall accesses
system.l2.overall_miss_rate::11              0.309566                       # miss rate for overall accesses
system.l2.overall_miss_rate::12              0.361397                       # miss rate for overall accesses
system.l2.overall_miss_rate::13              0.215621                       # miss rate for overall accesses
system.l2.overall_miss_rate::14              0.253003                       # miss rate for overall accesses
system.l2.overall_miss_rate::15              0.529112                       # miss rate for overall accesses
system.l2.overall_miss_rate::16              no_value                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           no_value                       # miss rate for overall accesses
system.l2.overall_misses::0                       326                       # number of overall misses
system.l2.overall_misses::1                         9                       # number of overall misses
system.l2.overall_misses::2                         3                       # number of overall misses
system.l2.overall_misses::3                         2                       # number of overall misses
system.l2.overall_misses::4                         2                       # number of overall misses
system.l2.overall_misses::5                         7                       # number of overall misses
system.l2.overall_misses::6                         2                       # number of overall misses
system.l2.overall_misses::7                        28                       # number of overall misses
system.l2.overall_misses::8                        19                       # number of overall misses
system.l2.overall_misses::9                        16                       # number of overall misses
system.l2.overall_misses::10                     2601                       # number of overall misses
system.l2.overall_misses::11                     1220                       # number of overall misses
system.l2.overall_misses::12                     6838                       # number of overall misses
system.l2.overall_misses::13                      842                       # number of overall misses
system.l2.overall_misses::14                     1369                       # number of overall misses
system.l2.overall_misses::15                     9333                       # number of overall misses
system.l2.overall_misses::16                        0                       # number of overall misses
system.l2.overall_misses::total                 22617                       # number of overall misses
system.l2.overall_mshr_hits                        22                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency         903860000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::0         10.852546                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::1        418.425926                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::2       2824.375000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::3       3227.857143                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::4       2054.090909                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::5       1189.210526                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::6       3227.857143                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::7        199.955752                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::8        332.279412                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::9        235.364583                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::10         3.717506                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::11         5.733316                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::12         1.194176                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::13         5.786172                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::14         4.175753                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::15         1.280968                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::16              inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total           inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   22595                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency    100646500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.replacements                          13540                       # number of replacements
system.l2.sampled_refs                          13540                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      17370.890889                       # Cycle average of tags in use
system.l2.total_refs                            50917                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             7930                       # number of writebacks
system.tsunami.ethernet.coalescedRxDesc      no_value                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle      no_value                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk        no_value                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn       no_value                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi         no_value                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal       no_value                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc      no_value                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle      no_value                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk        no_value                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
host_inst_rate                                7589830                       # Simulator instruction rate (inst/s)
host_mem_usage                                 389708                       # Number of bytes of host memory used
host_seconds                                    32.95                       # Real time elapsed on the host
host_tick_rate                              290055596                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   250117869                       # Number of instructions simulated
sim_seconds                                  0.009559                       # Number of seconds simulated
sim_ticks                                  9558647000                       # Number of ticks simulated
system.cpu00.dcache.LoadLockedReq_accesses::0          828                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total          828                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::0 12941.176471                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency  9941.176471                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_hits::0          743                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          743                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_miss_latency      1100000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_rate::0     0.102657                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_misses::0           85                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total           85                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency       845000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::0     0.102657                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_misses           85                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.ReadReq_accesses::0         40528                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        40528                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_avg_miss_latency::0 15520.822880                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency 12520.822880                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu00.dcache.ReadReq_hits::0             38535                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         38535                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_miss_latency     30933000                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_rate::0     0.049176                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_misses::0            1993                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total         1993                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_mshr_miss_latency     24954000                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::0     0.049176                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_misses          1993                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_uncacheable_latency     29776000                       # number of ReadReq MSHR uncacheable cycles
system.cpu00.dcache.StoreCondReq_accesses::0          749                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total          749                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_avg_miss_latency::0 32033.149171                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency 29757.062147                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_hits::0          568                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total          568                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_miss_latency      5798000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_rate::0     0.241656                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_misses::0          181                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total          181                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_mshr_miss_latency      5267000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::0     0.236315                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_misses          177                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.WriteReq_accesses::0        23672                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        23672                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_avg_miss_latency::0 54429.976397                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency 51429.976397                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu00.dcache.WriteReq_hits::0            22401                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        22401                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_miss_latency     69180500                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_rate::0     0.053692                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_misses::0           1271                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total         1271                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_mshr_miss_latency     65367500                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_rate::0     0.053692                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_misses         1271                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_uncacheable_latency     15632000                       # number of WriteReq MSHR uncacheable cycles
system.cpu00.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_refs               605.230857                       # Average number of references to valid blocks.
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.demand_accesses::0          64200                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        64200                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_avg_miss_latency::0 30672.028186                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency 27672.028186                       # average overall mshr miss latency
system.cpu00.dcache.demand_hits::0              60936                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          60936                       # number of demand (read+write) hits
system.cpu00.dcache.demand_miss_latency     100113500                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_rate::0      0.050841                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_misses::0             3264                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total         3264                       # number of demand (read+write) misses
system.cpu00.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_miss_latency     90321500                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_rate::0     0.050841                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_misses           3264                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.dcache.occ_%::0                 0.881218                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_%::1                -0.004883                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_blocks::0          902.366877                       # Average occupied blocks per context
system.cpu00.dcache.occ_blocks::1                  -5                       # Average occupied blocks per context
system.cpu00.dcache.overall_accesses::0         64200                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        64200                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_avg_miss_latency::0 30672.028186                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency 27672.028186                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu00.dcache.overall_hits::0             60936                       # number of overall hits
system.cpu00.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu00.dcache.overall_hits::total         60936                       # number of overall hits
system.cpu00.dcache.overall_miss_latency    100113500                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_rate::0     0.050841                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_misses::0            3264                       # number of overall misses
system.cpu00.dcache.overall_misses::1               0                       # number of overall misses
system.cpu00.dcache.overall_misses::total         3264                       # number of overall misses
system.cpu00.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_miss_latency     90321500                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_rate::0     0.050841                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_misses          3264                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_uncacheable_latency     45408000                       # number of overall MSHR uncacheable cycles
system.cpu00.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.dcache.replacements                 2638                       # number of replacements
system.cpu00.dcache.sampled_refs                 2638                       # Sample count of references to valid blocks.
system.cpu00.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.dcache.tagsinuse              897.366877                       # Cycle average of tags in use
system.cpu00.dcache.total_refs                1596599                       # Total number of references to valid blocks.
system.cpu00.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.writebacks                   1172                       # number of writebacks
system.cpu00.dtb.data_accesses                   2698                       # DTB accesses
system.cpu00.dtb.data_acv                          21                       # DTB access violations
system.cpu00.dtb.data_hits                      65481                       # DTB hits
system.cpu00.dtb.data_misses                      364                       # DTB misses
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.read_accesses                   1823                       # DTB read accesses
system.cpu00.dtb.read_acv                          12                       # DTB read access violations
system.cpu00.dtb.read_hits                      41040                       # DTB read hits
system.cpu00.dtb.read_misses                      326                       # DTB read misses
system.cpu00.dtb.write_accesses                   875                       # DTB write accesses
system.cpu00.dtb.write_acv                          9                       # DTB write access violations
system.cpu00.dtb.write_hits                     24441                       # DTB write hits
system.cpu00.dtb.write_misses                      38                       # DTB write misses
system.cpu00.icache.ReadReq_accesses::0        194812                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       194812                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_avg_miss_latency::0 19449.082859                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency 16449.082859                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_hits::0            193231                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        193231                       # number of ReadReq hits
system.cpu00.icache.ReadReq_miss_latency     30749000                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_rate::0     0.008116                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_misses::0            1581                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         1581                       # number of ReadReq misses
system.cpu00.icache.ReadReq_mshr_miss_latency     26006000                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::0     0.008116                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_misses          1581                       # number of ReadReq MSHR misses
system.cpu00.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_refs               653.370651                       # Average number of references to valid blocks.
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.demand_accesses::0         194812                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       194812                       # number of demand (read+write) accesses
system.cpu00.icache.demand_avg_miss_latency::0 19449.082859                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency 16449.082859                       # average overall mshr miss latency
system.cpu00.icache.demand_hits::0             193231                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         193231                       # number of demand (read+write) hits
system.cpu00.icache.demand_miss_latency      30749000                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_rate::0      0.008116                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_misses::0             1581                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         1581                       # number of demand (read+write) misses
system.cpu00.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_miss_latency     26006000                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_rate::0     0.008116                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_misses           1581                       # number of demand (read+write) MSHR misses
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu00.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu00.icache.overall_accesses::0        194812                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       194812                       # number of overall (read+write) accesses
system.cpu00.icache.overall_avg_miss_latency::0 19449.082859                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency 16449.082859                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu00.icache.overall_hits::0            193231                       # number of overall hits
system.cpu00.icache.overall_hits::1                 0                       # number of overall hits
system.cpu00.icache.overall_hits::total        193231                       # number of overall hits
system.cpu00.icache.overall_miss_latency     30749000                       # number of overall miss cycles
system.cpu00.icache.overall_miss_rate::0     0.008116                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_misses::0            1581                       # number of overall misses
system.cpu00.icache.overall_misses::1               0                       # number of overall misses
system.cpu00.icache.overall_misses::total         1581                       # number of overall misses
system.cpu00.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_miss_latency     26006000                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_rate::0     0.008116                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_misses          1581                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu00.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.icache.replacements                 1581                       # number of replacements
system.cpu00.icache.sampled_refs                 1581                       # Sample count of references to valid blocks.
system.cpu00.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu00.icache.total_refs                1032979                       # Total number of references to valid blocks.
system.cpu00.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.writebacks                      0                       # number of writebacks
system.cpu00.idle_fraction                   0.954007                       # Percentage of idle cycles
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.fetch_accesses                 29324                       # ITB accesses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_hits                     29199                       # ITB hits
system.cpu00.itb.fetch_misses                     125                       # ITB misses
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.kern.callpal::wripir                   1      0.14%      0.14% # number of callpals executed
system.cpu00.kern.callpal::swpctx                  58      8.08%      8.22% # number of callpals executed
system.cpu00.kern.callpal::tbi                      4      0.56%      8.77% # number of callpals executed
system.cpu00.kern.callpal::swpipl                 520     72.42%     81.20% # number of callpals executed
system.cpu00.kern.callpal::rdps                    26      3.62%     84.82% # number of callpals executed
system.cpu00.kern.callpal::rti                     99     13.79%     98.61% # number of callpals executed
system.cpu00.kern.callpal::callsys                  9      1.25%     99.86% # number of callpals executed
system.cpu00.kern.callpal::imb                      1      0.14%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                  718                       # number of callpals executed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.hwrei                     1260                       # number of hwrei instructions executed
system.cpu00.kern.inst.quiesce                     31                       # number of quiesce instructions executed
system.cpu00.kern.ipl_count::0                    255     39.17%     39.17% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                     5      0.77%     39.94% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                    10      1.54%     41.47% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                    17      2.61%     44.09% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   364     55.91%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                651                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     255     48.57%     48.57% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                      5      0.95%     49.52% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                     10      1.90%     51.43% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                     17      3.24%     54.67% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    238     45.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                 525                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0             9603204000     98.34%     98.34% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               2704500      0.03%     98.37% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22               3673500      0.04%     98.41% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30              11861000      0.12%     98.53% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31             143675000      1.47%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total         9765118000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.653846                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.mode_good::kernel                67                      
system.cpu00.kern.mode_good::user                  67                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch::kernel             157                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch_good::kernel     0.426752                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel       2595865000     99.04%     99.04% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user           25293000      0.96%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu00.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu00.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu00.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu00.kern.syscall::total                    3                       # number of syscalls executed
system.cpu00.not_idle_fraction               0.045993                       # Percentage of non-idle cycles
system.cpu00.numCycles                       19530236                       # number of cpu cycles simulated
system.cpu00.num_insts                         194427                       # Number of instructions executed
system.cpu00.num_refs                           66690                       # Number of memory references
system.cpu01.dcache.LoadLockedReq_accesses::0         2310                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total         2310                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::0 12127.882600                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency  9127.882600                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_hits::0         1833                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total         1833                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_miss_latency      5785000                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_rate::0     0.206494                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_misses::0          477                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total          477                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency      4354000                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::0     0.206494                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_misses          477                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.ReadReq_accesses::0        134039                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total       134039                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_avg_miss_latency::0 16501.680785                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency 13501.680785                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_hits::0            126602                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total        126602                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_miss_latency    122723000                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_rate::0     0.055484                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_misses::0            7437                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         7437                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_mshr_miss_latency    100412000                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::0     0.055484                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_misses          7437                       # number of ReadReq MSHR misses
system.cpu01.dcache.StoreCondReq_accesses::0         2291                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total         2291                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_avg_miss_latency::0 35934.210526                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency 33029.023747                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_hits::0         1531                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total         1531                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_miss_latency     27310000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_rate::0     0.331733                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_misses::0          760                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total          760                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_mshr_miss_latency     25036000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::0     0.330860                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_misses          758                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.WriteReq_accesses::0       105412                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total       105412                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_avg_miss_latency::0 52463.339495                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency 49463.339495                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu01.dcache.WriteReq_hits::0            97297                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total        97297                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_miss_latency    425740000                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_rate::0     0.076984                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_misses::0           8115                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total         8115                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_mshr_miss_latency    401395000                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_rate::0     0.076984                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_misses         8115                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_uncacheable_latency     19725500                       # number of WriteReq MSHR uncacheable cycles
system.cpu01.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_refs                54.770739                       # Average number of references to valid blocks.
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.demand_accesses::0         239451                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total       239451                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_avg_miss_latency::0 35266.396605                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency 32266.396605                       # average overall mshr miss latency
system.cpu01.dcache.demand_hits::0             223899                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total         223899                       # number of demand (read+write) hits
system.cpu01.dcache.demand_miss_latency     548463000                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_rate::0      0.064949                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_misses::0            15552                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total        15552                       # number of demand (read+write) misses
system.cpu01.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_miss_latency    501807000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_rate::0     0.064949                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_misses          15552                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dcache.occ_%::0                 0.891170                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_blocks::0          912.558100                       # Average occupied blocks per context
system.cpu01.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu01.dcache.overall_accesses::0        239451                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total       239451                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_avg_miss_latency::0 35266.396605                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency 32266.396605                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu01.dcache.overall_hits::0            223899                       # number of overall hits
system.cpu01.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu01.dcache.overall_hits::total        223899                       # number of overall hits
system.cpu01.dcache.overall_miss_latency    548463000                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_rate::0     0.064949                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_misses::0           15552                       # number of overall misses
system.cpu01.dcache.overall_misses::1               0                       # number of overall misses
system.cpu01.dcache.overall_misses::total        15552                       # number of overall misses
system.cpu01.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_miss_latency    501807000                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_rate::0     0.064949                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_misses         15552                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_uncacheable_latency     19725500                       # number of overall MSHR uncacheable cycles
system.cpu01.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.dcache.replacements                13417                       # number of replacements
system.cpu01.dcache.sampled_refs                13417                       # Sample count of references to valid blocks.
system.cpu01.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.dcache.tagsinuse              911.558100                       # Cycle average of tags in use
system.cpu01.dcache.total_refs                 734859                       # Total number of references to valid blocks.
system.cpu01.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.writebacks                   7939                       # number of writebacks
system.cpu01.dtb.data_accesses                  52162                       # DTB accesses
system.cpu01.dtb.data_acv                          10                       # DTB access violations
system.cpu01.dtb.data_hits                     243142                       # DTB hits
system.cpu01.dtb.data_misses                      610                       # DTB misses
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.read_accesses                  35337                       # DTB read accesses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_hits                     135518                       # DTB read hits
system.cpu01.dtb.read_misses                      492                       # DTB read misses
system.cpu01.dtb.write_accesses                 16825                       # DTB write accesses
system.cpu01.dtb.write_acv                         10                       # DTB write access violations
system.cpu01.dtb.write_hits                    107624                       # DTB write hits
system.cpu01.dtb.write_misses                     118                       # DTB write misses
system.cpu01.icache.ReadReq_accesses::0        726732                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total       726732                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_avg_miss_latency::0 19183.155331                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency 16183.155331                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_hits::0            716058                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total        716058                       # number of ReadReq hits
system.cpu01.icache.ReadReq_miss_latency    204761000                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_rate::0     0.014688                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_misses::0           10674                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total        10674                       # number of ReadReq misses
system.cpu01.icache.ReadReq_mshr_miss_latency    172739000                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::0     0.014688                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_misses         10674                       # number of ReadReq MSHR misses
system.cpu01.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_refs               797.121812                       # Average number of references to valid blocks.
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.demand_accesses::0         726732                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total       726732                       # number of demand (read+write) accesses
system.cpu01.icache.demand_avg_miss_latency::0 19183.155331                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency 16183.155331                       # average overall mshr miss latency
system.cpu01.icache.demand_hits::0             716058                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total         716058                       # number of demand (read+write) hits
system.cpu01.icache.demand_miss_latency     204761000                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_rate::0      0.014688                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_misses::0            10674                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total        10674                       # number of demand (read+write) misses
system.cpu01.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_miss_latency    172739000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_rate::0     0.014688                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_misses          10674                       # number of demand (read+write) MSHR misses
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.occ_%::0                 0.998762                       # Average percentage of cache occupancy
system.cpu01.icache.occ_blocks::0          511.365979                       # Average occupied blocks per context
system.cpu01.icache.overall_accesses::0        726732                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total       726732                       # number of overall (read+write) accesses
system.cpu01.icache.overall_avg_miss_latency::0 19183.155331                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency 16183.155331                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu01.icache.overall_hits::0            716058                       # number of overall hits
system.cpu01.icache.overall_hits::1                 0                       # number of overall hits
system.cpu01.icache.overall_hits::total        716058                       # number of overall hits
system.cpu01.icache.overall_miss_latency    204761000                       # number of overall miss cycles
system.cpu01.icache.overall_miss_rate::0     0.014688                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_misses::0           10674                       # number of overall misses
system.cpu01.icache.overall_misses::1               0                       # number of overall misses
system.cpu01.icache.overall_misses::total        10674                       # number of overall misses
system.cpu01.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_miss_latency    172739000                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_rate::0     0.014688                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_misses         10674                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu01.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.icache.replacements                10664                       # number of replacements
system.cpu01.icache.sampled_refs                10664                       # Sample count of references to valid blocks.
system.cpu01.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.icache.tagsinuse              511.365979                       # Cycle average of tags in use
system.cpu01.icache.total_refs                8500507                       # Total number of references to valid blocks.
system.cpu01.icache.warmup_cycle         2436722316000                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.writebacks                      0                       # number of writebacks
system.cpu01.idle_fraction                   0.816952                       # Percentage of idle cycles
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.fetch_accesses                177416                       # ITB accesses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_hits                    177020                       # ITB hits
system.cpu01.itb.fetch_misses                     396                       # ITB misses
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.kern.callpal::wripir                 129      7.52%      7.52% # number of callpals executed
system.cpu01.kern.callpal::swpctx                  78      4.55%     12.06% # number of callpals executed
system.cpu01.kern.callpal::tbi                      4      0.23%     12.30% # number of callpals executed
system.cpu01.kern.callpal::swpipl                1178     68.65%     80.94% # number of callpals executed
system.cpu01.kern.callpal::rdps                    28      1.63%     82.58% # number of callpals executed
system.cpu01.kern.callpal::wrusp                    1      0.06%     82.63% # number of callpals executed
system.cpu01.kern.callpal::rdusp                    1      0.06%     82.69% # number of callpals executed
system.cpu01.kern.callpal::rti                    151      8.80%     91.49% # number of callpals executed
system.cpu01.kern.callpal::callsys                 61      3.55%     95.05% # number of callpals executed
system.cpu01.kern.callpal::rdunique                84      4.90%     99.94% # number of callpals executed
system.cpu01.kern.callpal::wrunique                 1      0.06%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                 1716                       # number of callpals executed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.hwrei                     2753                       # number of hwrei instructions executed
system.cpu01.kern.inst.quiesce                     20                       # number of quiesce instructions executed
system.cpu01.kern.ipl_count::0                    616     45.63%     45.63% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                    10      0.74%     46.37% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                    11      0.81%     47.19% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                   713     52.81%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total               1350                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                     614     49.60%     49.60% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                     10      0.81%     50.40% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                     11      0.89%     51.29% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                    603     48.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                1238                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0             9548398500     97.77%     97.77% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22               4028000      0.04%     97.81% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30               8381500      0.09%     97.89% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31             205677000      2.11%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total         9766485000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                0.996753                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.845722                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.mode_good::kernel               131                      
system.cpu01.kern.mode_good::user                 128                      
system.cpu01.kern.mode_good::idle                   3                      
system.cpu01.kern.mode_switch::kernel             199                       # number of protection mode switches
system.cpu01.kern.mode_switch::user               128                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                30                       # number of protection mode switches
system.cpu01.kern.mode_switch_good::kernel     0.658291                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.100000                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     1.758291                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel       1368242000      1.57%      1.57% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user          324429000      0.37%      1.94% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle        85490511000     98.06%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                     78                       # number of times the context was actually changed
system.cpu01.kern.syscall::2                        1      2.86%      2.86% # number of syscalls executed
system.cpu01.kern.syscall::4                        6     17.14%     20.00% # number of syscalls executed
system.cpu01.kern.syscall::17                       4     11.43%     31.43% # number of syscalls executed
system.cpu01.kern.syscall::54                       1      2.86%     34.29% # number of syscalls executed
system.cpu01.kern.syscall::71                       9     25.71%     60.00% # number of syscalls executed
system.cpu01.kern.syscall::73                       3      8.57%     68.57% # number of syscalls executed
system.cpu01.kern.syscall::74                       8     22.86%     91.43% # number of syscalls executed
system.cpu01.kern.syscall::144                      1      2.86%     94.29% # number of syscalls executed
system.cpu01.kern.syscall::256                      1      2.86%     97.14% # number of syscalls executed
system.cpu01.kern.syscall::257                      1      2.86%    100.00% # number of syscalls executed
system.cpu01.kern.syscall::total                   35                       # number of syscalls executed
system.cpu01.not_idle_fraction               0.183048                       # Percentage of non-idle cycles
system.cpu01.numCycles                       19532970                       # number of cpu cycles simulated
system.cpu01.num_insts                         726112                       # Number of instructions executed
system.cpu01.num_refs                          245236                       # Number of memory references
system.cpu02.dcache.LoadLockedReq_accesses::0         8652                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total         8652                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::0  5773.152709                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency  2773.152709                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_hits::0          532                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total          532                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_miss_latency     46878000                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_rate::0     0.938511                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_misses::0         8120                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total         8120                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency     22518000                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::0     0.938511                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_misses         8120                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.ReadReq_accesses::0       1303171                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total      1303171                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_avg_miss_latency::0 10229.551937                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency  7229.551937                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_hits::0           1292302                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total       1292302                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_miss_latency    111185000                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_rate::0     0.008340                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_misses::0           10869                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total        10869                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_mshr_miss_latency     78578000                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::0     0.008340                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_misses         10869                       # number of ReadReq MSHR misses
system.cpu02.dcache.StoreCondReq_accesses::0         8626                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total         8626                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_avg_miss_latency::0  5379.171250                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency  2391.693212                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_hits::0          445                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total          445                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_miss_latency     44007000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_rate::0     0.948412                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_misses::0         8181                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total         8181                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_mshr_miss_latency     19521000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::0     0.946209                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_misses         8162                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.WriteReq_accesses::0       258075                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       258075                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_avg_miss_latency::0  9134.863195                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency  6134.863195                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu02.dcache.WriteReq_hits::0           241080                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total       241080                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_miss_latency    155247000                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_rate::0     0.065853                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_misses::0          16995                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total        16995                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_mshr_miss_latency    104262000                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_rate::0     0.065853                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_misses        16995                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_uncacheable_latency     16712000                       # number of WriteReq MSHR uncacheable cycles
system.cpu02.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_refs               608.783884                       # Average number of references to valid blocks.
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.demand_accesses::0        1561246                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      1561246                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_avg_miss_latency::0  9561.871949                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency  6561.871949                       # average overall mshr miss latency
system.cpu02.dcache.demand_hits::0            1533382                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        1533382                       # number of demand (read+write) hits
system.cpu02.dcache.demand_miss_latency     266432000                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_rate::0      0.017847                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_misses::0            27864                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total        27864                       # number of demand (read+write) misses
system.cpu02.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_miss_latency    182840000                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_rate::0     0.017847                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_misses          27864                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dcache.occ_%::0                 0.555506                       # Average percentage of cache occupancy
system.cpu02.dcache.occ_blocks::0          568.837982                       # Average occupied blocks per context
system.cpu02.dcache.overall_accesses::0       1561246                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      1561246                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_avg_miss_latency::0  9561.871949                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency  6561.871949                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu02.dcache.overall_hits::0           1533382                       # number of overall hits
system.cpu02.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu02.dcache.overall_hits::total       1533382                       # number of overall hits
system.cpu02.dcache.overall_miss_latency    266432000                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_rate::0     0.017847                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_misses::0           27864                       # number of overall misses
system.cpu02.dcache.overall_misses::1               0                       # number of overall misses
system.cpu02.dcache.overall_misses::total        27864                       # number of overall misses
system.cpu02.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_miss_latency    182840000                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_rate::0     0.017847                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_misses         27864                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_uncacheable_latency     16712000                       # number of overall MSHR uncacheable cycles
system.cpu02.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.dcache.replacements                 2420                       # number of replacements
system.cpu02.dcache.sampled_refs                 2420                       # Sample count of references to valid blocks.
system.cpu02.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.dcache.tagsinuse              568.837982                       # Cycle average of tags in use
system.cpu02.dcache.total_refs                1473257                       # Total number of references to valid blocks.
system.cpu02.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.writebacks                    939                       # number of writebacks
system.cpu02.dtb.data_accesses                1532916                       # DTB accesses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_hits                    1578410                       # DTB hits
system.cpu02.dtb.data_misses                       93                       # DTB misses
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.read_accesses                1276151                       # DTB read accesses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_hits                    1311703                       # DTB read hits
system.cpu02.dtb.read_misses                       82                       # DTB read misses
system.cpu02.dtb.write_accesses                256765                       # DTB write accesses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_hits                    266707                       # DTB write hits
system.cpu02.dtb.write_misses                      11                       # DTB write misses
system.cpu02.icache.ReadReq_accesses::0       4387074                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total      4387074                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_avg_miss_latency::0 18236.431479                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency 15236.431479                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_hits::0           4385600                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total       4385600                       # number of ReadReq hits
system.cpu02.icache.ReadReq_miss_latency     26880500                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_rate::0     0.000336                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_misses::0            1474                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total         1474                       # number of ReadReq misses
system.cpu02.icache.ReadReq_mshr_miss_latency     22458500                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::0     0.000336                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_misses          1474                       # number of ReadReq MSHR misses
system.cpu02.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_refs              2870.805970                       # Average number of references to valid blocks.
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.demand_accesses::0        4387074                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total      4387074                       # number of demand (read+write) accesses
system.cpu02.icache.demand_avg_miss_latency::0 18236.431479                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency 15236.431479                       # average overall mshr miss latency
system.cpu02.icache.demand_hits::0            4385600                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total        4385600                       # number of demand (read+write) hits
system.cpu02.icache.demand_miss_latency      26880500                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_rate::0      0.000336                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_misses::0             1474                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total         1474                       # number of demand (read+write) misses
system.cpu02.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_miss_latency     22458500                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_rate::0     0.000336                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_misses           1474                       # number of demand (read+write) MSHR misses
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu02.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu02.icache.overall_accesses::0       4387074                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total      4387074                       # number of overall (read+write) accesses
system.cpu02.icache.overall_avg_miss_latency::0 18236.431479                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency 15236.431479                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu02.icache.overall_hits::0           4385600                       # number of overall hits
system.cpu02.icache.overall_hits::1                 0                       # number of overall hits
system.cpu02.icache.overall_hits::total       4385600                       # number of overall hits
system.cpu02.icache.overall_miss_latency     26880500                       # number of overall miss cycles
system.cpu02.icache.overall_miss_rate::0     0.000336                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_misses::0            1474                       # number of overall misses
system.cpu02.icache.overall_misses::1               0                       # number of overall misses
system.cpu02.icache.overall_misses::total         1474                       # number of overall misses
system.cpu02.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_miss_latency     22458500                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_rate::0     0.000336                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_misses          1474                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu02.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.icache.replacements                 1474                       # number of replacements
system.cpu02.icache.sampled_refs                 1474                       # Sample count of references to valid blocks.
system.cpu02.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu02.icache.total_refs                4231568                       # Total number of references to valid blocks.
system.cpu02.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.writebacks                      0                       # number of writebacks
system.cpu02.idle_fraction                   0.338698                       # Percentage of idle cycles
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.fetch_accesses               4267598                       # ITB accesses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_hits                   4267559                       # ITB hits
system.cpu02.itb.fetch_misses                      39                       # ITB misses
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.kern.callpal::wripir                 109     23.44%     23.44% # number of callpals executed
system.cpu02.kern.callpal::swpctx                  11      2.37%     25.81% # number of callpals executed
system.cpu02.kern.callpal::swpipl                 250     53.76%     79.57% # number of callpals executed
system.cpu02.kern.callpal::rdps                    27      5.81%     85.38% # number of callpals executed
system.cpu02.kern.callpal::rti                     38      8.17%     93.55% # number of callpals executed
system.cpu02.kern.callpal::callsys                  7      1.51%     95.05% # number of callpals executed
system.cpu02.kern.callpal::rdunique                23      4.95%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                  465                       # number of callpals executed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.hwrei                      618                       # number of hwrei instructions executed
system.cpu02.kern.inst.quiesce                      7                       # number of quiesce instructions executed
system.cpu02.kern.ipl_count::0                     99     32.04%     32.04% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                    10      3.24%     35.28% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                    11      3.56%     38.83% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                   189     61.17%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total                309                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                      99     46.05%     46.05% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                     10      4.65%     50.70% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                     11      5.12%     55.81% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                     95     44.19%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                 215                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0             9679655000     99.14%     99.14% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22               4414500      0.05%     99.18% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30               7433500      0.08%     99.26% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31              72196000      0.74%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total         9763699000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.502646                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.mode_good::kernel                30                      
system.cpu02.kern.mode_good::user                  30                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch::kernel              49                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                30                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch_good::kernel     0.612245                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel      23202943000     79.28%     79.28% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user         6064931000     20.72%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                     11                       # number of times the context was actually changed
system.cpu02.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                    1                       # number of syscalls executed
system.cpu02.not_idle_fraction               0.661302                       # Percentage of non-idle cycles
system.cpu02.numCycles                       19527398                       # number of cpu cycles simulated
system.cpu02.num_insts                        4386981                       # Number of instructions executed
system.cpu02.num_refs                         1578815                       # Number of memory references
system.cpu03.dcache.LoadLockedReq_accesses::0         8556                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total         8556                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::0  5760.906242                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency  2760.906242                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_hits::0          258                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total          258                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_miss_latency     47804000                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_rate::0     0.969846                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_misses::0         8298                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total         8298                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency     22910000                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::0     0.969846                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_misses         8298                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.ReadReq_accesses::0       1254689                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total      1254689                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_avg_miss_latency::0  7298.271752                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency  4298.271752                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_hits::0           1244621                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total       1244621                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_miss_latency     73479000                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_rate::0     0.008024                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_misses::0           10068                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total        10068                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_mshr_miss_latency     43275000                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::0     0.008024                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_misses         10068                       # number of ReadReq MSHR misses
system.cpu03.dcache.StoreCondReq_accesses::0         8528                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total         8528                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_avg_miss_latency::0  5326.518412                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency  2338.006231                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_hits::0          164                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total          164                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_miss_latency     44551000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_rate::0     0.980769                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_misses::0         8364                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total         8364                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_mshr_miss_latency     19513000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::0     0.978659                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_misses         8346                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.WriteReq_accesses::0       223525                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total       223525                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_avg_miss_latency::0  7013.950502                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency  4013.950502                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu03.dcache.WriteReq_hits::0           206393                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total       206393                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_miss_latency    120163000                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_rate::0     0.076645                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_misses::0          17132                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total        17132                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_mshr_miss_latency     68767000                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_rate::0     0.076645                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_misses        17132                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_uncacheable_latency      4726500                       # number of WriteReq MSHR uncacheable cycles
system.cpu03.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_refs               331.620087                       # Average number of references to valid blocks.
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.demand_accesses::0        1478214                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      1478214                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_avg_miss_latency::0  7119.191176                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency  4119.191176                       # average overall mshr miss latency
system.cpu03.dcache.demand_hits::0            1451014                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        1451014                       # number of demand (read+write) hits
system.cpu03.dcache.demand_miss_latency     193642000                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_rate::0      0.018401                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_misses::0            27200                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total        27200                       # number of demand (read+write) misses
system.cpu03.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_miss_latency    112042000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_rate::0     0.018401                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_misses          27200                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dcache.occ_%::0                 0.648611                       # Average percentage of cache occupancy
system.cpu03.dcache.occ_blocks::0          664.177917                       # Average occupied blocks per context
system.cpu03.dcache.overall_accesses::0       1478214                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      1478214                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_avg_miss_latency::0  7119.191176                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency  4119.191176                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu03.dcache.overall_hits::0           1451014                       # number of overall hits
system.cpu03.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu03.dcache.overall_hits::total       1451014                       # number of overall hits
system.cpu03.dcache.overall_miss_latency    193642000                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_rate::0     0.018401                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_misses::0           27200                       # number of overall misses
system.cpu03.dcache.overall_misses::1               0                       # number of overall misses
system.cpu03.dcache.overall_misses::total        27200                       # number of overall misses
system.cpu03.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_miss_latency    112042000                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_rate::0     0.018401                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_misses         27200                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_uncacheable_latency      4726500                       # number of overall MSHR uncacheable cycles
system.cpu03.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.dcache.replacements                  916                       # number of replacements
system.cpu03.dcache.sampled_refs                  916                       # Sample count of references to valid blocks.
system.cpu03.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.dcache.tagsinuse              664.177917                       # Cycle average of tags in use
system.cpu03.dcache.total_refs                 303764                       # Total number of references to valid blocks.
system.cpu03.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.writebacks                    379                       # number of writebacks
system.cpu03.dtb.data_accesses                1458028                       # DTB accesses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_hits                    1495198                       # DTB hits
system.cpu03.dtb.data_misses                       52                       # DTB misses
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.read_accesses                1234522                       # DTB read accesses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_hits                    1263139                       # DTB read hits
system.cpu03.dtb.read_misses                       47                       # DTB read misses
system.cpu03.dtb.write_accesses                223506                       # DTB write accesses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_hits                    232059                       # DTB write hits
system.cpu03.dtb.write_misses                       5                       # DTB write misses
system.cpu03.icache.ReadReq_accesses::0       3992960                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total      3992960                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_avg_miss_latency::0 17062.020906                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency 14062.020906                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_hits::0           3991525                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total       3991525                       # number of ReadReq hits
system.cpu03.icache.ReadReq_miss_latency     24484000                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_rate::0     0.000359                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_misses::0            1435                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         1435                       # number of ReadReq misses
system.cpu03.icache.ReadReq_mshr_miss_latency     20179000                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::0     0.000359                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_misses          1435                       # number of ReadReq MSHR misses
system.cpu03.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_refs              2697.737979                       # Average number of references to valid blocks.
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.demand_accesses::0        3992960                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total      3992960                       # number of demand (read+write) accesses
system.cpu03.icache.demand_avg_miss_latency::0 17062.020906                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency 14062.020906                       # average overall mshr miss latency
system.cpu03.icache.demand_hits::0            3991525                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total        3991525                       # number of demand (read+write) hits
system.cpu03.icache.demand_miss_latency      24484000                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_rate::0      0.000359                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_misses::0             1435                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         1435                       # number of demand (read+write) misses
system.cpu03.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_miss_latency     20179000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_rate::0     0.000359                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_misses           1435                       # number of demand (read+write) MSHR misses
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu03.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu03.icache.overall_accesses::0       3992960                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total      3992960                       # number of overall (read+write) accesses
system.cpu03.icache.overall_avg_miss_latency::0 17062.020906                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency 14062.020906                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu03.icache.overall_hits::0           3991525                       # number of overall hits
system.cpu03.icache.overall_hits::1                 0                       # number of overall hits
system.cpu03.icache.overall_hits::total       3991525                       # number of overall hits
system.cpu03.icache.overall_miss_latency     24484000                       # number of overall miss cycles
system.cpu03.icache.overall_miss_rate::0     0.000359                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_misses::0            1435                       # number of overall misses
system.cpu03.icache.overall_misses::1               0                       # number of overall misses
system.cpu03.icache.overall_misses::total         1435                       # number of overall misses
system.cpu03.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_miss_latency     20179000                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_rate::0     0.000359                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_misses          1435                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu03.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.icache.replacements                 1435                       # number of replacements
system.cpu03.icache.sampled_refs                 1435                       # Sample count of references to valid blocks.
system.cpu03.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu03.icache.total_refs                3871254                       # Total number of references to valid blocks.
system.cpu03.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.writebacks                      0                       # number of writebacks
system.cpu03.idle_fraction                   0.397586                       # Percentage of idle cycles
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.fetch_accesses               3899174                       # ITB accesses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_hits                   3899146                       # ITB hits
system.cpu03.itb.fetch_misses                      28                       # ITB misses
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.kern.callpal::wripir                   4      1.15%      1.15% # number of callpals executed
system.cpu03.kern.callpal::swpctx                  12      3.44%      4.58% # number of callpals executed
system.cpu03.kern.callpal::swpipl                 240     68.77%     73.35% # number of callpals executed
system.cpu03.kern.callpal::rdps                    20      5.73%     79.08% # number of callpals executed
system.cpu03.kern.callpal::rti                     42     12.03%     91.12% # number of callpals executed
system.cpu03.kern.callpal::callsys                  9      2.58%     93.70% # number of callpals executed
system.cpu03.kern.callpal::rdunique                22      6.30%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                  349                       # number of callpals executed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.hwrei                      460                       # number of hwrei instructions executed
system.cpu03.kern.inst.quiesce                     11                       # number of quiesce instructions executed
system.cpu03.kern.ipl_count::0                     97     30.99%     30.99% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                    11      3.51%     34.50% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                    22      7.03%     41.53% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                   183     58.47%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                313                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                      97     44.29%     44.29% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                     11      5.02%     49.32% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                     22     10.05%     59.36% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                     89     40.64%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                 219                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0             9651329500     98.85%     98.85% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22               4011500      0.04%     98.89% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30              14317000      0.15%     99.04% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31              94030000      0.96%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total         9763688000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.486339                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.mode_good::kernel                28                      
system.cpu03.kern.mode_good::user                  28                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch::kernel              54                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                28                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch_good::kernel     0.518519                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel      24410147000     81.43%     81.43% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user         5567661000     18.57%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu03.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    1                       # number of syscalls executed
system.cpu03.not_idle_fraction               0.602414                       # Percentage of non-idle cycles
system.cpu03.numCycles                       19527376                       # number of cpu cycles simulated
system.cpu03.num_insts                        3992908                       # Number of instructions executed
system.cpu03.num_refs                         1495464                       # Number of memory references
system.cpu04.dcache.LoadLockedReq_accesses::0         9058                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total         9058                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::0  5732.228626                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency  2732.228626                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_hits::0          730                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total          730                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_miss_latency     47738000                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_rate::0     0.919408                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_misses::0         8328                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total         8328                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency     22754000                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::0     0.919408                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_misses         8328                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.ReadReq_accesses::0       1296441                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total      1296441                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_avg_miss_latency::0  9189.908029                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency  6189.908029                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_hits::0           1284372                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total       1284372                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_miss_latency    110913000                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_rate::0     0.009309                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_misses::0           12069                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total        12069                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_mshr_miss_latency     74706000                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::0     0.009309                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_misses         12069                       # number of ReadReq MSHR misses
system.cpu04.dcache.StoreCondReq_accesses::0         9030                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total         9030                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_avg_miss_latency::0  5689.120398                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency  2700.593120                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_hits::0          583                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total          583                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_miss_latency     48056000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_rate::0     0.935437                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_misses::0         8447                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total         8447                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_mshr_miss_latency     22766000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::0     0.933555                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_misses         8430                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.WriteReq_accesses::0       240349                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total       240349                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_avg_miss_latency::0 10101.990594                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency  7101.990594                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu04.dcache.WriteReq_hits::0           222063                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total       222063                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_miss_latency    184725000                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_rate::0     0.076081                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_misses::0          18286                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total        18286                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_mshr_miss_latency    129867000                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_rate::0     0.076081                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_misses        18286                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_uncacheable_latency      4624000                       # number of WriteReq MSHR uncacheable cycles
system.cpu04.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_refs               475.763133                       # Average number of references to valid blocks.
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.demand_accesses::0        1536790                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total      1536790                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_avg_miss_latency::0  9739.351013                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency  6739.351013                       # average overall mshr miss latency
system.cpu04.dcache.demand_hits::0            1506435                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total        1506435                       # number of demand (read+write) hits
system.cpu04.dcache.demand_miss_latency     295638000                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_rate::0      0.019752                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_misses::0            30355                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total        30355                       # number of demand (read+write) misses
system.cpu04.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_miss_latency    204573000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_rate::0     0.019752                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_misses          30355                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dcache.occ_%::0                 0.686513                       # Average percentage of cache occupancy
system.cpu04.dcache.occ_blocks::0          702.989315                       # Average occupied blocks per context
system.cpu04.dcache.overall_accesses::0       1536790                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total      1536790                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_avg_miss_latency::0  9739.351013                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency  6739.351013                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu04.dcache.overall_hits::0           1506435                       # number of overall hits
system.cpu04.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu04.dcache.overall_hits::total       1506435                       # number of overall hits
system.cpu04.dcache.overall_miss_latency    295638000                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_rate::0     0.019752                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_misses::0           30355                       # number of overall misses
system.cpu04.dcache.overall_misses::1               0                       # number of overall misses
system.cpu04.dcache.overall_misses::total        30355                       # number of overall misses
system.cpu04.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_miss_latency    204573000                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_rate::0     0.019752                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_misses         30355                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_uncacheable_latency      4624000                       # number of overall MSHR uncacheable cycles
system.cpu04.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.dcache.replacements                 3217                       # number of replacements
system.cpu04.dcache.sampled_refs                 3217                       # Sample count of references to valid blocks.
system.cpu04.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.dcache.tagsinuse              702.989315                       # Cycle average of tags in use
system.cpu04.dcache.total_refs                1530530                       # Total number of references to valid blocks.
system.cpu04.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.writebacks                   1514                       # number of writebacks
system.cpu04.dtb.data_accesses                1478810                       # DTB accesses
system.cpu04.dtb.data_acv                          21                       # DTB access violations
system.cpu04.dtb.data_hits                    1554132                       # DTB hits
system.cpu04.dtb.data_misses                      409                       # DTB misses
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.read_accesses                1254450                       # DTB read accesses
system.cpu04.dtb.read_acv                          12                       # DTB read access violations
system.cpu04.dtb.read_hits                    1304853                       # DTB read hits
system.cpu04.dtb.read_misses                      368                       # DTB read misses
system.cpu04.dtb.write_accesses                224360                       # DTB write accesses
system.cpu04.dtb.write_acv                          9                       # DTB write access violations
system.cpu04.dtb.write_hits                    249279                       # DTB write hits
system.cpu04.dtb.write_misses                      41                       # DTB write misses
system.cpu04.icache.ReadReq_accesses::0       4166895                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total      4166895                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_avg_miss_latency::0 16304.645849                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency 13304.455446                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_hits::0           4164269                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total       4164269                       # number of ReadReq hits
system.cpu04.icache.ReadReq_miss_latency     42816000                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_rate::0     0.000630                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_misses::0            2626                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         2626                       # number of ReadReq misses
system.cpu04.icache.ReadReq_mshr_miss_latency     34937500                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::0     0.000630                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_misses          2626                       # number of ReadReq MSHR misses
system.cpu04.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_refs              1600.658667                       # Average number of references to valid blocks.
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.demand_accesses::0        4166895                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total      4166895                       # number of demand (read+write) accesses
system.cpu04.icache.demand_avg_miss_latency::0 16304.645849                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency 13304.455446                       # average overall mshr miss latency
system.cpu04.icache.demand_hits::0            4164269                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total        4164269                       # number of demand (read+write) hits
system.cpu04.icache.demand_miss_latency      42816000                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_rate::0      0.000630                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_misses::0             2626                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         2626                       # number of demand (read+write) misses
system.cpu04.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_miss_latency     34937500                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_rate::0     0.000630                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_misses           2626                       # number of demand (read+write) MSHR misses
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.occ_%::0                 0.998516                       # Average percentage of cache occupancy
system.cpu04.icache.occ_blocks::0          511.240264                       # Average occupied blocks per context
system.cpu04.icache.overall_accesses::0       4166895                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total      4166895                       # number of overall (read+write) accesses
system.cpu04.icache.overall_avg_miss_latency::0 16304.645849                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency 13304.455446                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu04.icache.overall_hits::0           4164269                       # number of overall hits
system.cpu04.icache.overall_hits::1                 0                       # number of overall hits
system.cpu04.icache.overall_hits::total       4164269                       # number of overall hits
system.cpu04.icache.overall_miss_latency     42816000                       # number of overall miss cycles
system.cpu04.icache.overall_miss_rate::0     0.000630                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_misses::0            2626                       # number of overall misses
system.cpu04.icache.overall_misses::1               0                       # number of overall misses
system.cpu04.icache.overall_misses::total         2626                       # number of overall misses
system.cpu04.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_miss_latency     34937500                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_rate::0     0.000630                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_misses          2626                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu04.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.icache.replacements                 2625                       # number of replacements
system.cpu04.icache.sampled_refs                 2625                       # Sample count of references to valid blocks.
system.cpu04.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.icache.tagsinuse              511.240264                       # Cycle average of tags in use
system.cpu04.icache.total_refs                4201729                       # Total number of references to valid blocks.
system.cpu04.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.writebacks                      0                       # number of writebacks
system.cpu04.idle_fraction                   0.360685                       # Percentage of idle cycles
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.fetch_accesses               3976492                       # ITB accesses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_hits                   3976344                       # ITB hits
system.cpu04.itb.fetch_misses                     148                       # ITB misses
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.kern.callpal::wripir                   3      0.48%      0.48% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  70     11.13%     11.61% # number of callpals executed
system.cpu04.kern.callpal::tbi                      4      0.64%     12.24% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 380     60.41%     72.66% # number of callpals executed
system.cpu04.kern.callpal::rdps                    21      3.34%     75.99% # number of callpals executed
system.cpu04.kern.callpal::rti                    110     17.49%     93.48% # number of callpals executed
system.cpu04.kern.callpal::callsys                 18      2.86%     96.34% # number of callpals executed
system.cpu04.kern.callpal::imb                      1      0.16%     96.50% # number of callpals executed
system.cpu04.kern.callpal::rdunique                22      3.50%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  629                       # number of callpals executed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.hwrei                     1239                       # number of hwrei instructions executed
system.cpu04.kern.inst.quiesce                     13                       # number of quiesce instructions executed
system.cpu04.kern.ipl_count::0                    201     38.51%     38.51% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                    10      1.92%     40.42% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    22      4.21%     44.64% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   289     55.36%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                522                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     201     47.63%     47.63% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                     10      2.37%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     22      5.21%     55.21% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    189     44.79%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 422                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0             9628974500     98.59%     98.59% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22               4317500      0.04%     98.64% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30              15208000      0.16%     98.79% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31             117738000      1.21%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total         9766238000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.653979                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.mode_good::kernel                94                      
system.cpu04.kern.mode_good::user                  94                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch::kernel             180                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                94                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch_good::kernel     0.522222                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel      24387167000     81.14%     81.14% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user         5667701000     18.86%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     70                       # number of times the context was actually changed
system.cpu04.kern.syscall::1                        1     25.00%     25.00% # number of syscalls executed
system.cpu04.kern.syscall::6                        1     25.00%     50.00% # number of syscalls executed
system.cpu04.kern.syscall::48                       1     25.00%     75.00% # number of syscalls executed
system.cpu04.kern.syscall::59                       1     25.00%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    4                       # number of syscalls executed
system.cpu04.not_idle_fraction               0.639315                       # Percentage of non-idle cycles
system.cpu04.numCycles                       19532476                       # number of cpu cycles simulated
system.cpu04.num_insts                        4166465                       # Number of instructions executed
system.cpu04.num_refs                         1555522                       # Number of memory references
system.cpu05.dcache.LoadLockedReq_accesses::0         9875                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total         9875                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::0  5916.458408                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency  2916.458408                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_hits::0         1472                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total         1472                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_miss_latency     49716000                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_rate::0     0.850937                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_misses::0         8403                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total         8403                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency     24507000                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::0     0.850937                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_misses         8403                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.ReadReq_accesses::0       1366036                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total      1366036                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_avg_miss_latency::0 15505.980379                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency 12505.980379                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_hits::0           1351154                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total       1351154                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_miss_latency    230760000                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_rate::0     0.010894                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_misses::0           14882                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total        14882                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_mshr_miss_latency    186114000                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::0     0.010894                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_misses         14882                       # number of ReadReq MSHR misses
system.cpu05.dcache.StoreCondReq_accesses::0         9839                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total         9839                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_avg_miss_latency::0  6396.063817                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency  3413.241476                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_hits::0         1252                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total         1252                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_miss_latency     54923000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_rate::0     0.872751                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_misses::0         8587                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total         8587                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_mshr_miss_latency     29231000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::0     0.870414                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_misses         8564                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.WriteReq_accesses::0       311282                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total       311282                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_avg_miss_latency::0 20924.075596                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency 17924.075596                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu05.dcache.WriteReq_hits::0           286942                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total       286942                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_miss_latency    509292000                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_rate::0     0.078193                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_misses::0          24340                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total        24340                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_mshr_miss_latency    436272000                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_rate::0     0.078193                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_misses        24340                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_uncacheable_latency      6352000                       # number of WriteReq MSHR uncacheable cycles
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_refs               140.532669                       # Average number of references to valid blocks.
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.demand_accesses::0        1677318                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total      1677318                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_avg_miss_latency::0 18868.288206                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency 15868.288206                       # average overall mshr miss latency
system.cpu05.dcache.demand_hits::0            1638096                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total        1638096                       # number of demand (read+write) hits
system.cpu05.dcache.demand_miss_latency     740052000                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_rate::0      0.023384                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_misses::0            39222                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total        39222                       # number of demand (read+write) misses
system.cpu05.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_miss_latency    622386000                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_rate::0     0.023384                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_misses          39222                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dcache.occ_%::0                 0.737784                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_blocks::0          755.490378                       # Average occupied blocks per context
system.cpu05.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu05.dcache.overall_accesses::0       1677318                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total      1677318                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_avg_miss_latency::0 18868.288206                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency 15868.288206                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu05.dcache.overall_hits::0           1638096                       # number of overall hits
system.cpu05.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu05.dcache.overall_hits::total       1638096                       # number of overall hits
system.cpu05.dcache.overall_miss_latency    740052000                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_rate::0     0.023384                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_misses::0           39222                       # number of overall misses
system.cpu05.dcache.overall_misses::1               0                       # number of overall misses
system.cpu05.dcache.overall_misses::total        39222                       # number of overall misses
system.cpu05.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_miss_latency    622386000                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_rate::0     0.023384                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_misses         39222                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_uncacheable_latency      6352000                       # number of overall MSHR uncacheable cycles
system.cpu05.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.dcache.replacements                11846                       # number of replacements
system.cpu05.dcache.sampled_refs                11846                       # Sample count of references to valid blocks.
system.cpu05.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.dcache.tagsinuse              754.490378                       # Cycle average of tags in use
system.cpu05.dcache.total_refs                1664750                       # Total number of references to valid blocks.
system.cpu05.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.writebacks                   7302                       # number of writebacks
system.cpu05.dtb.data_accesses                1534634                       # DTB accesses
system.cpu05.dtb.data_acv                           5                       # DTB access violations
system.cpu05.dtb.data_hits                    1696429                       # DTB hits
system.cpu05.dtb.data_misses                      507                       # DTB misses
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.read_accesses                1295502                       # DTB read accesses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_hits                    1375357                       # DTB read hits
system.cpu05.dtb.read_misses                      399                       # DTB read misses
system.cpu05.dtb.write_accesses                239132                       # DTB write accesses
system.cpu05.dtb.write_acv                          5                       # DTB write access violations
system.cpu05.dtb.write_hits                    321072                       # DTB write hits
system.cpu05.dtb.write_misses                     108                       # DTB write misses
system.cpu05.icache.ReadReq_accesses::0       4514005                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total      4514005                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_avg_miss_latency::0 19946.574865                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency 16946.487711                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_hits::0           4508268                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total       4508268                       # number of ReadReq hits
system.cpu05.icache.ReadReq_miss_latency    114433500                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_rate::0     0.001271                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_misses::0            5737                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         5737                       # number of ReadReq misses
system.cpu05.icache.ReadReq_mshr_miss_latency     97222000                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::0     0.001271                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_misses          5737                       # number of ReadReq MSHR misses
system.cpu05.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_refs               771.722803                       # Average number of references to valid blocks.
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.demand_accesses::0        4514005                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total      4514005                       # number of demand (read+write) accesses
system.cpu05.icache.demand_avg_miss_latency::0 19946.574865                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency 16946.487711                       # average overall mshr miss latency
system.cpu05.icache.demand_hits::0            4508268                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total        4508268                       # number of demand (read+write) hits
system.cpu05.icache.demand_miss_latency     114433500                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_rate::0      0.001271                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_misses::0             5737                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         5737                       # number of demand (read+write) misses
system.cpu05.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_miss_latency     97222000                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_rate::0     0.001271                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_misses           5737                       # number of demand (read+write) MSHR misses
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.occ_%::0                 0.999919                       # Average percentage of cache occupancy
system.cpu05.icache.occ_blocks::0          511.958760                       # Average occupied blocks per context
system.cpu05.icache.overall_accesses::0       4514005                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total      4514005                       # number of overall (read+write) accesses
system.cpu05.icache.overall_avg_miss_latency::0 19946.574865                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency 16946.487711                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu05.icache.overall_hits::0           4508268                       # number of overall hits
system.cpu05.icache.overall_hits::1                 0                       # number of overall hits
system.cpu05.icache.overall_hits::total       4508268                       # number of overall hits
system.cpu05.icache.overall_miss_latency    114433500                       # number of overall miss cycles
system.cpu05.icache.overall_miss_rate::0     0.001271                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_misses::0            5737                       # number of overall misses
system.cpu05.icache.overall_misses::1               0                       # number of overall misses
system.cpu05.icache.overall_misses::total         5737                       # number of overall misses
system.cpu05.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_miss_latency     97222000                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_rate::0     0.001271                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_misses          5737                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu05.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.icache.replacements                 5736                       # number of replacements
system.cpu05.icache.sampled_refs                 5736                       # Sample count of references to valid blocks.
system.cpu05.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.icache.tagsinuse              511.958760                       # Cycle average of tags in use
system.cpu05.icache.total_refs                4426602                       # Total number of references to valid blocks.
system.cpu05.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.writebacks                      0                       # number of writebacks
system.cpu05.idle_fraction                   0.255680                       # Percentage of idle cycles
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.fetch_accesses               4141799                       # ITB accesses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_hits                   4141628                       # ITB hits
system.cpu05.itb.fetch_misses                     171                       # ITB misses
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.kern.callpal::wripir                  19      2.05%      2.05% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  63      6.80%      8.85% # number of callpals executed
system.cpu05.kern.callpal::tbi                      1      0.11%      8.95% # number of callpals executed
system.cpu05.kern.callpal::swpipl                 630     67.96%     76.91% # number of callpals executed
system.cpu05.kern.callpal::rdps                    21      2.27%     79.18% # number of callpals executed
system.cpu05.kern.callpal::wrusp                    1      0.11%     79.29% # number of callpals executed
system.cpu05.kern.callpal::rti                    140     15.10%     94.39% # number of callpals executed
system.cpu05.kern.callpal::callsys                 25      2.70%     97.09% # number of callpals executed
system.cpu05.kern.callpal::imb                      3      0.32%     97.41% # number of callpals executed
system.cpu05.kern.callpal::rdunique                24      2.59%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  927                       # number of callpals executed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.hwrei                     1640                       # number of hwrei instructions executed
system.cpu05.kern.inst.quiesce                     12                       # number of quiesce instructions executed
system.cpu05.kern.ipl_count::0                    344     43.00%     43.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                    10      1.25%     44.25% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                    20      2.50%     46.75% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   426     53.25%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                800                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                     342     48.65%     48.65% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                     10      1.42%     50.07% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                     20      2.84%     52.92% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                    331     47.08%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 703                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0             9898518000     98.27%     98.27% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22               4336000      0.04%     98.31% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30              12522000      0.12%     98.44% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31             157572000      1.56%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total        10072948000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                0.994186                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.776995                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.mode_good::kernel               123                      
system.cpu05.kern.mode_good::user                 124                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch::kernel             202                       # number of protection mode switches
system.cpu05.kern.mode_switch::user               124                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch_good::kernel     0.608911                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel      23659461000     79.78%     79.78% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user         5997718000     20.22%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     63                       # number of times the context was actually changed
system.cpu05.kern.syscall::1                        1      7.69%      7.69% # number of syscalls executed
system.cpu05.kern.syscall::3                        1      7.69%     15.38% # number of syscalls executed
system.cpu05.kern.syscall::6                        1      7.69%     23.08% # number of syscalls executed
system.cpu05.kern.syscall::17                       1      7.69%     30.77% # number of syscalls executed
system.cpu05.kern.syscall::33                       1      7.69%     38.46% # number of syscalls executed
system.cpu05.kern.syscall::45                       3     23.08%     61.54% # number of syscalls executed
system.cpu05.kern.syscall::71                       4     30.77%     92.31% # number of syscalls executed
system.cpu05.kern.syscall::74                       1      7.69%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                   13                       # number of syscalls executed
system.cpu05.not_idle_fraction               0.744320                       # Percentage of non-idle cycles
system.cpu05.numCycles                       20147838                       # number of cpu cycles simulated
system.cpu05.num_insts                        4513492                       # Number of instructions executed
system.cpu05.num_refs                         1697923                       # Number of memory references
system.cpu06.dcache.LoadLockedReq_accesses::0         8556                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total         8556                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::0  5834.717708                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency  2834.717708                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_hits::0          249                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total          249                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_miss_latency     48469000                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_rate::0     0.970898                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_misses::0         8307                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total         8307                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency     23548000                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::0     0.970898                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_misses         8307                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.ReadReq_accesses::0       1286851                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total      1286851                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_avg_miss_latency::0  7527.653794                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency  4527.653794                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_hits::0           1276545                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total       1276545                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_miss_latency     77580000                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_rate::0     0.008009                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_misses::0           10306                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total        10306                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_mshr_miss_latency     46662000                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::0     0.008009                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_misses         10306                       # number of ReadReq MSHR misses
system.cpu06.dcache.StoreCondReq_accesses::0         8519                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         8519                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_avg_miss_latency::0  5317.099438                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency  2327.937650                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_hits::0          162                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total          162                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_miss_latency     44435000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_rate::0     0.980984                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_misses::0         8357                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total         8357                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_mshr_miss_latency     19415000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::0     0.978988                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_misses         8340                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.WriteReq_accesses::0       223585                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total       223585                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_avg_miss_latency::0  7022.279974                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency  4022.279974                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu06.dcache.WriteReq_hits::0           206462                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total       206462                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_miss_latency    120242500                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_rate::0     0.076584                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_misses::0          17123                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total        17123                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_mshr_miss_latency     68873500                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_rate::0     0.076584                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_misses        17123                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_uncacheable_latency      4560500                       # number of WriteReq MSHR uncacheable cycles
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_refs               353.344478                       # Average number of references to valid blocks.
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.demand_accesses::0        1510436                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total      1510436                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_avg_miss_latency::0  7212.165956                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency  4212.165956                       # average overall mshr miss latency
system.cpu06.dcache.demand_hits::0            1483007                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total        1483007                       # number of demand (read+write) hits
system.cpu06.dcache.demand_miss_latency     197822500                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_rate::0      0.018160                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_misses::0            27429                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total        27429                       # number of demand (read+write) misses
system.cpu06.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_miss_latency    115535500                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_rate::0     0.018160                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_misses          27429                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dcache.occ_%::0                 0.715642                       # Average percentage of cache occupancy
system.cpu06.dcache.occ_blocks::0          732.817844                       # Average occupied blocks per context
system.cpu06.dcache.overall_accesses::0       1510436                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total      1510436                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_avg_miss_latency::0  7212.165956                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency  4212.165956                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu06.dcache.overall_hits::0           1483007                       # number of overall hits
system.cpu06.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu06.dcache.overall_hits::total       1483007                       # number of overall hits
system.cpu06.dcache.overall_miss_latency    197822500                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_rate::0     0.018160                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_misses::0           27429                       # number of overall misses
system.cpu06.dcache.overall_misses::1               0                       # number of overall misses
system.cpu06.dcache.overall_misses::total        27429                       # number of overall misses
system.cpu06.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_miss_latency    115535500                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_rate::0     0.018160                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_misses         27429                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_uncacheable_latency      4560500                       # number of overall MSHR uncacheable cycles
system.cpu06.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.dcache.replacements                  987                       # number of replacements
system.cpu06.dcache.sampled_refs                  987                       # Sample count of references to valid blocks.
system.cpu06.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.dcache.tagsinuse              732.817844                       # Cycle average of tags in use
system.cpu06.dcache.total_refs                 348751                       # Total number of references to valid blocks.
system.cpu06.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.writebacks                    439                       # number of writebacks
system.cpu06.dtb.data_accesses                1484307                       # DTB accesses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_hits                    1527439                       # DTB hits
system.cpu06.dtb.data_misses                       30                       # DTB misses
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.read_accesses                1260837                       # DTB read accesses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_hits                    1295321                       # DTB read hits
system.cpu06.dtb.read_misses                       28                       # DTB read misses
system.cpu06.dtb.write_accesses                223470                       # DTB write accesses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_hits                    232118                       # DTB write hits
system.cpu06.dtb.write_misses                       2                       # DTB write misses
system.cpu06.icache.ReadReq_accesses::0       4082768                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total      4082768                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_avg_miss_latency::0 15780.868902                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency 12780.487805                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_hits::0           4081456                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total       4081456                       # number of ReadReq hits
system.cpu06.icache.ReadReq_miss_latency     20704500                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_rate::0     0.000321                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_misses::0            1312                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         1312                       # number of ReadReq misses
system.cpu06.icache.ReadReq_mshr_miss_latency     16768000                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::0     0.000321                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_misses          1312                       # number of ReadReq MSHR misses
system.cpu06.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_refs              2884.055683                       # Average number of references to valid blocks.
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.demand_accesses::0        4082768                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total      4082768                       # number of demand (read+write) accesses
system.cpu06.icache.demand_avg_miss_latency::0 15780.868902                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency 12780.487805                       # average overall mshr miss latency
system.cpu06.icache.demand_hits::0            4081456                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total        4081456                       # number of demand (read+write) hits
system.cpu06.icache.demand_miss_latency      20704500                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_rate::0      0.000321                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_misses::0             1312                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         1312                       # number of demand (read+write) misses
system.cpu06.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_miss_latency     16768000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_rate::0     0.000321                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_misses           1312                       # number of demand (read+write) MSHR misses
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.occ_%::0                 0.998569                       # Average percentage of cache occupancy
system.cpu06.icache.occ_blocks::0          511.267237                       # Average occupied blocks per context
system.cpu06.icache.overall_accesses::0       4082768                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total      4082768                       # number of overall (read+write) accesses
system.cpu06.icache.overall_avg_miss_latency::0 15780.868902                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency 12780.487805                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu06.icache.overall_hits::0           4081456                       # number of overall hits
system.cpu06.icache.overall_hits::1                 0                       # number of overall hits
system.cpu06.icache.overall_hits::total       4081456                       # number of overall hits
system.cpu06.icache.overall_miss_latency     20704500                       # number of overall miss cycles
system.cpu06.icache.overall_miss_rate::0     0.000321                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_misses::0            1312                       # number of overall misses
system.cpu06.icache.overall_misses::1               0                       # number of overall misses
system.cpu06.icache.overall_misses::total         1312                       # number of overall misses
system.cpu06.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_miss_latency     16768000                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_rate::0     0.000321                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_misses          1312                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu06.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.icache.replacements                 1311                       # number of replacements
system.cpu06.icache.sampled_refs                 1311                       # Sample count of references to valid blocks.
system.cpu06.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.icache.tagsinuse              511.267237                       # Cycle average of tags in use
system.cpu06.icache.total_refs                3780997                       # Total number of references to valid blocks.
system.cpu06.icache.warmup_cycle         2443070182000                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.writebacks                      0                       # number of writebacks
system.cpu06.idle_fraction                   0.384750                       # Percentage of idle cycles
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.fetch_accesses               3977742                       # ITB accesses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_hits                   3977723                       # ITB hits
system.cpu06.itb.fetch_misses                      19                       # ITB misses
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.kern.callpal::wripir                   3      0.81%      0.81% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  10      2.69%      3.49% # number of callpals executed
system.cpu06.kern.callpal::swpipl                 258     69.35%     72.85% # number of callpals executed
system.cpu06.kern.callpal::rdps                    20      5.38%     78.23% # number of callpals executed
system.cpu06.kern.callpal::rti                     44     11.83%     90.05% # number of callpals executed
system.cpu06.kern.callpal::callsys                 13      3.49%     93.55% # number of callpals executed
system.cpu06.kern.callpal::rdunique                24      6.45%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  372                       # number of callpals executed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.hwrei                      451                       # number of hwrei instructions executed
system.cpu06.kern.inst.quiesce                     15                       # number of quiesce instructions executed
system.cpu06.kern.ipl_count::0                    111     33.43%     33.43% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                    10      3.01%     36.45% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                    20      6.02%     42.47% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   191     57.53%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                332                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     111     46.25%     46.25% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                     10      4.17%     50.42% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                     20      8.33%     58.75% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                     99     41.25%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 240                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0             9652798000     98.85%     98.85% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22               4253500      0.04%     98.89% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30              12930500      0.13%     99.03% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31              95206000      0.97%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total         9765188000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.518325                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.mode_good::kernel                28                      
system.cpu06.kern.mode_good::user                  28                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch::kernel              54                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                28                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch_good::kernel     0.518519                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel      21685951000     79.26%     79.26% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user         5674843000     20.74%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     10                       # number of times the context was actually changed
system.cpu06.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                    1                       # number of syscalls executed
system.cpu06.not_idle_fraction               0.615250                       # Percentage of non-idle cycles
system.cpu06.numCycles                       19530376                       # number of cpu cycles simulated
system.cpu06.num_insts                        4082738                       # Number of instructions executed
system.cpu06.num_refs                         1527657                       # Number of memory references
system.cpu07.dcache.LoadLockedReq_accesses::0         8518                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total         8518                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::0  5843.028178                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency  2843.028178                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_hits::0          249                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total          249                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_miss_latency     48316000                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_rate::0     0.970768                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_misses::0         8269                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total         8269                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency     23509000                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::0     0.970768                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_misses         8269                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.ReadReq_accesses::0       1268939                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total      1268939                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_avg_miss_latency::0  7325.089749                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency  4325.089749                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_hits::0           1258911                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total       1258911                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_miss_latency     73456000                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_rate::0     0.007903                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_misses::0           10028                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total        10028                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_mshr_miss_latency     43372000                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::0     0.007903                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_misses         10028                       # number of ReadReq MSHR misses
system.cpu07.dcache.StoreCondReq_accesses::0         8498                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total         8498                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_avg_miss_latency::0  5210.152773                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency  2219.570981                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_hits::0          185                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total          185                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_miss_latency     43312000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_rate::0     0.978230                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_misses::0         8313                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total         8313                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_mshr_miss_latency     18418000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::0     0.976465                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_misses         8298                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.WriteReq_accesses::0       221416                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total       221416                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_avg_miss_latency::0  6812.408202                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency  3812.408202                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu07.dcache.WriteReq_hits::0           204395                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total       204395                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_miss_latency    115954000                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_rate::0     0.076873                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_misses::0          17021                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total        17021                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_mshr_miss_latency     64891000                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_rate::0     0.076873                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_misses        17021                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_uncacheable_latency      4151500                       # number of WriteReq MSHR uncacheable cycles
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_refs               548.448635                       # Average number of references to valid blocks.
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.demand_accesses::0        1490355                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total      1490355                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_avg_miss_latency::0  7002.476986                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency  4002.476986                       # average overall mshr miss latency
system.cpu07.dcache.demand_hits::0            1463306                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total        1463306                       # number of demand (read+write) hits
system.cpu07.dcache.demand_miss_latency     189410000                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_rate::0      0.018149                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_misses::0            27049                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total        27049                       # number of demand (read+write) misses
system.cpu07.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_miss_latency    108263000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_rate::0     0.018149                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_misses          27049                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dcache.occ_%::0                 0.728056                       # Average percentage of cache occupancy
system.cpu07.dcache.occ_blocks::0          745.529044                       # Average occupied blocks per context
system.cpu07.dcache.overall_accesses::0       1490355                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total      1490355                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_avg_miss_latency::0  7002.476986                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency  4002.476986                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu07.dcache.overall_hits::0           1463306                       # number of overall hits
system.cpu07.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu07.dcache.overall_hits::total       1463306                       # number of overall hits
system.cpu07.dcache.overall_miss_latency    189410000                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_rate::0     0.018149                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_misses::0           27049                       # number of overall misses
system.cpu07.dcache.overall_misses::1               0                       # number of overall misses
system.cpu07.dcache.overall_misses::total        27049                       # number of overall misses
system.cpu07.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_miss_latency    108263000                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_rate::0     0.018149                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_misses         27049                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_uncacheable_latency      4151500                       # number of overall MSHR uncacheable cycles
system.cpu07.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.dcache.replacements                  769                       # number of replacements
system.cpu07.dcache.sampled_refs                  769                       # Sample count of references to valid blocks.
system.cpu07.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.dcache.tagsinuse              745.529044                       # Cycle average of tags in use
system.cpu07.dcache.total_refs                 421757                       # Total number of references to valid blocks.
system.cpu07.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.writebacks                    360                       # number of writebacks
system.cpu07.dtb.data_accesses                1479293                       # DTB accesses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_hits                    1507327                       # DTB hits
system.cpu07.dtb.data_misses                       30                       # DTB misses
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.read_accesses                1255773                       # DTB read accesses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_hits                    1277394                       # DTB read hits
system.cpu07.dtb.read_misses                       28                       # DTB read misses
system.cpu07.dtb.write_accesses                223520                       # DTB write accesses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_hits                    229933                       # DTB write hits
system.cpu07.dtb.write_misses                       2                       # DTB write misses
system.cpu07.icache.ReadReq_accesses::0       4028196                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total      4028196                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_avg_miss_latency::0 18918.137255                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency 15917.647059                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_hits::0           4027176                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total       4027176                       # number of ReadReq hits
system.cpu07.icache.ReadReq_miss_latency     19296500                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_rate::0     0.000253                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_misses::0            1020                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         1020                       # number of ReadReq misses
system.cpu07.icache.ReadReq_mshr_miss_latency     16236000                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::0     0.000253                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_misses          1020                       # number of ReadReq MSHR misses
system.cpu07.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_refs              3379.504902                       # Average number of references to valid blocks.
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.demand_accesses::0        4028196                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total      4028196                       # number of demand (read+write) accesses
system.cpu07.icache.demand_avg_miss_latency::0 18918.137255                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency 15917.647059                       # average overall mshr miss latency
system.cpu07.icache.demand_hits::0            4027176                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total        4027176                       # number of demand (read+write) hits
system.cpu07.icache.demand_miss_latency      19296500                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_rate::0      0.000253                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_misses::0             1020                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         1020                       # number of demand (read+write) misses
system.cpu07.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_miss_latency     16236000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_rate::0     0.000253                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_misses           1020                       # number of demand (read+write) MSHR misses
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu07.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu07.icache.overall_accesses::0       4028196                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total      4028196                       # number of overall (read+write) accesses
system.cpu07.icache.overall_avg_miss_latency::0 18918.137255                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency 15917.647059                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu07.icache.overall_hits::0           4027176                       # number of overall hits
system.cpu07.icache.overall_hits::1                 0                       # number of overall hits
system.cpu07.icache.overall_hits::total       4027176                       # number of overall hits
system.cpu07.icache.overall_miss_latency     19296500                       # number of overall miss cycles
system.cpu07.icache.overall_miss_rate::0     0.000253                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_misses::0            1020                       # number of overall misses
system.cpu07.icache.overall_misses::1               0                       # number of overall misses
system.cpu07.icache.overall_misses::total         1020                       # number of overall misses
system.cpu07.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_miss_latency     16236000                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_rate::0     0.000253                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_misses          1020                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu07.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.icache.replacements                 1020                       # number of replacements
system.cpu07.icache.sampled_refs                 1020                       # Sample count of references to valid blocks.
system.cpu07.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu07.icache.total_refs                3447095                       # Total number of references to valid blocks.
system.cpu07.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.writebacks                      0                       # number of writebacks
system.cpu07.idle_fraction                   0.393692                       # Percentage of idle cycles
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.fetch_accesses               3961581                       # ITB accesses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_hits                   3961562                       # ITB hits
system.cpu07.itb.fetch_misses                      19                       # ITB misses
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.kern.callpal::wripir                   3      1.00%      1.00% # number of callpals executed
system.cpu07.kern.callpal::swpctx                   6      1.99%      2.99% # number of callpals executed
system.cpu07.kern.callpal::swpipl                 206     68.44%     71.43% # number of callpals executed
system.cpu07.kern.callpal::rdps                    20      6.64%     78.07% # number of callpals executed
system.cpu07.kern.callpal::rti                     37     12.29%     90.37% # number of callpals executed
system.cpu07.kern.callpal::callsys                  8      2.66%     93.02% # number of callpals executed
system.cpu07.kern.callpal::rdunique                21      6.98%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                  301                       # number of callpals executed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.hwrei                      378                       # number of hwrei instructions executed
system.cpu07.kern.inst.quiesce                     14                       # number of quiesce instructions executed
system.cpu07.kern.ipl_count::0                     81     29.89%     29.89% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                    10      3.69%     33.58% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                    18      6.64%     40.22% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                   162     59.78%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                271                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                      81     45.25%     45.25% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                     10      5.59%     50.84% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                     18     10.06%     60.89% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                     70     39.11%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                 179                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0             9681122500     99.13%     99.13% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22               3895500      0.04%     99.17% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30              11418000      0.12%     99.29% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31              69181000      0.71%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total         9765617000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.432099                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.mode_good::kernel                22                      
system.cpu07.kern.mode_good::user                  22                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch::kernel              43                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                22                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch_good::kernel     0.511628                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel      12787728000     69.34%     69.34% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user         5653692000     30.66%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      6                       # number of times the context was actually changed
system.cpu07.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                    1                       # number of syscalls executed
system.cpu07.not_idle_fraction               0.606308                       # Percentage of non-idle cycles
system.cpu07.numCycles                       19531234                       # number of cpu cycles simulated
system.cpu07.num_insts                        4028166                       # Number of instructions executed
system.cpu07.num_refs                         1507504                       # Number of memory references
system.cpu08.dcache.LoadLockedReq_accesses::0         8471                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total         8471                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::0  5741.152313                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency  2741.152313                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_hits::0          192                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total          192                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_miss_latency     47531000                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_rate::0     0.977334                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_misses::0         8279                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total         8279                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency     22694000                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::0     0.977334                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_misses         8279                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.ReadReq_accesses::0       1271735                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total      1271735                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_avg_miss_latency::0  7380.544204                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency  4380.544204                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_hits::0           1261702                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total       1261702                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_miss_latency     74049000                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_rate::0     0.007889                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_misses::0           10033                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total        10033                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_mshr_miss_latency     43950000                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::0     0.007889                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_misses         10033                       # number of ReadReq MSHR misses
system.cpu08.dcache.StoreCondReq_accesses::0         8449                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total         8449                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_avg_miss_latency::0  5199.951992                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency  2211.210007                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_hits::0          117                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          117                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_miss_latency     43326000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_rate::0     0.986152                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_misses::0         8332                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total         8332                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_mshr_miss_latency     18384000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::0     0.984022                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_misses         8314                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.WriteReq_accesses::0       222013                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total       222013                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_avg_miss_latency::0  6979.259433                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency  3979.259433                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu08.dcache.WriteReq_hits::0           204945                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total       204945                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_miss_latency    119122000                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_rate::0     0.076878                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_misses::0          17068                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total        17068                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_mshr_miss_latency     67918000                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_rate::0     0.076878                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_misses        17068                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_uncacheable_latency      4161000                       # number of WriteReq MSHR uncacheable cycles
system.cpu08.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_refs              2954.972414                       # Average number of references to valid blocks.
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.demand_accesses::0        1493748                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      1493748                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_avg_miss_latency::0  7127.818162                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency  4127.818162                       # average overall mshr miss latency
system.cpu08.dcache.demand_hits::0            1466647                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        1466647                       # number of demand (read+write) hits
system.cpu08.dcache.demand_miss_latency     193171000                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_rate::0      0.018143                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_misses::0            27101                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total        27101                       # number of demand (read+write) misses
system.cpu08.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_miss_latency    111868000                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_rate::0     0.018143                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_misses          27101                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dcache.occ_%::0                 0.616353                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_%::1                -0.001953                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_blocks::0          631.145760                       # Average occupied blocks per context
system.cpu08.dcache.occ_blocks::1                  -2                       # Average occupied blocks per context
system.cpu08.dcache.overall_accesses::0       1493748                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      1493748                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_avg_miss_latency::0  7127.818162                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency  4127.818162                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu08.dcache.overall_hits::0           1466647                       # number of overall hits
system.cpu08.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu08.dcache.overall_hits::total       1466647                       # number of overall hits
system.cpu08.dcache.overall_miss_latency    193171000                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_rate::0     0.018143                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_misses::0           27101                       # number of overall misses
system.cpu08.dcache.overall_misses::1               0                       # number of overall misses
system.cpu08.dcache.overall_misses::total        27101                       # number of overall misses
system.cpu08.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_miss_latency    111868000                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_rate::0     0.018143                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_misses         27101                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_uncacheable_latency      4161000                       # number of overall MSHR uncacheable cycles
system.cpu08.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.dcache.replacements                  725                       # number of replacements
system.cpu08.dcache.sampled_refs                  725                       # Sample count of references to valid blocks.
system.cpu08.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.dcache.tagsinuse              629.145760                       # Cycle average of tags in use
system.cpu08.dcache.total_refs                2142355                       # Total number of references to valid blocks.
system.cpu08.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.writebacks                    252                       # number of writebacks
system.cpu08.dtb.data_accesses                1471855                       # DTB accesses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_hits                    1510609                       # DTB hits
system.cpu08.dtb.data_misses                       30                       # DTB misses
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.read_accesses                1248392                       # DTB read accesses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_hits                    1280131                       # DTB read hits
system.cpu08.dtb.read_misses                       28                       # DTB read misses
system.cpu08.dtb.write_accesses                223463                       # DTB write accesses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_hits                    230478                       # DTB write hits
system.cpu08.dtb.write_misses                       2                       # DTB write misses
system.cpu08.icache.ReadReq_accesses::0       4029273                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total      4029273                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_avg_miss_latency::0 15562.050360                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency 12561.151079                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_hits::0           4028161                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total       4028161                       # number of ReadReq hits
system.cpu08.icache.ReadReq_miss_latency     17305000                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_rate::0     0.000276                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_misses::0            1112                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         1112                       # number of ReadReq misses
system.cpu08.icache.ReadReq_mshr_miss_latency     13968000                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::0     0.000276                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_misses          1112                       # number of ReadReq MSHR misses
system.cpu08.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_refs              3102.035971                       # Average number of references to valid blocks.
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.demand_accesses::0        4029273                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total      4029273                       # number of demand (read+write) accesses
system.cpu08.icache.demand_avg_miss_latency::0 15562.050360                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency 12561.151079                       # average overall mshr miss latency
system.cpu08.icache.demand_hits::0            4028161                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total        4028161                       # number of demand (read+write) hits
system.cpu08.icache.demand_miss_latency      17305000                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_rate::0      0.000276                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_misses::0             1112                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         1112                       # number of demand (read+write) misses
system.cpu08.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_miss_latency     13968000                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_rate::0     0.000276                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_misses           1112                       # number of demand (read+write) MSHR misses
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu08.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu08.icache.overall_accesses::0       4029273                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total      4029273                       # number of overall (read+write) accesses
system.cpu08.icache.overall_avg_miss_latency::0 15562.050360                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency 12561.151079                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu08.icache.overall_hits::0           4028161                       # number of overall hits
system.cpu08.icache.overall_hits::1                 0                       # number of overall hits
system.cpu08.icache.overall_hits::total       4028161                       # number of overall hits
system.cpu08.icache.overall_miss_latency     17305000                       # number of overall miss cycles
system.cpu08.icache.overall_miss_rate::0     0.000276                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_misses::0            1112                       # number of overall misses
system.cpu08.icache.overall_misses::1               0                       # number of overall misses
system.cpu08.icache.overall_misses::total         1112                       # number of overall misses
system.cpu08.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_miss_latency     13968000                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_rate::0     0.000276                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_misses          1112                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu08.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.icache.replacements                 1112                       # number of replacements
system.cpu08.icache.sampled_refs                 1112                       # Sample count of references to valid blocks.
system.cpu08.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu08.icache.total_refs                3449464                       # Total number of references to valid blocks.
system.cpu08.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.writebacks                      0                       # number of writebacks
system.cpu08.idle_fraction                   0.393146                       # Percentage of idle cycles
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.fetch_accesses               3939688                       # ITB accesses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_hits                   3939669                       # ITB hits
system.cpu08.itb.fetch_misses                      19                       # ITB misses
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.kern.callpal::wripir                   2      0.63%      0.63% # number of callpals executed
system.cpu08.kern.callpal::swpctx                   8      2.53%      3.16% # number of callpals executed
system.cpu08.kern.callpal::swpipl                 213     67.41%     70.57% # number of callpals executed
system.cpu08.kern.callpal::rdps                    20      6.33%     76.90% # number of callpals executed
system.cpu08.kern.callpal::rti                     40     12.66%     89.56% # number of callpals executed
system.cpu08.kern.callpal::callsys                 10      3.16%     92.72% # number of callpals executed
system.cpu08.kern.callpal::rdunique                23      7.28%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                  316                       # number of callpals executed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.hwrei                      394                       # number of hwrei instructions executed
system.cpu08.kern.inst.quiesce                     16                       # number of quiesce instructions executed
system.cpu08.kern.ipl_count::0                     88     31.21%     31.21% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                    10      3.55%     34.75% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    19      6.74%     41.49% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   165     58.51%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                282                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                      88     45.83%     45.83% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                     10      5.21%     51.04% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     19      9.90%     60.94% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                     75     39.06%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 192                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0             9671370500     99.04%     99.04% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22               3951500      0.04%     99.08% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30              12624000      0.13%     99.21% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31              77373000      0.79%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total         9765319000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.454545                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.mode_good::kernel                23                      
system.cpu08.kern.mode_good::user                  23                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch::kernel              48                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                23                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch_good::kernel     0.479167                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel      13487994000     70.57%     70.57% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user         5623630000     29.43%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      8                       # number of times the context was actually changed
system.cpu08.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    1                       # number of syscalls executed
system.cpu08.not_idle_fraction               0.606854                       # Percentage of non-idle cycles
system.cpu08.numCycles                       19530638                       # number of cpu cycles simulated
system.cpu08.num_insts                        4029243                       # Number of instructions executed
system.cpu08.num_refs                         1510805                       # Number of memory references
system.cpu09.dcache.LoadLockedReq_accesses::0        12056                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total        12056                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::0  5701.979472                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency  2701.979472                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_hits::0         3872                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total         3872                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_miss_latency     46665000                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_rate::0     0.678832                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_misses::0         8184                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total         8184                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency     22113000                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::0     0.678832                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_misses         8184                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.ReadReq_accesses::0       1249269                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total      1249269                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_avg_miss_latency::0  7147.252970                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency  4147.252970                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_hits::0           1239422                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total       1239422                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_miss_latency     70379000                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_rate::0     0.007882                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_misses::0            9847                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         9847                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_mshr_miss_latency     40838000                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::0     0.007882                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_misses          9847                       # number of ReadReq MSHR misses
system.cpu09.dcache.StoreCondReq_accesses::0        12034                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total        12034                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_avg_miss_latency::0  5265.492102                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency  2271.897810                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_hits::0         3804                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total         3804                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_miss_latency     43335000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_rate::0     0.683896                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_misses::0         8230                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total         8230                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_mshr_miss_latency     18675000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::0     0.683065                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_misses         8220                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.WriteReq_accesses::0       222494                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total       222494                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_avg_miss_latency::0  7017.253583                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency  4017.253583                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu09.dcache.WriteReq_hits::0           205541                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total       205541                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_miss_latency    118963500                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_rate::0     0.076195                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_misses::0          16953                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total        16953                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_mshr_miss_latency     68104500                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_rate::0     0.076195                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_misses        16953                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_uncacheable_latency      4063000                       # number of WriteReq MSHR uncacheable cycles
system.cpu09.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_refs               938.307164                       # Average number of references to valid blocks.
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.demand_accesses::0        1471763                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      1471763                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_avg_miss_latency::0  7065.018657                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency  4065.018657                       # average overall mshr miss latency
system.cpu09.dcache.demand_hits::0            1444963                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        1444963                       # number of demand (read+write) hits
system.cpu09.dcache.demand_miss_latency     189342500                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_rate::0      0.018209                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_misses::0            26800                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total        26800                       # number of demand (read+write) misses
system.cpu09.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_miss_latency    108942500                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_rate::0     0.018209                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_misses          26800                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dcache.occ_%::0                 0.820276                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_blocks::0          839.962842                       # Average occupied blocks per context
system.cpu09.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu09.dcache.overall_accesses::0       1471763                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      1471763                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_avg_miss_latency::0  7065.018657                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency  4065.018657                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu09.dcache.overall_hits::0           1444963                       # number of overall hits
system.cpu09.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu09.dcache.overall_hits::total       1444963                       # number of overall hits
system.cpu09.dcache.overall_miss_latency    189342500                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_rate::0     0.018209                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_misses::0           26800                       # number of overall misses
system.cpu09.dcache.overall_misses::1               0                       # number of overall misses
system.cpu09.dcache.overall_misses::total        26800                       # number of overall misses
system.cpu09.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_miss_latency    108942500                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_rate::0     0.018209                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_misses         26800                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_uncacheable_latency      4063000                       # number of overall MSHR uncacheable cycles
system.cpu09.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.dcache.replacements                 1019                       # number of replacements
system.cpu09.dcache.sampled_refs                 1019                       # Sample count of references to valid blocks.
system.cpu09.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.dcache.tagsinuse              838.962842                       # Cycle average of tags in use
system.cpu09.dcache.total_refs                 956135                       # Total number of references to valid blocks.
system.cpu09.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.writebacks                    527                       # number of writebacks
system.cpu09.dtb.data_accesses                1464238                       # DTB accesses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_hits                    1495780                       # DTB hits
system.cpu09.dtb.data_misses                       30                       # DTB misses
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.read_accesses                1237186                       # DTB read accesses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_hits                    1261241                       # DTB read hits
system.cpu09.dtb.read_misses                       28                       # DTB read misses
system.cpu09.dtb.write_accesses                227052                       # DTB write accesses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_hits                    234539                       # DTB write hits
system.cpu09.dtb.write_misses                       2                       # DTB write misses
system.cpu09.icache.ReadReq_accesses::0       3987665                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total      3987665                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_avg_miss_latency::0 15301.507538                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency 12301.507538                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_hits::0           3986471                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total       3986471                       # number of ReadReq hits
system.cpu09.icache.ReadReq_miss_latency     18270000                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_rate::0     0.000299                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_misses::0            1194                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         1194                       # number of ReadReq misses
system.cpu09.icache.ReadReq_mshr_miss_latency     14688000                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::0     0.000299                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_misses          1194                       # number of ReadReq MSHR misses
system.cpu09.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_refs              2876.744556                       # Average number of references to valid blocks.
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.demand_accesses::0        3987665                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total      3987665                       # number of demand (read+write) accesses
system.cpu09.icache.demand_avg_miss_latency::0 15301.507538                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency 12301.507538                       # average overall mshr miss latency
system.cpu09.icache.demand_hits::0            3986471                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total        3986471                       # number of demand (read+write) hits
system.cpu09.icache.demand_miss_latency      18270000                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_rate::0      0.000299                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_misses::0             1194                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         1194                       # number of demand (read+write) misses
system.cpu09.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_miss_latency     14688000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_rate::0     0.000299                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_misses           1194                       # number of demand (read+write) MSHR misses
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu09.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu09.icache.overall_accesses::0       3987665                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total      3987665                       # number of overall (read+write) accesses
system.cpu09.icache.overall_avg_miss_latency::0 15301.507538                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency 12301.507538                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu09.icache.overall_hits::0           3986471                       # number of overall hits
system.cpu09.icache.overall_hits::1                 0                       # number of overall hits
system.cpu09.icache.overall_hits::total       3986471                       # number of overall hits
system.cpu09.icache.overall_miss_latency     18270000                       # number of overall miss cycles
system.cpu09.icache.overall_miss_rate::0     0.000299                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_misses::0            1194                       # number of overall misses
system.cpu09.icache.overall_misses::1               0                       # number of overall misses
system.cpu09.icache.overall_misses::total         1194                       # number of overall misses
system.cpu09.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_miss_latency     14688000                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_rate::0     0.000299                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_misses          1194                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu09.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.icache.replacements                 1194                       # number of replacements
system.cpu09.icache.sampled_refs                 1194                       # Sample count of references to valid blocks.
system.cpu09.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu09.icache.total_refs                3434833                       # Total number of references to valid blocks.
system.cpu09.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.writebacks                      0                       # number of writebacks
system.cpu09.idle_fraction                   0.399406                       # Percentage of idle cycles
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.fetch_accesses               3909792                       # ITB accesses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_hits                   3909773                       # ITB hits
system.cpu09.itb.fetch_misses                      19                       # ITB misses
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.kern.callpal::wripir                   1      0.32%      0.32% # number of callpals executed
system.cpu09.kern.callpal::swpctx                  10      3.15%      3.47% # number of callpals executed
system.cpu09.kern.callpal::swpipl                 213     67.19%     70.66% # number of callpals executed
system.cpu09.kern.callpal::rdps                    20      6.31%     76.97% # number of callpals executed
system.cpu09.kern.callpal::rti                     41     12.93%     89.91% # number of callpals executed
system.cpu09.kern.callpal::callsys                 10      3.15%     93.06% # number of callpals executed
system.cpu09.kern.callpal::rdunique                22      6.94%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  317                       # number of callpals executed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.hwrei                      396                       # number of hwrei instructions executed
system.cpu09.kern.inst.quiesce                     19                       # number of quiesce instructions executed
system.cpu09.kern.ipl_count::0                     91     32.04%     32.04% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                    10      3.52%     35.56% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                    20      7.04%     42.61% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   163     57.39%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                284                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                      91     46.19%     46.19% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                     10      5.08%     51.27% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                     20     10.15%     61.42% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                     76     38.58%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 197                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0             9678810000     99.12%     99.12% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22               3711000      0.04%     99.16% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30              12837000      0.13%     99.29% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31              69584000      0.71%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total         9764942000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.466258                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.mode_good::kernel                21                      
system.cpu09.kern.mode_good::user                  21                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch::kernel              51                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                21                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch_good::kernel     0.411765                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel      12772522000     69.59%     69.59% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user         5582181000     30.41%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                     10                       # number of times the context was actually changed
system.cpu09.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                    1                       # number of syscalls executed
system.cpu09.not_idle_fraction               0.600594                       # Percentage of non-idle cycles
system.cpu09.numCycles                       19529884                       # number of cpu cycles simulated
system.cpu09.num_insts                        3987635                       # Number of instructions executed
system.cpu09.num_refs                         1495993                       # Number of memory references
system.cpu10.dcache.LoadLockedReq_accesses::0          121                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total          121                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::0 10857.142857                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency  7857.142857                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::0           93                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           93                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_miss_latency       304000                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_rate::0     0.231405                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_misses::0           28                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           28                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency       220000                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::0     0.231405                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_misses           28                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.ReadReq_accesses::0          4774                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total         4774                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_avg_miss_latency::0 22465.346535                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency 19465.346535                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_hits::0              4673                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total          4673                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_miss_latency      2269000                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_rate::0     0.021156                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_misses::0             101                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total          101                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_mshr_miss_latency      1966000                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::0     0.021156                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_misses           101                       # number of ReadReq MSHR misses
system.cpu10.dcache.StoreCondReq_accesses::0          113                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total          113                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_avg_miss_latency::0 13596.491228                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency 11622.641509                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::0           56                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           56                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_miss_latency       775000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_rate::0     0.504425                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_misses::0           57                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           57                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency       616000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::0     0.469027                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_misses           53                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.WriteReq_accesses::0         2634                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         2634                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_avg_miss_latency::0 59428.571429                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency 56428.571429                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu10.dcache.WriteReq_hits::0             2613                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         2613                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_miss_latency      1248000                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_rate::0     0.007973                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_misses::0             21                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total           21                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_mshr_miss_latency      1185000                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::0     0.007973                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_misses           21                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_uncacheable_latency      3502500                       # number of WriteReq MSHR uncacheable cycles
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_refs                 6.500000                       # Average number of references to valid blocks.
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.demand_accesses::0           7408                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total         7408                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_avg_miss_latency::0 28827.868852                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency 25827.868852                       # average overall mshr miss latency
system.cpu10.dcache.demand_hits::0               7286                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total           7286                       # number of demand (read+write) hits
system.cpu10.dcache.demand_miss_latency       3517000                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_rate::0      0.016469                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_misses::0              122                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total          122                       # number of demand (read+write) misses
system.cpu10.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_miss_latency      3151000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::0     0.016469                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_misses            122                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dcache.occ_%::0                 0.835479                       # Average percentage of cache occupancy
system.cpu10.dcache.occ_blocks::0          855.530907                       # Average occupied blocks per context
system.cpu10.dcache.overall_accesses::0          7408                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total         7408                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_avg_miss_latency::0 28827.868852                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency 25827.868852                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu10.dcache.overall_hits::0              7286                       # number of overall hits
system.cpu10.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu10.dcache.overall_hits::total          7286                       # number of overall hits
system.cpu10.dcache.overall_miss_latency      3517000                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_rate::0     0.016469                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_misses::0             122                       # number of overall misses
system.cpu10.dcache.overall_misses::1               0                       # number of overall misses
system.cpu10.dcache.overall_misses::total          122                       # number of overall misses
system.cpu10.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_miss_latency      3151000                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_rate::0     0.016469                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_misses           122                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_uncacheable_latency      3502500                       # number of overall MSHR uncacheable cycles
system.cpu10.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.dcache.replacements                   20                       # number of replacements
system.cpu10.dcache.sampled_refs                   20                       # Sample count of references to valid blocks.
system.cpu10.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.dcache.tagsinuse              855.530907                       # Cycle average of tags in use
system.cpu10.dcache.total_refs                    130                       # Total number of references to valid blocks.
system.cpu10.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.writebacks                     10                       # number of writebacks
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_hits                       7668                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_hits                       4895                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_hits                      2773                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.icache.ReadReq_accesses::0         21414                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        21414                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_avg_miss_latency::0        46000                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency        43000                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_hits::0             21413                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         21413                       # number of ReadReq hits
system.cpu10.icache.ReadReq_miss_latency        46000                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_rate::0     0.000047                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_misses::0               1                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total            1                       # number of ReadReq misses
system.cpu10.icache.ReadReq_mshr_miss_latency        43000                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::0     0.000047                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_misses             1                       # number of ReadReq MSHR misses
system.cpu10.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_refs                        3                       # Average number of references to valid blocks.
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.demand_accesses::0          21414                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        21414                       # number of demand (read+write) accesses
system.cpu10.icache.demand_avg_miss_latency::0        46000                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency        43000                       # average overall mshr miss latency
system.cpu10.icache.demand_hits::0              21413                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          21413                       # number of demand (read+write) hits
system.cpu10.icache.demand_miss_latency         46000                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_rate::0      0.000047                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_misses::0                1                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total            1                       # number of demand (read+write) misses
system.cpu10.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_miss_latency        43000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_rate::0     0.000047                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_misses              1                       # number of demand (read+write) MSHR misses
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu10.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu10.icache.overall_accesses::0         21414                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        21414                       # number of overall (read+write) accesses
system.cpu10.icache.overall_avg_miss_latency::0        46000                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency        43000                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu10.icache.overall_hits::0             21413                       # number of overall hits
system.cpu10.icache.overall_hits::1                 0                       # number of overall hits
system.cpu10.icache.overall_hits::total         21413                       # number of overall hits
system.cpu10.icache.overall_miss_latency        46000                       # number of overall miss cycles
system.cpu10.icache.overall_miss_rate::0     0.000047                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_misses::0               1                       # number of overall misses
system.cpu10.icache.overall_misses::1               0                       # number of overall misses
system.cpu10.icache.overall_misses::total            1                       # number of overall misses
system.cpu10.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_miss_latency        43000                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_rate::0     0.000047                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_misses             1                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu10.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.icache.replacements                    1                       # number of replacements
system.cpu10.icache.sampled_refs                    1                       # Sample count of references to valid blocks.
system.cpu10.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu10.icache.total_refs                      3                       # Total number of references to valid blocks.
system.cpu10.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.writebacks                      0                       # number of writebacks
system.cpu10.idle_fraction                   0.996123                       # Percentage of idle cycles
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.fetch_accesses                  3448                       # ITB accesses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_hits                      3448                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.kern.callpal::swpipl                 146     76.04%     76.04% # number of callpals executed
system.cpu10.kern.callpal::rdps                    20     10.42%     86.46% # number of callpals executed
system.cpu10.kern.callpal::rti                     26     13.54%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                  192                       # number of callpals executed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.hwrei                      218                       # number of hwrei instructions executed
system.cpu10.kern.inst.quiesce                     26                       # number of quiesce instructions executed
system.cpu10.kern.ipl_count::0                     56     28.28%     28.28% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                    10      5.05%     33.33% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                    16      8.08%     41.41% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                   116     58.59%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                198                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                      56     45.90%     45.90% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                     10      8.20%     54.10% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                     16     13.11%     67.21% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                     40     32.79%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                 122                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0             9737357500     99.70%     99.70% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22               2866500      0.03%     99.73% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30               9978000      0.10%     99.83% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31              16256000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total         9766458000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.344828                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch::kernel              26                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.not_idle_fraction               0.003877                       # Percentage of non-idle cycles
system.cpu10.numCycles                       19532916                       # number of cpu cycles simulated
system.cpu10.num_insts                          21414                       # Number of instructions executed
system.cpu10.num_refs                            7726                       # Number of memory references
system.cpu11.dcache.LoadLockedReq_accesses::0          128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::0 13729.729730                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency 10729.729730                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::0           91                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           91                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_miss_latency       508000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_rate::0     0.289062                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_misses::0           37                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           37                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency       397000                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::0     0.289062                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_misses           37                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.ReadReq_accesses::0          6463                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total         6463                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_avg_miss_latency::0 16073.359073                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency 13073.359073                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_hits::0              6204                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total          6204                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_miss_latency      4163000                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_rate::0     0.040074                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_misses::0             259                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total          259                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_mshr_miss_latency      3386000                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::0     0.040074                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_misses           259                       # number of ReadReq MSHR misses
system.cpu11.dcache.StoreCondReq_accesses::0          112                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total          112                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_avg_miss_latency::0 12290.909091                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency 10795.918367                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::0           57                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           57                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_miss_latency       676000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_rate::0     0.491071                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_misses::0           55                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           55                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency       529000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::0     0.437500                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_misses           49                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.WriteReq_accesses::0         3242                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         3242                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_avg_miss_latency::0 46214.285714                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency 43214.285714                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu11.dcache.WriteReq_hits::0             3200                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         3200                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_miss_latency      1941000                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_rate::0     0.012955                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_misses::0             42                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total           42                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_mshr_miss_latency      1815000                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::0     0.012955                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_misses           42                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_uncacheable_latency      3493500                       # number of WriteReq MSHR uncacheable cycles
system.cpu11.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_refs                 8.464567                       # Average number of references to valid blocks.
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.demand_accesses::0           9705                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total         9705                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_avg_miss_latency::0 20279.069767                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency 17279.069767                       # average overall mshr miss latency
system.cpu11.dcache.demand_hits::0               9404                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total           9404                       # number of demand (read+write) hits
system.cpu11.dcache.demand_miss_latency       6104000                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_rate::0      0.031015                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_misses::0              301                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total          301                       # number of demand (read+write) misses
system.cpu11.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_miss_latency      5201000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::0     0.031015                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_misses            301                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dcache.occ_%::0                 0.839101                       # Average percentage of cache occupancy
system.cpu11.dcache.occ_blocks::0          859.239043                       # Average occupied blocks per context
system.cpu11.dcache.overall_accesses::0          9705                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total         9705                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_avg_miss_latency::0 20279.069767                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency 17279.069767                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu11.dcache.overall_hits::0              9404                       # number of overall hits
system.cpu11.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu11.dcache.overall_hits::total          9404                       # number of overall hits
system.cpu11.dcache.overall_miss_latency      6104000                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_rate::0     0.031015                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_misses::0             301                       # number of overall misses
system.cpu11.dcache.overall_misses::1               0                       # number of overall misses
system.cpu11.dcache.overall_misses::total          301                       # number of overall misses
system.cpu11.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_miss_latency      5201000                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_rate::0     0.031015                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_misses           301                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_uncacheable_latency      3493500                       # number of overall MSHR uncacheable cycles
system.cpu11.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.dcache.replacements                  127                       # number of replacements
system.cpu11.dcache.sampled_refs                  127                       # Sample count of references to valid blocks.
system.cpu11.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.dcache.tagsinuse              859.239043                       # Cycle average of tags in use
system.cpu11.dcache.total_refs                   1075                       # Total number of references to valid blocks.
system.cpu11.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.writebacks                     28                       # number of writebacks
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_hits                       9971                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_hits                       6591                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_hits                      3380                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.icache.ReadReq_accesses::0         31270                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        31270                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_avg_miss_latency::0 17363.636364                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency 14363.636364                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_hits::0             31215                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         31215                       # number of ReadReq hits
system.cpu11.icache.ReadReq_miss_latency       955000                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_rate::0     0.001759                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_misses::0              55                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu11.icache.ReadReq_mshr_miss_latency       790000                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::0     0.001759                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_misses            55                       # number of ReadReq MSHR misses
system.cpu11.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_refs                92.218182                       # Average number of references to valid blocks.
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.demand_accesses::0          31270                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        31270                       # number of demand (read+write) accesses
system.cpu11.icache.demand_avg_miss_latency::0 17363.636364                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency 14363.636364                       # average overall mshr miss latency
system.cpu11.icache.demand_hits::0              31215                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          31215                       # number of demand (read+write) hits
system.cpu11.icache.demand_miss_latency        955000                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_rate::0      0.001759                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_misses::0               55                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           55                       # number of demand (read+write) misses
system.cpu11.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_miss_latency       790000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_rate::0     0.001759                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_misses             55                       # number of demand (read+write) MSHR misses
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.occ_%::0                 0.998047                       # Average percentage of cache occupancy
system.cpu11.icache.occ_blocks::0                 511                       # Average occupied blocks per context
system.cpu11.icache.overall_accesses::0         31270                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        31270                       # number of overall (read+write) accesses
system.cpu11.icache.overall_avg_miss_latency::0 17363.636364                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency 14363.636364                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu11.icache.overall_hits::0             31215                       # number of overall hits
system.cpu11.icache.overall_hits::1                 0                       # number of overall hits
system.cpu11.icache.overall_hits::total         31215                       # number of overall hits
system.cpu11.icache.overall_miss_latency       955000                       # number of overall miss cycles
system.cpu11.icache.overall_miss_rate::0     0.001759                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_misses::0              55                       # number of overall misses
system.cpu11.icache.overall_misses::1               0                       # number of overall misses
system.cpu11.icache.overall_misses::total           55                       # number of overall misses
system.cpu11.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_miss_latency       790000                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_rate::0     0.001759                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_misses            55                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu11.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.icache.replacements                   55                       # number of replacements
system.cpu11.icache.sampled_refs                   55                       # Sample count of references to valid blocks.
system.cpu11.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.icache.tagsinuse                     511                       # Cycle average of tags in use
system.cpu11.icache.total_refs                   5072                       # Total number of references to valid blocks.
system.cpu11.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.writebacks                      0                       # number of writebacks
system.cpu11.idle_fraction                   0.994500                       # Percentage of idle cycles
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.fetch_accesses                  3484                       # ITB accesses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_hits                      3484                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.kern.callpal::swpipl                 150     76.53%     76.53% # number of callpals executed
system.cpu11.kern.callpal::rdps                    20     10.20%     86.73% # number of callpals executed
system.cpu11.kern.callpal::rti                     26     13.27%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                  196                       # number of callpals executed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.hwrei                      222                       # number of hwrei instructions executed
system.cpu11.kern.inst.quiesce                     26                       # number of quiesce instructions executed
system.cpu11.kern.ipl_count::0                     56     27.72%     27.72% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                    10      4.95%     32.67% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                    16      7.92%     40.59% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                   120     59.41%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                202                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                      56     45.90%     45.90% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                     10      8.20%     54.10% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                     16     13.11%     67.21% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                     40     32.79%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                 122                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0             9734061500     99.68%     99.68% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22               3188500      0.03%     99.72% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30              10228000      0.10%     99.82% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31              17393000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total         9764871000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch::kernel              26                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.not_idle_fraction               0.005500                       # Percentage of non-idle cycles
system.cpu11.numCycles                       19529742                       # number of cpu cycles simulated
system.cpu11.num_insts                          31270                       # Number of instructions executed
system.cpu11.num_refs                           10029                       # Number of memory references
system.cpu12.dcache.LoadLockedReq_accesses::0          127                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          127                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::0 13333.333333                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency 10333.333333                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::0           88                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           88                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_miss_latency       520000                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_rate::0     0.307087                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_misses::0           39                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency       403000                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::0     0.307087                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_misses           39                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.ReadReq_accesses::0          6608                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total         6608                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_avg_miss_latency::0 16171.206226                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency 13171.206226                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_hits::0              6351                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total          6351                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_miss_latency      4156000                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_rate::0     0.038892                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_misses::0             257                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total          257                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_mshr_miss_latency      3385000                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::0     0.038892                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_misses           257                       # number of ReadReq MSHR misses
system.cpu12.dcache.StoreCondReq_accesses::0          116                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total          116                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_avg_miss_latency::0 16656.250000                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency 15067.796610                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::0           52                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_miss_latency      1066000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_rate::0     0.551724                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_misses::0           64                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           64                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency       889000                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::0     0.508621                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_misses           59                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.WriteReq_accesses::0         3332                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         3332                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_avg_miss_latency::0 44851.851852                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency 41851.851852                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu12.dcache.WriteReq_hits::0             3278                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         3278                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_miss_latency      2422000                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_rate::0     0.016206                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_misses::0             54                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total           54                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_mshr_miss_latency      2260000                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::0     0.016206                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_misses           54                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_uncacheable_latency      3473500                       # number of WriteReq MSHR uncacheable cycles
system.cpu12.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_refs                 7.378205                       # Average number of references to valid blocks.
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.demand_accesses::0           9940                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total         9940                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_avg_miss_latency::0 21151.125402                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency 18151.125402                       # average overall mshr miss latency
system.cpu12.dcache.demand_hits::0               9629                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total           9629                       # number of demand (read+write) hits
system.cpu12.dcache.demand_miss_latency       6578000                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_rate::0      0.031288                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_misses::0              311                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total          311                       # number of demand (read+write) misses
system.cpu12.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_miss_latency      5645000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::0     0.031288                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_misses            311                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dcache.occ_%::0                 0.872013                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_blocks::0          892.941223                       # Average occupied blocks per context
system.cpu12.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu12.dcache.overall_accesses::0          9940                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total         9940                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_avg_miss_latency::0 21151.125402                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency 18151.125402                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu12.dcache.overall_hits::0              9629                       # number of overall hits
system.cpu12.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu12.dcache.overall_hits::total          9629                       # number of overall hits
system.cpu12.dcache.overall_miss_latency      6578000                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_rate::0     0.031288                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_misses::0             311                       # number of overall misses
system.cpu12.dcache.overall_misses::1               0                       # number of overall misses
system.cpu12.dcache.overall_misses::total          311                       # number of overall misses
system.cpu12.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_miss_latency      5645000                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_rate::0     0.031288                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_misses           311                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_uncacheable_latency      3473500                       # number of overall MSHR uncacheable cycles
system.cpu12.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.dcache.replacements                  156                       # number of replacements
system.cpu12.dcache.sampled_refs                  156                       # Sample count of references to valid blocks.
system.cpu12.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.dcache.tagsinuse              891.941223                       # Cycle average of tags in use
system.cpu12.dcache.total_refs                   1151                       # Total number of references to valid blocks.
system.cpu12.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.writebacks                     43                       # number of writebacks
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_hits                      10209                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_hits                       6735                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_hits                      3474                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.icache.ReadReq_accesses::0         32148                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        32148                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_avg_miss_latency::0        21000                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency        18000                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_hits::0             32016                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         32016                       # number of ReadReq hits
system.cpu12.icache.ReadReq_miss_latency      2772000                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_rate::0     0.004106                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_misses::0             132                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          132                       # number of ReadReq misses
system.cpu12.icache.ReadReq_mshr_miss_latency      2376000                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::0     0.004106                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_misses           132                       # number of ReadReq MSHR misses
system.cpu12.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_refs                85.151515                       # Average number of references to valid blocks.
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.demand_accesses::0          32148                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        32148                       # number of demand (read+write) accesses
system.cpu12.icache.demand_avg_miss_latency::0        21000                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency        18000                       # average overall mshr miss latency
system.cpu12.icache.demand_hits::0              32016                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          32016                       # number of demand (read+write) hits
system.cpu12.icache.demand_miss_latency       2772000                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_rate::0      0.004106                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_misses::0              132                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          132                       # number of demand (read+write) misses
system.cpu12.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_miss_latency      2376000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_rate::0     0.004106                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_misses            132                       # number of demand (read+write) MSHR misses
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu12.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu12.icache.overall_accesses::0         32148                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        32148                       # number of overall (read+write) accesses
system.cpu12.icache.overall_avg_miss_latency::0        21000                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency        18000                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu12.icache.overall_hits::0             32016                       # number of overall hits
system.cpu12.icache.overall_hits::1                 0                       # number of overall hits
system.cpu12.icache.overall_hits::total         32016                       # number of overall hits
system.cpu12.icache.overall_miss_latency      2772000                       # number of overall miss cycles
system.cpu12.icache.overall_miss_rate::0     0.004106                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_misses::0             132                       # number of overall misses
system.cpu12.icache.overall_misses::1               0                       # number of overall misses
system.cpu12.icache.overall_misses::total          132                       # number of overall misses
system.cpu12.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_miss_latency      2376000                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_rate::0     0.004106                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_misses           132                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu12.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.icache.replacements                  132                       # number of replacements
system.cpu12.icache.sampled_refs                  132                       # Sample count of references to valid blocks.
system.cpu12.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu12.icache.total_refs                  11240                       # Total number of references to valid blocks.
system.cpu12.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.writebacks                      0                       # number of writebacks
system.cpu12.idle_fraction                   0.994114                       # Percentage of idle cycles
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.fetch_accesses                  3628                       # ITB accesses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_hits                      3628                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.kern.callpal::swpipl                 166     78.30%     78.30% # number of callpals executed
system.cpu12.kern.callpal::rdps                    20      9.43%     87.74% # number of callpals executed
system.cpu12.kern.callpal::rti                     26     12.26%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                  212                       # number of callpals executed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.hwrei                      238                       # number of hwrei instructions executed
system.cpu12.kern.inst.quiesce                     26                       # number of quiesce instructions executed
system.cpu12.kern.ipl_count::0                     64     29.36%     29.36% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                    10      4.59%     33.94% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                    16      7.34%     41.28% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                   128     58.72%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                218                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                      64     46.38%     46.38% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                     10      7.25%     53.62% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                     16     11.59%     65.22% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                     48     34.78%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                 138                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0             9731509500     99.67%     99.67% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22               2832500      0.03%     99.70% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30              10253000      0.11%     99.80% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31              19110000      0.20%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total         9763705000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.375000                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch::kernel              26                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.not_idle_fraction               0.005886                       # Percentage of non-idle cycles
system.cpu12.numCycles                       19527410                       # number of cpu cycles simulated
system.cpu12.num_insts                          32148                       # Number of instructions executed
system.cpu12.num_refs                           10271                       # Number of memory references
system.cpu13.dcache.LoadLockedReq_accesses::0          127                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          127                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::0 12055.555556                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency  9055.555556                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::0           91                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           91                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_miss_latency       434000                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_rate::0     0.283465                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_misses::0           36                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           36                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency       326000                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::0     0.283465                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_misses           36                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.ReadReq_accesses::0          4831                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total         4831                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_avg_miss_latency::0 22733.870968                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency 19733.870968                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_hits::0              4707                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total          4707                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_miss_latency      2819000                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_rate::0     0.025668                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_misses::0             124                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total          124                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_mshr_miss_latency      2447000                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::0     0.025668                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_misses           124                       # number of ReadReq MSHR misses
system.cpu13.dcache.StoreCondReq_accesses::0          117                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total          117                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_avg_miss_latency::0 14180.327869                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency 12175.438596                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::0           56                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           56                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_miss_latency       865000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_rate::0     0.521368                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_misses::0           61                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           61                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency       694000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::0     0.487179                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_misses           57                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.WriteReq_accesses::0         2692                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         2692                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_avg_miss_latency::0 55515.151515                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency 52515.151515                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu13.dcache.WriteReq_hits::0             2659                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         2659                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_miss_latency      1832000                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_rate::0     0.012259                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_misses::0             33                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total           33                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_mshr_miss_latency      1733000                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::0     0.012259                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_misses           33                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_uncacheable_latency      3449500                       # number of WriteReq MSHR uncacheable cycles
system.cpu13.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_refs               148.829268                       # Average number of references to valid blocks.
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.demand_accesses::0           7523                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total         7523                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_avg_miss_latency::0 29624.203822                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency 26624.203822                       # average overall mshr miss latency
system.cpu13.dcache.demand_hits::0               7366                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total           7366                       # number of demand (read+write) hits
system.cpu13.dcache.demand_miss_latency       4651000                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_rate::0      0.020869                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_misses::0              157                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total          157                       # number of demand (read+write) misses
system.cpu13.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_miss_latency      4180000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::0     0.020869                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_misses            157                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dcache.occ_%::0                 0.731476                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_%::1                -0.001953                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_blocks::0          749.031890                       # Average occupied blocks per context
system.cpu13.dcache.occ_blocks::1                  -2                       # Average occupied blocks per context
system.cpu13.dcache.overall_accesses::0          7523                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total         7523                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_avg_miss_latency::0 29624.203822                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency 26624.203822                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu13.dcache.overall_hits::0              7366                       # number of overall hits
system.cpu13.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu13.dcache.overall_hits::total          7366                       # number of overall hits
system.cpu13.dcache.overall_miss_latency      4651000                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_rate::0     0.020869                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_misses::0             157                       # number of overall misses
system.cpu13.dcache.overall_misses::1               0                       # number of overall misses
system.cpu13.dcache.overall_misses::total          157                       # number of overall misses
system.cpu13.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_miss_latency      4180000                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_rate::0     0.020869                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_misses           157                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_uncacheable_latency      3449500                       # number of overall MSHR uncacheable cycles
system.cpu13.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.dcache.replacements                   41                       # number of replacements
system.cpu13.dcache.sampled_refs                   41                       # Sample count of references to valid blocks.
system.cpu13.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.dcache.tagsinuse              747.031890                       # Cycle average of tags in use
system.cpu13.dcache.total_refs                   6102                       # Total number of references to valid blocks.
system.cpu13.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.writebacks                     23                       # number of writebacks
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_hits                       7793                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_hits                       4958                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_hits                      2835                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.icache.ReadReq_accesses::0         21984                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        21984                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_avg_miss_latency::0        31500                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency        28500                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_hits::0             21934                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         21934                       # number of ReadReq hits
system.cpu13.icache.ReadReq_miss_latency      1575000                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_rate::0     0.002274                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_misses::0              50                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu13.icache.ReadReq_mshr_miss_latency      1425000                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::0     0.002274                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_misses            50                       # number of ReadReq MSHR misses
system.cpu13.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_refs              5583.180000                       # Average number of references to valid blocks.
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.demand_accesses::0          21984                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        21984                       # number of demand (read+write) accesses
system.cpu13.icache.demand_avg_miss_latency::0        31500                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency        28500                       # average overall mshr miss latency
system.cpu13.icache.demand_hits::0              21934                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          21934                       # number of demand (read+write) hits
system.cpu13.icache.demand_miss_latency       1575000                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_rate::0      0.002274                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_misses::0               50                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           50                       # number of demand (read+write) misses
system.cpu13.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_miss_latency      1425000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_rate::0     0.002274                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_misses             50                       # number of demand (read+write) MSHR misses
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.occ_%::0                 0.986328                       # Average percentage of cache occupancy
system.cpu13.icache.occ_blocks::0                 505                       # Average occupied blocks per context
system.cpu13.icache.overall_accesses::0         21984                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        21984                       # number of overall (read+write) accesses
system.cpu13.icache.overall_avg_miss_latency::0        31500                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency        28500                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu13.icache.overall_hits::0             21934                       # number of overall hits
system.cpu13.icache.overall_hits::1                 0                       # number of overall hits
system.cpu13.icache.overall_hits::total         21934                       # number of overall hits
system.cpu13.icache.overall_miss_latency      1575000                       # number of overall miss cycles
system.cpu13.icache.overall_miss_rate::0     0.002274                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_misses::0              50                       # number of overall misses
system.cpu13.icache.overall_misses::1               0                       # number of overall misses
system.cpu13.icache.overall_misses::total           50                       # number of overall misses
system.cpu13.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_miss_latency      1425000                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_rate::0     0.002274                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_misses            50                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu13.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.icache.replacements                   50                       # number of replacements
system.cpu13.icache.sampled_refs                   50                       # Sample count of references to valid blocks.
system.cpu13.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.icache.tagsinuse                     505                       # Cycle average of tags in use
system.cpu13.icache.total_refs                 279159                       # Total number of references to valid blocks.
system.cpu13.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.writebacks                      0                       # number of writebacks
system.cpu13.idle_fraction                   0.995764                       # Percentage of idle cycles
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.fetch_accesses                  3538                       # ITB accesses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_hits                      3538                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.kern.callpal::swpipl                 156     77.23%     77.23% # number of callpals executed
system.cpu13.kern.callpal::rdps                    20      9.90%     87.13% # number of callpals executed
system.cpu13.kern.callpal::rti                     26     12.87%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                  202                       # number of callpals executed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.hwrei                      228                       # number of hwrei instructions executed
system.cpu13.kern.inst.quiesce                     26                       # number of quiesce instructions executed
system.cpu13.kern.ipl_count::0                     61     29.33%     29.33% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                    10      4.81%     34.13% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                    16      7.69%     41.83% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                   121     58.17%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                208                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                      61     46.21%     46.21% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                     10      7.58%     53.79% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                     16     12.12%     65.91% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                     45     34.09%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                 132                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0             9734226500     99.68%     99.68% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22               2812500      0.03%     99.71% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30              10175000      0.10%     99.81% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31              18096000      0.19%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total         9765310000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.371901                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch::kernel              26                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.not_idle_fraction               0.004236                       # Percentage of non-idle cycles
system.cpu13.numCycles                       19530620                       # number of cpu cycles simulated
system.cpu13.num_insts                          21984                       # Number of instructions executed
system.cpu13.num_refs                            7853                       # Number of memory references
system.cpu14.dcache.LoadLockedReq_accesses::0          134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total          134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::0 10025.641026                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency  7025.641026                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::0           95                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           95                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_miss_latency       391000                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_rate::0     0.291045                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_misses::0           39                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency       274000                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::0     0.291045                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_misses           39                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.ReadReq_accesses::0          5075                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total         5075                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_avg_miss_latency::0 25574.193548                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency 22574.193548                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_hits::0              4920                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total          4920                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_miss_latency      3964000                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_rate::0     0.030542                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_misses::0             155                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total          155                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_mshr_miss_latency      3499000                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::0     0.030542                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_misses           155                       # number of ReadReq MSHR misses
system.cpu14.dcache.StoreCondReq_accesses::0          121                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total          121                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_avg_miss_latency::0 22111.111111                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency 22585.714286                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::0           40                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           40                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_miss_latency      1791000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_rate::0     0.669421                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_misses::0           81                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total           81                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency      1581000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::0     0.578512                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_misses           70                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.WriteReq_accesses::0         2744                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         2744                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_avg_miss_latency::0 53152.542373                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency 50152.542373                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu14.dcache.WriteReq_hits::0             2685                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         2685                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_miss_latency      3136000                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_rate::0     0.021501                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_misses::0             59                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total           59                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_mshr_miss_latency      2959000                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::0     0.021501                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_misses           59                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_uncacheable_latency      3409500                       # number of WriteReq MSHR uncacheable cycles
system.cpu14.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_refs              7882.982143                       # Average number of references to valid blocks.
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.demand_accesses::0           7819                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total         7819                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_avg_miss_latency::0 33177.570093                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency 30177.570093                       # average overall mshr miss latency
system.cpu14.dcache.demand_hits::0               7605                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           7605                       # number of demand (read+write) hits
system.cpu14.dcache.demand_miss_latency       7100000                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_rate::0      0.027369                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_misses::0              214                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total          214                       # number of demand (read+write) misses
system.cpu14.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_miss_latency      6458000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::0     0.027369                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_misses            214                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dcache.occ_%::0                 0.856553                       # Average percentage of cache occupancy
system.cpu14.dcache.occ_blocks::0          877.110558                       # Average occupied blocks per context
system.cpu14.dcache.overall_accesses::0          7819                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total         7819                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_avg_miss_latency::0 33177.570093                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency 30177.570093                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu14.dcache.overall_hits::0              7605                       # number of overall hits
system.cpu14.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu14.dcache.overall_hits::total          7605                       # number of overall hits
system.cpu14.dcache.overall_miss_latency      7100000                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_rate::0     0.027369                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_misses::0             214                       # number of overall misses
system.cpu14.dcache.overall_misses::1               0                       # number of overall misses
system.cpu14.dcache.overall_misses::total          214                       # number of overall misses
system.cpu14.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_miss_latency      6458000                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_rate::0     0.027369                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_misses           214                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_uncacheable_latency      3409500                       # number of overall MSHR uncacheable cycles
system.cpu14.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.dcache.replacements                   56                       # number of replacements
system.cpu14.dcache.sampled_refs                   56                       # Sample count of references to valid blocks.
system.cpu14.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.dcache.tagsinuse              877.110558                       # Cycle average of tags in use
system.cpu14.dcache.total_refs                 441447                       # Total number of references to valid blocks.
system.cpu14.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.writebacks                     24                       # number of writebacks
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_hits                       8100                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_hits                       5209                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_hits                      2891                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.icache.ReadReq_accesses::0         22755                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        22755                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_avg_miss_latency::0 18210.526316                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency 15210.526316                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_hits::0             22698                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         22698                       # number of ReadReq hits
system.cpu14.icache.ReadReq_miss_latency      1038000                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_rate::0     0.002505                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_misses::0              57                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu14.icache.ReadReq_mshr_miss_latency       867000                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::0     0.002505                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_misses            57                       # number of ReadReq MSHR misses
system.cpu14.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_refs               394.964912                       # Average number of references to valid blocks.
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.demand_accesses::0          22755                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        22755                       # number of demand (read+write) accesses
system.cpu14.icache.demand_avg_miss_latency::0 18210.526316                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency 15210.526316                       # average overall mshr miss latency
system.cpu14.icache.demand_hits::0              22698                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          22698                       # number of demand (read+write) hits
system.cpu14.icache.demand_miss_latency       1038000                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_rate::0      0.002505                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_misses::0               57                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           57                       # number of demand (read+write) misses
system.cpu14.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_miss_latency       867000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_rate::0     0.002505                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_misses             57                       # number of demand (read+write) MSHR misses
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu14.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu14.icache.overall_accesses::0         22755                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        22755                       # number of overall (read+write) accesses
system.cpu14.icache.overall_avg_miss_latency::0 18210.526316                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency 15210.526316                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu14.icache.overall_hits::0             22698                       # number of overall hits
system.cpu14.icache.overall_hits::1                 0                       # number of overall hits
system.cpu14.icache.overall_hits::total         22698                       # number of overall hits
system.cpu14.icache.overall_miss_latency      1038000                       # number of overall miss cycles
system.cpu14.icache.overall_miss_rate::0     0.002505                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_misses::0              57                       # number of overall misses
system.cpu14.icache.overall_misses::1               0                       # number of overall misses
system.cpu14.icache.overall_misses::total           57                       # number of overall misses
system.cpu14.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_miss_latency       867000                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_rate::0     0.002505                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_misses            57                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu14.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.icache.replacements                   57                       # number of replacements
system.cpu14.icache.sampled_refs                   57                       # Sample count of references to valid blocks.
system.cpu14.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu14.icache.total_refs                  22513                       # Total number of references to valid blocks.
system.cpu14.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.writebacks                      0                       # number of writebacks
system.cpu14.idle_fraction                   0.995371                       # Percentage of idle cycles
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.fetch_accesses                  3628                       # ITB accesses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_hits                      3628                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.kern.callpal::swpipl                 166     78.30%     78.30% # number of callpals executed
system.cpu14.kern.callpal::rdps                    20      9.43%     87.74% # number of callpals executed
system.cpu14.kern.callpal::rti                     26     12.26%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                  212                       # number of callpals executed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.hwrei                      238                       # number of hwrei instructions executed
system.cpu14.kern.inst.quiesce                     26                       # number of quiesce instructions executed
system.cpu14.kern.ipl_count::0                     66     30.28%     30.28% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                    10      4.59%     34.86% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                    16      7.34%     42.20% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                   126     57.80%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                218                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                      66     46.48%     46.48% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                     10      7.04%     53.52% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                     16     11.27%     64.79% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                     50     35.21%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                 142                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0             9730960500     99.66%     99.66% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22               2762500      0.03%     99.69% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30              12603000      0.13%     99.82% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31              17756000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total         9764082000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.396825                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch::kernel              26                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.not_idle_fraction               0.004629                       # Percentage of non-idle cycles
system.cpu14.numCycles                       19528164                       # number of cpu cycles simulated
system.cpu14.num_insts                          22755                       # Number of instructions executed
system.cpu14.num_refs                            8164                       # Number of memory references
system.cpu15.dcache.LoadLockedReq_accesses::0          778                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total          778                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::0 12510.791367                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency  9510.791367                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::0          639                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total          639                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_miss_latency      1739000                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_rate::0     0.178663                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_misses::0          139                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total          139                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency      1322000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::0     0.178663                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_misses          139                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.ReadReq_accesses::0         35780                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        35780                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_avg_miss_latency::0 17835.146444                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency 14835.146444                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_hits::0             33390                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         33390                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_miss_latency     42626000                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_rate::0     0.066797                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_misses::0            2390                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         2390                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_mshr_miss_latency     35456000                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::0     0.066797                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_misses          2390                       # number of ReadReq MSHR misses
system.cpu15.dcache.StoreCondReq_accesses::0          772                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total          772                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_avg_miss_latency::0 40333.333333                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency 37907.473310                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::0          487                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total          487                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_miss_latency     11495000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_rate::0     0.369171                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_misses::0          285                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total          285                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency     10652000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::0     0.363990                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_misses          281                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.WriteReq_accesses::0        28663                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total        28663                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_avg_miss_latency::0 53864.680851                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency 50864.680851                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu15.dcache.WriteReq_hits::0            26313                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total        26313                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_miss_latency    126582000                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_rate::0     0.081987                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_misses::0           2350                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total         2350                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_mshr_miss_latency    119532000                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::0     0.081987                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_misses         2350                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_uncacheable_latency      3443500                       # number of WriteReq MSHR uncacheable cycles
system.cpu15.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_refs                17.890719                       # Average number of references to valid blocks.
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.demand_accesses::0          64443                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        64443                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_avg_miss_latency::0 35697.890295                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency 32697.890295                       # average overall mshr miss latency
system.cpu15.dcache.demand_hits::0              59703                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          59703                       # number of demand (read+write) hits
system.cpu15.dcache.demand_miss_latency     169208000                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_rate::0      0.073553                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_misses::0             4740                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         4740                       # number of demand (read+write) misses
system.cpu15.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_miss_latency    154988000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::0     0.073553                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_misses           4740                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dcache.occ_%::0                 0.942405                       # Average percentage of cache occupancy
system.cpu15.dcache.occ_blocks::0          965.022719                       # Average occupied blocks per context
system.cpu15.dcache.overall_accesses::0         64443                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        64443                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_avg_miss_latency::0 35697.890295                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency 32697.890295                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu15.dcache.overall_hits::0             59703                       # number of overall hits
system.cpu15.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu15.dcache.overall_hits::total         59703                       # number of overall hits
system.cpu15.dcache.overall_miss_latency    169208000                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_rate::0     0.073553                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_misses::0            4740                       # number of overall misses
system.cpu15.dcache.overall_misses::1               0                       # number of overall misses
system.cpu15.dcache.overall_misses::total         4740                       # number of overall misses
system.cpu15.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_miss_latency    154988000                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_rate::0     0.073553                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_misses          4740                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_uncacheable_latency      3443500                       # number of overall MSHR uncacheable cycles
system.cpu15.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.dcache.replacements                 4310                       # number of replacements
system.cpu15.dcache.sampled_refs                 4310                       # Sample count of references to valid blocks.
system.cpu15.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.dcache.tagsinuse              965.022719                       # Cycle average of tags in use
system.cpu15.dcache.total_refs                  77109                       # Total number of references to valid blocks.
system.cpu15.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.writebacks                   2840                       # number of writebacks
system.cpu15.dtb.data_accesses                   5826                       # DTB accesses
system.cpu15.dtb.data_acv                           7                       # DTB access violations
system.cpu15.dtb.data_hits                      65889                       # DTB hits
system.cpu15.dtb.data_misses                       96                       # DTB misses
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.read_accesses                   3783                       # DTB read accesses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_hits                      36450                       # DTB read hits
system.cpu15.dtb.read_misses                       82                       # DTB read misses
system.cpu15.dtb.write_accesses                  2043                       # DTB write accesses
system.cpu15.dtb.write_acv                          7                       # DTB write access violations
system.cpu15.dtb.write_hits                     29439                       # DTB write hits
system.cpu15.dtb.write_misses                      14                       # DTB write misses
system.cpu15.icache.ReadReq_accesses::0        181455                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total       181455                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_avg_miss_latency::0 21935.864979                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency 18935.864979                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_hits::0            179085                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total        179085                       # number of ReadReq hits
system.cpu15.icache.ReadReq_miss_latency     51988000                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_rate::0     0.013061                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_misses::0            2370                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         2370                       # number of ReadReq misses
system.cpu15.icache.ReadReq_mshr_miss_latency     44878000                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::0     0.013061                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_misses          2370                       # number of ReadReq MSHR misses
system.cpu15.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_refs               118.900802                       # Average number of references to valid blocks.
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.demand_accesses::0         181455                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total       181455                       # number of demand (read+write) accesses
system.cpu15.icache.demand_avg_miss_latency::0 21935.864979                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency 18935.864979                       # average overall mshr miss latency
system.cpu15.icache.demand_hits::0             179085                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total         179085                       # number of demand (read+write) hits
system.cpu15.icache.demand_miss_latency      51988000                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_rate::0      0.013061                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_misses::0             2370                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         2370                       # number of demand (read+write) misses
system.cpu15.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_miss_latency     44878000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_rate::0     0.013061                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_misses           2370                       # number of demand (read+write) MSHR misses
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.occ_%::0                 0.999992                       # Average percentage of cache occupancy
system.cpu15.icache.occ_blocks::0          511.995992                       # Average occupied blocks per context
system.cpu15.icache.overall_accesses::0        181455                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total       181455                       # number of overall (read+write) accesses
system.cpu15.icache.overall_avg_miss_latency::0 21935.864979                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency 18935.864979                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu15.icache.overall_hits::0            179085                       # number of overall hits
system.cpu15.icache.overall_hits::1                 0                       # number of overall hits
system.cpu15.icache.overall_hits::total        179085                       # number of overall hits
system.cpu15.icache.overall_miss_latency     51988000                       # number of overall miss cycles
system.cpu15.icache.overall_miss_rate::0     0.013061                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_misses::0            2370                       # number of overall misses
system.cpu15.icache.overall_misses::1               0                       # number of overall misses
system.cpu15.icache.overall_misses::total         2370                       # number of overall misses
system.cpu15.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_miss_latency     44878000                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_rate::0     0.013061                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_misses          2370                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu15.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.icache.replacements                 2369                       # number of replacements
system.cpu15.icache.sampled_refs                 2369                       # Sample count of references to valid blocks.
system.cpu15.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.icache.tagsinuse              511.995992                       # Cycle average of tags in use
system.cpu15.icache.total_refs                 281676                       # Total number of references to valid blocks.
system.cpu15.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.writebacks                      0                       # number of writebacks
system.cpu15.idle_fraction                   0.950008                       # Percentage of idle cycles
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.fetch_accesses                 29436                       # ITB accesses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_hits                     29352                       # ITB hits
system.cpu15.itb.fetch_misses                      84                       # ITB misses
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.kern.callpal::wripir                   1      0.15%      0.15% # number of callpals executed
system.cpu15.kern.callpal::swpctx                  12      1.85%      2.00% # number of callpals executed
system.cpu15.kern.callpal::tbi                      1      0.15%      2.16% # number of callpals executed
system.cpu15.kern.callpal::swpipl                 568     87.52%     89.68% # number of callpals executed
system.cpu15.kern.callpal::rdps                    20      3.08%     92.76% # number of callpals executed
system.cpu15.kern.callpal::rdusp                    1      0.15%     92.91% # number of callpals executed
system.cpu15.kern.callpal::rti                     40      6.16%     99.08% # number of callpals executed
system.cpu15.kern.callpal::callsys                  6      0.92%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                  649                       # number of callpals executed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.hwrei                      862                       # number of hwrei instructions executed
system.cpu15.kern.inst.quiesce                     27                       # number of quiesce instructions executed
system.cpu15.kern.ipl_count::0                    250     39.43%     39.43% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                    10      1.58%     41.01% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                    31      4.89%     45.90% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                   343     54.10%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                634                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                     250     46.30%     46.30% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                     10      1.85%     48.15% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                     31      5.74%     53.89% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                    249     46.11%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                 540                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0             9130502500     98.71%     98.71% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22               3011500      0.03%     98.74% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              18143000      0.20%     98.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31              98003000      1.06%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total         9249660000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.725948                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.mode_good::kernel                15                      
system.cpu15.kern.mode_good::user                  14                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch::kernel              53                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                14                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch_good::kernel     0.283019                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel        356752000     86.81%     86.81% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user           54207000     13.19%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu15.kern.syscall::2                        1    100.00%    100.00% # number of syscalls executed
system.cpu15.kern.syscall::total                    1                       # number of syscalls executed
system.cpu15.not_idle_fraction               0.049992                       # Percentage of non-idle cycles
system.cpu15.numCycles                       18497236                       # number of cpu cycles simulated
system.cpu15.num_insts                         181353                       # Number of instructions executed
system.cpu15.num_refs                           66316                       # Number of memory references
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iocache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.iocache.avg_refs                      no_value                       # Average number of references to valid blocks.
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.demand_accesses::0                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::1                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               0                       # number of demand (read+write) accesses
system.iocache.demand_avg_miss_latency::0     no_value                       # average overall miss latency
system.iocache.demand_avg_miss_latency::1     no_value                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total     no_value                       # average overall miss latency
system.iocache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.iocache.demand_hits::0                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::1                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::total                   0                       # number of demand (read+write) hits
system.iocache.demand_miss_latency                  0                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_rate::0           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::1           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total       no_value                       # miss rate for demand accesses
system.iocache.demand_misses::0                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::1                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 0                       # number of demand (read+write) misses
system.iocache.demand_mshr_hits                     0                       # number of demand (read+write) MSHR hits
system.iocache.demand_mshr_miss_latency             0                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_rate::0      no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::1      no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total     no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_misses                   0                       # number of demand (read+write) MSHR misses
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.mshr_cap_events                      0                       # number of times MSHR cap was activated
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.occ_%::1                             1                       # Average percentage of cache occupancy
system.iocache.occ_blocks::1                       16                       # Average occupied blocks per context
system.iocache.overall_accesses::0                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::1                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              0                       # number of overall (read+write) accesses
system.iocache.overall_avg_miss_latency::0     no_value                       # average overall miss latency
system.iocache.overall_avg_miss_latency::1     no_value                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total     no_value                       # average overall miss latency
system.iocache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.iocache.overall_hits::0                      0                       # number of overall hits
system.iocache.overall_hits::1                      0                       # number of overall hits
system.iocache.overall_hits::total                  0                       # number of overall hits
system.iocache.overall_miss_latency                 0                       # number of overall miss cycles
system.iocache.overall_miss_rate::0          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::1          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total      no_value                       # miss rate for overall accesses
system.iocache.overall_misses::0                    0                       # number of overall misses
system.iocache.overall_misses::1                    0                       # number of overall misses
system.iocache.overall_misses::total                0                       # number of overall misses
system.iocache.overall_mshr_hits                    0                       # number of overall MSHR hits
system.iocache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_rate::0     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::1     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_misses                  0                       # number of overall MSHR misses
system.iocache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.iocache.replacements                         0                       # number of replacements
system.iocache.sampled_refs                         0                       # Sample count of references to valid blocks.
system.iocache.soft_prefetch_mshr_full              0                       # number of mshr full events for SW prefetching instrutions
system.iocache.tagsinuse                           16                       # Cycle average of tags in use
system.iocache.total_refs                           0                       # Total number of references to valid blocks.
system.iocache.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.iocache.writebacks                           0                       # number of writebacks
system.l2.ReadExReq_accesses::0                  1000                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::1                  6530                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::2                   632                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::3                   225                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::4                  1243                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::5                  6656                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::6                   206                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::7                   190                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::8                   207                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::9                   232                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::10                    3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::11                    5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::12                   14                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::13                    8                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::14                    2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::15                 1868                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19021                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::0        989167                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::1  151480.398162                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::2  1565137.658228                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::3  4396297.777778                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::4  795790.024135                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::5  148612.830529                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::6  4801781.553398                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::7  5206142.105263                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::8  4778584.541063                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::9  4263650.862069                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::10 329722333.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::11    197833400                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::12 70654785.714286                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::13    123645875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::14    494583500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::15 529532.655246                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::16          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 40003.627570                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency            989167000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::0                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::1                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::2                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::3                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::4                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::5                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::6                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::7                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::8                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::9                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::10                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::11                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::12                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::13                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::14                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::15                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::0                    1000                       # number of ReadExReq misses
system.l2.ReadExReq_misses::1                    6530                       # number of ReadExReq misses
system.l2.ReadExReq_misses::2                     632                       # number of ReadExReq misses
system.l2.ReadExReq_misses::3                     225                       # number of ReadExReq misses
system.l2.ReadExReq_misses::4                    1243                       # number of ReadExReq misses
system.l2.ReadExReq_misses::5                    6656                       # number of ReadExReq misses
system.l2.ReadExReq_misses::6                     206                       # number of ReadExReq misses
system.l2.ReadExReq_misses::7                     190                       # number of ReadExReq misses
system.l2.ReadExReq_misses::8                     207                       # number of ReadExReq misses
system.l2.ReadExReq_misses::9                     232                       # number of ReadExReq misses
system.l2.ReadExReq_misses::10                      3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::11                      5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::12                     14                       # number of ReadExReq misses
system.l2.ReadExReq_misses::13                      8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::14                      2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::15                   1868                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               19021                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency       760909000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::0       19.021000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::1        2.912864                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::2       30.096519                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::3       84.537778                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::4       15.302494                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::5        2.857722                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::6       92.334951                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::7      100.110526                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::8       91.888889                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::9       81.987069                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::10    6340.333333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::11    3804.200000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::12    1358.642857                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::13    2377.625000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::14    9510.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::15      10.182548                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::16            inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 19021                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses::0                    3035                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::1                   16744                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::2                    3539                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::3                    1811                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::4                    4498                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::5                   10704                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::6                    1735                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::7                    1322                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::8                    1449                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::9                    1513                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::10                      6                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::11                    101                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::12                    190                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::13                     73                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::14                     95                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::15                   4165                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               50980                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency::0    1054228.045326                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::1    190842.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::2    819697.136564                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::3    4378147.058824                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::4    946927.480916                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::5    127489.722508                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::6    16180108.695652                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::7    3578293.269231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::8    19586447.368421                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::9    41349166.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::10      372142500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::11   53163214.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::12       12404750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::13   15505937.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::14   23258906.250000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::15   480183.870968                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::16            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  40004.201681                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_hits::0                        2682                       # number of ReadReq hits
system.l2.ReadReq_hits::1                       14794                       # number of ReadReq hits
system.l2.ReadReq_hits::2                        3085                       # number of ReadReq hits
system.l2.ReadReq_hits::3                        1726                       # number of ReadReq hits
system.l2.ReadReq_hits::4                        4105                       # number of ReadReq hits
system.l2.ReadReq_hits::5                        7785                       # number of ReadReq hits
system.l2.ReadReq_hits::6                        1712                       # number of ReadReq hits
system.l2.ReadReq_hits::7                        1218                       # number of ReadReq hits
system.l2.ReadReq_hits::8                        1430                       # number of ReadReq hits
system.l2.ReadReq_hits::9                        1504                       # number of ReadReq hits
system.l2.ReadReq_hits::10                          5                       # number of ReadReq hits
system.l2.ReadReq_hits::11                         94                       # number of ReadReq hits
system.l2.ReadReq_hits::12                        160                       # number of ReadReq hits
system.l2.ReadReq_hits::13                         49                       # number of ReadReq hits
system.l2.ReadReq_hits::14                         79                       # number of ReadReq hits
system.l2.ReadReq_hits::15                       3390                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   43818                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              372142500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate::0               0.116310                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::1               0.116460                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::2               0.128285                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::3               0.046935                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::4               0.087372                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::5               0.272702                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::6               0.013256                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::7               0.078669                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::8               0.013112                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::9               0.005948                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::10              0.166667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::11              0.069307                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::12              0.157895                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::13              0.328767                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::14              0.168421                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::15              0.186074                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses::0                       353                       # number of ReadReq misses
system.l2.ReadReq_misses::1                      1950                       # number of ReadReq misses
system.l2.ReadReq_misses::2                       454                       # number of ReadReq misses
system.l2.ReadReq_misses::3                        85                       # number of ReadReq misses
system.l2.ReadReq_misses::4                       393                       # number of ReadReq misses
system.l2.ReadReq_misses::5                      2919                       # number of ReadReq misses
system.l2.ReadReq_misses::6                        23                       # number of ReadReq misses
system.l2.ReadReq_misses::7                       104                       # number of ReadReq misses
system.l2.ReadReq_misses::8                        19                       # number of ReadReq misses
system.l2.ReadReq_misses::9                         9                       # number of ReadReq misses
system.l2.ReadReq_misses::10                        1                       # number of ReadReq misses
system.l2.ReadReq_misses::11                        7                       # number of ReadReq misses
system.l2.ReadReq_misses::12                       30                       # number of ReadReq misses
system.l2.ReadReq_misses::13                       24                       # number of ReadReq misses
system.l2.ReadReq_misses::14                       16                       # number of ReadReq misses
system.l2.ReadReq_misses::15                      775                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7162                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                        22                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         285630000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::0          2.352554                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::1          0.426421                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::2          2.017519                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::3          3.942573                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::4          1.587372                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::5          0.667040                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::6          4.115274                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::7          5.400908                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::8          4.927536                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::9          4.719101                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::10             1190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::11        70.693069                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::12        37.578947                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::13        97.808219                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::14        75.157895                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::15         1.714286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::16              inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total           inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    7140                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_uncacheable_latency     26644000                       # number of ReadReq MSHR uncacheable cycles
system.l2.UpgradeReq_accesses::0                  322                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::1                 1457                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::2                  671                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::3                  377                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::4                  587                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::5                 1080                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::6                  402                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::7                  329                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::8                  362                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::9                  357                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::10                  25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::11                  33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::12                  39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::13                  31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::14                  80                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::15                 574                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             6726                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::0 674967.391304                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::1 149169.183253                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::2 323903.874814                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::3 576497.347480                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::4 370254.684838                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::5 201240.277778                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::6 540645.522388                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::7 660606.382979                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::8 600385.359116                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::9 608794.117647                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::10      8693580                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::11 6586045.454545                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::12 5572807.692308                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::13 7010951.612903                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::14 2716743.750000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::15 378640.243902                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::16          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40010.407374                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           217339500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::0                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::1                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::2                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::3                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::4                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::5                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::6                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::7                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::8                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::9                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::10                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::11                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::12                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::13                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::14                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::15                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::0                    322                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::1                   1457                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::2                    671                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::3                    377                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::4                    587                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::5                   1080                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::6                    402                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::7                    329                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::8                    362                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::9                    357                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::10                    25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::11                    33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::12                    39                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::13                    31                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::14                    80                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::15                   574                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               6726                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      269110000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::0      20.888199                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::1       4.616335                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::2      10.023845                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::3      17.840849                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::4      11.458262                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::5       6.227778                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::6      16.731343                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::7      20.443769                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::8      18.580110                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::9      18.840336                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::10    269.040000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::11    203.818182                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::12    172.461538                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::13    216.967742                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::14     84.075000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::15     11.717770                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::16           inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total          inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                 6726                       # number of UpgradeReq MSHR misses
system.l2.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable_latency     91449000                       # number of WriteReq MSHR uncacheable cycles
system.l2.Writeback_accesses::0                 23791                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             23791                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits::0                     23791                       # number of Writeback hits
system.l2.Writeback_hits::total                 23791                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           3.686591                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses::0                     4035                       # number of demand (read+write) accesses
system.l2.demand_accesses::1                    23274                       # number of demand (read+write) accesses
system.l2.demand_accesses::2                     4171                       # number of demand (read+write) accesses
system.l2.demand_accesses::3                     2036                       # number of demand (read+write) accesses
system.l2.demand_accesses::4                     5741                       # number of demand (read+write) accesses
system.l2.demand_accesses::5                    17360                       # number of demand (read+write) accesses
system.l2.demand_accesses::6                     1941                       # number of demand (read+write) accesses
system.l2.demand_accesses::7                     1512                       # number of demand (read+write) accesses
system.l2.demand_accesses::8                     1656                       # number of demand (read+write) accesses
system.l2.demand_accesses::9                     1745                       # number of demand (read+write) accesses
system.l2.demand_accesses::10                       9                       # number of demand (read+write) accesses
system.l2.demand_accesses::11                     106                       # number of demand (read+write) accesses
system.l2.demand_accesses::12                     204                       # number of demand (read+write) accesses
system.l2.demand_accesses::13                      81                       # number of demand (read+write) accesses
system.l2.demand_accesses::14                      97                       # number of demand (read+write) accesses
system.l2.demand_accesses::15                    6033                       # number of demand (read+write) accesses
system.l2.demand_accesses::16                       0                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                70001                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::0     1006141.537324                       # average overall miss latency
system.l2.demand_avg_miss_latency::1     160531.780660                       # average overall miss latency
system.l2.demand_avg_miss_latency::2     1253507.826888                       # average overall miss latency
system.l2.demand_avg_miss_latency::3     4391320.967742                       # average overall miss latency
system.l2.demand_avg_miss_latency::4     832096.271394                       # average overall miss latency
system.l2.demand_avg_miss_latency::5     142173.315927                       # average overall miss latency
system.l2.demand_avg_miss_latency::6     5944582.969432                       # average overall miss latency
system.l2.demand_avg_miss_latency::7     4630304.421769                       # average overall miss latency
system.l2.demand_avg_miss_latency::8     6023493.362832                       # average overall miss latency
system.l2.demand_avg_miss_latency::9     5648587.136929                       # average overall miss latency
system.l2.demand_avg_miss_latency::10       340327375                       # average overall miss latency
system.l2.demand_avg_miss_latency::11    113442458.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::12    30938852.272727                       # average overall miss latency
system.l2.demand_avg_miss_latency::13    42540921.875000                       # average overall miss latency
system.l2.demand_avg_miss_latency::14    75628305.555556                       # average overall miss latency
system.l2.demand_avg_miss_latency::15    515062.239879                       # average overall miss latency
system.l2.demand_avg_miss_latency::16             inf                       # average overall miss latency
system.l2.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   40003.784259                       # average overall mshr miss latency
system.l2.demand_hits::0                         2682                       # number of demand (read+write) hits
system.l2.demand_hits::1                        14794                       # number of demand (read+write) hits
system.l2.demand_hits::2                         3085                       # number of demand (read+write) hits
system.l2.demand_hits::3                         1726                       # number of demand (read+write) hits
system.l2.demand_hits::4                         4105                       # number of demand (read+write) hits
system.l2.demand_hits::5                         7785                       # number of demand (read+write) hits
system.l2.demand_hits::6                         1712                       # number of demand (read+write) hits
system.l2.demand_hits::7                         1218                       # number of demand (read+write) hits
system.l2.demand_hits::8                         1430                       # number of demand (read+write) hits
system.l2.demand_hits::9                         1504                       # number of demand (read+write) hits
system.l2.demand_hits::10                           5                       # number of demand (read+write) hits
system.l2.demand_hits::11                          94                       # number of demand (read+write) hits
system.l2.demand_hits::12                         160                       # number of demand (read+write) hits
system.l2.demand_hits::13                          49                       # number of demand (read+write) hits
system.l2.demand_hits::14                          79                       # number of demand (read+write) hits
system.l2.demand_hits::15                        3390                       # number of demand (read+write) hits
system.l2.demand_hits::16                           0                       # number of demand (read+write) hits
system.l2.demand_hits::total                    43818                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1361309500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::0                0.335316                       # miss rate for demand accesses
system.l2.demand_miss_rate::1                0.364355                       # miss rate for demand accesses
system.l2.demand_miss_rate::2                0.260369                       # miss rate for demand accesses
system.l2.demand_miss_rate::3                0.152259                       # miss rate for demand accesses
system.l2.demand_miss_rate::4                0.284968                       # miss rate for demand accesses
system.l2.demand_miss_rate::5                0.551555                       # miss rate for demand accesses
system.l2.demand_miss_rate::6                0.117980                       # miss rate for demand accesses
system.l2.demand_miss_rate::7                0.194444                       # miss rate for demand accesses
system.l2.demand_miss_rate::8                0.136473                       # miss rate for demand accesses
system.l2.demand_miss_rate::9                0.138109                       # miss rate for demand accesses
system.l2.demand_miss_rate::10               0.444444                       # miss rate for demand accesses
system.l2.demand_miss_rate::11               0.113208                       # miss rate for demand accesses
system.l2.demand_miss_rate::12               0.215686                       # miss rate for demand accesses
system.l2.demand_miss_rate::13               0.395062                       # miss rate for demand accesses
system.l2.demand_miss_rate::14               0.185567                       # miss rate for demand accesses
system.l2.demand_miss_rate::15               0.438091                       # miss rate for demand accesses
system.l2.demand_miss_rate::16               no_value                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            no_value                       # miss rate for demand accesses
system.l2.demand_misses::0                       1353                       # number of demand (read+write) misses
system.l2.demand_misses::1                       8480                       # number of demand (read+write) misses
system.l2.demand_misses::2                       1086                       # number of demand (read+write) misses
system.l2.demand_misses::3                        310                       # number of demand (read+write) misses
system.l2.demand_misses::4                       1636                       # number of demand (read+write) misses
system.l2.demand_misses::5                       9575                       # number of demand (read+write) misses
system.l2.demand_misses::6                        229                       # number of demand (read+write) misses
system.l2.demand_misses::7                        294                       # number of demand (read+write) misses
system.l2.demand_misses::8                        226                       # number of demand (read+write) misses
system.l2.demand_misses::9                        241                       # number of demand (read+write) misses
system.l2.demand_misses::10                         4                       # number of demand (read+write) misses
system.l2.demand_misses::11                        12                       # number of demand (read+write) misses
system.l2.demand_misses::12                        44                       # number of demand (read+write) misses
system.l2.demand_misses::13                        32                       # number of demand (read+write) misses
system.l2.demand_misses::14                        18                       # number of demand (read+write) misses
system.l2.demand_misses::15                      2643                       # number of demand (read+write) misses
system.l2.demand_misses::16                         0                       # number of demand (read+write) misses
system.l2.demand_misses::total                  26183                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                         22                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         1046539000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::0           6.483519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::1           1.124044                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::2           6.272117                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::3          12.849214                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::4           4.556872                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::5           1.506970                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::6          13.478104                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::7          17.302249                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::8          15.797705                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::9          14.991977                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::10       2906.777778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::11        246.801887                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::12        128.240196                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::13        322.975309                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::14        269.701031                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::15          4.336317                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::16               inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total            inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    26161                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.014490                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.025493                       # Average percentage of cache occupancy
system.l2.occ_%::2                           0.026851                       # Average percentage of cache occupancy
system.l2.occ_%::3                           0.016999                       # Average percentage of cache occupancy
system.l2.occ_%::4                           0.005431                       # Average percentage of cache occupancy
system.l2.occ_%::5                           0.022963                       # Average percentage of cache occupancy
system.l2.occ_%::6                           0.005087                       # Average percentage of cache occupancy
system.l2.occ_%::7                           0.012306                       # Average percentage of cache occupancy
system.l2.occ_%::8                           0.002516                       # Average percentage of cache occupancy
system.l2.occ_%::9                           0.001114                       # Average percentage of cache occupancy
system.l2.occ_%::10                          0.014107                       # Average percentage of cache occupancy
system.l2.occ_%::11                          0.001724                       # Average percentage of cache occupancy
system.l2.occ_%::12                          0.013807                       # Average percentage of cache occupancy
system.l2.occ_%::13                          0.002097                       # Average percentage of cache occupancy
system.l2.occ_%::14                          0.003196                       # Average percentage of cache occupancy
system.l2.occ_%::15                          0.046170                       # Average percentage of cache occupancy
system.l2.occ_%::16                          0.339703                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                    474.801022                       # Average occupied blocks per context
system.l2.occ_blocks::1                    835.355652                       # Average occupied blocks per context
system.l2.occ_blocks::2                    879.855180                       # Average occupied blocks per context
system.l2.occ_blocks::3                    557.039517                       # Average occupied blocks per context
system.l2.occ_blocks::4                    177.954037                       # Average occupied blocks per context
system.l2.occ_blocks::5                    752.450786                       # Average occupied blocks per context
system.l2.occ_blocks::6                    166.688013                       # Average occupied blocks per context
system.l2.occ_blocks::7                    403.229360                       # Average occupied blocks per context
system.l2.occ_blocks::8                     82.442532                       # Average occupied blocks per context
system.l2.occ_blocks::9                     36.495502                       # Average occupied blocks per context
system.l2.occ_blocks::10                   462.265683                       # Average occupied blocks per context
system.l2.occ_blocks::11                    56.482130                       # Average occupied blocks per context
system.l2.occ_blocks::12                   452.428065                       # Average occupied blocks per context
system.l2.occ_blocks::13                    68.726995                       # Average occupied blocks per context
system.l2.occ_blocks::14                   104.723055                       # Average occupied blocks per context
system.l2.occ_blocks::15                  1512.912229                       # Average occupied blocks per context
system.l2.occ_blocks::16                 11131.374363                       # Average occupied blocks per context
system.l2.overall_accesses::0                    4035                       # number of overall (read+write) accesses
system.l2.overall_accesses::1                   23274                       # number of overall (read+write) accesses
system.l2.overall_accesses::2                    4171                       # number of overall (read+write) accesses
system.l2.overall_accesses::3                    2036                       # number of overall (read+write) accesses
system.l2.overall_accesses::4                    5741                       # number of overall (read+write) accesses
system.l2.overall_accesses::5                   17360                       # number of overall (read+write) accesses
system.l2.overall_accesses::6                    1941                       # number of overall (read+write) accesses
system.l2.overall_accesses::7                    1512                       # number of overall (read+write) accesses
system.l2.overall_accesses::8                    1656                       # number of overall (read+write) accesses
system.l2.overall_accesses::9                    1745                       # number of overall (read+write) accesses
system.l2.overall_accesses::10                      9                       # number of overall (read+write) accesses
system.l2.overall_accesses::11                    106                       # number of overall (read+write) accesses
system.l2.overall_accesses::12                    204                       # number of overall (read+write) accesses
system.l2.overall_accesses::13                     81                       # number of overall (read+write) accesses
system.l2.overall_accesses::14                     97                       # number of overall (read+write) accesses
system.l2.overall_accesses::15                   6033                       # number of overall (read+write) accesses
system.l2.overall_accesses::16                      0                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               70001                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::0    1006141.537324                       # average overall miss latency
system.l2.overall_avg_miss_latency::1    160531.780660                       # average overall miss latency
system.l2.overall_avg_miss_latency::2    1253507.826888                       # average overall miss latency
system.l2.overall_avg_miss_latency::3    4391320.967742                       # average overall miss latency
system.l2.overall_avg_miss_latency::4    832096.271394                       # average overall miss latency
system.l2.overall_avg_miss_latency::5    142173.315927                       # average overall miss latency
system.l2.overall_avg_miss_latency::6    5944582.969432                       # average overall miss latency
system.l2.overall_avg_miss_latency::7    4630304.421769                       # average overall miss latency
system.l2.overall_avg_miss_latency::8    6023493.362832                       # average overall miss latency
system.l2.overall_avg_miss_latency::9    5648587.136929                       # average overall miss latency
system.l2.overall_avg_miss_latency::10      340327375                       # average overall miss latency
system.l2.overall_avg_miss_latency::11   113442458.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::12   30938852.272727                       # average overall miss latency
system.l2.overall_avg_miss_latency::13   42540921.875000                       # average overall miss latency
system.l2.overall_avg_miss_latency::14   75628305.555556                       # average overall miss latency
system.l2.overall_avg_miss_latency::15   515062.239879                       # average overall miss latency
system.l2.overall_avg_miss_latency::16            inf                       # average overall miss latency
system.l2.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  40003.784259                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.l2.overall_hits::0                        2682                       # number of overall hits
system.l2.overall_hits::1                       14794                       # number of overall hits
system.l2.overall_hits::2                        3085                       # number of overall hits
system.l2.overall_hits::3                        1726                       # number of overall hits
system.l2.overall_hits::4                        4105                       # number of overall hits
system.l2.overall_hits::5                        7785                       # number of overall hits
system.l2.overall_hits::6                        1712                       # number of overall hits
system.l2.overall_hits::7                        1218                       # number of overall hits
system.l2.overall_hits::8                        1430                       # number of overall hits
system.l2.overall_hits::9                        1504                       # number of overall hits
system.l2.overall_hits::10                          5                       # number of overall hits
system.l2.overall_hits::11                         94                       # number of overall hits
system.l2.overall_hits::12                        160                       # number of overall hits
system.l2.overall_hits::13                         49                       # number of overall hits
system.l2.overall_hits::14                         79                       # number of overall hits
system.l2.overall_hits::15                       3390                       # number of overall hits
system.l2.overall_hits::16                          0                       # number of overall hits
system.l2.overall_hits::total                   43818                       # number of overall hits
system.l2.overall_miss_latency             1361309500                       # number of overall miss cycles
system.l2.overall_miss_rate::0               0.335316                       # miss rate for overall accesses
system.l2.overall_miss_rate::1               0.364355                       # miss rate for overall accesses
system.l2.overall_miss_rate::2               0.260369                       # miss rate for overall accesses
system.l2.overall_miss_rate::3               0.152259                       # miss rate for overall accesses
system.l2.overall_miss_rate::4               0.284968                       # miss rate for overall accesses
system.l2.overall_miss_rate::5               0.551555                       # miss rate for overall accesses
system.l2.overall_miss_rate::6               0.117980                       # miss rate for overall accesses
system.l2.overall_miss_rate::7               0.194444                       # miss rate for overall accesses
system.l2.overall_miss_rate::8               0.136473                       # miss rate for overall accesses
system.l2.overall_miss_rate::9               0.138109                       # miss rate for overall accesses
system.l2.overall_miss_rate::10              0.444444                       # miss rate for overall accesses
system.l2.overall_miss_rate::11              0.113208                       # miss rate for overall accesses
system.l2.overall_miss_rate::12              0.215686                       # miss rate for overall accesses
system.l2.overall_miss_rate::13              0.395062                       # miss rate for overall accesses
system.l2.overall_miss_rate::14              0.185567                       # miss rate for overall accesses
system.l2.overall_miss_rate::15              0.438091                       # miss rate for overall accesses
system.l2.overall_miss_rate::16              no_value                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           no_value                       # miss rate for overall accesses
system.l2.overall_misses::0                      1353                       # number of overall misses
system.l2.overall_misses::1                      8480                       # number of overall misses
system.l2.overall_misses::2                      1086                       # number of overall misses
system.l2.overall_misses::3                       310                       # number of overall misses
system.l2.overall_misses::4                      1636                       # number of overall misses
system.l2.overall_misses::5                      9575                       # number of overall misses
system.l2.overall_misses::6                       229                       # number of overall misses
system.l2.overall_misses::7                       294                       # number of overall misses
system.l2.overall_misses::8                       226                       # number of overall misses
system.l2.overall_misses::9                       241                       # number of overall misses
system.l2.overall_misses::10                        4                       # number of overall misses
system.l2.overall_misses::11                       12                       # number of overall misses
system.l2.overall_misses::12                       44                       # number of overall misses
system.l2.overall_misses::13                       32                       # number of overall misses
system.l2.overall_misses::14                       18                       # number of overall misses
system.l2.overall_misses::15                     2643                       # number of overall misses
system.l2.overall_misses::16                        0                       # number of overall misses
system.l2.overall_misses::total                 26183                       # number of overall misses
system.l2.overall_mshr_hits                        22                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        1046539000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::0          6.483519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::1          1.124044                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::2          6.272117                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::3         12.849214                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::4          4.556872                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::5          1.506970                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::6         13.478104                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::7         17.302249                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::8         15.797705                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::9         14.991977                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::10      2906.777778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::11       246.801887                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::12       128.240196                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::13       322.975309                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::14       269.701031                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::15         4.336317                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::16              inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total           inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   26161                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency    118093000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.replacements                          17048                       # number of replacements
system.l2.sampled_refs                          17048                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      18155.224121                       # Cycle average of tags in use
system.l2.total_refs                            62849                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            10165                       # number of writebacks
system.tsunami.ethernet.coalescedRxDesc      no_value                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle      no_value                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk        no_value                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn       no_value                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi         no_value                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal       no_value                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc      no_value                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle      no_value                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk        no_value                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
host_inst_rate                                5327057                       # Simulator instruction rate (inst/s)
host_mem_usage                                 389708                       # Number of bytes of host memory used
host_seconds                                    59.16                       # Real time elapsed on the host
host_tick_rate                              163452272                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   315125669                       # Number of instructions simulated
sim_seconds                                  0.009669                       # Number of seconds simulated
sim_ticks                                  9669170000                       # Number of ticks simulated
system.cpu00.dcache.LoadLockedReq_accesses::0         6394                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         6394                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::0  5734.110926                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency  2734.110926                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_hits::0         2193                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total         2193                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_miss_latency     24089000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_rate::0     0.657022                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_misses::0         4201                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total         4201                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency     11486000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::0     0.657022                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_misses         4201                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.ReadReq_accesses::0       1304892                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total      1304892                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_avg_miss_latency::0  8647.395172                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency  5647.395172                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu00.dcache.ReadReq_hits::0           1298596                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total       1298596                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_miss_latency     54444000                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_rate::0     0.004825                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_misses::0            6296                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total         6296                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_mshr_miss_latency     35556000                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::0     0.004825                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_misses          6296                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_uncacheable_latency     24935500                       # number of ReadReq MSHR uncacheable cycles
system.cpu00.dcache.StoreCondReq_accesses::0         6309                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         6309                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_avg_miss_latency::0  5680.876119                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency  2701.016308                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_hits::0         2063                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         2063                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_miss_latency     24121000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_rate::0     0.673007                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_misses::0         4246                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total         4246                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_mshr_miss_latency     11428000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::0     0.670629                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_misses         4231                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.WriteReq_accesses::0       125792                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       125792                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_avg_miss_latency::0  8736.806342                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency  5736.806342                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu00.dcache.WriteReq_hits::0           116962                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total       116962                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_miss_latency     77146000                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_rate::0     0.070195                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_misses::0           8830                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total         8830                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_mshr_miss_latency     50656000                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_rate::0     0.070195                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_misses         8830                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_uncacheable_latency     14756000                       # number of WriteReq MSHR uncacheable cycles
system.cpu00.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_refs               488.629684                       # Average number of references to valid blocks.
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.demand_accesses::0        1430684                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total      1430684                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_avg_miss_latency::0  8699.590110                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency  5699.590110                       # average overall mshr miss latency
system.cpu00.dcache.demand_hits::0            1415558                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total        1415558                       # number of demand (read+write) hits
system.cpu00.dcache.demand_miss_latency     131590000                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_rate::0      0.010573                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_misses::0            15126                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        15126                       # number of demand (read+write) misses
system.cpu00.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_miss_latency     86212000                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_rate::0     0.010573                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_misses          15126                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.dcache.occ_%::0                 0.733617                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_%::1                -0.004883                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_blocks::0          751.224155                       # Average occupied blocks per context
system.cpu00.dcache.occ_blocks::1                  -5                       # Average occupied blocks per context
system.cpu00.dcache.overall_accesses::0       1430684                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total      1430684                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_avg_miss_latency::0  8699.590110                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency  5699.590110                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu00.dcache.overall_hits::0           1415558                       # number of overall hits
system.cpu00.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu00.dcache.overall_hits::total       1415558                       # number of overall hits
system.cpu00.dcache.overall_miss_latency    131590000                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_rate::0     0.010573                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_misses::0           15126                       # number of overall misses
system.cpu00.dcache.overall_misses::1               0                       # number of overall misses
system.cpu00.dcache.overall_misses::total        15126                       # number of overall misses
system.cpu00.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_miss_latency     86212000                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_rate::0     0.010573                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_misses         15126                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_uncacheable_latency     39691500                       # number of overall MSHR uncacheable cycles
system.cpu00.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.dcache.replacements                  692                       # number of replacements
system.cpu00.dcache.sampled_refs                 1361                       # Sample count of references to valid blocks.
system.cpu00.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.dcache.tagsinuse              746.224155                       # Cycle average of tags in use
system.cpu00.dcache.total_refs                 665025                       # Total number of references to valid blocks.
system.cpu00.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.writebacks                    342                       # number of writebacks
system.cpu00.dtb.data_accesses                1418355                       # DTB accesses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_hits                    1443665                       # DTB hits
system.cpu00.dtb.data_misses                       21                       # DTB misses
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.read_accesses                1295478                       # DTB read accesses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_hits                    1311449                       # DTB read hits
system.cpu00.dtb.read_misses                       19                       # DTB read misses
system.cpu00.dtb.write_accesses                122877                       # DTB write accesses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_hits                    132216                       # DTB write hits
system.cpu00.dtb.write_misses                       2                       # DTB write misses
system.cpu00.icache.ReadReq_accesses::0       4082588                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total      4082588                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_avg_miss_latency::0 18747.412008                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency 15747.412008                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_hits::0           4081622                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total       4081622                       # number of ReadReq hits
system.cpu00.icache.ReadReq_miss_latency     18110000                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_rate::0     0.000237                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_misses::0             966                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          966                       # number of ReadReq misses
system.cpu00.icache.ReadReq_mshr_miss_latency     15212000                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::0     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_misses           966                       # number of ReadReq MSHR misses
system.cpu00.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_refs              2845.088633                       # Average number of references to valid blocks.
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.demand_accesses::0        4082588                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total      4082588                       # number of demand (read+write) accesses
system.cpu00.icache.demand_avg_miss_latency::0 18747.412008                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency 15747.412008                       # average overall mshr miss latency
system.cpu00.icache.demand_hits::0            4081622                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total        4081622                       # number of demand (read+write) hits
system.cpu00.icache.demand_miss_latency      18110000                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_rate::0      0.000237                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_misses::0              966                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          966                       # number of demand (read+write) misses
system.cpu00.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_miss_latency     15212000                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_rate::0     0.000237                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_misses            966                       # number of demand (read+write) MSHR misses
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu00.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu00.icache.overall_accesses::0       4082588                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total      4082588                       # number of overall (read+write) accesses
system.cpu00.icache.overall_avg_miss_latency::0 18747.412008                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency 15747.412008                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu00.icache.overall_hits::0           4081622                       # number of overall hits
system.cpu00.icache.overall_hits::1                 0                       # number of overall hits
system.cpu00.icache.overall_hits::total       4081622                       # number of overall hits
system.cpu00.icache.overall_miss_latency     18110000                       # number of overall miss cycles
system.cpu00.icache.overall_miss_rate::0     0.000237                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_misses::0             966                       # number of overall misses
system.cpu00.icache.overall_misses::1               0                       # number of overall misses
system.cpu00.icache.overall_misses::total          966                       # number of overall misses
system.cpu00.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_miss_latency     15212000                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_rate::0     0.000237                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_misses           966                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu00.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.icache.replacements                  966                       # number of replacements
system.cpu00.icache.sampled_refs                 1478                       # Sample count of references to valid blocks.
system.cpu00.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu00.icache.total_refs                4205041                       # Total number of references to valid blocks.
system.cpu00.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.writebacks                      0                       # number of writebacks
system.cpu00.idle_fraction                   0.406372                       # Percentage of idle cycles
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.fetch_accesses               4010672                       # ITB accesses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_hits                   4010659                       # ITB hits
system.cpu00.itb.fetch_misses                      13                       # ITB misses
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.kern.callpal::swpctx                   2      0.42%      0.42% # number of callpals executed
system.cpu00.kern.callpal::swpipl                 396     82.85%     83.26% # number of callpals executed
system.cpu00.kern.callpal::rdps                    24      5.02%     88.28% # number of callpals executed
system.cpu00.kern.callpal::rti                     41      8.58%     96.86% # number of callpals executed
system.cpu00.kern.callpal::callsys                  1      0.21%     97.07% # number of callpals executed
system.cpu00.kern.callpal::rdunique                14      2.93%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                  478                       # number of callpals executed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.hwrei                      551                       # number of hwrei instructions executed
system.cpu00.kern.inst.quiesce                     19                       # number of quiesce instructions executed
system.cpu00.kern.ipl_count::0                    161     33.82%     33.82% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                     4      0.84%     34.66% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                    10      2.10%     36.76% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                    25      5.25%     42.02% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   276     57.98%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                476                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     161     46.00%     46.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                      4      1.14%     47.14% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                     10      2.86%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                     25      7.14%     57.14% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    150     42.86%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                 350                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0             9629936000     98.60%     98.60% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               2183000      0.02%     98.62% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22               3951500      0.04%     98.67% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30              15954500      0.16%     98.83% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31             114403000      1.17%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total         9766428000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.543478                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.mode_good::kernel                22                      
system.cpu00.kern.mode_good::user                  22                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch::kernel              43                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                22                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch_good::kernel     0.511628                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel      10539621000     65.49%     65.49% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user         5552767000     34.51%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu00.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu00.kern.syscall::total                    1                       # number of syscalls executed
system.cpu00.not_idle_fraction               0.593628                       # Percentage of non-idle cycles
system.cpu00.numCycles                       19532856                       # number of cpu cycles simulated
system.cpu00.num_insts                        4082567                       # Number of instructions executed
system.cpu00.num_refs                         1443818                       # Number of memory references
system.cpu01.dcache.LoadLockedReq_accesses::0         6266                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total         6266                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::0  5710.103192                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency  2710.103192                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_hits::0         2099                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total         2099                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_miss_latency     23794000                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_rate::0     0.665018                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_misses::0         4167                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total         4167                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency     11293000                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::0     0.665018                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_misses         4167                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.ReadReq_accesses::0       1293559                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total      1293559                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_avg_miss_latency::0  8759.270998                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency  5759.270998                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_hits::0           1287249                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total       1287249                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_miss_latency     55271000                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_rate::0     0.004878                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_misses::0            6310                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         6310                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_mshr_miss_latency     36341000                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::0     0.004878                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_misses          6310                       # number of ReadReq MSHR misses
system.cpu01.dcache.StoreCondReq_accesses::0         6250                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total         6250                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_avg_miss_latency::0  5455.170778                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency  2470.742150                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_hits::0         2034                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total         2034                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_miss_latency     22999000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_rate::0     0.674560                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_misses::0         4216                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total         4216                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_mshr_miss_latency     10387000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::0     0.672640                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_misses         4204                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.WriteReq_accesses::0       122241                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total       122241                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_avg_miss_latency::0  8569.020501                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency  5569.020501                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu01.dcache.WriteReq_hits::0           113461                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total       113461                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_miss_latency     75236000                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_rate::0     0.071825                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_misses::0           8780                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total         8780                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_mshr_miss_latency     48896000                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_rate::0     0.071825                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_misses         8780                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_uncacheable_latency      4980500                       # number of WriteReq MSHR uncacheable cycles
system.cpu01.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_refs               758.018336                       # Average number of references to valid blocks.
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.demand_accesses::0        1415800                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total      1415800                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_avg_miss_latency::0  8648.575215                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency  5648.575215                       # average overall mshr miss latency
system.cpu01.dcache.demand_hits::0            1400710                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total        1400710                       # number of demand (read+write) hits
system.cpu01.dcache.demand_miss_latency     130507000                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_rate::0      0.010658                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_misses::0            15090                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total        15090                       # number of demand (read+write) misses
system.cpu01.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_miss_latency     85237000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_rate::0     0.010658                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_misses          15090                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dcache.occ_%::0                 0.750632                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_blocks::0          768.646709                       # Average occupied blocks per context
system.cpu01.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu01.dcache.overall_accesses::0       1415800                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total      1415800                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_avg_miss_latency::0  8648.575215                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency  5648.575215                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu01.dcache.overall_hits::0           1400710                       # number of overall hits
system.cpu01.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu01.dcache.overall_hits::total       1400710                       # number of overall hits
system.cpu01.dcache.overall_miss_latency    130507000                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_rate::0     0.010658                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_misses::0           15090                       # number of overall misses
system.cpu01.dcache.overall_misses::1               0                       # number of overall misses
system.cpu01.dcache.overall_misses::total        15090                       # number of overall misses
system.cpu01.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_miss_latency     85237000                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_rate::0     0.010658                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_misses         15090                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_uncacheable_latency      4980500                       # number of overall MSHR uncacheable cycles
system.cpu01.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.dcache.replacements                  763                       # number of replacements
system.cpu01.dcache.sampled_refs                 1418                       # Sample count of references to valid blocks.
system.cpu01.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.dcache.tagsinuse              767.646709                       # Cycle average of tags in use
system.cpu01.dcache.total_refs                1074870                       # Total number of references to valid blocks.
system.cpu01.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.writebacks                    346                       # number of writebacks
system.cpu01.dtb.data_accesses                1414166                       # DTB accesses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_hits                    1428317                       # DTB hits
system.cpu01.dtb.data_misses                       21                       # DTB misses
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.read_accesses                1291226                       # DTB read accesses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_hits                    1299795                       # DTB read hits
system.cpu01.dtb.read_misses                       19                       # DTB read misses
system.cpu01.dtb.write_accesses                122940                       # DTB write accesses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_hits                    128522                       # DTB write hits
system.cpu01.dtb.write_misses                       2                       # DTB write misses
system.cpu01.icache.ReadReq_accesses::0       4030726                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total      4030726                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_avg_miss_latency::0 16720.915033                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency 13720.915033                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_hits::0           4029961                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total       4029961                       # number of ReadReq hits
system.cpu01.icache.ReadReq_miss_latency     12791500                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_rate::0     0.000190                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_misses::0             765                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total          765                       # number of ReadReq misses
system.cpu01.icache.ReadReq_mshr_miss_latency     10496500                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::0     0.000190                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_misses           765                       # number of ReadReq MSHR misses
system.cpu01.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_refs              3187.521535                       # Average number of references to valid blocks.
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.demand_accesses::0        4030726                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total      4030726                       # number of demand (read+write) accesses
system.cpu01.icache.demand_avg_miss_latency::0 16720.915033                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency 13720.915033                       # average overall mshr miss latency
system.cpu01.icache.demand_hits::0            4029961                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total        4029961                       # number of demand (read+write) hits
system.cpu01.icache.demand_miss_latency      12791500                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_rate::0      0.000190                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_misses::0              765                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total          765                       # number of demand (read+write) misses
system.cpu01.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_miss_latency     10496500                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_rate::0     0.000190                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_misses            765                       # number of demand (read+write) MSHR misses
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu01.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu01.icache.overall_accesses::0       4030726                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total      4030726                       # number of overall (read+write) accesses
system.cpu01.icache.overall_avg_miss_latency::0 16720.915033                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency 13720.915033                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu01.icache.overall_hits::0           4029961                       # number of overall hits
system.cpu01.icache.overall_hits::1                 0                       # number of overall hits
system.cpu01.icache.overall_hits::total       4029961                       # number of overall hits
system.cpu01.icache.overall_miss_latency     12791500                       # number of overall miss cycles
system.cpu01.icache.overall_miss_rate::0     0.000190                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_misses::0             765                       # number of overall misses
system.cpu01.icache.overall_misses::1               0                       # number of overall misses
system.cpu01.icache.overall_misses::total          765                       # number of overall misses
system.cpu01.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_miss_latency     10496500                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_rate::0     0.000190                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_misses           765                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu01.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.icache.replacements                  765                       # number of replacements
system.cpu01.icache.sampled_refs                 1277                       # Sample count of references to valid blocks.
system.cpu01.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu01.icache.total_refs                4070465                       # Total number of references to valid blocks.
system.cpu01.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.writebacks                      0                       # number of writebacks
system.cpu01.idle_fraction                   0.417741                       # Percentage of idle cycles
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.fetch_accesses               3995911                       # ITB accesses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_hits                   3995898                       # ITB hits
system.cpu01.itb.fetch_misses                      13                       # ITB misses
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.kern.callpal::swpctx                   2      0.70%      0.70% # number of callpals executed
system.cpu01.kern.callpal::swpipl                 213     74.22%     74.91% # number of callpals executed
system.cpu01.kern.callpal::rdps                    20      6.97%     81.88% # number of callpals executed
system.cpu01.kern.callpal::rti                     37     12.89%     94.77% # number of callpals executed
system.cpu01.kern.callpal::callsys                  1      0.35%     95.12% # number of callpals executed
system.cpu01.kern.callpal::rdunique                14      4.88%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                  287                       # number of callpals executed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.hwrei                      356                       # number of hwrei instructions executed
system.cpu01.kern.inst.quiesce                     16                       # number of quiesce instructions executed
system.cpu01.kern.ipl_count::0                     85     29.82%     29.82% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                    10      3.51%     33.33% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                    25      8.77%     42.11% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                   165     57.89%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                285                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                      85     44.04%     44.04% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                     10      5.18%     49.22% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                     25     12.95%     62.18% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                     73     37.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                 193                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0             9704095500     99.37%     99.37% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22               3968500      0.04%     99.41% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30              16052000      0.16%     99.57% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31              41920000      0.43%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total         9766036000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.442424                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.mode_good::kernel                22                      
system.cpu01.kern.mode_good::user                  21                      
system.cpu01.kern.mode_good::idle                   1                      
system.cpu01.kern.mode_switch::kernel              22                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                21                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                17                       # number of protection mode switches
system.cpu01.kern.mode_switch_good::kernel            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.058824                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     2.058824                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel         68193000      0.80%      0.80% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user         5535833000     64.68%     65.47% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle         2955201000     34.53%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu01.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu01.kern.syscall::total                    1                       # number of syscalls executed
system.cpu01.not_idle_fraction               0.582259                       # Percentage of non-idle cycles
system.cpu01.numCycles                       19532072                       # number of cpu cycles simulated
system.cpu01.num_insts                        4030705                       # Number of instructions executed
system.cpu01.num_refs                         1428464                       # Number of memory references
system.cpu02.dcache.LoadLockedReq_accesses::0         6349                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total         6349                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::0  5633.772455                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency  2633.772455                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_hits::0         2174                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total         2174                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_miss_latency     23521000                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_rate::0     0.657584                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_misses::0         4175                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total         4175                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency     10996000                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::0     0.657584                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_misses         4175                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.ReadReq_accesses::0       1287775                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total      1287775                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_avg_miss_latency::0  8530.812550                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency  5530.812550                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_hits::0           1281560                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total       1281560                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_miss_latency     53019000                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_rate::0     0.004826                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_misses::0            6215                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         6215                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_mshr_miss_latency     34374000                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::0     0.004826                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_misses          6215                       # number of ReadReq MSHR misses
system.cpu02.dcache.StoreCondReq_accesses::0         6333                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total         6333                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_avg_miss_latency::0  5391.407548                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency  2409.383186                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_hits::0         2120                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total         2120                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_miss_latency     22714000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_rate::0     0.665246                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_misses::0         4213                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total         4213                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_mshr_miss_latency     10117000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::0     0.663035                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_misses         4199                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.WriteReq_accesses::0       122211                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       122211                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_avg_miss_latency::0  8274.610806                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency  5274.610806                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu02.dcache.WriteReq_hits::0           113475                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total       113475                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_miss_latency     72287000                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_rate::0     0.071483                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_misses::0           8736                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total         8736                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_mshr_miss_latency     46079000                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_rate::0     0.071483                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_misses         8736                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_uncacheable_latency      5058000                       # number of WriteReq MSHR uncacheable cycles
system.cpu02.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_refs               535.595766                       # Average number of references to valid blocks.
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.demand_accesses::0        1409986                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      1409986                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_avg_miss_latency::0  8381.111631                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency  5381.111631                       # average overall mshr miss latency
system.cpu02.dcache.demand_hits::0            1395035                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        1395035                       # number of demand (read+write) hits
system.cpu02.dcache.demand_miss_latency     125306000                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_rate::0      0.010604                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_misses::0            14951                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total        14951                       # number of demand (read+write) misses
system.cpu02.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_miss_latency     80453000                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_rate::0     0.010604                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_misses          14951                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dcache.occ_%::0                 0.552074                       # Average percentage of cache occupancy
system.cpu02.dcache.occ_blocks::0          565.323834                       # Average occupied blocks per context
system.cpu02.dcache.overall_accesses::0       1409986                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      1409986                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_avg_miss_latency::0  8381.111631                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency  5381.111631                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu02.dcache.overall_hits::0           1395035                       # number of overall hits
system.cpu02.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu02.dcache.overall_hits::total       1395035                       # number of overall hits
system.cpu02.dcache.overall_miss_latency    125306000                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_rate::0     0.010604                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_misses::0           14951                       # number of overall misses
system.cpu02.dcache.overall_misses::1               0                       # number of overall misses
system.cpu02.dcache.overall_misses::total        14951                       # number of overall misses
system.cpu02.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_miss_latency     80453000                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_rate::0     0.010604                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_misses         14951                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_uncacheable_latency      5058000                       # number of overall MSHR uncacheable cycles
system.cpu02.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.dcache.replacements                  421                       # number of replacements
system.cpu02.dcache.sampled_refs                  992                       # Sample count of references to valid blocks.
system.cpu02.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.dcache.tagsinuse              565.323834                       # Cycle average of tags in use
system.cpu02.dcache.total_refs                 531311                       # Total number of references to valid blocks.
system.cpu02.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.writebacks                    143                       # number of writebacks
system.cpu02.dtb.data_accesses                1408755                       # DTB accesses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_hits                    1422669                       # DTB hits
system.cpu02.dtb.data_misses                       21                       # DTB misses
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.read_accesses                1285736                       # DTB read accesses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_hits                    1294094                       # DTB read hits
system.cpu02.dtb.read_misses                       19                       # DTB read misses
system.cpu02.dtb.write_accesses                123019                       # DTB write accesses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_hits                    128575                       # DTB write hits
system.cpu02.dtb.write_misses                       2                       # DTB write misses
system.cpu02.icache.ReadReq_accesses::0       4013989                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total      4013989                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_avg_miss_latency::0 16832.390382                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency 13832.390382                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_hits::0           4013282                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total       4013282                       # number of ReadReq hits
system.cpu02.icache.ReadReq_miss_latency     11900500                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_rate::0     0.000176                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_misses::0             707                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total          707                       # number of ReadReq misses
system.cpu02.icache.ReadReq_mshr_miss_latency      9779500                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::0     0.000176                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_misses           707                       # number of ReadReq MSHR misses
system.cpu02.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_refs              3484.232978                       # Average number of references to valid blocks.
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.demand_accesses::0        4013989                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total      4013989                       # number of demand (read+write) accesses
system.cpu02.icache.demand_avg_miss_latency::0 16832.390382                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency 13832.390382                       # average overall mshr miss latency
system.cpu02.icache.demand_hits::0            4013282                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total        4013282                       # number of demand (read+write) hits
system.cpu02.icache.demand_miss_latency      11900500                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_rate::0      0.000176                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_misses::0              707                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total          707                       # number of demand (read+write) misses
system.cpu02.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_miss_latency      9779500                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_rate::0     0.000176                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_misses            707                       # number of demand (read+write) MSHR misses
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu02.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu02.icache.overall_accesses::0       4013989                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total      4013989                       # number of overall (read+write) accesses
system.cpu02.icache.overall_avg_miss_latency::0 16832.390382                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency 13832.390382                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu02.icache.overall_hits::0           4013282                       # number of overall hits
system.cpu02.icache.overall_hits::1                 0                       # number of overall hits
system.cpu02.icache.overall_hits::total       4013282                       # number of overall hits
system.cpu02.icache.overall_miss_latency     11900500                       # number of overall miss cycles
system.cpu02.icache.overall_miss_rate::0     0.000176                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_misses::0             707                       # number of overall misses
system.cpu02.icache.overall_misses::1               0                       # number of overall misses
system.cpu02.icache.overall_misses::total          707                       # number of overall misses
system.cpu02.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_miss_latency      9779500                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_rate::0     0.000176                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_misses           707                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu02.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.icache.replacements                  707                       # number of replacements
system.cpu02.icache.sampled_refs                 1219                       # Sample count of references to valid blocks.
system.cpu02.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu02.icache.total_refs                4247280                       # Total number of references to valid blocks.
system.cpu02.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.writebacks                      0                       # number of writebacks
system.cpu02.idle_fraction                   0.420715                       # Percentage of idle cycles
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.fetch_accesses               3979427                       # ITB accesses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_hits                   3979414                       # ITB hits
system.cpu02.itb.fetch_misses                      13                       # ITB misses
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.kern.callpal::swpctx                   2      0.72%      0.72% # number of callpals executed
system.cpu02.kern.callpal::swpipl                 202     73.19%     73.91% # number of callpals executed
system.cpu02.kern.callpal::rdps                    20      7.25%     81.16% # number of callpals executed
system.cpu02.kern.callpal::rti                     37     13.41%     94.57% # number of callpals executed
system.cpu02.kern.callpal::callsys                  1      0.36%     94.93% # number of callpals executed
system.cpu02.kern.callpal::rdunique                14      5.07%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                  276                       # number of callpals executed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.hwrei                      345                       # number of hwrei instructions executed
system.cpu02.kern.inst.quiesce                     17                       # number of quiesce instructions executed
system.cpu02.kern.ipl_count::0                     81     29.56%     29.56% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                    10      3.65%     33.21% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                    25      9.12%     42.34% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                   158     57.66%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total                274                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                      81     44.02%     44.02% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                     10      5.43%     49.46% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                     25     13.59%     63.04% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                     68     36.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                 184                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0             9708818000     99.40%     99.40% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22               4071500      0.04%     99.45% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30              15867500      0.16%     99.61% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31              38324000      0.39%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total         9767081000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.430380                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.mode_good::kernel                20                      
system.cpu02.kern.mode_good::user                  20                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch::kernel              39                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                20                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch_good::kernel     0.512821                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel       3837739000     41.04%     41.04% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user         5514131000     58.96%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu02.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                    1                       # number of syscalls executed
system.cpu02.not_idle_fraction               0.579285                       # Percentage of non-idle cycles
system.cpu02.numCycles                       19534162                       # number of cpu cycles simulated
system.cpu02.num_insts                        4013968                       # Number of instructions executed
system.cpu02.num_refs                         1422812                       # Number of memory references
system.cpu03.dcache.LoadLockedReq_accesses::0         6373                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total         6373                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::0  5532.470645                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency  2532.470645                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_hits::0         2200                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total         2200                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_miss_latency     23087000                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_rate::0     0.654794                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_misses::0         4173                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total         4173                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency     10568000                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::0     0.654794                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_misses         4173                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.ReadReq_accesses::0       1281024                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total      1281024                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_avg_miss_latency::0  8873.123487                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency  5873.123487                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_hits::0           1274829                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total       1274829                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_miss_latency     54969000                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_rate::0     0.004836                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_misses::0            6195                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         6195                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_mshr_miss_latency     36384000                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::0     0.004836                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_misses          6195                       # number of ReadReq MSHR misses
system.cpu03.dcache.StoreCondReq_accesses::0         6360                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total         6360                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_avg_miss_latency::0  5488.261797                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency  2501.307345                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_hits::0         2143                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total         2143                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_miss_latency     23144000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_rate::0     0.663050                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_misses::0         4217                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total         4217                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_mshr_miss_latency     10523000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::0     0.661478                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_misses         4207                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.WriteReq_accesses::0       122259                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total       122259                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_avg_miss_latency::0  8530.824660                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency  5530.824660                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu03.dcache.WriteReq_hits::0           113516                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total       113516                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_miss_latency     74585000                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_rate::0     0.071512                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_misses::0           8743                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total         8743                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_mshr_miss_latency     48356000                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_rate::0     0.071512                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_misses         8743                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_uncacheable_latency      4955000                       # number of WriteReq MSHR uncacheable cycles
system.cpu03.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_refs               906.617966                       # Average number of references to valid blocks.
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.demand_accesses::0        1403283                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      1403283                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_avg_miss_latency::0  8672.780827                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency  5672.780827                       # average overall mshr miss latency
system.cpu03.dcache.demand_hits::0            1388345                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        1388345                       # number of demand (read+write) hits
system.cpu03.dcache.demand_miss_latency     129554000                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_rate::0      0.010645                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_misses::0            14938                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total        14938                       # number of demand (read+write) misses
system.cpu03.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_miss_latency     84740000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_rate::0     0.010645                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_misses          14938                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dcache.occ_%::0                 0.559086                       # Average percentage of cache occupancy
system.cpu03.dcache.occ_blocks::0          572.503570                       # Average occupied blocks per context
system.cpu03.dcache.overall_accesses::0       1403283                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      1403283                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_avg_miss_latency::0  8672.780827                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency  5672.780827                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu03.dcache.overall_hits::0           1388345                       # number of overall hits
system.cpu03.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu03.dcache.overall_hits::total       1388345                       # number of overall hits
system.cpu03.dcache.overall_miss_latency    129554000                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_rate::0     0.010645                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_misses::0           14938                       # number of overall misses
system.cpu03.dcache.overall_misses::1               0                       # number of overall misses
system.cpu03.dcache.overall_misses::total        14938                       # number of overall misses
system.cpu03.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_miss_latency     84740000                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_rate::0     0.010645                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_misses         14938                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_uncacheable_latency      4955000                       # number of overall MSHR uncacheable cycles
system.cpu03.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.dcache.replacements                  458                       # number of replacements
system.cpu03.dcache.sampled_refs                 1013                       # Sample count of references to valid blocks.
system.cpu03.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.dcache.tagsinuse              572.503570                       # Cycle average of tags in use
system.cpu03.dcache.total_refs                 918404                       # Total number of references to valid blocks.
system.cpu03.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.writebacks                    168                       # number of writebacks
system.cpu03.dtb.data_accesses                1402444                       # DTB accesses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_hits                    1416017                       # DTB hits
system.cpu03.dtb.data_misses                       21                       # DTB misses
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.read_accesses                1279389                       # DTB read accesses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_hits                    1287366                       # DTB read hits
system.cpu03.dtb.read_misses                       19                       # DTB read misses
system.cpu03.dtb.write_accesses                123055                       # DTB write accesses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_hits                    128651                       # DTB write hits
system.cpu03.dtb.write_misses                       2                       # DTB write misses
system.cpu03.icache.ReadReq_accesses::0       3994043                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total      3994043                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_avg_miss_latency::0 16316.881259                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency 13316.165951                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_hits::0           3993344                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total       3993344                       # number of ReadReq hits
system.cpu03.icache.ReadReq_miss_latency     11405500                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_rate::0     0.000175                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_misses::0             699                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total          699                       # number of ReadReq misses
system.cpu03.icache.ReadReq_mshr_miss_latency      9308000                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::0     0.000175                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_misses           699                       # number of ReadReq MSHR misses
system.cpu03.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_refs              4572.459125                       # Average number of references to valid blocks.
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.demand_accesses::0        3994043                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total      3994043                       # number of demand (read+write) accesses
system.cpu03.icache.demand_avg_miss_latency::0 16316.881259                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency 13316.165951                       # average overall mshr miss latency
system.cpu03.icache.demand_hits::0            3993344                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total        3993344                       # number of demand (read+write) hits
system.cpu03.icache.demand_miss_latency      11405500                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_rate::0      0.000175                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_misses::0              699                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total          699                       # number of demand (read+write) misses
system.cpu03.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_miss_latency      9308000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_rate::0     0.000175                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_misses            699                       # number of demand (read+write) MSHR misses
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu03.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu03.icache.overall_accesses::0       3994043                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total      3994043                       # number of overall (read+write) accesses
system.cpu03.icache.overall_avg_miss_latency::0 16316.881259                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency 13316.165951                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu03.icache.overall_hits::0           3993344                       # number of overall hits
system.cpu03.icache.overall_hits::1                 0                       # number of overall hits
system.cpu03.icache.overall_hits::total       3993344                       # number of overall hits
system.cpu03.icache.overall_miss_latency     11405500                       # number of overall miss cycles
system.cpu03.icache.overall_miss_rate::0     0.000175                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_misses::0             699                       # number of overall misses
system.cpu03.icache.overall_misses::1               0                       # number of overall misses
system.cpu03.icache.overall_misses::total          699                       # number of overall misses
system.cpu03.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_miss_latency      9308000                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_rate::0     0.000175                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_misses           699                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu03.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.icache.replacements                  699                       # number of replacements
system.cpu03.icache.sampled_refs                 1211                       # Sample count of references to valid blocks.
system.cpu03.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu03.icache.total_refs                5537248                       # Total number of references to valid blocks.
system.cpu03.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.writebacks                      0                       # number of writebacks
system.cpu03.idle_fraction                   0.423087                       # Percentage of idle cycles
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.fetch_accesses               3960542                       # ITB accesses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_hits                   3960529                       # ITB hits
system.cpu03.itb.fetch_misses                      13                       # ITB misses
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.kern.callpal::swpctx                   2      0.69%      0.69% # number of callpals executed
system.cpu03.kern.callpal::swpipl                 211     73.26%     73.96% # number of callpals executed
system.cpu03.kern.callpal::rdps                    20      6.94%     80.90% # number of callpals executed
system.cpu03.kern.callpal::rti                     38     13.19%     94.10% # number of callpals executed
system.cpu03.kern.callpal::callsys                  2      0.69%     94.79% # number of callpals executed
system.cpu03.kern.callpal::rdunique                15      5.21%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                  288                       # number of callpals executed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.hwrei                      357                       # number of hwrei instructions executed
system.cpu03.kern.inst.quiesce                     19                       # number of quiesce instructions executed
system.cpu03.kern.ipl_count::0                     87     30.63%     30.63% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                    10      3.52%     34.15% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                    25      8.80%     42.96% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                   162     57.04%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                284                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                      87     44.62%     44.62% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                     10      5.13%     49.74% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                     25     12.82%     62.56% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                     73     37.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                 195                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0             9709989000     99.42%     99.42% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22               4024000      0.04%     99.46% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30              16156000      0.17%     99.63% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31              36146000      0.37%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total         9766315000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.450617                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.mode_good::kernel                19                      
system.cpu03.kern.mode_good::user                  19                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch::kernel              40                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                19                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch_good::kernel     0.475000                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel       3897468000     41.51%     41.51% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user         5492240000     58.49%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu03.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    1                       # number of syscalls executed
system.cpu03.not_idle_fraction               0.576913                       # Percentage of non-idle cycles
system.cpu03.numCycles                       19532630                       # number of cpu cycles simulated
system.cpu03.num_insts                        3994022                       # Number of instructions executed
system.cpu03.num_refs                         1416164                       # Number of memory references
system.cpu04.dcache.LoadLockedReq_accesses::0         6450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total         6450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::0  5584.170253                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency  2584.170253                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_hits::0         2268                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total         2268                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_miss_latency     23353000                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_rate::0     0.648372                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_misses::0         4182                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total         4182                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency     10807000                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::0     0.648372                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_misses         4182                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.ReadReq_accesses::0       1272047                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total      1272047                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_avg_miss_latency::0  9131.781701                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency  6131.781701                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_hits::0           1265817                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total       1265817                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_miss_latency     56891000                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_rate::0     0.004898                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_misses::0            6230                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         6230                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_mshr_miss_latency     38201000                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::0     0.004898                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_misses          6230                       # number of ReadReq MSHR misses
system.cpu04.dcache.StoreCondReq_accesses::0         6426                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total         6426                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_avg_miss_latency::0  5589.386792                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency  2618.539592                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_hits::0         2186                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total         2186                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_miss_latency     23699000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_rate::0     0.659819                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_misses::0         4240                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total         4240                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_mshr_miss_latency     11045000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::0     0.656396                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_misses         4218                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.WriteReq_accesses::0       122293                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total       122293                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_avg_miss_latency::0  8600.732182                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency  5600.732182                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu04.dcache.WriteReq_hits::0           113552                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total       113552                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_miss_latency     75179000                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_rate::0     0.071476                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_misses::0           8741                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         8741                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_mshr_miss_latency     48956000                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_rate::0     0.071476                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_misses         8741                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_uncacheable_latency      4798500                       # number of WriteReq MSHR uncacheable cycles
system.cpu04.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_refs              1117.505421                       # Average number of references to valid blocks.
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.demand_accesses::0        1394340                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total      1394340                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_avg_miss_latency::0  8821.721996                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency  5821.721996                       # average overall mshr miss latency
system.cpu04.dcache.demand_hits::0            1379369                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total        1379369                       # number of demand (read+write) hits
system.cpu04.dcache.demand_miss_latency     132070000                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_rate::0      0.010737                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_misses::0            14971                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total        14971                       # number of demand (read+write) misses
system.cpu04.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_miss_latency     87157000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_rate::0     0.010737                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_misses          14971                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dcache.occ_%::0                 0.646731                       # Average percentage of cache occupancy
system.cpu04.dcache.occ_%::1                -0.000613                       # Average percentage of cache occupancy
system.cpu04.dcache.occ_blocks::0          662.252783                       # Average occupied blocks per context
system.cpu04.dcache.occ_blocks::1           -0.628042                       # Average occupied blocks per context
system.cpu04.dcache.overall_accesses::0       1394340                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total      1394340                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_avg_miss_latency::0  8821.721996                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency  5821.721996                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu04.dcache.overall_hits::0           1379369                       # number of overall hits
system.cpu04.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu04.dcache.overall_hits::total       1379369                       # number of overall hits
system.cpu04.dcache.overall_miss_latency    132070000                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_rate::0     0.010737                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_misses::0           14971                       # number of overall misses
system.cpu04.dcache.overall_misses::1               0                       # number of overall misses
system.cpu04.dcache.overall_misses::total        14971                       # number of overall misses
system.cpu04.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_miss_latency     87157000                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_rate::0     0.010737                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_misses         14971                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_uncacheable_latency      4798500                       # number of overall MSHR uncacheable cycles
system.cpu04.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.dcache.replacements                  557                       # number of replacements
system.cpu04.dcache.sampled_refs                 1199                       # Sample count of references to valid blocks.
system.cpu04.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.dcache.tagsinuse              661.624741                       # Cycle average of tags in use
system.cpu04.dcache.total_refs                1339889                       # Total number of references to valid blocks.
system.cpu04.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.writebacks                    188                       # number of writebacks
system.cpu04.dtb.data_accesses                1391841                       # DTB accesses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_hits                    1407217                       # DTB hits
system.cpu04.dtb.data_misses                       21                       # DTB misses
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.read_accesses                1268728                       # DTB read accesses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_hits                    1278465                       # DTB read hits
system.cpu04.dtb.read_misses                       19                       # DTB read misses
system.cpu04.dtb.write_accesses                123113                       # DTB write accesses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_hits                    128752                       # DTB write hits
system.cpu04.dtb.write_misses                       2                       # DTB write misses
system.cpu04.icache.ReadReq_accesses::0       3965621                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total      3965621                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_avg_miss_latency::0 16135.324015                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency 13135.324015                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_hits::0           3964834                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total       3964834                       # number of ReadReq hits
system.cpu04.icache.ReadReq_miss_latency     12698500                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_rate::0     0.000198                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_misses::0             787                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total          787                       # number of ReadReq misses
system.cpu04.icache.ReadReq_mshr_miss_latency     10337500                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::0     0.000198                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_misses           787                       # number of ReadReq MSHR misses
system.cpu04.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_refs              3094.076212                       # Average number of references to valid blocks.
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.demand_accesses::0        3965621                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total      3965621                       # number of demand (read+write) accesses
system.cpu04.icache.demand_avg_miss_latency::0 16135.324015                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency 13135.324015                       # average overall mshr miss latency
system.cpu04.icache.demand_hits::0            3964834                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total        3964834                       # number of demand (read+write) hits
system.cpu04.icache.demand_miss_latency      12698500                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_rate::0      0.000198                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_misses::0              787                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total          787                       # number of demand (read+write) misses
system.cpu04.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_miss_latency     10337500                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_rate::0     0.000198                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_misses            787                       # number of demand (read+write) MSHR misses
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu04.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu04.icache.overall_accesses::0       3965621                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total      3965621                       # number of overall (read+write) accesses
system.cpu04.icache.overall_avg_miss_latency::0 16135.324015                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency 13135.324015                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu04.icache.overall_hits::0           3964834                       # number of overall hits
system.cpu04.icache.overall_hits::1                 0                       # number of overall hits
system.cpu04.icache.overall_hits::total       3964834                       # number of overall hits
system.cpu04.icache.overall_miss_latency     12698500                       # number of overall miss cycles
system.cpu04.icache.overall_miss_rate::0     0.000198                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_misses::0             787                       # number of overall misses
system.cpu04.icache.overall_misses::1               0                       # number of overall misses
system.cpu04.icache.overall_misses::total          787                       # number of overall misses
system.cpu04.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_miss_latency     10337500                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_rate::0     0.000198                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_misses           787                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu04.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.icache.replacements                  787                       # number of replacements
system.cpu04.icache.sampled_refs                 1299                       # Sample count of references to valid blocks.
system.cpu04.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu04.icache.total_refs                4019205                       # Total number of references to valid blocks.
system.cpu04.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.writebacks                      0                       # number of writebacks
system.cpu04.idle_fraction                   0.426489                       # Percentage of idle cycles
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.fetch_accesses               3928592                       # ITB accesses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_hits                   3928579                       # ITB hits
system.cpu04.itb.fetch_misses                      13                       # ITB misses
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.kern.callpal::swpctx                   2      0.71%      0.71% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 203     71.73%     72.44% # number of callpals executed
system.cpu04.kern.callpal::rdps                    20      7.07%     79.51% # number of callpals executed
system.cpu04.kern.callpal::rti                     39     13.78%     93.29% # number of callpals executed
system.cpu04.kern.callpal::callsys                  3      1.06%     94.35% # number of callpals executed
system.cpu04.kern.callpal::rdunique                16      5.65%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  283                       # number of callpals executed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.hwrei                      352                       # number of hwrei instructions executed
system.cpu04.kern.inst.quiesce                     20                       # number of quiesce instructions executed
system.cpu04.kern.ipl_count::0                     84     30.32%     30.32% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                    10      3.61%     33.94% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    25      9.03%     42.96% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   158     57.04%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                277                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                      84     44.68%     44.68% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                     10      5.32%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     25     13.30%     63.30% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                     69     36.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 188                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0             9705193500     99.38%     99.38% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22               3805000      0.04%     99.42% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30              15852500      0.16%     99.58% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              41002000      0.42%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total         9765853000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.436709                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.mode_good::kernel                19                      
system.cpu04.kern.mode_good::user                  19                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch::kernel              41                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                19                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch_good::kernel     0.463415                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel       3041970000     35.82%     35.82% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user         5450971000     64.18%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu04.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    1                       # number of syscalls executed
system.cpu04.not_idle_fraction               0.573511                       # Percentage of non-idle cycles
system.cpu04.numCycles                       19531706                       # number of cpu cycles simulated
system.cpu04.num_insts                        3965600                       # Number of instructions executed
system.cpu04.num_refs                         1407363                       # Number of memory references
system.cpu05.dcache.LoadLockedReq_accesses::0         9010                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total         9010                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::0  6028.738318                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency  3028.738318                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_hits::0         4730                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total         4730                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_miss_latency     25803000                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_rate::0     0.475028                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_misses::0         4280                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total         4280                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency     12963000                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::0     0.475028                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_misses         4280                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.ReadReq_accesses::0       1288768                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total      1288768                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_avg_miss_latency::0 10970.767072                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency  7970.767072                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_hits::0           1280216                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total       1280216                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_miss_latency     93822000                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_rate::0     0.006636                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_misses::0            8552                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         8552                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_mshr_miss_latency     68166000                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::0     0.006636                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_misses          8552                       # number of ReadReq MSHR misses
system.cpu05.dcache.StoreCondReq_accesses::0         8981                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total         8981                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_avg_miss_latency::0  7407.123535                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency  4440.670290                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_hits::0         4545                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total         4545                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_miss_latency     32858000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_rate::0     0.493932                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_misses::0         4436                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total         4436                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_mshr_miss_latency     19610000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::0     0.491705                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_misses         4416                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.WriteReq_accesses::0       148206                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total       148206                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_avg_miss_latency::0 18002.867808                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency 15002.867808                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu05.dcache.WriteReq_hits::0           137222                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total       137222                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_miss_latency    197743500                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_rate::0     0.074113                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_misses::0          10984                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total        10984                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_mshr_miss_latency    164791500                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_rate::0     0.074113                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_misses        10984                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_uncacheable_latency      4944500                       # number of WriteReq MSHR uncacheable cycles
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_refs               138.940578                       # Average number of references to valid blocks.
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.demand_accesses::0        1436974                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total      1436974                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_avg_miss_latency::0 14924.523956                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency 11924.523956                       # average overall mshr miss latency
system.cpu05.dcache.demand_hits::0            1417438                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total        1417438                       # number of demand (read+write) hits
system.cpu05.dcache.demand_miss_latency     291565500                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_rate::0      0.013595                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_misses::0            19536                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total        19536                       # number of demand (read+write) misses
system.cpu05.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_miss_latency    232957500                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_rate::0     0.013595                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_misses          19536                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dcache.occ_%::0                 0.796651                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_blocks::0          815.770495                       # Average occupied blocks per context
system.cpu05.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu05.dcache.overall_accesses::0       1436974                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total      1436974                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_avg_miss_latency::0 14924.523956                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency 11924.523956                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu05.dcache.overall_hits::0           1417438                       # number of overall hits
system.cpu05.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu05.dcache.overall_hits::total       1417438                       # number of overall hits
system.cpu05.dcache.overall_miss_latency    291565500                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_rate::0     0.013595                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_misses::0           19536                       # number of overall misses
system.cpu05.dcache.overall_misses::1               0                       # number of overall misses
system.cpu05.dcache.overall_misses::total        19536                       # number of overall misses
system.cpu05.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_miss_latency    232957500                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_rate::0     0.013595                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_misses         19536                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_uncacheable_latency      4944500                       # number of overall MSHR uncacheable cycles
system.cpu05.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.dcache.replacements                 5042                       # number of replacements
system.cpu05.dcache.sampled_refs                 5705                       # Sample count of references to valid blocks.
system.cpu05.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.dcache.tagsinuse              814.770495                       # Cycle average of tags in use
system.cpu05.dcache.total_refs                 792656                       # Total number of references to valid blocks.
system.cpu05.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.writebacks                   3165                       # number of writebacks
system.cpu05.dtb.data_accesses                1387677                       # DTB accesses
system.cpu05.dtb.data_acv                           7                       # DTB access violations
system.cpu05.dtb.data_hits                    1454815                       # DTB hits
system.cpu05.dtb.data_misses                      131                       # DTB misses
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.read_accesses                1260421                       # DTB read accesses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_hits                    1297620                       # DTB read hits
system.cpu05.dtb.read_misses                      115                       # DTB read misses
system.cpu05.dtb.write_accesses                127256                       # DTB write accesses
system.cpu05.dtb.write_acv                          7                       # DTB write access violations
system.cpu05.dtb.write_hits                    157195                       # DTB write hits
system.cpu05.dtb.write_misses                      16                       # DTB write misses
system.cpu05.icache.ReadReq_accesses::0       4090242                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total      4090242                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_avg_miss_latency::0 19180.140038                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency 16179.980904                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_hits::0           4087100                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total       4087100                       # number of ReadReq hits
system.cpu05.icache.ReadReq_miss_latency     60264000                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_rate::0     0.000768                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_misses::0            3142                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         3142                       # number of ReadReq misses
system.cpu05.icache.ReadReq_mshr_miss_latency     50837500                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::0     0.000768                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_misses          3142                       # number of ReadReq MSHR misses
system.cpu05.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_refs              1160.727895                       # Average number of references to valid blocks.
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.demand_accesses::0        4090242                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total      4090242                       # number of demand (read+write) accesses
system.cpu05.icache.demand_avg_miss_latency::0 19180.140038                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency 16179.980904                       # average overall mshr miss latency
system.cpu05.icache.demand_hits::0            4087100                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total        4087100                       # number of demand (read+write) hits
system.cpu05.icache.demand_miss_latency      60264000                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_rate::0      0.000768                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_misses::0             3142                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         3142                       # number of demand (read+write) misses
system.cpu05.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_miss_latency     50837500                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_rate::0     0.000768                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_misses           3142                       # number of demand (read+write) MSHR misses
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.occ_%::0                 0.999992                       # Average percentage of cache occupancy
system.cpu05.icache.occ_blocks::0          511.995965                       # Average occupied blocks per context
system.cpu05.icache.overall_accesses::0       4090242                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total      4090242                       # number of overall (read+write) accesses
system.cpu05.icache.overall_avg_miss_latency::0 19180.140038                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency 16179.980904                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu05.icache.overall_hits::0           4087100                       # number of overall hits
system.cpu05.icache.overall_hits::1                 0                       # number of overall hits
system.cpu05.icache.overall_hits::total       4087100                       # number of overall hits
system.cpu05.icache.overall_miss_latency     60264000                       # number of overall miss cycles
system.cpu05.icache.overall_miss_rate::0     0.000768                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_misses::0            3142                       # number of overall misses
system.cpu05.icache.overall_misses::1               0                       # number of overall misses
system.cpu05.icache.overall_misses::total         3142                       # number of overall misses
system.cpu05.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_miss_latency     50837500                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_rate::0     0.000768                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_misses          3142                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu05.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.icache.replacements                 3141                       # number of replacements
system.cpu05.icache.sampled_refs                 3653                       # Sample count of references to valid blocks.
system.cpu05.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.icache.tagsinuse              511.995965                       # Cycle average of tags in use
system.cpu05.icache.total_refs                4240139                       # Total number of references to valid blocks.
system.cpu05.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.writebacks                      0                       # number of writebacks
system.cpu05.idle_fraction                   0.386777                       # Percentage of idle cycles
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.fetch_accesses               3920625                       # ITB accesses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_hits                   3920519                       # ITB hits
system.cpu05.itb.fetch_misses                     106                       # ITB misses
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.kern.callpal::wripir                   1      0.15%      0.15% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  16      2.40%      2.55% # number of callpals executed
system.cpu05.kern.callpal::tbi                      1      0.15%      2.70% # number of callpals executed
system.cpu05.kern.callpal::swpipl                 542     81.38%     84.08% # number of callpals executed
system.cpu05.kern.callpal::rdps                    20      3.00%     87.09% # number of callpals executed
system.cpu05.kern.callpal::rdusp                    1      0.15%     87.24% # number of callpals executed
system.cpu05.kern.callpal::rti                     56      8.41%     95.65% # number of callpals executed
system.cpu05.kern.callpal::callsys                 11      1.65%     97.30% # number of callpals executed
system.cpu05.kern.callpal::rdunique                18      2.70%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  666                       # number of callpals executed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.hwrei                      946                       # number of hwrei instructions executed
system.cpu05.kern.inst.quiesce                     23                       # number of quiesce instructions executed
system.cpu05.kern.ipl_count::0                    255     40.22%     40.22% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                    10      1.58%     41.80% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                    26      4.10%     45.90% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   343     54.10%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                634                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                     255     48.20%     48.20% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                     10      1.89%     50.09% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                     26      4.91%     55.01% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                    238     44.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 529                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0             9316009500     98.49%     98.49% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22               3663000      0.04%     98.53% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30              18495500      0.20%     98.73% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31             120496000      1.27%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total         9458664000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.693878                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.mode_good::kernel                35                      
system.cpu05.kern.mode_good::user                  34                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch::kernel              73                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                34                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch_good::kernel     0.479452                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel       1789852000     24.67%     24.67% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user         5466674000     75.33%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     16                       # number of times the context was actually changed
system.cpu05.kern.syscall::1                        1     50.00%     50.00% # number of syscalls executed
system.cpu05.kern.syscall::2                        1     50.00%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    2                       # number of syscalls executed
system.cpu05.not_idle_fraction               0.613223                       # Percentage of non-idle cycles
system.cpu05.numCycles                       18915386                       # number of cpu cycles simulated
system.cpu05.num_insts                        4090105                       # Number of instructions executed
system.cpu05.num_refs                         1455333                       # Number of memory references
system.cpu06.dcache.LoadLockedReq_accesses::0         6995                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total         6995                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::0  5783.487985                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency  2783.487985                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_hits::0         2792                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total         2792                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_miss_latency     24308000                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_rate::0     0.600858                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_misses::0         4203                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total         4203                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency     11699000                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::0     0.600858                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_misses         4203                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.ReadReq_accesses::0       1273894                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total      1273894                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_avg_miss_latency::0 10855.135971                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency  7855.135971                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_hits::0           1266135                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total       1266135                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_miss_latency     84225000                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_rate::0     0.006091                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_misses::0            7759                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         7759                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_mshr_miss_latency     60948000                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::0     0.006091                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_misses          7759                       # number of ReadReq MSHR misses
system.cpu06.dcache.StoreCondReq_accesses::0         6978                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         6978                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_avg_miss_latency::0  6268.173346                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency  3275.484021                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_hits::0         2686                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         2686                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_miss_latency     26903000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_rate::0     0.615076                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_misses::0         4292                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total         4292                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_mshr_miss_latency     14042000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::0     0.614359                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_misses         4287                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.WriteReq_accesses::0       138026                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total       138026                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_avg_miss_latency::0 13578.229199                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency 10578.229199                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu06.dcache.WriteReq_hits::0           128279                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total       128279                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_miss_latency    132347000                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_rate::0     0.070617                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_misses::0           9747                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         9747                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_mshr_miss_latency    103106000                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_rate::0     0.070617                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_misses         9747                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_uncacheable_latency      4930500                       # number of WriteReq MSHR uncacheable cycles
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_refs               459.728799                       # Average number of references to valid blocks.
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.demand_accesses::0        1411920                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total      1411920                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_avg_miss_latency::0 12371.301268                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency  9371.301268                       # average overall mshr miss latency
system.cpu06.dcache.demand_hits::0            1394414                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total        1394414                       # number of demand (read+write) hits
system.cpu06.dcache.demand_miss_latency     216572000                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_rate::0      0.012399                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_misses::0            17506                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total        17506                       # number of demand (read+write) misses
system.cpu06.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_miss_latency    164054000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_rate::0     0.012399                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_misses          17506                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dcache.occ_%::0                 0.729997                       # Average percentage of cache occupancy
system.cpu06.dcache.occ_blocks::0          747.516930                       # Average occupied blocks per context
system.cpu06.dcache.overall_accesses::0       1411920                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total      1411920                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_avg_miss_latency::0 12371.301268                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency  9371.301268                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu06.dcache.overall_hits::0           1394414                       # number of overall hits
system.cpu06.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu06.dcache.overall_hits::total       1394414                       # number of overall hits
system.cpu06.dcache.overall_miss_latency    216572000                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_rate::0     0.012399                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_misses::0           17506                       # number of overall misses
system.cpu06.dcache.overall_misses::1               0                       # number of overall misses
system.cpu06.dcache.overall_misses::total        17506                       # number of overall misses
system.cpu06.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_miss_latency    164054000                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_rate::0     0.012399                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_misses         17506                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_uncacheable_latency      4930500                       # number of overall MSHR uncacheable cycles
system.cpu06.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.dcache.replacements                 2692                       # number of replacements
system.cpu06.dcache.sampled_refs                 3396                       # Sample count of references to valid blocks.
system.cpu06.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.dcache.tagsinuse              747.516930                       # Cycle average of tags in use
system.cpu06.dcache.total_refs                1561239                       # Total number of references to valid blocks.
system.cpu06.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.writebacks                   1192                       # number of writebacks
system.cpu06.dtb.data_accesses                1372067                       # DTB accesses
system.cpu06.dtb.data_acv                          21                       # DTB access violations
system.cpu06.dtb.data_hits                    1425242                       # DTB hits
system.cpu06.dtb.data_misses                      385                       # DTB misses
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.read_accesses                1247996                       # DTB read accesses
system.cpu06.dtb.read_acv                          12                       # DTB read access violations
system.cpu06.dtb.read_hits                    1280312                       # DTB read hits
system.cpu06.dtb.read_misses                      345                       # DTB read misses
system.cpu06.dtb.write_accesses                124071                       # DTB write accesses
system.cpu06.dtb.write_acv                          9                       # DTB write access violations
system.cpu06.dtb.write_hits                    144930                       # DTB write hits
system.cpu06.dtb.write_misses                      40                       # DTB write misses
system.cpu06.icache.ReadReq_accesses::0       4017762                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total      4017762                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_avg_miss_latency::0 17840.059791                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency 14839.810663                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_hits::0           4015755                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total       4015755                       # number of ReadReq hits
system.cpu06.icache.ReadReq_miss_latency     35805000                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_rate::0     0.000500                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_misses::0            2007                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         2007                       # number of ReadReq misses
system.cpu06.icache.ReadReq_mshr_miss_latency     29783500                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::0     0.000500                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_misses          2007                       # number of ReadReq MSHR misses
system.cpu06.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_refs              1806.016673                       # Average number of references to valid blocks.
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.demand_accesses::0        4017762                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total      4017762                       # number of demand (read+write) accesses
system.cpu06.icache.demand_avg_miss_latency::0 17840.059791                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency 14839.810663                       # average overall mshr miss latency
system.cpu06.icache.demand_hits::0            4015755                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total        4015755                       # number of demand (read+write) hits
system.cpu06.icache.demand_miss_latency      35805000                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_rate::0      0.000500                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_misses::0             2007                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         2007                       # number of demand (read+write) misses
system.cpu06.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_miss_latency     29783500                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_rate::0     0.000500                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_misses           2007                       # number of demand (read+write) MSHR misses
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu06.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu06.icache.overall_accesses::0       4017762                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total      4017762                       # number of overall (read+write) accesses
system.cpu06.icache.overall_avg_miss_latency::0 17840.059791                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency 14839.810663                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu06.icache.overall_hits::0           4015755                       # number of overall hits
system.cpu06.icache.overall_hits::1                 0                       # number of overall hits
system.cpu06.icache.overall_hits::total       4015755                       # number of overall hits
system.cpu06.icache.overall_miss_latency     35805000                       # number of overall miss cycles
system.cpu06.icache.overall_miss_rate::0     0.000500                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_misses::0            2007                       # number of overall misses
system.cpu06.icache.overall_misses::1               0                       # number of overall misses
system.cpu06.icache.overall_misses::total         2007                       # number of overall misses
system.cpu06.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_miss_latency     29783500                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_rate::0     0.000500                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_misses          2007                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu06.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.icache.replacements                 2007                       # number of replacements
system.cpu06.icache.sampled_refs                 2519                       # Sample count of references to valid blocks.
system.cpu06.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu06.icache.total_refs                4549356                       # Total number of references to valid blocks.
system.cpu06.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.writebacks                      0                       # number of writebacks
system.cpu06.idle_fraction                   0.407989                       # Percentage of idle cycles
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.fetch_accesses               3884204                       # ITB accesses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_hits                   3884066                       # ITB hits
system.cpu06.itb.fetch_misses                     138                       # ITB misses
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.kern.callpal::wripir                   1      0.18%      0.18% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  60     10.79%     10.97% # number of callpals executed
system.cpu06.kern.callpal::tbi                      5      0.90%     11.87% # number of callpals executed
system.cpu06.kern.callpal::swpipl                 335     60.25%     72.12% # number of callpals executed
system.cpu06.kern.callpal::rdps                    21      3.78%     75.90% # number of callpals executed
system.cpu06.kern.callpal::rti                    106     19.06%     94.96% # number of callpals executed
system.cpu06.kern.callpal::callsys                 11      1.98%     96.94% # number of callpals executed
system.cpu06.kern.callpal::imb                      2      0.36%     97.30% # number of callpals executed
system.cpu06.kern.callpal::rdunique                15      2.70%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  556                       # number of callpals executed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.hwrei                     1136                       # number of hwrei instructions executed
system.cpu06.kern.inst.quiesce                     23                       # number of quiesce instructions executed
system.cpu06.kern.ipl_count::0                    180     37.74%     37.74% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                    10      2.10%     39.83% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                    26      5.45%     45.28% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   261     54.72%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                477                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     180     47.62%     47.62% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                     10      2.65%     50.26% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                     26      6.88%     57.14% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    162     42.86%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 378                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0             9670888500     99.03%     99.03% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22               4115000      0.04%     99.08% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30              17781500      0.18%     99.26% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31              72490000      0.74%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total         9765275000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.620690                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.mode_good::kernel                83                      
system.cpu06.kern.mode_good::user                  83                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch::kernel             166                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                83                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch_good::kernel     0.500000                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel       4029964000     42.78%     42.78% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user         5390487000     57.22%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     60                       # number of times the context was actually changed
system.cpu06.kern.syscall::1                        1     25.00%     25.00% # number of syscalls executed
system.cpu06.kern.syscall::6                        1     25.00%     50.00% # number of syscalls executed
system.cpu06.kern.syscall::48                       1     25.00%     75.00% # number of syscalls executed
system.cpu06.kern.syscall::59                       1     25.00%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                    4                       # number of syscalls executed
system.cpu06.not_idle_fraction               0.592011                       # Percentage of non-idle cycles
system.cpu06.numCycles                       19530550                       # number of cpu cycles simulated
system.cpu06.num_insts                        4017356                       # Number of instructions executed
system.cpu06.num_refs                         1426517                       # Number of memory references
system.cpu07.dcache.LoadLockedReq_accesses::0         9423                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total         9423                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::0  6379.554445                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency  3379.554445                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_hits::0         4620                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total         4620                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_miss_latency     30641000                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_rate::0     0.509710                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_misses::0         4803                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total         4803                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency     16232000                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::0     0.509710                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_misses         4803                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.ReadReq_accesses::0       1399726                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total      1399726                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_avg_miss_latency::0 14929.084324                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency 11929.084324                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_hits::0           1383989                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total       1383989                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_miss_latency    234939000                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_rate::0     0.011243                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_misses::0           15737                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total        15737                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_mshr_miss_latency    187728000                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::0     0.011243                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_misses         15737                       # number of ReadReq MSHR misses
system.cpu07.dcache.StoreCondReq_accesses::0         9394                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total         9394                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_avg_miss_latency::0 11323.660282                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency  8339.015885                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_hits::0         4225                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total         4225                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_miss_latency     58532000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_rate::0     0.550245                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_misses::0         5169                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total         5169                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_mshr_miss_latency     43046000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::0     0.549500                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_misses         5162                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.WriteReq_accesses::0       255465                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total       255465                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_avg_miss_latency::0 34179.913518                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency 31179.913518                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu07.dcache.WriteReq_hits::0           236039                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total       236039                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_miss_latency    663979000                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_rate::0     0.076042                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_misses::0          19426                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total        19426                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_mshr_miss_latency    605701000                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_rate::0     0.076042                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_misses        19426                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_uncacheable_latency     34987500                       # number of WriteReq MSHR uncacheable cycles
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_refs               136.142564                       # Average number of references to valid blocks.
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.demand_accesses::0        1655191                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total      1655191                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_avg_miss_latency::0 25564.314763                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency 22564.314763                       # average overall mshr miss latency
system.cpu07.dcache.demand_hits::0            1620028                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total        1620028                       # number of demand (read+write) hits
system.cpu07.dcache.demand_miss_latency     898918000                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_rate::0      0.021244                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_misses::0            35163                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total        35163                       # number of demand (read+write) misses
system.cpu07.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_miss_latency    793429000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_rate::0     0.021244                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_misses          35163                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dcache.occ_%::0                 0.911306                       # Average percentage of cache occupancy
system.cpu07.dcache.occ_blocks::0          933.177630                       # Average occupied blocks per context
system.cpu07.dcache.overall_accesses::0       1655191                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total      1655191                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_avg_miss_latency::0 25564.314763                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency 22564.314763                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu07.dcache.overall_hits::0           1620028                       # number of overall hits
system.cpu07.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu07.dcache.overall_hits::total       1620028                       # number of overall hits
system.cpu07.dcache.overall_miss_latency    898918000                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_rate::0     0.021244                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_misses::0           35163                       # number of overall misses
system.cpu07.dcache.overall_misses::1               0                       # number of overall misses
system.cpu07.dcache.overall_misses::total        35163                       # number of overall misses
system.cpu07.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_miss_latency    793429000                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_rate::0     0.021244                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_misses         35163                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_uncacheable_latency     34987500                       # number of overall MSHR uncacheable cycles
system.cpu07.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.dcache.replacements                19015                       # number of replacements
system.cpu07.dcache.sampled_refs                19991                       # Sample count of references to valid blocks.
system.cpu07.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.dcache.tagsinuse              933.177630                       # Cycle average of tags in use
system.cpu07.dcache.total_refs                2721626                       # Total number of references to valid blocks.
system.cpu07.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.writebacks                  11308                       # number of writebacks
system.cpu07.dtb.data_accesses                1415583                       # DTB accesses
system.cpu07.dtb.data_acv                          10                       # DTB access violations
system.cpu07.dtb.data_hits                    1672820                       # DTB hits
system.cpu07.dtb.data_misses                      921                       # DTB misses
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.read_accesses                1273045                       # DTB read accesses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_hits                    1408020                       # DTB read hits
system.cpu07.dtb.read_misses                      742                       # DTB read misses
system.cpu07.dtb.write_accesses                142538                       # DTB write accesses
system.cpu07.dtb.write_acv                         10                       # DTB write access violations
system.cpu07.dtb.write_hits                    264800                       # DTB write hits
system.cpu07.dtb.write_misses                     179                       # DTB write misses
system.cpu07.icache.ReadReq_accesses::0       4800690                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total      4800690                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_avg_miss_latency::0 19380.099917                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency 16380.099917                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_hits::0           4786278                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total       4786278                       # number of ReadReq hits
system.cpu07.icache.ReadReq_miss_latency    279306000                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_rate::0     0.003002                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_misses::0           14412                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total        14412                       # number of ReadReq misses
system.cpu07.icache.ReadReq_mshr_miss_latency    236070000                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::0     0.003002                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_misses         14412                       # number of ReadReq MSHR misses
system.cpu07.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_refs               363.059837                       # Average number of references to valid blocks.
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.demand_accesses::0        4800690                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total      4800690                       # number of demand (read+write) accesses
system.cpu07.icache.demand_avg_miss_latency::0 19380.099917                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency 16380.099917                       # average overall mshr miss latency
system.cpu07.icache.demand_hits::0            4786278                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total        4786278                       # number of demand (read+write) hits
system.cpu07.icache.demand_miss_latency     279306000                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_rate::0      0.003002                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_misses::0            14412                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total        14412                       # number of demand (read+write) misses
system.cpu07.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_miss_latency    236070000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_rate::0     0.003002                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_misses          14412                       # number of demand (read+write) MSHR misses
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu07.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu07.icache.overall_accesses::0       4800690                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total      4800690                       # number of overall (read+write) accesses
system.cpu07.icache.overall_avg_miss_latency::0 19380.099917                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency 16380.099917                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu07.icache.overall_hits::0           4786278                       # number of overall hits
system.cpu07.icache.overall_hits::1                 0                       # number of overall hits
system.cpu07.icache.overall_hits::total       4786278                       # number of overall hits
system.cpu07.icache.overall_miss_latency    279306000                       # number of overall miss cycles
system.cpu07.icache.overall_miss_rate::0     0.003002                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_misses::0           14412                       # number of overall misses
system.cpu07.icache.overall_misses::1               0                       # number of overall misses
system.cpu07.icache.overall_misses::total        14412                       # number of overall misses
system.cpu07.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_miss_latency    236070000                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_rate::0     0.003002                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_misses         14412                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu07.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.icache.replacements                14412                       # number of replacements
system.cpu07.icache.sampled_refs                14924                       # Sample count of references to valid blocks.
system.cpu07.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu07.icache.total_refs                5418305                       # Total number of references to valid blocks.
system.cpu07.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.writebacks                      0                       # number of writebacks
system.cpu07.idle_fraction                   0.201782                       # Percentage of idle cycles
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.fetch_accesses               4025846                       # ITB accesses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_hits                   4025323                       # ITB hits
system.cpu07.itb.fetch_misses                     523                       # ITB misses
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.kern.callpal::wripir                 257     10.83%     10.83% # number of callpals executed
system.cpu07.kern.callpal::swpctx                  85      3.58%     14.42% # number of callpals executed
system.cpu07.kern.callpal::tbi                      4      0.17%     14.59% # number of callpals executed
system.cpu07.kern.callpal::swpipl                1544     65.09%     79.68% # number of callpals executed
system.cpu07.kern.callpal::rdps                    36      1.52%     81.20% # number of callpals executed
system.cpu07.kern.callpal::wrusp                    1      0.04%     81.24% # number of callpals executed
system.cpu07.kern.callpal::rdusp                    1      0.04%     81.28% # number of callpals executed
system.cpu07.kern.callpal::rti                    193      8.14%     89.42% # number of callpals executed
system.cpu07.kern.callpal::callsys                 95      4.01%     93.42% # number of callpals executed
system.cpu07.kern.callpal::rdunique               155      6.53%     99.96% # number of callpals executed
system.cpu07.kern.callpal::wrunique                 1      0.04%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                 2372                       # number of callpals executed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.hwrei                     3845                       # number of hwrei instructions executed
system.cpu07.kern.inst.quiesce                      4                       # number of quiesce instructions executed
system.cpu07.kern.ipl_count::0                    810     46.13%     46.13% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                    10      0.57%     46.70% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     9      0.51%     47.21% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                   927     52.79%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total               1756                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                     808     49.48%     49.48% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                     10      0.61%     50.09% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      9      0.55%     50.64% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                    806     49.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                1633                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0             9484905500     97.13%     97.13% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22               4805500      0.05%     97.18% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30               5692000      0.06%     97.24% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31             269346000      2.76%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total         9764749000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                0.997531                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.869471                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.mode_good::kernel               185                      
system.cpu07.kern.mode_good::user                 185                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch::kernel             278                       # number of protection mode switches
system.cpu07.kern.mode_switch::user               185                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch_good::kernel     0.665468                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel       4758587000     45.51%     45.51% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user         5698425000     54.49%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                     85                       # number of times the context was actually changed
system.cpu07.kern.syscall::1                        1      1.67%      1.67% # number of syscalls executed
system.cpu07.kern.syscall::2                        1      1.67%      3.33% # number of syscalls executed
system.cpu07.kern.syscall::3                        1      1.67%      5.00% # number of syscalls executed
system.cpu07.kern.syscall::4                        5      8.33%     13.33% # number of syscalls executed
system.cpu07.kern.syscall::17                       4      6.67%     20.00% # number of syscalls executed
system.cpu07.kern.syscall::54                       1      1.67%     21.67% # number of syscalls executed
system.cpu07.kern.syscall::71                      17     28.33%     50.00% # number of syscalls executed
system.cpu07.kern.syscall::73                      11     18.33%     68.33% # number of syscalls executed
system.cpu07.kern.syscall::74                      16     26.67%     95.00% # number of syscalls executed
system.cpu07.kern.syscall::144                      1      1.67%     96.67% # number of syscalls executed
system.cpu07.kern.syscall::256                      1      1.67%     98.33% # number of syscalls executed
system.cpu07.kern.syscall::257                      1      1.67%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                   60                       # number of syscalls executed
system.cpu07.not_idle_fraction               0.798218                       # Percentage of non-idle cycles
system.cpu07.numCycles                       19529498                       # number of cpu cycles simulated
system.cpu07.num_insts                        4799759                       # Number of instructions executed
system.cpu07.num_refs                         1675727                       # Number of memory references
system.cpu08.dcache.LoadLockedReq_accesses::0         5917                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total         5917                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::0  5781.985919                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency  2781.985919                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_hits::0         1798                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total         1798                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_miss_latency     23816000                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_rate::0     0.696130                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_misses::0         4119                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total         4119                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency     11459000                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::0     0.696130                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_misses         4119                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.ReadReq_accesses::0       1187127                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total      1187127                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_avg_miss_latency::0 13634.013448                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency 10634.013448                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_hits::0           1178501                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total       1178501                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_miss_latency    117607000                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_rate::0     0.007266                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_misses::0            8626                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         8626                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_mshr_miss_latency     91729000                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::0     0.007266                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_misses          8626                       # number of ReadReq MSHR misses
system.cpu08.dcache.StoreCondReq_accesses::0         5897                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total         5897                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_avg_miss_latency::0  6549.172577                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency  3569.362106                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_hits::0         1667                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total         1667                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_miss_latency     27703000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_rate::0     0.717314                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_misses::0         4230                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total         4230                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_mshr_miss_latency     15052000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::0     0.715109                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_misses         4217                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.WriteReq_accesses::0       175697                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total       175697                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_avg_miss_latency::0 16753.291473                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency 13753.291473                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu08.dcache.WriteReq_hits::0           165823                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total       165823                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_miss_latency    165422000                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_rate::0     0.056199                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_misses::0           9874                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         9874                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_mshr_miss_latency    135800000                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_rate::0     0.056199                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_misses         9874                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_uncacheable_latency     17822000                       # number of WriteReq MSHR uncacheable cycles
system.cpu08.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_refs               457.509893                       # Average number of references to valid blocks.
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.demand_accesses::0        1362824                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      1362824                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_avg_miss_latency::0 15298.864865                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency 12298.864865                       # average overall mshr miss latency
system.cpu08.dcache.demand_hits::0            1344324                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        1344324                       # number of demand (read+write) hits
system.cpu08.dcache.demand_miss_latency     283029000                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_rate::0      0.013575                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_misses::0            18500                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total        18500                       # number of demand (read+write) misses
system.cpu08.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_miss_latency    227529000                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_rate::0     0.013575                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_misses          18500                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dcache.occ_%::0                 0.677372                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_%::1                -0.001953                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_blocks::0          693.628840                       # Average occupied blocks per context
system.cpu08.dcache.occ_blocks::1                  -2                       # Average occupied blocks per context
system.cpu08.dcache.overall_accesses::0       1362824                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      1362824                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_avg_miss_latency::0 15298.864865                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency 12298.864865                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu08.dcache.overall_hits::0           1344324                       # number of overall hits
system.cpu08.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu08.dcache.overall_hits::total       1344324                       # number of overall hits
system.cpu08.dcache.overall_miss_latency    283029000                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_rate::0     0.013575                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_misses::0           18500                       # number of overall misses
system.cpu08.dcache.overall_misses::1               0                       # number of overall misses
system.cpu08.dcache.overall_misses::total        18500                       # number of overall misses
system.cpu08.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_miss_latency    227529000                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_rate::0     0.013575                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_misses         18500                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_uncacheable_latency     17822000                       # number of overall MSHR uncacheable cycles
system.cpu08.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.dcache.replacements                 4378                       # number of replacements
system.cpu08.dcache.sampled_refs                 5256                       # Sample count of references to valid blocks.
system.cpu08.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.dcache.tagsinuse              691.628840                       # Cycle average of tags in use
system.cpu08.dcache.total_refs                2404672                       # Total number of references to valid blocks.
system.cpu08.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.writebacks                   1628                       # number of writebacks
system.cpu08.dtb.data_accesses                1295434                       # DTB accesses
system.cpu08.dtb.data_acv                          21                       # DTB access violations
system.cpu08.dtb.data_hits                    1373876                       # DTB hits
system.cpu08.dtb.data_misses                      454                       # DTB misses
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.read_accesses                1139277                       # DTB read accesses
system.cpu08.dtb.read_acv                          12                       # DTB read access violations
system.cpu08.dtb.read_hits                    1192376                       # DTB read hits
system.cpu08.dtb.read_misses                      407                       # DTB read misses
system.cpu08.dtb.write_accesses                156157                       # DTB write accesses
system.cpu08.dtb.write_acv                          9                       # DTB write access violations
system.cpu08.dtb.write_hits                    181500                       # DTB write hits
system.cpu08.dtb.write_misses                      47                       # DTB write misses
system.cpu08.icache.ReadReq_accesses::0       4016865                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total      4016865                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_avg_miss_latency::0 21824.763705                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency 18824.763705                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_hits::0           4014220                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total       4014220                       # number of ReadReq hits
system.cpu08.icache.ReadReq_miss_latency     57726500                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_rate::0     0.000658                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_misses::0            2645                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         2645                       # number of ReadReq misses
system.cpu08.icache.ReadReq_mshr_miss_latency     49791500                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::0     0.000658                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_misses          2645                       # number of ReadReq MSHR misses
system.cpu08.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_refs              1688.960089                       # Average number of references to valid blocks.
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.demand_accesses::0        4016865                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total      4016865                       # number of demand (read+write) accesses
system.cpu08.icache.demand_avg_miss_latency::0 21824.763705                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency 18824.763705                       # average overall mshr miss latency
system.cpu08.icache.demand_hits::0            4014220                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total        4014220                       # number of demand (read+write) hits
system.cpu08.icache.demand_miss_latency      57726500                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_rate::0      0.000658                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_misses::0             2645                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         2645                       # number of demand (read+write) misses
system.cpu08.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_miss_latency     49791500                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_rate::0     0.000658                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_misses           2645                       # number of demand (read+write) MSHR misses
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu08.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu08.icache.overall_accesses::0       4016865                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total      4016865                       # number of overall (read+write) accesses
system.cpu08.icache.overall_avg_miss_latency::0 21824.763705                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency 18824.763705                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu08.icache.overall_hits::0           4014220                       # number of overall hits
system.cpu08.icache.overall_hits::1                 0                       # number of overall hits
system.cpu08.icache.overall_hits::total       4014220                       # number of overall hits
system.cpu08.icache.overall_miss_latency     57726500                       # number of overall miss cycles
system.cpu08.icache.overall_miss_rate::0     0.000658                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_misses::0            2645                       # number of overall misses
system.cpu08.icache.overall_misses::1               0                       # number of overall misses
system.cpu08.icache.overall_misses::total         2645                       # number of overall misses
system.cpu08.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_miss_latency     49791500                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_rate::0     0.000658                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_misses          2645                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu08.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.icache.replacements                 2645                       # number of replacements
system.cpu08.icache.sampled_refs                 3157                       # Sample count of references to valid blocks.
system.cpu08.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu08.icache.total_refs                5332047                       # Total number of references to valid blocks.
system.cpu08.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.writebacks                      0                       # number of writebacks
system.cpu08.idle_fraction                   0.403009                       # Percentage of idle cycles
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.fetch_accesses               3803173                       # ITB accesses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_hits                   3803009                       # ITB hits
system.cpu08.itb.fetch_misses                     164                       # ITB misses
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.kern.callpal::wripir                 111     13.91%     13.91% # number of callpals executed
system.cpu08.kern.callpal::swpctx                  69      8.65%     22.56% # number of callpals executed
system.cpu08.kern.callpal::tbi                      5      0.63%     23.18% # number of callpals executed
system.cpu08.kern.callpal::swpipl                 429     53.76%     76.94% # number of callpals executed
system.cpu08.kern.callpal::rdps                    28      3.51%     80.45% # number of callpals executed
system.cpu08.kern.callpal::rti                    113     14.16%     94.61% # number of callpals executed
system.cpu08.kern.callpal::callsys                 16      2.01%     96.62% # number of callpals executed
system.cpu08.kern.callpal::imb                      2      0.25%     96.87% # number of callpals executed
system.cpu08.kern.callpal::rdunique                25      3.13%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                  798                       # number of callpals executed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.hwrei                     1467                       # number of hwrei instructions executed
system.cpu08.kern.inst.quiesce                     10                       # number of quiesce instructions executed
system.cpu08.kern.ipl_count::0                    218     38.11%     38.11% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                    10      1.75%     39.86% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    20      3.50%     43.36% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   324     56.64%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                572                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                     218     47.29%     47.29% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                     10      2.17%     49.46% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     20      4.34%     53.80% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                    213     46.20%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 461                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0             9601437000     98.33%     98.33% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22               3848000      0.04%     98.37% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30              12523000      0.13%     98.49% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31             147104000      1.51%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total         9764912000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.657407                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.mode_good::kernel               103                      
system.cpu08.kern.mode_good::user                 103                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch::kernel             182                       # number of protection mode switches
system.cpu08.kern.mode_switch::user               103                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch_good::kernel     0.565934                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel       5251292000     49.86%     49.86% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user         5281161000     50.14%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     69                       # number of times the context was actually changed
system.cpu08.kern.syscall::1                        1     25.00%     25.00% # number of syscalls executed
system.cpu08.kern.syscall::6                        1     25.00%     50.00% # number of syscalls executed
system.cpu08.kern.syscall::48                       1     25.00%     75.00% # number of syscalls executed
system.cpu08.kern.syscall::59                       1     25.00%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    4                       # number of syscalls executed
system.cpu08.not_idle_fraction               0.596991                       # Percentage of non-idle cycles
system.cpu08.numCycles                       19529824                       # number of cpu cycles simulated
system.cpu08.num_insts                        4016390                       # Number of instructions executed
system.cpu08.num_refs                         1375426                       # Number of memory references
system.cpu09.dcache.LoadLockedReq_accesses::0         6810                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total         6810                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::0  5984.960666                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency  2984.960666                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_hits::0         2488                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total         2488                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_miss_latency     25867000                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_rate::0     0.634655                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_misses::0         4322                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total         4322                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency     12901000                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::0     0.634655                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_misses         4322                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.ReadReq_accesses::0       1264070                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total      1264070                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_avg_miss_latency::0 21410.753275                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency 18410.753275                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_hits::0           1253078                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total       1253078                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_miss_latency    235347000                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_rate::0     0.008696                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_misses::0           10992                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total        10992                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_mshr_miss_latency    202371000                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::0     0.008696                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_misses         10992                       # number of ReadReq MSHR misses
system.cpu09.dcache.StoreCondReq_accesses::0         6785                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total         6785                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_avg_miss_latency::0  8041.629761                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency  5048.758865                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_hits::0         2269                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total         2269                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_miss_latency     36316000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_rate::0     0.665586                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_misses::0         4516                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total         4516                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_mshr_miss_latency     22780000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::0     0.664996                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_misses         4512                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.WriteReq_accesses::0       216881                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total       216881                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_avg_miss_latency::0 29541.329904                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency 26541.329904                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu09.dcache.WriteReq_hits::0           200549                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total       200549                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_miss_latency    482469000                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_rate::0     0.075304                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_misses::0          16332                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total        16332                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_mshr_miss_latency    433473000                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_rate::0     0.075304                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_misses        16332                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_uncacheable_latency      7383000                       # number of WriteReq MSHR uncacheable cycles
system.cpu09.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_refs               220.451193                       # Average number of references to valid blocks.
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.demand_accesses::0        1480951                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      1480951                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_avg_miss_latency::0 26270.531401                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency 23270.531401                       # average overall mshr miss latency
system.cpu09.dcache.demand_hits::0            1453627                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        1453627                       # number of demand (read+write) hits
system.cpu09.dcache.demand_miss_latency     717816000                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_rate::0      0.018450                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_misses::0            27324                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total        27324                       # number of demand (read+write) misses
system.cpu09.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_miss_latency    635844000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_rate::0     0.018450                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_misses          27324                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dcache.occ_%::0                 0.620811                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_blocks::0          635.710885                       # Average occupied blocks per context
system.cpu09.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu09.dcache.overall_accesses::0       1480951                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      1480951                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_avg_miss_latency::0 26270.531401                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency 23270.531401                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu09.dcache.overall_hits::0           1453627                       # number of overall hits
system.cpu09.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu09.dcache.overall_hits::total       1453627                       # number of overall hits
system.cpu09.dcache.overall_miss_latency    717816000                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_rate::0     0.018450                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_misses::0           27324                       # number of overall misses
system.cpu09.dcache.overall_misses::1               0                       # number of overall misses
system.cpu09.dcache.overall_misses::total        27324                       # number of overall misses
system.cpu09.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_miss_latency    635844000                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_rate::0     0.018450                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_misses         27324                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_uncacheable_latency      7383000                       # number of overall MSHR uncacheable cycles
system.cpu09.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.dcache.replacements                12099                       # number of replacements
system.cpu09.dcache.sampled_refs                13123                       # Sample count of references to valid blocks.
system.cpu09.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.dcache.tagsinuse              634.710885                       # Cycle average of tags in use
system.cpu09.dcache.total_refs                2892981                       # Total number of references to valid blocks.
system.cpu09.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.writebacks                   7384                       # number of writebacks
system.cpu09.dtb.data_accesses                1338167                       # DTB accesses
system.cpu09.dtb.data_acv                           5                       # DTB access violations
system.cpu09.dtb.data_hits                    1493897                       # DTB hits
system.cpu09.dtb.data_misses                      526                       # DTB misses
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.read_accesses                1200553                       # DTB read accesses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_hits                    1270285                       # DTB read hits
system.cpu09.dtb.read_misses                      414                       # DTB read misses
system.cpu09.dtb.write_accesses                137614                       # DTB write accesses
system.cpu09.dtb.write_acv                          5                       # DTB write access violations
system.cpu09.dtb.write_hits                    223612                       # DTB write hits
system.cpu09.dtb.write_misses                     112                       # DTB write misses
system.cpu09.icache.ReadReq_accesses::0       4166945                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total      4166945                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_avg_miss_latency::0 19515.720669                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency 16515.720669                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_hits::0           4160902                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total       4160902                       # number of ReadReq hits
system.cpu09.icache.ReadReq_miss_latency    117933500                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_rate::0     0.001450                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_misses::0            6043                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         6043                       # number of ReadReq misses
system.cpu09.icache.ReadReq_mshr_miss_latency     99804500                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::0     0.001450                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_misses          6043                       # number of ReadReq MSHR misses
system.cpu09.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_refs               752.529834                       # Average number of references to valid blocks.
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.demand_accesses::0        4166945                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total      4166945                       # number of demand (read+write) accesses
system.cpu09.icache.demand_avg_miss_latency::0 19515.720669                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency 16515.720669                       # average overall mshr miss latency
system.cpu09.icache.demand_hits::0            4160902                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total        4160902                       # number of demand (read+write) hits
system.cpu09.icache.demand_miss_latency     117933500                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_rate::0      0.001450                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_misses::0             6043                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         6043                       # number of demand (read+write) misses
system.cpu09.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_miss_latency     99804500                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_rate::0     0.001450                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_misses           6043                       # number of demand (read+write) MSHR misses
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.occ_%::0                 0.999996                       # Average percentage of cache occupancy
system.cpu09.icache.occ_blocks::0          511.997927                       # Average occupied blocks per context
system.cpu09.icache.overall_accesses::0       4166945                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total      4166945                       # number of overall (read+write) accesses
system.cpu09.icache.overall_avg_miss_latency::0 19515.720669                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency 16515.720669                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu09.icache.overall_hits::0           4160902                       # number of overall hits
system.cpu09.icache.overall_hits::1                 0                       # number of overall hits
system.cpu09.icache.overall_hits::total       4160902                       # number of overall hits
system.cpu09.icache.overall_miss_latency    117933500                       # number of overall miss cycles
system.cpu09.icache.overall_miss_rate::0     0.001450                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_misses::0            6043                       # number of overall misses
system.cpu09.icache.overall_misses::1               0                       # number of overall misses
system.cpu09.icache.overall_misses::total         6043                       # number of overall misses
system.cpu09.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_miss_latency     99804500                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_rate::0     0.001450                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_misses          6043                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu09.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.icache.replacements                 6042                       # number of replacements
system.cpu09.icache.sampled_refs                 6553                       # Sample count of references to valid blocks.
system.cpu09.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.icache.tagsinuse              511.997927                       # Cycle average of tags in use
system.cpu09.icache.total_refs                4931328                       # Total number of references to valid blocks.
system.cpu09.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.writebacks                      0                       # number of writebacks
system.cpu09.idle_fraction                   0.325203                       # Percentage of idle cycles
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.fetch_accesses               3785757                       # ITB accesses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_hits                   3785577                       # ITB hits
system.cpu09.itb.fetch_misses                     180                       # ITB misses
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.kern.callpal::wripir                  16      1.62%      1.62% # number of callpals executed
system.cpu09.kern.callpal::swpctx                  69      6.98%      8.59% # number of callpals executed
system.cpu09.kern.callpal::swpipl                 674     68.15%     76.74% # number of callpals executed
system.cpu09.kern.callpal::rdps                    26      2.63%     79.37% # number of callpals executed
system.cpu09.kern.callpal::wrusp                    1      0.10%     79.47% # number of callpals executed
system.cpu09.kern.callpal::rti                    153     15.47%     94.94% # number of callpals executed
system.cpu09.kern.callpal::callsys                 25      2.53%     97.47% # number of callpals executed
system.cpu09.kern.callpal::imb                      2      0.20%     97.67% # number of callpals executed
system.cpu09.kern.callpal::rdunique                23      2.33%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  989                       # number of callpals executed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.hwrei                     1741                       # number of hwrei instructions executed
system.cpu09.kern.inst.quiesce                     12                       # number of quiesce instructions executed
system.cpu09.kern.ipl_count::0                    372     42.86%     42.86% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                    10      1.15%     44.01% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                    32      3.69%     47.70% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   454     52.30%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                868                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                     370     47.99%     47.99% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                     10      1.30%     49.29% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                     32      4.15%     53.44% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                    359     46.56%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 771                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0             9761255500     97.83%     97.83% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22               4278500      0.04%     97.87% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30              19212000      0.19%     98.06% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31             193271000      1.94%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total         9978017000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                0.994624                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.790749                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.mode_good::kernel               133                      
system.cpu09.kern.mode_good::user                 134                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch::kernel             221                       # number of protection mode switches
system.cpu09.kern.mode_switch::user               134                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch_good::kernel     0.601810                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel       6467456000     54.58%     54.58% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user         5381063000     45.42%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                     69                       # number of times the context was actually changed
system.cpu09.kern.syscall::1                        1      7.69%      7.69% # number of syscalls executed
system.cpu09.kern.syscall::3                        1      7.69%     15.38% # number of syscalls executed
system.cpu09.kern.syscall::6                        1      7.69%     23.08% # number of syscalls executed
system.cpu09.kern.syscall::17                       1      7.69%     30.77% # number of syscalls executed
system.cpu09.kern.syscall::33                       1      7.69%     38.46% # number of syscalls executed
system.cpu09.kern.syscall::45                       3     23.08%     61.54% # number of syscalls executed
system.cpu09.kern.syscall::71                       4     30.77%     92.31% # number of syscalls executed
system.cpu09.kern.syscall::74                       1      7.69%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                   13                       # number of syscalls executed
system.cpu09.not_idle_fraction               0.674797                       # Percentage of non-idle cycles
system.cpu09.numCycles                       19957554                       # number of cpu cycles simulated
system.cpu09.num_insts                        4166413                       # Number of instructions executed
system.cpu09.num_refs                         1495472                       # Number of memory references
system.cpu10.dcache.LoadLockedReq_accesses::0         5589                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total         5589                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::0  5630.946660                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency  2630.946660                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::0         1427                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total         1427                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_miss_latency     23436000                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_rate::0     0.744677                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_misses::0         4162                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total         4162                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency     10950000                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::0     0.744677                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_misses         4162                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.ReadReq_accesses::0       1228941                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total      1228941                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_avg_miss_latency::0 10374.753452                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency  7374.753452                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_hits::0           1222857                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total       1222857                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_miss_latency     63120000                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_rate::0     0.004951                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_misses::0            6084                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         6084                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_mshr_miss_latency     44868000                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::0     0.004951                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_misses          6084                       # number of ReadReq MSHR misses
system.cpu10.dcache.StoreCondReq_accesses::0         5574                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total         5574                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_avg_miss_latency::0  5407.029209                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency  2414.744352                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::0         1363                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total         1363                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_miss_latency     22769000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_rate::0     0.755472                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_misses::0         4211                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total         4211                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency     10154000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::0     0.754395                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_misses         4205                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.WriteReq_accesses::0       122377                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total       122377                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_avg_miss_latency::0  9576.501484                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency  6576.501484                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu10.dcache.WriteReq_hits::0           113619                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total       113619                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_miss_latency     83871000                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_rate::0     0.071566                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_misses::0           8758                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total         8758                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_mshr_miss_latency     57597000                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::0     0.071566                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_misses         8758                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_uncacheable_latency      4718500                       # number of WriteReq MSHR uncacheable cycles
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_refs               363.109731                       # Average number of references to valid blocks.
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.demand_accesses::0        1351318                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total      1351318                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_avg_miss_latency::0  9903.719175                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency  6903.719175                       # average overall mshr miss latency
system.cpu10.dcache.demand_hits::0            1336476                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total        1336476                       # number of demand (read+write) hits
system.cpu10.dcache.demand_miss_latency     146991000                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_rate::0      0.010983                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_misses::0            14842                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total        14842                       # number of demand (read+write) misses
system.cpu10.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_miss_latency    102465000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::0     0.010983                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_misses          14842                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dcache.occ_%::0                 0.531887                       # Average percentage of cache occupancy
system.cpu10.dcache.occ_blocks::0          544.652357                       # Average occupied blocks per context
system.cpu10.dcache.overall_accesses::0       1351318                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total      1351318                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_avg_miss_latency::0  9903.719175                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency  6903.719175                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu10.dcache.overall_hits::0           1336476                       # number of overall hits
system.cpu10.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu10.dcache.overall_hits::total       1336476                       # number of overall hits
system.cpu10.dcache.overall_miss_latency    146991000                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_rate::0     0.010983                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_misses::0           14842                       # number of overall misses
system.cpu10.dcache.overall_misses::1               0                       # number of overall misses
system.cpu10.dcache.overall_misses::total        14842                       # number of overall misses
system.cpu10.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_miss_latency    102465000                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_rate::0     0.010983                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_misses         14842                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_uncacheable_latency      4718500                       # number of overall MSHR uncacheable cycles
system.cpu10.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.dcache.replacements                  460                       # number of replacements
system.cpu10.dcache.sampled_refs                  966                       # Sample count of references to valid blocks.
system.cpu10.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.dcache.tagsinuse              544.652357                       # Cycle average of tags in use
system.cpu10.dcache.total_refs                 350764                       # Total number of references to valid blocks.
system.cpu10.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.writebacks                    292                       # number of writebacks
system.cpu10.dtb.data_accesses                1345764                       # DTB accesses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_hits                    1362482                       # DTB hits
system.cpu10.dtb.data_misses                       21                       # DTB misses
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.read_accesses                1223495                       # DTB read accesses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_hits                    1234499                       # DTB read hits
system.cpu10.dtb.read_misses                       19                       # DTB read misses
system.cpu10.dtb.write_accesses                122269                       # DTB write accesses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_hits                    127983                       # DTB write hits
system.cpu10.dtb.write_misses                       2                       # DTB write misses
system.cpu10.icache.ReadReq_accesses::0       3833476                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total      3833476                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_avg_miss_latency::0 19992.287918                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency 16992.287918                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_hits::0           3832698                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total       3832698                       # number of ReadReq hits
system.cpu10.icache.ReadReq_miss_latency     15554000                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_rate::0     0.000203                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_misses::0             778                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          778                       # number of ReadReq misses
system.cpu10.icache.ReadReq_mshr_miss_latency     13220000                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::0     0.000203                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_misses           778                       # number of ReadReq MSHR misses
system.cpu10.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_refs              3024.287597                       # Average number of references to valid blocks.
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.demand_accesses::0        3833476                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total      3833476                       # number of demand (read+write) accesses
system.cpu10.icache.demand_avg_miss_latency::0 19992.287918                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency 16992.287918                       # average overall mshr miss latency
system.cpu10.icache.demand_hits::0            3832698                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total        3832698                       # number of demand (read+write) hits
system.cpu10.icache.demand_miss_latency      15554000                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_rate::0      0.000203                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_misses::0              778                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          778                       # number of demand (read+write) misses
system.cpu10.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_miss_latency     13220000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_rate::0     0.000203                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_misses            778                       # number of demand (read+write) MSHR misses
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu10.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu10.icache.overall_accesses::0       3833476                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total      3833476                       # number of overall (read+write) accesses
system.cpu10.icache.overall_avg_miss_latency::0 19992.287918                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency 16992.287918                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu10.icache.overall_hits::0           3832698                       # number of overall hits
system.cpu10.icache.overall_hits::1                 0                       # number of overall hits
system.cpu10.icache.overall_hits::total       3832698                       # number of overall hits
system.cpu10.icache.overall_miss_latency     15554000                       # number of overall miss cycles
system.cpu10.icache.overall_miss_rate::0     0.000203                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_misses::0             778                       # number of overall misses
system.cpu10.icache.overall_misses::1               0                       # number of overall misses
system.cpu10.icache.overall_misses::total          778                       # number of overall misses
system.cpu10.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_miss_latency     13220000                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_rate::0     0.000203                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_misses           778                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu10.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.icache.replacements                  778                       # number of replacements
system.cpu10.icache.sampled_refs                 1290                       # Sample count of references to valid blocks.
system.cpu10.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu10.icache.total_refs                3901331                       # Total number of references to valid blocks.
system.cpu10.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.writebacks                      0                       # number of writebacks
system.cpu10.idle_fraction                   0.443022                       # Percentage of idle cycles
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.fetch_accesses               3792019                       # ITB accesses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_hits                   3792006                       # ITB hits
system.cpu10.itb.fetch_misses                      13                       # ITB misses
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.kern.callpal::wripir                   1      0.36%      0.36% # number of callpals executed
system.cpu10.kern.callpal::swpctx                   2      0.71%      1.07% # number of callpals executed
system.cpu10.kern.callpal::swpipl                 202     72.14%     73.21% # number of callpals executed
system.cpu10.kern.callpal::rdps                    20      7.14%     80.36% # number of callpals executed
system.cpu10.kern.callpal::rti                     38     13.57%     93.93% # number of callpals executed
system.cpu10.kern.callpal::callsys                  2      0.71%     94.64% # number of callpals executed
system.cpu10.kern.callpal::rdunique                15      5.36%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                  280                       # number of callpals executed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.hwrei                      349                       # number of hwrei instructions executed
system.cpu10.kern.inst.quiesce                     10                       # number of quiesce instructions executed
system.cpu10.kern.ipl_count::0                     77     28.00%     28.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                    10      3.64%     31.64% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                    25      9.09%     40.73% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                   163     59.27%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                275                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                      77     41.85%     41.85% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                     10      5.43%     47.28% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                     25     13.59%     60.87% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                     72     39.13%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                 184                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0             9697943500     99.30%     99.30% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22               3327000      0.03%     99.33% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30              14708500      0.15%     99.48% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31              50668000      0.52%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total         9766647000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.441718                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.mode_good::kernel                28                      
system.cpu10.kern.mode_good::user                  28                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch::kernel              40                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                28                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch_good::kernel     0.700000                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel      20042967000     79.13%     79.13% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user         5285187000     20.87%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu10.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu10.kern.syscall::total                    1                       # number of syscalls executed
system.cpu10.not_idle_fraction               0.556978                       # Percentage of non-idle cycles
system.cpu10.numCycles                       19533294                       # number of cpu cycles simulated
system.cpu10.num_insts                        3833455                       # Number of instructions executed
system.cpu10.num_refs                         1362625                       # Number of memory references
system.cpu11.dcache.LoadLockedReq_accesses::0         5726                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total         5726                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::0  5611.750600                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency  2611.750600                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::0         1556                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total         1556                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_miss_latency     23401000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_rate::0     0.728257                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_misses::0         4170                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total         4170                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency     10891000                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::0     0.728257                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_misses         4170                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.ReadReq_accesses::0       1254258                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total      1254258                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_avg_miss_latency::0  9256.380890                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency  6256.380890                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_hits::0           1248146                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total       1248146                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_miss_latency     56575000                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_rate::0     0.004873                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_misses::0            6112                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         6112                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_mshr_miss_latency     38239000                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::0     0.004873                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_misses          6112                       # number of ReadReq MSHR misses
system.cpu11.dcache.StoreCondReq_accesses::0         5713                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total         5713                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_avg_miss_latency::0  5412.924685                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency  2434.875954                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::0         1504                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total         1504                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_miss_latency     22783000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_rate::0     0.736741                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_misses::0         4209                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total         4209                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency     10207000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::0     0.733765                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_misses         4192                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.WriteReq_accesses::0       122228                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total       122228                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_avg_miss_latency::0  8816.786489                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency  5816.786489                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu11.dcache.WriteReq_hits::0           113465                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total       113465                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_miss_latency     77261500                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_rate::0     0.071694                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_misses::0           8763                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total         8763                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_mshr_miss_latency     50972500                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::0     0.071694                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_misses         8763                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_uncacheable_latency      4474500                       # number of WriteReq MSHR uncacheable cycles
system.cpu11.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_refs               815.915765                       # Average number of references to valid blocks.
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.demand_accesses::0        1376486                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total      1376486                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_avg_miss_latency::0  8997.411765                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency  5997.411765                       # average overall mshr miss latency
system.cpu11.dcache.demand_hits::0            1361611                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total        1361611                       # number of demand (read+write) hits
system.cpu11.dcache.demand_miss_latency     133836500                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_rate::0      0.010807                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_misses::0            14875                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total        14875                       # number of demand (read+write) misses
system.cpu11.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_miss_latency     89211500                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::0     0.010807                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_misses          14875                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dcache.occ_%::0                 0.696260                       # Average percentage of cache occupancy
system.cpu11.dcache.occ_blocks::0          712.970171                       # Average occupied blocks per context
system.cpu11.dcache.overall_accesses::0       1376486                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total      1376486                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_avg_miss_latency::0  8997.411765                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency  5997.411765                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu11.dcache.overall_hits::0           1361611                       # number of overall hits
system.cpu11.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu11.dcache.overall_hits::total       1361611                       # number of overall hits
system.cpu11.dcache.overall_miss_latency    133836500                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_rate::0     0.010807                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_misses::0           14875                       # number of overall misses
system.cpu11.dcache.overall_misses::1               0                       # number of overall misses
system.cpu11.dcache.overall_misses::total        14875                       # number of overall misses
system.cpu11.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_miss_latency     89211500                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_rate::0     0.010807                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_misses         14875                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_uncacheable_latency      4474500                       # number of overall MSHR uncacheable cycles
system.cpu11.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.dcache.replacements                  666                       # number of replacements
system.cpu11.dcache.sampled_refs                 1294                       # Sample count of references to valid blocks.
system.cpu11.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.dcache.tagsinuse              712.970171                       # Cycle average of tags in use
system.cpu11.dcache.total_refs                1055795                       # Total number of references to valid blocks.
system.cpu11.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.writebacks                    278                       # number of writebacks
system.cpu11.dtb.data_accesses                1374393                       # DTB accesses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_hits                    1387926                       # DTB hits
system.cpu11.dtb.data_misses                       21                       # DTB misses
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.read_accesses                1251979                       # DTB read accesses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_hits                    1259954                       # DTB read hits
system.cpu11.dtb.read_misses                       19                       # DTB read misses
system.cpu11.dtb.write_accesses                122414                       # DTB write accesses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_hits                    127972                       # DTB write hits
system.cpu11.dtb.write_misses                       2                       # DTB write misses
system.cpu11.icache.ReadReq_accesses::0       3911905                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total      3911905                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_avg_miss_latency::0 16273.597811                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency 13273.597811                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_hits::0           3911174                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total       3911174                       # number of ReadReq hits
system.cpu11.icache.ReadReq_miss_latency     11896000                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_rate::0     0.000187                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_misses::0             731                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          731                       # number of ReadReq misses
system.cpu11.icache.ReadReq_mshr_miss_latency      9703000                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::0     0.000187                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_misses           731                       # number of ReadReq MSHR misses
system.cpu11.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_refs              3394.913043                       # Average number of references to valid blocks.
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.demand_accesses::0        3911905                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total      3911905                       # number of demand (read+write) accesses
system.cpu11.icache.demand_avg_miss_latency::0 16273.597811                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency 13273.597811                       # average overall mshr miss latency
system.cpu11.icache.demand_hits::0            3911174                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total        3911174                       # number of demand (read+write) hits
system.cpu11.icache.demand_miss_latency      11896000                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_rate::0      0.000187                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_misses::0              731                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          731                       # number of demand (read+write) misses
system.cpu11.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_miss_latency      9703000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_rate::0     0.000187                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_misses            731                       # number of demand (read+write) MSHR misses
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.occ_%::0                 0.998666                       # Average percentage of cache occupancy
system.cpu11.icache.occ_blocks::0          511.317126                       # Average occupied blocks per context
system.cpu11.icache.overall_accesses::0       3911905                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total      3911905                       # number of overall (read+write) accesses
system.cpu11.icache.overall_avg_miss_latency::0 16273.597811                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency 13273.597811                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu11.icache.overall_hits::0           3911174                       # number of overall hits
system.cpu11.icache.overall_hits::1                 0                       # number of overall hits
system.cpu11.icache.overall_hits::total       3911174                       # number of overall hits
system.cpu11.icache.overall_miss_latency     11896000                       # number of overall miss cycles
system.cpu11.icache.overall_miss_rate::0     0.000187                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_misses::0             731                       # number of overall misses
system.cpu11.icache.overall_misses::1               0                       # number of overall misses
system.cpu11.icache.overall_misses::total          731                       # number of overall misses
system.cpu11.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_miss_latency      9703000                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_rate::0     0.000187                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_misses           731                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu11.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.icache.replacements                  730                       # number of replacements
system.cpu11.icache.sampled_refs                 1242                       # Sample count of references to valid blocks.
system.cpu11.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.icache.tagsinuse              511.317126                       # Cycle average of tags in use
system.cpu11.icache.total_refs                4216482                       # Total number of references to valid blocks.
system.cpu11.icache.warmup_cycle         2452227430000                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.writebacks                      0                       # number of writebacks
system.cpu11.idle_fraction                   0.434044                       # Percentage of idle cycles
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.fetch_accesses               3877593                       # ITB accesses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_hits                   3877580                       # ITB hits
system.cpu11.itb.fetch_misses                      13                       # ITB misses
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.kern.callpal::swpctx                   2      0.72%      0.72% # number of callpals executed
system.cpu11.kern.callpal::swpipl                 205     73.48%     74.19% # number of callpals executed
system.cpu11.kern.callpal::rdps                    20      7.17%     81.36% # number of callpals executed
system.cpu11.kern.callpal::rti                     37     13.26%     94.62% # number of callpals executed
system.cpu11.kern.callpal::callsys                  1      0.36%     94.98% # number of callpals executed
system.cpu11.kern.callpal::rdunique                14      5.02%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                  279                       # number of callpals executed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.hwrei                      348                       # number of hwrei instructions executed
system.cpu11.kern.inst.quiesce                     10                       # number of quiesce instructions executed
system.cpu11.kern.ipl_count::0                     78     28.16%     28.16% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                    10      3.61%     31.77% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                    25      9.03%     40.79% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                   164     59.21%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                277                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                      78     42.16%     42.16% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                     10      5.41%     47.57% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                     25     13.51%     61.08% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                     72     38.92%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                 185                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0             9706844500     99.40%     99.40% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22               3756500      0.04%     99.44% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30              15500000      0.16%     99.60% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31              39530000      0.40%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total         9765631000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.439024                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.mode_good::kernel                27                      
system.cpu11.kern.mode_good::user                  27                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch::kernel              39                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                27                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch_good::kernel     0.692308                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel      19963143000     78.76%     78.76% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user         5384359000     21.24%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu11.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu11.kern.syscall::total                    1                       # number of syscalls executed
system.cpu11.not_idle_fraction               0.565956                       # Percentage of non-idle cycles
system.cpu11.numCycles                       19531262                       # number of cpu cycles simulated
system.cpu11.num_insts                        3911884                       # Number of instructions executed
system.cpu11.num_refs                         1388069                       # Number of memory references
system.cpu12.dcache.LoadLockedReq_accesses::0         5856                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total         5856                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::0  5695.139557                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency  2695.139557                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::0         1700                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total         1700                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_miss_latency     23669000                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_rate::0     0.709699                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_misses::0         4156                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total         4156                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency     11201000                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::0     0.709699                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_misses         4156                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.ReadReq_accesses::0       1279787                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total      1279787                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_avg_miss_latency::0  9194.462331                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency  6194.462331                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_hits::0           1273575                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total       1273575                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_miss_latency     57116000                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_rate::0     0.004854                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_misses::0            6212                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         6212                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_mshr_miss_latency     38480000                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::0     0.004854                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_misses          6212                       # number of ReadReq MSHR misses
system.cpu12.dcache.StoreCondReq_accesses::0         5844                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total         5844                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_avg_miss_latency::0  5317.932841                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency  2331.900669                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::0         1645                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total         1645                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_miss_latency     22330000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_rate::0     0.718515                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_misses::0         4199                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total         4199                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency      9766000                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::0     0.716632                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_misses         4188                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.WriteReq_accesses::0       122190                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total       122190                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_avg_miss_latency::0  8803.714286                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency  5803.714286                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu12.dcache.WriteReq_hits::0           113440                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total       113440                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_miss_latency     77032500                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_rate::0     0.071610                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_misses::0           8750                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total         8750                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_mshr_miss_latency     50782500                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::0     0.071610                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_misses         8750                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_uncacheable_latency      4710000                       # number of WriteReq MSHR uncacheable cycles
system.cpu12.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_refs               166.866667                       # Average number of references to valid blocks.
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.demand_accesses::0        1401977                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total      1401977                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_avg_miss_latency::0  8965.947066                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency  5965.947066                       # average overall mshr miss latency
system.cpu12.dcache.demand_hits::0            1387015                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total        1387015                       # number of demand (read+write) hits
system.cpu12.dcache.demand_miss_latency     134148500                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_rate::0      0.010672                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_misses::0            14962                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total        14962                       # number of demand (read+write) misses
system.cpu12.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_miss_latency     89262500                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::0     0.010672                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_misses          14962                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dcache.occ_%::0                 0.707792                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_blocks::0          724.778572                       # Average occupied blocks per context
system.cpu12.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu12.dcache.overall_accesses::0       1401977                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total      1401977                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_avg_miss_latency::0  8965.947066                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency  5965.947066                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu12.dcache.overall_hits::0           1387015                       # number of overall hits
system.cpu12.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu12.dcache.overall_hits::total       1387015                       # number of overall hits
system.cpu12.dcache.overall_miss_latency    134148500                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_rate::0     0.010672                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_misses::0           14962                       # number of overall misses
system.cpu12.dcache.overall_misses::1               0                       # number of overall misses
system.cpu12.dcache.overall_misses::total        14962                       # number of overall misses
system.cpu12.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_miss_latency     89262500                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_rate::0     0.010672                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_misses         14962                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_uncacheable_latency      4710000                       # number of overall MSHR uncacheable cycles
system.cpu12.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.dcache.replacements                  700                       # number of replacements
system.cpu12.dcache.sampled_refs                 1305                       # Sample count of references to valid blocks.
system.cpu12.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.dcache.tagsinuse              723.778572                       # Cycle average of tags in use
system.cpu12.dcache.total_refs                 217761                       # Total number of references to valid blocks.
system.cpu12.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.writebacks                    341                       # number of writebacks
system.cpu12.dtb.data_accesses                1400310                       # DTB accesses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_hits                    1413678                       # DTB hits
system.cpu12.dtb.data_misses                       21                       # DTB misses
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.read_accesses                1277769                       # DTB read accesses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_hits                    1285613                       # DTB read hits
system.cpu12.dtb.read_misses                       19                       # DTB read misses
system.cpu12.dtb.write_accesses                122541                       # DTB write accesses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_hits                    128065                       # DTB write hits
system.cpu12.dtb.write_misses                       2                       # DTB write misses
system.cpu12.icache.ReadReq_accesses::0       3988758                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total      3988758                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_avg_miss_latency::0 16288.135593                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency 13288.135593                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_hits::0           3988050                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total       3988050                       # number of ReadReq hits
system.cpu12.icache.ReadReq_miss_latency     11532000                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_rate::0     0.000177                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_misses::0             708                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          708                       # number of ReadReq misses
system.cpu12.icache.ReadReq_mshr_miss_latency      9408000                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::0     0.000177                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_misses           708                       # number of ReadReq MSHR misses
system.cpu12.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_refs              3317.636066                       # Average number of references to valid blocks.
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.demand_accesses::0        3988758                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total      3988758                       # number of demand (read+write) accesses
system.cpu12.icache.demand_avg_miss_latency::0 16288.135593                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency 13288.135593                       # average overall mshr miss latency
system.cpu12.icache.demand_hits::0            3988050                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total        3988050                       # number of demand (read+write) hits
system.cpu12.icache.demand_miss_latency      11532000                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_rate::0      0.000177                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_misses::0              708                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          708                       # number of demand (read+write) misses
system.cpu12.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_miss_latency      9408000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_rate::0     0.000177                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_misses            708                       # number of demand (read+write) MSHR misses
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu12.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu12.icache.overall_accesses::0       3988758                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total      3988758                       # number of overall (read+write) accesses
system.cpu12.icache.overall_avg_miss_latency::0 16288.135593                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency 13288.135593                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu12.icache.overall_hits::0           3988050                       # number of overall hits
system.cpu12.icache.overall_hits::1                 0                       # number of overall hits
system.cpu12.icache.overall_hits::total       3988050                       # number of overall hits
system.cpu12.icache.overall_miss_latency     11532000                       # number of overall miss cycles
system.cpu12.icache.overall_miss_rate::0     0.000177                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_misses::0             708                       # number of overall misses
system.cpu12.icache.overall_misses::1               0                       # number of overall misses
system.cpu12.icache.overall_misses::total          708                       # number of overall misses
system.cpu12.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_miss_latency      9408000                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_rate::0     0.000177                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_misses           708                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu12.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.icache.replacements                  708                       # number of replacements
system.cpu12.icache.sampled_refs                 1220                       # Sample count of references to valid blocks.
system.cpu12.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu12.icache.total_refs                4047516                       # Total number of references to valid blocks.
system.cpu12.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.writebacks                      0                       # number of writebacks
system.cpu12.idle_fraction                   0.423437                       # Percentage of idle cycles
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.fetch_accesses               3955033                       # ITB accesses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_hits                   3955020                       # ITB hits
system.cpu12.itb.fetch_misses                      13                       # ITB misses
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.kern.callpal::swpctx                   2      0.73%      0.73% # number of callpals executed
system.cpu12.kern.callpal::swpipl                 200     72.99%     73.72% # number of callpals executed
system.cpu12.kern.callpal::rdps                    20      7.30%     81.02% # number of callpals executed
system.cpu12.kern.callpal::rti                     37     13.50%     94.53% # number of callpals executed
system.cpu12.kern.callpal::callsys                  1      0.36%     94.89% # number of callpals executed
system.cpu12.kern.callpal::rdunique                14      5.11%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                  274                       # number of callpals executed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.hwrei                      343                       # number of hwrei instructions executed
system.cpu12.kern.inst.quiesce                     11                       # number of quiesce instructions executed
system.cpu12.kern.ipl_count::0                     76     27.94%     27.94% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                    10      3.68%     31.62% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                    25      9.19%     40.81% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                   161     59.19%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                272                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                      76     42.22%     42.22% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                     10      5.56%     47.78% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                     25     13.89%     61.67% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                     69     38.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                 180                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0             9709308000     99.42%     99.42% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22               3870500      0.04%     99.46% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30              15516500      0.16%     99.62% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31              37065000      0.38%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total         9765760000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.428571                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.mode_good::kernel                26                      
system.cpu12.kern.mode_good::user                  26                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch::kernel              39                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                26                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch_good::kernel     0.666667                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel      12264148000     69.08%     69.08% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user         5489364000     30.92%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu12.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu12.kern.syscall::total                    1                       # number of syscalls executed
system.cpu12.not_idle_fraction               0.576563                       # Percentage of non-idle cycles
system.cpu12.numCycles                       19531520                       # number of cpu cycles simulated
system.cpu12.num_insts                        3988737                       # Number of instructions executed
system.cpu12.num_refs                         1413820                       # Number of memory references
system.cpu13.dcache.LoadLockedReq_accesses::0         5988                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total         5988                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::0  5561.840844                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency  2561.840844                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::0         1816                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total         1816                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_miss_latency     23204000                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_rate::0     0.696727                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_misses::0         4172                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total         4172                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency     10688000                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::0     0.696727                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_misses         4172                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.ReadReq_accesses::0       1287743                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total      1287743                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_avg_miss_latency::0  8739.054011                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency  5739.054011                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_hits::0           1281485                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total       1281485                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_miss_latency     54689000                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_rate::0     0.004860                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_misses::0            6258                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         6258                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_mshr_miss_latency     35915000                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::0     0.004860                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_misses          6258                       # number of ReadReq MSHR misses
system.cpu13.dcache.StoreCondReq_accesses::0         5967                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total         5967                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_avg_miss_latency::0  5547.281324                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency  2572.310615                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::0         1737                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total         1737                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_miss_latency     23465000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_rate::0     0.708899                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_misses::0         4230                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total         4230                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency     10832000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::0     0.705715                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_misses         4211                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.WriteReq_accesses::0       122290                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total       122290                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_avg_miss_latency::0  8544.256872                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency  5544.256872                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu13.dcache.WriteReq_hits::0           113523                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total       113523                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_miss_latency     74907500                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_rate::0     0.071690                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_misses::0           8767                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total         8767                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_mshr_miss_latency     48606500                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::0     0.071690                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_misses         8767                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_uncacheable_latency      4622500                       # number of WriteReq MSHR uncacheable cycles
system.cpu13.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_refs               217.734536                       # Average number of references to valid blocks.
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.demand_accesses::0        1410033                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total      1410033                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_avg_miss_latency::0  8625.391015                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency  5625.391015                       # average overall mshr miss latency
system.cpu13.dcache.demand_hits::0            1395008                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total        1395008                       # number of demand (read+write) hits
system.cpu13.dcache.demand_miss_latency     129596500                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_rate::0      0.010656                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_misses::0            15025                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total        15025                       # number of demand (read+write) misses
system.cpu13.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_miss_latency     84521500                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::0     0.010656                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_misses          15025                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dcache.occ_%::0                 0.631165                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_%::1                -0.001953                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_blocks::0          646.313231                       # Average occupied blocks per context
system.cpu13.dcache.occ_blocks::1                  -2                       # Average occupied blocks per context
system.cpu13.dcache.overall_accesses::0       1410033                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total      1410033                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_avg_miss_latency::0  8625.391015                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency  5625.391015                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu13.dcache.overall_hits::0           1395008                       # number of overall hits
system.cpu13.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu13.dcache.overall_hits::total       1395008                       # number of overall hits
system.cpu13.dcache.overall_miss_latency    129596500                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_rate::0     0.010656                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_misses::0           15025                       # number of overall misses
system.cpu13.dcache.overall_misses::1               0                       # number of overall misses
system.cpu13.dcache.overall_misses::total        15025                       # number of overall misses
system.cpu13.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_miss_latency     84521500                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_rate::0     0.010656                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_misses         15025                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_uncacheable_latency      4622500                       # number of overall MSHR uncacheable cycles
system.cpu13.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.dcache.replacements                  574                       # number of replacements
system.cpu13.dcache.sampled_refs                 1164                       # Sample count of references to valid blocks.
system.cpu13.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.dcache.tagsinuse              644.313231                       # Cycle average of tags in use
system.cpu13.dcache.total_refs                 253443                       # Total number of references to valid blocks.
system.cpu13.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.writebacks                    252                       # number of writebacks
system.cpu13.dtb.data_accesses                1408107                       # DTB accesses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_hits                    1421990                       # DTB hits
system.cpu13.dtb.data_misses                       21                       # DTB misses
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.read_accesses                1285453                       # DTB read accesses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_hits                    1293701                       # DTB read hits
system.cpu13.dtb.read_misses                       19                       # DTB read misses
system.cpu13.dtb.write_accesses                122654                       # DTB write accesses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_hits                    128289                       # DTB write hits
system.cpu13.dtb.write_misses                       2                       # DTB write misses
system.cpu13.icache.ReadReq_accesses::0       4013107                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total      4013107                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_avg_miss_latency::0 16300.586510                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency 13300.586510                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_hits::0           4012425                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total       4012425                       # number of ReadReq hits
system.cpu13.icache.ReadReq_miss_latency     11117000                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_rate::0     0.000170                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_misses::0             682                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          682                       # number of ReadReq misses
system.cpu13.icache.ReadReq_mshr_miss_latency      9071000                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::0     0.000170                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_misses           682                       # number of ReadReq MSHR misses
system.cpu13.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_refs              4297.238416                       # Average number of references to valid blocks.
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.demand_accesses::0        4013107                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total      4013107                       # number of demand (read+write) accesses
system.cpu13.icache.demand_avg_miss_latency::0 16300.586510                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency 13300.586510                       # average overall mshr miss latency
system.cpu13.icache.demand_hits::0            4012425                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total        4012425                       # number of demand (read+write) hits
system.cpu13.icache.demand_miss_latency      11117000                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_rate::0      0.000170                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_misses::0              682                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          682                       # number of demand (read+write) misses
system.cpu13.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_miss_latency      9071000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_rate::0     0.000170                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_misses            682                       # number of demand (read+write) MSHR misses
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.occ_%::0                 0.988017                       # Average percentage of cache occupancy
system.cpu13.icache.occ_blocks::0          505.864499                       # Average occupied blocks per context
system.cpu13.icache.overall_accesses::0       4013107                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total      4013107                       # number of overall (read+write) accesses
system.cpu13.icache.overall_avg_miss_latency::0 16300.586510                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency 13300.586510                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu13.icache.overall_hits::0           4012425                       # number of overall hits
system.cpu13.icache.overall_hits::1                 0                       # number of overall hits
system.cpu13.icache.overall_hits::total       4012425                       # number of overall hits
system.cpu13.icache.overall_miss_latency     11117000                       # number of overall miss cycles
system.cpu13.icache.overall_miss_rate::0     0.000170                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_misses::0             682                       # number of overall misses
system.cpu13.icache.overall_misses::1               0                       # number of overall misses
system.cpu13.icache.overall_misses::total          682                       # number of overall misses
system.cpu13.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_miss_latency      9071000                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_rate::0     0.000170                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_misses           682                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu13.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.icache.replacements                  681                       # number of replacements
system.cpu13.icache.sampled_refs                 1187                       # Sample count of references to valid blocks.
system.cpu13.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.icache.tagsinuse              505.864499                       # Cycle average of tags in use
system.cpu13.icache.total_refs                5100822                       # Total number of references to valid blocks.
system.cpu13.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.writebacks                      0                       # number of writebacks
system.cpu13.idle_fraction                   0.420520                       # Percentage of idle cycles
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.fetch_accesses               3978210                       # ITB accesses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_hits                   3978197                       # ITB hits
system.cpu13.itb.fetch_misses                      13                       # ITB misses
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.kern.callpal::swpctx                   2      0.73%      0.73% # number of callpals executed
system.cpu13.kern.callpal::swpipl                 201     73.09%     73.82% # number of callpals executed
system.cpu13.kern.callpal::rdps                    20      7.27%     81.09% # number of callpals executed
system.cpu13.kern.callpal::rti                     37     13.45%     94.55% # number of callpals executed
system.cpu13.kern.callpal::callsys                  1      0.36%     94.91% # number of callpals executed
system.cpu13.kern.callpal::rdunique                14      5.09%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                  275                       # number of callpals executed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.hwrei                      344                       # number of hwrei instructions executed
system.cpu13.kern.inst.quiesce                     12                       # number of quiesce instructions executed
system.cpu13.kern.ipl_count::0                     78     28.57%     28.57% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                    10      3.66%     32.23% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                    25      9.16%     41.39% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                   160     58.61%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                273                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                      78     42.62%     42.62% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                     10      5.46%     48.09% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                     25     13.66%     61.75% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                     70     38.25%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                 183                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0             9707597500     99.40%     99.40% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22               3666500      0.04%     99.44% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30              15383000      0.16%     99.59% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31              39755000      0.41%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total         9766402000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.437500                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.mode_good::kernel                25                      
system.cpu13.kern.mode_good::user                  25                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch::kernel              39                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                25                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch_good::kernel     0.641026                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel      13003527000     70.23%     70.23% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user         5512521000     29.77%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu13.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu13.kern.syscall::total                    1                       # number of syscalls executed
system.cpu13.not_idle_fraction               0.579480                       # Percentage of non-idle cycles
system.cpu13.numCycles                       19532804                       # number of cpu cycles simulated
system.cpu13.num_insts                        4013086                       # Number of instructions executed
system.cpu13.num_refs                         1422132                       # Number of memory references
system.cpu14.dcache.LoadLockedReq_accesses::0         6046                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total         6046                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::0  5766.426859                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency  2766.426859                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::0         1876                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total         1876                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_miss_latency     24046000                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_rate::0     0.689712                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_misses::0         4170                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total         4170                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency     11536000                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::0     0.689712                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_misses         4170                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.ReadReq_accesses::0       1295646                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total      1295646                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_avg_miss_latency::0  8576.214137                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency  5576.214137                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_hits::0           1289407                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total       1289407                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_miss_latency     53507000                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_rate::0     0.004815                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_misses::0            6239                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         6239                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_mshr_miss_latency     34790000                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::0     0.004815                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_misses          6239                       # number of ReadReq MSHR misses
system.cpu14.dcache.StoreCondReq_accesses::0         6027                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total         6027                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_avg_miss_latency::0  5826.374145                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency  2852.606635                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::0         1788                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total         1788                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_miss_latency     24698000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_rate::0     0.703335                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_misses::0         4239                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total         4239                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency     12038000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::0     0.700183                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_misses         4220                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.WriteReq_accesses::0       122172                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total       122172                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_avg_miss_latency::0  8587.391898                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency  5587.391898                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu14.dcache.WriteReq_hits::0           113384                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total       113384                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_miss_latency     75466000                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_rate::0     0.071931                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_misses::0           8788                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total         8788                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_mshr_miss_latency     49102000                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::0     0.071931                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_misses         8788                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_uncacheable_latency      4653000                       # number of WriteReq MSHR uncacheable cycles
system.cpu14.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_refs               714.317036                       # Average number of references to valid blocks.
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.demand_accesses::0        1417818                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      1417818                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_avg_miss_latency::0  8582.751048                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency  5582.751048                       # average overall mshr miss latency
system.cpu14.dcache.demand_hits::0            1402791                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        1402791                       # number of demand (read+write) hits
system.cpu14.dcache.demand_miss_latency     128973000                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_rate::0      0.010599                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_misses::0            15027                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total        15027                       # number of demand (read+write) misses
system.cpu14.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_miss_latency     83892000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::0     0.010599                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_misses          15027                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dcache.occ_%::0                 0.715564                       # Average percentage of cache occupancy
system.cpu14.dcache.occ_blocks::0          732.737514                       # Average occupied blocks per context
system.cpu14.dcache.overall_accesses::0       1417818                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      1417818                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_avg_miss_latency::0  8582.751048                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency  5582.751048                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu14.dcache.overall_hits::0           1402791                       # number of overall hits
system.cpu14.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu14.dcache.overall_hits::total       1402791                       # number of overall hits
system.cpu14.dcache.overall_miss_latency    128973000                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_rate::0     0.010599                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_misses::0           15027                       # number of overall misses
system.cpu14.dcache.overall_misses::1               0                       # number of overall misses
system.cpu14.dcache.overall_misses::total        15027                       # number of overall misses
system.cpu14.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_miss_latency     83892000                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_rate::0     0.010599                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_misses         15027                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_uncacheable_latency      4653000                       # number of overall MSHR uncacheable cycles
system.cpu14.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.dcache.replacements                  672                       # number of replacements
system.cpu14.dcache.sampled_refs                 1309                       # Sample count of references to valid blocks.
system.cpu14.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.dcache.tagsinuse              732.737514                       # Cycle average of tags in use
system.cpu14.dcache.total_refs                 935041                       # Total number of references to valid blocks.
system.cpu14.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.writebacks                    277                       # number of writebacks
system.cpu14.dtb.data_accesses                1416284                       # DTB accesses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_hits                    1429892                       # DTB hits
system.cpu14.dtb.data_misses                       21                       # DTB misses
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.read_accesses                1293561                       # DTB read accesses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_hits                    1301662                       # DTB read hits
system.cpu14.dtb.read_misses                       19                       # DTB read misses
system.cpu14.dtb.write_accesses                122723                       # DTB write accesses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_hits                    128230                       # DTB write hits
system.cpu14.dtb.write_misses                       2                       # DTB write misses
system.cpu14.icache.ReadReq_accesses::0       4036575                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total      4036575                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_avg_miss_latency::0 16131.830601                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency 13131.830601                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_hits::0           4035843                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total       4035843                       # number of ReadReq hits
system.cpu14.icache.ReadReq_miss_latency     11808500                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_rate::0     0.000181                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_misses::0             732                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          732                       # number of ReadReq misses
system.cpu14.icache.ReadReq_mshr_miss_latency      9612500                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::0     0.000181                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_misses           732                       # number of ReadReq MSHR misses
system.cpu14.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_refs              3421.180868                       # Average number of references to valid blocks.
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.demand_accesses::0        4036575                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total      4036575                       # number of demand (read+write) accesses
system.cpu14.icache.demand_avg_miss_latency::0 16131.830601                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency 13131.830601                       # average overall mshr miss latency
system.cpu14.icache.demand_hits::0            4035843                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total        4035843                       # number of demand (read+write) hits
system.cpu14.icache.demand_miss_latency      11808500                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_rate::0      0.000181                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_misses::0              732                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          732                       # number of demand (read+write) misses
system.cpu14.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_miss_latency      9612500                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_rate::0     0.000181                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_misses            732                       # number of demand (read+write) MSHR misses
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu14.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu14.icache.overall_accesses::0       4036575                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total      4036575                       # number of overall (read+write) accesses
system.cpu14.icache.overall_avg_miss_latency::0 16131.830601                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency 13131.830601                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu14.icache.overall_hits::0           4035843                       # number of overall hits
system.cpu14.icache.overall_hits::1                 0                       # number of overall hits
system.cpu14.icache.overall_hits::total       4035843                       # number of overall hits
system.cpu14.icache.overall_miss_latency     11808500                       # number of overall miss cycles
system.cpu14.icache.overall_miss_rate::0     0.000181                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_misses::0             732                       # number of overall misses
system.cpu14.icache.overall_misses::1               0                       # number of overall misses
system.cpu14.icache.overall_misses::total          732                       # number of overall misses
system.cpu14.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_miss_latency      9612500                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_rate::0     0.000181                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_misses           732                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu14.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.icache.replacements                  732                       # number of replacements
system.cpu14.icache.sampled_refs                 1244                       # Sample count of references to valid blocks.
system.cpu14.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu14.icache.total_refs                4255949                       # Total number of references to valid blocks.
system.cpu14.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.writebacks                      0                       # number of writebacks
system.cpu14.idle_fraction                   0.417057                       # Percentage of idle cycles
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.fetch_accesses               4002597                       # ITB accesses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_hits                   4002584                       # ITB hits
system.cpu14.itb.fetch_misses                      13                       # ITB misses
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.kern.callpal::swpctx                   2      0.73%      0.73% # number of callpals executed
system.cpu14.kern.callpal::swpipl                 200     72.99%     73.72% # number of callpals executed
system.cpu14.kern.callpal::rdps                    20      7.30%     81.02% # number of callpals executed
system.cpu14.kern.callpal::rti                     37     13.50%     94.53% # number of callpals executed
system.cpu14.kern.callpal::callsys                  1      0.36%     94.89% # number of callpals executed
system.cpu14.kern.callpal::rdunique                14      5.11%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                  274                       # number of callpals executed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.hwrei                      343                       # number of hwrei instructions executed
system.cpu14.kern.inst.quiesce                     13                       # number of quiesce instructions executed
system.cpu14.kern.ipl_count::0                     78     28.68%     28.68% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                    10      3.68%     32.35% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                    25      9.19%     41.54% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                   159     58.46%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                272                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                      78     42.86%     42.86% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                     10      5.49%     48.35% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                     25     13.74%     62.09% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                     69     37.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                 182                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0             9704741000     99.39%     99.39% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22               3706500      0.04%     99.43% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30              19105500      0.20%     99.62% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31              36921000      0.38%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total         9764474000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.433962                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.mode_good::kernel                24                      
system.cpu14.kern.mode_good::user                  24                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch::kernel              39                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                24                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch_good::kernel     0.615385                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel      12255630000     68.85%     68.85% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user         5545613000     31.15%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu14.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu14.kern.syscall::total                    1                       # number of syscalls executed
system.cpu14.not_idle_fraction               0.582943                       # Percentage of non-idle cycles
system.cpu14.numCycles                       19528948                       # number of cpu cycles simulated
system.cpu14.num_insts                        4036554                       # Number of instructions executed
system.cpu14.num_refs                         1430035                       # Number of memory references
system.cpu15.dcache.LoadLockedReq_accesses::0         6161                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total         6161                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::0  5647.494033                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency  2647.494033                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::0         1971                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total         1971                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_miss_latency     23663000                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_rate::0     0.680084                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_misses::0         4190                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total         4190                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency     11093000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::0     0.680084                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_misses         4190                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.ReadReq_accesses::0       1298434                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total      1298434                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_avg_miss_latency::0  8830.273032                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency  5830.273032                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_hits::0           1292171                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total       1292171                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_miss_latency     55304000                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_rate::0     0.004824                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_misses::0            6263                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         6263                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_mshr_miss_latency     36515000                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::0     0.004824                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_misses          6263                       # number of ReadReq MSHR misses
system.cpu15.dcache.StoreCondReq_accesses::0         6142                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total         6142                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_avg_miss_latency::0  5723.499062                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency  2746.409230                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::0         1878                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total         1878                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_miss_latency     24405000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_rate::0     0.694236                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_misses::0         4264                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total         4264                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency     11664000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::0     0.691469                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_misses         4247                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.WriteReq_accesses::0       122741                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total       122741                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_avg_miss_latency::0  9067.857544                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency  6067.857544                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu15.dcache.WriteReq_hits::0           113840                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total       113840                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_miss_latency     80713000                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_rate::0     0.072519                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_misses::0           8901                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total         8901                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_mshr_miss_latency     54010000                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::0     0.072519                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_misses         8901                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_uncacheable_latency      4460500                       # number of WriteReq MSHR uncacheable cycles
system.cpu15.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_refs               609.033984                       # Average number of references to valid blocks.
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.demand_accesses::0        1421175                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total      1421175                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_avg_miss_latency::0  8969.730942                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency  5969.730942                       # average overall mshr miss latency
system.cpu15.dcache.demand_hits::0            1406011                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total        1406011                       # number of demand (read+write) hits
system.cpu15.dcache.demand_miss_latency     136017000                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_rate::0      0.010670                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_misses::0            15164                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total        15164                       # number of demand (read+write) misses
system.cpu15.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_miss_latency     90525000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::0     0.010670                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_misses          15164                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dcache.occ_%::0                 0.744123                       # Average percentage of cache occupancy
system.cpu15.dcache.occ_blocks::0          761.981949                       # Average occupied blocks per context
system.cpu15.dcache.overall_accesses::0       1421175                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total      1421175                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_avg_miss_latency::0  8969.730942                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency  5969.730942                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu15.dcache.overall_hits::0           1406011                       # number of overall hits
system.cpu15.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu15.dcache.overall_hits::total       1406011                       # number of overall hits
system.cpu15.dcache.overall_miss_latency    136017000                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_rate::0     0.010670                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_misses::0           15164                       # number of overall misses
system.cpu15.dcache.overall_misses::1               0                       # number of overall misses
system.cpu15.dcache.overall_misses::total        15164                       # number of overall misses
system.cpu15.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_miss_latency     90525000                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_rate::0     0.010670                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_misses         15164                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_uncacheable_latency      4460500                       # number of overall MSHR uncacheable cycles
system.cpu15.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.dcache.replacements                  696                       # number of replacements
system.cpu15.dcache.sampled_refs                 1383                       # Sample count of references to valid blocks.
system.cpu15.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.dcache.tagsinuse              761.981949                       # Cycle average of tags in use
system.cpu15.dcache.total_refs                 842294                       # Total number of references to valid blocks.
system.cpu15.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.writebacks                    312                       # number of writebacks
system.cpu15.dtb.data_accesses                1418423                       # DTB accesses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_hits                    1433479                       # DTB hits
system.cpu15.dtb.data_misses                       21                       # DTB misses
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.read_accesses                1295613                       # DTB read accesses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_hits                    1304565                       # DTB read hits
system.cpu15.dtb.read_misses                       19                       # DTB read misses
system.cpu15.dtb.write_accesses                122810                       # DTB write accesses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_hits                    128914                       # DTB write hits
system.cpu15.dtb.write_misses                       2                       # DTB write misses
system.cpu15.icache.ReadReq_accesses::0       4047220                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total      4047220                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_avg_miss_latency::0 16083.810888                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency 13083.810888                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_hits::0           4046522                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total       4046522                       # number of ReadReq hits
system.cpu15.icache.ReadReq_miss_latency     11226500                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_rate::0     0.000172                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_misses::0             698                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          698                       # number of ReadReq misses
system.cpu15.icache.ReadReq_mshr_miss_latency      9132500                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::0     0.000172                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_misses           698                       # number of ReadReq MSHR misses
system.cpu15.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_refs              3389.342975                       # Average number of references to valid blocks.
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.demand_accesses::0        4047220                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total      4047220                       # number of demand (read+write) accesses
system.cpu15.icache.demand_avg_miss_latency::0 16083.810888                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency 13083.810888                       # average overall mshr miss latency
system.cpu15.icache.demand_hits::0            4046522                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total        4046522                       # number of demand (read+write) hits
system.cpu15.icache.demand_miss_latency      11226500                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_rate::0      0.000172                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_misses::0              698                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          698                       # number of demand (read+write) misses
system.cpu15.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_miss_latency      9132500                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_rate::0     0.000172                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_misses            698                       # number of demand (read+write) MSHR misses
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu15.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu15.icache.overall_accesses::0       4047220                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total      4047220                       # number of overall (read+write) accesses
system.cpu15.icache.overall_avg_miss_latency::0 16083.810888                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency 13083.810888                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu15.icache.overall_hits::0           4046522                       # number of overall hits
system.cpu15.icache.overall_hits::1                 0                       # number of overall hits
system.cpu15.icache.overall_hits::total       4046522                       # number of overall hits
system.cpu15.icache.overall_miss_latency     11226500                       # number of overall miss cycles
system.cpu15.icache.overall_miss_rate::0     0.000172                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_misses::0             698                       # number of overall misses
system.cpu15.icache.overall_misses::1               0                       # number of overall misses
system.cpu15.icache.overall_misses::total          698                       # number of overall misses
system.cpu15.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_miss_latency      9132500                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_rate::0     0.000172                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_misses           698                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu15.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.icache.replacements                  698                       # number of replacements
system.cpu15.icache.sampled_refs                 1210                       # Sample count of references to valid blocks.
system.cpu15.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu15.icache.total_refs                4101105                       # Total number of references to valid blocks.
system.cpu15.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.writebacks                      0                       # number of writebacks
system.cpu15.idle_fraction                   0.415022                       # Percentage of idle cycles
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.fetch_accesses               4009758                       # ITB accesses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_hits                   4009745                       # ITB hits
system.cpu15.itb.fetch_misses                      13                       # ITB misses
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.kern.callpal::swpctx                   2      0.53%      0.53% # number of callpals executed
system.cpu15.kern.callpal::swpipl                 303     80.37%     80.90% # number of callpals executed
system.cpu15.kern.callpal::rdps                    20      5.31%     86.21% # number of callpals executed
system.cpu15.kern.callpal::rti                     37      9.81%     96.02% # number of callpals executed
system.cpu15.kern.callpal::callsys                  1      0.27%     96.29% # number of callpals executed
system.cpu15.kern.callpal::rdunique                14      3.71%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                  377                       # number of callpals executed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.hwrei                      446                       # number of hwrei instructions executed
system.cpu15.kern.inst.quiesce                     14                       # number of quiesce instructions executed
system.cpu15.kern.ipl_count::0                    107     28.53%     28.53% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                    10      2.67%     31.20% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                    48     12.80%     44.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                   210     56.00%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                375                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                     107     37.54%     37.54% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                     10      3.51%     41.05% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                     48     16.84%     57.89% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                    120     42.11%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                 285                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0             9697191500     99.28%     99.28% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22               3466500      0.04%     99.31% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              27619000      0.28%     99.60% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31              39529000      0.40%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total         9767806000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.571429                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.mode_good::kernel                23                      
system.cpu15.kern.mode_good::user                  23                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch::kernel              39                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                23                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch_good::kernel     0.589744                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel      10618488000     65.66%     65.66% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user         5553083000     34.34%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu15.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu15.kern.syscall::total                    1                       # number of syscalls executed
system.cpu15.not_idle_fraction               0.584978                       # Percentage of non-idle cycles
system.cpu15.numCycles                       19535612                       # number of cpu cycles simulated
system.cpu15.num_insts                        4047199                       # Number of instructions executed
system.cpu15.num_refs                         1433645                       # Number of memory references
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iocache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.iocache.avg_refs                             0                       # Average number of references to valid blocks.
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.demand_accesses::0                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::1                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               0                       # number of demand (read+write) accesses
system.iocache.demand_avg_miss_latency::0     no_value                       # average overall miss latency
system.iocache.demand_avg_miss_latency::1     no_value                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total     no_value                       # average overall miss latency
system.iocache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.iocache.demand_hits::0                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::1                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::total                   0                       # number of demand (read+write) hits
system.iocache.demand_miss_latency                  0                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_rate::0           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::1           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total       no_value                       # miss rate for demand accesses
system.iocache.demand_misses::0                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::1                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 0                       # number of demand (read+write) misses
system.iocache.demand_mshr_hits                     0                       # number of demand (read+write) MSHR hits
system.iocache.demand_mshr_miss_latency             0                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_rate::0      no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::1      no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total     no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_misses                   0                       # number of demand (read+write) MSHR misses
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.mshr_cap_events                      0                       # number of times MSHR cap was activated
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.occ_%::1                             1                       # Average percentage of cache occupancy
system.iocache.occ_blocks::1                       16                       # Average occupied blocks per context
system.iocache.overall_accesses::0                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::1                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              0                       # number of overall (read+write) accesses
system.iocache.overall_avg_miss_latency::0     no_value                       # average overall miss latency
system.iocache.overall_avg_miss_latency::1     no_value                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total     no_value                       # average overall miss latency
system.iocache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.iocache.overall_hits::0                      0                       # number of overall hits
system.iocache.overall_hits::1                      0                       # number of overall hits
system.iocache.overall_hits::total                  0                       # number of overall hits
system.iocache.overall_miss_latency                 0                       # number of overall miss cycles
system.iocache.overall_miss_rate::0          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::1          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total      no_value                       # miss rate for overall accesses
system.iocache.overall_misses::0                    0                       # number of overall misses
system.iocache.overall_misses::1                    0                       # number of overall misses
system.iocache.overall_misses::total                0                       # number of overall misses
system.iocache.overall_mshr_hits                    0                       # number of overall MSHR hits
system.iocache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_rate::0     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::1     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_misses                  0                       # number of overall MSHR misses
system.iocache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.iocache.replacements                         0                       # number of replacements
system.iocache.sampled_refs                        16                       # Sample count of references to valid blocks.
system.iocache.soft_prefetch_mshr_full              0                       # number of mshr full events for SW prefetching instrutions
system.iocache.tagsinuse                           16                       # Cycle average of tags in use
system.iocache.total_refs                           0                       # Total number of references to valid blocks.
system.iocache.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.iocache.writebacks                           0                       # number of writebacks
system.l2.ReadExReq_accesses::0                   188                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::1                   204                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::2                   189                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::3                   181                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::4                   189                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::5                  2038                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::6                  1030                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::7                  9339                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::8                  1443                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::9                  6643                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::10                  197                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::11                  189                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::12                  207                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::13                  211                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::14                  204                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::15                  217                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             22669                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::0  6270667.553191                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::1  5778850.490196                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::2  6237489.417989                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::3  6513179.558011                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::4  6237489.417989                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::5  578452.158979                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::6  1144549.029126                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::7  126232.519542                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::8  816968.468468                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::9  177462.818004                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::10 5984190.355330                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::11 6237489.417989                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::12 5695099.033816                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::13 5587135.071090                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::14 5778850.490196                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::15 5432652.073733                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::16          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 40004.234858                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency           1178885500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::0                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::1                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::2                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::3                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::4                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::5                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::6                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::7                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::8                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::9                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::10                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::11                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::12                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::13                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::14                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::15                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::0                     188                       # number of ReadExReq misses
system.l2.ReadExReq_misses::1                     204                       # number of ReadExReq misses
system.l2.ReadExReq_misses::2                     189                       # number of ReadExReq misses
system.l2.ReadExReq_misses::3                     181                       # number of ReadExReq misses
system.l2.ReadExReq_misses::4                     189                       # number of ReadExReq misses
system.l2.ReadExReq_misses::5                    2038                       # number of ReadExReq misses
system.l2.ReadExReq_misses::6                    1030                       # number of ReadExReq misses
system.l2.ReadExReq_misses::7                    9339                       # number of ReadExReq misses
system.l2.ReadExReq_misses::8                    1443                       # number of ReadExReq misses
system.l2.ReadExReq_misses::9                    6643                       # number of ReadExReq misses
system.l2.ReadExReq_misses::10                    197                       # number of ReadExReq misses
system.l2.ReadExReq_misses::11                    189                       # number of ReadExReq misses
system.l2.ReadExReq_misses::12                    207                       # number of ReadExReq misses
system.l2.ReadExReq_misses::13                    211                       # number of ReadExReq misses
system.l2.ReadExReq_misses::14                    204                       # number of ReadExReq misses
system.l2.ReadExReq_misses::15                    217                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               22669                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency       906856000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::0      120.579787                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::1      111.122549                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::2      119.941799                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::3      125.243094                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::4      119.941799                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::5       11.123160                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::6       22.008738                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::7        2.427348                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::8       15.709633                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::9        3.412464                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::10     115.071066                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::11     119.941799                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::12     109.512077                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::13     107.436019                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::14     111.122549                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::15     104.465438                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::16            inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 22669                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses::0                    1271                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::1                    1097                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::2                     920                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::3                     936                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::4                    1051                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::5                    5183                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::6                    3606                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::7                   23331                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::8                    6046                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::9                   11168                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::10                   1022                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::11                   1016                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::12                    929                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::13                    912                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::14                    978                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::15                    971                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               60437                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency::0    4978410.112360                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::1    8687813.725490                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::2    23319921.052632                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::3    36923208.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::4    19264282.608696                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::5    796903.776978                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::6    1273214.080460                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::7    151583.475881                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::8    436961.045365                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::9    133860.574018                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::10   3852856.521739                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::11   31648464.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::12   55384812.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::13   40279863.636364                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::14   34082961.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::15       22153925                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::16            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  40005.888588                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_hits::0                        1182                       # number of ReadReq hits
system.l2.ReadReq_hits::1                        1046                       # number of ReadReq hits
system.l2.ReadReq_hits::2                         901                       # number of ReadReq hits
system.l2.ReadReq_hits::3                         924                       # number of ReadReq hits
system.l2.ReadReq_hits::4                        1028                       # number of ReadReq hits
system.l2.ReadReq_hits::5                        4627                       # number of ReadReq hits
system.l2.ReadReq_hits::6                        3258                       # number of ReadReq hits
system.l2.ReadReq_hits::7                       20408                       # number of ReadReq hits
system.l2.ReadReq_hits::8                        5032                       # number of ReadReq hits
system.l2.ReadReq_hits::9                        7858                       # number of ReadReq hits
system.l2.ReadReq_hits::10                        907                       # number of ReadReq hits
system.l2.ReadReq_hits::11                       1002                       # number of ReadReq hits
system.l2.ReadReq_hits::12                        921                       # number of ReadReq hits
system.l2.ReadReq_hits::13                        901                       # number of ReadReq hits
system.l2.ReadReq_hits::14                        965                       # number of ReadReq hits
system.l2.ReadReq_hits::15                        951                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   51911                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              443078500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate::0               0.070024                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::1               0.046490                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::2               0.020652                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::3               0.012821                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::4               0.021884                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::5               0.107274                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::6               0.096506                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::7               0.125284                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::8               0.167714                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::9               0.296383                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::10              0.112524                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::11              0.013780                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::12              0.008611                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::13              0.012061                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::14              0.013292                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::15              0.020597                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses::0                        89                       # number of ReadReq misses
system.l2.ReadReq_misses::1                        51                       # number of ReadReq misses
system.l2.ReadReq_misses::2                        19                       # number of ReadReq misses
system.l2.ReadReq_misses::3                        12                       # number of ReadReq misses
system.l2.ReadReq_misses::4                        23                       # number of ReadReq misses
system.l2.ReadReq_misses::5                       556                       # number of ReadReq misses
system.l2.ReadReq_misses::6                       348                       # number of ReadReq misses
system.l2.ReadReq_misses::7                      2923                       # number of ReadReq misses
system.l2.ReadReq_misses::8                      1014                       # number of ReadReq misses
system.l2.ReadReq_misses::9                      3310                       # number of ReadReq misses
system.l2.ReadReq_misses::10                      115                       # number of ReadReq misses
system.l2.ReadReq_misses::11                       14                       # number of ReadReq misses
system.l2.ReadReq_misses::12                        8                       # number of ReadReq misses
system.l2.ReadReq_misses::13                       11                       # number of ReadReq misses
system.l2.ReadReq_misses::14                       13                       # number of ReadReq misses
system.l2.ReadReq_misses::15                       20                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  8526                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                        35                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         339690000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::0          6.680566                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::1          7.740201                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::2          9.229348                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::3          9.071581                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::4          8.078972                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::5          1.638240                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::6          2.354687                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::7          0.363936                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::8          1.404400                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::9          0.760297                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::10         8.308219                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::11         8.357283                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::12         9.139935                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::13         9.310307                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::14         8.682004                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::15         8.744593                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::16              inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total           inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    8491                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_uncacheable_latency     22318500                       # number of ReadReq MSHR uncacheable cycles
system.l2.UpgradeReq_accesses::0                  441                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::1                  380                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::2                  337                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::3                  395                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::4                  406                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::5                  904                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::6                  641                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::7                 2316                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::8                  895                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::9                 1410                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::10                 560                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::11                 440                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::12                 415                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::13                 363                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::14                 413                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::15                 486                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            10802                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::0 565913.832200                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::1 656757.894737                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::2 740557.863501                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::3 631817.721519                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::4 614699.507389                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::5 276070.796460                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::6 389341.653666                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::7 107758.203800                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::8 278846.927374                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::9 176998.581560                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::10 445657.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::11       567200                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::12 601368.674699                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::13 687515.151515                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::14 604280.871671                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::15 513514.403292                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::16          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40013.608591                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           249568000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::0                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::1                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::2                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::3                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::4                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::5                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::6                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::7                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::8                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::9                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::10                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::11                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::12                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::13                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::14                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::15                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::0                    441                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::1                    380                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::2                    337                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::3                    395                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::4                    406                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::5                    904                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::6                    641                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::7                   2316                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::8                    895                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::9                   1410                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::10                   560                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::11                   440                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::12                   415                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::13                   363                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::14                   413                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::15                   486                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              10802                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      432227000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::0      24.494331                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::1      28.426316                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::2      32.053412                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::3      27.346835                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::4      26.605911                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::5      11.949115                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::6      16.851794                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::7       4.664076                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::8      12.069274                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::9       7.660993                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::10     19.289286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::11     24.550000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::12     26.028916                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::13     29.757576                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::14     26.154964                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::15     22.226337                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::16           inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total          inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                10802                       # number of UpgradeReq MSHR misses
system.l2.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable_latency    114423500                       # number of WriteReq MSHR uncacheable cycles
system.l2.Writeback_accesses::0                 27616                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             27616                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits::0                     27616                       # number of Writeback hits
system.l2.Writeback_hits::total                 27616                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                          13.605511                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses::0                     1459                       # number of demand (read+write) accesses
system.l2.demand_accesses::1                     1301                       # number of demand (read+write) accesses
system.l2.demand_accesses::2                     1109                       # number of demand (read+write) accesses
system.l2.demand_accesses::3                     1117                       # number of demand (read+write) accesses
system.l2.demand_accesses::4                     1240                       # number of demand (read+write) accesses
system.l2.demand_accesses::5                     7221                       # number of demand (read+write) accesses
system.l2.demand_accesses::6                     4636                       # number of demand (read+write) accesses
system.l2.demand_accesses::7                    32670                       # number of demand (read+write) accesses
system.l2.demand_accesses::8                     7489                       # number of demand (read+write) accesses
system.l2.demand_accesses::9                    17811                       # number of demand (read+write) accesses
system.l2.demand_accesses::10                    1219                       # number of demand (read+write) accesses
system.l2.demand_accesses::11                    1205                       # number of demand (read+write) accesses
system.l2.demand_accesses::12                    1136                       # number of demand (read+write) accesses
system.l2.demand_accesses::13                    1123                       # number of demand (read+write) accesses
system.l2.demand_accesses::14                    1182                       # number of demand (read+write) accesses
system.l2.demand_accesses::15                    1188                       # number of demand (read+write) accesses
system.l2.demand_accesses::16                       0                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                83106                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::0     5855465.703971                       # average overall miss latency
system.l2.demand_avg_miss_latency::1     6360643.137255                       # average overall miss latency
system.l2.demand_avg_miss_latency::2     7797903.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::3     8403958.549223                       # average overall miss latency
system.l2.demand_avg_miss_latency::4     7650773.584906                       # average overall miss latency
system.l2.demand_avg_miss_latency::5     625275.250578                       # average overall miss latency
system.l2.demand_avg_miss_latency::6     1177042.089985                       # average overall miss latency
system.l2.demand_avg_miss_latency::7     132275.648344                       # average overall miss latency
system.l2.demand_avg_miss_latency::8     660140.008140                       # average overall miss latency
system.l2.demand_avg_miss_latency::9     162962.322918                       # average overall miss latency
system.l2.demand_avg_miss_latency::10    5198602.564103                       # average overall miss latency
system.l2.demand_avg_miss_latency::11    7989970.443350                       # average overall miss latency
system.l2.demand_avg_miss_latency::12    7544018.604651                       # average overall miss latency
system.l2.demand_avg_miss_latency::13    7306144.144144                       # average overall miss latency
system.l2.demand_avg_miss_latency::14    7474488.479263                       # average overall miss latency
system.l2.demand_avg_miss_latency::15    6843729.957806                       # average overall miss latency
system.l2.demand_avg_miss_latency::16             inf                       # average overall miss latency
system.l2.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   40004.685494                       # average overall mshr miss latency
system.l2.demand_hits::0                         1182                       # number of demand (read+write) hits
system.l2.demand_hits::1                         1046                       # number of demand (read+write) hits
system.l2.demand_hits::2                          901                       # number of demand (read+write) hits
system.l2.demand_hits::3                          924                       # number of demand (read+write) hits
system.l2.demand_hits::4                         1028                       # number of demand (read+write) hits
system.l2.demand_hits::5                         4627                       # number of demand (read+write) hits
system.l2.demand_hits::6                         3258                       # number of demand (read+write) hits
system.l2.demand_hits::7                        20408                       # number of demand (read+write) hits
system.l2.demand_hits::8                         5032                       # number of demand (read+write) hits
system.l2.demand_hits::9                         7858                       # number of demand (read+write) hits
system.l2.demand_hits::10                         907                       # number of demand (read+write) hits
system.l2.demand_hits::11                        1002                       # number of demand (read+write) hits
system.l2.demand_hits::12                         921                       # number of demand (read+write) hits
system.l2.demand_hits::13                         901                       # number of demand (read+write) hits
system.l2.demand_hits::14                         965                       # number of demand (read+write) hits
system.l2.demand_hits::15                         951                       # number of demand (read+write) hits
system.l2.demand_hits::16                           0                       # number of demand (read+write) hits
system.l2.demand_hits::total                    51911                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1621964000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::0                0.189856                       # miss rate for demand accesses
system.l2.demand_miss_rate::1                0.196003                       # miss rate for demand accesses
system.l2.demand_miss_rate::2                0.187556                       # miss rate for demand accesses
system.l2.demand_miss_rate::3                0.172784                       # miss rate for demand accesses
system.l2.demand_miss_rate::4                0.170968                       # miss rate for demand accesses
system.l2.demand_miss_rate::5                0.359230                       # miss rate for demand accesses
system.l2.demand_miss_rate::6                0.297239                       # miss rate for demand accesses
system.l2.demand_miss_rate::7                0.375329                       # miss rate for demand accesses
system.l2.demand_miss_rate::8                0.328081                       # miss rate for demand accesses
system.l2.demand_miss_rate::9                0.558812                       # miss rate for demand accesses
system.l2.demand_miss_rate::10               0.255947                       # miss rate for demand accesses
system.l2.demand_miss_rate::11               0.168465                       # miss rate for demand accesses
system.l2.demand_miss_rate::12               0.189261                       # miss rate for demand accesses
system.l2.demand_miss_rate::13               0.197685                       # miss rate for demand accesses
system.l2.demand_miss_rate::14               0.183587                       # miss rate for demand accesses
system.l2.demand_miss_rate::15               0.199495                       # miss rate for demand accesses
system.l2.demand_miss_rate::16               no_value                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            no_value                       # miss rate for demand accesses
system.l2.demand_misses::0                        277                       # number of demand (read+write) misses
system.l2.demand_misses::1                        255                       # number of demand (read+write) misses
system.l2.demand_misses::2                        208                       # number of demand (read+write) misses
system.l2.demand_misses::3                        193                       # number of demand (read+write) misses
system.l2.demand_misses::4                        212                       # number of demand (read+write) misses
system.l2.demand_misses::5                       2594                       # number of demand (read+write) misses
system.l2.demand_misses::6                       1378                       # number of demand (read+write) misses
system.l2.demand_misses::7                      12262                       # number of demand (read+write) misses
system.l2.demand_misses::8                       2457                       # number of demand (read+write) misses
system.l2.demand_misses::9                       9953                       # number of demand (read+write) misses
system.l2.demand_misses::10                       312                       # number of demand (read+write) misses
system.l2.demand_misses::11                       203                       # number of demand (read+write) misses
system.l2.demand_misses::12                       215                       # number of demand (read+write) misses
system.l2.demand_misses::13                       222                       # number of demand (read+write) misses
system.l2.demand_misses::14                       217                       # number of demand (read+write) misses
system.l2.demand_misses::15                       237                       # number of demand (read+write) misses
system.l2.demand_misses::16                         0                       # number of demand (read+write) misses
system.l2.demand_misses::total                  31195                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                         35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         1246546000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::0          21.357094                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::1          23.950807                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::2          28.097385                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::3          27.896150                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::4          25.129032                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::5           4.315192                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::6           6.721311                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::7           0.953780                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::8           4.160769                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::9           1.749481                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::10         25.561936                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::11         25.858921                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::12         27.429577                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::13         27.747106                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::14         26.362098                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::15         26.228956                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::16               inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total            inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    31160                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.009178                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.013401                       # Average percentage of cache occupancy
system.l2.occ_%::2                           0.020228                       # Average percentage of cache occupancy
system.l2.occ_%::3                           0.012942                       # Average percentage of cache occupancy
system.l2.occ_%::4                           0.007804                       # Average percentage of cache occupancy
system.l2.occ_%::5                           0.047575                       # Average percentage of cache occupancy
system.l2.occ_%::6                           0.009449                       # Average percentage of cache occupancy
system.l2.occ_%::7                           0.033333                       # Average percentage of cache occupancy
system.l2.occ_%::8                           0.008369                       # Average percentage of cache occupancy
system.l2.occ_%::9                           0.009256                       # Average percentage of cache occupancy
system.l2.occ_%::10                          0.007139                       # Average percentage of cache occupancy
system.l2.occ_%::11                          0.000659                       # Average percentage of cache occupancy
system.l2.occ_%::12                          0.005579                       # Average percentage of cache occupancy
system.l2.occ_%::13                          0.000507                       # Average percentage of cache occupancy
system.l2.occ_%::14                          0.001014                       # Average percentage of cache occupancy
system.l2.occ_%::15                          0.012003                       # Average percentage of cache occupancy
system.l2.occ_%::16                          0.367371                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                    300.744919                       # Average occupied blocks per context
system.l2.occ_blocks::1                    439.109403                       # Average occupied blocks per context
system.l2.occ_blocks::2                    662.836944                       # Average occupied blocks per context
system.l2.occ_blocks::3                    424.088145                       # Average occupied blocks per context
system.l2.occ_blocks::4                    255.706623                       # Average occupied blocks per context
system.l2.occ_blocks::5                   1558.943828                       # Average occupied blocks per context
system.l2.occ_blocks::6                    309.610266                       # Average occupied blocks per context
system.l2.occ_blocks::7                   1092.268306                       # Average occupied blocks per context
system.l2.occ_blocks::8                    274.220691                       # Average occupied blocks per context
system.l2.occ_blocks::9                    303.297923                       # Average occupied blocks per context
system.l2.occ_blocks::10                   233.936922                       # Average occupied blocks per context
system.l2.occ_blocks::11                    21.588514                       # Average occupied blocks per context
system.l2.occ_blocks::12                   182.813116                       # Average occupied blocks per context
system.l2.occ_blocks::13                    16.619398                       # Average occupied blocks per context
system.l2.occ_blocks::14                    33.226630                       # Average occupied blocks per context
system.l2.occ_blocks::15                   393.307896                       # Average occupied blocks per context
system.l2.occ_blocks::16                 12038.002912                       # Average occupied blocks per context
system.l2.overall_accesses::0                    1459                       # number of overall (read+write) accesses
system.l2.overall_accesses::1                    1301                       # number of overall (read+write) accesses
system.l2.overall_accesses::2                    1109                       # number of overall (read+write) accesses
system.l2.overall_accesses::3                    1117                       # number of overall (read+write) accesses
system.l2.overall_accesses::4                    1240                       # number of overall (read+write) accesses
system.l2.overall_accesses::5                    7221                       # number of overall (read+write) accesses
system.l2.overall_accesses::6                    4636                       # number of overall (read+write) accesses
system.l2.overall_accesses::7                   32670                       # number of overall (read+write) accesses
system.l2.overall_accesses::8                    7489                       # number of overall (read+write) accesses
system.l2.overall_accesses::9                   17811                       # number of overall (read+write) accesses
system.l2.overall_accesses::10                   1219                       # number of overall (read+write) accesses
system.l2.overall_accesses::11                   1205                       # number of overall (read+write) accesses
system.l2.overall_accesses::12                   1136                       # number of overall (read+write) accesses
system.l2.overall_accesses::13                   1123                       # number of overall (read+write) accesses
system.l2.overall_accesses::14                   1182                       # number of overall (read+write) accesses
system.l2.overall_accesses::15                   1188                       # number of overall (read+write) accesses
system.l2.overall_accesses::16                      0                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               83106                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::0    5855465.703971                       # average overall miss latency
system.l2.overall_avg_miss_latency::1    6360643.137255                       # average overall miss latency
system.l2.overall_avg_miss_latency::2    7797903.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::3    8403958.549223                       # average overall miss latency
system.l2.overall_avg_miss_latency::4    7650773.584906                       # average overall miss latency
system.l2.overall_avg_miss_latency::5    625275.250578                       # average overall miss latency
system.l2.overall_avg_miss_latency::6    1177042.089985                       # average overall miss latency
system.l2.overall_avg_miss_latency::7    132275.648344                       # average overall miss latency
system.l2.overall_avg_miss_latency::8    660140.008140                       # average overall miss latency
system.l2.overall_avg_miss_latency::9    162962.322918                       # average overall miss latency
system.l2.overall_avg_miss_latency::10   5198602.564103                       # average overall miss latency
system.l2.overall_avg_miss_latency::11   7989970.443350                       # average overall miss latency
system.l2.overall_avg_miss_latency::12   7544018.604651                       # average overall miss latency
system.l2.overall_avg_miss_latency::13   7306144.144144                       # average overall miss latency
system.l2.overall_avg_miss_latency::14   7474488.479263                       # average overall miss latency
system.l2.overall_avg_miss_latency::15   6843729.957806                       # average overall miss latency
system.l2.overall_avg_miss_latency::16            inf                       # average overall miss latency
system.l2.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  40004.685494                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.l2.overall_hits::0                        1182                       # number of overall hits
system.l2.overall_hits::1                        1046                       # number of overall hits
system.l2.overall_hits::2                         901                       # number of overall hits
system.l2.overall_hits::3                         924                       # number of overall hits
system.l2.overall_hits::4                        1028                       # number of overall hits
system.l2.overall_hits::5                        4627                       # number of overall hits
system.l2.overall_hits::6                        3258                       # number of overall hits
system.l2.overall_hits::7                       20408                       # number of overall hits
system.l2.overall_hits::8                        5032                       # number of overall hits
system.l2.overall_hits::9                        7858                       # number of overall hits
system.l2.overall_hits::10                        907                       # number of overall hits
system.l2.overall_hits::11                       1002                       # number of overall hits
system.l2.overall_hits::12                        921                       # number of overall hits
system.l2.overall_hits::13                        901                       # number of overall hits
system.l2.overall_hits::14                        965                       # number of overall hits
system.l2.overall_hits::15                        951                       # number of overall hits
system.l2.overall_hits::16                          0                       # number of overall hits
system.l2.overall_hits::total                   51911                       # number of overall hits
system.l2.overall_miss_latency             1621964000                       # number of overall miss cycles
system.l2.overall_miss_rate::0               0.189856                       # miss rate for overall accesses
system.l2.overall_miss_rate::1               0.196003                       # miss rate for overall accesses
system.l2.overall_miss_rate::2               0.187556                       # miss rate for overall accesses
system.l2.overall_miss_rate::3               0.172784                       # miss rate for overall accesses
system.l2.overall_miss_rate::4               0.170968                       # miss rate for overall accesses
system.l2.overall_miss_rate::5               0.359230                       # miss rate for overall accesses
system.l2.overall_miss_rate::6               0.297239                       # miss rate for overall accesses
system.l2.overall_miss_rate::7               0.375329                       # miss rate for overall accesses
system.l2.overall_miss_rate::8               0.328081                       # miss rate for overall accesses
system.l2.overall_miss_rate::9               0.558812                       # miss rate for overall accesses
system.l2.overall_miss_rate::10              0.255947                       # miss rate for overall accesses
system.l2.overall_miss_rate::11              0.168465                       # miss rate for overall accesses
system.l2.overall_miss_rate::12              0.189261                       # miss rate for overall accesses
system.l2.overall_miss_rate::13              0.197685                       # miss rate for overall accesses
system.l2.overall_miss_rate::14              0.183587                       # miss rate for overall accesses
system.l2.overall_miss_rate::15              0.199495                       # miss rate for overall accesses
system.l2.overall_miss_rate::16              no_value                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           no_value                       # miss rate for overall accesses
system.l2.overall_misses::0                       277                       # number of overall misses
system.l2.overall_misses::1                       255                       # number of overall misses
system.l2.overall_misses::2                       208                       # number of overall misses
system.l2.overall_misses::3                       193                       # number of overall misses
system.l2.overall_misses::4                       212                       # number of overall misses
system.l2.overall_misses::5                      2594                       # number of overall misses
system.l2.overall_misses::6                      1378                       # number of overall misses
system.l2.overall_misses::7                     12262                       # number of overall misses
system.l2.overall_misses::8                      2457                       # number of overall misses
system.l2.overall_misses::9                      9953                       # number of overall misses
system.l2.overall_misses::10                      312                       # number of overall misses
system.l2.overall_misses::11                      203                       # number of overall misses
system.l2.overall_misses::12                      215                       # number of overall misses
system.l2.overall_misses::13                      222                       # number of overall misses
system.l2.overall_misses::14                      217                       # number of overall misses
system.l2.overall_misses::15                      237                       # number of overall misses
system.l2.overall_misses::16                        0                       # number of overall misses
system.l2.overall_misses::total                 31195                       # number of overall misses
system.l2.overall_mshr_hits                        35                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        1246546000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::0         21.357094                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::1         23.950807                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::2         28.097385                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::3         27.896150                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::4         25.129032                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::5          4.315192                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::6          6.721311                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::7          0.953780                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::8          4.160769                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::9          1.749481                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::10        25.561936                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::11        25.858921                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::12        27.429577                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::13        27.747106                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::14        26.362098                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::15        26.228956                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::16              inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total           inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   31160                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency    136742000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.replacements                          20435                       # number of replacements
system.l2.sampled_refs                          40176                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      18540.322436                       # Cycle average of tags in use
system.l2.total_refs                           546615                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            12978                       # number of writebacks
system.tsunami.ethernet.coalescedRxDesc      no_value                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle      no_value                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk        no_value                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn       no_value                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi         no_value                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal       no_value                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc      no_value                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle      no_value                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk        no_value                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR

---------- End Simulation Statistics   ----------
