// Seed: 1992802409
module module_0 (
    output supply1 id_0,
    output tri0 id_1,
    input wor id_2,
    input tri1 id_3
);
  wire id_5;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1
    , id_25,
    output supply1 id_2
    , id_26,
    input tri id_3,
    input supply0 id_4,
    output supply1 id_5,
    output wor id_6,
    output supply0 id_7,
    input wor id_8,
    output wire id_9,
    input wand id_10,
    input tri id_11
    , id_27,
    output uwire id_12,
    input uwire id_13,
    input wor id_14,
    output wor id_15,
    output uwire id_16,
    input tri1 id_17,
    input tri id_18,
    input wand id_19,
    output supply1 id_20,
    input wand id_21,
    output wire id_22,
    output wand id_23
);
  assign id_26 = 1'b0;
  module_0 modCall_1 (
      id_20,
      id_16,
      id_10,
      id_11
  );
  assign modCall_1.id_3 = 0;
  wire id_28;
endmodule
