
/-
-- auto-generated from 'SSA/Projects/InstCombine/scripts/extract-goals.py'
-/
open BitVec

theorem test2_thm.extracted_1._1 : âˆ€ (x : BitVec 32), (x &&& 7#32) + (x &&& 32#32) = x &&& 39#32 :=
sorry