Simulator report for small_computer
Sun Dec 22 14:29:59 2024
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_9ma1:auto_generated|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 2.0 us       ;
; Simulation Netlist Size     ; 228 nodes    ;
; Simulation Coverage         ;      85.99 % ;
; Total Number of Transitions ; 11919        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
; Device                      ; EP2C5T144C8  ;
+-----------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                              ;
+--------------------------------------------------------------------------------------------+--------------------+---------------+
; Option                                                                                     ; Setting            ; Default Value ;
+--------------------------------------------------------------------------------------------+--------------------+---------------+
; Simulation mode                                                                            ; Timing             ; Timing        ;
; Start time                                                                                 ; 0 ns               ; 0 ns          ;
; Simulation results format                                                                  ; CVWF               ;               ;
; Vector input source                                                                        ; small_computer.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                 ; On            ;
; Check outputs                                                                              ; Off                ; Off           ;
; Report simulation coverage                                                                 ; On                 ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                 ; On            ;
; Display missing 1-value coverage report                                                    ; On                 ; On            ;
; Display missing 0-value coverage report                                                    ; On                 ; On            ;
; Detect setup and hold time violations                                                      ; Off                ; Off           ;
; Detect glitches                                                                            ; Off                ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                ; Off           ;
; Generate Signal Activity File                                                              ; Off                ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                ; Off           ;
; Group bus channels in simulation results                                                   ; Off                ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                 ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE         ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto               ; Auto          ;
+--------------------------------------------------------------------------------------------+--------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+-------------------------------------------------------------------------------------------------------------+
; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_9ma1:auto_generated|ALTSYNCRAM ;
+-------------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      85.99 % ;
; Total nodes checked                                 ; 228          ;
; Total output ports checked                          ; 257          ;
; Total output ports with complete 1/0-value coverage ; 221          ;
; Total output ports with no 1/0-value coverage       ; 34           ;
; Total output ports with no 1-value coverage         ; 34           ;
; Total output ports with no 0-value coverage         ; 36           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                     ; Output Port Name                                                                                        ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+
; |small_computer|au:inst13|Add1~0                                                                              ; |small_computer|au:inst13|Add1~0                                                                        ; combout          ;
; |small_computer|au:inst13|Add1~0                                                                              ; |small_computer|au:inst13|Add1~1                                                                        ; cout             ;
; |small_computer|au:inst13|Add1~2                                                                              ; |small_computer|au:inst13|Add1~2                                                                        ; combout          ;
; |small_computer|au:inst13|Add1~2                                                                              ; |small_computer|au:inst13|Add1~3                                                                        ; cout             ;
; |small_computer|au:inst13|Add1~4                                                                              ; |small_computer|au:inst13|Add1~4                                                                        ; combout          ;
; |small_computer|au:inst13|Add1~4                                                                              ; |small_computer|au:inst13|Add1~5                                                                        ; cout             ;
; |small_computer|au:inst13|Add1~6                                                                              ; |small_computer|au:inst13|Add1~6                                                                        ; combout          ;
; |small_computer|au:inst13|Add1~6                                                                              ; |small_computer|au:inst13|Add1~7                                                                        ; cout             ;
; |small_computer|au:inst13|Add1~8                                                                              ; |small_computer|au:inst13|Add1~8                                                                        ; combout          ;
; |small_computer|au:inst13|Add1~8                                                                              ; |small_computer|au:inst13|Add1~9                                                                        ; cout             ;
; |small_computer|au:inst13|Add1~10                                                                             ; |small_computer|au:inst13|Add1~10                                                                       ; combout          ;
; |small_computer|au:inst13|Add1~10                                                                             ; |small_computer|au:inst13|Add1~11                                                                       ; cout             ;
; |small_computer|au:inst13|Add1~12                                                                             ; |small_computer|au:inst13|Add1~12                                                                       ; combout          ;
; |small_computer|au:inst13|Add1~12                                                                             ; |small_computer|au:inst13|Add1~13                                                                       ; cout             ;
; |small_computer|au:inst13|Add1~14                                                                             ; |small_computer|au:inst13|Add1~14                                                                       ; combout          ;
; |small_computer|au:inst13|Add1~14                                                                             ; |small_computer|au:inst13|Add1~15                                                                       ; cout             ;
; |small_computer|au:inst13|Add0~2                                                                              ; |small_computer|au:inst13|Add0~2                                                                        ; combout          ;
; |small_computer|au:inst13|Add0~2                                                                              ; |small_computer|au:inst13|Add0~3                                                                        ; cout             ;
; |small_computer|au:inst13|Add0~4                                                                              ; |small_computer|au:inst13|Add0~4                                                                        ; combout          ;
; |small_computer|au:inst13|Add0~4                                                                              ; |small_computer|au:inst13|Add0~5                                                                        ; cout             ;
; |small_computer|au:inst13|Add0~6                                                                              ; |small_computer|au:inst13|Add0~6                                                                        ; combout          ;
; |small_computer|au:inst13|Add0~6                                                                              ; |small_computer|au:inst13|Add0~7                                                                        ; cout             ;
; |small_computer|au:inst13|Add0~8                                                                              ; |small_computer|au:inst13|Add0~8                                                                        ; combout          ;
; |small_computer|au:inst13|Add0~8                                                                              ; |small_computer|au:inst13|Add0~9                                                                        ; cout             ;
; |small_computer|au:inst13|Add0~10                                                                             ; |small_computer|au:inst13|Add0~10                                                                       ; combout          ;
; |small_computer|au:inst13|Add0~10                                                                             ; |small_computer|au:inst13|Add0~11                                                                       ; cout             ;
; |small_computer|au:inst13|Add0~12                                                                             ; |small_computer|au:inst13|Add0~12                                                                       ; combout          ;
; |small_computer|au:inst13|Add0~12                                                                             ; |small_computer|au:inst13|Add0~13                                                                       ; cout             ;
; |small_computer|au:inst13|Add0~14                                                                             ; |small_computer|au:inst13|Add0~14                                                                       ; combout          ;
; |small_computer|au:inst13|Add0~14                                                                             ; |small_computer|au:inst13|Add0~15                                                                       ; cout             ;
; |small_computer|au:inst13|Add0~16                                                                             ; |small_computer|au:inst13|Add0~16                                                                       ; combout          ;
; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_9ma1:auto_generated|ram_block1a0 ; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_9ma1:auto_generated|q_a[0] ; portadataout0    ;
; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_9ma1:auto_generated|ram_block1a0 ; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_9ma1:auto_generated|q_a[1] ; portadataout1    ;
; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_9ma1:auto_generated|ram_block1a0 ; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_9ma1:auto_generated|q_a[2] ; portadataout2    ;
; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_9ma1:auto_generated|ram_block1a0 ; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_9ma1:auto_generated|q_a[3] ; portadataout3    ;
; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_9ma1:auto_generated|ram_block1a0 ; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_9ma1:auto_generated|q_a[4] ; portadataout4    ;
; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_9ma1:auto_generated|ram_block1a0 ; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_9ma1:auto_generated|q_a[5] ; portadataout5    ;
; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_9ma1:auto_generated|ram_block1a0 ; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_9ma1:auto_generated|q_a[6] ; portadataout6    ;
; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_9ma1:auto_generated|ram_block1a0 ; |small_computer|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_9ma1:auto_generated|q_a[7] ; portadataout7    ;
; |small_computer|pc:inst8|c[5]                                                                                 ; |small_computer|pc:inst8|c[5]                                                                           ; regout           ;
; |small_computer|pc:inst8|c[4]                                                                                 ; |small_computer|pc:inst8|c[4]                                                                           ; regout           ;
; |small_computer|pc:inst8|c[3]                                                                                 ; |small_computer|pc:inst8|c[3]                                                                           ; regout           ;
; |small_computer|pc:inst8|c[2]                                                                                 ; |small_computer|pc:inst8|c[2]                                                                           ; regout           ;
; |small_computer|pc:inst8|c[1]                                                                                 ; |small_computer|pc:inst8|c[1]                                                                           ; regout           ;
; |small_computer|pc:inst8|c[0]                                                                                 ; |small_computer|pc:inst8|c[0]                                                                           ; regout           ;
; |small_computer|pc:inst8|c[0]~36                                                                              ; |small_computer|pc:inst8|c[0]~36                                                                        ; combout          ;
; |small_computer|pc:inst8|c[0]~36                                                                              ; |small_computer|pc:inst8|c[0]~37                                                                        ; cout             ;
; |small_computer|pc:inst8|c[1]~38                                                                              ; |small_computer|pc:inst8|c[1]~38                                                                        ; combout          ;
; |small_computer|pc:inst8|c[1]~38                                                                              ; |small_computer|pc:inst8|c[1]~39                                                                        ; cout             ;
; |small_computer|pc:inst8|c[2]~40                                                                              ; |small_computer|pc:inst8|c[2]~40                                                                        ; combout          ;
; |small_computer|pc:inst8|c[2]~40                                                                              ; |small_computer|pc:inst8|c[2]~41                                                                        ; cout             ;
; |small_computer|pc:inst8|c[3]~42                                                                              ; |small_computer|pc:inst8|c[3]~42                                                                        ; combout          ;
; |small_computer|pc:inst8|c[3]~42                                                                              ; |small_computer|pc:inst8|c[3]~43                                                                        ; cout             ;
; |small_computer|pc:inst8|c[4]~44                                                                              ; |small_computer|pc:inst8|c[4]~44                                                                        ; combout          ;
; |small_computer|pc:inst8|c[4]~44                                                                              ; |small_computer|pc:inst8|c[4]~45                                                                        ; cout             ;
; |small_computer|pc:inst8|c[5]~46                                                                              ; |small_computer|pc:inst8|c[5]~46                                                                        ; combout          ;
; |small_computer|au:inst13|Add1~16                                                                             ; |small_computer|au:inst13|Add1~16                                                                       ; combout          ;
; |small_computer|sm:inst4|sm                                                                                   ; |small_computer|sm:inst4|sm                                                                             ; regout           ;
; |small_computer|ir:inst|x[7]                                                                                  ; |small_computer|ir:inst|x[7]                                                                            ; regout           ;
; |small_computer|ir:inst|x[6]                                                                                  ; |small_computer|ir:inst|x[6]                                                                            ; regout           ;
; |small_computer|ir:inst|x[5]                                                                                  ; |small_computer|ir:inst|x[5]                                                                            ; regout           ;
; |small_computer|ir:inst|x[4]                                                                                  ; |small_computer|ir:inst|x[4]                                                                            ; regout           ;
; |small_computer|ins_decode:inst3|Equal4~0                                                                     ; |small_computer|ins_decode:inst3|Equal4~0                                                               ; combout          ;
; |small_computer|inst7[7]~2                                                                                    ; |small_computer|inst7[7]~2                                                                              ; combout          ;
; |small_computer|ins_decode:inst3|Equal4~1                                                                     ; |small_computer|ins_decode:inst3|Equal4~1                                                               ; combout          ;
; |small_computer|ins_decode:inst3|Equal4~2                                                                     ; |small_computer|ins_decode:inst3|Equal4~2                                                               ; combout          ;
; |small_computer|con_signal:inst2|au_en~4                                                                      ; |small_computer|con_signal:inst2|au_en~4                                                                ; combout          ;
; |small_computer|au:inst13|t[7]~38                                                                             ; |small_computer|au:inst13|t[7]~38                                                                       ; combout          ;
; |small_computer|au:inst13|t[7]~18                                                                             ; |small_computer|au:inst13|t[7]~18                                                                       ; combout          ;
; |small_computer|ir:inst|x[0]                                                                                  ; |small_computer|ir:inst|x[0]                                                                            ; regout           ;
; |small_computer|ir:inst|x[1]                                                                                  ; |small_computer|ir:inst|x[1]                                                                            ; regout           ;
; |small_computer|reg_group:inst12|r0[7]                                                                        ; |small_computer|reg_group:inst12|r0[7]                                                                  ; regout           ;
; |small_computer|reg_group:inst12|s[7]~24                                                                      ; |small_computer|reg_group:inst12|s[7]~24                                                                ; combout          ;
; |small_computer|reg_group:inst12|s[7]~25                                                                      ; |small_computer|reg_group:inst12|s[7]~25                                                                ; combout          ;
; |small_computer|au:inst13|Add0~0                                                                              ; |small_computer|au:inst13|Add0~0                                                                        ; combout          ;
; |small_computer|ir:inst|x[2]                                                                                  ; |small_computer|ir:inst|x[2]                                                                            ; regout           ;
; |small_computer|ir:inst|x[3]                                                                                  ; |small_computer|ir:inst|x[3]                                                                            ; regout           ;
; |small_computer|reg_group:inst12|d[7]~24                                                                      ; |small_computer|reg_group:inst12|d[7]~24                                                                ; combout          ;
; |small_computer|reg_group:inst12|d[7]~25                                                                      ; |small_computer|reg_group:inst12|d[7]~25                                                                ; combout          ;
; |small_computer|reg_group:inst12|r0[6]                                                                        ; |small_computer|reg_group:inst12|r0[6]                                                                  ; regout           ;
; |small_computer|reg_group:inst12|s[6]~26                                                                      ; |small_computer|reg_group:inst12|s[6]~26                                                                ; combout          ;
; |small_computer|reg_group:inst12|s[6]~27                                                                      ; |small_computer|reg_group:inst12|s[6]~27                                                                ; combout          ;
; |small_computer|reg_group:inst12|d[6]~26                                                                      ; |small_computer|reg_group:inst12|d[6]~26                                                                ; combout          ;
; |small_computer|reg_group:inst12|d[6]~27                                                                      ; |small_computer|reg_group:inst12|d[6]~27                                                                ; combout          ;
; |small_computer|reg_group:inst12|r0[5]                                                                        ; |small_computer|reg_group:inst12|r0[5]                                                                  ; regout           ;
; |small_computer|reg_group:inst12|s[5]~28                                                                      ; |small_computer|reg_group:inst12|s[5]~28                                                                ; combout          ;
; |small_computer|reg_group:inst12|s[5]~29                                                                      ; |small_computer|reg_group:inst12|s[5]~29                                                                ; combout          ;
; |small_computer|reg_group:inst12|d[5]~28                                                                      ; |small_computer|reg_group:inst12|d[5]~28                                                                ; combout          ;
; |small_computer|reg_group:inst12|d[5]~29                                                                      ; |small_computer|reg_group:inst12|d[5]~29                                                                ; combout          ;
; |small_computer|reg_group:inst12|r1[4]                                                                        ; |small_computer|reg_group:inst12|r1[4]                                                                  ; regout           ;
; |small_computer|reg_group:inst12|s[4]~30                                                                      ; |small_computer|reg_group:inst12|s[4]~30                                                                ; combout          ;
; |small_computer|reg_group:inst12|r3[4]                                                                        ; |small_computer|reg_group:inst12|r3[4]                                                                  ; regout           ;
; |small_computer|reg_group:inst12|s[4]~31                                                                      ; |small_computer|reg_group:inst12|s[4]~31                                                                ; combout          ;
; |small_computer|reg_group:inst12|d[4]~30                                                                      ; |small_computer|reg_group:inst12|d[4]~30                                                                ; combout          ;
; |small_computer|reg_group:inst12|d[4]~31                                                                      ; |small_computer|reg_group:inst12|d[4]~31                                                                ; combout          ;
; |small_computer|reg_group:inst12|r1[3]                                                                        ; |small_computer|reg_group:inst12|r1[3]                                                                  ; regout           ;
; |small_computer|reg_group:inst12|r0[3]                                                                        ; |small_computer|reg_group:inst12|r0[3]                                                                  ; regout           ;
; |small_computer|reg_group:inst12|s[3]~32                                                                      ; |small_computer|reg_group:inst12|s[3]~32                                                                ; combout          ;
; |small_computer|reg_group:inst12|r3[3]                                                                        ; |small_computer|reg_group:inst12|r3[3]                                                                  ; regout           ;
; |small_computer|reg_group:inst12|s[3]~33                                                                      ; |small_computer|reg_group:inst12|s[3]~33                                                                ; combout          ;
; |small_computer|reg_group:inst12|d[3]~32                                                                      ; |small_computer|reg_group:inst12|d[3]~32                                                                ; combout          ;
; |small_computer|reg_group:inst12|d[3]~33                                                                      ; |small_computer|reg_group:inst12|d[3]~33                                                                ; combout          ;
; |small_computer|reg_group:inst12|r1[2]                                                                        ; |small_computer|reg_group:inst12|r1[2]                                                                  ; regout           ;
; |small_computer|reg_group:inst12|r0[2]                                                                        ; |small_computer|reg_group:inst12|r0[2]                                                                  ; regout           ;
; |small_computer|reg_group:inst12|s[2]~34                                                                      ; |small_computer|reg_group:inst12|s[2]~34                                                                ; combout          ;
; |small_computer|reg_group:inst12|s[2]~35                                                                      ; |small_computer|reg_group:inst12|s[2]~35                                                                ; combout          ;
; |small_computer|reg_group:inst12|d[2]~34                                                                      ; |small_computer|reg_group:inst12|d[2]~34                                                                ; combout          ;
; |small_computer|reg_group:inst12|d[2]~35                                                                      ; |small_computer|reg_group:inst12|d[2]~35                                                                ; combout          ;
; |small_computer|reg_group:inst12|r0[1]                                                                        ; |small_computer|reg_group:inst12|r0[1]                                                                  ; regout           ;
; |small_computer|reg_group:inst12|s[1]~36                                                                      ; |small_computer|reg_group:inst12|s[1]~36                                                                ; combout          ;
; |small_computer|reg_group:inst12|r3[1]                                                                        ; |small_computer|reg_group:inst12|r3[1]                                                                  ; regout           ;
; |small_computer|reg_group:inst12|s[1]~37                                                                      ; |small_computer|reg_group:inst12|s[1]~37                                                                ; combout          ;
; |small_computer|reg_group:inst12|d[1]~36                                                                      ; |small_computer|reg_group:inst12|d[1]~36                                                                ; combout          ;
; |small_computer|reg_group:inst12|d[1]~37                                                                      ; |small_computer|reg_group:inst12|d[1]~37                                                                ; combout          ;
; |small_computer|reg_group:inst12|r1[0]                                                                        ; |small_computer|reg_group:inst12|r1[0]                                                                  ; regout           ;
; |small_computer|reg_group:inst12|r0[0]                                                                        ; |small_computer|reg_group:inst12|r0[0]                                                                  ; regout           ;
; |small_computer|reg_group:inst12|s[0]~38                                                                      ; |small_computer|reg_group:inst12|s[0]~38                                                                ; combout          ;
; |small_computer|reg_group:inst12|r3[0]                                                                        ; |small_computer|reg_group:inst12|r3[0]                                                                  ; regout           ;
; |small_computer|reg_group:inst12|s[0]~39                                                                      ; |small_computer|reg_group:inst12|s[0]~39                                                                ; combout          ;
; |small_computer|reg_group:inst12|d[0]~38                                                                      ; |small_computer|reg_group:inst12|d[0]~38                                                                ; combout          ;
; |small_computer|reg_group:inst12|d[0]~39                                                                      ; |small_computer|reg_group:inst12|d[0]~39                                                                ; combout          ;
; |small_computer|au:inst13|Add0~1                                                                              ; |small_computer|au:inst13|Add0~1                                                                        ; combout          ;
; |small_computer|inst7[7]~3                                                                                    ; |small_computer|inst7[7]~3                                                                              ; combout          ;
; |small_computer|ins_decode:inst3|Equal4~3                                                                     ; |small_computer|ins_decode:inst3|Equal4~3                                                               ; combout          ;
; |small_computer|ins_decode:inst3|in1~9                                                                        ; |small_computer|ins_decode:inst3|in1~9                                                                  ; combout          ;
; |small_computer|ins_decode:inst3|Equal4~4                                                                     ; |small_computer|ins_decode:inst3|Equal4~4                                                               ; combout          ;
; |small_computer|inst7[7]~4                                                                                    ; |small_computer|inst7[7]~4                                                                              ; combout          ;
; |small_computer|inst7[7]~6                                                                                    ; |small_computer|inst7[7]~6                                                                              ; combout          ;
; |small_computer|inst7[7]~7                                                                                    ; |small_computer|inst7[7]~7                                                                              ; combout          ;
; |small_computer|inst7[6]~8                                                                                    ; |small_computer|inst7[6]~8                                                                              ; combout          ;
; |small_computer|au:inst13|t[6]~39                                                                             ; |small_computer|au:inst13|t[6]~39                                                                       ; combout          ;
; |small_computer|inst7[6]~9                                                                                    ; |small_computer|inst7[6]~9                                                                              ; combout          ;
; |small_computer|inst7[5]~10                                                                                   ; |small_computer|inst7[5]~10                                                                             ; combout          ;
; |small_computer|au:inst13|Add0~19                                                                             ; |small_computer|au:inst13|Add0~19                                                                       ; combout          ;
; |small_computer|au:inst13|t[5]~40                                                                             ; |small_computer|au:inst13|t[5]~40                                                                       ; combout          ;
; |small_computer|inst7[5]~11                                                                                   ; |small_computer|inst7[5]~11                                                                             ; combout          ;
; |small_computer|inst7[4]~12                                                                                   ; |small_computer|inst7[4]~12                                                                             ; combout          ;
; |small_computer|au:inst13|Add0~20                                                                             ; |small_computer|au:inst13|Add0~20                                                                       ; combout          ;
; |small_computer|au:inst13|t[4]~41                                                                             ; |small_computer|au:inst13|t[4]~41                                                                       ; combout          ;
; |small_computer|inst7[4]~13                                                                                   ; |small_computer|inst7[4]~13                                                                             ; combout          ;
; |small_computer|inst7[3]~14                                                                                   ; |small_computer|inst7[3]~14                                                                             ; combout          ;
; |small_computer|au:inst13|Add0~21                                                                             ; |small_computer|au:inst13|Add0~21                                                                       ; combout          ;
; |small_computer|au:inst13|t[3]~42                                                                             ; |small_computer|au:inst13|t[3]~42                                                                       ; combout          ;
; |small_computer|inst7[3]~15                                                                                   ; |small_computer|inst7[3]~15                                                                             ; combout          ;
; |small_computer|inst7[2]~16                                                                                   ; |small_computer|inst7[2]~16                                                                             ; combout          ;
; |small_computer|au:inst13|Add0~22                                                                             ; |small_computer|au:inst13|Add0~22                                                                       ; combout          ;
; |small_computer|au:inst13|t[2]~43                                                                             ; |small_computer|au:inst13|t[2]~43                                                                       ; combout          ;
; |small_computer|inst7[2]~17                                                                                   ; |small_computer|inst7[2]~17                                                                             ; combout          ;
; |small_computer|inst7[1]~18                                                                                   ; |small_computer|inst7[1]~18                                                                             ; combout          ;
; |small_computer|au:inst13|Add0~23                                                                             ; |small_computer|au:inst13|Add0~23                                                                       ; combout          ;
; |small_computer|au:inst13|t[1]~44                                                                             ; |small_computer|au:inst13|t[1]~44                                                                       ; combout          ;
; |small_computer|inst7[1]~19                                                                                   ; |small_computer|inst7[1]~19                                                                             ; combout          ;
; |small_computer|inst7[0]~20                                                                                   ; |small_computer|inst7[0]~20                                                                             ; combout          ;
; |small_computer|au:inst13|Add0~24                                                                             ; |small_computer|au:inst13|Add0~24                                                                       ; combout          ;
; |small_computer|au:inst13|t[0]~45                                                                             ; |small_computer|au:inst13|t[0]~45                                                                       ; combout          ;
; |small_computer|inst7[0]~21                                                                                   ; |small_computer|inst7[0]~21                                                                             ; combout          ;
; |small_computer|sm:inst4|sm~0                                                                                 ; |small_computer|sm:inst4|sm~0                                                                           ; combout          ;
; |small_computer|inst7[7]~22                                                                                   ; |small_computer|inst7[7]~22                                                                             ; combout          ;
; |small_computer|inst7[6]~23                                                                                   ; |small_computer|inst7[6]~23                                                                             ; combout          ;
; |small_computer|inst7[5]~24                                                                                   ; |small_computer|inst7[5]~24                                                                             ; combout          ;
; |small_computer|inst7[4]~25                                                                                   ; |small_computer|inst7[4]~25                                                                             ; combout          ;
; |small_computer|ins_decode:inst3|movc~3                                                                       ; |small_computer|ins_decode:inst3|movc~3                                                                 ; combout          ;
; |small_computer|con_signal:inst2|reg_we~6                                                                     ; |small_computer|con_signal:inst2|reg_we~6                                                               ; combout          ;
; |small_computer|con_signal:inst2|mux_s~10                                                                     ; |small_computer|con_signal:inst2|mux_s~10                                                               ; combout          ;
; |small_computer|mux2_1:inst20|y[7]~8                                                                          ; |small_computer|mux2_1:inst20|y[7]~8                                                                    ; combout          ;
; |small_computer|ins_decode:inst3|Equal4~5                                                                     ; |small_computer|ins_decode:inst3|Equal4~5                                                               ; combout          ;
; |small_computer|con_signal:inst2|reg_we~7                                                                     ; |small_computer|con_signal:inst2|reg_we~7                                                               ; combout          ;
; |small_computer|reg_group:inst12|Equal5~0                                                                     ; |small_computer|reg_group:inst12|Equal5~0                                                               ; combout          ;
; |small_computer|inst7[0]~26                                                                                   ; |small_computer|inst7[0]~26                                                                             ; combout          ;
; |small_computer|reg_group:inst12|Equal5~1                                                                     ; |small_computer|reg_group:inst12|Equal5~1                                                               ; combout          ;
; |small_computer|inst7[1]~27                                                                                   ; |small_computer|inst7[1]~27                                                                             ; combout          ;
; |small_computer|reg_group:inst12|r0[7]~8                                                                      ; |small_computer|reg_group:inst12|r0[7]~8                                                                ; combout          ;
; |small_computer|reg_group:inst12|Equal5~2                                                                     ; |small_computer|reg_group:inst12|Equal5~2                                                               ; combout          ;
; |small_computer|inst7[2]~28                                                                                   ; |small_computer|inst7[2]~28                                                                             ; combout          ;
; |small_computer|inst7[3]~29                                                                                   ; |small_computer|inst7[3]~29                                                                             ; combout          ;
; |small_computer|mux2_1:inst20|y[6]~9                                                                          ; |small_computer|mux2_1:inst20|y[6]~9                                                                    ; combout          ;
; |small_computer|mux2_1:inst20|y[5]~10                                                                         ; |small_computer|mux2_1:inst20|y[5]~10                                                                   ; combout          ;
; |small_computer|mux2_1:inst20|y[4]~11                                                                         ; |small_computer|mux2_1:inst20|y[4]~11                                                                   ; combout          ;
; |small_computer|mux2_1:inst20|y[3]~12                                                                         ; |small_computer|mux2_1:inst20|y[3]~12                                                                   ; combout          ;
; |small_computer|mux2_1:inst20|y[2]~13                                                                         ; |small_computer|mux2_1:inst20|y[2]~13                                                                   ; combout          ;
; |small_computer|mux2_1:inst20|y[1]~14                                                                         ; |small_computer|mux2_1:inst20|y[1]~14                                                                   ; combout          ;
; |small_computer|mux2_1:inst20|y[0]~15                                                                         ; |small_computer|mux2_1:inst20|y[0]~15                                                                   ; combout          ;
; |small_computer|lpm_ram_io:inst1|_~1                                                                          ; |small_computer|lpm_ram_io:inst1|_~1                                                                    ; combout          ;
; |small_computer|mux3_1:inst9|y[0]~40                                                                          ; |small_computer|mux3_1:inst9|y[0]~40                                                                    ; combout          ;
; |small_computer|mux3_1:inst9|y[1]~41                                                                          ; |small_computer|mux3_1:inst9|y[1]~41                                                                    ; combout          ;
; |small_computer|mux3_1:inst9|y[2]~42                                                                          ; |small_computer|mux3_1:inst9|y[2]~42                                                                    ; combout          ;
; |small_computer|mux3_1:inst9|y[3]~43                                                                          ; |small_computer|mux3_1:inst9|y[3]~43                                                                    ; combout          ;
; |small_computer|mux3_1:inst9|y[4]~44                                                                          ; |small_computer|mux3_1:inst9|y[4]~44                                                                    ; combout          ;
; |small_computer|mux3_1:inst9|y[5]~45                                                                          ; |small_computer|mux3_1:inst9|y[5]~45                                                                    ; combout          ;
; |small_computer|mux3_1:inst9|y[6]~46                                                                          ; |small_computer|mux3_1:inst9|y[6]~46                                                                    ; combout          ;
; |small_computer|psw:inst5|gf                                                                                  ; |small_computer|psw:inst5|gf                                                                            ; regout           ;
; |small_computer|psw:inst5|gf~0                                                                                ; |small_computer|psw:inst5|gf~0                                                                          ; combout          ;
; |small_computer|inst7[7]~30                                                                                   ; |small_computer|inst7[7]~30                                                                             ; combout          ;
; |small_computer|mux3_1:inst9|y[0]~48                                                                          ; |small_computer|mux3_1:inst9|y[0]~48                                                                    ; combout          ;
; |small_computer|mux3_1:inst9|y[1]~49                                                                          ; |small_computer|mux3_1:inst9|y[1]~49                                                                    ; combout          ;
; |small_computer|mux3_1:inst9|y[2]~50                                                                          ; |small_computer|mux3_1:inst9|y[2]~50                                                                    ; combout          ;
; |small_computer|mux3_1:inst9|y[3]~51                                                                          ; |small_computer|mux3_1:inst9|y[3]~51                                                                    ; combout          ;
; |small_computer|mux3_1:inst9|y[4]~52                                                                          ; |small_computer|mux3_1:inst9|y[4]~52                                                                    ; combout          ;
; |small_computer|mux3_1:inst9|y[5]~53                                                                          ; |small_computer|mux3_1:inst9|y[5]~53                                                                    ; combout          ;
; |small_computer|mux3_1:inst9|y[6]~54                                                                          ; |small_computer|mux3_1:inst9|y[6]~54                                                                    ; combout          ;
; |small_computer|con_signal:inst2|mux_s~11                                                                     ; |small_computer|con_signal:inst2|mux_s~11                                                               ; combout          ;
; |small_computer|ins_decode:inst3|movi~11                                                                      ; |small_computer|ins_decode:inst3|movi~11                                                                ; combout          ;
; |small_computer|ins_decode:inst3|Equal4~6                                                                     ; |small_computer|ins_decode:inst3|Equal4~6                                                               ; combout          ;
; |small_computer|con_signal:inst2|ram_re                                                                       ; |small_computer|con_signal:inst2|ram_re                                                                 ; combout          ;
; |small_computer|pc:inst8|always0~5                                                                            ; |small_computer|pc:inst8|always0~5                                                                      ; combout          ;
; |small_computer|pc:inst8|always0~0                                                                            ; |small_computer|pc:inst8|always0~0                                                                      ; combout          ;
; |small_computer|pc:inst8|c~52                                                                                 ; |small_computer|pc:inst8|c~52                                                                           ; combout          ;
; |small_computer|pc:inst8|c~27                                                                                 ; |small_computer|pc:inst8|c~27                                                                           ; combout          ;
; |small_computer|reg_group:inst12|r3[2]~8                                                                      ; |small_computer|reg_group:inst12|r3[2]~8                                                                ; combout          ;
; |small_computer|reg_group:inst12|r3[1]~9                                                                      ; |small_computer|reg_group:inst12|r3[1]~9                                                                ; combout          ;
; |small_computer|reg_group:inst12|r0[0]~9                                                                      ; |small_computer|reg_group:inst12|r0[0]~9                                                                ; combout          ;
; |small_computer|reg_group:inst12|r3[0]~10                                                                     ; |small_computer|reg_group:inst12|r3[0]~10                                                               ; combout          ;
; |small_computer|output[6]                                                                                     ; |small_computer|output[6]                                                                               ; padio            ;
; |small_computer|output[5]                                                                                     ; |small_computer|output[5]                                                                               ; padio            ;
; |small_computer|output[4]                                                                                     ; |small_computer|output[4]                                                                               ; padio            ;
; |small_computer|output[3]                                                                                     ; |small_computer|output[3]                                                                               ; padio            ;
; |small_computer|output[2]                                                                                     ; |small_computer|output[2]                                                                               ; padio            ;
; |small_computer|output[1]                                                                                     ; |small_computer|output[1]                                                                               ; padio            ;
; |small_computer|output[0]                                                                                     ; |small_computer|output[0]                                                                               ; padio            ;
; |small_computer|clk                                                                                           ; |small_computer|clk~corein                                                                              ; combout          ;
; |small_computer|clk~clkctrl                                                                                   ; |small_computer|clk~clkctrl                                                                             ; outclk           ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                           ;
+----------------------------------------+----------------------------------------+------------------+
; Node Name                              ; Output Port Name                       ; Output Port Type ;
+----------------------------------------+----------------------------------------+------------------+
; |small_computer|pc:inst8|c[7]          ; |small_computer|pc:inst8|c[7]          ; regout           ;
; |small_computer|pc:inst8|c[6]          ; |small_computer|pc:inst8|c[6]          ; regout           ;
; |small_computer|pc:inst8|c[5]~46       ; |small_computer|pc:inst8|c[5]~47       ; cout             ;
; |small_computer|pc:inst8|c[6]~48       ; |small_computer|pc:inst8|c[6]~48       ; combout          ;
; |small_computer|pc:inst8|c[6]~48       ; |small_computer|pc:inst8|c[6]~49       ; cout             ;
; |small_computer|pc:inst8|c[7]~50       ; |small_computer|pc:inst8|c[7]~50       ; combout          ;
; |small_computer|reg_group:inst12|r1[7] ; |small_computer|reg_group:inst12|r1[7] ; regout           ;
; |small_computer|reg_group:inst12|r2[7] ; |small_computer|reg_group:inst12|r2[7] ; regout           ;
; |small_computer|reg_group:inst12|r3[7] ; |small_computer|reg_group:inst12|r3[7] ; regout           ;
; |small_computer|reg_group:inst12|r2[6] ; |small_computer|reg_group:inst12|r2[6] ; regout           ;
; |small_computer|reg_group:inst12|r1[6] ; |small_computer|reg_group:inst12|r1[6] ; regout           ;
; |small_computer|reg_group:inst12|r3[6] ; |small_computer|reg_group:inst12|r3[6] ; regout           ;
; |small_computer|reg_group:inst12|r1[5] ; |small_computer|reg_group:inst12|r1[5] ; regout           ;
; |small_computer|reg_group:inst12|r2[5] ; |small_computer|reg_group:inst12|r2[5] ; regout           ;
; |small_computer|reg_group:inst12|r3[5] ; |small_computer|reg_group:inst12|r3[5] ; regout           ;
; |small_computer|reg_group:inst12|r2[4] ; |small_computer|reg_group:inst12|r2[4] ; regout           ;
; |small_computer|reg_group:inst12|r0[4] ; |small_computer|reg_group:inst12|r0[4] ; regout           ;
; |small_computer|reg_group:inst12|r2[3] ; |small_computer|reg_group:inst12|r2[3] ; regout           ;
; |small_computer|reg_group:inst12|r2[2] ; |small_computer|reg_group:inst12|r2[2] ; regout           ;
; |small_computer|reg_group:inst12|r3[2] ; |small_computer|reg_group:inst12|r3[2] ; regout           ;
; |small_computer|reg_group:inst12|r1[1] ; |small_computer|reg_group:inst12|r1[1] ; regout           ;
; |small_computer|reg_group:inst12|r2[1] ; |small_computer|reg_group:inst12|r2[1] ; regout           ;
; |small_computer|inst7[7]~5             ; |small_computer|inst7[7]~5             ; combout          ;
; |small_computer|au:inst13|Add0~18      ; |small_computer|au:inst13|Add0~18      ; combout          ;
; |small_computer|mux3_1:inst9|y[7]~47   ; |small_computer|mux3_1:inst9|y[7]~47   ; combout          ;
; |small_computer|mux3_1:inst9|y[7]~55   ; |small_computer|mux3_1:inst9|y[7]~55   ; combout          ;
; |small_computer|input[7]               ; |small_computer|input[7]~corein        ; combout          ;
; |small_computer|input[6]               ; |small_computer|input[6]~corein        ; combout          ;
; |small_computer|input[5]               ; |small_computer|input[5]~corein        ; combout          ;
; |small_computer|input[4]               ; |small_computer|input[4]~corein        ; combout          ;
; |small_computer|input[3]               ; |small_computer|input[3]~corein        ; combout          ;
; |small_computer|input[2]               ; |small_computer|input[2]~corein        ; combout          ;
; |small_computer|input[1]               ; |small_computer|input[1]~corein        ; combout          ;
; |small_computer|input[0]               ; |small_computer|input[0]~corein        ; combout          ;
+----------------------------------------+----------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                           ;
+----------------------------------------+----------------------------------------+------------------+
; Node Name                              ; Output Port Name                       ; Output Port Type ;
+----------------------------------------+----------------------------------------+------------------+
; |small_computer|pc:inst8|c[7]          ; |small_computer|pc:inst8|c[7]          ; regout           ;
; |small_computer|pc:inst8|c[6]          ; |small_computer|pc:inst8|c[6]          ; regout           ;
; |small_computer|pc:inst8|c[5]~46       ; |small_computer|pc:inst8|c[5]~47       ; cout             ;
; |small_computer|pc:inst8|c[6]~48       ; |small_computer|pc:inst8|c[6]~48       ; combout          ;
; |small_computer|pc:inst8|c[6]~48       ; |small_computer|pc:inst8|c[6]~49       ; cout             ;
; |small_computer|pc:inst8|c[7]~50       ; |small_computer|pc:inst8|c[7]~50       ; combout          ;
; |small_computer|reg_group:inst12|r1[7] ; |small_computer|reg_group:inst12|r1[7] ; regout           ;
; |small_computer|reg_group:inst12|r2[7] ; |small_computer|reg_group:inst12|r2[7] ; regout           ;
; |small_computer|reg_group:inst12|r3[7] ; |small_computer|reg_group:inst12|r3[7] ; regout           ;
; |small_computer|reg_group:inst12|r2[6] ; |small_computer|reg_group:inst12|r2[6] ; regout           ;
; |small_computer|reg_group:inst12|r1[6] ; |small_computer|reg_group:inst12|r1[6] ; regout           ;
; |small_computer|reg_group:inst12|r3[6] ; |small_computer|reg_group:inst12|r3[6] ; regout           ;
; |small_computer|reg_group:inst12|r1[5] ; |small_computer|reg_group:inst12|r1[5] ; regout           ;
; |small_computer|reg_group:inst12|r2[5] ; |small_computer|reg_group:inst12|r2[5] ; regout           ;
; |small_computer|reg_group:inst12|r3[5] ; |small_computer|reg_group:inst12|r3[5] ; regout           ;
; |small_computer|reg_group:inst12|r2[4] ; |small_computer|reg_group:inst12|r2[4] ; regout           ;
; |small_computer|reg_group:inst12|r0[4] ; |small_computer|reg_group:inst12|r0[4] ; regout           ;
; |small_computer|reg_group:inst12|r2[3] ; |small_computer|reg_group:inst12|r2[3] ; regout           ;
; |small_computer|reg_group:inst12|r2[2] ; |small_computer|reg_group:inst12|r2[2] ; regout           ;
; |small_computer|reg_group:inst12|r3[2] ; |small_computer|reg_group:inst12|r3[2] ; regout           ;
; |small_computer|reg_group:inst12|r1[1] ; |small_computer|reg_group:inst12|r1[1] ; regout           ;
; |small_computer|reg_group:inst12|r2[1] ; |small_computer|reg_group:inst12|r2[1] ; regout           ;
; |small_computer|reg_group:inst12|r2[0] ; |small_computer|reg_group:inst12|r2[0] ; regout           ;
; |small_computer|inst7[7]~5             ; |small_computer|inst7[7]~5             ; combout          ;
; |small_computer|au:inst13|Add0~18      ; |small_computer|au:inst13|Add0~18      ; combout          ;
; |small_computer|mux3_1:inst9|y[7]~47   ; |small_computer|mux3_1:inst9|y[7]~47   ; combout          ;
; |small_computer|mux3_1:inst9|y[7]~55   ; |small_computer|mux3_1:inst9|y[7]~55   ; combout          ;
; |small_computer|output[7]              ; |small_computer|output[7]              ; padio            ;
; |small_computer|input[7]               ; |small_computer|input[7]~corein        ; combout          ;
; |small_computer|input[6]               ; |small_computer|input[6]~corein        ; combout          ;
; |small_computer|input[5]               ; |small_computer|input[5]~corein        ; combout          ;
; |small_computer|input[4]               ; |small_computer|input[4]~corein        ; combout          ;
; |small_computer|input[3]               ; |small_computer|input[3]~corein        ; combout          ;
; |small_computer|input[2]               ; |small_computer|input[2]~corein        ; combout          ;
; |small_computer|input[1]               ; |small_computer|input[1]~corein        ; combout          ;
; |small_computer|input[0]               ; |small_computer|input[0]~corein        ; combout          ;
+----------------------------------------+----------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Dec 22 14:29:59 2024
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off small_computer -c small_computer
Info: Using vector source file "D:/Desktop/quartus file/my_small_computer/small_computer.vwf"
Info: Inverted registers were found during simulation
    Info: Register: |small_computer|reg_group:inst12|r3[2]
    Info: Register: |small_computer|reg_group:inst12|r3[1]
    Info: Register: |small_computer|reg_group:inst12|r0[0]
    Info: Register: |small_computer|reg_group:inst12|r3[0]
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      85.99 %
Info: Number of transitions in simulation is 11919
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 168 megabytes
    Info: Processing ended: Sun Dec 22 14:29:59 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


