5 18 1fd81 4 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (expand6.vcd) 2 -o (expand6.cdd) 2 -v (expand6.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 expand6.v 8 31 1 
2 1 13 13 13 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 10 107000b 1 0 31 0 32 17 0 ffffffff 0 80000000 0 0
1 d 2 10 107000e 1 0 31 0 32 17 0 ffffffff 0 0 0 0
1 b 3 11 107000b 1 0 0 0 1 17 0 1 0 0 0 0
1 c 4 11 107000e 1 0 0 0 1 17 0 1 0 0 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 expand6.v 13 20 1 
2 2 14 14 14 50009 1 0 61004 0 0 32 16 0 0
2 3 14 14 14 10001 0 1 1410 0 0 32 1 a
2 4 14 14 14 10009 1 37 16 2 3
2 5 15 15 15 c000f 1 0 21008 0 0 1 16 1 0
2 6 15 15 15 80008 0 1 1410 0 0 1 1 b
2 7 15 15 15 8000f 1 37 1a 5 6
2 8 16 16 16 c000f 1 0 21008 0 0 1 16 1 0
2 9 16 16 16 80008 0 1 1410 0 0 1 1 c
2 10 16 16 16 8000f 1 37 1a 8 9
2 11 17 17 17 50010 1 0 61008 0 0 32 16 80000000 0
2 12 17 17 17 10001 0 1 1410 0 0 32 1 d
2 13 17 17 17 10010 1 37 1a 11 12
2 14 18 18 18 20002 1 0 1008 0 0 32 48 5 0
2 15 18 18 18 10002 2 2c 900a 14 0 32 18 0 ffffffff 0 0 0 0
2 16 19 19 19 100010 1 1 1008 0 0 1 1 c
2 17 19 19 19 c000c 1 1 1008 0 0 1 1 b
2 18 19 19 19 c0010 1 8 1208 16 17 1 18 0 1 0 0 1 0
2 19 19 19 19 a000a 1 0 1004 0 0 32 48 0 0
2 20 19 19 19 90012 1 25 1000 18 19 0 2
2 21 19 19 19 60006 1 1 1008 0 0 32 1 d
2 22 19 19 19 60012 1 31 1008 20 21 32 18 0 ffffffff 7fffffff 80000000 0 0
2 23 19 19 19 50013 1 26 1008 22 0 32 18 0 ffffffff 7fffffff 80000000 0 0
2 24 19 19 19 10001 0 1 1410 0 0 32 1 a
2 25 19 19 19 10013 1 37 1a 23 24
4 4 11 7 7 4
4 7 0 10 10 4
4 10 0 13 13 4
4 13 0 15 15 4
4 15 0 25 0 4
4 25 0 0 0 4
3 1 main.u$1 "main.u$1" 0 expand6.v 22 29 1 
