

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7'
================================================================
* Date:           Fri May 10 12:48:26 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_37 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.726 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_54_7  |        2|        2|         1|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     996|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    32|       0|     189|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|     262|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    32|     262|    1248|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_64_1_1_U70  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U71  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U72  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U73  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U74  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U75  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U76  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_33ns_32ns_64_1_1_U77  |mul_33ns_32ns_64_1_1  |        0|   4|  0|  21|    0|
    |mux_3_2_32_1_1_U78        |mux_3_2_32_1_1        |        0|   0|  0|  14|    0|
    |mux_3_2_32_1_1_U79        |mux_3_2_32_1_1        |        0|   0|  0|  14|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|  32|  0| 189|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln54_fu_619_p2       |         +|   0|  0|  10|           3|           2|
    |add_ln60_1_fu_494_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln60_fu_488_p2       |         +|   0|  0|  64|          64|          64|
    |add_ln61_1_fu_506_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln61_fu_500_p2       |         +|   0|  0|  64|          64|          64|
    |add_ln62_1_fu_552_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln62_2_fu_558_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln62_fu_546_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln64_1_fu_613_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln64_fu_607_p2       |         +|   0|  0|  64|          64|          64|
    |and_ln62_fu_541_p2       |       and|   0|  0|  64|          64|          64|
    |and_ln64_fu_601_p2       |       and|   0|  0|  64|          64|          64|
    |icmp_ln60_1_fu_451_p2    |      icmp|   0|  0|   9|           2|           2|
    |icmp_ln60_2_fu_324_p2    |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln60_fu_445_p2      |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln63_fu_388_p2      |      icmp|   0|  0|  10|           3|           1|
    |icmp_ln64_fu_587_p2      |      icmp|   0|  0|   9|           2|           2|
    |or_ln60_1_fu_457_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln60_fu_418_p2        |        or|   0|  0|   2|           2|           1|
    |select_ln60_1_fu_475_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln60_fu_330_p3    |    select|   0|  0|  31|           1|          31|
    |select_ln61_fu_349_p3    |    select|   0|  0|  31|           1|          31|
    |select_ln62_1_fu_520_p3  |    select|   0|  0|  32|           1|          33|
    |select_ln62_2_fu_533_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln62_fu_368_p3    |    select|   0|  0|  31|           1|          31|
    |select_ln64_1_fu_567_p3  |    select|   0|  0|  31|           1|          31|
    |select_ln64_2_fu_593_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln64_fu_397_p3    |    select|   0|  0|  31|           1|          31|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 996|         731|         941|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add118_113_fu_90         |   9|          2|   64|        128|
    |add131_114_fu_94         |   9|          2|   64|        128|
    |add151_115_fu_98         |   9|          2|   64|        128|
    |add180_116_fu_102        |   9|          2|   64|        128|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_fu_106                 |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  261|        522|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add118_113_fu_90         |  64|   0|   64|          0|
    |add131_114_fu_94         |  64|   0|   64|          0|
    |add151_115_fu_98         |  64|   0|   64|          0|
    |add180_116_fu_102        |  64|   0|   64|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_106                 |   3|   0|    3|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 262|   0|  262|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+-----------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7|  return value|
|arr_1_load_4           |   in|   64|     ap_none|                                      arr_1_load_4|        scalar|
|arr_load_3             |   in|   64|     ap_none|                                        arr_load_3|        scalar|
|arr_1_load_3           |   in|   64|     ap_none|                                      arr_1_load_3|        scalar|
|arr_load_2             |   in|   64|     ap_none|                                        arr_load_2|        scalar|
|arg1_r_reload          |   in|   32|     ap_none|                                     arg1_r_reload|        scalar|
|arg1_r_2_reload        |   in|   32|     ap_none|                                   arg1_r_2_reload|        scalar|
|arg1_r_8_cast          |   in|   31|     ap_none|                                     arg1_r_8_cast|        scalar|
|arg1_r_6_cast          |   in|   31|     ap_none|                                     arg1_r_6_cast|        scalar|
|arg1_r_7_cast          |   in|   31|     ap_none|                                     arg1_r_7_cast|        scalar|
|arg1_r_5_cast          |   in|   31|     ap_none|                                     arg1_r_5_cast|        scalar|
|arg1_r_4_reload        |   in|   31|     ap_none|                                   arg1_r_4_reload|        scalar|
|arg1_r_3_reload        |   in|   32|     ap_none|                                   arg1_r_3_reload|        scalar|
|arg1_r_1_reload        |   in|   32|     ap_none|                                   arg1_r_1_reload|        scalar|
|mul157                 |   in|   64|     ap_none|                                            mul157|        scalar|
|add180_116_out         |  out|   64|      ap_vld|                                    add180_116_out|       pointer|
|add180_116_out_ap_vld  |  out|    1|      ap_vld|                                    add180_116_out|       pointer|
|add151_115_out         |  out|   64|      ap_vld|                                    add151_115_out|       pointer|
|add151_115_out_ap_vld  |  out|    1|      ap_vld|                                    add151_115_out|       pointer|
|add131_114_out         |  out|   64|      ap_vld|                                    add131_114_out|       pointer|
|add131_114_out_ap_vld  |  out|    1|      ap_vld|                                    add131_114_out|       pointer|
|add118_113_out         |  out|   64|      ap_vld|                                    add118_113_out|       pointer|
|add118_113_out_ap_vld  |  out|    1|      ap_vld|                                    add118_113_out|       pointer|
+-----------------------+-----+-----+------------+--------------------------------------------------+--------------+

