

================================================================
== Vitis HLS Report for 'C_drain_IO_L2_out'
================================================================
* Date:           Thu Sep 12 16:26:56 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.810 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1153|     1153|  5.765 us|  5.765 us|  1153|  1153|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                              |                                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                           Instance                           |                       Module                       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_fu_76  |C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS  |       34|       34|  0.170 us|  0.170 us|   34|   34|       no|
        |grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_84  |C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS  |       34|       34|  0.170 us|  0.170 us|   34|   34|       no|
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_1043_1_VITIS_LOOP_1044_2_VITIS_LOOP_1047_3  |     1152|     1152|        36|          -|          -|    32|        no|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%c3 = alloca i32 1"   --->   Operation 4 'alloca' 'c3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%indvar_flatten35 = alloca i32 1"   --->   Operation 5 'alloca' 'indvar_flatten35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten46 = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L2_out_1, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L2_out_0, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_0_0, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L2_out_1, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L2_out_0, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_0_0, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln1043 = store i6 0, i6 %indvar_flatten46" [src/kernel_kernel.cpp:1043]   --->   Operation 13 'store' 'store_ln1043' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln1043 = store i5 0, i5 %indvar_flatten35" [src/kernel_kernel.cpp:1043]   --->   Operation 14 'store' 'store_ln1043' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln1043 = store i2 0, i2 %c3" [src/kernel_kernel.cpp:1043]   --->   Operation 15 'store' 'store_ln1043' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln1043 = br void %for.body8" [src/kernel_kernel.cpp:1043]   --->   Operation 16 'br' 'br_ln1043' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.54>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten46_load = load i6 %indvar_flatten46" [src/kernel_kernel.cpp:1043]   --->   Operation 17 'load' 'indvar_flatten46_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.70ns)   --->   "%icmp_ln1043 = icmp_eq  i6 %indvar_flatten46_load, i6 32" [src/kernel_kernel.cpp:1043]   --->   Operation 18 'icmp' 'icmp_ln1043' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.70ns)   --->   "%add_ln1043 = add i6 %indvar_flatten46_load, i6 1" [src/kernel_kernel.cpp:1043]   --->   Operation 19 'add' 'add_ln1043' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln1043 = br i1 %icmp_ln1043, void %for.inc62, void %for.end64" [src/kernel_kernel.cpp:1043]   --->   Operation 20 'br' 'br_ln1043' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%c3_load = load i2 %c3" [src/kernel_kernel.cpp:1047]   --->   Operation 21 'load' 'c3_load' <Predicate = (!icmp_ln1043)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten35_load_1 = load i5 %indvar_flatten35" [src/kernel_kernel.cpp:1044]   --->   Operation 22 'load' 'indvar_flatten35_load_1' <Predicate = (!icmp_ln1043)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1043_1_VITIS_LOOP_1044_2_VITIS_LOOP_104"   --->   Operation 23 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1043)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln1043)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.70ns)   --->   "%icmp_ln1044 = icmp_eq  i5 %indvar_flatten35_load_1, i5 8" [src/kernel_kernel.cpp:1044]   --->   Operation 25 'icmp' 'icmp_ln1044' <Predicate = (!icmp_ln1043)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node select_ln1044)   --->   "%xor_ln1043 = xor i1 %icmp_ln1044, i1 1" [src/kernel_kernel.cpp:1043]   --->   Operation 26 'xor' 'xor_ln1043' <Predicate = (!icmp_ln1043)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.43ns)   --->   "%icmp_ln1047 = icmp_eq  i2 %c3_load, i2 2" [src/kernel_kernel.cpp:1047]   --->   Operation 27 'icmp' 'icmp_ln1047' <Predicate = (!icmp_ln1043)> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln1044)   --->   "%and_ln1043 = and i1 %icmp_ln1047, i1 %xor_ln1043" [src/kernel_kernel.cpp:1043]   --->   Operation 28 'and' 'and_ln1043' <Predicate = (!icmp_ln1043)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1044_2_VITIS_LOOP_1047_3_str"   --->   Operation 29 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1043)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln1044)   --->   "%or_ln1044 = or i1 %and_ln1043, i1 %icmp_ln1044" [src/kernel_kernel.cpp:1044]   --->   Operation 30 'or' 'or_ln1044' <Predicate = (!icmp_ln1043)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln1044 = select i1 %or_ln1044, i2 0, i2 %c3_load" [src/kernel_kernel.cpp:1044]   --->   Operation 31 'select' 'select_ln1044' <Predicate = (!icmp_ln1043)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln1047 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [src/kernel_kernel.cpp:1047]   --->   Operation 32 'specloopname' 'specloopname_ln1047' <Predicate = (!icmp_ln1043)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.43ns)   --->   "%icmp_ln1049 = icmp_eq  i2 %select_ln1044, i2 0" [src/kernel_kernel.cpp:1049]   --->   Operation 33 'icmp' 'icmp_ln1049' <Predicate = (!icmp_ln1043)> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 34 'wait' 'empty' <Predicate = (!icmp_ln1043)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln1049 = br i1 %icmp_ln1049, void %for.inc47.preheader, void %for.inc.preheader" [src/kernel_kernel.cpp:1049]   --->   Operation 35 'br' 'br_ln1049' <Predicate = (!icmp_ln1043)> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (0.00ns)   --->   "%call_ln0 = call void @C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS, i128 %fifo_C_drain_C_drain_IO_L2_out_1, i128 %fifo_C_drain_C_drain_IO_L2_out_0"   --->   Operation 36 'call' 'call_ln0' <Predicate = (!icmp_ln1043 & !icmp_ln1049)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 37 [2/2] (0.00ns)   --->   "%call_ln0 = call void @C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS, i128 %fifo_C_drain_C_drain_IO_L1_out_0_0, i128 %fifo_C_drain_C_drain_IO_L2_out_0"   --->   Operation 37 'call' 'call_ln0' <Predicate = (!icmp_ln1043 & icmp_ln1049)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln1086 = ret" [src/kernel_kernel.cpp:1086]   --->   Operation 38 'ret' 'ret_ln1086' <Predicate = (icmp_ln1043)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.37>
ST_3 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln0 = call void @C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS, i128 %fifo_C_drain_C_drain_IO_L2_out_1, i128 %fifo_C_drain_C_drain_IO_L2_out_0"   --->   Operation 39 'call' 'call_ln0' <Predicate = (!icmp_ln1049)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc56"   --->   Operation 40 'br' 'br_ln0' <Predicate = (!icmp_ln1049)> <Delay = 0.00>
ST_3 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln0 = call void @C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS, i128 %fifo_C_drain_C_drain_IO_L1_out_0_0, i128 %fifo_C_drain_C_drain_IO_L2_out_0"   --->   Operation 41 'call' 'call_ln0' <Predicate = (icmp_ln1049)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc56"   --->   Operation 42 'br' 'br_ln0' <Predicate = (icmp_ln1049)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%indvar_flatten35_load = load i5 %indvar_flatten35" [src/kernel_kernel.cpp:1044]   --->   Operation 43 'load' 'indvar_flatten35_load' <Predicate = (!icmp_ln1044)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.43ns)   --->   "%c3_1 = add i2 %select_ln1044, i2 1" [src/kernel_kernel.cpp:1047]   --->   Operation 44 'add' 'c3_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.70ns)   --->   "%add_ln1044 = add i5 %indvar_flatten35_load, i5 1" [src/kernel_kernel.cpp:1044]   --->   Operation 45 'add' 'add_ln1044' <Predicate = (!icmp_ln1044)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.27ns)   --->   "%select_ln1044_1 = select i1 %icmp_ln1044, i5 1, i5 %add_ln1044" [src/kernel_kernel.cpp:1044]   --->   Operation 46 'select' 'select_ln1044_1' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.38ns)   --->   "%store_ln1047 = store i6 %add_ln1043, i6 %indvar_flatten46" [src/kernel_kernel.cpp:1047]   --->   Operation 47 'store' 'store_ln1047' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 48 [1/1] (0.38ns)   --->   "%store_ln1047 = store i5 %select_ln1044_1, i5 %indvar_flatten35" [src/kernel_kernel.cpp:1047]   --->   Operation 48 'store' 'store_ln1047' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 49 [1/1] (0.38ns)   --->   "%store_ln1047 = store i2 %c3_1, i2 %c3" [src/kernel_kernel.cpp:1047]   --->   Operation 49 'store' 'store_ln1047' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln1047 = br void %for.body8" [src/kernel_kernel.cpp:1047]   --->   Operation 50 'br' 'br_ln1047' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_C_drain_C_drain_IO_L2_out_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_C_drain_IO_L2_out_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_C_drain_IO_L1_out_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c3                      (alloca           ) [ 0111]
indvar_flatten35        (alloca           ) [ 0111]
indvar_flatten46        (alloca           ) [ 0111]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
specinterface_ln0       (specinterface    ) [ 0000]
specinterface_ln0       (specinterface    ) [ 0000]
specinterface_ln0       (specinterface    ) [ 0000]
store_ln1043            (store            ) [ 0000]
store_ln1043            (store            ) [ 0000]
store_ln1043            (store            ) [ 0000]
br_ln1043               (br               ) [ 0000]
indvar_flatten46_load   (load             ) [ 0000]
icmp_ln1043             (icmp             ) [ 0011]
add_ln1043              (add              ) [ 0001]
br_ln1043               (br               ) [ 0000]
c3_load                 (load             ) [ 0000]
indvar_flatten35_load_1 (load             ) [ 0000]
specloopname_ln0        (specloopname     ) [ 0000]
speclooptripcount_ln0   (speclooptripcount) [ 0000]
icmp_ln1044             (icmp             ) [ 0001]
xor_ln1043              (xor              ) [ 0000]
icmp_ln1047             (icmp             ) [ 0000]
and_ln1043              (and              ) [ 0000]
specloopname_ln0        (specloopname     ) [ 0000]
or_ln1044               (or               ) [ 0000]
select_ln1044           (select           ) [ 0001]
specloopname_ln1047     (specloopname     ) [ 0000]
icmp_ln1049             (icmp             ) [ 0011]
empty                   (wait             ) [ 0000]
br_ln1049               (br               ) [ 0000]
ret_ln1086              (ret              ) [ 0000]
call_ln0                (call             ) [ 0000]
br_ln0                  (br               ) [ 0000]
call_ln0                (call             ) [ 0000]
br_ln0                  (br               ) [ 0000]
indvar_flatten35_load   (load             ) [ 0000]
c3_1                    (add              ) [ 0000]
add_ln1044              (add              ) [ 0000]
select_ln1044_1         (select           ) [ 0000]
store_ln1047            (store            ) [ 0000]
store_ln1047            (store            ) [ 0000]
store_ln1047            (store            ) [ 0000]
br_ln1047               (br               ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_C_drain_C_drain_IO_L2_out_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_C_drain_C_drain_IO_L2_out_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_C_drain_C_drain_IO_L1_out_0_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_46"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_1043_1_VITIS_LOOP_1044_2_VITIS_LOOP_104"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_1044_2_VITIS_LOOP_1047_3_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="c3_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c3/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="indvar_flatten35_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten35/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="indvar_flatten46_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten46/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="128" slack="0"/>
<pin id="79" dir="0" index="2" bw="128" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="128" slack="0"/>
<pin id="87" dir="0" index="2" bw="128" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_load_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="5" slack="1"/>
<pin id="94" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten35_load_1/2 indvar_flatten35_load/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln1043_store_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="6" slack="0"/>
<pin id="98" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1043/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln1043_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="5" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1043/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln1043_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="2" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1043/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="indvar_flatten46_load_load_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="6" slack="1"/>
<pin id="112" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten46_load/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="icmp_ln1043_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="6" slack="0"/>
<pin id="115" dir="0" index="1" bw="6" slack="0"/>
<pin id="116" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1043/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="add_ln1043_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="6" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1043/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="c3_load_load_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="2" slack="1"/>
<pin id="127" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c3_load/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="icmp_ln1044_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="5" slack="0"/>
<pin id="130" dir="0" index="1" bw="5" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1044/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="xor_ln1043_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1043/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="icmp_ln1047_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="2" slack="0"/>
<pin id="142" dir="0" index="1" bw="2" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1047/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="and_ln1043_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1043/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="or_ln1044_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1044/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="select_ln1044_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="2" slack="0"/>
<pin id="162" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1044/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="icmp_ln1049_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="2" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="c3_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="2" slack="1"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c3_1/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="add_ln1044_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="5" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1044/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="select_ln1044_1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="5" slack="0"/>
<pin id="187" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1044_1/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln1047_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="6" slack="1"/>
<pin id="192" dir="0" index="1" bw="6" slack="2"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1047/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln1047_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="5" slack="0"/>
<pin id="196" dir="0" index="1" bw="5" slack="2"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1047/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln1047_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="2" slack="0"/>
<pin id="201" dir="0" index="1" bw="2" slack="2"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1047/3 "/>
</bind>
</comp>

<comp id="204" class="1005" name="c3_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="2" slack="0"/>
<pin id="206" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c3 "/>
</bind>
</comp>

<comp id="211" class="1005" name="indvar_flatten35_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="5" slack="0"/>
<pin id="213" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten35 "/>
</bind>
</comp>

<comp id="218" class="1005" name="indvar_flatten46_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="6" slack="0"/>
<pin id="220" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten46 "/>
</bind>
</comp>

<comp id="228" class="1005" name="add_ln1043_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="6" slack="1"/>
<pin id="230" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1043 "/>
</bind>
</comp>

<comp id="233" class="1005" name="icmp_ln1044_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1044 "/>
</bind>
</comp>

<comp id="238" class="1005" name="select_ln1044_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="2" slack="1"/>
<pin id="240" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1044 "/>
</bind>
</comp>

<comp id="243" class="1005" name="icmp_ln1049_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1049 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="56" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="89"><net_src comp="58" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="99"><net_src comp="26" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="104"><net_src comp="28" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="30" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="117"><net_src comp="110" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="32" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="110" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="34" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="132"><net_src comp="92" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="44" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="128" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="46" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="125" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="48" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="140" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="134" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="146" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="128" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="152" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="30" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="125" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="170"><net_src comp="158" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="30" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="60" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="181"><net_src comp="92" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="62" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="188"><net_src comp="62" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="189"><net_src comp="177" pin="2"/><net_sink comp="183" pin=2"/></net>

<net id="198"><net_src comp="183" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="172" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="64" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="210"><net_src comp="204" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="214"><net_src comp="68" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="216"><net_src comp="211" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="217"><net_src comp="211" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="221"><net_src comp="72" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="223"><net_src comp="218" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="224"><net_src comp="218" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="231"><net_src comp="119" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="236"><net_src comp="128" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="241"><net_src comp="158" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="246"><net_src comp="166" pin="2"/><net_sink comp="243" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_C_drain_C_drain_IO_L2_out_0 | {2 3 }
 - Input state : 
	Port: C_drain_IO_L2_out : fifo_C_drain_C_drain_IO_L2_out_1 | {2 3 }
	Port: C_drain_IO_L2_out : fifo_C_drain_C_drain_IO_L1_out_0_0 | {2 3 }
  - Chain level:
	State 1
		store_ln1043 : 1
		store_ln1043 : 1
		store_ln1043 : 1
	State 2
		icmp_ln1043 : 1
		add_ln1043 : 1
		br_ln1043 : 2
		icmp_ln1044 : 1
		xor_ln1043 : 2
		icmp_ln1047 : 1
		and_ln1043 : 2
		or_ln1044 : 2
		select_ln1044 : 2
		icmp_ln1049 : 3
		br_ln1049 : 4
	State 3
		add_ln1044 : 1
		select_ln1044_1 : 2
		store_ln1047 : 3
		store_ln1047 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------|---------|---------|
| Operation|                        Functional Unit                       |    FF   |   LUT   |
|----------|--------------------------------------------------------------|---------|---------|
|   call   | grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_fu_76 |    6    |    26   |
|          | grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_84 |    6    |    26   |
|----------|--------------------------------------------------------------|---------|---------|
|          |                      icmp_ln1043_fu_113                      |    0    |    13   |
|   icmp   |                      icmp_ln1044_fu_128                      |    0    |    12   |
|          |                      icmp_ln1047_fu_140                      |    0    |    9    |
|          |                      icmp_ln1049_fu_166                      |    0    |    9    |
|----------|--------------------------------------------------------------|---------|---------|
|          |                       add_ln1043_fu_119                      |    0    |    13   |
|    add   |                          c3_1_fu_172                         |    0    |    9    |
|          |                       add_ln1044_fu_177                      |    0    |    12   |
|----------|--------------------------------------------------------------|---------|---------|
|  select  |                     select_ln1044_fu_158                     |    0    |    2    |
|          |                    select_ln1044_1_fu_183                    |    0    |    5    |
|----------|--------------------------------------------------------------|---------|---------|
|    xor   |                       xor_ln1043_fu_134                      |    0    |    2    |
|----------|--------------------------------------------------------------|---------|---------|
|    and   |                       and_ln1043_fu_146                      |    0    |    2    |
|----------|--------------------------------------------------------------|---------|---------|
|    or    |                       or_ln1044_fu_152                       |    0    |    2    |
|----------|--------------------------------------------------------------|---------|---------|
|   Total  |                                                              |    12   |   142   |
|----------|--------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln1043_reg_228   |    6   |
|       c3_reg_204       |    2   |
|   icmp_ln1044_reg_233  |    1   |
|   icmp_ln1049_reg_243  |    1   |
|indvar_flatten35_reg_211|    5   |
|indvar_flatten46_reg_218|    6   |
|  select_ln1044_reg_238 |    2   |
+------------------------+--------+
|          Total         |   23   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   12   |   142  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   23   |    -   |
+-----------+--------+--------+
|   Total   |   35   |   142  |
+-----------+--------+--------+
