# ğŸ” 128-bit Cryptographic Processor using AES  
**A Verilog HDL-based hardware implementation of AES-128 encryption core**

---

## ğŸ§  Overview

This project implements a **128-bit AES cryptographic processor** using **Verilog HDL**, aimed at demonstrating how symmetric encryption can be translated into hardware logic. The design simulates AES encryption through **ModelSim-Altera** and is suitable for FPGA.

AES (Advanced Encryption Standard) is a widely-used symmetric key encryption algorithm standardized by NIST. This implementation focuses on the **AES-128** variant, involving 10 rounds of encryption over 128-bit plaintext and key inputs.

---

## ğŸš€ Features

- ğŸ”’ **AES-128 Bit Encryption**: Implements the standard 10-round AES encryption algorithm  
- ğŸ§© **Modular Design**: Each AES operation is developed as an independent Verilog module  
- âœ… **Simulation-Ready**: Includes testbench for validating encryption output against standard vectors  
- ğŸ’¡ **Synthesizable RTL**: Designed for FPGA implementation and educational hardware design use  
- ğŸ” **Round-Key Expansion Logic**: Built-in key expansion to support all encryption rounds  
- ğŸ“¦ **Compact & Portable**: Clean, well-documented codebase for easy reuse and extension

---

## ğŸ”§ Key Components

- **aes_top.v** â€“ Integrates all internal modules and drives the overall AES core  
- **sub_bytes.v** â€“ Performs S-Box substitution using a lookup table  
- **shift_rows.v** â€“ Shifts the rows of the state matrix as per AES spec  
- **mix_columns.v** â€“ Mixes the state matrix columns using Galois Field operations  
- **add_round_key.v** â€“ Performs XOR with round keys  
- **key_expansion.v** â€“ Generates round keys using RCON and byte substitution  
- **sbox.v** â€“ Lookup-based S-Box used in SubBytes and Key Expansion  
- **testbench.v** â€“ Contains input vectors and verification logic  
- **simulation.do** â€“ TCL script for simulating the design in ModelSim-Altera

---

## ğŸ›  Tools Used

| Tool               | Purpose                                |
|--------------------|----------------------------------------|
| **Verilog HDL**     | RTL design of the AES encryption core  |
| **ModelSim-Altera** | Simulation and waveform debugging      |

---

