// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
// Date        : Wed Dec 23 19:31:18 2020
// Host        : user running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ip/design_1_matrixmul_0_0/design_1_matrixmul_0_0_sim_netlist.v
// Design      : design_1_matrixmul_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_matrixmul_0_0,matrixmul,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "matrixmul,Vivado 2019.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module design_1_matrixmul_0_0
   (s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_BRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR" *) input [13:0]s_axi_AXILiteS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID" *) input s_axi_AXILiteS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY" *) output s_axi_AXILiteS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA" *) input [31:0]s_axi_AXILiteS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB" *) input [3:0]s_axi_AXILiteS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID" *) input s_axi_AXILiteS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY" *) output s_axi_AXILiteS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP" *) output [1:0]s_axi_AXILiteS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID" *) output s_axi_AXILiteS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY" *) input s_axi_AXILiteS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR" *) input [13:0]s_axi_AXILiteS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID" *) input s_axi_AXILiteS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY" *) output s_axi_AXILiteS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA" *) output [31:0]s_axi_AXILiteS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP" *) output [1:0]s_axi_AXILiteS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID" *) output s_axi_AXILiteS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 14, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_AXILiteS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;

  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [13:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [13:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire [1:0]s_axi_AXILiteS_BRESP;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire [1:0]s_axi_AXILiteS_RRESP;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;

  (* C_S_AXI_AXILITES_ADDR_WIDTH = "14" *) 
  (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* ap_ST_fsm_pp0_stage0 = "34'b0000000000000000000000000000000010" *) 
  (* ap_ST_fsm_pp0_stage1 = "34'b0000000000000000000000000000000100" *) 
  (* ap_ST_fsm_pp0_stage10 = "34'b0000000000000000000000100000000000" *) 
  (* ap_ST_fsm_pp0_stage11 = "34'b0000000000000000000001000000000000" *) 
  (* ap_ST_fsm_pp0_stage12 = "34'b0000000000000000000010000000000000" *) 
  (* ap_ST_fsm_pp0_stage13 = "34'b0000000000000000000100000000000000" *) 
  (* ap_ST_fsm_pp0_stage14 = "34'b0000000000000000001000000000000000" *) 
  (* ap_ST_fsm_pp0_stage15 = "34'b0000000000000000010000000000000000" *) 
  (* ap_ST_fsm_pp0_stage16 = "34'b0000000000000000100000000000000000" *) 
  (* ap_ST_fsm_pp0_stage17 = "34'b0000000000000001000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage18 = "34'b0000000000000010000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage19 = "34'b0000000000000100000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage2 = "34'b0000000000000000000000000000001000" *) 
  (* ap_ST_fsm_pp0_stage20 = "34'b0000000000001000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage21 = "34'b0000000000010000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage22 = "34'b0000000000100000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage23 = "34'b0000000001000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage24 = "34'b0000000010000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage25 = "34'b0000000100000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage26 = "34'b0000001000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage27 = "34'b0000010000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage28 = "34'b0000100000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage29 = "34'b0001000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage3 = "34'b0000000000000000000000000000010000" *) 
  (* ap_ST_fsm_pp0_stage30 = "34'b0010000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage31 = "34'b0100000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage4 = "34'b0000000000000000000000000000100000" *) 
  (* ap_ST_fsm_pp0_stage5 = "34'b0000000000000000000000000001000000" *) 
  (* ap_ST_fsm_pp0_stage6 = "34'b0000000000000000000000000010000000" *) 
  (* ap_ST_fsm_pp0_stage7 = "34'b0000000000000000000000000100000000" *) 
  (* ap_ST_fsm_pp0_stage8 = "34'b0000000000000000000000001000000000" *) 
  (* ap_ST_fsm_pp0_stage9 = "34'b0000000000000000000000010000000000" *) 
  (* ap_ST_fsm_state1 = "34'b0000000000000000000000000000000001" *) 
  (* ap_ST_fsm_state57 = "34'b1000000000000000000000000000000000" *) 
  design_1_matrixmul_0_0_matrixmul inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARREADY(s_axi_AXILiteS_ARREADY),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWREADY(s_axi_AXILiteS_AWREADY),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BRESP(s_axi_AXILiteS_BRESP),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RRESP(s_axi_AXILiteS_RRESP),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WREADY(s_axi_AXILiteS_WREADY),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
endmodule

(* C_S_AXI_AXILITES_ADDR_WIDTH = "14" *) (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ORIG_REF_NAME = "matrixmul" *) 
(* ap_ST_fsm_pp0_stage0 = "34'b0000000000000000000000000000000010" *) (* ap_ST_fsm_pp0_stage1 = "34'b0000000000000000000000000000000100" *) (* ap_ST_fsm_pp0_stage10 = "34'b0000000000000000000000100000000000" *) 
(* ap_ST_fsm_pp0_stage11 = "34'b0000000000000000000001000000000000" *) (* ap_ST_fsm_pp0_stage12 = "34'b0000000000000000000010000000000000" *) (* ap_ST_fsm_pp0_stage13 = "34'b0000000000000000000100000000000000" *) 
(* ap_ST_fsm_pp0_stage14 = "34'b0000000000000000001000000000000000" *) (* ap_ST_fsm_pp0_stage15 = "34'b0000000000000000010000000000000000" *) (* ap_ST_fsm_pp0_stage16 = "34'b0000000000000000100000000000000000" *) 
(* ap_ST_fsm_pp0_stage17 = "34'b0000000000000001000000000000000000" *) (* ap_ST_fsm_pp0_stage18 = "34'b0000000000000010000000000000000000" *) (* ap_ST_fsm_pp0_stage19 = "34'b0000000000000100000000000000000000" *) 
(* ap_ST_fsm_pp0_stage2 = "34'b0000000000000000000000000000001000" *) (* ap_ST_fsm_pp0_stage20 = "34'b0000000000001000000000000000000000" *) (* ap_ST_fsm_pp0_stage21 = "34'b0000000000010000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage22 = "34'b0000000000100000000000000000000000" *) (* ap_ST_fsm_pp0_stage23 = "34'b0000000001000000000000000000000000" *) (* ap_ST_fsm_pp0_stage24 = "34'b0000000010000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage25 = "34'b0000000100000000000000000000000000" *) (* ap_ST_fsm_pp0_stage26 = "34'b0000001000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage27 = "34'b0000010000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage28 = "34'b0000100000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage29 = "34'b0001000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage3 = "34'b0000000000000000000000000000010000" *) 
(* ap_ST_fsm_pp0_stage30 = "34'b0010000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage31 = "34'b0100000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage4 = "34'b0000000000000000000000000000100000" *) 
(* ap_ST_fsm_pp0_stage5 = "34'b0000000000000000000000000001000000" *) (* ap_ST_fsm_pp0_stage6 = "34'b0000000000000000000000000010000000" *) (* ap_ST_fsm_pp0_stage7 = "34'b0000000000000000000000000100000000" *) 
(* ap_ST_fsm_pp0_stage8 = "34'b0000000000000000000000001000000000" *) (* ap_ST_fsm_pp0_stage9 = "34'b0000000000000000000000010000000000" *) (* ap_ST_fsm_state1 = "34'b0000000000000000000000000000000001" *) 
(* ap_ST_fsm_state57 = "34'b1000000000000000000000000000000000" *) (* hls_module = "yes" *) 
module design_1_matrixmul_0_0_matrixmul
   (ap_clk,
    ap_rst_n,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  input s_axi_AXILiteS_AWVALID;
  output s_axi_AXILiteS_AWREADY;
  input [13:0]s_axi_AXILiteS_AWADDR;
  input s_axi_AXILiteS_WVALID;
  output s_axi_AXILiteS_WREADY;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_ARVALID;
  output s_axi_AXILiteS_ARREADY;
  input [13:0]s_axi_AXILiteS_ARADDR;
  output s_axi_AXILiteS_RVALID;
  input s_axi_AXILiteS_RREADY;
  output [31:0]s_axi_AXILiteS_RDATA;
  output [1:0]s_axi_AXILiteS_RRESP;
  output s_axi_AXILiteS_BVALID;
  input s_axi_AXILiteS_BREADY;
  output [1:0]s_axi_AXILiteS_BRESP;
  output interrupt;

  wire \<const0> ;
  wire A_ce0;
  wire [16:0]A_load_29_reg_2461;
  wire [16:0]A_load_30_reg_2496;
  wire [16:0]A_load_31_reg_2516;
  wire A_load_31_reg_25160;
  wire [30:0]A_q0;
  wire [31:17]B_load_28_reg_2441;
  wire [31:17]B_load_29_reg_2511;
  wire [31:17]B_load_30_reg_2466;
  wire \B_load_30_reg_2466_reg[17]_i_2_n_1 ;
  wire \B_load_30_reg_2466_reg[18]_i_2_n_1 ;
  wire \B_load_30_reg_2466_reg[19]_i_2_n_1 ;
  wire \B_load_30_reg_2466_reg[20]_i_2_n_1 ;
  wire \B_load_30_reg_2466_reg[21]_i_2_n_1 ;
  wire \B_load_30_reg_2466_reg[22]_i_2_n_1 ;
  wire \B_load_30_reg_2466_reg[23]_i_2_n_1 ;
  wire \B_load_30_reg_2466_reg[24]_i_2_n_1 ;
  wire \B_load_30_reg_2466_reg[25]_i_2_n_1 ;
  wire \B_load_30_reg_2466_reg[26]_i_2_n_1 ;
  wire \B_load_30_reg_2466_reg[27]_i_2_n_1 ;
  wire \B_load_30_reg_2466_reg[28]_i_2_n_1 ;
  wire \B_load_30_reg_2466_reg[29]_i_2_n_1 ;
  wire \B_load_30_reg_2466_reg[30]_i_2_n_1 ;
  wire \B_load_30_reg_2466_reg[31]_i_2_n_1 ;
  wire [31:17]B_load_31_reg_2501;
  wire [31:0]B_q0;
  wire [10:0]add_ln10_fu_912_p2;
  wire add_ln10_reg_19190;
  wire \add_ln10_reg_1919[10]_i_3_n_1 ;
  wire \add_ln10_reg_1919[10]_i_4_n_1 ;
  wire \add_ln10_reg_1919[10]_i_5_n_1 ;
  wire \add_ln10_reg_1919[10]_i_6_n_1 ;
  wire \add_ln10_reg_1919[10]_i_7_n_1 ;
  wire \add_ln10_reg_1919[10]_i_8_n_1 ;
  wire \add_ln10_reg_1919[4]_i_2_n_1 ;
  wire \add_ln10_reg_1919[6]_i_2_n_1 ;
  wire [10:0]add_ln10_reg_1919_reg;
  wire [31:0]add_ln16_10_fu_1646_p2;
  wire [31:0]add_ln16_10_reg_2391;
  wire add_ln16_10_reg_23910;
  wire \add_ln16_10_reg_2391[11]_i_2_n_1 ;
  wire \add_ln16_10_reg_2391[11]_i_3_n_1 ;
  wire \add_ln16_10_reg_2391[11]_i_4_n_1 ;
  wire \add_ln16_10_reg_2391[11]_i_5_n_1 ;
  wire \add_ln16_10_reg_2391[15]_i_2_n_1 ;
  wire \add_ln16_10_reg_2391[15]_i_3_n_1 ;
  wire \add_ln16_10_reg_2391[15]_i_4_n_1 ;
  wire \add_ln16_10_reg_2391[15]_i_5_n_1 ;
  wire \add_ln16_10_reg_2391[19]_i_2_n_1 ;
  wire \add_ln16_10_reg_2391[19]_i_3_n_1 ;
  wire \add_ln16_10_reg_2391[19]_i_4_n_1 ;
  wire \add_ln16_10_reg_2391[19]_i_5_n_1 ;
  wire \add_ln16_10_reg_2391[23]_i_2_n_1 ;
  wire \add_ln16_10_reg_2391[23]_i_3_n_1 ;
  wire \add_ln16_10_reg_2391[23]_i_4_n_1 ;
  wire \add_ln16_10_reg_2391[23]_i_5_n_1 ;
  wire \add_ln16_10_reg_2391[27]_i_2_n_1 ;
  wire \add_ln16_10_reg_2391[27]_i_3_n_1 ;
  wire \add_ln16_10_reg_2391[27]_i_4_n_1 ;
  wire \add_ln16_10_reg_2391[27]_i_5_n_1 ;
  wire \add_ln16_10_reg_2391[31]_i_3_n_1 ;
  wire \add_ln16_10_reg_2391[31]_i_4_n_1 ;
  wire \add_ln16_10_reg_2391[31]_i_5_n_1 ;
  wire \add_ln16_10_reg_2391[31]_i_6_n_1 ;
  wire \add_ln16_10_reg_2391[3]_i_2_n_1 ;
  wire \add_ln16_10_reg_2391[3]_i_3_n_1 ;
  wire \add_ln16_10_reg_2391[3]_i_4_n_1 ;
  wire \add_ln16_10_reg_2391[3]_i_5_n_1 ;
  wire \add_ln16_10_reg_2391[7]_i_2_n_1 ;
  wire \add_ln16_10_reg_2391[7]_i_3_n_1 ;
  wire \add_ln16_10_reg_2391[7]_i_4_n_1 ;
  wire \add_ln16_10_reg_2391[7]_i_5_n_1 ;
  wire \add_ln16_10_reg_2391_reg[11]_i_1_n_1 ;
  wire \add_ln16_10_reg_2391_reg[11]_i_1_n_2 ;
  wire \add_ln16_10_reg_2391_reg[11]_i_1_n_3 ;
  wire \add_ln16_10_reg_2391_reg[11]_i_1_n_4 ;
  wire \add_ln16_10_reg_2391_reg[15]_i_1_n_1 ;
  wire \add_ln16_10_reg_2391_reg[15]_i_1_n_2 ;
  wire \add_ln16_10_reg_2391_reg[15]_i_1_n_3 ;
  wire \add_ln16_10_reg_2391_reg[15]_i_1_n_4 ;
  wire \add_ln16_10_reg_2391_reg[19]_i_1_n_1 ;
  wire \add_ln16_10_reg_2391_reg[19]_i_1_n_2 ;
  wire \add_ln16_10_reg_2391_reg[19]_i_1_n_3 ;
  wire \add_ln16_10_reg_2391_reg[19]_i_1_n_4 ;
  wire \add_ln16_10_reg_2391_reg[23]_i_1_n_1 ;
  wire \add_ln16_10_reg_2391_reg[23]_i_1_n_2 ;
  wire \add_ln16_10_reg_2391_reg[23]_i_1_n_3 ;
  wire \add_ln16_10_reg_2391_reg[23]_i_1_n_4 ;
  wire \add_ln16_10_reg_2391_reg[27]_i_1_n_1 ;
  wire \add_ln16_10_reg_2391_reg[27]_i_1_n_2 ;
  wire \add_ln16_10_reg_2391_reg[27]_i_1_n_3 ;
  wire \add_ln16_10_reg_2391_reg[27]_i_1_n_4 ;
  wire \add_ln16_10_reg_2391_reg[31]_i_2_n_2 ;
  wire \add_ln16_10_reg_2391_reg[31]_i_2_n_3 ;
  wire \add_ln16_10_reg_2391_reg[31]_i_2_n_4 ;
  wire \add_ln16_10_reg_2391_reg[3]_i_1_n_1 ;
  wire \add_ln16_10_reg_2391_reg[3]_i_1_n_2 ;
  wire \add_ln16_10_reg_2391_reg[3]_i_1_n_3 ;
  wire \add_ln16_10_reg_2391_reg[3]_i_1_n_4 ;
  wire \add_ln16_10_reg_2391_reg[7]_i_1_n_1 ;
  wire \add_ln16_10_reg_2391_reg[7]_i_1_n_2 ;
  wire \add_ln16_10_reg_2391_reg[7]_i_1_n_3 ;
  wire \add_ln16_10_reg_2391_reg[7]_i_1_n_4 ;
  wire [31:0]add_ln16_12_fu_1750_p2;
  wire [31:0]add_ln16_12_reg_2446;
  wire add_ln16_12_reg_24460;
  wire \add_ln16_12_reg_2446[11]_i_2_n_1 ;
  wire \add_ln16_12_reg_2446[11]_i_3_n_1 ;
  wire \add_ln16_12_reg_2446[11]_i_4_n_1 ;
  wire \add_ln16_12_reg_2446[11]_i_5_n_1 ;
  wire \add_ln16_12_reg_2446[11]_i_6_n_1 ;
  wire \add_ln16_12_reg_2446[11]_i_7_n_1 ;
  wire \add_ln16_12_reg_2446[11]_i_8_n_1 ;
  wire \add_ln16_12_reg_2446[11]_i_9_n_1 ;
  wire \add_ln16_12_reg_2446[15]_i_2_n_1 ;
  wire \add_ln16_12_reg_2446[15]_i_3_n_1 ;
  wire \add_ln16_12_reg_2446[15]_i_4_n_1 ;
  wire \add_ln16_12_reg_2446[15]_i_5_n_1 ;
  wire \add_ln16_12_reg_2446[15]_i_6_n_1 ;
  wire \add_ln16_12_reg_2446[15]_i_7_n_1 ;
  wire \add_ln16_12_reg_2446[15]_i_8_n_1 ;
  wire \add_ln16_12_reg_2446[15]_i_9_n_1 ;
  wire \add_ln16_12_reg_2446[19]_i_2_n_1 ;
  wire \add_ln16_12_reg_2446[19]_i_3_n_1 ;
  wire \add_ln16_12_reg_2446[19]_i_4_n_1 ;
  wire \add_ln16_12_reg_2446[19]_i_5_n_1 ;
  wire \add_ln16_12_reg_2446[19]_i_6_n_1 ;
  wire \add_ln16_12_reg_2446[19]_i_7_n_1 ;
  wire \add_ln16_12_reg_2446[19]_i_8_n_1 ;
  wire \add_ln16_12_reg_2446[19]_i_9_n_1 ;
  wire \add_ln16_12_reg_2446[23]_i_2_n_1 ;
  wire \add_ln16_12_reg_2446[23]_i_3_n_1 ;
  wire \add_ln16_12_reg_2446[23]_i_4_n_1 ;
  wire \add_ln16_12_reg_2446[23]_i_5_n_1 ;
  wire \add_ln16_12_reg_2446[23]_i_6_n_1 ;
  wire \add_ln16_12_reg_2446[23]_i_7_n_1 ;
  wire \add_ln16_12_reg_2446[23]_i_8_n_1 ;
  wire \add_ln16_12_reg_2446[23]_i_9_n_1 ;
  wire \add_ln16_12_reg_2446[27]_i_2_n_1 ;
  wire \add_ln16_12_reg_2446[27]_i_3_n_1 ;
  wire \add_ln16_12_reg_2446[27]_i_4_n_1 ;
  wire \add_ln16_12_reg_2446[27]_i_5_n_1 ;
  wire \add_ln16_12_reg_2446[27]_i_6_n_1 ;
  wire \add_ln16_12_reg_2446[27]_i_7_n_1 ;
  wire \add_ln16_12_reg_2446[27]_i_8_n_1 ;
  wire \add_ln16_12_reg_2446[27]_i_9_n_1 ;
  wire \add_ln16_12_reg_2446[31]_i_3_n_1 ;
  wire \add_ln16_12_reg_2446[31]_i_4_n_1 ;
  wire \add_ln16_12_reg_2446[31]_i_5_n_1 ;
  wire \add_ln16_12_reg_2446[31]_i_6_n_1 ;
  wire \add_ln16_12_reg_2446[31]_i_7_n_1 ;
  wire \add_ln16_12_reg_2446[31]_i_8_n_1 ;
  wire \add_ln16_12_reg_2446[31]_i_9_n_1 ;
  wire \add_ln16_12_reg_2446[3]_i_2_n_1 ;
  wire \add_ln16_12_reg_2446[3]_i_3_n_1 ;
  wire \add_ln16_12_reg_2446[3]_i_4_n_1 ;
  wire \add_ln16_12_reg_2446[3]_i_5_n_1 ;
  wire \add_ln16_12_reg_2446[3]_i_6_n_1 ;
  wire \add_ln16_12_reg_2446[3]_i_7_n_1 ;
  wire \add_ln16_12_reg_2446[3]_i_8_n_1 ;
  wire \add_ln16_12_reg_2446[7]_i_2_n_1 ;
  wire \add_ln16_12_reg_2446[7]_i_3_n_1 ;
  wire \add_ln16_12_reg_2446[7]_i_4_n_1 ;
  wire \add_ln16_12_reg_2446[7]_i_5_n_1 ;
  wire \add_ln16_12_reg_2446[7]_i_6_n_1 ;
  wire \add_ln16_12_reg_2446[7]_i_7_n_1 ;
  wire \add_ln16_12_reg_2446[7]_i_8_n_1 ;
  wire \add_ln16_12_reg_2446[7]_i_9_n_1 ;
  wire \add_ln16_12_reg_2446_reg[11]_i_1_n_1 ;
  wire \add_ln16_12_reg_2446_reg[11]_i_1_n_2 ;
  wire \add_ln16_12_reg_2446_reg[11]_i_1_n_3 ;
  wire \add_ln16_12_reg_2446_reg[11]_i_1_n_4 ;
  wire \add_ln16_12_reg_2446_reg[15]_i_1_n_1 ;
  wire \add_ln16_12_reg_2446_reg[15]_i_1_n_2 ;
  wire \add_ln16_12_reg_2446_reg[15]_i_1_n_3 ;
  wire \add_ln16_12_reg_2446_reg[15]_i_1_n_4 ;
  wire \add_ln16_12_reg_2446_reg[19]_i_1_n_1 ;
  wire \add_ln16_12_reg_2446_reg[19]_i_1_n_2 ;
  wire \add_ln16_12_reg_2446_reg[19]_i_1_n_3 ;
  wire \add_ln16_12_reg_2446_reg[19]_i_1_n_4 ;
  wire \add_ln16_12_reg_2446_reg[23]_i_1_n_1 ;
  wire \add_ln16_12_reg_2446_reg[23]_i_1_n_2 ;
  wire \add_ln16_12_reg_2446_reg[23]_i_1_n_3 ;
  wire \add_ln16_12_reg_2446_reg[23]_i_1_n_4 ;
  wire \add_ln16_12_reg_2446_reg[27]_i_1_n_1 ;
  wire \add_ln16_12_reg_2446_reg[27]_i_1_n_2 ;
  wire \add_ln16_12_reg_2446_reg[27]_i_1_n_3 ;
  wire \add_ln16_12_reg_2446_reg[27]_i_1_n_4 ;
  wire \add_ln16_12_reg_2446_reg[31]_i_2_n_2 ;
  wire \add_ln16_12_reg_2446_reg[31]_i_2_n_3 ;
  wire \add_ln16_12_reg_2446_reg[31]_i_2_n_4 ;
  wire \add_ln16_12_reg_2446_reg[3]_i_1_n_1 ;
  wire \add_ln16_12_reg_2446_reg[3]_i_1_n_2 ;
  wire \add_ln16_12_reg_2446_reg[3]_i_1_n_3 ;
  wire \add_ln16_12_reg_2446_reg[3]_i_1_n_4 ;
  wire \add_ln16_12_reg_2446_reg[7]_i_1_n_1 ;
  wire \add_ln16_12_reg_2446_reg[7]_i_1_n_2 ;
  wire \add_ln16_12_reg_2446_reg[7]_i_1_n_3 ;
  wire \add_ln16_12_reg_2446_reg[7]_i_1_n_4 ;
  wire [31:0]add_ln16_14_fu_1787_p2;
  wire [31:0]add_ln16_14_reg_2471;
  wire add_ln16_14_reg_24710;
  wire \add_ln16_14_reg_2471[11]_i_2_n_1 ;
  wire \add_ln16_14_reg_2471[11]_i_3_n_1 ;
  wire \add_ln16_14_reg_2471[11]_i_4_n_1 ;
  wire \add_ln16_14_reg_2471[11]_i_5_n_1 ;
  wire \add_ln16_14_reg_2471[11]_i_6_n_1 ;
  wire \add_ln16_14_reg_2471[11]_i_7_n_1 ;
  wire \add_ln16_14_reg_2471[11]_i_8_n_1 ;
  wire \add_ln16_14_reg_2471[11]_i_9_n_1 ;
  wire \add_ln16_14_reg_2471[15]_i_2_n_1 ;
  wire \add_ln16_14_reg_2471[15]_i_3_n_1 ;
  wire \add_ln16_14_reg_2471[15]_i_4_n_1 ;
  wire \add_ln16_14_reg_2471[15]_i_5_n_1 ;
  wire \add_ln16_14_reg_2471[15]_i_6_n_1 ;
  wire \add_ln16_14_reg_2471[15]_i_7_n_1 ;
  wire \add_ln16_14_reg_2471[15]_i_8_n_1 ;
  wire \add_ln16_14_reg_2471[15]_i_9_n_1 ;
  wire \add_ln16_14_reg_2471[19]_i_2_n_1 ;
  wire \add_ln16_14_reg_2471[19]_i_3_n_1 ;
  wire \add_ln16_14_reg_2471[19]_i_4_n_1 ;
  wire \add_ln16_14_reg_2471[19]_i_5_n_1 ;
  wire \add_ln16_14_reg_2471[19]_i_6_n_1 ;
  wire \add_ln16_14_reg_2471[19]_i_7_n_1 ;
  wire \add_ln16_14_reg_2471[19]_i_8_n_1 ;
  wire \add_ln16_14_reg_2471[19]_i_9_n_1 ;
  wire \add_ln16_14_reg_2471[23]_i_2_n_1 ;
  wire \add_ln16_14_reg_2471[23]_i_3_n_1 ;
  wire \add_ln16_14_reg_2471[23]_i_4_n_1 ;
  wire \add_ln16_14_reg_2471[23]_i_5_n_1 ;
  wire \add_ln16_14_reg_2471[23]_i_6_n_1 ;
  wire \add_ln16_14_reg_2471[23]_i_7_n_1 ;
  wire \add_ln16_14_reg_2471[23]_i_8_n_1 ;
  wire \add_ln16_14_reg_2471[23]_i_9_n_1 ;
  wire \add_ln16_14_reg_2471[27]_i_2_n_1 ;
  wire \add_ln16_14_reg_2471[27]_i_3_n_1 ;
  wire \add_ln16_14_reg_2471[27]_i_4_n_1 ;
  wire \add_ln16_14_reg_2471[27]_i_5_n_1 ;
  wire \add_ln16_14_reg_2471[27]_i_6_n_1 ;
  wire \add_ln16_14_reg_2471[27]_i_7_n_1 ;
  wire \add_ln16_14_reg_2471[27]_i_8_n_1 ;
  wire \add_ln16_14_reg_2471[27]_i_9_n_1 ;
  wire \add_ln16_14_reg_2471[31]_i_3_n_1 ;
  wire \add_ln16_14_reg_2471[31]_i_4_n_1 ;
  wire \add_ln16_14_reg_2471[31]_i_5_n_1 ;
  wire \add_ln16_14_reg_2471[31]_i_6_n_1 ;
  wire \add_ln16_14_reg_2471[31]_i_7_n_1 ;
  wire \add_ln16_14_reg_2471[31]_i_8_n_1 ;
  wire \add_ln16_14_reg_2471[31]_i_9_n_1 ;
  wire \add_ln16_14_reg_2471[3]_i_2_n_1 ;
  wire \add_ln16_14_reg_2471[3]_i_3_n_1 ;
  wire \add_ln16_14_reg_2471[3]_i_4_n_1 ;
  wire \add_ln16_14_reg_2471[3]_i_5_n_1 ;
  wire \add_ln16_14_reg_2471[3]_i_6_n_1 ;
  wire \add_ln16_14_reg_2471[3]_i_7_n_1 ;
  wire \add_ln16_14_reg_2471[3]_i_8_n_1 ;
  wire \add_ln16_14_reg_2471[7]_i_2_n_1 ;
  wire \add_ln16_14_reg_2471[7]_i_3_n_1 ;
  wire \add_ln16_14_reg_2471[7]_i_4_n_1 ;
  wire \add_ln16_14_reg_2471[7]_i_5_n_1 ;
  wire \add_ln16_14_reg_2471[7]_i_6_n_1 ;
  wire \add_ln16_14_reg_2471[7]_i_7_n_1 ;
  wire \add_ln16_14_reg_2471[7]_i_8_n_1 ;
  wire \add_ln16_14_reg_2471[7]_i_9_n_1 ;
  wire \add_ln16_14_reg_2471_reg[11]_i_1_n_1 ;
  wire \add_ln16_14_reg_2471_reg[11]_i_1_n_2 ;
  wire \add_ln16_14_reg_2471_reg[11]_i_1_n_3 ;
  wire \add_ln16_14_reg_2471_reg[11]_i_1_n_4 ;
  wire \add_ln16_14_reg_2471_reg[15]_i_1_n_1 ;
  wire \add_ln16_14_reg_2471_reg[15]_i_1_n_2 ;
  wire \add_ln16_14_reg_2471_reg[15]_i_1_n_3 ;
  wire \add_ln16_14_reg_2471_reg[15]_i_1_n_4 ;
  wire \add_ln16_14_reg_2471_reg[19]_i_1_n_1 ;
  wire \add_ln16_14_reg_2471_reg[19]_i_1_n_2 ;
  wire \add_ln16_14_reg_2471_reg[19]_i_1_n_3 ;
  wire \add_ln16_14_reg_2471_reg[19]_i_1_n_4 ;
  wire \add_ln16_14_reg_2471_reg[23]_i_1_n_1 ;
  wire \add_ln16_14_reg_2471_reg[23]_i_1_n_2 ;
  wire \add_ln16_14_reg_2471_reg[23]_i_1_n_3 ;
  wire \add_ln16_14_reg_2471_reg[23]_i_1_n_4 ;
  wire \add_ln16_14_reg_2471_reg[27]_i_1_n_1 ;
  wire \add_ln16_14_reg_2471_reg[27]_i_1_n_2 ;
  wire \add_ln16_14_reg_2471_reg[27]_i_1_n_3 ;
  wire \add_ln16_14_reg_2471_reg[27]_i_1_n_4 ;
  wire \add_ln16_14_reg_2471_reg[31]_i_2_n_2 ;
  wire \add_ln16_14_reg_2471_reg[31]_i_2_n_3 ;
  wire \add_ln16_14_reg_2471_reg[31]_i_2_n_4 ;
  wire \add_ln16_14_reg_2471_reg[3]_i_1_n_1 ;
  wire \add_ln16_14_reg_2471_reg[3]_i_1_n_2 ;
  wire \add_ln16_14_reg_2471_reg[3]_i_1_n_3 ;
  wire \add_ln16_14_reg_2471_reg[3]_i_1_n_4 ;
  wire \add_ln16_14_reg_2471_reg[7]_i_1_n_1 ;
  wire \add_ln16_14_reg_2471_reg[7]_i_1_n_2 ;
  wire \add_ln16_14_reg_2471_reg[7]_i_1_n_3 ;
  wire \add_ln16_14_reg_2471_reg[7]_i_1_n_4 ;
  wire [31:0]add_ln16_15_fu_1494_p2;
  wire [31:0]add_ln16_15_reg_2316;
  wire add_ln16_15_reg_23160;
  wire \add_ln16_15_reg_2316[11]_i_2_n_1 ;
  wire \add_ln16_15_reg_2316[11]_i_3_n_1 ;
  wire \add_ln16_15_reg_2316[11]_i_4_n_1 ;
  wire \add_ln16_15_reg_2316[11]_i_5_n_1 ;
  wire \add_ln16_15_reg_2316[15]_i_2_n_1 ;
  wire \add_ln16_15_reg_2316[15]_i_3_n_1 ;
  wire \add_ln16_15_reg_2316[15]_i_4_n_1 ;
  wire \add_ln16_15_reg_2316[15]_i_5_n_1 ;
  wire \add_ln16_15_reg_2316[19]_i_2_n_1 ;
  wire \add_ln16_15_reg_2316[19]_i_3_n_1 ;
  wire \add_ln16_15_reg_2316[19]_i_4_n_1 ;
  wire \add_ln16_15_reg_2316[19]_i_5_n_1 ;
  wire \add_ln16_15_reg_2316[23]_i_2_n_1 ;
  wire \add_ln16_15_reg_2316[23]_i_3_n_1 ;
  wire \add_ln16_15_reg_2316[23]_i_4_n_1 ;
  wire \add_ln16_15_reg_2316[23]_i_5_n_1 ;
  wire \add_ln16_15_reg_2316[27]_i_2_n_1 ;
  wire \add_ln16_15_reg_2316[27]_i_3_n_1 ;
  wire \add_ln16_15_reg_2316[27]_i_4_n_1 ;
  wire \add_ln16_15_reg_2316[27]_i_5_n_1 ;
  wire \add_ln16_15_reg_2316[31]_i_3_n_1 ;
  wire \add_ln16_15_reg_2316[31]_i_4_n_1 ;
  wire \add_ln16_15_reg_2316[31]_i_5_n_1 ;
  wire \add_ln16_15_reg_2316[31]_i_6_n_1 ;
  wire \add_ln16_15_reg_2316[3]_i_2_n_1 ;
  wire \add_ln16_15_reg_2316[3]_i_3_n_1 ;
  wire \add_ln16_15_reg_2316[3]_i_4_n_1 ;
  wire \add_ln16_15_reg_2316[3]_i_5_n_1 ;
  wire \add_ln16_15_reg_2316[7]_i_2_n_1 ;
  wire \add_ln16_15_reg_2316[7]_i_3_n_1 ;
  wire \add_ln16_15_reg_2316[7]_i_4_n_1 ;
  wire \add_ln16_15_reg_2316[7]_i_5_n_1 ;
  wire \add_ln16_15_reg_2316_reg[11]_i_1_n_1 ;
  wire \add_ln16_15_reg_2316_reg[11]_i_1_n_2 ;
  wire \add_ln16_15_reg_2316_reg[11]_i_1_n_3 ;
  wire \add_ln16_15_reg_2316_reg[11]_i_1_n_4 ;
  wire \add_ln16_15_reg_2316_reg[15]_i_1_n_1 ;
  wire \add_ln16_15_reg_2316_reg[15]_i_1_n_2 ;
  wire \add_ln16_15_reg_2316_reg[15]_i_1_n_3 ;
  wire \add_ln16_15_reg_2316_reg[15]_i_1_n_4 ;
  wire \add_ln16_15_reg_2316_reg[19]_i_1_n_1 ;
  wire \add_ln16_15_reg_2316_reg[19]_i_1_n_2 ;
  wire \add_ln16_15_reg_2316_reg[19]_i_1_n_3 ;
  wire \add_ln16_15_reg_2316_reg[19]_i_1_n_4 ;
  wire \add_ln16_15_reg_2316_reg[23]_i_1_n_1 ;
  wire \add_ln16_15_reg_2316_reg[23]_i_1_n_2 ;
  wire \add_ln16_15_reg_2316_reg[23]_i_1_n_3 ;
  wire \add_ln16_15_reg_2316_reg[23]_i_1_n_4 ;
  wire \add_ln16_15_reg_2316_reg[27]_i_1_n_1 ;
  wire \add_ln16_15_reg_2316_reg[27]_i_1_n_2 ;
  wire \add_ln16_15_reg_2316_reg[27]_i_1_n_3 ;
  wire \add_ln16_15_reg_2316_reg[27]_i_1_n_4 ;
  wire \add_ln16_15_reg_2316_reg[31]_i_2_n_2 ;
  wire \add_ln16_15_reg_2316_reg[31]_i_2_n_3 ;
  wire \add_ln16_15_reg_2316_reg[31]_i_2_n_4 ;
  wire \add_ln16_15_reg_2316_reg[3]_i_1_n_1 ;
  wire \add_ln16_15_reg_2316_reg[3]_i_1_n_2 ;
  wire \add_ln16_15_reg_2316_reg[3]_i_1_n_3 ;
  wire \add_ln16_15_reg_2316_reg[3]_i_1_n_4 ;
  wire \add_ln16_15_reg_2316_reg[7]_i_1_n_1 ;
  wire \add_ln16_15_reg_2316_reg[7]_i_1_n_2 ;
  wire \add_ln16_15_reg_2316_reg[7]_i_1_n_3 ;
  wire \add_ln16_15_reg_2316_reg[7]_i_1_n_4 ;
  wire [31:0]add_ln16_17_fu_1837_p2;
  wire [31:0]add_ln16_17_reg_2506;
  wire add_ln16_17_reg_25060;
  wire \add_ln16_17_reg_2506[11]_i_2_n_1 ;
  wire \add_ln16_17_reg_2506[11]_i_3_n_1 ;
  wire \add_ln16_17_reg_2506[11]_i_4_n_1 ;
  wire \add_ln16_17_reg_2506[11]_i_5_n_1 ;
  wire \add_ln16_17_reg_2506[11]_i_6_n_1 ;
  wire \add_ln16_17_reg_2506[11]_i_7_n_1 ;
  wire \add_ln16_17_reg_2506[11]_i_8_n_1 ;
  wire \add_ln16_17_reg_2506[11]_i_9_n_1 ;
  wire \add_ln16_17_reg_2506[15]_i_2_n_1 ;
  wire \add_ln16_17_reg_2506[15]_i_3_n_1 ;
  wire \add_ln16_17_reg_2506[15]_i_4_n_1 ;
  wire \add_ln16_17_reg_2506[15]_i_5_n_1 ;
  wire \add_ln16_17_reg_2506[15]_i_6_n_1 ;
  wire \add_ln16_17_reg_2506[15]_i_7_n_1 ;
  wire \add_ln16_17_reg_2506[15]_i_8_n_1 ;
  wire \add_ln16_17_reg_2506[15]_i_9_n_1 ;
  wire \add_ln16_17_reg_2506[19]_i_2_n_1 ;
  wire \add_ln16_17_reg_2506[19]_i_3_n_1 ;
  wire \add_ln16_17_reg_2506[19]_i_4_n_1 ;
  wire \add_ln16_17_reg_2506[19]_i_5_n_1 ;
  wire \add_ln16_17_reg_2506[19]_i_6_n_1 ;
  wire \add_ln16_17_reg_2506[19]_i_7_n_1 ;
  wire \add_ln16_17_reg_2506[19]_i_8_n_1 ;
  wire \add_ln16_17_reg_2506[19]_i_9_n_1 ;
  wire \add_ln16_17_reg_2506[23]_i_2_n_1 ;
  wire \add_ln16_17_reg_2506[23]_i_3_n_1 ;
  wire \add_ln16_17_reg_2506[23]_i_4_n_1 ;
  wire \add_ln16_17_reg_2506[23]_i_5_n_1 ;
  wire \add_ln16_17_reg_2506[23]_i_6_n_1 ;
  wire \add_ln16_17_reg_2506[23]_i_7_n_1 ;
  wire \add_ln16_17_reg_2506[23]_i_8_n_1 ;
  wire \add_ln16_17_reg_2506[23]_i_9_n_1 ;
  wire \add_ln16_17_reg_2506[27]_i_2_n_1 ;
  wire \add_ln16_17_reg_2506[27]_i_3_n_1 ;
  wire \add_ln16_17_reg_2506[27]_i_4_n_1 ;
  wire \add_ln16_17_reg_2506[27]_i_5_n_1 ;
  wire \add_ln16_17_reg_2506[27]_i_6_n_1 ;
  wire \add_ln16_17_reg_2506[27]_i_7_n_1 ;
  wire \add_ln16_17_reg_2506[27]_i_8_n_1 ;
  wire \add_ln16_17_reg_2506[27]_i_9_n_1 ;
  wire \add_ln16_17_reg_2506[31]_i_2_n_1 ;
  wire \add_ln16_17_reg_2506[31]_i_3_n_1 ;
  wire \add_ln16_17_reg_2506[31]_i_4_n_1 ;
  wire \add_ln16_17_reg_2506[31]_i_5_n_1 ;
  wire \add_ln16_17_reg_2506[31]_i_6_n_1 ;
  wire \add_ln16_17_reg_2506[31]_i_7_n_1 ;
  wire \add_ln16_17_reg_2506[31]_i_8_n_1 ;
  wire \add_ln16_17_reg_2506[3]_i_2_n_1 ;
  wire \add_ln16_17_reg_2506[3]_i_3_n_1 ;
  wire \add_ln16_17_reg_2506[3]_i_4_n_1 ;
  wire \add_ln16_17_reg_2506[3]_i_5_n_1 ;
  wire \add_ln16_17_reg_2506[3]_i_6_n_1 ;
  wire \add_ln16_17_reg_2506[3]_i_7_n_1 ;
  wire \add_ln16_17_reg_2506[3]_i_8_n_1 ;
  wire \add_ln16_17_reg_2506[7]_i_2_n_1 ;
  wire \add_ln16_17_reg_2506[7]_i_3_n_1 ;
  wire \add_ln16_17_reg_2506[7]_i_4_n_1 ;
  wire \add_ln16_17_reg_2506[7]_i_5_n_1 ;
  wire \add_ln16_17_reg_2506[7]_i_6_n_1 ;
  wire \add_ln16_17_reg_2506[7]_i_7_n_1 ;
  wire \add_ln16_17_reg_2506[7]_i_8_n_1 ;
  wire \add_ln16_17_reg_2506[7]_i_9_n_1 ;
  wire \add_ln16_17_reg_2506_reg[11]_i_1_n_1 ;
  wire \add_ln16_17_reg_2506_reg[11]_i_1_n_2 ;
  wire \add_ln16_17_reg_2506_reg[11]_i_1_n_3 ;
  wire \add_ln16_17_reg_2506_reg[11]_i_1_n_4 ;
  wire \add_ln16_17_reg_2506_reg[15]_i_1_n_1 ;
  wire \add_ln16_17_reg_2506_reg[15]_i_1_n_2 ;
  wire \add_ln16_17_reg_2506_reg[15]_i_1_n_3 ;
  wire \add_ln16_17_reg_2506_reg[15]_i_1_n_4 ;
  wire \add_ln16_17_reg_2506_reg[19]_i_1_n_1 ;
  wire \add_ln16_17_reg_2506_reg[19]_i_1_n_2 ;
  wire \add_ln16_17_reg_2506_reg[19]_i_1_n_3 ;
  wire \add_ln16_17_reg_2506_reg[19]_i_1_n_4 ;
  wire \add_ln16_17_reg_2506_reg[23]_i_1_n_1 ;
  wire \add_ln16_17_reg_2506_reg[23]_i_1_n_2 ;
  wire \add_ln16_17_reg_2506_reg[23]_i_1_n_3 ;
  wire \add_ln16_17_reg_2506_reg[23]_i_1_n_4 ;
  wire \add_ln16_17_reg_2506_reg[27]_i_1_n_1 ;
  wire \add_ln16_17_reg_2506_reg[27]_i_1_n_2 ;
  wire \add_ln16_17_reg_2506_reg[27]_i_1_n_3 ;
  wire \add_ln16_17_reg_2506_reg[27]_i_1_n_4 ;
  wire \add_ln16_17_reg_2506_reg[31]_i_1_n_2 ;
  wire \add_ln16_17_reg_2506_reg[31]_i_1_n_3 ;
  wire \add_ln16_17_reg_2506_reg[31]_i_1_n_4 ;
  wire \add_ln16_17_reg_2506_reg[3]_i_1_n_1 ;
  wire \add_ln16_17_reg_2506_reg[3]_i_1_n_2 ;
  wire \add_ln16_17_reg_2506_reg[3]_i_1_n_3 ;
  wire \add_ln16_17_reg_2506_reg[3]_i_1_n_4 ;
  wire \add_ln16_17_reg_2506_reg[7]_i_1_n_1 ;
  wire \add_ln16_17_reg_2506_reg[7]_i_1_n_2 ;
  wire \add_ln16_17_reg_2506_reg[7]_i_1_n_3 ;
  wire \add_ln16_17_reg_2506_reg[7]_i_1_n_4 ;
  wire [31:0]add_ln16_18_fu_1847_p2;
  wire [31:0]add_ln16_18_reg_2521;
  wire add_ln16_18_reg_25210;
  wire \add_ln16_18_reg_2521[11]_i_2_n_1 ;
  wire \add_ln16_18_reg_2521[11]_i_3_n_1 ;
  wire \add_ln16_18_reg_2521[11]_i_4_n_1 ;
  wire \add_ln16_18_reg_2521[11]_i_5_n_1 ;
  wire \add_ln16_18_reg_2521[15]_i_2_n_1 ;
  wire \add_ln16_18_reg_2521[15]_i_3_n_1 ;
  wire \add_ln16_18_reg_2521[15]_i_4_n_1 ;
  wire \add_ln16_18_reg_2521[15]_i_5_n_1 ;
  wire \add_ln16_18_reg_2521[19]_i_2_n_1 ;
  wire \add_ln16_18_reg_2521[19]_i_3_n_1 ;
  wire \add_ln16_18_reg_2521[19]_i_4_n_1 ;
  wire \add_ln16_18_reg_2521[19]_i_5_n_1 ;
  wire \add_ln16_18_reg_2521[23]_i_2_n_1 ;
  wire \add_ln16_18_reg_2521[23]_i_3_n_1 ;
  wire \add_ln16_18_reg_2521[23]_i_4_n_1 ;
  wire \add_ln16_18_reg_2521[23]_i_5_n_1 ;
  wire \add_ln16_18_reg_2521[27]_i_2_n_1 ;
  wire \add_ln16_18_reg_2521[27]_i_3_n_1 ;
  wire \add_ln16_18_reg_2521[27]_i_4_n_1 ;
  wire \add_ln16_18_reg_2521[27]_i_5_n_1 ;
  wire \add_ln16_18_reg_2521[31]_i_3_n_1 ;
  wire \add_ln16_18_reg_2521[31]_i_4_n_1 ;
  wire \add_ln16_18_reg_2521[31]_i_5_n_1 ;
  wire \add_ln16_18_reg_2521[31]_i_6_n_1 ;
  wire \add_ln16_18_reg_2521[3]_i_2_n_1 ;
  wire \add_ln16_18_reg_2521[3]_i_3_n_1 ;
  wire \add_ln16_18_reg_2521[3]_i_4_n_1 ;
  wire \add_ln16_18_reg_2521[3]_i_5_n_1 ;
  wire \add_ln16_18_reg_2521[7]_i_2_n_1 ;
  wire \add_ln16_18_reg_2521[7]_i_3_n_1 ;
  wire \add_ln16_18_reg_2521[7]_i_4_n_1 ;
  wire \add_ln16_18_reg_2521[7]_i_5_n_1 ;
  wire \add_ln16_18_reg_2521_reg[11]_i_1_n_1 ;
  wire \add_ln16_18_reg_2521_reg[11]_i_1_n_2 ;
  wire \add_ln16_18_reg_2521_reg[11]_i_1_n_3 ;
  wire \add_ln16_18_reg_2521_reg[11]_i_1_n_4 ;
  wire \add_ln16_18_reg_2521_reg[15]_i_1_n_1 ;
  wire \add_ln16_18_reg_2521_reg[15]_i_1_n_2 ;
  wire \add_ln16_18_reg_2521_reg[15]_i_1_n_3 ;
  wire \add_ln16_18_reg_2521_reg[15]_i_1_n_4 ;
  wire \add_ln16_18_reg_2521_reg[19]_i_1_n_1 ;
  wire \add_ln16_18_reg_2521_reg[19]_i_1_n_2 ;
  wire \add_ln16_18_reg_2521_reg[19]_i_1_n_3 ;
  wire \add_ln16_18_reg_2521_reg[19]_i_1_n_4 ;
  wire \add_ln16_18_reg_2521_reg[23]_i_1_n_1 ;
  wire \add_ln16_18_reg_2521_reg[23]_i_1_n_2 ;
  wire \add_ln16_18_reg_2521_reg[23]_i_1_n_3 ;
  wire \add_ln16_18_reg_2521_reg[23]_i_1_n_4 ;
  wire \add_ln16_18_reg_2521_reg[27]_i_1_n_1 ;
  wire \add_ln16_18_reg_2521_reg[27]_i_1_n_2 ;
  wire \add_ln16_18_reg_2521_reg[27]_i_1_n_3 ;
  wire \add_ln16_18_reg_2521_reg[27]_i_1_n_4 ;
  wire \add_ln16_18_reg_2521_reg[31]_i_2_n_2 ;
  wire \add_ln16_18_reg_2521_reg[31]_i_2_n_3 ;
  wire \add_ln16_18_reg_2521_reg[31]_i_2_n_4 ;
  wire \add_ln16_18_reg_2521_reg[3]_i_1_n_1 ;
  wire \add_ln16_18_reg_2521_reg[3]_i_1_n_2 ;
  wire \add_ln16_18_reg_2521_reg[3]_i_1_n_3 ;
  wire \add_ln16_18_reg_2521_reg[3]_i_1_n_4 ;
  wire \add_ln16_18_reg_2521_reg[7]_i_1_n_1 ;
  wire \add_ln16_18_reg_2521_reg[7]_i_1_n_2 ;
  wire \add_ln16_18_reg_2521_reg[7]_i_1_n_3 ;
  wire \add_ln16_18_reg_2521_reg[7]_i_1_n_4 ;
  wire [31:0]add_ln16_19_fu_1853_p2;
  wire [31:0]add_ln16_19_reg_2526;
  wire add_ln16_19_reg_25260;
  wire \add_ln16_19_reg_2526[11]_i_2_n_1 ;
  wire \add_ln16_19_reg_2526[11]_i_3_n_1 ;
  wire \add_ln16_19_reg_2526[11]_i_4_n_1 ;
  wire \add_ln16_19_reg_2526[11]_i_5_n_1 ;
  wire \add_ln16_19_reg_2526[15]_i_2_n_1 ;
  wire \add_ln16_19_reg_2526[15]_i_3_n_1 ;
  wire \add_ln16_19_reg_2526[15]_i_4_n_1 ;
  wire \add_ln16_19_reg_2526[15]_i_5_n_1 ;
  wire \add_ln16_19_reg_2526[19]_i_2_n_1 ;
  wire \add_ln16_19_reg_2526[19]_i_3_n_1 ;
  wire \add_ln16_19_reg_2526[19]_i_4_n_1 ;
  wire \add_ln16_19_reg_2526[19]_i_5_n_1 ;
  wire \add_ln16_19_reg_2526[23]_i_2_n_1 ;
  wire \add_ln16_19_reg_2526[23]_i_3_n_1 ;
  wire \add_ln16_19_reg_2526[23]_i_4_n_1 ;
  wire \add_ln16_19_reg_2526[23]_i_5_n_1 ;
  wire \add_ln16_19_reg_2526[27]_i_2_n_1 ;
  wire \add_ln16_19_reg_2526[27]_i_3_n_1 ;
  wire \add_ln16_19_reg_2526[27]_i_4_n_1 ;
  wire \add_ln16_19_reg_2526[27]_i_5_n_1 ;
  wire \add_ln16_19_reg_2526[31]_i_3_n_1 ;
  wire \add_ln16_19_reg_2526[31]_i_4_n_1 ;
  wire \add_ln16_19_reg_2526[31]_i_5_n_1 ;
  wire \add_ln16_19_reg_2526[31]_i_6_n_1 ;
  wire \add_ln16_19_reg_2526[3]_i_2_n_1 ;
  wire \add_ln16_19_reg_2526[3]_i_3_n_1 ;
  wire \add_ln16_19_reg_2526[3]_i_4_n_1 ;
  wire \add_ln16_19_reg_2526[3]_i_5_n_1 ;
  wire \add_ln16_19_reg_2526[7]_i_2_n_1 ;
  wire \add_ln16_19_reg_2526[7]_i_3_n_1 ;
  wire \add_ln16_19_reg_2526[7]_i_4_n_1 ;
  wire \add_ln16_19_reg_2526[7]_i_5_n_1 ;
  wire \add_ln16_19_reg_2526_reg[11]_i_1_n_1 ;
  wire \add_ln16_19_reg_2526_reg[11]_i_1_n_2 ;
  wire \add_ln16_19_reg_2526_reg[11]_i_1_n_3 ;
  wire \add_ln16_19_reg_2526_reg[11]_i_1_n_4 ;
  wire \add_ln16_19_reg_2526_reg[15]_i_1_n_1 ;
  wire \add_ln16_19_reg_2526_reg[15]_i_1_n_2 ;
  wire \add_ln16_19_reg_2526_reg[15]_i_1_n_3 ;
  wire \add_ln16_19_reg_2526_reg[15]_i_1_n_4 ;
  wire \add_ln16_19_reg_2526_reg[19]_i_1_n_1 ;
  wire \add_ln16_19_reg_2526_reg[19]_i_1_n_2 ;
  wire \add_ln16_19_reg_2526_reg[19]_i_1_n_3 ;
  wire \add_ln16_19_reg_2526_reg[19]_i_1_n_4 ;
  wire \add_ln16_19_reg_2526_reg[23]_i_1_n_1 ;
  wire \add_ln16_19_reg_2526_reg[23]_i_1_n_2 ;
  wire \add_ln16_19_reg_2526_reg[23]_i_1_n_3 ;
  wire \add_ln16_19_reg_2526_reg[23]_i_1_n_4 ;
  wire \add_ln16_19_reg_2526_reg[27]_i_1_n_1 ;
  wire \add_ln16_19_reg_2526_reg[27]_i_1_n_2 ;
  wire \add_ln16_19_reg_2526_reg[27]_i_1_n_3 ;
  wire \add_ln16_19_reg_2526_reg[27]_i_1_n_4 ;
  wire \add_ln16_19_reg_2526_reg[31]_i_2_n_2 ;
  wire \add_ln16_19_reg_2526_reg[31]_i_2_n_3 ;
  wire \add_ln16_19_reg_2526_reg[31]_i_2_n_4 ;
  wire \add_ln16_19_reg_2526_reg[3]_i_1_n_1 ;
  wire \add_ln16_19_reg_2526_reg[3]_i_1_n_2 ;
  wire \add_ln16_19_reg_2526_reg[3]_i_1_n_3 ;
  wire \add_ln16_19_reg_2526_reg[3]_i_1_n_4 ;
  wire \add_ln16_19_reg_2526_reg[7]_i_1_n_1 ;
  wire \add_ln16_19_reg_2526_reg[7]_i_1_n_2 ;
  wire \add_ln16_19_reg_2526_reg[7]_i_1_n_3 ;
  wire \add_ln16_19_reg_2526_reg[7]_i_1_n_4 ;
  wire [31:0]add_ln16_21_fu_1863_p2;
  wire [31:0]add_ln16_21_reg_2531;
  wire add_ln16_21_reg_25310;
  wire \add_ln16_21_reg_2531[11]_i_2_n_1 ;
  wire \add_ln16_21_reg_2531[11]_i_3_n_1 ;
  wire \add_ln16_21_reg_2531[11]_i_4_n_1 ;
  wire \add_ln16_21_reg_2531[11]_i_5_n_1 ;
  wire \add_ln16_21_reg_2531[11]_i_6_n_1 ;
  wire \add_ln16_21_reg_2531[11]_i_7_n_1 ;
  wire \add_ln16_21_reg_2531[11]_i_8_n_1 ;
  wire \add_ln16_21_reg_2531[11]_i_9_n_1 ;
  wire \add_ln16_21_reg_2531[15]_i_2_n_1 ;
  wire \add_ln16_21_reg_2531[15]_i_3_n_1 ;
  wire \add_ln16_21_reg_2531[15]_i_4_n_1 ;
  wire \add_ln16_21_reg_2531[15]_i_5_n_1 ;
  wire \add_ln16_21_reg_2531[15]_i_6_n_1 ;
  wire \add_ln16_21_reg_2531[15]_i_7_n_1 ;
  wire \add_ln16_21_reg_2531[15]_i_8_n_1 ;
  wire \add_ln16_21_reg_2531[15]_i_9_n_1 ;
  wire \add_ln16_21_reg_2531[19]_i_2_n_1 ;
  wire \add_ln16_21_reg_2531[19]_i_3_n_1 ;
  wire \add_ln16_21_reg_2531[19]_i_4_n_1 ;
  wire \add_ln16_21_reg_2531[19]_i_5_n_1 ;
  wire \add_ln16_21_reg_2531[19]_i_6_n_1 ;
  wire \add_ln16_21_reg_2531[19]_i_7_n_1 ;
  wire \add_ln16_21_reg_2531[19]_i_8_n_1 ;
  wire \add_ln16_21_reg_2531[19]_i_9_n_1 ;
  wire \add_ln16_21_reg_2531[23]_i_2_n_1 ;
  wire \add_ln16_21_reg_2531[23]_i_3_n_1 ;
  wire \add_ln16_21_reg_2531[23]_i_4_n_1 ;
  wire \add_ln16_21_reg_2531[23]_i_5_n_1 ;
  wire \add_ln16_21_reg_2531[23]_i_6_n_1 ;
  wire \add_ln16_21_reg_2531[23]_i_7_n_1 ;
  wire \add_ln16_21_reg_2531[23]_i_8_n_1 ;
  wire \add_ln16_21_reg_2531[23]_i_9_n_1 ;
  wire \add_ln16_21_reg_2531[27]_i_2_n_1 ;
  wire \add_ln16_21_reg_2531[27]_i_3_n_1 ;
  wire \add_ln16_21_reg_2531[27]_i_4_n_1 ;
  wire \add_ln16_21_reg_2531[27]_i_5_n_1 ;
  wire \add_ln16_21_reg_2531[27]_i_6_n_1 ;
  wire \add_ln16_21_reg_2531[27]_i_7_n_1 ;
  wire \add_ln16_21_reg_2531[27]_i_8_n_1 ;
  wire \add_ln16_21_reg_2531[27]_i_9_n_1 ;
  wire \add_ln16_21_reg_2531[31]_i_3_n_1 ;
  wire \add_ln16_21_reg_2531[31]_i_4_n_1 ;
  wire \add_ln16_21_reg_2531[31]_i_5_n_1 ;
  wire \add_ln16_21_reg_2531[31]_i_6_n_1 ;
  wire \add_ln16_21_reg_2531[31]_i_7_n_1 ;
  wire \add_ln16_21_reg_2531[31]_i_8_n_1 ;
  wire \add_ln16_21_reg_2531[31]_i_9_n_1 ;
  wire \add_ln16_21_reg_2531[3]_i_2_n_1 ;
  wire \add_ln16_21_reg_2531[3]_i_3_n_1 ;
  wire \add_ln16_21_reg_2531[3]_i_4_n_1 ;
  wire \add_ln16_21_reg_2531[3]_i_5_n_1 ;
  wire \add_ln16_21_reg_2531[3]_i_6_n_1 ;
  wire \add_ln16_21_reg_2531[3]_i_7_n_1 ;
  wire \add_ln16_21_reg_2531[3]_i_8_n_1 ;
  wire \add_ln16_21_reg_2531[7]_i_2_n_1 ;
  wire \add_ln16_21_reg_2531[7]_i_3_n_1 ;
  wire \add_ln16_21_reg_2531[7]_i_4_n_1 ;
  wire \add_ln16_21_reg_2531[7]_i_5_n_1 ;
  wire \add_ln16_21_reg_2531[7]_i_6_n_1 ;
  wire \add_ln16_21_reg_2531[7]_i_7_n_1 ;
  wire \add_ln16_21_reg_2531[7]_i_8_n_1 ;
  wire \add_ln16_21_reg_2531[7]_i_9_n_1 ;
  wire \add_ln16_21_reg_2531_reg[11]_i_1_n_1 ;
  wire \add_ln16_21_reg_2531_reg[11]_i_1_n_2 ;
  wire \add_ln16_21_reg_2531_reg[11]_i_1_n_3 ;
  wire \add_ln16_21_reg_2531_reg[11]_i_1_n_4 ;
  wire \add_ln16_21_reg_2531_reg[15]_i_1_n_1 ;
  wire \add_ln16_21_reg_2531_reg[15]_i_1_n_2 ;
  wire \add_ln16_21_reg_2531_reg[15]_i_1_n_3 ;
  wire \add_ln16_21_reg_2531_reg[15]_i_1_n_4 ;
  wire \add_ln16_21_reg_2531_reg[19]_i_1_n_1 ;
  wire \add_ln16_21_reg_2531_reg[19]_i_1_n_2 ;
  wire \add_ln16_21_reg_2531_reg[19]_i_1_n_3 ;
  wire \add_ln16_21_reg_2531_reg[19]_i_1_n_4 ;
  wire \add_ln16_21_reg_2531_reg[23]_i_1_n_1 ;
  wire \add_ln16_21_reg_2531_reg[23]_i_1_n_2 ;
  wire \add_ln16_21_reg_2531_reg[23]_i_1_n_3 ;
  wire \add_ln16_21_reg_2531_reg[23]_i_1_n_4 ;
  wire \add_ln16_21_reg_2531_reg[27]_i_1_n_1 ;
  wire \add_ln16_21_reg_2531_reg[27]_i_1_n_2 ;
  wire \add_ln16_21_reg_2531_reg[27]_i_1_n_3 ;
  wire \add_ln16_21_reg_2531_reg[27]_i_1_n_4 ;
  wire \add_ln16_21_reg_2531_reg[31]_i_2_n_2 ;
  wire \add_ln16_21_reg_2531_reg[31]_i_2_n_3 ;
  wire \add_ln16_21_reg_2531_reg[31]_i_2_n_4 ;
  wire \add_ln16_21_reg_2531_reg[3]_i_1_n_1 ;
  wire \add_ln16_21_reg_2531_reg[3]_i_1_n_2 ;
  wire \add_ln16_21_reg_2531_reg[3]_i_1_n_3 ;
  wire \add_ln16_21_reg_2531_reg[3]_i_1_n_4 ;
  wire \add_ln16_21_reg_2531_reg[7]_i_1_n_1 ;
  wire \add_ln16_21_reg_2531_reg[7]_i_1_n_2 ;
  wire \add_ln16_21_reg_2531_reg[7]_i_1_n_3 ;
  wire \add_ln16_21_reg_2531_reg[7]_i_1_n_4 ;
  wire [31:0]add_ln16_22_fu_1546_p2;
  wire [31:0]add_ln16_22_reg_2341;
  wire add_ln16_22_reg_23410;
  wire \add_ln16_22_reg_2341[11]_i_2_n_1 ;
  wire \add_ln16_22_reg_2341[11]_i_3_n_1 ;
  wire \add_ln16_22_reg_2341[11]_i_4_n_1 ;
  wire \add_ln16_22_reg_2341[11]_i_5_n_1 ;
  wire \add_ln16_22_reg_2341[15]_i_2_n_1 ;
  wire \add_ln16_22_reg_2341[15]_i_3_n_1 ;
  wire \add_ln16_22_reg_2341[15]_i_4_n_1 ;
  wire \add_ln16_22_reg_2341[15]_i_5_n_1 ;
  wire \add_ln16_22_reg_2341[19]_i_2_n_1 ;
  wire \add_ln16_22_reg_2341[19]_i_3_n_1 ;
  wire \add_ln16_22_reg_2341[19]_i_4_n_1 ;
  wire \add_ln16_22_reg_2341[19]_i_5_n_1 ;
  wire \add_ln16_22_reg_2341[23]_i_2_n_1 ;
  wire \add_ln16_22_reg_2341[23]_i_3_n_1 ;
  wire \add_ln16_22_reg_2341[23]_i_4_n_1 ;
  wire \add_ln16_22_reg_2341[23]_i_5_n_1 ;
  wire \add_ln16_22_reg_2341[27]_i_2_n_1 ;
  wire \add_ln16_22_reg_2341[27]_i_3_n_1 ;
  wire \add_ln16_22_reg_2341[27]_i_4_n_1 ;
  wire \add_ln16_22_reg_2341[27]_i_5_n_1 ;
  wire \add_ln16_22_reg_2341[31]_i_3_n_1 ;
  wire \add_ln16_22_reg_2341[31]_i_4_n_1 ;
  wire \add_ln16_22_reg_2341[31]_i_5_n_1 ;
  wire \add_ln16_22_reg_2341[31]_i_6_n_1 ;
  wire \add_ln16_22_reg_2341[3]_i_2_n_1 ;
  wire \add_ln16_22_reg_2341[3]_i_3_n_1 ;
  wire \add_ln16_22_reg_2341[3]_i_4_n_1 ;
  wire \add_ln16_22_reg_2341[3]_i_5_n_1 ;
  wire \add_ln16_22_reg_2341[7]_i_2_n_1 ;
  wire \add_ln16_22_reg_2341[7]_i_3_n_1 ;
  wire \add_ln16_22_reg_2341[7]_i_4_n_1 ;
  wire \add_ln16_22_reg_2341[7]_i_5_n_1 ;
  wire \add_ln16_22_reg_2341_reg[11]_i_1_n_1 ;
  wire \add_ln16_22_reg_2341_reg[11]_i_1_n_2 ;
  wire \add_ln16_22_reg_2341_reg[11]_i_1_n_3 ;
  wire \add_ln16_22_reg_2341_reg[11]_i_1_n_4 ;
  wire \add_ln16_22_reg_2341_reg[15]_i_1_n_1 ;
  wire \add_ln16_22_reg_2341_reg[15]_i_1_n_2 ;
  wire \add_ln16_22_reg_2341_reg[15]_i_1_n_3 ;
  wire \add_ln16_22_reg_2341_reg[15]_i_1_n_4 ;
  wire \add_ln16_22_reg_2341_reg[19]_i_1_n_1 ;
  wire \add_ln16_22_reg_2341_reg[19]_i_1_n_2 ;
  wire \add_ln16_22_reg_2341_reg[19]_i_1_n_3 ;
  wire \add_ln16_22_reg_2341_reg[19]_i_1_n_4 ;
  wire \add_ln16_22_reg_2341_reg[23]_i_1_n_1 ;
  wire \add_ln16_22_reg_2341_reg[23]_i_1_n_2 ;
  wire \add_ln16_22_reg_2341_reg[23]_i_1_n_3 ;
  wire \add_ln16_22_reg_2341_reg[23]_i_1_n_4 ;
  wire \add_ln16_22_reg_2341_reg[27]_i_1_n_1 ;
  wire \add_ln16_22_reg_2341_reg[27]_i_1_n_2 ;
  wire \add_ln16_22_reg_2341_reg[27]_i_1_n_3 ;
  wire \add_ln16_22_reg_2341_reg[27]_i_1_n_4 ;
  wire \add_ln16_22_reg_2341_reg[31]_i_2_n_2 ;
  wire \add_ln16_22_reg_2341_reg[31]_i_2_n_3 ;
  wire \add_ln16_22_reg_2341_reg[31]_i_2_n_4 ;
  wire \add_ln16_22_reg_2341_reg[3]_i_1_n_1 ;
  wire \add_ln16_22_reg_2341_reg[3]_i_1_n_2 ;
  wire \add_ln16_22_reg_2341_reg[3]_i_1_n_3 ;
  wire \add_ln16_22_reg_2341_reg[3]_i_1_n_4 ;
  wire \add_ln16_22_reg_2341_reg[7]_i_1_n_1 ;
  wire \add_ln16_22_reg_2341_reg[7]_i_1_n_2 ;
  wire \add_ln16_22_reg_2341_reg[7]_i_1_n_3 ;
  wire \add_ln16_22_reg_2341_reg[7]_i_1_n_4 ;
  wire [31:0]add_ln16_24_fu_1872_p2;
  wire [31:0]add_ln16_24_reg_2541;
  wire add_ln16_24_reg_25410;
  wire \add_ln16_24_reg_2541[11]_i_2_n_1 ;
  wire \add_ln16_24_reg_2541[11]_i_3_n_1 ;
  wire \add_ln16_24_reg_2541[11]_i_4_n_1 ;
  wire \add_ln16_24_reg_2541[11]_i_5_n_1 ;
  wire \add_ln16_24_reg_2541[11]_i_6_n_1 ;
  wire \add_ln16_24_reg_2541[11]_i_7_n_1 ;
  wire \add_ln16_24_reg_2541[11]_i_8_n_1 ;
  wire \add_ln16_24_reg_2541[11]_i_9_n_1 ;
  wire \add_ln16_24_reg_2541[15]_i_2_n_1 ;
  wire \add_ln16_24_reg_2541[15]_i_3_n_1 ;
  wire \add_ln16_24_reg_2541[15]_i_4_n_1 ;
  wire \add_ln16_24_reg_2541[15]_i_5_n_1 ;
  wire \add_ln16_24_reg_2541[15]_i_6_n_1 ;
  wire \add_ln16_24_reg_2541[15]_i_7_n_1 ;
  wire \add_ln16_24_reg_2541[15]_i_8_n_1 ;
  wire \add_ln16_24_reg_2541[15]_i_9_n_1 ;
  wire \add_ln16_24_reg_2541[19]_i_2_n_1 ;
  wire \add_ln16_24_reg_2541[19]_i_3_n_1 ;
  wire \add_ln16_24_reg_2541[19]_i_4_n_1 ;
  wire \add_ln16_24_reg_2541[19]_i_5_n_1 ;
  wire \add_ln16_24_reg_2541[19]_i_6_n_1 ;
  wire \add_ln16_24_reg_2541[19]_i_7_n_1 ;
  wire \add_ln16_24_reg_2541[19]_i_8_n_1 ;
  wire \add_ln16_24_reg_2541[19]_i_9_n_1 ;
  wire \add_ln16_24_reg_2541[23]_i_2_n_1 ;
  wire \add_ln16_24_reg_2541[23]_i_3_n_1 ;
  wire \add_ln16_24_reg_2541[23]_i_4_n_1 ;
  wire \add_ln16_24_reg_2541[23]_i_5_n_1 ;
  wire \add_ln16_24_reg_2541[23]_i_6_n_1 ;
  wire \add_ln16_24_reg_2541[23]_i_7_n_1 ;
  wire \add_ln16_24_reg_2541[23]_i_8_n_1 ;
  wire \add_ln16_24_reg_2541[23]_i_9_n_1 ;
  wire \add_ln16_24_reg_2541[27]_i_2_n_1 ;
  wire \add_ln16_24_reg_2541[27]_i_3_n_1 ;
  wire \add_ln16_24_reg_2541[27]_i_4_n_1 ;
  wire \add_ln16_24_reg_2541[27]_i_5_n_1 ;
  wire \add_ln16_24_reg_2541[27]_i_6_n_1 ;
  wire \add_ln16_24_reg_2541[27]_i_7_n_1 ;
  wire \add_ln16_24_reg_2541[27]_i_8_n_1 ;
  wire \add_ln16_24_reg_2541[27]_i_9_n_1 ;
  wire \add_ln16_24_reg_2541[31]_i_2_n_1 ;
  wire \add_ln16_24_reg_2541[31]_i_3_n_1 ;
  wire \add_ln16_24_reg_2541[31]_i_4_n_1 ;
  wire \add_ln16_24_reg_2541[31]_i_5_n_1 ;
  wire \add_ln16_24_reg_2541[31]_i_6_n_1 ;
  wire \add_ln16_24_reg_2541[31]_i_7_n_1 ;
  wire \add_ln16_24_reg_2541[31]_i_8_n_1 ;
  wire \add_ln16_24_reg_2541[3]_i_2_n_1 ;
  wire \add_ln16_24_reg_2541[3]_i_3_n_1 ;
  wire \add_ln16_24_reg_2541[3]_i_4_n_1 ;
  wire \add_ln16_24_reg_2541[3]_i_5_n_1 ;
  wire \add_ln16_24_reg_2541[3]_i_6_n_1 ;
  wire \add_ln16_24_reg_2541[3]_i_7_n_1 ;
  wire \add_ln16_24_reg_2541[3]_i_8_n_1 ;
  wire \add_ln16_24_reg_2541[7]_i_2_n_1 ;
  wire \add_ln16_24_reg_2541[7]_i_3_n_1 ;
  wire \add_ln16_24_reg_2541[7]_i_4_n_1 ;
  wire \add_ln16_24_reg_2541[7]_i_5_n_1 ;
  wire \add_ln16_24_reg_2541[7]_i_6_n_1 ;
  wire \add_ln16_24_reg_2541[7]_i_7_n_1 ;
  wire \add_ln16_24_reg_2541[7]_i_8_n_1 ;
  wire \add_ln16_24_reg_2541[7]_i_9_n_1 ;
  wire \add_ln16_24_reg_2541_reg[11]_i_1_n_1 ;
  wire \add_ln16_24_reg_2541_reg[11]_i_1_n_2 ;
  wire \add_ln16_24_reg_2541_reg[11]_i_1_n_3 ;
  wire \add_ln16_24_reg_2541_reg[11]_i_1_n_4 ;
  wire \add_ln16_24_reg_2541_reg[15]_i_1_n_1 ;
  wire \add_ln16_24_reg_2541_reg[15]_i_1_n_2 ;
  wire \add_ln16_24_reg_2541_reg[15]_i_1_n_3 ;
  wire \add_ln16_24_reg_2541_reg[15]_i_1_n_4 ;
  wire \add_ln16_24_reg_2541_reg[19]_i_1_n_1 ;
  wire \add_ln16_24_reg_2541_reg[19]_i_1_n_2 ;
  wire \add_ln16_24_reg_2541_reg[19]_i_1_n_3 ;
  wire \add_ln16_24_reg_2541_reg[19]_i_1_n_4 ;
  wire \add_ln16_24_reg_2541_reg[23]_i_1_n_1 ;
  wire \add_ln16_24_reg_2541_reg[23]_i_1_n_2 ;
  wire \add_ln16_24_reg_2541_reg[23]_i_1_n_3 ;
  wire \add_ln16_24_reg_2541_reg[23]_i_1_n_4 ;
  wire \add_ln16_24_reg_2541_reg[27]_i_1_n_1 ;
  wire \add_ln16_24_reg_2541_reg[27]_i_1_n_2 ;
  wire \add_ln16_24_reg_2541_reg[27]_i_1_n_3 ;
  wire \add_ln16_24_reg_2541_reg[27]_i_1_n_4 ;
  wire \add_ln16_24_reg_2541_reg[31]_i_1_n_2 ;
  wire \add_ln16_24_reg_2541_reg[31]_i_1_n_3 ;
  wire \add_ln16_24_reg_2541_reg[31]_i_1_n_4 ;
  wire \add_ln16_24_reg_2541_reg[3]_i_1_n_1 ;
  wire \add_ln16_24_reg_2541_reg[3]_i_1_n_2 ;
  wire \add_ln16_24_reg_2541_reg[3]_i_1_n_3 ;
  wire \add_ln16_24_reg_2541_reg[3]_i_1_n_4 ;
  wire \add_ln16_24_reg_2541_reg[7]_i_1_n_1 ;
  wire \add_ln16_24_reg_2541_reg[7]_i_1_n_2 ;
  wire \add_ln16_24_reg_2541_reg[7]_i_1_n_3 ;
  wire \add_ln16_24_reg_2541_reg[7]_i_1_n_4 ;
  wire [31:0]add_ln16_25_fu_1889_p2;
  wire [31:0]add_ln16_25_reg_2566;
  wire add_ln16_25_reg_25660;
  wire \add_ln16_25_reg_2566[11]_i_2_n_1 ;
  wire \add_ln16_25_reg_2566[11]_i_3_n_1 ;
  wire \add_ln16_25_reg_2566[11]_i_4_n_1 ;
  wire \add_ln16_25_reg_2566[11]_i_5_n_1 ;
  wire \add_ln16_25_reg_2566[15]_i_2_n_1 ;
  wire \add_ln16_25_reg_2566[15]_i_3_n_1 ;
  wire \add_ln16_25_reg_2566[15]_i_4_n_1 ;
  wire \add_ln16_25_reg_2566[15]_i_5_n_1 ;
  wire \add_ln16_25_reg_2566[19]_i_2_n_1 ;
  wire \add_ln16_25_reg_2566[19]_i_3_n_1 ;
  wire \add_ln16_25_reg_2566[19]_i_4_n_1 ;
  wire \add_ln16_25_reg_2566[19]_i_5_n_1 ;
  wire \add_ln16_25_reg_2566[23]_i_2_n_1 ;
  wire \add_ln16_25_reg_2566[23]_i_3_n_1 ;
  wire \add_ln16_25_reg_2566[23]_i_4_n_1 ;
  wire \add_ln16_25_reg_2566[23]_i_5_n_1 ;
  wire \add_ln16_25_reg_2566[27]_i_2_n_1 ;
  wire \add_ln16_25_reg_2566[27]_i_3_n_1 ;
  wire \add_ln16_25_reg_2566[27]_i_4_n_1 ;
  wire \add_ln16_25_reg_2566[27]_i_5_n_1 ;
  wire \add_ln16_25_reg_2566[31]_i_3_n_1 ;
  wire \add_ln16_25_reg_2566[31]_i_4_n_1 ;
  wire \add_ln16_25_reg_2566[31]_i_5_n_1 ;
  wire \add_ln16_25_reg_2566[31]_i_6_n_1 ;
  wire \add_ln16_25_reg_2566[3]_i_2_n_1 ;
  wire \add_ln16_25_reg_2566[3]_i_3_n_1 ;
  wire \add_ln16_25_reg_2566[3]_i_4_n_1 ;
  wire \add_ln16_25_reg_2566[3]_i_5_n_1 ;
  wire \add_ln16_25_reg_2566[7]_i_2_n_1 ;
  wire \add_ln16_25_reg_2566[7]_i_3_n_1 ;
  wire \add_ln16_25_reg_2566[7]_i_4_n_1 ;
  wire \add_ln16_25_reg_2566[7]_i_5_n_1 ;
  wire \add_ln16_25_reg_2566_reg[11]_i_1_n_1 ;
  wire \add_ln16_25_reg_2566_reg[11]_i_1_n_2 ;
  wire \add_ln16_25_reg_2566_reg[11]_i_1_n_3 ;
  wire \add_ln16_25_reg_2566_reg[11]_i_1_n_4 ;
  wire \add_ln16_25_reg_2566_reg[15]_i_1_n_1 ;
  wire \add_ln16_25_reg_2566_reg[15]_i_1_n_2 ;
  wire \add_ln16_25_reg_2566_reg[15]_i_1_n_3 ;
  wire \add_ln16_25_reg_2566_reg[15]_i_1_n_4 ;
  wire \add_ln16_25_reg_2566_reg[19]_i_1_n_1 ;
  wire \add_ln16_25_reg_2566_reg[19]_i_1_n_2 ;
  wire \add_ln16_25_reg_2566_reg[19]_i_1_n_3 ;
  wire \add_ln16_25_reg_2566_reg[19]_i_1_n_4 ;
  wire \add_ln16_25_reg_2566_reg[23]_i_1_n_1 ;
  wire \add_ln16_25_reg_2566_reg[23]_i_1_n_2 ;
  wire \add_ln16_25_reg_2566_reg[23]_i_1_n_3 ;
  wire \add_ln16_25_reg_2566_reg[23]_i_1_n_4 ;
  wire \add_ln16_25_reg_2566_reg[27]_i_1_n_1 ;
  wire \add_ln16_25_reg_2566_reg[27]_i_1_n_2 ;
  wire \add_ln16_25_reg_2566_reg[27]_i_1_n_3 ;
  wire \add_ln16_25_reg_2566_reg[27]_i_1_n_4 ;
  wire \add_ln16_25_reg_2566_reg[31]_i_2_n_2 ;
  wire \add_ln16_25_reg_2566_reg[31]_i_2_n_3 ;
  wire \add_ln16_25_reg_2566_reg[31]_i_2_n_4 ;
  wire \add_ln16_25_reg_2566_reg[3]_i_1_n_1 ;
  wire \add_ln16_25_reg_2566_reg[3]_i_1_n_2 ;
  wire \add_ln16_25_reg_2566_reg[3]_i_1_n_3 ;
  wire \add_ln16_25_reg_2566_reg[3]_i_1_n_4 ;
  wire \add_ln16_25_reg_2566_reg[7]_i_1_n_1 ;
  wire \add_ln16_25_reg_2566_reg[7]_i_1_n_2 ;
  wire \add_ln16_25_reg_2566_reg[7]_i_1_n_3 ;
  wire \add_ln16_25_reg_2566_reg[7]_i_1_n_4 ;
  wire [31:0]add_ln16_26_fu_1881_p2;
  wire [31:0]add_ln16_26_reg_2556;
  wire add_ln16_26_reg_25560;
  wire \add_ln16_26_reg_2556[11]_i_2_n_1 ;
  wire \add_ln16_26_reg_2556[11]_i_3_n_1 ;
  wire \add_ln16_26_reg_2556[11]_i_4_n_1 ;
  wire \add_ln16_26_reg_2556[11]_i_5_n_1 ;
  wire \add_ln16_26_reg_2556[15]_i_2_n_1 ;
  wire \add_ln16_26_reg_2556[15]_i_3_n_1 ;
  wire \add_ln16_26_reg_2556[15]_i_4_n_1 ;
  wire \add_ln16_26_reg_2556[15]_i_5_n_1 ;
  wire \add_ln16_26_reg_2556[19]_i_2_n_1 ;
  wire \add_ln16_26_reg_2556[19]_i_3_n_1 ;
  wire \add_ln16_26_reg_2556[19]_i_4_n_1 ;
  wire \add_ln16_26_reg_2556[19]_i_5_n_1 ;
  wire \add_ln16_26_reg_2556[23]_i_2_n_1 ;
  wire \add_ln16_26_reg_2556[23]_i_3_n_1 ;
  wire \add_ln16_26_reg_2556[23]_i_4_n_1 ;
  wire \add_ln16_26_reg_2556[23]_i_5_n_1 ;
  wire \add_ln16_26_reg_2556[27]_i_2_n_1 ;
  wire \add_ln16_26_reg_2556[27]_i_3_n_1 ;
  wire \add_ln16_26_reg_2556[27]_i_4_n_1 ;
  wire \add_ln16_26_reg_2556[27]_i_5_n_1 ;
  wire \add_ln16_26_reg_2556[31]_i_3_n_1 ;
  wire \add_ln16_26_reg_2556[31]_i_4_n_1 ;
  wire \add_ln16_26_reg_2556[31]_i_5_n_1 ;
  wire \add_ln16_26_reg_2556[31]_i_6_n_1 ;
  wire \add_ln16_26_reg_2556[3]_i_2_n_1 ;
  wire \add_ln16_26_reg_2556[3]_i_3_n_1 ;
  wire \add_ln16_26_reg_2556[3]_i_4_n_1 ;
  wire \add_ln16_26_reg_2556[3]_i_5_n_1 ;
  wire \add_ln16_26_reg_2556[7]_i_2_n_1 ;
  wire \add_ln16_26_reg_2556[7]_i_3_n_1 ;
  wire \add_ln16_26_reg_2556[7]_i_4_n_1 ;
  wire \add_ln16_26_reg_2556[7]_i_5_n_1 ;
  wire \add_ln16_26_reg_2556_reg[11]_i_1_n_1 ;
  wire \add_ln16_26_reg_2556_reg[11]_i_1_n_2 ;
  wire \add_ln16_26_reg_2556_reg[11]_i_1_n_3 ;
  wire \add_ln16_26_reg_2556_reg[11]_i_1_n_4 ;
  wire \add_ln16_26_reg_2556_reg[15]_i_1_n_1 ;
  wire \add_ln16_26_reg_2556_reg[15]_i_1_n_2 ;
  wire \add_ln16_26_reg_2556_reg[15]_i_1_n_3 ;
  wire \add_ln16_26_reg_2556_reg[15]_i_1_n_4 ;
  wire \add_ln16_26_reg_2556_reg[19]_i_1_n_1 ;
  wire \add_ln16_26_reg_2556_reg[19]_i_1_n_2 ;
  wire \add_ln16_26_reg_2556_reg[19]_i_1_n_3 ;
  wire \add_ln16_26_reg_2556_reg[19]_i_1_n_4 ;
  wire \add_ln16_26_reg_2556_reg[23]_i_1_n_1 ;
  wire \add_ln16_26_reg_2556_reg[23]_i_1_n_2 ;
  wire \add_ln16_26_reg_2556_reg[23]_i_1_n_3 ;
  wire \add_ln16_26_reg_2556_reg[23]_i_1_n_4 ;
  wire \add_ln16_26_reg_2556_reg[27]_i_1_n_1 ;
  wire \add_ln16_26_reg_2556_reg[27]_i_1_n_2 ;
  wire \add_ln16_26_reg_2556_reg[27]_i_1_n_3 ;
  wire \add_ln16_26_reg_2556_reg[27]_i_1_n_4 ;
  wire \add_ln16_26_reg_2556_reg[31]_i_2_n_2 ;
  wire \add_ln16_26_reg_2556_reg[31]_i_2_n_3 ;
  wire \add_ln16_26_reg_2556_reg[31]_i_2_n_4 ;
  wire \add_ln16_26_reg_2556_reg[3]_i_1_n_1 ;
  wire \add_ln16_26_reg_2556_reg[3]_i_1_n_2 ;
  wire \add_ln16_26_reg_2556_reg[3]_i_1_n_3 ;
  wire \add_ln16_26_reg_2556_reg[3]_i_1_n_4 ;
  wire \add_ln16_26_reg_2556_reg[7]_i_1_n_1 ;
  wire \add_ln16_26_reg_2556_reg[7]_i_1_n_2 ;
  wire \add_ln16_26_reg_2556_reg[7]_i_1_n_3 ;
  wire \add_ln16_26_reg_2556_reg[7]_i_1_n_4 ;
  wire [31:0]add_ln16_28_fu_1897_p2;
  wire [31:0]add_ln16_28_reg_2571;
  wire add_ln16_28_reg_25710;
  wire \add_ln16_28_reg_2571[11]_i_2_n_1 ;
  wire \add_ln16_28_reg_2571[11]_i_3_n_1 ;
  wire \add_ln16_28_reg_2571[11]_i_4_n_1 ;
  wire \add_ln16_28_reg_2571[11]_i_5_n_1 ;
  wire \add_ln16_28_reg_2571[11]_i_6_n_1 ;
  wire \add_ln16_28_reg_2571[11]_i_7_n_1 ;
  wire \add_ln16_28_reg_2571[11]_i_8_n_1 ;
  wire \add_ln16_28_reg_2571[11]_i_9_n_1 ;
  wire \add_ln16_28_reg_2571[15]_i_2_n_1 ;
  wire \add_ln16_28_reg_2571[15]_i_3_n_1 ;
  wire \add_ln16_28_reg_2571[15]_i_4_n_1 ;
  wire \add_ln16_28_reg_2571[15]_i_5_n_1 ;
  wire \add_ln16_28_reg_2571[15]_i_6_n_1 ;
  wire \add_ln16_28_reg_2571[15]_i_7_n_1 ;
  wire \add_ln16_28_reg_2571[15]_i_8_n_1 ;
  wire \add_ln16_28_reg_2571[15]_i_9_n_1 ;
  wire \add_ln16_28_reg_2571[19]_i_2_n_1 ;
  wire \add_ln16_28_reg_2571[19]_i_3_n_1 ;
  wire \add_ln16_28_reg_2571[19]_i_4_n_1 ;
  wire \add_ln16_28_reg_2571[19]_i_5_n_1 ;
  wire \add_ln16_28_reg_2571[19]_i_6_n_1 ;
  wire \add_ln16_28_reg_2571[19]_i_7_n_1 ;
  wire \add_ln16_28_reg_2571[19]_i_8_n_1 ;
  wire \add_ln16_28_reg_2571[19]_i_9_n_1 ;
  wire \add_ln16_28_reg_2571[23]_i_2_n_1 ;
  wire \add_ln16_28_reg_2571[23]_i_3_n_1 ;
  wire \add_ln16_28_reg_2571[23]_i_4_n_1 ;
  wire \add_ln16_28_reg_2571[23]_i_5_n_1 ;
  wire \add_ln16_28_reg_2571[23]_i_6_n_1 ;
  wire \add_ln16_28_reg_2571[23]_i_7_n_1 ;
  wire \add_ln16_28_reg_2571[23]_i_8_n_1 ;
  wire \add_ln16_28_reg_2571[23]_i_9_n_1 ;
  wire \add_ln16_28_reg_2571[27]_i_2_n_1 ;
  wire \add_ln16_28_reg_2571[27]_i_3_n_1 ;
  wire \add_ln16_28_reg_2571[27]_i_4_n_1 ;
  wire \add_ln16_28_reg_2571[27]_i_5_n_1 ;
  wire \add_ln16_28_reg_2571[27]_i_6_n_1 ;
  wire \add_ln16_28_reg_2571[27]_i_7_n_1 ;
  wire \add_ln16_28_reg_2571[27]_i_8_n_1 ;
  wire \add_ln16_28_reg_2571[27]_i_9_n_1 ;
  wire \add_ln16_28_reg_2571[31]_i_3_n_1 ;
  wire \add_ln16_28_reg_2571[31]_i_4_n_1 ;
  wire \add_ln16_28_reg_2571[31]_i_5_n_1 ;
  wire \add_ln16_28_reg_2571[31]_i_6_n_1 ;
  wire \add_ln16_28_reg_2571[31]_i_7_n_1 ;
  wire \add_ln16_28_reg_2571[31]_i_8_n_1 ;
  wire \add_ln16_28_reg_2571[31]_i_9_n_1 ;
  wire \add_ln16_28_reg_2571[3]_i_2_n_1 ;
  wire \add_ln16_28_reg_2571[3]_i_3_n_1 ;
  wire \add_ln16_28_reg_2571[3]_i_4_n_1 ;
  wire \add_ln16_28_reg_2571[3]_i_5_n_1 ;
  wire \add_ln16_28_reg_2571[3]_i_6_n_1 ;
  wire \add_ln16_28_reg_2571[3]_i_7_n_1 ;
  wire \add_ln16_28_reg_2571[3]_i_8_n_1 ;
  wire \add_ln16_28_reg_2571[7]_i_2_n_1 ;
  wire \add_ln16_28_reg_2571[7]_i_3_n_1 ;
  wire \add_ln16_28_reg_2571[7]_i_4_n_1 ;
  wire \add_ln16_28_reg_2571[7]_i_5_n_1 ;
  wire \add_ln16_28_reg_2571[7]_i_6_n_1 ;
  wire \add_ln16_28_reg_2571[7]_i_7_n_1 ;
  wire \add_ln16_28_reg_2571[7]_i_8_n_1 ;
  wire \add_ln16_28_reg_2571[7]_i_9_n_1 ;
  wire \add_ln16_28_reg_2571_reg[11]_i_1_n_1 ;
  wire \add_ln16_28_reg_2571_reg[11]_i_1_n_2 ;
  wire \add_ln16_28_reg_2571_reg[11]_i_1_n_3 ;
  wire \add_ln16_28_reg_2571_reg[11]_i_1_n_4 ;
  wire \add_ln16_28_reg_2571_reg[15]_i_1_n_1 ;
  wire \add_ln16_28_reg_2571_reg[15]_i_1_n_2 ;
  wire \add_ln16_28_reg_2571_reg[15]_i_1_n_3 ;
  wire \add_ln16_28_reg_2571_reg[15]_i_1_n_4 ;
  wire \add_ln16_28_reg_2571_reg[19]_i_1_n_1 ;
  wire \add_ln16_28_reg_2571_reg[19]_i_1_n_2 ;
  wire \add_ln16_28_reg_2571_reg[19]_i_1_n_3 ;
  wire \add_ln16_28_reg_2571_reg[19]_i_1_n_4 ;
  wire \add_ln16_28_reg_2571_reg[23]_i_1_n_1 ;
  wire \add_ln16_28_reg_2571_reg[23]_i_1_n_2 ;
  wire \add_ln16_28_reg_2571_reg[23]_i_1_n_3 ;
  wire \add_ln16_28_reg_2571_reg[23]_i_1_n_4 ;
  wire \add_ln16_28_reg_2571_reg[27]_i_1_n_1 ;
  wire \add_ln16_28_reg_2571_reg[27]_i_1_n_2 ;
  wire \add_ln16_28_reg_2571_reg[27]_i_1_n_3 ;
  wire \add_ln16_28_reg_2571_reg[27]_i_1_n_4 ;
  wire \add_ln16_28_reg_2571_reg[31]_i_2_n_2 ;
  wire \add_ln16_28_reg_2571_reg[31]_i_2_n_3 ;
  wire \add_ln16_28_reg_2571_reg[31]_i_2_n_4 ;
  wire \add_ln16_28_reg_2571_reg[3]_i_1_n_1 ;
  wire \add_ln16_28_reg_2571_reg[3]_i_1_n_2 ;
  wire \add_ln16_28_reg_2571_reg[3]_i_1_n_3 ;
  wire \add_ln16_28_reg_2571_reg[3]_i_1_n_4 ;
  wire \add_ln16_28_reg_2571_reg[7]_i_1_n_1 ;
  wire \add_ln16_28_reg_2571_reg[7]_i_1_n_2 ;
  wire \add_ln16_28_reg_2571_reg[7]_i_1_n_3 ;
  wire \add_ln16_28_reg_2571_reg[7]_i_1_n_4 ;
  wire [31:0]add_ln16_2_fu_1581_p2;
  wire [31:0]add_ln16_2_reg_2356;
  wire add_ln16_2_reg_23560;
  wire \add_ln16_2_reg_2356[11]_i_2_n_1 ;
  wire \add_ln16_2_reg_2356[11]_i_3_n_1 ;
  wire \add_ln16_2_reg_2356[11]_i_4_n_1 ;
  wire \add_ln16_2_reg_2356[11]_i_5_n_1 ;
  wire \add_ln16_2_reg_2356[11]_i_6_n_1 ;
  wire \add_ln16_2_reg_2356[11]_i_7_n_1 ;
  wire \add_ln16_2_reg_2356[11]_i_8_n_1 ;
  wire \add_ln16_2_reg_2356[11]_i_9_n_1 ;
  wire \add_ln16_2_reg_2356[15]_i_2_n_1 ;
  wire \add_ln16_2_reg_2356[15]_i_3_n_1 ;
  wire \add_ln16_2_reg_2356[15]_i_4_n_1 ;
  wire \add_ln16_2_reg_2356[15]_i_5_n_1 ;
  wire \add_ln16_2_reg_2356[15]_i_6_n_1 ;
  wire \add_ln16_2_reg_2356[15]_i_7_n_1 ;
  wire \add_ln16_2_reg_2356[15]_i_8_n_1 ;
  wire \add_ln16_2_reg_2356[15]_i_9_n_1 ;
  wire \add_ln16_2_reg_2356[19]_i_2_n_1 ;
  wire \add_ln16_2_reg_2356[19]_i_3_n_1 ;
  wire \add_ln16_2_reg_2356[19]_i_4_n_1 ;
  wire \add_ln16_2_reg_2356[19]_i_5_n_1 ;
  wire \add_ln16_2_reg_2356[19]_i_6_n_1 ;
  wire \add_ln16_2_reg_2356[19]_i_7_n_1 ;
  wire \add_ln16_2_reg_2356[19]_i_8_n_1 ;
  wire \add_ln16_2_reg_2356[19]_i_9_n_1 ;
  wire \add_ln16_2_reg_2356[23]_i_2_n_1 ;
  wire \add_ln16_2_reg_2356[23]_i_3_n_1 ;
  wire \add_ln16_2_reg_2356[23]_i_4_n_1 ;
  wire \add_ln16_2_reg_2356[23]_i_5_n_1 ;
  wire \add_ln16_2_reg_2356[23]_i_6_n_1 ;
  wire \add_ln16_2_reg_2356[23]_i_7_n_1 ;
  wire \add_ln16_2_reg_2356[23]_i_8_n_1 ;
  wire \add_ln16_2_reg_2356[23]_i_9_n_1 ;
  wire \add_ln16_2_reg_2356[27]_i_2_n_1 ;
  wire \add_ln16_2_reg_2356[27]_i_3_n_1 ;
  wire \add_ln16_2_reg_2356[27]_i_4_n_1 ;
  wire \add_ln16_2_reg_2356[27]_i_5_n_1 ;
  wire \add_ln16_2_reg_2356[27]_i_6_n_1 ;
  wire \add_ln16_2_reg_2356[27]_i_7_n_1 ;
  wire \add_ln16_2_reg_2356[27]_i_8_n_1 ;
  wire \add_ln16_2_reg_2356[27]_i_9_n_1 ;
  wire \add_ln16_2_reg_2356[31]_i_3_n_1 ;
  wire \add_ln16_2_reg_2356[31]_i_4_n_1 ;
  wire \add_ln16_2_reg_2356[31]_i_5_n_1 ;
  wire \add_ln16_2_reg_2356[31]_i_6_n_1 ;
  wire \add_ln16_2_reg_2356[31]_i_7_n_1 ;
  wire \add_ln16_2_reg_2356[31]_i_8_n_1 ;
  wire \add_ln16_2_reg_2356[31]_i_9_n_1 ;
  wire \add_ln16_2_reg_2356[3]_i_2_n_1 ;
  wire \add_ln16_2_reg_2356[3]_i_3_n_1 ;
  wire \add_ln16_2_reg_2356[3]_i_4_n_1 ;
  wire \add_ln16_2_reg_2356[3]_i_5_n_1 ;
  wire \add_ln16_2_reg_2356[3]_i_6_n_1 ;
  wire \add_ln16_2_reg_2356[3]_i_7_n_1 ;
  wire \add_ln16_2_reg_2356[3]_i_8_n_1 ;
  wire \add_ln16_2_reg_2356[7]_i_2_n_1 ;
  wire \add_ln16_2_reg_2356[7]_i_3_n_1 ;
  wire \add_ln16_2_reg_2356[7]_i_4_n_1 ;
  wire \add_ln16_2_reg_2356[7]_i_5_n_1 ;
  wire \add_ln16_2_reg_2356[7]_i_6_n_1 ;
  wire \add_ln16_2_reg_2356[7]_i_7_n_1 ;
  wire \add_ln16_2_reg_2356[7]_i_8_n_1 ;
  wire \add_ln16_2_reg_2356[7]_i_9_n_1 ;
  wire \add_ln16_2_reg_2356_reg[11]_i_1_n_1 ;
  wire \add_ln16_2_reg_2356_reg[11]_i_1_n_2 ;
  wire \add_ln16_2_reg_2356_reg[11]_i_1_n_3 ;
  wire \add_ln16_2_reg_2356_reg[11]_i_1_n_4 ;
  wire \add_ln16_2_reg_2356_reg[15]_i_1_n_1 ;
  wire \add_ln16_2_reg_2356_reg[15]_i_1_n_2 ;
  wire \add_ln16_2_reg_2356_reg[15]_i_1_n_3 ;
  wire \add_ln16_2_reg_2356_reg[15]_i_1_n_4 ;
  wire \add_ln16_2_reg_2356_reg[19]_i_1_n_1 ;
  wire \add_ln16_2_reg_2356_reg[19]_i_1_n_2 ;
  wire \add_ln16_2_reg_2356_reg[19]_i_1_n_3 ;
  wire \add_ln16_2_reg_2356_reg[19]_i_1_n_4 ;
  wire \add_ln16_2_reg_2356_reg[23]_i_1_n_1 ;
  wire \add_ln16_2_reg_2356_reg[23]_i_1_n_2 ;
  wire \add_ln16_2_reg_2356_reg[23]_i_1_n_3 ;
  wire \add_ln16_2_reg_2356_reg[23]_i_1_n_4 ;
  wire \add_ln16_2_reg_2356_reg[27]_i_1_n_1 ;
  wire \add_ln16_2_reg_2356_reg[27]_i_1_n_2 ;
  wire \add_ln16_2_reg_2356_reg[27]_i_1_n_3 ;
  wire \add_ln16_2_reg_2356_reg[27]_i_1_n_4 ;
  wire \add_ln16_2_reg_2356_reg[31]_i_2_n_2 ;
  wire \add_ln16_2_reg_2356_reg[31]_i_2_n_3 ;
  wire \add_ln16_2_reg_2356_reg[31]_i_2_n_4 ;
  wire \add_ln16_2_reg_2356_reg[3]_i_1_n_1 ;
  wire \add_ln16_2_reg_2356_reg[3]_i_1_n_2 ;
  wire \add_ln16_2_reg_2356_reg[3]_i_1_n_3 ;
  wire \add_ln16_2_reg_2356_reg[3]_i_1_n_4 ;
  wire \add_ln16_2_reg_2356_reg[7]_i_1_n_1 ;
  wire \add_ln16_2_reg_2356_reg[7]_i_1_n_2 ;
  wire \add_ln16_2_reg_2356_reg[7]_i_1_n_3 ;
  wire \add_ln16_2_reg_2356_reg[7]_i_1_n_4 ;
  wire [31:0]add_ln16_30_fu_1906_p2;
  wire [31:0]add_ln16_30_reg_2576;
  wire add_ln16_30_reg_25760;
  wire \add_ln16_30_reg_2576[11]_i_2_n_1 ;
  wire \add_ln16_30_reg_2576[11]_i_3_n_1 ;
  wire \add_ln16_30_reg_2576[11]_i_4_n_1 ;
  wire \add_ln16_30_reg_2576[11]_i_5_n_1 ;
  wire \add_ln16_30_reg_2576[11]_i_6_n_1 ;
  wire \add_ln16_30_reg_2576[11]_i_7_n_1 ;
  wire \add_ln16_30_reg_2576[11]_i_8_n_1 ;
  wire \add_ln16_30_reg_2576[11]_i_9_n_1 ;
  wire \add_ln16_30_reg_2576[15]_i_2_n_1 ;
  wire \add_ln16_30_reg_2576[15]_i_3_n_1 ;
  wire \add_ln16_30_reg_2576[15]_i_4_n_1 ;
  wire \add_ln16_30_reg_2576[15]_i_5_n_1 ;
  wire \add_ln16_30_reg_2576[15]_i_6_n_1 ;
  wire \add_ln16_30_reg_2576[15]_i_7_n_1 ;
  wire \add_ln16_30_reg_2576[15]_i_8_n_1 ;
  wire \add_ln16_30_reg_2576[15]_i_9_n_1 ;
  wire \add_ln16_30_reg_2576[19]_i_2_n_1 ;
  wire \add_ln16_30_reg_2576[19]_i_3_n_1 ;
  wire \add_ln16_30_reg_2576[19]_i_4_n_1 ;
  wire \add_ln16_30_reg_2576[19]_i_5_n_1 ;
  wire \add_ln16_30_reg_2576[19]_i_6_n_1 ;
  wire \add_ln16_30_reg_2576[19]_i_7_n_1 ;
  wire \add_ln16_30_reg_2576[19]_i_8_n_1 ;
  wire \add_ln16_30_reg_2576[19]_i_9_n_1 ;
  wire \add_ln16_30_reg_2576[23]_i_2_n_1 ;
  wire \add_ln16_30_reg_2576[23]_i_3_n_1 ;
  wire \add_ln16_30_reg_2576[23]_i_4_n_1 ;
  wire \add_ln16_30_reg_2576[23]_i_5_n_1 ;
  wire \add_ln16_30_reg_2576[23]_i_6_n_1 ;
  wire \add_ln16_30_reg_2576[23]_i_7_n_1 ;
  wire \add_ln16_30_reg_2576[23]_i_8_n_1 ;
  wire \add_ln16_30_reg_2576[23]_i_9_n_1 ;
  wire \add_ln16_30_reg_2576[27]_i_2_n_1 ;
  wire \add_ln16_30_reg_2576[27]_i_3_n_1 ;
  wire \add_ln16_30_reg_2576[27]_i_4_n_1 ;
  wire \add_ln16_30_reg_2576[27]_i_5_n_1 ;
  wire \add_ln16_30_reg_2576[27]_i_6_n_1 ;
  wire \add_ln16_30_reg_2576[27]_i_7_n_1 ;
  wire \add_ln16_30_reg_2576[27]_i_8_n_1 ;
  wire \add_ln16_30_reg_2576[27]_i_9_n_1 ;
  wire \add_ln16_30_reg_2576[31]_i_3_n_1 ;
  wire \add_ln16_30_reg_2576[31]_i_4_n_1 ;
  wire \add_ln16_30_reg_2576[31]_i_5_n_1 ;
  wire \add_ln16_30_reg_2576[31]_i_6_n_1 ;
  wire \add_ln16_30_reg_2576[31]_i_7_n_1 ;
  wire \add_ln16_30_reg_2576[31]_i_8_n_1 ;
  wire \add_ln16_30_reg_2576[31]_i_9_n_1 ;
  wire \add_ln16_30_reg_2576[3]_i_2_n_1 ;
  wire \add_ln16_30_reg_2576[3]_i_3_n_1 ;
  wire \add_ln16_30_reg_2576[3]_i_4_n_1 ;
  wire \add_ln16_30_reg_2576[3]_i_5_n_1 ;
  wire \add_ln16_30_reg_2576[3]_i_6_n_1 ;
  wire \add_ln16_30_reg_2576[3]_i_7_n_1 ;
  wire \add_ln16_30_reg_2576[3]_i_8_n_1 ;
  wire \add_ln16_30_reg_2576[7]_i_2_n_1 ;
  wire \add_ln16_30_reg_2576[7]_i_3_n_1 ;
  wire \add_ln16_30_reg_2576[7]_i_4_n_1 ;
  wire \add_ln16_30_reg_2576[7]_i_5_n_1 ;
  wire \add_ln16_30_reg_2576[7]_i_6_n_1 ;
  wire \add_ln16_30_reg_2576[7]_i_7_n_1 ;
  wire \add_ln16_30_reg_2576[7]_i_8_n_1 ;
  wire \add_ln16_30_reg_2576[7]_i_9_n_1 ;
  wire \add_ln16_30_reg_2576_reg[11]_i_1_n_1 ;
  wire \add_ln16_30_reg_2576_reg[11]_i_1_n_2 ;
  wire \add_ln16_30_reg_2576_reg[11]_i_1_n_3 ;
  wire \add_ln16_30_reg_2576_reg[11]_i_1_n_4 ;
  wire \add_ln16_30_reg_2576_reg[15]_i_1_n_1 ;
  wire \add_ln16_30_reg_2576_reg[15]_i_1_n_2 ;
  wire \add_ln16_30_reg_2576_reg[15]_i_1_n_3 ;
  wire \add_ln16_30_reg_2576_reg[15]_i_1_n_4 ;
  wire \add_ln16_30_reg_2576_reg[19]_i_1_n_1 ;
  wire \add_ln16_30_reg_2576_reg[19]_i_1_n_2 ;
  wire \add_ln16_30_reg_2576_reg[19]_i_1_n_3 ;
  wire \add_ln16_30_reg_2576_reg[19]_i_1_n_4 ;
  wire \add_ln16_30_reg_2576_reg[23]_i_1_n_1 ;
  wire \add_ln16_30_reg_2576_reg[23]_i_1_n_2 ;
  wire \add_ln16_30_reg_2576_reg[23]_i_1_n_3 ;
  wire \add_ln16_30_reg_2576_reg[23]_i_1_n_4 ;
  wire \add_ln16_30_reg_2576_reg[27]_i_1_n_1 ;
  wire \add_ln16_30_reg_2576_reg[27]_i_1_n_2 ;
  wire \add_ln16_30_reg_2576_reg[27]_i_1_n_3 ;
  wire \add_ln16_30_reg_2576_reg[27]_i_1_n_4 ;
  wire \add_ln16_30_reg_2576_reg[31]_i_2_n_2 ;
  wire \add_ln16_30_reg_2576_reg[31]_i_2_n_3 ;
  wire \add_ln16_30_reg_2576_reg[31]_i_2_n_4 ;
  wire \add_ln16_30_reg_2576_reg[3]_i_1_n_1 ;
  wire \add_ln16_30_reg_2576_reg[3]_i_1_n_2 ;
  wire \add_ln16_30_reg_2576_reg[3]_i_1_n_3 ;
  wire \add_ln16_30_reg_2576_reg[3]_i_1_n_4 ;
  wire \add_ln16_30_reg_2576_reg[7]_i_1_n_1 ;
  wire \add_ln16_30_reg_2576_reg[7]_i_1_n_2 ;
  wire \add_ln16_30_reg_2576_reg[7]_i_1_n_3 ;
  wire \add_ln16_30_reg_2576_reg[7]_i_1_n_4 ;
  wire [6:0]add_ln16_31_reg_2003;
  wire add_ln16_31_reg_20030;
  wire [7:0]add_ln16_32_reg_2178;
  wire add_ln16_32_reg_21780;
  wire [5:5]add_ln16_33_fu_1328_p2;
  wire [6:0]add_ln16_33_reg_2203;
  wire add_ln16_33_reg_22030;
  wire [8:0]add_ln16_34_reg_2054;
  wire add_ln16_34_reg_20540;
  wire [6:0]add_ln16_35_reg_2079;
  wire add_ln16_35_reg_20790;
  wire [6:6]add_ln16_36_fu_1399_p2;
  wire [7:0]add_ln16_36_reg_2260;
  wire add_ln16_36_reg_22600;
  wire [31:0]add_ln16_3_fu_1608_p2;
  wire [31:0]add_ln16_3_reg_2371;
  wire add_ln16_3_reg_23710;
  wire \add_ln16_3_reg_2371[11]_i_2_n_1 ;
  wire \add_ln16_3_reg_2371[11]_i_3_n_1 ;
  wire \add_ln16_3_reg_2371[11]_i_4_n_1 ;
  wire \add_ln16_3_reg_2371[11]_i_5_n_1 ;
  wire \add_ln16_3_reg_2371[15]_i_2_n_1 ;
  wire \add_ln16_3_reg_2371[15]_i_3_n_1 ;
  wire \add_ln16_3_reg_2371[15]_i_4_n_1 ;
  wire \add_ln16_3_reg_2371[15]_i_5_n_1 ;
  wire \add_ln16_3_reg_2371[19]_i_2_n_1 ;
  wire \add_ln16_3_reg_2371[19]_i_3_n_1 ;
  wire \add_ln16_3_reg_2371[19]_i_4_n_1 ;
  wire \add_ln16_3_reg_2371[19]_i_5_n_1 ;
  wire \add_ln16_3_reg_2371[23]_i_2_n_1 ;
  wire \add_ln16_3_reg_2371[23]_i_3_n_1 ;
  wire \add_ln16_3_reg_2371[23]_i_4_n_1 ;
  wire \add_ln16_3_reg_2371[23]_i_5_n_1 ;
  wire \add_ln16_3_reg_2371[27]_i_2_n_1 ;
  wire \add_ln16_3_reg_2371[27]_i_3_n_1 ;
  wire \add_ln16_3_reg_2371[27]_i_4_n_1 ;
  wire \add_ln16_3_reg_2371[27]_i_5_n_1 ;
  wire \add_ln16_3_reg_2371[31]_i_3_n_1 ;
  wire \add_ln16_3_reg_2371[31]_i_4_n_1 ;
  wire \add_ln16_3_reg_2371[31]_i_5_n_1 ;
  wire \add_ln16_3_reg_2371[31]_i_6_n_1 ;
  wire \add_ln16_3_reg_2371[3]_i_2_n_1 ;
  wire \add_ln16_3_reg_2371[3]_i_3_n_1 ;
  wire \add_ln16_3_reg_2371[3]_i_4_n_1 ;
  wire \add_ln16_3_reg_2371[3]_i_5_n_1 ;
  wire \add_ln16_3_reg_2371[7]_i_2_n_1 ;
  wire \add_ln16_3_reg_2371[7]_i_3_n_1 ;
  wire \add_ln16_3_reg_2371[7]_i_4_n_1 ;
  wire \add_ln16_3_reg_2371[7]_i_5_n_1 ;
  wire \add_ln16_3_reg_2371_reg[11]_i_1_n_1 ;
  wire \add_ln16_3_reg_2371_reg[11]_i_1_n_2 ;
  wire \add_ln16_3_reg_2371_reg[11]_i_1_n_3 ;
  wire \add_ln16_3_reg_2371_reg[11]_i_1_n_4 ;
  wire \add_ln16_3_reg_2371_reg[15]_i_1_n_1 ;
  wire \add_ln16_3_reg_2371_reg[15]_i_1_n_2 ;
  wire \add_ln16_3_reg_2371_reg[15]_i_1_n_3 ;
  wire \add_ln16_3_reg_2371_reg[15]_i_1_n_4 ;
  wire \add_ln16_3_reg_2371_reg[19]_i_1_n_1 ;
  wire \add_ln16_3_reg_2371_reg[19]_i_1_n_2 ;
  wire \add_ln16_3_reg_2371_reg[19]_i_1_n_3 ;
  wire \add_ln16_3_reg_2371_reg[19]_i_1_n_4 ;
  wire \add_ln16_3_reg_2371_reg[23]_i_1_n_1 ;
  wire \add_ln16_3_reg_2371_reg[23]_i_1_n_2 ;
  wire \add_ln16_3_reg_2371_reg[23]_i_1_n_3 ;
  wire \add_ln16_3_reg_2371_reg[23]_i_1_n_4 ;
  wire \add_ln16_3_reg_2371_reg[27]_i_1_n_1 ;
  wire \add_ln16_3_reg_2371_reg[27]_i_1_n_2 ;
  wire \add_ln16_3_reg_2371_reg[27]_i_1_n_3 ;
  wire \add_ln16_3_reg_2371_reg[27]_i_1_n_4 ;
  wire \add_ln16_3_reg_2371_reg[31]_i_2_n_2 ;
  wire \add_ln16_3_reg_2371_reg[31]_i_2_n_3 ;
  wire \add_ln16_3_reg_2371_reg[31]_i_2_n_4 ;
  wire \add_ln16_3_reg_2371_reg[3]_i_1_n_1 ;
  wire \add_ln16_3_reg_2371_reg[3]_i_1_n_2 ;
  wire \add_ln16_3_reg_2371_reg[3]_i_1_n_3 ;
  wire \add_ln16_3_reg_2371_reg[3]_i_1_n_4 ;
  wire \add_ln16_3_reg_2371_reg[7]_i_1_n_1 ;
  wire \add_ln16_3_reg_2371_reg[7]_i_1_n_2 ;
  wire \add_ln16_3_reg_2371_reg[7]_i_1_n_3 ;
  wire \add_ln16_3_reg_2371_reg[7]_i_1_n_4 ;
  wire [31:0]add_ln16_4_fu_1351_p2;
  wire [31:0]add_ln16_4_reg_2230;
  wire add_ln16_4_reg_22300;
  wire \add_ln16_4_reg_2230[11]_i_2_n_1 ;
  wire \add_ln16_4_reg_2230[11]_i_3_n_1 ;
  wire \add_ln16_4_reg_2230[11]_i_4_n_1 ;
  wire \add_ln16_4_reg_2230[11]_i_5_n_1 ;
  wire \add_ln16_4_reg_2230[15]_i_2_n_1 ;
  wire \add_ln16_4_reg_2230[15]_i_3_n_1 ;
  wire \add_ln16_4_reg_2230[15]_i_4_n_1 ;
  wire \add_ln16_4_reg_2230[15]_i_5_n_1 ;
  wire \add_ln16_4_reg_2230[19]_i_2_n_1 ;
  wire \add_ln16_4_reg_2230[19]_i_3_n_1 ;
  wire \add_ln16_4_reg_2230[19]_i_4_n_1 ;
  wire \add_ln16_4_reg_2230[19]_i_5_n_1 ;
  wire \add_ln16_4_reg_2230[23]_i_2_n_1 ;
  wire \add_ln16_4_reg_2230[23]_i_3_n_1 ;
  wire \add_ln16_4_reg_2230[23]_i_4_n_1 ;
  wire \add_ln16_4_reg_2230[23]_i_5_n_1 ;
  wire \add_ln16_4_reg_2230[27]_i_2_n_1 ;
  wire \add_ln16_4_reg_2230[27]_i_3_n_1 ;
  wire \add_ln16_4_reg_2230[27]_i_4_n_1 ;
  wire \add_ln16_4_reg_2230[27]_i_5_n_1 ;
  wire \add_ln16_4_reg_2230[31]_i_2_n_1 ;
  wire \add_ln16_4_reg_2230[31]_i_3_n_1 ;
  wire \add_ln16_4_reg_2230[31]_i_4_n_1 ;
  wire \add_ln16_4_reg_2230[31]_i_5_n_1 ;
  wire \add_ln16_4_reg_2230[3]_i_2_n_1 ;
  wire \add_ln16_4_reg_2230[3]_i_3_n_1 ;
  wire \add_ln16_4_reg_2230[3]_i_4_n_1 ;
  wire \add_ln16_4_reg_2230[3]_i_5_n_1 ;
  wire \add_ln16_4_reg_2230[7]_i_2_n_1 ;
  wire \add_ln16_4_reg_2230[7]_i_3_n_1 ;
  wire \add_ln16_4_reg_2230[7]_i_4_n_1 ;
  wire \add_ln16_4_reg_2230[7]_i_5_n_1 ;
  wire \add_ln16_4_reg_2230_reg[11]_i_1_n_1 ;
  wire \add_ln16_4_reg_2230_reg[11]_i_1_n_2 ;
  wire \add_ln16_4_reg_2230_reg[11]_i_1_n_3 ;
  wire \add_ln16_4_reg_2230_reg[11]_i_1_n_4 ;
  wire \add_ln16_4_reg_2230_reg[15]_i_1_n_1 ;
  wire \add_ln16_4_reg_2230_reg[15]_i_1_n_2 ;
  wire \add_ln16_4_reg_2230_reg[15]_i_1_n_3 ;
  wire \add_ln16_4_reg_2230_reg[15]_i_1_n_4 ;
  wire \add_ln16_4_reg_2230_reg[19]_i_1_n_1 ;
  wire \add_ln16_4_reg_2230_reg[19]_i_1_n_2 ;
  wire \add_ln16_4_reg_2230_reg[19]_i_1_n_3 ;
  wire \add_ln16_4_reg_2230_reg[19]_i_1_n_4 ;
  wire \add_ln16_4_reg_2230_reg[23]_i_1_n_1 ;
  wire \add_ln16_4_reg_2230_reg[23]_i_1_n_2 ;
  wire \add_ln16_4_reg_2230_reg[23]_i_1_n_3 ;
  wire \add_ln16_4_reg_2230_reg[23]_i_1_n_4 ;
  wire \add_ln16_4_reg_2230_reg[27]_i_1_n_1 ;
  wire \add_ln16_4_reg_2230_reg[27]_i_1_n_2 ;
  wire \add_ln16_4_reg_2230_reg[27]_i_1_n_3 ;
  wire \add_ln16_4_reg_2230_reg[27]_i_1_n_4 ;
  wire \add_ln16_4_reg_2230_reg[31]_i_1_n_2 ;
  wire \add_ln16_4_reg_2230_reg[31]_i_1_n_3 ;
  wire \add_ln16_4_reg_2230_reg[31]_i_1_n_4 ;
  wire \add_ln16_4_reg_2230_reg[3]_i_1_n_1 ;
  wire \add_ln16_4_reg_2230_reg[3]_i_1_n_2 ;
  wire \add_ln16_4_reg_2230_reg[3]_i_1_n_3 ;
  wire \add_ln16_4_reg_2230_reg[3]_i_1_n_4 ;
  wire \add_ln16_4_reg_2230_reg[7]_i_1_n_1 ;
  wire \add_ln16_4_reg_2230_reg[7]_i_1_n_2 ;
  wire \add_ln16_4_reg_2230_reg[7]_i_1_n_3 ;
  wire \add_ln16_4_reg_2230_reg[7]_i_1_n_4 ;
  wire [31:0]add_ln16_6_fu_1641_p2;
  wire [31:0]add_ln16_6_reg_2386;
  wire \add_ln16_6_reg_2386[11]_i_2_n_1 ;
  wire \add_ln16_6_reg_2386[11]_i_3_n_1 ;
  wire \add_ln16_6_reg_2386[11]_i_4_n_1 ;
  wire \add_ln16_6_reg_2386[11]_i_5_n_1 ;
  wire \add_ln16_6_reg_2386[11]_i_6_n_1 ;
  wire \add_ln16_6_reg_2386[11]_i_7_n_1 ;
  wire \add_ln16_6_reg_2386[11]_i_8_n_1 ;
  wire \add_ln16_6_reg_2386[11]_i_9_n_1 ;
  wire \add_ln16_6_reg_2386[15]_i_2_n_1 ;
  wire \add_ln16_6_reg_2386[15]_i_3_n_1 ;
  wire \add_ln16_6_reg_2386[15]_i_4_n_1 ;
  wire \add_ln16_6_reg_2386[15]_i_5_n_1 ;
  wire \add_ln16_6_reg_2386[15]_i_6_n_1 ;
  wire \add_ln16_6_reg_2386[15]_i_7_n_1 ;
  wire \add_ln16_6_reg_2386[15]_i_8_n_1 ;
  wire \add_ln16_6_reg_2386[15]_i_9_n_1 ;
  wire \add_ln16_6_reg_2386[19]_i_2_n_1 ;
  wire \add_ln16_6_reg_2386[19]_i_3_n_1 ;
  wire \add_ln16_6_reg_2386[19]_i_4_n_1 ;
  wire \add_ln16_6_reg_2386[19]_i_5_n_1 ;
  wire \add_ln16_6_reg_2386[19]_i_6_n_1 ;
  wire \add_ln16_6_reg_2386[19]_i_7_n_1 ;
  wire \add_ln16_6_reg_2386[19]_i_8_n_1 ;
  wire \add_ln16_6_reg_2386[19]_i_9_n_1 ;
  wire \add_ln16_6_reg_2386[23]_i_2_n_1 ;
  wire \add_ln16_6_reg_2386[23]_i_3_n_1 ;
  wire \add_ln16_6_reg_2386[23]_i_4_n_1 ;
  wire \add_ln16_6_reg_2386[23]_i_5_n_1 ;
  wire \add_ln16_6_reg_2386[23]_i_6_n_1 ;
  wire \add_ln16_6_reg_2386[23]_i_7_n_1 ;
  wire \add_ln16_6_reg_2386[23]_i_8_n_1 ;
  wire \add_ln16_6_reg_2386[23]_i_9_n_1 ;
  wire \add_ln16_6_reg_2386[27]_i_2_n_1 ;
  wire \add_ln16_6_reg_2386[27]_i_3_n_1 ;
  wire \add_ln16_6_reg_2386[27]_i_4_n_1 ;
  wire \add_ln16_6_reg_2386[27]_i_5_n_1 ;
  wire \add_ln16_6_reg_2386[27]_i_6_n_1 ;
  wire \add_ln16_6_reg_2386[27]_i_7_n_1 ;
  wire \add_ln16_6_reg_2386[27]_i_8_n_1 ;
  wire \add_ln16_6_reg_2386[27]_i_9_n_1 ;
  wire \add_ln16_6_reg_2386[31]_i_2_n_1 ;
  wire \add_ln16_6_reg_2386[31]_i_3_n_1 ;
  wire \add_ln16_6_reg_2386[31]_i_4_n_1 ;
  wire \add_ln16_6_reg_2386[31]_i_5_n_1 ;
  wire \add_ln16_6_reg_2386[31]_i_6_n_1 ;
  wire \add_ln16_6_reg_2386[31]_i_7_n_1 ;
  wire \add_ln16_6_reg_2386[31]_i_8_n_1 ;
  wire \add_ln16_6_reg_2386[3]_i_2_n_1 ;
  wire \add_ln16_6_reg_2386[3]_i_3_n_1 ;
  wire \add_ln16_6_reg_2386[3]_i_4_n_1 ;
  wire \add_ln16_6_reg_2386[3]_i_5_n_1 ;
  wire \add_ln16_6_reg_2386[3]_i_6_n_1 ;
  wire \add_ln16_6_reg_2386[3]_i_7_n_1 ;
  wire \add_ln16_6_reg_2386[3]_i_8_n_1 ;
  wire \add_ln16_6_reg_2386[7]_i_2_n_1 ;
  wire \add_ln16_6_reg_2386[7]_i_3_n_1 ;
  wire \add_ln16_6_reg_2386[7]_i_4_n_1 ;
  wire \add_ln16_6_reg_2386[7]_i_5_n_1 ;
  wire \add_ln16_6_reg_2386[7]_i_6_n_1 ;
  wire \add_ln16_6_reg_2386[7]_i_7_n_1 ;
  wire \add_ln16_6_reg_2386[7]_i_8_n_1 ;
  wire \add_ln16_6_reg_2386[7]_i_9_n_1 ;
  wire \add_ln16_6_reg_2386_reg[11]_i_1_n_1 ;
  wire \add_ln16_6_reg_2386_reg[11]_i_1_n_2 ;
  wire \add_ln16_6_reg_2386_reg[11]_i_1_n_3 ;
  wire \add_ln16_6_reg_2386_reg[11]_i_1_n_4 ;
  wire \add_ln16_6_reg_2386_reg[15]_i_1_n_1 ;
  wire \add_ln16_6_reg_2386_reg[15]_i_1_n_2 ;
  wire \add_ln16_6_reg_2386_reg[15]_i_1_n_3 ;
  wire \add_ln16_6_reg_2386_reg[15]_i_1_n_4 ;
  wire \add_ln16_6_reg_2386_reg[19]_i_1_n_1 ;
  wire \add_ln16_6_reg_2386_reg[19]_i_1_n_2 ;
  wire \add_ln16_6_reg_2386_reg[19]_i_1_n_3 ;
  wire \add_ln16_6_reg_2386_reg[19]_i_1_n_4 ;
  wire \add_ln16_6_reg_2386_reg[23]_i_1_n_1 ;
  wire \add_ln16_6_reg_2386_reg[23]_i_1_n_2 ;
  wire \add_ln16_6_reg_2386_reg[23]_i_1_n_3 ;
  wire \add_ln16_6_reg_2386_reg[23]_i_1_n_4 ;
  wire \add_ln16_6_reg_2386_reg[27]_i_1_n_1 ;
  wire \add_ln16_6_reg_2386_reg[27]_i_1_n_2 ;
  wire \add_ln16_6_reg_2386_reg[27]_i_1_n_3 ;
  wire \add_ln16_6_reg_2386_reg[27]_i_1_n_4 ;
  wire \add_ln16_6_reg_2386_reg[31]_i_1_n_2 ;
  wire \add_ln16_6_reg_2386_reg[31]_i_1_n_3 ;
  wire \add_ln16_6_reg_2386_reg[31]_i_1_n_4 ;
  wire \add_ln16_6_reg_2386_reg[3]_i_1_n_1 ;
  wire \add_ln16_6_reg_2386_reg[3]_i_1_n_2 ;
  wire \add_ln16_6_reg_2386_reg[3]_i_1_n_3 ;
  wire \add_ln16_6_reg_2386_reg[3]_i_1_n_4 ;
  wire \add_ln16_6_reg_2386_reg[7]_i_1_n_1 ;
  wire \add_ln16_6_reg_2386_reg[7]_i_1_n_2 ;
  wire \add_ln16_6_reg_2386_reg[7]_i_1_n_3 ;
  wire \add_ln16_6_reg_2386_reg[7]_i_1_n_4 ;
  wire [31:0]add_ln16_7_fu_1404_p2;
  wire [31:0]add_ln16_7_reg_2271;
  wire \add_ln16_7_reg_2271[11]_i_2_n_1 ;
  wire \add_ln16_7_reg_2271[11]_i_3_n_1 ;
  wire \add_ln16_7_reg_2271[11]_i_4_n_1 ;
  wire \add_ln16_7_reg_2271[11]_i_5_n_1 ;
  wire \add_ln16_7_reg_2271[15]_i_2_n_1 ;
  wire \add_ln16_7_reg_2271[15]_i_3_n_1 ;
  wire \add_ln16_7_reg_2271[15]_i_4_n_1 ;
  wire \add_ln16_7_reg_2271[15]_i_5_n_1 ;
  wire \add_ln16_7_reg_2271[19]_i_2_n_1 ;
  wire \add_ln16_7_reg_2271[19]_i_3_n_1 ;
  wire \add_ln16_7_reg_2271[19]_i_4_n_1 ;
  wire \add_ln16_7_reg_2271[19]_i_5_n_1 ;
  wire \add_ln16_7_reg_2271[23]_i_2_n_1 ;
  wire \add_ln16_7_reg_2271[23]_i_3_n_1 ;
  wire \add_ln16_7_reg_2271[23]_i_4_n_1 ;
  wire \add_ln16_7_reg_2271[23]_i_5_n_1 ;
  wire \add_ln16_7_reg_2271[27]_i_2_n_1 ;
  wire \add_ln16_7_reg_2271[27]_i_3_n_1 ;
  wire \add_ln16_7_reg_2271[27]_i_4_n_1 ;
  wire \add_ln16_7_reg_2271[27]_i_5_n_1 ;
  wire \add_ln16_7_reg_2271[31]_i_2_n_1 ;
  wire \add_ln16_7_reg_2271[31]_i_3_n_1 ;
  wire \add_ln16_7_reg_2271[31]_i_4_n_1 ;
  wire \add_ln16_7_reg_2271[31]_i_5_n_1 ;
  wire \add_ln16_7_reg_2271[3]_i_2_n_1 ;
  wire \add_ln16_7_reg_2271[3]_i_3_n_1 ;
  wire \add_ln16_7_reg_2271[3]_i_4_n_1 ;
  wire \add_ln16_7_reg_2271[3]_i_5_n_1 ;
  wire \add_ln16_7_reg_2271[7]_i_2_n_1 ;
  wire \add_ln16_7_reg_2271[7]_i_3_n_1 ;
  wire \add_ln16_7_reg_2271[7]_i_4_n_1 ;
  wire \add_ln16_7_reg_2271[7]_i_5_n_1 ;
  wire \add_ln16_7_reg_2271_reg[11]_i_1_n_1 ;
  wire \add_ln16_7_reg_2271_reg[11]_i_1_n_2 ;
  wire \add_ln16_7_reg_2271_reg[11]_i_1_n_3 ;
  wire \add_ln16_7_reg_2271_reg[11]_i_1_n_4 ;
  wire \add_ln16_7_reg_2271_reg[15]_i_1_n_1 ;
  wire \add_ln16_7_reg_2271_reg[15]_i_1_n_2 ;
  wire \add_ln16_7_reg_2271_reg[15]_i_1_n_3 ;
  wire \add_ln16_7_reg_2271_reg[15]_i_1_n_4 ;
  wire \add_ln16_7_reg_2271_reg[19]_i_1_n_1 ;
  wire \add_ln16_7_reg_2271_reg[19]_i_1_n_2 ;
  wire \add_ln16_7_reg_2271_reg[19]_i_1_n_3 ;
  wire \add_ln16_7_reg_2271_reg[19]_i_1_n_4 ;
  wire \add_ln16_7_reg_2271_reg[23]_i_1_n_1 ;
  wire \add_ln16_7_reg_2271_reg[23]_i_1_n_2 ;
  wire \add_ln16_7_reg_2271_reg[23]_i_1_n_3 ;
  wire \add_ln16_7_reg_2271_reg[23]_i_1_n_4 ;
  wire \add_ln16_7_reg_2271_reg[27]_i_1_n_1 ;
  wire \add_ln16_7_reg_2271_reg[27]_i_1_n_2 ;
  wire \add_ln16_7_reg_2271_reg[27]_i_1_n_3 ;
  wire \add_ln16_7_reg_2271_reg[27]_i_1_n_4 ;
  wire \add_ln16_7_reg_2271_reg[31]_i_1_n_2 ;
  wire \add_ln16_7_reg_2271_reg[31]_i_1_n_3 ;
  wire \add_ln16_7_reg_2271_reg[31]_i_1_n_4 ;
  wire \add_ln16_7_reg_2271_reg[3]_i_1_n_1 ;
  wire \add_ln16_7_reg_2271_reg[3]_i_1_n_2 ;
  wire \add_ln16_7_reg_2271_reg[3]_i_1_n_3 ;
  wire \add_ln16_7_reg_2271_reg[3]_i_1_n_4 ;
  wire \add_ln16_7_reg_2271_reg[7]_i_1_n_1 ;
  wire \add_ln16_7_reg_2271_reg[7]_i_1_n_2 ;
  wire \add_ln16_7_reg_2271_reg[7]_i_1_n_3 ;
  wire \add_ln16_7_reg_2271_reg[7]_i_1_n_4 ;
  wire [31:0]add_ln16_9_fu_1701_p2;
  wire [31:0]add_ln16_9_reg_2416;
  wire add_ln16_9_reg_24160;
  wire \add_ln16_9_reg_2416[11]_i_2_n_1 ;
  wire \add_ln16_9_reg_2416[11]_i_3_n_1 ;
  wire \add_ln16_9_reg_2416[11]_i_4_n_1 ;
  wire \add_ln16_9_reg_2416[11]_i_5_n_1 ;
  wire \add_ln16_9_reg_2416[15]_i_2_n_1 ;
  wire \add_ln16_9_reg_2416[15]_i_3_n_1 ;
  wire \add_ln16_9_reg_2416[15]_i_4_n_1 ;
  wire \add_ln16_9_reg_2416[15]_i_5_n_1 ;
  wire \add_ln16_9_reg_2416[19]_i_2_n_1 ;
  wire \add_ln16_9_reg_2416[19]_i_3_n_1 ;
  wire \add_ln16_9_reg_2416[19]_i_4_n_1 ;
  wire \add_ln16_9_reg_2416[19]_i_5_n_1 ;
  wire \add_ln16_9_reg_2416[23]_i_2_n_1 ;
  wire \add_ln16_9_reg_2416[23]_i_3_n_1 ;
  wire \add_ln16_9_reg_2416[23]_i_4_n_1 ;
  wire \add_ln16_9_reg_2416[23]_i_5_n_1 ;
  wire \add_ln16_9_reg_2416[27]_i_2_n_1 ;
  wire \add_ln16_9_reg_2416[27]_i_3_n_1 ;
  wire \add_ln16_9_reg_2416[27]_i_4_n_1 ;
  wire \add_ln16_9_reg_2416[27]_i_5_n_1 ;
  wire \add_ln16_9_reg_2416[31]_i_3_n_1 ;
  wire \add_ln16_9_reg_2416[31]_i_4_n_1 ;
  wire \add_ln16_9_reg_2416[31]_i_5_n_1 ;
  wire \add_ln16_9_reg_2416[31]_i_6_n_1 ;
  wire \add_ln16_9_reg_2416[3]_i_2_n_1 ;
  wire \add_ln16_9_reg_2416[3]_i_3_n_1 ;
  wire \add_ln16_9_reg_2416[3]_i_4_n_1 ;
  wire \add_ln16_9_reg_2416[3]_i_5_n_1 ;
  wire \add_ln16_9_reg_2416[7]_i_2_n_1 ;
  wire \add_ln16_9_reg_2416[7]_i_3_n_1 ;
  wire \add_ln16_9_reg_2416[7]_i_4_n_1 ;
  wire \add_ln16_9_reg_2416[7]_i_5_n_1 ;
  wire \add_ln16_9_reg_2416_reg[11]_i_1_n_1 ;
  wire \add_ln16_9_reg_2416_reg[11]_i_1_n_2 ;
  wire \add_ln16_9_reg_2416_reg[11]_i_1_n_3 ;
  wire \add_ln16_9_reg_2416_reg[11]_i_1_n_4 ;
  wire \add_ln16_9_reg_2416_reg[15]_i_1_n_1 ;
  wire \add_ln16_9_reg_2416_reg[15]_i_1_n_2 ;
  wire \add_ln16_9_reg_2416_reg[15]_i_1_n_3 ;
  wire \add_ln16_9_reg_2416_reg[15]_i_1_n_4 ;
  wire \add_ln16_9_reg_2416_reg[19]_i_1_n_1 ;
  wire \add_ln16_9_reg_2416_reg[19]_i_1_n_2 ;
  wire \add_ln16_9_reg_2416_reg[19]_i_1_n_3 ;
  wire \add_ln16_9_reg_2416_reg[19]_i_1_n_4 ;
  wire \add_ln16_9_reg_2416_reg[23]_i_1_n_1 ;
  wire \add_ln16_9_reg_2416_reg[23]_i_1_n_2 ;
  wire \add_ln16_9_reg_2416_reg[23]_i_1_n_3 ;
  wire \add_ln16_9_reg_2416_reg[23]_i_1_n_4 ;
  wire \add_ln16_9_reg_2416_reg[27]_i_1_n_1 ;
  wire \add_ln16_9_reg_2416_reg[27]_i_1_n_2 ;
  wire \add_ln16_9_reg_2416_reg[27]_i_1_n_3 ;
  wire \add_ln16_9_reg_2416_reg[27]_i_1_n_4 ;
  wire \add_ln16_9_reg_2416_reg[31]_i_2_n_2 ;
  wire \add_ln16_9_reg_2416_reg[31]_i_2_n_3 ;
  wire \add_ln16_9_reg_2416_reg[31]_i_2_n_4 ;
  wire \add_ln16_9_reg_2416_reg[3]_i_1_n_1 ;
  wire \add_ln16_9_reg_2416_reg[3]_i_1_n_2 ;
  wire \add_ln16_9_reg_2416_reg[3]_i_1_n_3 ;
  wire \add_ln16_9_reg_2416_reg[3]_i_1_n_4 ;
  wire \add_ln16_9_reg_2416_reg[7]_i_1_n_1 ;
  wire \add_ln16_9_reg_2416_reg[7]_i_1_n_2 ;
  wire \add_ln16_9_reg_2416_reg[7]_i_1_n_3 ;
  wire \add_ln16_9_reg_2416_reg[7]_i_1_n_4 ;
  wire [31:0]add_ln16_fu_1179_p2;
  wire [31:0]add_ln16_reg_2120;
  wire add_ln16_reg_21200;
  wire \add_ln16_reg_2120[11]_i_2_n_1 ;
  wire \add_ln16_reg_2120[11]_i_3_n_1 ;
  wire \add_ln16_reg_2120[11]_i_4_n_1 ;
  wire \add_ln16_reg_2120[11]_i_5_n_1 ;
  wire \add_ln16_reg_2120[15]_i_2_n_1 ;
  wire \add_ln16_reg_2120[15]_i_3_n_1 ;
  wire \add_ln16_reg_2120[15]_i_4_n_1 ;
  wire \add_ln16_reg_2120[15]_i_5_n_1 ;
  wire \add_ln16_reg_2120[19]_i_2_n_1 ;
  wire \add_ln16_reg_2120[19]_i_3_n_1 ;
  wire \add_ln16_reg_2120[19]_i_4_n_1 ;
  wire \add_ln16_reg_2120[19]_i_5_n_1 ;
  wire \add_ln16_reg_2120[23]_i_2_n_1 ;
  wire \add_ln16_reg_2120[23]_i_3_n_1 ;
  wire \add_ln16_reg_2120[23]_i_4_n_1 ;
  wire \add_ln16_reg_2120[23]_i_5_n_1 ;
  wire \add_ln16_reg_2120[27]_i_2_n_1 ;
  wire \add_ln16_reg_2120[27]_i_3_n_1 ;
  wire \add_ln16_reg_2120[27]_i_4_n_1 ;
  wire \add_ln16_reg_2120[27]_i_5_n_1 ;
  wire \add_ln16_reg_2120[31]_i_2_n_1 ;
  wire \add_ln16_reg_2120[31]_i_3_n_1 ;
  wire \add_ln16_reg_2120[31]_i_4_n_1 ;
  wire \add_ln16_reg_2120[31]_i_5_n_1 ;
  wire \add_ln16_reg_2120[3]_i_2_n_1 ;
  wire \add_ln16_reg_2120[3]_i_3_n_1 ;
  wire \add_ln16_reg_2120[3]_i_4_n_1 ;
  wire \add_ln16_reg_2120[3]_i_5_n_1 ;
  wire \add_ln16_reg_2120[7]_i_2_n_1 ;
  wire \add_ln16_reg_2120[7]_i_3_n_1 ;
  wire \add_ln16_reg_2120[7]_i_4_n_1 ;
  wire \add_ln16_reg_2120[7]_i_5_n_1 ;
  wire \add_ln16_reg_2120_reg[11]_i_1_n_1 ;
  wire \add_ln16_reg_2120_reg[11]_i_1_n_2 ;
  wire \add_ln16_reg_2120_reg[11]_i_1_n_3 ;
  wire \add_ln16_reg_2120_reg[11]_i_1_n_4 ;
  wire \add_ln16_reg_2120_reg[15]_i_1_n_1 ;
  wire \add_ln16_reg_2120_reg[15]_i_1_n_2 ;
  wire \add_ln16_reg_2120_reg[15]_i_1_n_3 ;
  wire \add_ln16_reg_2120_reg[15]_i_1_n_4 ;
  wire \add_ln16_reg_2120_reg[19]_i_1_n_1 ;
  wire \add_ln16_reg_2120_reg[19]_i_1_n_2 ;
  wire \add_ln16_reg_2120_reg[19]_i_1_n_3 ;
  wire \add_ln16_reg_2120_reg[19]_i_1_n_4 ;
  wire \add_ln16_reg_2120_reg[23]_i_1_n_1 ;
  wire \add_ln16_reg_2120_reg[23]_i_1_n_2 ;
  wire \add_ln16_reg_2120_reg[23]_i_1_n_3 ;
  wire \add_ln16_reg_2120_reg[23]_i_1_n_4 ;
  wire \add_ln16_reg_2120_reg[27]_i_1_n_1 ;
  wire \add_ln16_reg_2120_reg[27]_i_1_n_2 ;
  wire \add_ln16_reg_2120_reg[27]_i_1_n_3 ;
  wire \add_ln16_reg_2120_reg[27]_i_1_n_4 ;
  wire \add_ln16_reg_2120_reg[31]_i_1_n_2 ;
  wire \add_ln16_reg_2120_reg[31]_i_1_n_3 ;
  wire \add_ln16_reg_2120_reg[31]_i_1_n_4 ;
  wire \add_ln16_reg_2120_reg[3]_i_1_n_1 ;
  wire \add_ln16_reg_2120_reg[3]_i_1_n_2 ;
  wire \add_ln16_reg_2120_reg[3]_i_1_n_3 ;
  wire \add_ln16_reg_2120_reg[3]_i_1_n_4 ;
  wire \add_ln16_reg_2120_reg[7]_i_1_n_1 ;
  wire \add_ln16_reg_2120_reg[7]_i_1_n_2 ;
  wire \add_ln16_reg_2120_reg[7]_i_1_n_3 ;
  wire \add_ln16_reg_2120_reg[7]_i_1_n_4 ;
  wire [9:5]add_ln18_fu_1825_p2;
  wire [9:0]add_ln18_reg_2491;
  wire \add_ln18_reg_2491[8]_i_2_n_1 ;
  wire \add_ln18_reg_2491_reg[8]_i_1_n_1 ;
  wire \add_ln18_reg_2491_reg[8]_i_1_n_2 ;
  wire \add_ln18_reg_2491_reg[8]_i_1_n_3 ;
  wire \add_ln18_reg_2491_reg[8]_i_1_n_4 ;
  wire \ap_CS_fsm[33]_i_2_n_1 ;
  wire \ap_CS_fsm[33]_i_3_n_1 ;
  wire \ap_CS_fsm[33]_i_4_n_1 ;
  wire \ap_CS_fsm[33]_i_5_n_1 ;
  wire \ap_CS_fsm[33]_i_6_n_1 ;
  wire \ap_CS_fsm[33]_i_7_n_1 ;
  wire \ap_CS_fsm[33]_i_8_n_1 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage10;
  wire ap_CS_fsm_pp0_stage11;
  wire ap_CS_fsm_pp0_stage12;
  wire ap_CS_fsm_pp0_stage13;
  wire ap_CS_fsm_pp0_stage14;
  wire ap_CS_fsm_pp0_stage15;
  wire ap_CS_fsm_pp0_stage16;
  wire ap_CS_fsm_pp0_stage17;
  wire ap_CS_fsm_pp0_stage18;
  wire ap_CS_fsm_pp0_stage19;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage20;
  wire ap_CS_fsm_pp0_stage21;
  wire ap_CS_fsm_pp0_stage22;
  wire ap_CS_fsm_pp0_stage23;
  wire ap_CS_fsm_pp0_stage24;
  wire ap_CS_fsm_pp0_stage25;
  wire ap_CS_fsm_pp0_stage26;
  wire ap_CS_fsm_pp0_stage27;
  wire ap_CS_fsm_pp0_stage28;
  wire ap_CS_fsm_pp0_stage29;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage30;
  wire ap_CS_fsm_pp0_stage31;
  wire ap_CS_fsm_pp0_stage4;
  wire ap_CS_fsm_pp0_stage5;
  wire ap_CS_fsm_pp0_stage6;
  wire ap_CS_fsm_pp0_stage7;
  wire ap_CS_fsm_pp0_stage8;
  wire ap_CS_fsm_pp0_stage9;
  wire \ap_CS_fsm_reg_n_1_[0] ;
  wire ap_CS_fsm_state57;
  wire [33:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg_n_1;
  wire [5:0]ap_phi_mux_j_0_phi_fu_749_p4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire buff0_reg_i_35_n_1;
  wire buff0_reg_i_36_n_1;
  wire buff0_reg_i_37_n_1;
  wire buff0_reg_i_38_n_1;
  wire buff0_reg_i_39_n_1;
  wire buff0_reg_i_40_n_1;
  wire buff0_reg_i_41_n_1;
  wire buff0_reg_i_42_n_1;
  wire buff0_reg_i_43_n_1;
  wire buff0_reg_i_44_n_1;
  wire buff0_reg_i_45_n_1;
  wire buff0_reg_i_46_n_1;
  wire buff0_reg_i_47_n_1;
  wire buff0_reg_i_48_n_1;
  wire buff0_reg_i_49_n_1;
  wire buff0_reg_i_50_n_1;
  wire buff0_reg_i_51_n_1;
  wire buff0_reg_i_52_n_1;
  wire buff0_reg_i_53_n_1;
  wire buff0_reg_i_54_n_1;
  wire buff0_reg_i_55_n_1;
  wire buff0_reg_i_56_n_1;
  wire buff0_reg_i_57_n_1;
  wire buff0_reg_i_58_n_1;
  wire buff0_reg_i_59_n_1;
  wire buff0_reg_i_60_n_1;
  wire buff0_reg_i_61_n_1;
  wire buff0_reg_i_62_n_1;
  wire buff0_reg_i_63_n_1;
  wire buff0_reg_i_64_n_1;
  wire buff0_reg_i_65_n_1;
  wire buff0_reg_i_66_n_1;
  wire buff0_reg_i_67_n_1;
  wire buff0_reg_i_68_n_1;
  wire buff0_reg_i_69_n_1;
  wire buff0_reg_i_71_n_1;
  wire buff0_reg_i_72_n_1;
  wire buff0_reg_i_73_n_1;
  wire buff0_reg_i_74_n_1;
  wire buff0_reg_i_75_n_1;
  wire buff0_reg_i_76_n_1;
  wire buff0_reg_i_77_n_1;
  wire buff1_reg_i_16_n_1;
  wire buff1_reg_i_17_n_1;
  wire buff1_reg_i_18_n_1;
  wire buff1_reg_i_19_n_1;
  wire buff1_reg_i_20_n_1;
  wire buff1_reg_i_21_n_1;
  wire buff1_reg_i_22_n_1;
  wire buff1_reg_i_23_n_1;
  wire buff1_reg_i_24_n_1;
  wire buff1_reg_i_25_n_1;
  wire buff1_reg_i_26_n_1;
  wire buff1_reg_i_27_n_1;
  wire buff1_reg_i_28_n_1;
  wire buff1_reg_i_29_n_1;
  wire buff1_reg_i_30_n_1;
  wire [9:5]data0;
  wire [9:9]data1;
  wire i_0_reg_734;
  wire \i_0_reg_734_reg_n_1_[0] ;
  wire \i_0_reg_734_reg_n_1_[1] ;
  wire \i_0_reg_734_reg_n_1_[2] ;
  wire \i_0_reg_734_reg_n_1_[3] ;
  wire \i_0_reg_734_reg_n_1_[4] ;
  wire \icmp_ln10_reg_1915[0]_i_1_n_1 ;
  wire \icmp_ln10_reg_1915[0]_i_2_n_1 ;
  wire \icmp_ln10_reg_1915[0]_i_3_n_1 ;
  wire \icmp_ln10_reg_1915[0]_i_4_n_1 ;
  wire \icmp_ln10_reg_1915[0]_i_5_n_1 ;
  wire \icmp_ln10_reg_1915_pp0_iter1_reg[0]_i_1_n_1 ;
  wire \icmp_ln10_reg_1915_pp0_iter1_reg_reg_n_1_[0] ;
  wire \icmp_ln10_reg_1915_reg_n_1_[0] ;
  wire [10:0]indvar_flatten_reg_723;
  wire interrupt;
  wire [5:0]j_0_reg_745;
  wire [5:0]j_fu_1792_p2;
  wire [5:0]j_reg_2476;
  wire matrixmul_AXILiteS_s_axi_U_n_1;
  wire matrixmul_AXILiteS_s_axi_U_n_10;
  wire matrixmul_AXILiteS_s_axi_U_n_100;
  wire matrixmul_AXILiteS_s_axi_U_n_101;
  wire matrixmul_AXILiteS_s_axi_U_n_102;
  wire matrixmul_AXILiteS_s_axi_U_n_103;
  wire matrixmul_AXILiteS_s_axi_U_n_104;
  wire matrixmul_AXILiteS_s_axi_U_n_105;
  wire matrixmul_AXILiteS_s_axi_U_n_106;
  wire matrixmul_AXILiteS_s_axi_U_n_107;
  wire matrixmul_AXILiteS_s_axi_U_n_108;
  wire matrixmul_AXILiteS_s_axi_U_n_109;
  wire matrixmul_AXILiteS_s_axi_U_n_11;
  wire matrixmul_AXILiteS_s_axi_U_n_110;
  wire matrixmul_AXILiteS_s_axi_U_n_111;
  wire matrixmul_AXILiteS_s_axi_U_n_112;
  wire matrixmul_AXILiteS_s_axi_U_n_113;
  wire matrixmul_AXILiteS_s_axi_U_n_114;
  wire matrixmul_AXILiteS_s_axi_U_n_115;
  wire matrixmul_AXILiteS_s_axi_U_n_116;
  wire matrixmul_AXILiteS_s_axi_U_n_117;
  wire matrixmul_AXILiteS_s_axi_U_n_118;
  wire matrixmul_AXILiteS_s_axi_U_n_119;
  wire matrixmul_AXILiteS_s_axi_U_n_12;
  wire matrixmul_AXILiteS_s_axi_U_n_120;
  wire matrixmul_AXILiteS_s_axi_U_n_121;
  wire matrixmul_AXILiteS_s_axi_U_n_122;
  wire matrixmul_AXILiteS_s_axi_U_n_123;
  wire matrixmul_AXILiteS_s_axi_U_n_124;
  wire matrixmul_AXILiteS_s_axi_U_n_125;
  wire matrixmul_AXILiteS_s_axi_U_n_126;
  wire matrixmul_AXILiteS_s_axi_U_n_127;
  wire matrixmul_AXILiteS_s_axi_U_n_128;
  wire matrixmul_AXILiteS_s_axi_U_n_129;
  wire matrixmul_AXILiteS_s_axi_U_n_13;
  wire matrixmul_AXILiteS_s_axi_U_n_130;
  wire matrixmul_AXILiteS_s_axi_U_n_131;
  wire matrixmul_AXILiteS_s_axi_U_n_132;
  wire matrixmul_AXILiteS_s_axi_U_n_133;
  wire matrixmul_AXILiteS_s_axi_U_n_134;
  wire matrixmul_AXILiteS_s_axi_U_n_135;
  wire matrixmul_AXILiteS_s_axi_U_n_136;
  wire matrixmul_AXILiteS_s_axi_U_n_137;
  wire matrixmul_AXILiteS_s_axi_U_n_138;
  wire matrixmul_AXILiteS_s_axi_U_n_139;
  wire matrixmul_AXILiteS_s_axi_U_n_14;
  wire matrixmul_AXILiteS_s_axi_U_n_140;
  wire matrixmul_AXILiteS_s_axi_U_n_141;
  wire matrixmul_AXILiteS_s_axi_U_n_142;
  wire matrixmul_AXILiteS_s_axi_U_n_143;
  wire matrixmul_AXILiteS_s_axi_U_n_144;
  wire matrixmul_AXILiteS_s_axi_U_n_145;
  wire matrixmul_AXILiteS_s_axi_U_n_146;
  wire matrixmul_AXILiteS_s_axi_U_n_147;
  wire matrixmul_AXILiteS_s_axi_U_n_148;
  wire matrixmul_AXILiteS_s_axi_U_n_149;
  wire matrixmul_AXILiteS_s_axi_U_n_15;
  wire matrixmul_AXILiteS_s_axi_U_n_150;
  wire matrixmul_AXILiteS_s_axi_U_n_151;
  wire matrixmul_AXILiteS_s_axi_U_n_152;
  wire matrixmul_AXILiteS_s_axi_U_n_153;
  wire matrixmul_AXILiteS_s_axi_U_n_154;
  wire matrixmul_AXILiteS_s_axi_U_n_155;
  wire matrixmul_AXILiteS_s_axi_U_n_156;
  wire matrixmul_AXILiteS_s_axi_U_n_157;
  wire matrixmul_AXILiteS_s_axi_U_n_158;
  wire matrixmul_AXILiteS_s_axi_U_n_159;
  wire matrixmul_AXILiteS_s_axi_U_n_16;
  wire matrixmul_AXILiteS_s_axi_U_n_160;
  wire matrixmul_AXILiteS_s_axi_U_n_17;
  wire matrixmul_AXILiteS_s_axi_U_n_18;
  wire matrixmul_AXILiteS_s_axi_U_n_19;
  wire matrixmul_AXILiteS_s_axi_U_n_193;
  wire matrixmul_AXILiteS_s_axi_U_n_195;
  wire matrixmul_AXILiteS_s_axi_U_n_196;
  wire matrixmul_AXILiteS_s_axi_U_n_197;
  wire matrixmul_AXILiteS_s_axi_U_n_198;
  wire matrixmul_AXILiteS_s_axi_U_n_199;
  wire matrixmul_AXILiteS_s_axi_U_n_2;
  wire matrixmul_AXILiteS_s_axi_U_n_20;
  wire matrixmul_AXILiteS_s_axi_U_n_200;
  wire matrixmul_AXILiteS_s_axi_U_n_201;
  wire matrixmul_AXILiteS_s_axi_U_n_202;
  wire matrixmul_AXILiteS_s_axi_U_n_203;
  wire matrixmul_AXILiteS_s_axi_U_n_21;
  wire matrixmul_AXILiteS_s_axi_U_n_22;
  wire matrixmul_AXILiteS_s_axi_U_n_23;
  wire matrixmul_AXILiteS_s_axi_U_n_236;
  wire matrixmul_AXILiteS_s_axi_U_n_237;
  wire matrixmul_AXILiteS_s_axi_U_n_239;
  wire matrixmul_AXILiteS_s_axi_U_n_24;
  wire matrixmul_AXILiteS_s_axi_U_n_243;
  wire matrixmul_AXILiteS_s_axi_U_n_244;
  wire matrixmul_AXILiteS_s_axi_U_n_245;
  wire matrixmul_AXILiteS_s_axi_U_n_25;
  wire matrixmul_AXILiteS_s_axi_U_n_26;
  wire matrixmul_AXILiteS_s_axi_U_n_27;
  wire matrixmul_AXILiteS_s_axi_U_n_28;
  wire matrixmul_AXILiteS_s_axi_U_n_29;
  wire matrixmul_AXILiteS_s_axi_U_n_3;
  wire matrixmul_AXILiteS_s_axi_U_n_30;
  wire matrixmul_AXILiteS_s_axi_U_n_31;
  wire matrixmul_AXILiteS_s_axi_U_n_32;
  wire matrixmul_AXILiteS_s_axi_U_n_33;
  wire matrixmul_AXILiteS_s_axi_U_n_34;
  wire matrixmul_AXILiteS_s_axi_U_n_35;
  wire matrixmul_AXILiteS_s_axi_U_n_36;
  wire matrixmul_AXILiteS_s_axi_U_n_37;
  wire matrixmul_AXILiteS_s_axi_U_n_38;
  wire matrixmul_AXILiteS_s_axi_U_n_39;
  wire matrixmul_AXILiteS_s_axi_U_n_4;
  wire matrixmul_AXILiteS_s_axi_U_n_40;
  wire matrixmul_AXILiteS_s_axi_U_n_41;
  wire matrixmul_AXILiteS_s_axi_U_n_42;
  wire matrixmul_AXILiteS_s_axi_U_n_43;
  wire matrixmul_AXILiteS_s_axi_U_n_44;
  wire matrixmul_AXILiteS_s_axi_U_n_45;
  wire matrixmul_AXILiteS_s_axi_U_n_46;
  wire matrixmul_AXILiteS_s_axi_U_n_47;
  wire matrixmul_AXILiteS_s_axi_U_n_48;
  wire matrixmul_AXILiteS_s_axi_U_n_49;
  wire matrixmul_AXILiteS_s_axi_U_n_5;
  wire matrixmul_AXILiteS_s_axi_U_n_50;
  wire matrixmul_AXILiteS_s_axi_U_n_51;
  wire matrixmul_AXILiteS_s_axi_U_n_52;
  wire matrixmul_AXILiteS_s_axi_U_n_53;
  wire matrixmul_AXILiteS_s_axi_U_n_54;
  wire matrixmul_AXILiteS_s_axi_U_n_55;
  wire matrixmul_AXILiteS_s_axi_U_n_56;
  wire matrixmul_AXILiteS_s_axi_U_n_57;
  wire matrixmul_AXILiteS_s_axi_U_n_58;
  wire matrixmul_AXILiteS_s_axi_U_n_59;
  wire matrixmul_AXILiteS_s_axi_U_n_6;
  wire matrixmul_AXILiteS_s_axi_U_n_60;
  wire matrixmul_AXILiteS_s_axi_U_n_61;
  wire matrixmul_AXILiteS_s_axi_U_n_62;
  wire matrixmul_AXILiteS_s_axi_U_n_63;
  wire matrixmul_AXILiteS_s_axi_U_n_64;
  wire matrixmul_AXILiteS_s_axi_U_n_65;
  wire matrixmul_AXILiteS_s_axi_U_n_66;
  wire matrixmul_AXILiteS_s_axi_U_n_67;
  wire matrixmul_AXILiteS_s_axi_U_n_68;
  wire matrixmul_AXILiteS_s_axi_U_n_69;
  wire matrixmul_AXILiteS_s_axi_U_n_7;
  wire matrixmul_AXILiteS_s_axi_U_n_70;
  wire matrixmul_AXILiteS_s_axi_U_n_71;
  wire matrixmul_AXILiteS_s_axi_U_n_72;
  wire matrixmul_AXILiteS_s_axi_U_n_73;
  wire matrixmul_AXILiteS_s_axi_U_n_74;
  wire matrixmul_AXILiteS_s_axi_U_n_75;
  wire matrixmul_AXILiteS_s_axi_U_n_76;
  wire matrixmul_AXILiteS_s_axi_U_n_77;
  wire matrixmul_AXILiteS_s_axi_U_n_78;
  wire matrixmul_AXILiteS_s_axi_U_n_79;
  wire matrixmul_AXILiteS_s_axi_U_n_8;
  wire matrixmul_AXILiteS_s_axi_U_n_80;
  wire matrixmul_AXILiteS_s_axi_U_n_81;
  wire matrixmul_AXILiteS_s_axi_U_n_82;
  wire matrixmul_AXILiteS_s_axi_U_n_83;
  wire matrixmul_AXILiteS_s_axi_U_n_84;
  wire matrixmul_AXILiteS_s_axi_U_n_85;
  wire matrixmul_AXILiteS_s_axi_U_n_86;
  wire matrixmul_AXILiteS_s_axi_U_n_87;
  wire matrixmul_AXILiteS_s_axi_U_n_88;
  wire matrixmul_AXILiteS_s_axi_U_n_89;
  wire matrixmul_AXILiteS_s_axi_U_n_9;
  wire matrixmul_AXILiteS_s_axi_U_n_90;
  wire matrixmul_AXILiteS_s_axi_U_n_91;
  wire matrixmul_AXILiteS_s_axi_U_n_92;
  wire matrixmul_AXILiteS_s_axi_U_n_93;
  wire matrixmul_AXILiteS_s_axi_U_n_94;
  wire matrixmul_AXILiteS_s_axi_U_n_95;
  wire matrixmul_AXILiteS_s_axi_U_n_96;
  wire matrixmul_AXILiteS_s_axi_U_n_97;
  wire matrixmul_AXILiteS_s_axi_U_n_98;
  wire matrixmul_AXILiteS_s_axi_U_n_99;
  wire [31:0]\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0 ;
  wire [31:0]\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_0 ;
  wire [31:0]\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_1 ;
  wire [31:0]\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_10 ;
  wire [31:0]\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_11 ;
  wire [31:0]\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_12 ;
  wire [31:0]\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_13 ;
  wire [31:0]\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_14 ;
  wire [31:0]\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_15 ;
  wire [31:0]\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_16 ;
  wire [31:0]\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_17 ;
  wire [31:0]\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_18 ;
  wire [31:0]\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_19 ;
  wire [31:0]\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_2 ;
  wire [31:0]\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_3 ;
  wire [31:0]\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_4 ;
  wire [31:0]\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_5 ;
  wire [31:0]\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_6 ;
  wire [31:0]\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_7 ;
  wire [31:0]\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_8 ;
  wire [31:0]\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_9 ;
  wire matrixmul_mul_32sbkb_U10_n_1;
  wire matrixmul_mul_32sbkb_U11_n_35;
  wire matrixmul_mul_32sbkb_U12_n_2;
  wire matrixmul_mul_32sbkb_U18_n_1;
  wire matrixmul_mul_32sbkb_U19_n_1;
  wire matrixmul_mul_32sbkb_U21_n_1;
  wire matrixmul_mul_32sbkb_U3_n_1;
  wire matrixmul_mul_32sbkb_U5_n_1;
  wire matrixmul_mul_32sbkb_U8_n_1;
  wire [31:0]mul_ln16_12_reg_2266;
  wire [31:0]mul_ln16_1_reg_2100;
  wire mul_ln16_1_reg_21000;
  wire [31:0]mul_ln16_28_reg_2536;
  wire [31:0]mul_ln16_29_reg_2561;
  wire mul_ln16_29_reg_25610;
  wire [31:0]mul_ln16_2_reg_2115;
  wire [31:0]mul_ln16_30_reg_2546;
  wire mul_ln16_30_reg_25460;
  wire [31:0]mul_ln16_31_reg_2551;
  wire mul_ln16_31_reg_25510;
  wire [31:0]mul_ln16_4_reg_2153;
  wire mul_ln16_4_reg_21530;
  wire [31:0]mul_ln16_6_reg_2188;
  wire [31:0]mul_ln16_7_reg_2210;
  wire [31:0]mul_ln16_8_reg_2225;
  wire [31:0]mul_ln16_9_reg_2245;
  wire mul_ln16_9_reg_22450;
  wire [31:0]mul_ln16_reg_2085;
  wire \rdata_reg[0]_i_10_n_1 ;
  wire \rdata_reg[0]_i_6_n_1 ;
  wire \rdata_reg[0]_i_9_n_1 ;
  wire \rdata_reg[10]_i_4_n_1 ;
  wire \rdata_reg[10]_i_6_n_1 ;
  wire \rdata_reg[10]_i_7_n_1 ;
  wire \rdata_reg[11]_i_4_n_1 ;
  wire \rdata_reg[11]_i_6_n_1 ;
  wire \rdata_reg[11]_i_7_n_1 ;
  wire \rdata_reg[12]_i_4_n_1 ;
  wire \rdata_reg[12]_i_6_n_1 ;
  wire \rdata_reg[12]_i_7_n_1 ;
  wire \rdata_reg[13]_i_4_n_1 ;
  wire \rdata_reg[13]_i_6_n_1 ;
  wire \rdata_reg[13]_i_7_n_1 ;
  wire \rdata_reg[14]_i_4_n_1 ;
  wire \rdata_reg[14]_i_6_n_1 ;
  wire \rdata_reg[14]_i_7_n_1 ;
  wire \rdata_reg[15]_i_4_n_1 ;
  wire \rdata_reg[15]_i_6_n_1 ;
  wire \rdata_reg[15]_i_7_n_1 ;
  wire \rdata_reg[16]_i_4_n_1 ;
  wire \rdata_reg[16]_i_6_n_1 ;
  wire \rdata_reg[16]_i_7_n_1 ;
  wire \rdata_reg[17]_i_4_n_1 ;
  wire \rdata_reg[17]_i_6_n_1 ;
  wire \rdata_reg[17]_i_7_n_1 ;
  wire \rdata_reg[18]_i_4_n_1 ;
  wire \rdata_reg[18]_i_6_n_1 ;
  wire \rdata_reg[18]_i_7_n_1 ;
  wire \rdata_reg[19]_i_4_n_1 ;
  wire \rdata_reg[19]_i_6_n_1 ;
  wire \rdata_reg[19]_i_7_n_1 ;
  wire \rdata_reg[1]_i_10_n_1 ;
  wire \rdata_reg[1]_i_13_n_1 ;
  wire \rdata_reg[1]_i_14_n_1 ;
  wire \rdata_reg[20]_i_4_n_1 ;
  wire \rdata_reg[20]_i_6_n_1 ;
  wire \rdata_reg[20]_i_7_n_1 ;
  wire \rdata_reg[21]_i_4_n_1 ;
  wire \rdata_reg[21]_i_6_n_1 ;
  wire \rdata_reg[21]_i_7_n_1 ;
  wire \rdata_reg[22]_i_4_n_1 ;
  wire \rdata_reg[22]_i_6_n_1 ;
  wire \rdata_reg[22]_i_7_n_1 ;
  wire \rdata_reg[23]_i_4_n_1 ;
  wire \rdata_reg[23]_i_6_n_1 ;
  wire \rdata_reg[23]_i_7_n_1 ;
  wire \rdata_reg[24]_i_4_n_1 ;
  wire \rdata_reg[24]_i_6_n_1 ;
  wire \rdata_reg[24]_i_7_n_1 ;
  wire \rdata_reg[25]_i_4_n_1 ;
  wire \rdata_reg[25]_i_6_n_1 ;
  wire \rdata_reg[25]_i_7_n_1 ;
  wire \rdata_reg[26]_i_4_n_1 ;
  wire \rdata_reg[26]_i_6_n_1 ;
  wire \rdata_reg[26]_i_7_n_1 ;
  wire \rdata_reg[27]_i_4_n_1 ;
  wire \rdata_reg[27]_i_6_n_1 ;
  wire \rdata_reg[27]_i_7_n_1 ;
  wire \rdata_reg[28]_i_4_n_1 ;
  wire \rdata_reg[28]_i_6_n_1 ;
  wire \rdata_reg[28]_i_7_n_1 ;
  wire \rdata_reg[29]_i_4_n_1 ;
  wire \rdata_reg[29]_i_6_n_1 ;
  wire \rdata_reg[29]_i_7_n_1 ;
  wire \rdata_reg[2]_i_5_n_1 ;
  wire \rdata_reg[2]_i_8_n_1 ;
  wire \rdata_reg[2]_i_9_n_1 ;
  wire \rdata_reg[30]_i_4_n_1 ;
  wire \rdata_reg[30]_i_6_n_1 ;
  wire \rdata_reg[30]_i_7_n_1 ;
  wire \rdata_reg[31]_i_10_n_1 ;
  wire \rdata_reg[31]_i_12_n_1 ;
  wire \rdata_reg[31]_i_13_n_1 ;
  wire \rdata_reg[31]_i_6_n_1 ;
  wire \rdata_reg[31]_i_7_n_1 ;
  wire \rdata_reg[31]_i_9_n_1 ;
  wire \rdata_reg[3]_i_5_n_1 ;
  wire \rdata_reg[3]_i_8_n_1 ;
  wire \rdata_reg[3]_i_9_n_1 ;
  wire \rdata_reg[4]_i_4_n_1 ;
  wire \rdata_reg[4]_i_6_n_1 ;
  wire \rdata_reg[4]_i_7_n_1 ;
  wire \rdata_reg[5]_i_4_n_1 ;
  wire \rdata_reg[5]_i_6_n_1 ;
  wire \rdata_reg[5]_i_7_n_1 ;
  wire \rdata_reg[6]_i_4_n_1 ;
  wire \rdata_reg[6]_i_6_n_1 ;
  wire \rdata_reg[6]_i_7_n_1 ;
  wire \rdata_reg[7]_i_5_n_1 ;
  wire \rdata_reg[7]_i_8_n_1 ;
  wire \rdata_reg[7]_i_9_n_1 ;
  wire \rdata_reg[8]_i_4_n_1 ;
  wire \rdata_reg[8]_i_6_n_1 ;
  wire \rdata_reg[8]_i_7_n_1 ;
  wire \rdata_reg[9]_i_4_n_1 ;
  wire \rdata_reg[9]_i_6_n_1 ;
  wire \rdata_reg[9]_i_7_n_1 ;
  wire [16:0]reg_756;
  wire reg_7560;
  wire [31:17]reg_760;
  wire reg_7600;
  wire [16:0]reg_764;
  wire [31:17]reg_768;
  wire [16:0]reg_772;
  wire reg_7720;
  wire [31:17]reg_776;
  wire reg_7760;
  wire [16:0]reg_780;
  wire reg_7800;
  wire [31:17]reg_784;
  wire reg_7840;
  wire [16:0]reg_788;
  wire [31:17]reg_792;
  wire [16:0]reg_796;
  wire reg_7960;
  wire [31:17]reg_800;
  wire reg_8000;
  wire [16:0]reg_804;
  wire reg_8040;
  wire [31:17]reg_808;
  wire reg_8080;
  wire [16:0]reg_812;
  wire [31:17]reg_816;
  wire [31:0]reg_868;
  wire reg_8680;
  wire [31:0]reg_872;
  wire reg_8720;
  wire [31:0]reg_876;
  wire reg_8760;
  wire [31:0]reg_880;
  wire reg_8800;
  wire [31:0]reg_884;
  wire reg_8840;
  wire [31:0]reg_888;
  wire reg_8880;
  wire [31:0]reg_892;
  wire reg_8920;
  wire [31:0]reg_896;
  wire reg_8960;
  wire [13:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [13:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire [4:0]select_ln16_1_fu_938_p3;
  wire select_ln16_1_reg_19510;
  wire \select_ln16_1_reg_1951[4]_i_3_n_1 ;
  wire \select_ln16_1_reg_1951[4]_i_4_n_1 ;
  wire \select_ln16_1_reg_1951[4]_i_5_n_1 ;
  wire \select_ln16_1_reg_1951[4]_i_6_n_1 ;
  wire \select_ln16_1_reg_1951[4]_i_7_n_1 ;
  wire [4:0]select_ln16_1_reg_1951_reg;
  wire select_ln16_reg_1924;
  wire select_ln16_reg_19240;
  wire \select_ln16_reg_1924[5]_i_4_n_1 ;
  wire \select_ln16_reg_1924[5]_i_5_n_1 ;
  wire \select_ln16_reg_1924[5]_i_6_n_1 ;
  wire \select_ln16_reg_1924_reg_n_1_[0] ;
  wire \select_ln16_reg_1924_reg_n_1_[1] ;
  wire \select_ln16_reg_1924_reg_n_1_[2] ;
  wire \select_ln16_reg_1924_reg_n_1_[3] ;
  wire \select_ln16_reg_1924_reg_n_1_[4] ;
  wire \select_ln16_reg_1924_reg_n_1_[5] ;
  wire [5:0]zext_ln16_5_reg_2140;
  wire [3:3]\NLW_add_ln16_10_reg_2391_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln16_12_reg_2446_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln16_14_reg_2471_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln16_15_reg_2316_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln16_17_reg_2506_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln16_18_reg_2521_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln16_19_reg_2526_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln16_21_reg_2531_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln16_22_reg_2341_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln16_24_reg_2541_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln16_25_reg_2566_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln16_26_reg_2556_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln16_28_reg_2571_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln16_2_reg_2356_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln16_30_reg_2576_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln16_3_reg_2371_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln16_4_reg_2230_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln16_6_reg_2386_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln16_7_reg_2271_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln16_9_reg_2416_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln16_reg_2120_reg[31]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_add_ln18_reg_2491_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln18_reg_2491_reg[9]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln18_reg_2491_reg[9]_i_2_O_UNCONNECTED ;

  assign s_axi_AXILiteS_BRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[0] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[0] = \<const0> ;
  FDRE \A_load_29_reg_2461_reg[0] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U21_n_1),
        .D(A_q0[0]),
        .Q(A_load_29_reg_2461[0]),
        .R(1'b0));
  FDRE \A_load_29_reg_2461_reg[10] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U21_n_1),
        .D(A_q0[10]),
        .Q(A_load_29_reg_2461[10]),
        .R(1'b0));
  FDRE \A_load_29_reg_2461_reg[11] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U21_n_1),
        .D(A_q0[11]),
        .Q(A_load_29_reg_2461[11]),
        .R(1'b0));
  FDRE \A_load_29_reg_2461_reg[12] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U21_n_1),
        .D(A_q0[12]),
        .Q(A_load_29_reg_2461[12]),
        .R(1'b0));
  FDRE \A_load_29_reg_2461_reg[13] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U21_n_1),
        .D(A_q0[13]),
        .Q(A_load_29_reg_2461[13]),
        .R(1'b0));
  FDRE \A_load_29_reg_2461_reg[14] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U21_n_1),
        .D(A_q0[14]),
        .Q(A_load_29_reg_2461[14]),
        .R(1'b0));
  FDRE \A_load_29_reg_2461_reg[15] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U21_n_1),
        .D(A_q0[15]),
        .Q(A_load_29_reg_2461[15]),
        .R(1'b0));
  FDRE \A_load_29_reg_2461_reg[16] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U21_n_1),
        .D(A_q0[16]),
        .Q(A_load_29_reg_2461[16]),
        .R(1'b0));
  FDRE \A_load_29_reg_2461_reg[1] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U21_n_1),
        .D(A_q0[1]),
        .Q(A_load_29_reg_2461[1]),
        .R(1'b0));
  FDRE \A_load_29_reg_2461_reg[2] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U21_n_1),
        .D(A_q0[2]),
        .Q(A_load_29_reg_2461[2]),
        .R(1'b0));
  FDRE \A_load_29_reg_2461_reg[3] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U21_n_1),
        .D(A_q0[3]),
        .Q(A_load_29_reg_2461[3]),
        .R(1'b0));
  FDRE \A_load_29_reg_2461_reg[4] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U21_n_1),
        .D(A_q0[4]),
        .Q(A_load_29_reg_2461[4]),
        .R(1'b0));
  FDRE \A_load_29_reg_2461_reg[5] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U21_n_1),
        .D(A_q0[5]),
        .Q(A_load_29_reg_2461[5]),
        .R(1'b0));
  FDRE \A_load_29_reg_2461_reg[6] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U21_n_1),
        .D(A_q0[6]),
        .Q(A_load_29_reg_2461[6]),
        .R(1'b0));
  FDRE \A_load_29_reg_2461_reg[7] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U21_n_1),
        .D(A_q0[7]),
        .Q(A_load_29_reg_2461[7]),
        .R(1'b0));
  FDRE \A_load_29_reg_2461_reg[8] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U21_n_1),
        .D(A_q0[8]),
        .Q(A_load_29_reg_2461[8]),
        .R(1'b0));
  FDRE \A_load_29_reg_2461_reg[9] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U21_n_1),
        .D(A_q0[9]),
        .Q(A_load_29_reg_2461[9]),
        .R(1'b0));
  FDRE \A_load_30_reg_2496_reg[0] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(A_q0[0]),
        .Q(A_load_30_reg_2496[0]),
        .R(1'b0));
  FDRE \A_load_30_reg_2496_reg[10] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(A_q0[10]),
        .Q(A_load_30_reg_2496[10]),
        .R(1'b0));
  FDRE \A_load_30_reg_2496_reg[11] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(A_q0[11]),
        .Q(A_load_30_reg_2496[11]),
        .R(1'b0));
  FDRE \A_load_30_reg_2496_reg[12] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(A_q0[12]),
        .Q(A_load_30_reg_2496[12]),
        .R(1'b0));
  FDRE \A_load_30_reg_2496_reg[13] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(A_q0[13]),
        .Q(A_load_30_reg_2496[13]),
        .R(1'b0));
  FDRE \A_load_30_reg_2496_reg[14] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(A_q0[14]),
        .Q(A_load_30_reg_2496[14]),
        .R(1'b0));
  FDRE \A_load_30_reg_2496_reg[15] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(A_q0[15]),
        .Q(A_load_30_reg_2496[15]),
        .R(1'b0));
  FDRE \A_load_30_reg_2496_reg[16] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(A_q0[16]),
        .Q(A_load_30_reg_2496[16]),
        .R(1'b0));
  FDRE \A_load_30_reg_2496_reg[1] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(A_q0[1]),
        .Q(A_load_30_reg_2496[1]),
        .R(1'b0));
  FDRE \A_load_30_reg_2496_reg[2] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(A_q0[2]),
        .Q(A_load_30_reg_2496[2]),
        .R(1'b0));
  FDRE \A_load_30_reg_2496_reg[3] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(A_q0[3]),
        .Q(A_load_30_reg_2496[3]),
        .R(1'b0));
  FDRE \A_load_30_reg_2496_reg[4] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(A_q0[4]),
        .Q(A_load_30_reg_2496[4]),
        .R(1'b0));
  FDRE \A_load_30_reg_2496_reg[5] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(A_q0[5]),
        .Q(A_load_30_reg_2496[5]),
        .R(1'b0));
  FDRE \A_load_30_reg_2496_reg[6] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(A_q0[6]),
        .Q(A_load_30_reg_2496[6]),
        .R(1'b0));
  FDRE \A_load_30_reg_2496_reg[7] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(A_q0[7]),
        .Q(A_load_30_reg_2496[7]),
        .R(1'b0));
  FDRE \A_load_30_reg_2496_reg[8] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(A_q0[8]),
        .Q(A_load_30_reg_2496[8]),
        .R(1'b0));
  FDRE \A_load_30_reg_2496_reg[9] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(A_q0[9]),
        .Q(A_load_30_reg_2496[9]),
        .R(1'b0));
  FDRE \A_load_31_reg_2516_reg[0] 
       (.C(ap_clk),
        .CE(A_load_31_reg_25160),
        .D(A_q0[0]),
        .Q(A_load_31_reg_2516[0]),
        .R(1'b0));
  FDRE \A_load_31_reg_2516_reg[10] 
       (.C(ap_clk),
        .CE(A_load_31_reg_25160),
        .D(A_q0[10]),
        .Q(A_load_31_reg_2516[10]),
        .R(1'b0));
  FDRE \A_load_31_reg_2516_reg[11] 
       (.C(ap_clk),
        .CE(A_load_31_reg_25160),
        .D(A_q0[11]),
        .Q(A_load_31_reg_2516[11]),
        .R(1'b0));
  FDRE \A_load_31_reg_2516_reg[12] 
       (.C(ap_clk),
        .CE(A_load_31_reg_25160),
        .D(A_q0[12]),
        .Q(A_load_31_reg_2516[12]),
        .R(1'b0));
  FDRE \A_load_31_reg_2516_reg[13] 
       (.C(ap_clk),
        .CE(A_load_31_reg_25160),
        .D(A_q0[13]),
        .Q(A_load_31_reg_2516[13]),
        .R(1'b0));
  FDRE \A_load_31_reg_2516_reg[14] 
       (.C(ap_clk),
        .CE(A_load_31_reg_25160),
        .D(A_q0[14]),
        .Q(A_load_31_reg_2516[14]),
        .R(1'b0));
  FDRE \A_load_31_reg_2516_reg[15] 
       (.C(ap_clk),
        .CE(A_load_31_reg_25160),
        .D(A_q0[15]),
        .Q(A_load_31_reg_2516[15]),
        .R(1'b0));
  FDRE \A_load_31_reg_2516_reg[16] 
       (.C(ap_clk),
        .CE(A_load_31_reg_25160),
        .D(A_q0[16]),
        .Q(A_load_31_reg_2516[16]),
        .R(1'b0));
  FDRE \A_load_31_reg_2516_reg[1] 
       (.C(ap_clk),
        .CE(A_load_31_reg_25160),
        .D(A_q0[1]),
        .Q(A_load_31_reg_2516[1]),
        .R(1'b0));
  FDRE \A_load_31_reg_2516_reg[2] 
       (.C(ap_clk),
        .CE(A_load_31_reg_25160),
        .D(A_q0[2]),
        .Q(A_load_31_reg_2516[2]),
        .R(1'b0));
  FDRE \A_load_31_reg_2516_reg[3] 
       (.C(ap_clk),
        .CE(A_load_31_reg_25160),
        .D(A_q0[3]),
        .Q(A_load_31_reg_2516[3]),
        .R(1'b0));
  FDRE \A_load_31_reg_2516_reg[4] 
       (.C(ap_clk),
        .CE(A_load_31_reg_25160),
        .D(A_q0[4]),
        .Q(A_load_31_reg_2516[4]),
        .R(1'b0));
  FDRE \A_load_31_reg_2516_reg[5] 
       (.C(ap_clk),
        .CE(A_load_31_reg_25160),
        .D(A_q0[5]),
        .Q(A_load_31_reg_2516[5]),
        .R(1'b0));
  FDRE \A_load_31_reg_2516_reg[6] 
       (.C(ap_clk),
        .CE(A_load_31_reg_25160),
        .D(A_q0[6]),
        .Q(A_load_31_reg_2516[6]),
        .R(1'b0));
  FDRE \A_load_31_reg_2516_reg[7] 
       (.C(ap_clk),
        .CE(A_load_31_reg_25160),
        .D(A_q0[7]),
        .Q(A_load_31_reg_2516[7]),
        .R(1'b0));
  FDRE \A_load_31_reg_2516_reg[8] 
       (.C(ap_clk),
        .CE(A_load_31_reg_25160),
        .D(A_q0[8]),
        .Q(A_load_31_reg_2516[8]),
        .R(1'b0));
  FDRE \A_load_31_reg_2516_reg[9] 
       (.C(ap_clk),
        .CE(A_load_31_reg_25160),
        .D(A_q0[9]),
        .Q(A_load_31_reg_2516[9]),
        .R(1'b0));
  FDRE \B_load_28_reg_2441_reg[17] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U18_n_1),
        .D(B_q0[17]),
        .Q(B_load_28_reg_2441[17]),
        .R(1'b0));
  FDRE \B_load_28_reg_2441_reg[18] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U18_n_1),
        .D(B_q0[18]),
        .Q(B_load_28_reg_2441[18]),
        .R(1'b0));
  FDRE \B_load_28_reg_2441_reg[19] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U18_n_1),
        .D(B_q0[19]),
        .Q(B_load_28_reg_2441[19]),
        .R(1'b0));
  FDRE \B_load_28_reg_2441_reg[20] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U18_n_1),
        .D(B_q0[20]),
        .Q(B_load_28_reg_2441[20]),
        .R(1'b0));
  FDRE \B_load_28_reg_2441_reg[21] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U18_n_1),
        .D(B_q0[21]),
        .Q(B_load_28_reg_2441[21]),
        .R(1'b0));
  FDRE \B_load_28_reg_2441_reg[22] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U18_n_1),
        .D(B_q0[22]),
        .Q(B_load_28_reg_2441[22]),
        .R(1'b0));
  FDRE \B_load_28_reg_2441_reg[23] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U18_n_1),
        .D(B_q0[23]),
        .Q(B_load_28_reg_2441[23]),
        .R(1'b0));
  FDRE \B_load_28_reg_2441_reg[24] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U18_n_1),
        .D(B_q0[24]),
        .Q(B_load_28_reg_2441[24]),
        .R(1'b0));
  FDRE \B_load_28_reg_2441_reg[25] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U18_n_1),
        .D(B_q0[25]),
        .Q(B_load_28_reg_2441[25]),
        .R(1'b0));
  FDRE \B_load_28_reg_2441_reg[26] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U18_n_1),
        .D(B_q0[26]),
        .Q(B_load_28_reg_2441[26]),
        .R(1'b0));
  FDRE \B_load_28_reg_2441_reg[27] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U18_n_1),
        .D(B_q0[27]),
        .Q(B_load_28_reg_2441[27]),
        .R(1'b0));
  FDRE \B_load_28_reg_2441_reg[28] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U18_n_1),
        .D(B_q0[28]),
        .Q(B_load_28_reg_2441[28]),
        .R(1'b0));
  FDRE \B_load_28_reg_2441_reg[29] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U18_n_1),
        .D(B_q0[29]),
        .Q(B_load_28_reg_2441[29]),
        .R(1'b0));
  FDRE \B_load_28_reg_2441_reg[30] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U18_n_1),
        .D(B_q0[30]),
        .Q(B_load_28_reg_2441[30]),
        .R(1'b0));
  FDRE \B_load_28_reg_2441_reg[31] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U18_n_1),
        .D(B_q0[31]),
        .Q(B_load_28_reg_2441[31]),
        .R(1'b0));
  FDRE \B_load_29_reg_2511_reg[17] 
       (.C(ap_clk),
        .CE(A_load_31_reg_25160),
        .D(B_q0[17]),
        .Q(B_load_29_reg_2511[17]),
        .R(1'b0));
  FDRE \B_load_29_reg_2511_reg[18] 
       (.C(ap_clk),
        .CE(A_load_31_reg_25160),
        .D(B_q0[18]),
        .Q(B_load_29_reg_2511[18]),
        .R(1'b0));
  FDRE \B_load_29_reg_2511_reg[19] 
       (.C(ap_clk),
        .CE(A_load_31_reg_25160),
        .D(B_q0[19]),
        .Q(B_load_29_reg_2511[19]),
        .R(1'b0));
  FDRE \B_load_29_reg_2511_reg[20] 
       (.C(ap_clk),
        .CE(A_load_31_reg_25160),
        .D(B_q0[20]),
        .Q(B_load_29_reg_2511[20]),
        .R(1'b0));
  FDRE \B_load_29_reg_2511_reg[21] 
       (.C(ap_clk),
        .CE(A_load_31_reg_25160),
        .D(B_q0[21]),
        .Q(B_load_29_reg_2511[21]),
        .R(1'b0));
  FDRE \B_load_29_reg_2511_reg[22] 
       (.C(ap_clk),
        .CE(A_load_31_reg_25160),
        .D(B_q0[22]),
        .Q(B_load_29_reg_2511[22]),
        .R(1'b0));
  FDRE \B_load_29_reg_2511_reg[23] 
       (.C(ap_clk),
        .CE(A_load_31_reg_25160),
        .D(B_q0[23]),
        .Q(B_load_29_reg_2511[23]),
        .R(1'b0));
  FDRE \B_load_29_reg_2511_reg[24] 
       (.C(ap_clk),
        .CE(A_load_31_reg_25160),
        .D(B_q0[24]),
        .Q(B_load_29_reg_2511[24]),
        .R(1'b0));
  FDRE \B_load_29_reg_2511_reg[25] 
       (.C(ap_clk),
        .CE(A_load_31_reg_25160),
        .D(B_q0[25]),
        .Q(B_load_29_reg_2511[25]),
        .R(1'b0));
  FDRE \B_load_29_reg_2511_reg[26] 
       (.C(ap_clk),
        .CE(A_load_31_reg_25160),
        .D(B_q0[26]),
        .Q(B_load_29_reg_2511[26]),
        .R(1'b0));
  FDRE \B_load_29_reg_2511_reg[27] 
       (.C(ap_clk),
        .CE(A_load_31_reg_25160),
        .D(B_q0[27]),
        .Q(B_load_29_reg_2511[27]),
        .R(1'b0));
  FDRE \B_load_29_reg_2511_reg[28] 
       (.C(ap_clk),
        .CE(A_load_31_reg_25160),
        .D(B_q0[28]),
        .Q(B_load_29_reg_2511[28]),
        .R(1'b0));
  FDRE \B_load_29_reg_2511_reg[29] 
       (.C(ap_clk),
        .CE(A_load_31_reg_25160),
        .D(B_q0[29]),
        .Q(B_load_29_reg_2511[29]),
        .R(1'b0));
  FDRE \B_load_29_reg_2511_reg[30] 
       (.C(ap_clk),
        .CE(A_load_31_reg_25160),
        .D(B_q0[30]),
        .Q(B_load_29_reg_2511[30]),
        .R(1'b0));
  FDRE \B_load_29_reg_2511_reg[31] 
       (.C(ap_clk),
        .CE(A_load_31_reg_25160),
        .D(B_q0[31]),
        .Q(B_load_29_reg_2511[31]),
        .R(1'b0));
  FDRE \B_load_30_reg_2466_reg[17] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U21_n_1),
        .D(B_q0[17]),
        .Q(B_load_30_reg_2466[17]),
        .R(1'b0));
  FDRE \B_load_30_reg_2466_reg[17]_i_2 
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_111),
        .Q(\B_load_30_reg_2466_reg[17]_i_2_n_1 ),
        .R(1'b0));
  FDRE \B_load_30_reg_2466_reg[18] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U21_n_1),
        .D(B_q0[18]),
        .Q(B_load_30_reg_2466[18]),
        .R(1'b0));
  FDRE \B_load_30_reg_2466_reg[18]_i_2 
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_110),
        .Q(\B_load_30_reg_2466_reg[18]_i_2_n_1 ),
        .R(1'b0));
  FDRE \B_load_30_reg_2466_reg[19] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U21_n_1),
        .D(B_q0[19]),
        .Q(B_load_30_reg_2466[19]),
        .R(1'b0));
  FDRE \B_load_30_reg_2466_reg[19]_i_2 
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_109),
        .Q(\B_load_30_reg_2466_reg[19]_i_2_n_1 ),
        .R(1'b0));
  FDRE \B_load_30_reg_2466_reg[20] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U21_n_1),
        .D(B_q0[20]),
        .Q(B_load_30_reg_2466[20]),
        .R(1'b0));
  FDRE \B_load_30_reg_2466_reg[20]_i_2 
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_108),
        .Q(\B_load_30_reg_2466_reg[20]_i_2_n_1 ),
        .R(1'b0));
  FDRE \B_load_30_reg_2466_reg[21] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U21_n_1),
        .D(B_q0[21]),
        .Q(B_load_30_reg_2466[21]),
        .R(1'b0));
  FDRE \B_load_30_reg_2466_reg[21]_i_2 
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_107),
        .Q(\B_load_30_reg_2466_reg[21]_i_2_n_1 ),
        .R(1'b0));
  FDRE \B_load_30_reg_2466_reg[22] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U21_n_1),
        .D(B_q0[22]),
        .Q(B_load_30_reg_2466[22]),
        .R(1'b0));
  FDRE \B_load_30_reg_2466_reg[22]_i_2 
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_106),
        .Q(\B_load_30_reg_2466_reg[22]_i_2_n_1 ),
        .R(1'b0));
  FDRE \B_load_30_reg_2466_reg[23] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U21_n_1),
        .D(B_q0[23]),
        .Q(B_load_30_reg_2466[23]),
        .R(1'b0));
  FDRE \B_load_30_reg_2466_reg[23]_i_2 
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_105),
        .Q(\B_load_30_reg_2466_reg[23]_i_2_n_1 ),
        .R(1'b0));
  FDRE \B_load_30_reg_2466_reg[24] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U21_n_1),
        .D(B_q0[24]),
        .Q(B_load_30_reg_2466[24]),
        .R(1'b0));
  FDRE \B_load_30_reg_2466_reg[24]_i_2 
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_104),
        .Q(\B_load_30_reg_2466_reg[24]_i_2_n_1 ),
        .R(1'b0));
  FDRE \B_load_30_reg_2466_reg[25] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U21_n_1),
        .D(B_q0[25]),
        .Q(B_load_30_reg_2466[25]),
        .R(1'b0));
  FDRE \B_load_30_reg_2466_reg[25]_i_2 
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_103),
        .Q(\B_load_30_reg_2466_reg[25]_i_2_n_1 ),
        .R(1'b0));
  FDRE \B_load_30_reg_2466_reg[26] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U21_n_1),
        .D(B_q0[26]),
        .Q(B_load_30_reg_2466[26]),
        .R(1'b0));
  FDRE \B_load_30_reg_2466_reg[26]_i_2 
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_102),
        .Q(\B_load_30_reg_2466_reg[26]_i_2_n_1 ),
        .R(1'b0));
  FDRE \B_load_30_reg_2466_reg[27] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U21_n_1),
        .D(B_q0[27]),
        .Q(B_load_30_reg_2466[27]),
        .R(1'b0));
  FDRE \B_load_30_reg_2466_reg[27]_i_2 
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_101),
        .Q(\B_load_30_reg_2466_reg[27]_i_2_n_1 ),
        .R(1'b0));
  FDRE \B_load_30_reg_2466_reg[28] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U21_n_1),
        .D(B_q0[28]),
        .Q(B_load_30_reg_2466[28]),
        .R(1'b0));
  FDRE \B_load_30_reg_2466_reg[28]_i_2 
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_100),
        .Q(\B_load_30_reg_2466_reg[28]_i_2_n_1 ),
        .R(1'b0));
  FDRE \B_load_30_reg_2466_reg[29] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U21_n_1),
        .D(B_q0[29]),
        .Q(B_load_30_reg_2466[29]),
        .R(1'b0));
  FDRE \B_load_30_reg_2466_reg[29]_i_2 
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_99),
        .Q(\B_load_30_reg_2466_reg[29]_i_2_n_1 ),
        .R(1'b0));
  FDRE \B_load_30_reg_2466_reg[30] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U21_n_1),
        .D(B_q0[30]),
        .Q(B_load_30_reg_2466[30]),
        .R(1'b0));
  FDRE \B_load_30_reg_2466_reg[30]_i_2 
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_98),
        .Q(\B_load_30_reg_2466_reg[30]_i_2_n_1 ),
        .R(1'b0));
  FDRE \B_load_30_reg_2466_reg[31] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U21_n_1),
        .D(B_q0[31]),
        .Q(B_load_30_reg_2466[31]),
        .R(1'b0));
  FDRE \B_load_30_reg_2466_reg[31]_i_2 
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_97),
        .Q(\B_load_30_reg_2466_reg[31]_i_2_n_1 ),
        .R(1'b0));
  FDRE \B_load_31_reg_2501_reg[17] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(B_q0[17]),
        .Q(B_load_31_reg_2501[17]),
        .R(1'b0));
  FDRE \B_load_31_reg_2501_reg[18] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(B_q0[18]),
        .Q(B_load_31_reg_2501[18]),
        .R(1'b0));
  FDRE \B_load_31_reg_2501_reg[19] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(B_q0[19]),
        .Q(B_load_31_reg_2501[19]),
        .R(1'b0));
  FDRE \B_load_31_reg_2501_reg[20] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(B_q0[20]),
        .Q(B_load_31_reg_2501[20]),
        .R(1'b0));
  FDRE \B_load_31_reg_2501_reg[21] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(B_q0[21]),
        .Q(B_load_31_reg_2501[21]),
        .R(1'b0));
  FDRE \B_load_31_reg_2501_reg[22] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(B_q0[22]),
        .Q(B_load_31_reg_2501[22]),
        .R(1'b0));
  FDRE \B_load_31_reg_2501_reg[23] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(B_q0[23]),
        .Q(B_load_31_reg_2501[23]),
        .R(1'b0));
  FDRE \B_load_31_reg_2501_reg[24] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(B_q0[24]),
        .Q(B_load_31_reg_2501[24]),
        .R(1'b0));
  FDRE \B_load_31_reg_2501_reg[25] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(B_q0[25]),
        .Q(B_load_31_reg_2501[25]),
        .R(1'b0));
  FDRE \B_load_31_reg_2501_reg[26] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(B_q0[26]),
        .Q(B_load_31_reg_2501[26]),
        .R(1'b0));
  FDRE \B_load_31_reg_2501_reg[27] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(B_q0[27]),
        .Q(B_load_31_reg_2501[27]),
        .R(1'b0));
  FDRE \B_load_31_reg_2501_reg[28] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(B_q0[28]),
        .Q(B_load_31_reg_2501[28]),
        .R(1'b0));
  FDRE \B_load_31_reg_2501_reg[29] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(B_q0[29]),
        .Q(B_load_31_reg_2501[29]),
        .R(1'b0));
  FDRE \B_load_31_reg_2501_reg[30] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(B_q0[30]),
        .Q(B_load_31_reg_2501[30]),
        .R(1'b0));
  FDRE \B_load_31_reg_2501_reg[31] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(B_q0[31]),
        .Q(B_load_31_reg_2501[31]),
        .R(1'b0));
  GND GND
       (.G(\<const0> ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \add_ln10_reg_1919[0]_i_1 
       (.I0(add_ln10_reg_1919_reg[0]),
        .I1(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_1),
        .I4(indvar_flatten_reg_723[0]),
        .O(add_ln10_fu_912_p2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln10_reg_1919[10]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .O(add_ln10_reg_19190));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \add_ln10_reg_1919[10]_i_2 
       (.I0(\add_ln10_reg_1919[10]_i_3_n_1 ),
        .I1(\add_ln10_reg_1919[10]_i_4_n_1 ),
        .I2(\add_ln10_reg_1919[10]_i_5_n_1 ),
        .I3(\add_ln10_reg_1919[10]_i_6_n_1 ),
        .I4(\add_ln10_reg_1919[10]_i_7_n_1 ),
        .I5(\add_ln10_reg_1919[10]_i_8_n_1 ),
        .O(add_ln10_fu_912_p2[10]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \add_ln10_reg_1919[10]_i_3 
       (.I0(add_ln10_reg_1919_reg[10]),
        .I1(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_1),
        .I4(indvar_flatten_reg_723[10]),
        .O(\add_ln10_reg_1919[10]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \add_ln10_reg_1919[10]_i_4 
       (.I0(add_ln10_reg_1919_reg[8]),
        .I1(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_1),
        .I4(indvar_flatten_reg_723[8]),
        .O(\add_ln10_reg_1919[10]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \add_ln10_reg_1919[10]_i_5 
       (.I0(add_ln10_reg_1919_reg[6]),
        .I1(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_1),
        .I4(indvar_flatten_reg_723[6]),
        .O(\add_ln10_reg_1919[10]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h0000E20000000000)) 
    \add_ln10_reg_1919[10]_i_6 
       (.I0(indvar_flatten_reg_723[5]),
        .I1(matrixmul_mul_32sbkb_U19_n_1),
        .I2(add_ln10_reg_1919_reg[5]),
        .I3(\ap_CS_fsm[33]_i_6_n_1 ),
        .I4(\add_ln10_reg_1919[4]_i_2_n_1 ),
        .I5(\ap_CS_fsm[33]_i_7_n_1 ),
        .O(\add_ln10_reg_1919[10]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \add_ln10_reg_1919[10]_i_7 
       (.I0(add_ln10_reg_1919_reg[7]),
        .I1(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_1),
        .I4(indvar_flatten_reg_723[7]),
        .O(\add_ln10_reg_1919[10]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \add_ln10_reg_1919[10]_i_8 
       (.I0(add_ln10_reg_1919_reg[9]),
        .I1(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_1),
        .I4(indvar_flatten_reg_723[9]),
        .O(\add_ln10_reg_1919[10]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \add_ln10_reg_1919[1]_i_1 
       (.I0(indvar_flatten_reg_723[1]),
        .I1(add_ln10_reg_1919_reg[1]),
        .I2(indvar_flatten_reg_723[0]),
        .I3(matrixmul_mul_32sbkb_U19_n_1),
        .I4(add_ln10_reg_1919_reg[0]),
        .O(add_ln10_fu_912_p2[1]));
  LUT6 #(
    .INIT(64'hB8B8B8B847748BB8)) 
    \add_ln10_reg_1919[2]_i_1 
       (.I0(add_ln10_reg_1919_reg[2]),
        .I1(matrixmul_mul_32sbkb_U19_n_1),
        .I2(indvar_flatten_reg_723[2]),
        .I3(indvar_flatten_reg_723[1]),
        .I4(add_ln10_reg_1919_reg[1]),
        .I5(add_ln10_fu_912_p2[0]),
        .O(add_ln10_fu_912_p2[2]));
  LUT5 #(
    .INIT(32'hEF2010DF)) 
    \add_ln10_reg_1919[3]_i_1 
       (.I0(add_ln10_reg_1919_reg[3]),
        .I1(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_1),
        .I3(indvar_flatten_reg_723[3]),
        .I4(\add_ln10_reg_1919[4]_i_2_n_1 ),
        .O(add_ln10_fu_912_p2[3]));
  LUT6 #(
    .INIT(64'hB847B874B88BB8B8)) 
    \add_ln10_reg_1919[4]_i_1 
       (.I0(add_ln10_reg_1919_reg[4]),
        .I1(matrixmul_mul_32sbkb_U19_n_1),
        .I2(indvar_flatten_reg_723[4]),
        .I3(\add_ln10_reg_1919[4]_i_2_n_1 ),
        .I4(indvar_flatten_reg_723[3]),
        .I5(add_ln10_reg_1919_reg[3]),
        .O(add_ln10_fu_912_p2[4]));
  LUT6 #(
    .INIT(64'hBBBBAFFFFFFFAFFF)) 
    \add_ln10_reg_1919[4]_i_2 
       (.I0(add_ln10_fu_912_p2[0]),
        .I1(add_ln10_reg_1919_reg[1]),
        .I2(indvar_flatten_reg_723[1]),
        .I3(indvar_flatten_reg_723[2]),
        .I4(matrixmul_mul_32sbkb_U19_n_1),
        .I5(add_ln10_reg_1919_reg[2]),
        .O(\add_ln10_reg_1919[4]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hA9AA5955)) 
    \add_ln10_reg_1919[5]_i_1 
       (.I0(\add_ln10_reg_1919[6]_i_2_n_1 ),
        .I1(add_ln10_reg_1919_reg[5]),
        .I2(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_1),
        .I4(indvar_flatten_reg_723[5]),
        .O(add_ln10_fu_912_p2[5]));
  LUT6 #(
    .INIT(64'hC3CCA5A5C3CCAAAA)) 
    \add_ln10_reg_1919[6]_i_1 
       (.I0(indvar_flatten_reg_723[6]),
        .I1(add_ln10_reg_1919_reg[6]),
        .I2(\add_ln10_reg_1919[6]_i_2_n_1 ),
        .I3(add_ln10_reg_1919_reg[5]),
        .I4(matrixmul_mul_32sbkb_U19_n_1),
        .I5(indvar_flatten_reg_723[5]),
        .O(add_ln10_fu_912_p2[6]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \add_ln10_reg_1919[6]_i_2 
       (.I0(add_ln10_reg_1919_reg[3]),
        .I1(indvar_flatten_reg_723[3]),
        .I2(\add_ln10_reg_1919[4]_i_2_n_1 ),
        .I3(indvar_flatten_reg_723[4]),
        .I4(matrixmul_mul_32sbkb_U19_n_1),
        .I5(add_ln10_reg_1919_reg[4]),
        .O(\add_ln10_reg_1919[6]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \add_ln10_reg_1919[7]_i_1 
       (.I0(indvar_flatten_reg_723[7]),
        .I1(add_ln10_reg_1919_reg[7]),
        .I2(\add_ln10_reg_1919[10]_i_6_n_1 ),
        .I3(add_ln10_reg_1919_reg[6]),
        .I4(matrixmul_mul_32sbkb_U19_n_1),
        .I5(indvar_flatten_reg_723[6]),
        .O(add_ln10_fu_912_p2[7]));
  LUT6 #(
    .INIT(64'h1DE2E2E2E2E2E2E2)) 
    \add_ln10_reg_1919[8]_i_1 
       (.I0(indvar_flatten_reg_723[8]),
        .I1(matrixmul_mul_32sbkb_U19_n_1),
        .I2(add_ln10_reg_1919_reg[8]),
        .I3(\add_ln10_reg_1919[10]_i_5_n_1 ),
        .I4(\add_ln10_reg_1919[10]_i_6_n_1 ),
        .I5(\add_ln10_reg_1919[10]_i_7_n_1 ),
        .O(add_ln10_fu_912_p2[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \add_ln10_reg_1919[9]_i_1 
       (.I0(\add_ln10_reg_1919[10]_i_8_n_1 ),
        .I1(\add_ln10_reg_1919[10]_i_7_n_1 ),
        .I2(\add_ln10_reg_1919[10]_i_6_n_1 ),
        .I3(\add_ln10_reg_1919[10]_i_5_n_1 ),
        .I4(\add_ln10_reg_1919[10]_i_4_n_1 ),
        .O(add_ln10_fu_912_p2[9]));
  FDRE \add_ln10_reg_1919_reg[0] 
       (.C(ap_clk),
        .CE(add_ln10_reg_19190),
        .D(add_ln10_fu_912_p2[0]),
        .Q(add_ln10_reg_1919_reg[0]),
        .R(1'b0));
  FDRE \add_ln10_reg_1919_reg[10] 
       (.C(ap_clk),
        .CE(add_ln10_reg_19190),
        .D(add_ln10_fu_912_p2[10]),
        .Q(add_ln10_reg_1919_reg[10]),
        .R(1'b0));
  FDRE \add_ln10_reg_1919_reg[1] 
       (.C(ap_clk),
        .CE(add_ln10_reg_19190),
        .D(add_ln10_fu_912_p2[1]),
        .Q(add_ln10_reg_1919_reg[1]),
        .R(1'b0));
  FDRE \add_ln10_reg_1919_reg[2] 
       (.C(ap_clk),
        .CE(add_ln10_reg_19190),
        .D(add_ln10_fu_912_p2[2]),
        .Q(add_ln10_reg_1919_reg[2]),
        .R(1'b0));
  FDRE \add_ln10_reg_1919_reg[3] 
       (.C(ap_clk),
        .CE(add_ln10_reg_19190),
        .D(add_ln10_fu_912_p2[3]),
        .Q(add_ln10_reg_1919_reg[3]),
        .R(1'b0));
  FDRE \add_ln10_reg_1919_reg[4] 
       (.C(ap_clk),
        .CE(add_ln10_reg_19190),
        .D(add_ln10_fu_912_p2[4]),
        .Q(add_ln10_reg_1919_reg[4]),
        .R(1'b0));
  FDRE \add_ln10_reg_1919_reg[5] 
       (.C(ap_clk),
        .CE(add_ln10_reg_19190),
        .D(add_ln10_fu_912_p2[5]),
        .Q(add_ln10_reg_1919_reg[5]),
        .R(1'b0));
  FDRE \add_ln10_reg_1919_reg[6] 
       (.C(ap_clk),
        .CE(add_ln10_reg_19190),
        .D(add_ln10_fu_912_p2[6]),
        .Q(add_ln10_reg_1919_reg[6]),
        .R(1'b0));
  FDRE \add_ln10_reg_1919_reg[7] 
       (.C(ap_clk),
        .CE(add_ln10_reg_19190),
        .D(add_ln10_fu_912_p2[7]),
        .Q(add_ln10_reg_1919_reg[7]),
        .R(1'b0));
  FDRE \add_ln10_reg_1919_reg[8] 
       (.C(ap_clk),
        .CE(add_ln10_reg_19190),
        .D(add_ln10_fu_912_p2[8]),
        .Q(add_ln10_reg_1919_reg[8]),
        .R(1'b0));
  FDRE \add_ln10_reg_1919_reg[9] 
       (.C(ap_clk),
        .CE(add_ln10_reg_19190),
        .D(add_ln10_fu_912_p2[9]),
        .Q(add_ln10_reg_1919_reg[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_10_reg_2391[11]_i_2 
       (.I0(reg_892[11]),
        .I1(mul_ln16_12_reg_2266[11]),
        .O(\add_ln16_10_reg_2391[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_10_reg_2391[11]_i_3 
       (.I0(reg_892[10]),
        .I1(mul_ln16_12_reg_2266[10]),
        .O(\add_ln16_10_reg_2391[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_10_reg_2391[11]_i_4 
       (.I0(reg_892[9]),
        .I1(mul_ln16_12_reg_2266[9]),
        .O(\add_ln16_10_reg_2391[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_10_reg_2391[11]_i_5 
       (.I0(reg_892[8]),
        .I1(mul_ln16_12_reg_2266[8]),
        .O(\add_ln16_10_reg_2391[11]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_10_reg_2391[15]_i_2 
       (.I0(reg_892[15]),
        .I1(mul_ln16_12_reg_2266[15]),
        .O(\add_ln16_10_reg_2391[15]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_10_reg_2391[15]_i_3 
       (.I0(reg_892[14]),
        .I1(mul_ln16_12_reg_2266[14]),
        .O(\add_ln16_10_reg_2391[15]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_10_reg_2391[15]_i_4 
       (.I0(reg_892[13]),
        .I1(mul_ln16_12_reg_2266[13]),
        .O(\add_ln16_10_reg_2391[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_10_reg_2391[15]_i_5 
       (.I0(reg_892[12]),
        .I1(mul_ln16_12_reg_2266[12]),
        .O(\add_ln16_10_reg_2391[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_10_reg_2391[19]_i_2 
       (.I0(reg_892[19]),
        .I1(mul_ln16_12_reg_2266[19]),
        .O(\add_ln16_10_reg_2391[19]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_10_reg_2391[19]_i_3 
       (.I0(reg_892[18]),
        .I1(mul_ln16_12_reg_2266[18]),
        .O(\add_ln16_10_reg_2391[19]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_10_reg_2391[19]_i_4 
       (.I0(reg_892[17]),
        .I1(mul_ln16_12_reg_2266[17]),
        .O(\add_ln16_10_reg_2391[19]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_10_reg_2391[19]_i_5 
       (.I0(reg_892[16]),
        .I1(mul_ln16_12_reg_2266[16]),
        .O(\add_ln16_10_reg_2391[19]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_10_reg_2391[23]_i_2 
       (.I0(reg_892[23]),
        .I1(mul_ln16_12_reg_2266[23]),
        .O(\add_ln16_10_reg_2391[23]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_10_reg_2391[23]_i_3 
       (.I0(reg_892[22]),
        .I1(mul_ln16_12_reg_2266[22]),
        .O(\add_ln16_10_reg_2391[23]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_10_reg_2391[23]_i_4 
       (.I0(reg_892[21]),
        .I1(mul_ln16_12_reg_2266[21]),
        .O(\add_ln16_10_reg_2391[23]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_10_reg_2391[23]_i_5 
       (.I0(reg_892[20]),
        .I1(mul_ln16_12_reg_2266[20]),
        .O(\add_ln16_10_reg_2391[23]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_10_reg_2391[27]_i_2 
       (.I0(reg_892[27]),
        .I1(mul_ln16_12_reg_2266[27]),
        .O(\add_ln16_10_reg_2391[27]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_10_reg_2391[27]_i_3 
       (.I0(reg_892[26]),
        .I1(mul_ln16_12_reg_2266[26]),
        .O(\add_ln16_10_reg_2391[27]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_10_reg_2391[27]_i_4 
       (.I0(reg_892[25]),
        .I1(mul_ln16_12_reg_2266[25]),
        .O(\add_ln16_10_reg_2391[27]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_10_reg_2391[27]_i_5 
       (.I0(reg_892[24]),
        .I1(mul_ln16_12_reg_2266[24]),
        .O(\add_ln16_10_reg_2391[27]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln16_10_reg_2391[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage26),
        .I1(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .O(add_ln16_10_reg_23910));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_10_reg_2391[31]_i_3 
       (.I0(reg_892[31]),
        .I1(mul_ln16_12_reg_2266[31]),
        .O(\add_ln16_10_reg_2391[31]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_10_reg_2391[31]_i_4 
       (.I0(reg_892[30]),
        .I1(mul_ln16_12_reg_2266[30]),
        .O(\add_ln16_10_reg_2391[31]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_10_reg_2391[31]_i_5 
       (.I0(reg_892[29]),
        .I1(mul_ln16_12_reg_2266[29]),
        .O(\add_ln16_10_reg_2391[31]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_10_reg_2391[31]_i_6 
       (.I0(reg_892[28]),
        .I1(mul_ln16_12_reg_2266[28]),
        .O(\add_ln16_10_reg_2391[31]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_10_reg_2391[3]_i_2 
       (.I0(reg_892[3]),
        .I1(mul_ln16_12_reg_2266[3]),
        .O(\add_ln16_10_reg_2391[3]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_10_reg_2391[3]_i_3 
       (.I0(reg_892[2]),
        .I1(mul_ln16_12_reg_2266[2]),
        .O(\add_ln16_10_reg_2391[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_10_reg_2391[3]_i_4 
       (.I0(reg_892[1]),
        .I1(mul_ln16_12_reg_2266[1]),
        .O(\add_ln16_10_reg_2391[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_10_reg_2391[3]_i_5 
       (.I0(reg_892[0]),
        .I1(mul_ln16_12_reg_2266[0]),
        .O(\add_ln16_10_reg_2391[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_10_reg_2391[7]_i_2 
       (.I0(reg_892[7]),
        .I1(mul_ln16_12_reg_2266[7]),
        .O(\add_ln16_10_reg_2391[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_10_reg_2391[7]_i_3 
       (.I0(reg_892[6]),
        .I1(mul_ln16_12_reg_2266[6]),
        .O(\add_ln16_10_reg_2391[7]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_10_reg_2391[7]_i_4 
       (.I0(reg_892[5]),
        .I1(mul_ln16_12_reg_2266[5]),
        .O(\add_ln16_10_reg_2391[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_10_reg_2391[7]_i_5 
       (.I0(reg_892[4]),
        .I1(mul_ln16_12_reg_2266[4]),
        .O(\add_ln16_10_reg_2391[7]_i_5_n_1 ));
  FDRE \add_ln16_10_reg_2391_reg[0] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_10_fu_1646_p2[0]),
        .Q(add_ln16_10_reg_2391[0]),
        .R(1'b0));
  FDRE \add_ln16_10_reg_2391_reg[10] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_10_fu_1646_p2[10]),
        .Q(add_ln16_10_reg_2391[10]),
        .R(1'b0));
  FDRE \add_ln16_10_reg_2391_reg[11] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_10_fu_1646_p2[11]),
        .Q(add_ln16_10_reg_2391[11]),
        .R(1'b0));
  CARRY4 \add_ln16_10_reg_2391_reg[11]_i_1 
       (.CI(\add_ln16_10_reg_2391_reg[7]_i_1_n_1 ),
        .CO({\add_ln16_10_reg_2391_reg[11]_i_1_n_1 ,\add_ln16_10_reg_2391_reg[11]_i_1_n_2 ,\add_ln16_10_reg_2391_reg[11]_i_1_n_3 ,\add_ln16_10_reg_2391_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(reg_892[11:8]),
        .O(add_ln16_10_fu_1646_p2[11:8]),
        .S({\add_ln16_10_reg_2391[11]_i_2_n_1 ,\add_ln16_10_reg_2391[11]_i_3_n_1 ,\add_ln16_10_reg_2391[11]_i_4_n_1 ,\add_ln16_10_reg_2391[11]_i_5_n_1 }));
  FDRE \add_ln16_10_reg_2391_reg[12] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_10_fu_1646_p2[12]),
        .Q(add_ln16_10_reg_2391[12]),
        .R(1'b0));
  FDRE \add_ln16_10_reg_2391_reg[13] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_10_fu_1646_p2[13]),
        .Q(add_ln16_10_reg_2391[13]),
        .R(1'b0));
  FDRE \add_ln16_10_reg_2391_reg[14] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_10_fu_1646_p2[14]),
        .Q(add_ln16_10_reg_2391[14]),
        .R(1'b0));
  FDRE \add_ln16_10_reg_2391_reg[15] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_10_fu_1646_p2[15]),
        .Q(add_ln16_10_reg_2391[15]),
        .R(1'b0));
  CARRY4 \add_ln16_10_reg_2391_reg[15]_i_1 
       (.CI(\add_ln16_10_reg_2391_reg[11]_i_1_n_1 ),
        .CO({\add_ln16_10_reg_2391_reg[15]_i_1_n_1 ,\add_ln16_10_reg_2391_reg[15]_i_1_n_2 ,\add_ln16_10_reg_2391_reg[15]_i_1_n_3 ,\add_ln16_10_reg_2391_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(reg_892[15:12]),
        .O(add_ln16_10_fu_1646_p2[15:12]),
        .S({\add_ln16_10_reg_2391[15]_i_2_n_1 ,\add_ln16_10_reg_2391[15]_i_3_n_1 ,\add_ln16_10_reg_2391[15]_i_4_n_1 ,\add_ln16_10_reg_2391[15]_i_5_n_1 }));
  FDRE \add_ln16_10_reg_2391_reg[16] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_10_fu_1646_p2[16]),
        .Q(add_ln16_10_reg_2391[16]),
        .R(1'b0));
  FDRE \add_ln16_10_reg_2391_reg[17] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_10_fu_1646_p2[17]),
        .Q(add_ln16_10_reg_2391[17]),
        .R(1'b0));
  FDRE \add_ln16_10_reg_2391_reg[18] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_10_fu_1646_p2[18]),
        .Q(add_ln16_10_reg_2391[18]),
        .R(1'b0));
  FDRE \add_ln16_10_reg_2391_reg[19] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_10_fu_1646_p2[19]),
        .Q(add_ln16_10_reg_2391[19]),
        .R(1'b0));
  CARRY4 \add_ln16_10_reg_2391_reg[19]_i_1 
       (.CI(\add_ln16_10_reg_2391_reg[15]_i_1_n_1 ),
        .CO({\add_ln16_10_reg_2391_reg[19]_i_1_n_1 ,\add_ln16_10_reg_2391_reg[19]_i_1_n_2 ,\add_ln16_10_reg_2391_reg[19]_i_1_n_3 ,\add_ln16_10_reg_2391_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(reg_892[19:16]),
        .O(add_ln16_10_fu_1646_p2[19:16]),
        .S({\add_ln16_10_reg_2391[19]_i_2_n_1 ,\add_ln16_10_reg_2391[19]_i_3_n_1 ,\add_ln16_10_reg_2391[19]_i_4_n_1 ,\add_ln16_10_reg_2391[19]_i_5_n_1 }));
  FDRE \add_ln16_10_reg_2391_reg[1] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_10_fu_1646_p2[1]),
        .Q(add_ln16_10_reg_2391[1]),
        .R(1'b0));
  FDRE \add_ln16_10_reg_2391_reg[20] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_10_fu_1646_p2[20]),
        .Q(add_ln16_10_reg_2391[20]),
        .R(1'b0));
  FDRE \add_ln16_10_reg_2391_reg[21] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_10_fu_1646_p2[21]),
        .Q(add_ln16_10_reg_2391[21]),
        .R(1'b0));
  FDRE \add_ln16_10_reg_2391_reg[22] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_10_fu_1646_p2[22]),
        .Q(add_ln16_10_reg_2391[22]),
        .R(1'b0));
  FDRE \add_ln16_10_reg_2391_reg[23] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_10_fu_1646_p2[23]),
        .Q(add_ln16_10_reg_2391[23]),
        .R(1'b0));
  CARRY4 \add_ln16_10_reg_2391_reg[23]_i_1 
       (.CI(\add_ln16_10_reg_2391_reg[19]_i_1_n_1 ),
        .CO({\add_ln16_10_reg_2391_reg[23]_i_1_n_1 ,\add_ln16_10_reg_2391_reg[23]_i_1_n_2 ,\add_ln16_10_reg_2391_reg[23]_i_1_n_3 ,\add_ln16_10_reg_2391_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(reg_892[23:20]),
        .O(add_ln16_10_fu_1646_p2[23:20]),
        .S({\add_ln16_10_reg_2391[23]_i_2_n_1 ,\add_ln16_10_reg_2391[23]_i_3_n_1 ,\add_ln16_10_reg_2391[23]_i_4_n_1 ,\add_ln16_10_reg_2391[23]_i_5_n_1 }));
  FDRE \add_ln16_10_reg_2391_reg[24] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_10_fu_1646_p2[24]),
        .Q(add_ln16_10_reg_2391[24]),
        .R(1'b0));
  FDRE \add_ln16_10_reg_2391_reg[25] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_10_fu_1646_p2[25]),
        .Q(add_ln16_10_reg_2391[25]),
        .R(1'b0));
  FDRE \add_ln16_10_reg_2391_reg[26] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_10_fu_1646_p2[26]),
        .Q(add_ln16_10_reg_2391[26]),
        .R(1'b0));
  FDRE \add_ln16_10_reg_2391_reg[27] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_10_fu_1646_p2[27]),
        .Q(add_ln16_10_reg_2391[27]),
        .R(1'b0));
  CARRY4 \add_ln16_10_reg_2391_reg[27]_i_1 
       (.CI(\add_ln16_10_reg_2391_reg[23]_i_1_n_1 ),
        .CO({\add_ln16_10_reg_2391_reg[27]_i_1_n_1 ,\add_ln16_10_reg_2391_reg[27]_i_1_n_2 ,\add_ln16_10_reg_2391_reg[27]_i_1_n_3 ,\add_ln16_10_reg_2391_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(reg_892[27:24]),
        .O(add_ln16_10_fu_1646_p2[27:24]),
        .S({\add_ln16_10_reg_2391[27]_i_2_n_1 ,\add_ln16_10_reg_2391[27]_i_3_n_1 ,\add_ln16_10_reg_2391[27]_i_4_n_1 ,\add_ln16_10_reg_2391[27]_i_5_n_1 }));
  FDRE \add_ln16_10_reg_2391_reg[28] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_10_fu_1646_p2[28]),
        .Q(add_ln16_10_reg_2391[28]),
        .R(1'b0));
  FDRE \add_ln16_10_reg_2391_reg[29] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_10_fu_1646_p2[29]),
        .Q(add_ln16_10_reg_2391[29]),
        .R(1'b0));
  FDRE \add_ln16_10_reg_2391_reg[2] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_10_fu_1646_p2[2]),
        .Q(add_ln16_10_reg_2391[2]),
        .R(1'b0));
  FDRE \add_ln16_10_reg_2391_reg[30] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_10_fu_1646_p2[30]),
        .Q(add_ln16_10_reg_2391[30]),
        .R(1'b0));
  FDRE \add_ln16_10_reg_2391_reg[31] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_10_fu_1646_p2[31]),
        .Q(add_ln16_10_reg_2391[31]),
        .R(1'b0));
  CARRY4 \add_ln16_10_reg_2391_reg[31]_i_2 
       (.CI(\add_ln16_10_reg_2391_reg[27]_i_1_n_1 ),
        .CO({\NLW_add_ln16_10_reg_2391_reg[31]_i_2_CO_UNCONNECTED [3],\add_ln16_10_reg_2391_reg[31]_i_2_n_2 ,\add_ln16_10_reg_2391_reg[31]_i_2_n_3 ,\add_ln16_10_reg_2391_reg[31]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,reg_892[30:28]}),
        .O(add_ln16_10_fu_1646_p2[31:28]),
        .S({\add_ln16_10_reg_2391[31]_i_3_n_1 ,\add_ln16_10_reg_2391[31]_i_4_n_1 ,\add_ln16_10_reg_2391[31]_i_5_n_1 ,\add_ln16_10_reg_2391[31]_i_6_n_1 }));
  FDRE \add_ln16_10_reg_2391_reg[3] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_10_fu_1646_p2[3]),
        .Q(add_ln16_10_reg_2391[3]),
        .R(1'b0));
  CARRY4 \add_ln16_10_reg_2391_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln16_10_reg_2391_reg[3]_i_1_n_1 ,\add_ln16_10_reg_2391_reg[3]_i_1_n_2 ,\add_ln16_10_reg_2391_reg[3]_i_1_n_3 ,\add_ln16_10_reg_2391_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(reg_892[3:0]),
        .O(add_ln16_10_fu_1646_p2[3:0]),
        .S({\add_ln16_10_reg_2391[3]_i_2_n_1 ,\add_ln16_10_reg_2391[3]_i_3_n_1 ,\add_ln16_10_reg_2391[3]_i_4_n_1 ,\add_ln16_10_reg_2391[3]_i_5_n_1 }));
  FDRE \add_ln16_10_reg_2391_reg[4] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_10_fu_1646_p2[4]),
        .Q(add_ln16_10_reg_2391[4]),
        .R(1'b0));
  FDRE \add_ln16_10_reg_2391_reg[5] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_10_fu_1646_p2[5]),
        .Q(add_ln16_10_reg_2391[5]),
        .R(1'b0));
  FDRE \add_ln16_10_reg_2391_reg[6] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_10_fu_1646_p2[6]),
        .Q(add_ln16_10_reg_2391[6]),
        .R(1'b0));
  FDRE \add_ln16_10_reg_2391_reg[7] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_10_fu_1646_p2[7]),
        .Q(add_ln16_10_reg_2391[7]),
        .R(1'b0));
  CARRY4 \add_ln16_10_reg_2391_reg[7]_i_1 
       (.CI(\add_ln16_10_reg_2391_reg[3]_i_1_n_1 ),
        .CO({\add_ln16_10_reg_2391_reg[7]_i_1_n_1 ,\add_ln16_10_reg_2391_reg[7]_i_1_n_2 ,\add_ln16_10_reg_2391_reg[7]_i_1_n_3 ,\add_ln16_10_reg_2391_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(reg_892[7:4]),
        .O(add_ln16_10_fu_1646_p2[7:4]),
        .S({\add_ln16_10_reg_2391[7]_i_2_n_1 ,\add_ln16_10_reg_2391[7]_i_3_n_1 ,\add_ln16_10_reg_2391[7]_i_4_n_1 ,\add_ln16_10_reg_2391[7]_i_5_n_1 }));
  FDRE \add_ln16_10_reg_2391_reg[8] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_10_fu_1646_p2[8]),
        .Q(add_ln16_10_reg_2391[8]),
        .R(1'b0));
  FDRE \add_ln16_10_reg_2391_reg[9] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_10_fu_1646_p2[9]),
        .Q(add_ln16_10_reg_2391[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair220" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_12_reg_2446[11]_i_2 
       (.I0(reg_872[10]),
        .I1(reg_876[10]),
        .I2(add_ln16_10_reg_2391[10]),
        .O(\add_ln16_12_reg_2446[11]_i_2_n_1 ));
  (* HLUTNM = "lutpair219" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_12_reg_2446[11]_i_3 
       (.I0(reg_872[9]),
        .I1(reg_876[9]),
        .I2(add_ln16_10_reg_2391[9]),
        .O(\add_ln16_12_reg_2446[11]_i_3_n_1 ));
  (* HLUTNM = "lutpair218" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_12_reg_2446[11]_i_4 
       (.I0(reg_872[8]),
        .I1(reg_876[8]),
        .I2(add_ln16_10_reg_2391[8]),
        .O(\add_ln16_12_reg_2446[11]_i_4_n_1 ));
  (* HLUTNM = "lutpair217" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_12_reg_2446[11]_i_5 
       (.I0(reg_872[7]),
        .I1(reg_876[7]),
        .I2(add_ln16_10_reg_2391[7]),
        .O(\add_ln16_12_reg_2446[11]_i_5_n_1 ));
  (* HLUTNM = "lutpair221" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_12_reg_2446[11]_i_6 
       (.I0(reg_872[11]),
        .I1(reg_876[11]),
        .I2(add_ln16_10_reg_2391[11]),
        .I3(\add_ln16_12_reg_2446[11]_i_2_n_1 ),
        .O(\add_ln16_12_reg_2446[11]_i_6_n_1 ));
  (* HLUTNM = "lutpair220" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_12_reg_2446[11]_i_7 
       (.I0(reg_872[10]),
        .I1(reg_876[10]),
        .I2(add_ln16_10_reg_2391[10]),
        .I3(\add_ln16_12_reg_2446[11]_i_3_n_1 ),
        .O(\add_ln16_12_reg_2446[11]_i_7_n_1 ));
  (* HLUTNM = "lutpair219" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_12_reg_2446[11]_i_8 
       (.I0(reg_872[9]),
        .I1(reg_876[9]),
        .I2(add_ln16_10_reg_2391[9]),
        .I3(\add_ln16_12_reg_2446[11]_i_4_n_1 ),
        .O(\add_ln16_12_reg_2446[11]_i_8_n_1 ));
  (* HLUTNM = "lutpair218" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_12_reg_2446[11]_i_9 
       (.I0(reg_872[8]),
        .I1(reg_876[8]),
        .I2(add_ln16_10_reg_2391[8]),
        .I3(\add_ln16_12_reg_2446[11]_i_5_n_1 ),
        .O(\add_ln16_12_reg_2446[11]_i_9_n_1 ));
  (* HLUTNM = "lutpair224" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_12_reg_2446[15]_i_2 
       (.I0(reg_872[14]),
        .I1(reg_876[14]),
        .I2(add_ln16_10_reg_2391[14]),
        .O(\add_ln16_12_reg_2446[15]_i_2_n_1 ));
  (* HLUTNM = "lutpair223" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_12_reg_2446[15]_i_3 
       (.I0(reg_872[13]),
        .I1(reg_876[13]),
        .I2(add_ln16_10_reg_2391[13]),
        .O(\add_ln16_12_reg_2446[15]_i_3_n_1 ));
  (* HLUTNM = "lutpair222" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_12_reg_2446[15]_i_4 
       (.I0(reg_872[12]),
        .I1(reg_876[12]),
        .I2(add_ln16_10_reg_2391[12]),
        .O(\add_ln16_12_reg_2446[15]_i_4_n_1 ));
  (* HLUTNM = "lutpair221" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_12_reg_2446[15]_i_5 
       (.I0(reg_872[11]),
        .I1(reg_876[11]),
        .I2(add_ln16_10_reg_2391[11]),
        .O(\add_ln16_12_reg_2446[15]_i_5_n_1 ));
  (* HLUTNM = "lutpair225" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_12_reg_2446[15]_i_6 
       (.I0(reg_872[15]),
        .I1(reg_876[15]),
        .I2(add_ln16_10_reg_2391[15]),
        .I3(\add_ln16_12_reg_2446[15]_i_2_n_1 ),
        .O(\add_ln16_12_reg_2446[15]_i_6_n_1 ));
  (* HLUTNM = "lutpair224" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_12_reg_2446[15]_i_7 
       (.I0(reg_872[14]),
        .I1(reg_876[14]),
        .I2(add_ln16_10_reg_2391[14]),
        .I3(\add_ln16_12_reg_2446[15]_i_3_n_1 ),
        .O(\add_ln16_12_reg_2446[15]_i_7_n_1 ));
  (* HLUTNM = "lutpair223" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_12_reg_2446[15]_i_8 
       (.I0(reg_872[13]),
        .I1(reg_876[13]),
        .I2(add_ln16_10_reg_2391[13]),
        .I3(\add_ln16_12_reg_2446[15]_i_4_n_1 ),
        .O(\add_ln16_12_reg_2446[15]_i_8_n_1 ));
  (* HLUTNM = "lutpair222" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_12_reg_2446[15]_i_9 
       (.I0(reg_872[12]),
        .I1(reg_876[12]),
        .I2(add_ln16_10_reg_2391[12]),
        .I3(\add_ln16_12_reg_2446[15]_i_5_n_1 ),
        .O(\add_ln16_12_reg_2446[15]_i_9_n_1 ));
  (* HLUTNM = "lutpair228" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_12_reg_2446[19]_i_2 
       (.I0(reg_872[18]),
        .I1(reg_876[18]),
        .I2(add_ln16_10_reg_2391[18]),
        .O(\add_ln16_12_reg_2446[19]_i_2_n_1 ));
  (* HLUTNM = "lutpair227" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_12_reg_2446[19]_i_3 
       (.I0(reg_872[17]),
        .I1(reg_876[17]),
        .I2(add_ln16_10_reg_2391[17]),
        .O(\add_ln16_12_reg_2446[19]_i_3_n_1 ));
  (* HLUTNM = "lutpair226" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_12_reg_2446[19]_i_4 
       (.I0(reg_872[16]),
        .I1(reg_876[16]),
        .I2(add_ln16_10_reg_2391[16]),
        .O(\add_ln16_12_reg_2446[19]_i_4_n_1 ));
  (* HLUTNM = "lutpair225" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_12_reg_2446[19]_i_5 
       (.I0(reg_872[15]),
        .I1(reg_876[15]),
        .I2(add_ln16_10_reg_2391[15]),
        .O(\add_ln16_12_reg_2446[19]_i_5_n_1 ));
  (* HLUTNM = "lutpair229" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_12_reg_2446[19]_i_6 
       (.I0(reg_872[19]),
        .I1(reg_876[19]),
        .I2(add_ln16_10_reg_2391[19]),
        .I3(\add_ln16_12_reg_2446[19]_i_2_n_1 ),
        .O(\add_ln16_12_reg_2446[19]_i_6_n_1 ));
  (* HLUTNM = "lutpair228" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_12_reg_2446[19]_i_7 
       (.I0(reg_872[18]),
        .I1(reg_876[18]),
        .I2(add_ln16_10_reg_2391[18]),
        .I3(\add_ln16_12_reg_2446[19]_i_3_n_1 ),
        .O(\add_ln16_12_reg_2446[19]_i_7_n_1 ));
  (* HLUTNM = "lutpair227" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_12_reg_2446[19]_i_8 
       (.I0(reg_872[17]),
        .I1(reg_876[17]),
        .I2(add_ln16_10_reg_2391[17]),
        .I3(\add_ln16_12_reg_2446[19]_i_4_n_1 ),
        .O(\add_ln16_12_reg_2446[19]_i_8_n_1 ));
  (* HLUTNM = "lutpair226" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_12_reg_2446[19]_i_9 
       (.I0(reg_872[16]),
        .I1(reg_876[16]),
        .I2(add_ln16_10_reg_2391[16]),
        .I3(\add_ln16_12_reg_2446[19]_i_5_n_1 ),
        .O(\add_ln16_12_reg_2446[19]_i_9_n_1 ));
  (* HLUTNM = "lutpair232" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_12_reg_2446[23]_i_2 
       (.I0(reg_872[22]),
        .I1(reg_876[22]),
        .I2(add_ln16_10_reg_2391[22]),
        .O(\add_ln16_12_reg_2446[23]_i_2_n_1 ));
  (* HLUTNM = "lutpair231" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_12_reg_2446[23]_i_3 
       (.I0(reg_872[21]),
        .I1(reg_876[21]),
        .I2(add_ln16_10_reg_2391[21]),
        .O(\add_ln16_12_reg_2446[23]_i_3_n_1 ));
  (* HLUTNM = "lutpair230" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_12_reg_2446[23]_i_4 
       (.I0(reg_872[20]),
        .I1(reg_876[20]),
        .I2(add_ln16_10_reg_2391[20]),
        .O(\add_ln16_12_reg_2446[23]_i_4_n_1 ));
  (* HLUTNM = "lutpair229" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_12_reg_2446[23]_i_5 
       (.I0(reg_872[19]),
        .I1(reg_876[19]),
        .I2(add_ln16_10_reg_2391[19]),
        .O(\add_ln16_12_reg_2446[23]_i_5_n_1 ));
  (* HLUTNM = "lutpair233" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_12_reg_2446[23]_i_6 
       (.I0(reg_872[23]),
        .I1(reg_876[23]),
        .I2(add_ln16_10_reg_2391[23]),
        .I3(\add_ln16_12_reg_2446[23]_i_2_n_1 ),
        .O(\add_ln16_12_reg_2446[23]_i_6_n_1 ));
  (* HLUTNM = "lutpair232" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_12_reg_2446[23]_i_7 
       (.I0(reg_872[22]),
        .I1(reg_876[22]),
        .I2(add_ln16_10_reg_2391[22]),
        .I3(\add_ln16_12_reg_2446[23]_i_3_n_1 ),
        .O(\add_ln16_12_reg_2446[23]_i_7_n_1 ));
  (* HLUTNM = "lutpair231" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_12_reg_2446[23]_i_8 
       (.I0(reg_872[21]),
        .I1(reg_876[21]),
        .I2(add_ln16_10_reg_2391[21]),
        .I3(\add_ln16_12_reg_2446[23]_i_4_n_1 ),
        .O(\add_ln16_12_reg_2446[23]_i_8_n_1 ));
  (* HLUTNM = "lutpair230" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_12_reg_2446[23]_i_9 
       (.I0(reg_872[20]),
        .I1(reg_876[20]),
        .I2(add_ln16_10_reg_2391[20]),
        .I3(\add_ln16_12_reg_2446[23]_i_5_n_1 ),
        .O(\add_ln16_12_reg_2446[23]_i_9_n_1 ));
  (* HLUTNM = "lutpair236" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_12_reg_2446[27]_i_2 
       (.I0(reg_872[26]),
        .I1(reg_876[26]),
        .I2(add_ln16_10_reg_2391[26]),
        .O(\add_ln16_12_reg_2446[27]_i_2_n_1 ));
  (* HLUTNM = "lutpair235" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_12_reg_2446[27]_i_3 
       (.I0(reg_872[25]),
        .I1(reg_876[25]),
        .I2(add_ln16_10_reg_2391[25]),
        .O(\add_ln16_12_reg_2446[27]_i_3_n_1 ));
  (* HLUTNM = "lutpair234" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_12_reg_2446[27]_i_4 
       (.I0(reg_872[24]),
        .I1(reg_876[24]),
        .I2(add_ln16_10_reg_2391[24]),
        .O(\add_ln16_12_reg_2446[27]_i_4_n_1 ));
  (* HLUTNM = "lutpair233" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_12_reg_2446[27]_i_5 
       (.I0(reg_872[23]),
        .I1(reg_876[23]),
        .I2(add_ln16_10_reg_2391[23]),
        .O(\add_ln16_12_reg_2446[27]_i_5_n_1 ));
  (* HLUTNM = "lutpair237" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_12_reg_2446[27]_i_6 
       (.I0(reg_872[27]),
        .I1(reg_876[27]),
        .I2(add_ln16_10_reg_2391[27]),
        .I3(\add_ln16_12_reg_2446[27]_i_2_n_1 ),
        .O(\add_ln16_12_reg_2446[27]_i_6_n_1 ));
  (* HLUTNM = "lutpair236" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_12_reg_2446[27]_i_7 
       (.I0(reg_872[26]),
        .I1(reg_876[26]),
        .I2(add_ln16_10_reg_2391[26]),
        .I3(\add_ln16_12_reg_2446[27]_i_3_n_1 ),
        .O(\add_ln16_12_reg_2446[27]_i_7_n_1 ));
  (* HLUTNM = "lutpair235" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_12_reg_2446[27]_i_8 
       (.I0(reg_872[25]),
        .I1(reg_876[25]),
        .I2(add_ln16_10_reg_2391[25]),
        .I3(\add_ln16_12_reg_2446[27]_i_4_n_1 ),
        .O(\add_ln16_12_reg_2446[27]_i_8_n_1 ));
  (* HLUTNM = "lutpair234" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_12_reg_2446[27]_i_9 
       (.I0(reg_872[24]),
        .I1(reg_876[24]),
        .I2(add_ln16_10_reg_2391[24]),
        .I3(\add_ln16_12_reg_2446[27]_i_5_n_1 ),
        .O(\add_ln16_12_reg_2446[27]_i_9_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln16_12_reg_2446[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage30),
        .I1(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .O(add_ln16_12_reg_24460));
  (* HLUTNM = "lutpair239" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_12_reg_2446[31]_i_3 
       (.I0(reg_872[29]),
        .I1(reg_876[29]),
        .I2(add_ln16_10_reg_2391[29]),
        .O(\add_ln16_12_reg_2446[31]_i_3_n_1 ));
  (* HLUTNM = "lutpair238" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_12_reg_2446[31]_i_4 
       (.I0(reg_872[28]),
        .I1(reg_876[28]),
        .I2(add_ln16_10_reg_2391[28]),
        .O(\add_ln16_12_reg_2446[31]_i_4_n_1 ));
  (* HLUTNM = "lutpair237" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_12_reg_2446[31]_i_5 
       (.I0(reg_872[27]),
        .I1(reg_876[27]),
        .I2(add_ln16_10_reg_2391[27]),
        .O(\add_ln16_12_reg_2446[31]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln16_12_reg_2446[31]_i_6 
       (.I0(add_ln16_10_reg_2391[30]),
        .I1(reg_876[30]),
        .I2(reg_872[30]),
        .I3(reg_876[31]),
        .I4(reg_872[31]),
        .I5(add_ln16_10_reg_2391[31]),
        .O(\add_ln16_12_reg_2446[31]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_12_reg_2446[31]_i_7 
       (.I0(\add_ln16_12_reg_2446[31]_i_3_n_1 ),
        .I1(reg_876[30]),
        .I2(reg_872[30]),
        .I3(add_ln16_10_reg_2391[30]),
        .O(\add_ln16_12_reg_2446[31]_i_7_n_1 ));
  (* HLUTNM = "lutpair239" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_12_reg_2446[31]_i_8 
       (.I0(reg_872[29]),
        .I1(reg_876[29]),
        .I2(add_ln16_10_reg_2391[29]),
        .I3(\add_ln16_12_reg_2446[31]_i_4_n_1 ),
        .O(\add_ln16_12_reg_2446[31]_i_8_n_1 ));
  (* HLUTNM = "lutpair238" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_12_reg_2446[31]_i_9 
       (.I0(reg_872[28]),
        .I1(reg_876[28]),
        .I2(add_ln16_10_reg_2391[28]),
        .I3(\add_ln16_12_reg_2446[31]_i_5_n_1 ),
        .O(\add_ln16_12_reg_2446[31]_i_9_n_1 ));
  (* HLUTNM = "lutpair212" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_12_reg_2446[3]_i_2 
       (.I0(reg_872[2]),
        .I1(reg_876[2]),
        .I2(add_ln16_10_reg_2391[2]),
        .O(\add_ln16_12_reg_2446[3]_i_2_n_1 ));
  (* HLUTNM = "lutpair211" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_12_reg_2446[3]_i_3 
       (.I0(reg_872[1]),
        .I1(reg_876[1]),
        .I2(add_ln16_10_reg_2391[1]),
        .O(\add_ln16_12_reg_2446[3]_i_3_n_1 ));
  (* HLUTNM = "lutpair210" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_12_reg_2446[3]_i_4 
       (.I0(reg_872[0]),
        .I1(reg_876[0]),
        .I2(add_ln16_10_reg_2391[0]),
        .O(\add_ln16_12_reg_2446[3]_i_4_n_1 ));
  (* HLUTNM = "lutpair213" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_12_reg_2446[3]_i_5 
       (.I0(reg_872[3]),
        .I1(reg_876[3]),
        .I2(add_ln16_10_reg_2391[3]),
        .I3(\add_ln16_12_reg_2446[3]_i_2_n_1 ),
        .O(\add_ln16_12_reg_2446[3]_i_5_n_1 ));
  (* HLUTNM = "lutpair212" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_12_reg_2446[3]_i_6 
       (.I0(reg_872[2]),
        .I1(reg_876[2]),
        .I2(add_ln16_10_reg_2391[2]),
        .I3(\add_ln16_12_reg_2446[3]_i_3_n_1 ),
        .O(\add_ln16_12_reg_2446[3]_i_6_n_1 ));
  (* HLUTNM = "lutpair211" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_12_reg_2446[3]_i_7 
       (.I0(reg_872[1]),
        .I1(reg_876[1]),
        .I2(add_ln16_10_reg_2391[1]),
        .I3(\add_ln16_12_reg_2446[3]_i_4_n_1 ),
        .O(\add_ln16_12_reg_2446[3]_i_7_n_1 ));
  (* HLUTNM = "lutpair210" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln16_12_reg_2446[3]_i_8 
       (.I0(reg_872[0]),
        .I1(reg_876[0]),
        .I2(add_ln16_10_reg_2391[0]),
        .O(\add_ln16_12_reg_2446[3]_i_8_n_1 ));
  (* HLUTNM = "lutpair216" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_12_reg_2446[7]_i_2 
       (.I0(reg_872[6]),
        .I1(reg_876[6]),
        .I2(add_ln16_10_reg_2391[6]),
        .O(\add_ln16_12_reg_2446[7]_i_2_n_1 ));
  (* HLUTNM = "lutpair215" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_12_reg_2446[7]_i_3 
       (.I0(reg_872[5]),
        .I1(reg_876[5]),
        .I2(add_ln16_10_reg_2391[5]),
        .O(\add_ln16_12_reg_2446[7]_i_3_n_1 ));
  (* HLUTNM = "lutpair214" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_12_reg_2446[7]_i_4 
       (.I0(reg_872[4]),
        .I1(reg_876[4]),
        .I2(add_ln16_10_reg_2391[4]),
        .O(\add_ln16_12_reg_2446[7]_i_4_n_1 ));
  (* HLUTNM = "lutpair213" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_12_reg_2446[7]_i_5 
       (.I0(reg_872[3]),
        .I1(reg_876[3]),
        .I2(add_ln16_10_reg_2391[3]),
        .O(\add_ln16_12_reg_2446[7]_i_5_n_1 ));
  (* HLUTNM = "lutpair217" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_12_reg_2446[7]_i_6 
       (.I0(reg_872[7]),
        .I1(reg_876[7]),
        .I2(add_ln16_10_reg_2391[7]),
        .I3(\add_ln16_12_reg_2446[7]_i_2_n_1 ),
        .O(\add_ln16_12_reg_2446[7]_i_6_n_1 ));
  (* HLUTNM = "lutpair216" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_12_reg_2446[7]_i_7 
       (.I0(reg_872[6]),
        .I1(reg_876[6]),
        .I2(add_ln16_10_reg_2391[6]),
        .I3(\add_ln16_12_reg_2446[7]_i_3_n_1 ),
        .O(\add_ln16_12_reg_2446[7]_i_7_n_1 ));
  (* HLUTNM = "lutpair215" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_12_reg_2446[7]_i_8 
       (.I0(reg_872[5]),
        .I1(reg_876[5]),
        .I2(add_ln16_10_reg_2391[5]),
        .I3(\add_ln16_12_reg_2446[7]_i_4_n_1 ),
        .O(\add_ln16_12_reg_2446[7]_i_8_n_1 ));
  (* HLUTNM = "lutpair214" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_12_reg_2446[7]_i_9 
       (.I0(reg_872[4]),
        .I1(reg_876[4]),
        .I2(add_ln16_10_reg_2391[4]),
        .I3(\add_ln16_12_reg_2446[7]_i_5_n_1 ),
        .O(\add_ln16_12_reg_2446[7]_i_9_n_1 ));
  FDRE \add_ln16_12_reg_2446_reg[0] 
       (.C(ap_clk),
        .CE(add_ln16_12_reg_24460),
        .D(add_ln16_12_fu_1750_p2[0]),
        .Q(add_ln16_12_reg_2446[0]),
        .R(1'b0));
  FDRE \add_ln16_12_reg_2446_reg[10] 
       (.C(ap_clk),
        .CE(add_ln16_12_reg_24460),
        .D(add_ln16_12_fu_1750_p2[10]),
        .Q(add_ln16_12_reg_2446[10]),
        .R(1'b0));
  FDRE \add_ln16_12_reg_2446_reg[11] 
       (.C(ap_clk),
        .CE(add_ln16_12_reg_24460),
        .D(add_ln16_12_fu_1750_p2[11]),
        .Q(add_ln16_12_reg_2446[11]),
        .R(1'b0));
  CARRY4 \add_ln16_12_reg_2446_reg[11]_i_1 
       (.CI(\add_ln16_12_reg_2446_reg[7]_i_1_n_1 ),
        .CO({\add_ln16_12_reg_2446_reg[11]_i_1_n_1 ,\add_ln16_12_reg_2446_reg[11]_i_1_n_2 ,\add_ln16_12_reg_2446_reg[11]_i_1_n_3 ,\add_ln16_12_reg_2446_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_12_reg_2446[11]_i_2_n_1 ,\add_ln16_12_reg_2446[11]_i_3_n_1 ,\add_ln16_12_reg_2446[11]_i_4_n_1 ,\add_ln16_12_reg_2446[11]_i_5_n_1 }),
        .O(add_ln16_12_fu_1750_p2[11:8]),
        .S({\add_ln16_12_reg_2446[11]_i_6_n_1 ,\add_ln16_12_reg_2446[11]_i_7_n_1 ,\add_ln16_12_reg_2446[11]_i_8_n_1 ,\add_ln16_12_reg_2446[11]_i_9_n_1 }));
  FDRE \add_ln16_12_reg_2446_reg[12] 
       (.C(ap_clk),
        .CE(add_ln16_12_reg_24460),
        .D(add_ln16_12_fu_1750_p2[12]),
        .Q(add_ln16_12_reg_2446[12]),
        .R(1'b0));
  FDRE \add_ln16_12_reg_2446_reg[13] 
       (.C(ap_clk),
        .CE(add_ln16_12_reg_24460),
        .D(add_ln16_12_fu_1750_p2[13]),
        .Q(add_ln16_12_reg_2446[13]),
        .R(1'b0));
  FDRE \add_ln16_12_reg_2446_reg[14] 
       (.C(ap_clk),
        .CE(add_ln16_12_reg_24460),
        .D(add_ln16_12_fu_1750_p2[14]),
        .Q(add_ln16_12_reg_2446[14]),
        .R(1'b0));
  FDRE \add_ln16_12_reg_2446_reg[15] 
       (.C(ap_clk),
        .CE(add_ln16_12_reg_24460),
        .D(add_ln16_12_fu_1750_p2[15]),
        .Q(add_ln16_12_reg_2446[15]),
        .R(1'b0));
  CARRY4 \add_ln16_12_reg_2446_reg[15]_i_1 
       (.CI(\add_ln16_12_reg_2446_reg[11]_i_1_n_1 ),
        .CO({\add_ln16_12_reg_2446_reg[15]_i_1_n_1 ,\add_ln16_12_reg_2446_reg[15]_i_1_n_2 ,\add_ln16_12_reg_2446_reg[15]_i_1_n_3 ,\add_ln16_12_reg_2446_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_12_reg_2446[15]_i_2_n_1 ,\add_ln16_12_reg_2446[15]_i_3_n_1 ,\add_ln16_12_reg_2446[15]_i_4_n_1 ,\add_ln16_12_reg_2446[15]_i_5_n_1 }),
        .O(add_ln16_12_fu_1750_p2[15:12]),
        .S({\add_ln16_12_reg_2446[15]_i_6_n_1 ,\add_ln16_12_reg_2446[15]_i_7_n_1 ,\add_ln16_12_reg_2446[15]_i_8_n_1 ,\add_ln16_12_reg_2446[15]_i_9_n_1 }));
  FDRE \add_ln16_12_reg_2446_reg[16] 
       (.C(ap_clk),
        .CE(add_ln16_12_reg_24460),
        .D(add_ln16_12_fu_1750_p2[16]),
        .Q(add_ln16_12_reg_2446[16]),
        .R(1'b0));
  FDRE \add_ln16_12_reg_2446_reg[17] 
       (.C(ap_clk),
        .CE(add_ln16_12_reg_24460),
        .D(add_ln16_12_fu_1750_p2[17]),
        .Q(add_ln16_12_reg_2446[17]),
        .R(1'b0));
  FDRE \add_ln16_12_reg_2446_reg[18] 
       (.C(ap_clk),
        .CE(add_ln16_12_reg_24460),
        .D(add_ln16_12_fu_1750_p2[18]),
        .Q(add_ln16_12_reg_2446[18]),
        .R(1'b0));
  FDRE \add_ln16_12_reg_2446_reg[19] 
       (.C(ap_clk),
        .CE(add_ln16_12_reg_24460),
        .D(add_ln16_12_fu_1750_p2[19]),
        .Q(add_ln16_12_reg_2446[19]),
        .R(1'b0));
  CARRY4 \add_ln16_12_reg_2446_reg[19]_i_1 
       (.CI(\add_ln16_12_reg_2446_reg[15]_i_1_n_1 ),
        .CO({\add_ln16_12_reg_2446_reg[19]_i_1_n_1 ,\add_ln16_12_reg_2446_reg[19]_i_1_n_2 ,\add_ln16_12_reg_2446_reg[19]_i_1_n_3 ,\add_ln16_12_reg_2446_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_12_reg_2446[19]_i_2_n_1 ,\add_ln16_12_reg_2446[19]_i_3_n_1 ,\add_ln16_12_reg_2446[19]_i_4_n_1 ,\add_ln16_12_reg_2446[19]_i_5_n_1 }),
        .O(add_ln16_12_fu_1750_p2[19:16]),
        .S({\add_ln16_12_reg_2446[19]_i_6_n_1 ,\add_ln16_12_reg_2446[19]_i_7_n_1 ,\add_ln16_12_reg_2446[19]_i_8_n_1 ,\add_ln16_12_reg_2446[19]_i_9_n_1 }));
  FDRE \add_ln16_12_reg_2446_reg[1] 
       (.C(ap_clk),
        .CE(add_ln16_12_reg_24460),
        .D(add_ln16_12_fu_1750_p2[1]),
        .Q(add_ln16_12_reg_2446[1]),
        .R(1'b0));
  FDRE \add_ln16_12_reg_2446_reg[20] 
       (.C(ap_clk),
        .CE(add_ln16_12_reg_24460),
        .D(add_ln16_12_fu_1750_p2[20]),
        .Q(add_ln16_12_reg_2446[20]),
        .R(1'b0));
  FDRE \add_ln16_12_reg_2446_reg[21] 
       (.C(ap_clk),
        .CE(add_ln16_12_reg_24460),
        .D(add_ln16_12_fu_1750_p2[21]),
        .Q(add_ln16_12_reg_2446[21]),
        .R(1'b0));
  FDRE \add_ln16_12_reg_2446_reg[22] 
       (.C(ap_clk),
        .CE(add_ln16_12_reg_24460),
        .D(add_ln16_12_fu_1750_p2[22]),
        .Q(add_ln16_12_reg_2446[22]),
        .R(1'b0));
  FDRE \add_ln16_12_reg_2446_reg[23] 
       (.C(ap_clk),
        .CE(add_ln16_12_reg_24460),
        .D(add_ln16_12_fu_1750_p2[23]),
        .Q(add_ln16_12_reg_2446[23]),
        .R(1'b0));
  CARRY4 \add_ln16_12_reg_2446_reg[23]_i_1 
       (.CI(\add_ln16_12_reg_2446_reg[19]_i_1_n_1 ),
        .CO({\add_ln16_12_reg_2446_reg[23]_i_1_n_1 ,\add_ln16_12_reg_2446_reg[23]_i_1_n_2 ,\add_ln16_12_reg_2446_reg[23]_i_1_n_3 ,\add_ln16_12_reg_2446_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_12_reg_2446[23]_i_2_n_1 ,\add_ln16_12_reg_2446[23]_i_3_n_1 ,\add_ln16_12_reg_2446[23]_i_4_n_1 ,\add_ln16_12_reg_2446[23]_i_5_n_1 }),
        .O(add_ln16_12_fu_1750_p2[23:20]),
        .S({\add_ln16_12_reg_2446[23]_i_6_n_1 ,\add_ln16_12_reg_2446[23]_i_7_n_1 ,\add_ln16_12_reg_2446[23]_i_8_n_1 ,\add_ln16_12_reg_2446[23]_i_9_n_1 }));
  FDRE \add_ln16_12_reg_2446_reg[24] 
       (.C(ap_clk),
        .CE(add_ln16_12_reg_24460),
        .D(add_ln16_12_fu_1750_p2[24]),
        .Q(add_ln16_12_reg_2446[24]),
        .R(1'b0));
  FDRE \add_ln16_12_reg_2446_reg[25] 
       (.C(ap_clk),
        .CE(add_ln16_12_reg_24460),
        .D(add_ln16_12_fu_1750_p2[25]),
        .Q(add_ln16_12_reg_2446[25]),
        .R(1'b0));
  FDRE \add_ln16_12_reg_2446_reg[26] 
       (.C(ap_clk),
        .CE(add_ln16_12_reg_24460),
        .D(add_ln16_12_fu_1750_p2[26]),
        .Q(add_ln16_12_reg_2446[26]),
        .R(1'b0));
  FDRE \add_ln16_12_reg_2446_reg[27] 
       (.C(ap_clk),
        .CE(add_ln16_12_reg_24460),
        .D(add_ln16_12_fu_1750_p2[27]),
        .Q(add_ln16_12_reg_2446[27]),
        .R(1'b0));
  CARRY4 \add_ln16_12_reg_2446_reg[27]_i_1 
       (.CI(\add_ln16_12_reg_2446_reg[23]_i_1_n_1 ),
        .CO({\add_ln16_12_reg_2446_reg[27]_i_1_n_1 ,\add_ln16_12_reg_2446_reg[27]_i_1_n_2 ,\add_ln16_12_reg_2446_reg[27]_i_1_n_3 ,\add_ln16_12_reg_2446_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_12_reg_2446[27]_i_2_n_1 ,\add_ln16_12_reg_2446[27]_i_3_n_1 ,\add_ln16_12_reg_2446[27]_i_4_n_1 ,\add_ln16_12_reg_2446[27]_i_5_n_1 }),
        .O(add_ln16_12_fu_1750_p2[27:24]),
        .S({\add_ln16_12_reg_2446[27]_i_6_n_1 ,\add_ln16_12_reg_2446[27]_i_7_n_1 ,\add_ln16_12_reg_2446[27]_i_8_n_1 ,\add_ln16_12_reg_2446[27]_i_9_n_1 }));
  FDRE \add_ln16_12_reg_2446_reg[28] 
       (.C(ap_clk),
        .CE(add_ln16_12_reg_24460),
        .D(add_ln16_12_fu_1750_p2[28]),
        .Q(add_ln16_12_reg_2446[28]),
        .R(1'b0));
  FDRE \add_ln16_12_reg_2446_reg[29] 
       (.C(ap_clk),
        .CE(add_ln16_12_reg_24460),
        .D(add_ln16_12_fu_1750_p2[29]),
        .Q(add_ln16_12_reg_2446[29]),
        .R(1'b0));
  FDRE \add_ln16_12_reg_2446_reg[2] 
       (.C(ap_clk),
        .CE(add_ln16_12_reg_24460),
        .D(add_ln16_12_fu_1750_p2[2]),
        .Q(add_ln16_12_reg_2446[2]),
        .R(1'b0));
  FDRE \add_ln16_12_reg_2446_reg[30] 
       (.C(ap_clk),
        .CE(add_ln16_12_reg_24460),
        .D(add_ln16_12_fu_1750_p2[30]),
        .Q(add_ln16_12_reg_2446[30]),
        .R(1'b0));
  FDRE \add_ln16_12_reg_2446_reg[31] 
       (.C(ap_clk),
        .CE(add_ln16_12_reg_24460),
        .D(add_ln16_12_fu_1750_p2[31]),
        .Q(add_ln16_12_reg_2446[31]),
        .R(1'b0));
  CARRY4 \add_ln16_12_reg_2446_reg[31]_i_2 
       (.CI(\add_ln16_12_reg_2446_reg[27]_i_1_n_1 ),
        .CO({\NLW_add_ln16_12_reg_2446_reg[31]_i_2_CO_UNCONNECTED [3],\add_ln16_12_reg_2446_reg[31]_i_2_n_2 ,\add_ln16_12_reg_2446_reg[31]_i_2_n_3 ,\add_ln16_12_reg_2446_reg[31]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln16_12_reg_2446[31]_i_3_n_1 ,\add_ln16_12_reg_2446[31]_i_4_n_1 ,\add_ln16_12_reg_2446[31]_i_5_n_1 }),
        .O(add_ln16_12_fu_1750_p2[31:28]),
        .S({\add_ln16_12_reg_2446[31]_i_6_n_1 ,\add_ln16_12_reg_2446[31]_i_7_n_1 ,\add_ln16_12_reg_2446[31]_i_8_n_1 ,\add_ln16_12_reg_2446[31]_i_9_n_1 }));
  FDRE \add_ln16_12_reg_2446_reg[3] 
       (.C(ap_clk),
        .CE(add_ln16_12_reg_24460),
        .D(add_ln16_12_fu_1750_p2[3]),
        .Q(add_ln16_12_reg_2446[3]),
        .R(1'b0));
  CARRY4 \add_ln16_12_reg_2446_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln16_12_reg_2446_reg[3]_i_1_n_1 ,\add_ln16_12_reg_2446_reg[3]_i_1_n_2 ,\add_ln16_12_reg_2446_reg[3]_i_1_n_3 ,\add_ln16_12_reg_2446_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_12_reg_2446[3]_i_2_n_1 ,\add_ln16_12_reg_2446[3]_i_3_n_1 ,\add_ln16_12_reg_2446[3]_i_4_n_1 ,1'b0}),
        .O(add_ln16_12_fu_1750_p2[3:0]),
        .S({\add_ln16_12_reg_2446[3]_i_5_n_1 ,\add_ln16_12_reg_2446[3]_i_6_n_1 ,\add_ln16_12_reg_2446[3]_i_7_n_1 ,\add_ln16_12_reg_2446[3]_i_8_n_1 }));
  FDRE \add_ln16_12_reg_2446_reg[4] 
       (.C(ap_clk),
        .CE(add_ln16_12_reg_24460),
        .D(add_ln16_12_fu_1750_p2[4]),
        .Q(add_ln16_12_reg_2446[4]),
        .R(1'b0));
  FDRE \add_ln16_12_reg_2446_reg[5] 
       (.C(ap_clk),
        .CE(add_ln16_12_reg_24460),
        .D(add_ln16_12_fu_1750_p2[5]),
        .Q(add_ln16_12_reg_2446[5]),
        .R(1'b0));
  FDRE \add_ln16_12_reg_2446_reg[6] 
       (.C(ap_clk),
        .CE(add_ln16_12_reg_24460),
        .D(add_ln16_12_fu_1750_p2[6]),
        .Q(add_ln16_12_reg_2446[6]),
        .R(1'b0));
  FDRE \add_ln16_12_reg_2446_reg[7] 
       (.C(ap_clk),
        .CE(add_ln16_12_reg_24460),
        .D(add_ln16_12_fu_1750_p2[7]),
        .Q(add_ln16_12_reg_2446[7]),
        .R(1'b0));
  CARRY4 \add_ln16_12_reg_2446_reg[7]_i_1 
       (.CI(\add_ln16_12_reg_2446_reg[3]_i_1_n_1 ),
        .CO({\add_ln16_12_reg_2446_reg[7]_i_1_n_1 ,\add_ln16_12_reg_2446_reg[7]_i_1_n_2 ,\add_ln16_12_reg_2446_reg[7]_i_1_n_3 ,\add_ln16_12_reg_2446_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_12_reg_2446[7]_i_2_n_1 ,\add_ln16_12_reg_2446[7]_i_3_n_1 ,\add_ln16_12_reg_2446[7]_i_4_n_1 ,\add_ln16_12_reg_2446[7]_i_5_n_1 }),
        .O(add_ln16_12_fu_1750_p2[7:4]),
        .S({\add_ln16_12_reg_2446[7]_i_6_n_1 ,\add_ln16_12_reg_2446[7]_i_7_n_1 ,\add_ln16_12_reg_2446[7]_i_8_n_1 ,\add_ln16_12_reg_2446[7]_i_9_n_1 }));
  FDRE \add_ln16_12_reg_2446_reg[8] 
       (.C(ap_clk),
        .CE(add_ln16_12_reg_24460),
        .D(add_ln16_12_fu_1750_p2[8]),
        .Q(add_ln16_12_reg_2446[8]),
        .R(1'b0));
  FDRE \add_ln16_12_reg_2446_reg[9] 
       (.C(ap_clk),
        .CE(add_ln16_12_reg_24460),
        .D(add_ln16_12_fu_1750_p2[9]),
        .Q(add_ln16_12_reg_2446[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair100" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_14_reg_2471[11]_i_2 
       (.I0(add_ln16_12_reg_2446[10]),
        .I1(add_ln16_9_reg_2416[10]),
        .I2(add_ln16_6_reg_2386[10]),
        .O(\add_ln16_14_reg_2471[11]_i_2_n_1 ));
  (* HLUTNM = "lutpair99" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_14_reg_2471[11]_i_3 
       (.I0(add_ln16_12_reg_2446[9]),
        .I1(add_ln16_9_reg_2416[9]),
        .I2(add_ln16_6_reg_2386[9]),
        .O(\add_ln16_14_reg_2471[11]_i_3_n_1 ));
  (* HLUTNM = "lutpair98" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_14_reg_2471[11]_i_4 
       (.I0(add_ln16_12_reg_2446[8]),
        .I1(add_ln16_9_reg_2416[8]),
        .I2(add_ln16_6_reg_2386[8]),
        .O(\add_ln16_14_reg_2471[11]_i_4_n_1 ));
  (* HLUTNM = "lutpair97" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_14_reg_2471[11]_i_5 
       (.I0(add_ln16_12_reg_2446[7]),
        .I1(add_ln16_9_reg_2416[7]),
        .I2(add_ln16_6_reg_2386[7]),
        .O(\add_ln16_14_reg_2471[11]_i_5_n_1 ));
  (* HLUTNM = "lutpair101" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_14_reg_2471[11]_i_6 
       (.I0(add_ln16_12_reg_2446[11]),
        .I1(add_ln16_9_reg_2416[11]),
        .I2(add_ln16_6_reg_2386[11]),
        .I3(\add_ln16_14_reg_2471[11]_i_2_n_1 ),
        .O(\add_ln16_14_reg_2471[11]_i_6_n_1 ));
  (* HLUTNM = "lutpair100" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_14_reg_2471[11]_i_7 
       (.I0(add_ln16_12_reg_2446[10]),
        .I1(add_ln16_9_reg_2416[10]),
        .I2(add_ln16_6_reg_2386[10]),
        .I3(\add_ln16_14_reg_2471[11]_i_3_n_1 ),
        .O(\add_ln16_14_reg_2471[11]_i_7_n_1 ));
  (* HLUTNM = "lutpair99" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_14_reg_2471[11]_i_8 
       (.I0(add_ln16_12_reg_2446[9]),
        .I1(add_ln16_9_reg_2416[9]),
        .I2(add_ln16_6_reg_2386[9]),
        .I3(\add_ln16_14_reg_2471[11]_i_4_n_1 ),
        .O(\add_ln16_14_reg_2471[11]_i_8_n_1 ));
  (* HLUTNM = "lutpair98" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_14_reg_2471[11]_i_9 
       (.I0(add_ln16_12_reg_2446[8]),
        .I1(add_ln16_9_reg_2416[8]),
        .I2(add_ln16_6_reg_2386[8]),
        .I3(\add_ln16_14_reg_2471[11]_i_5_n_1 ),
        .O(\add_ln16_14_reg_2471[11]_i_9_n_1 ));
  (* HLUTNM = "lutpair104" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_14_reg_2471[15]_i_2 
       (.I0(add_ln16_12_reg_2446[14]),
        .I1(add_ln16_9_reg_2416[14]),
        .I2(add_ln16_6_reg_2386[14]),
        .O(\add_ln16_14_reg_2471[15]_i_2_n_1 ));
  (* HLUTNM = "lutpair103" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_14_reg_2471[15]_i_3 
       (.I0(add_ln16_12_reg_2446[13]),
        .I1(add_ln16_9_reg_2416[13]),
        .I2(add_ln16_6_reg_2386[13]),
        .O(\add_ln16_14_reg_2471[15]_i_3_n_1 ));
  (* HLUTNM = "lutpair102" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_14_reg_2471[15]_i_4 
       (.I0(add_ln16_12_reg_2446[12]),
        .I1(add_ln16_9_reg_2416[12]),
        .I2(add_ln16_6_reg_2386[12]),
        .O(\add_ln16_14_reg_2471[15]_i_4_n_1 ));
  (* HLUTNM = "lutpair101" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_14_reg_2471[15]_i_5 
       (.I0(add_ln16_12_reg_2446[11]),
        .I1(add_ln16_9_reg_2416[11]),
        .I2(add_ln16_6_reg_2386[11]),
        .O(\add_ln16_14_reg_2471[15]_i_5_n_1 ));
  (* HLUTNM = "lutpair105" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_14_reg_2471[15]_i_6 
       (.I0(add_ln16_12_reg_2446[15]),
        .I1(add_ln16_9_reg_2416[15]),
        .I2(add_ln16_6_reg_2386[15]),
        .I3(\add_ln16_14_reg_2471[15]_i_2_n_1 ),
        .O(\add_ln16_14_reg_2471[15]_i_6_n_1 ));
  (* HLUTNM = "lutpair104" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_14_reg_2471[15]_i_7 
       (.I0(add_ln16_12_reg_2446[14]),
        .I1(add_ln16_9_reg_2416[14]),
        .I2(add_ln16_6_reg_2386[14]),
        .I3(\add_ln16_14_reg_2471[15]_i_3_n_1 ),
        .O(\add_ln16_14_reg_2471[15]_i_7_n_1 ));
  (* HLUTNM = "lutpair103" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_14_reg_2471[15]_i_8 
       (.I0(add_ln16_12_reg_2446[13]),
        .I1(add_ln16_9_reg_2416[13]),
        .I2(add_ln16_6_reg_2386[13]),
        .I3(\add_ln16_14_reg_2471[15]_i_4_n_1 ),
        .O(\add_ln16_14_reg_2471[15]_i_8_n_1 ));
  (* HLUTNM = "lutpair102" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_14_reg_2471[15]_i_9 
       (.I0(add_ln16_12_reg_2446[12]),
        .I1(add_ln16_9_reg_2416[12]),
        .I2(add_ln16_6_reg_2386[12]),
        .I3(\add_ln16_14_reg_2471[15]_i_5_n_1 ),
        .O(\add_ln16_14_reg_2471[15]_i_9_n_1 ));
  (* HLUTNM = "lutpair108" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_14_reg_2471[19]_i_2 
       (.I0(add_ln16_12_reg_2446[18]),
        .I1(add_ln16_9_reg_2416[18]),
        .I2(add_ln16_6_reg_2386[18]),
        .O(\add_ln16_14_reg_2471[19]_i_2_n_1 ));
  (* HLUTNM = "lutpair107" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_14_reg_2471[19]_i_3 
       (.I0(add_ln16_12_reg_2446[17]),
        .I1(add_ln16_9_reg_2416[17]),
        .I2(add_ln16_6_reg_2386[17]),
        .O(\add_ln16_14_reg_2471[19]_i_3_n_1 ));
  (* HLUTNM = "lutpair106" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_14_reg_2471[19]_i_4 
       (.I0(add_ln16_12_reg_2446[16]),
        .I1(add_ln16_9_reg_2416[16]),
        .I2(add_ln16_6_reg_2386[16]),
        .O(\add_ln16_14_reg_2471[19]_i_4_n_1 ));
  (* HLUTNM = "lutpair105" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_14_reg_2471[19]_i_5 
       (.I0(add_ln16_12_reg_2446[15]),
        .I1(add_ln16_9_reg_2416[15]),
        .I2(add_ln16_6_reg_2386[15]),
        .O(\add_ln16_14_reg_2471[19]_i_5_n_1 ));
  (* HLUTNM = "lutpair109" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_14_reg_2471[19]_i_6 
       (.I0(add_ln16_12_reg_2446[19]),
        .I1(add_ln16_9_reg_2416[19]),
        .I2(add_ln16_6_reg_2386[19]),
        .I3(\add_ln16_14_reg_2471[19]_i_2_n_1 ),
        .O(\add_ln16_14_reg_2471[19]_i_6_n_1 ));
  (* HLUTNM = "lutpair108" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_14_reg_2471[19]_i_7 
       (.I0(add_ln16_12_reg_2446[18]),
        .I1(add_ln16_9_reg_2416[18]),
        .I2(add_ln16_6_reg_2386[18]),
        .I3(\add_ln16_14_reg_2471[19]_i_3_n_1 ),
        .O(\add_ln16_14_reg_2471[19]_i_7_n_1 ));
  (* HLUTNM = "lutpair107" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_14_reg_2471[19]_i_8 
       (.I0(add_ln16_12_reg_2446[17]),
        .I1(add_ln16_9_reg_2416[17]),
        .I2(add_ln16_6_reg_2386[17]),
        .I3(\add_ln16_14_reg_2471[19]_i_4_n_1 ),
        .O(\add_ln16_14_reg_2471[19]_i_8_n_1 ));
  (* HLUTNM = "lutpair106" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_14_reg_2471[19]_i_9 
       (.I0(add_ln16_12_reg_2446[16]),
        .I1(add_ln16_9_reg_2416[16]),
        .I2(add_ln16_6_reg_2386[16]),
        .I3(\add_ln16_14_reg_2471[19]_i_5_n_1 ),
        .O(\add_ln16_14_reg_2471[19]_i_9_n_1 ));
  (* HLUTNM = "lutpair112" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_14_reg_2471[23]_i_2 
       (.I0(add_ln16_12_reg_2446[22]),
        .I1(add_ln16_9_reg_2416[22]),
        .I2(add_ln16_6_reg_2386[22]),
        .O(\add_ln16_14_reg_2471[23]_i_2_n_1 ));
  (* HLUTNM = "lutpair111" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_14_reg_2471[23]_i_3 
       (.I0(add_ln16_12_reg_2446[21]),
        .I1(add_ln16_9_reg_2416[21]),
        .I2(add_ln16_6_reg_2386[21]),
        .O(\add_ln16_14_reg_2471[23]_i_3_n_1 ));
  (* HLUTNM = "lutpair110" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_14_reg_2471[23]_i_4 
       (.I0(add_ln16_12_reg_2446[20]),
        .I1(add_ln16_9_reg_2416[20]),
        .I2(add_ln16_6_reg_2386[20]),
        .O(\add_ln16_14_reg_2471[23]_i_4_n_1 ));
  (* HLUTNM = "lutpair109" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_14_reg_2471[23]_i_5 
       (.I0(add_ln16_12_reg_2446[19]),
        .I1(add_ln16_9_reg_2416[19]),
        .I2(add_ln16_6_reg_2386[19]),
        .O(\add_ln16_14_reg_2471[23]_i_5_n_1 ));
  (* HLUTNM = "lutpair113" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_14_reg_2471[23]_i_6 
       (.I0(add_ln16_12_reg_2446[23]),
        .I1(add_ln16_9_reg_2416[23]),
        .I2(add_ln16_6_reg_2386[23]),
        .I3(\add_ln16_14_reg_2471[23]_i_2_n_1 ),
        .O(\add_ln16_14_reg_2471[23]_i_6_n_1 ));
  (* HLUTNM = "lutpair112" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_14_reg_2471[23]_i_7 
       (.I0(add_ln16_12_reg_2446[22]),
        .I1(add_ln16_9_reg_2416[22]),
        .I2(add_ln16_6_reg_2386[22]),
        .I3(\add_ln16_14_reg_2471[23]_i_3_n_1 ),
        .O(\add_ln16_14_reg_2471[23]_i_7_n_1 ));
  (* HLUTNM = "lutpair111" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_14_reg_2471[23]_i_8 
       (.I0(add_ln16_12_reg_2446[21]),
        .I1(add_ln16_9_reg_2416[21]),
        .I2(add_ln16_6_reg_2386[21]),
        .I3(\add_ln16_14_reg_2471[23]_i_4_n_1 ),
        .O(\add_ln16_14_reg_2471[23]_i_8_n_1 ));
  (* HLUTNM = "lutpair110" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_14_reg_2471[23]_i_9 
       (.I0(add_ln16_12_reg_2446[20]),
        .I1(add_ln16_9_reg_2416[20]),
        .I2(add_ln16_6_reg_2386[20]),
        .I3(\add_ln16_14_reg_2471[23]_i_5_n_1 ),
        .O(\add_ln16_14_reg_2471[23]_i_9_n_1 ));
  (* HLUTNM = "lutpair116" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_14_reg_2471[27]_i_2 
       (.I0(add_ln16_12_reg_2446[26]),
        .I1(add_ln16_9_reg_2416[26]),
        .I2(add_ln16_6_reg_2386[26]),
        .O(\add_ln16_14_reg_2471[27]_i_2_n_1 ));
  (* HLUTNM = "lutpair115" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_14_reg_2471[27]_i_3 
       (.I0(add_ln16_12_reg_2446[25]),
        .I1(add_ln16_9_reg_2416[25]),
        .I2(add_ln16_6_reg_2386[25]),
        .O(\add_ln16_14_reg_2471[27]_i_3_n_1 ));
  (* HLUTNM = "lutpair114" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_14_reg_2471[27]_i_4 
       (.I0(add_ln16_12_reg_2446[24]),
        .I1(add_ln16_9_reg_2416[24]),
        .I2(add_ln16_6_reg_2386[24]),
        .O(\add_ln16_14_reg_2471[27]_i_4_n_1 ));
  (* HLUTNM = "lutpair113" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_14_reg_2471[27]_i_5 
       (.I0(add_ln16_12_reg_2446[23]),
        .I1(add_ln16_9_reg_2416[23]),
        .I2(add_ln16_6_reg_2386[23]),
        .O(\add_ln16_14_reg_2471[27]_i_5_n_1 ));
  (* HLUTNM = "lutpair117" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_14_reg_2471[27]_i_6 
       (.I0(add_ln16_12_reg_2446[27]),
        .I1(add_ln16_9_reg_2416[27]),
        .I2(add_ln16_6_reg_2386[27]),
        .I3(\add_ln16_14_reg_2471[27]_i_2_n_1 ),
        .O(\add_ln16_14_reg_2471[27]_i_6_n_1 ));
  (* HLUTNM = "lutpair116" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_14_reg_2471[27]_i_7 
       (.I0(add_ln16_12_reg_2446[26]),
        .I1(add_ln16_9_reg_2416[26]),
        .I2(add_ln16_6_reg_2386[26]),
        .I3(\add_ln16_14_reg_2471[27]_i_3_n_1 ),
        .O(\add_ln16_14_reg_2471[27]_i_7_n_1 ));
  (* HLUTNM = "lutpair115" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_14_reg_2471[27]_i_8 
       (.I0(add_ln16_12_reg_2446[25]),
        .I1(add_ln16_9_reg_2416[25]),
        .I2(add_ln16_6_reg_2386[25]),
        .I3(\add_ln16_14_reg_2471[27]_i_4_n_1 ),
        .O(\add_ln16_14_reg_2471[27]_i_8_n_1 ));
  (* HLUTNM = "lutpair114" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_14_reg_2471[27]_i_9 
       (.I0(add_ln16_12_reg_2446[24]),
        .I1(add_ln16_9_reg_2416[24]),
        .I2(add_ln16_6_reg_2386[24]),
        .I3(\add_ln16_14_reg_2471[27]_i_5_n_1 ),
        .O(\add_ln16_14_reg_2471[27]_i_9_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln16_14_reg_2471[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage31),
        .I1(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .O(add_ln16_14_reg_24710));
  (* HLUTNM = "lutpair119" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_14_reg_2471[31]_i_3 
       (.I0(add_ln16_12_reg_2446[29]),
        .I1(add_ln16_9_reg_2416[29]),
        .I2(add_ln16_6_reg_2386[29]),
        .O(\add_ln16_14_reg_2471[31]_i_3_n_1 ));
  (* HLUTNM = "lutpair118" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_14_reg_2471[31]_i_4 
       (.I0(add_ln16_12_reg_2446[28]),
        .I1(add_ln16_9_reg_2416[28]),
        .I2(add_ln16_6_reg_2386[28]),
        .O(\add_ln16_14_reg_2471[31]_i_4_n_1 ));
  (* HLUTNM = "lutpair117" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_14_reg_2471[31]_i_5 
       (.I0(add_ln16_12_reg_2446[27]),
        .I1(add_ln16_9_reg_2416[27]),
        .I2(add_ln16_6_reg_2386[27]),
        .O(\add_ln16_14_reg_2471[31]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln16_14_reg_2471[31]_i_6 
       (.I0(add_ln16_6_reg_2386[30]),
        .I1(add_ln16_9_reg_2416[30]),
        .I2(add_ln16_12_reg_2446[30]),
        .I3(add_ln16_9_reg_2416[31]),
        .I4(add_ln16_12_reg_2446[31]),
        .I5(add_ln16_6_reg_2386[31]),
        .O(\add_ln16_14_reg_2471[31]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_14_reg_2471[31]_i_7 
       (.I0(\add_ln16_14_reg_2471[31]_i_3_n_1 ),
        .I1(add_ln16_9_reg_2416[30]),
        .I2(add_ln16_12_reg_2446[30]),
        .I3(add_ln16_6_reg_2386[30]),
        .O(\add_ln16_14_reg_2471[31]_i_7_n_1 ));
  (* HLUTNM = "lutpair119" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_14_reg_2471[31]_i_8 
       (.I0(add_ln16_12_reg_2446[29]),
        .I1(add_ln16_9_reg_2416[29]),
        .I2(add_ln16_6_reg_2386[29]),
        .I3(\add_ln16_14_reg_2471[31]_i_4_n_1 ),
        .O(\add_ln16_14_reg_2471[31]_i_8_n_1 ));
  (* HLUTNM = "lutpair118" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_14_reg_2471[31]_i_9 
       (.I0(add_ln16_12_reg_2446[28]),
        .I1(add_ln16_9_reg_2416[28]),
        .I2(add_ln16_6_reg_2386[28]),
        .I3(\add_ln16_14_reg_2471[31]_i_5_n_1 ),
        .O(\add_ln16_14_reg_2471[31]_i_9_n_1 ));
  (* HLUTNM = "lutpair92" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_14_reg_2471[3]_i_2 
       (.I0(add_ln16_12_reg_2446[2]),
        .I1(add_ln16_9_reg_2416[2]),
        .I2(add_ln16_6_reg_2386[2]),
        .O(\add_ln16_14_reg_2471[3]_i_2_n_1 ));
  (* HLUTNM = "lutpair91" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_14_reg_2471[3]_i_3 
       (.I0(add_ln16_12_reg_2446[1]),
        .I1(add_ln16_9_reg_2416[1]),
        .I2(add_ln16_6_reg_2386[1]),
        .O(\add_ln16_14_reg_2471[3]_i_3_n_1 ));
  (* HLUTNM = "lutpair90" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_14_reg_2471[3]_i_4 
       (.I0(add_ln16_12_reg_2446[0]),
        .I1(add_ln16_9_reg_2416[0]),
        .I2(add_ln16_6_reg_2386[0]),
        .O(\add_ln16_14_reg_2471[3]_i_4_n_1 ));
  (* HLUTNM = "lutpair93" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_14_reg_2471[3]_i_5 
       (.I0(add_ln16_12_reg_2446[3]),
        .I1(add_ln16_9_reg_2416[3]),
        .I2(add_ln16_6_reg_2386[3]),
        .I3(\add_ln16_14_reg_2471[3]_i_2_n_1 ),
        .O(\add_ln16_14_reg_2471[3]_i_5_n_1 ));
  (* HLUTNM = "lutpair92" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_14_reg_2471[3]_i_6 
       (.I0(add_ln16_12_reg_2446[2]),
        .I1(add_ln16_9_reg_2416[2]),
        .I2(add_ln16_6_reg_2386[2]),
        .I3(\add_ln16_14_reg_2471[3]_i_3_n_1 ),
        .O(\add_ln16_14_reg_2471[3]_i_6_n_1 ));
  (* HLUTNM = "lutpair91" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_14_reg_2471[3]_i_7 
       (.I0(add_ln16_12_reg_2446[1]),
        .I1(add_ln16_9_reg_2416[1]),
        .I2(add_ln16_6_reg_2386[1]),
        .I3(\add_ln16_14_reg_2471[3]_i_4_n_1 ),
        .O(\add_ln16_14_reg_2471[3]_i_7_n_1 ));
  (* HLUTNM = "lutpair90" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln16_14_reg_2471[3]_i_8 
       (.I0(add_ln16_12_reg_2446[0]),
        .I1(add_ln16_9_reg_2416[0]),
        .I2(add_ln16_6_reg_2386[0]),
        .O(\add_ln16_14_reg_2471[3]_i_8_n_1 ));
  (* HLUTNM = "lutpair96" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_14_reg_2471[7]_i_2 
       (.I0(add_ln16_12_reg_2446[6]),
        .I1(add_ln16_9_reg_2416[6]),
        .I2(add_ln16_6_reg_2386[6]),
        .O(\add_ln16_14_reg_2471[7]_i_2_n_1 ));
  (* HLUTNM = "lutpair95" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_14_reg_2471[7]_i_3 
       (.I0(add_ln16_12_reg_2446[5]),
        .I1(add_ln16_9_reg_2416[5]),
        .I2(add_ln16_6_reg_2386[5]),
        .O(\add_ln16_14_reg_2471[7]_i_3_n_1 ));
  (* HLUTNM = "lutpair94" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_14_reg_2471[7]_i_4 
       (.I0(add_ln16_12_reg_2446[4]),
        .I1(add_ln16_9_reg_2416[4]),
        .I2(add_ln16_6_reg_2386[4]),
        .O(\add_ln16_14_reg_2471[7]_i_4_n_1 ));
  (* HLUTNM = "lutpair93" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_14_reg_2471[7]_i_5 
       (.I0(add_ln16_12_reg_2446[3]),
        .I1(add_ln16_9_reg_2416[3]),
        .I2(add_ln16_6_reg_2386[3]),
        .O(\add_ln16_14_reg_2471[7]_i_5_n_1 ));
  (* HLUTNM = "lutpair97" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_14_reg_2471[7]_i_6 
       (.I0(add_ln16_12_reg_2446[7]),
        .I1(add_ln16_9_reg_2416[7]),
        .I2(add_ln16_6_reg_2386[7]),
        .I3(\add_ln16_14_reg_2471[7]_i_2_n_1 ),
        .O(\add_ln16_14_reg_2471[7]_i_6_n_1 ));
  (* HLUTNM = "lutpair96" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_14_reg_2471[7]_i_7 
       (.I0(add_ln16_12_reg_2446[6]),
        .I1(add_ln16_9_reg_2416[6]),
        .I2(add_ln16_6_reg_2386[6]),
        .I3(\add_ln16_14_reg_2471[7]_i_3_n_1 ),
        .O(\add_ln16_14_reg_2471[7]_i_7_n_1 ));
  (* HLUTNM = "lutpair95" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_14_reg_2471[7]_i_8 
       (.I0(add_ln16_12_reg_2446[5]),
        .I1(add_ln16_9_reg_2416[5]),
        .I2(add_ln16_6_reg_2386[5]),
        .I3(\add_ln16_14_reg_2471[7]_i_4_n_1 ),
        .O(\add_ln16_14_reg_2471[7]_i_8_n_1 ));
  (* HLUTNM = "lutpair94" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_14_reg_2471[7]_i_9 
       (.I0(add_ln16_12_reg_2446[4]),
        .I1(add_ln16_9_reg_2416[4]),
        .I2(add_ln16_6_reg_2386[4]),
        .I3(\add_ln16_14_reg_2471[7]_i_5_n_1 ),
        .O(\add_ln16_14_reg_2471[7]_i_9_n_1 ));
  FDRE \add_ln16_14_reg_2471_reg[0] 
       (.C(ap_clk),
        .CE(add_ln16_14_reg_24710),
        .D(add_ln16_14_fu_1787_p2[0]),
        .Q(add_ln16_14_reg_2471[0]),
        .R(1'b0));
  FDRE \add_ln16_14_reg_2471_reg[10] 
       (.C(ap_clk),
        .CE(add_ln16_14_reg_24710),
        .D(add_ln16_14_fu_1787_p2[10]),
        .Q(add_ln16_14_reg_2471[10]),
        .R(1'b0));
  FDRE \add_ln16_14_reg_2471_reg[11] 
       (.C(ap_clk),
        .CE(add_ln16_14_reg_24710),
        .D(add_ln16_14_fu_1787_p2[11]),
        .Q(add_ln16_14_reg_2471[11]),
        .R(1'b0));
  CARRY4 \add_ln16_14_reg_2471_reg[11]_i_1 
       (.CI(\add_ln16_14_reg_2471_reg[7]_i_1_n_1 ),
        .CO({\add_ln16_14_reg_2471_reg[11]_i_1_n_1 ,\add_ln16_14_reg_2471_reg[11]_i_1_n_2 ,\add_ln16_14_reg_2471_reg[11]_i_1_n_3 ,\add_ln16_14_reg_2471_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_14_reg_2471[11]_i_2_n_1 ,\add_ln16_14_reg_2471[11]_i_3_n_1 ,\add_ln16_14_reg_2471[11]_i_4_n_1 ,\add_ln16_14_reg_2471[11]_i_5_n_1 }),
        .O(add_ln16_14_fu_1787_p2[11:8]),
        .S({\add_ln16_14_reg_2471[11]_i_6_n_1 ,\add_ln16_14_reg_2471[11]_i_7_n_1 ,\add_ln16_14_reg_2471[11]_i_8_n_1 ,\add_ln16_14_reg_2471[11]_i_9_n_1 }));
  FDRE \add_ln16_14_reg_2471_reg[12] 
       (.C(ap_clk),
        .CE(add_ln16_14_reg_24710),
        .D(add_ln16_14_fu_1787_p2[12]),
        .Q(add_ln16_14_reg_2471[12]),
        .R(1'b0));
  FDRE \add_ln16_14_reg_2471_reg[13] 
       (.C(ap_clk),
        .CE(add_ln16_14_reg_24710),
        .D(add_ln16_14_fu_1787_p2[13]),
        .Q(add_ln16_14_reg_2471[13]),
        .R(1'b0));
  FDRE \add_ln16_14_reg_2471_reg[14] 
       (.C(ap_clk),
        .CE(add_ln16_14_reg_24710),
        .D(add_ln16_14_fu_1787_p2[14]),
        .Q(add_ln16_14_reg_2471[14]),
        .R(1'b0));
  FDRE \add_ln16_14_reg_2471_reg[15] 
       (.C(ap_clk),
        .CE(add_ln16_14_reg_24710),
        .D(add_ln16_14_fu_1787_p2[15]),
        .Q(add_ln16_14_reg_2471[15]),
        .R(1'b0));
  CARRY4 \add_ln16_14_reg_2471_reg[15]_i_1 
       (.CI(\add_ln16_14_reg_2471_reg[11]_i_1_n_1 ),
        .CO({\add_ln16_14_reg_2471_reg[15]_i_1_n_1 ,\add_ln16_14_reg_2471_reg[15]_i_1_n_2 ,\add_ln16_14_reg_2471_reg[15]_i_1_n_3 ,\add_ln16_14_reg_2471_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_14_reg_2471[15]_i_2_n_1 ,\add_ln16_14_reg_2471[15]_i_3_n_1 ,\add_ln16_14_reg_2471[15]_i_4_n_1 ,\add_ln16_14_reg_2471[15]_i_5_n_1 }),
        .O(add_ln16_14_fu_1787_p2[15:12]),
        .S({\add_ln16_14_reg_2471[15]_i_6_n_1 ,\add_ln16_14_reg_2471[15]_i_7_n_1 ,\add_ln16_14_reg_2471[15]_i_8_n_1 ,\add_ln16_14_reg_2471[15]_i_9_n_1 }));
  FDRE \add_ln16_14_reg_2471_reg[16] 
       (.C(ap_clk),
        .CE(add_ln16_14_reg_24710),
        .D(add_ln16_14_fu_1787_p2[16]),
        .Q(add_ln16_14_reg_2471[16]),
        .R(1'b0));
  FDRE \add_ln16_14_reg_2471_reg[17] 
       (.C(ap_clk),
        .CE(add_ln16_14_reg_24710),
        .D(add_ln16_14_fu_1787_p2[17]),
        .Q(add_ln16_14_reg_2471[17]),
        .R(1'b0));
  FDRE \add_ln16_14_reg_2471_reg[18] 
       (.C(ap_clk),
        .CE(add_ln16_14_reg_24710),
        .D(add_ln16_14_fu_1787_p2[18]),
        .Q(add_ln16_14_reg_2471[18]),
        .R(1'b0));
  FDRE \add_ln16_14_reg_2471_reg[19] 
       (.C(ap_clk),
        .CE(add_ln16_14_reg_24710),
        .D(add_ln16_14_fu_1787_p2[19]),
        .Q(add_ln16_14_reg_2471[19]),
        .R(1'b0));
  CARRY4 \add_ln16_14_reg_2471_reg[19]_i_1 
       (.CI(\add_ln16_14_reg_2471_reg[15]_i_1_n_1 ),
        .CO({\add_ln16_14_reg_2471_reg[19]_i_1_n_1 ,\add_ln16_14_reg_2471_reg[19]_i_1_n_2 ,\add_ln16_14_reg_2471_reg[19]_i_1_n_3 ,\add_ln16_14_reg_2471_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_14_reg_2471[19]_i_2_n_1 ,\add_ln16_14_reg_2471[19]_i_3_n_1 ,\add_ln16_14_reg_2471[19]_i_4_n_1 ,\add_ln16_14_reg_2471[19]_i_5_n_1 }),
        .O(add_ln16_14_fu_1787_p2[19:16]),
        .S({\add_ln16_14_reg_2471[19]_i_6_n_1 ,\add_ln16_14_reg_2471[19]_i_7_n_1 ,\add_ln16_14_reg_2471[19]_i_8_n_1 ,\add_ln16_14_reg_2471[19]_i_9_n_1 }));
  FDRE \add_ln16_14_reg_2471_reg[1] 
       (.C(ap_clk),
        .CE(add_ln16_14_reg_24710),
        .D(add_ln16_14_fu_1787_p2[1]),
        .Q(add_ln16_14_reg_2471[1]),
        .R(1'b0));
  FDRE \add_ln16_14_reg_2471_reg[20] 
       (.C(ap_clk),
        .CE(add_ln16_14_reg_24710),
        .D(add_ln16_14_fu_1787_p2[20]),
        .Q(add_ln16_14_reg_2471[20]),
        .R(1'b0));
  FDRE \add_ln16_14_reg_2471_reg[21] 
       (.C(ap_clk),
        .CE(add_ln16_14_reg_24710),
        .D(add_ln16_14_fu_1787_p2[21]),
        .Q(add_ln16_14_reg_2471[21]),
        .R(1'b0));
  FDRE \add_ln16_14_reg_2471_reg[22] 
       (.C(ap_clk),
        .CE(add_ln16_14_reg_24710),
        .D(add_ln16_14_fu_1787_p2[22]),
        .Q(add_ln16_14_reg_2471[22]),
        .R(1'b0));
  FDRE \add_ln16_14_reg_2471_reg[23] 
       (.C(ap_clk),
        .CE(add_ln16_14_reg_24710),
        .D(add_ln16_14_fu_1787_p2[23]),
        .Q(add_ln16_14_reg_2471[23]),
        .R(1'b0));
  CARRY4 \add_ln16_14_reg_2471_reg[23]_i_1 
       (.CI(\add_ln16_14_reg_2471_reg[19]_i_1_n_1 ),
        .CO({\add_ln16_14_reg_2471_reg[23]_i_1_n_1 ,\add_ln16_14_reg_2471_reg[23]_i_1_n_2 ,\add_ln16_14_reg_2471_reg[23]_i_1_n_3 ,\add_ln16_14_reg_2471_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_14_reg_2471[23]_i_2_n_1 ,\add_ln16_14_reg_2471[23]_i_3_n_1 ,\add_ln16_14_reg_2471[23]_i_4_n_1 ,\add_ln16_14_reg_2471[23]_i_5_n_1 }),
        .O(add_ln16_14_fu_1787_p2[23:20]),
        .S({\add_ln16_14_reg_2471[23]_i_6_n_1 ,\add_ln16_14_reg_2471[23]_i_7_n_1 ,\add_ln16_14_reg_2471[23]_i_8_n_1 ,\add_ln16_14_reg_2471[23]_i_9_n_1 }));
  FDRE \add_ln16_14_reg_2471_reg[24] 
       (.C(ap_clk),
        .CE(add_ln16_14_reg_24710),
        .D(add_ln16_14_fu_1787_p2[24]),
        .Q(add_ln16_14_reg_2471[24]),
        .R(1'b0));
  FDRE \add_ln16_14_reg_2471_reg[25] 
       (.C(ap_clk),
        .CE(add_ln16_14_reg_24710),
        .D(add_ln16_14_fu_1787_p2[25]),
        .Q(add_ln16_14_reg_2471[25]),
        .R(1'b0));
  FDRE \add_ln16_14_reg_2471_reg[26] 
       (.C(ap_clk),
        .CE(add_ln16_14_reg_24710),
        .D(add_ln16_14_fu_1787_p2[26]),
        .Q(add_ln16_14_reg_2471[26]),
        .R(1'b0));
  FDRE \add_ln16_14_reg_2471_reg[27] 
       (.C(ap_clk),
        .CE(add_ln16_14_reg_24710),
        .D(add_ln16_14_fu_1787_p2[27]),
        .Q(add_ln16_14_reg_2471[27]),
        .R(1'b0));
  CARRY4 \add_ln16_14_reg_2471_reg[27]_i_1 
       (.CI(\add_ln16_14_reg_2471_reg[23]_i_1_n_1 ),
        .CO({\add_ln16_14_reg_2471_reg[27]_i_1_n_1 ,\add_ln16_14_reg_2471_reg[27]_i_1_n_2 ,\add_ln16_14_reg_2471_reg[27]_i_1_n_3 ,\add_ln16_14_reg_2471_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_14_reg_2471[27]_i_2_n_1 ,\add_ln16_14_reg_2471[27]_i_3_n_1 ,\add_ln16_14_reg_2471[27]_i_4_n_1 ,\add_ln16_14_reg_2471[27]_i_5_n_1 }),
        .O(add_ln16_14_fu_1787_p2[27:24]),
        .S({\add_ln16_14_reg_2471[27]_i_6_n_1 ,\add_ln16_14_reg_2471[27]_i_7_n_1 ,\add_ln16_14_reg_2471[27]_i_8_n_1 ,\add_ln16_14_reg_2471[27]_i_9_n_1 }));
  FDRE \add_ln16_14_reg_2471_reg[28] 
       (.C(ap_clk),
        .CE(add_ln16_14_reg_24710),
        .D(add_ln16_14_fu_1787_p2[28]),
        .Q(add_ln16_14_reg_2471[28]),
        .R(1'b0));
  FDRE \add_ln16_14_reg_2471_reg[29] 
       (.C(ap_clk),
        .CE(add_ln16_14_reg_24710),
        .D(add_ln16_14_fu_1787_p2[29]),
        .Q(add_ln16_14_reg_2471[29]),
        .R(1'b0));
  FDRE \add_ln16_14_reg_2471_reg[2] 
       (.C(ap_clk),
        .CE(add_ln16_14_reg_24710),
        .D(add_ln16_14_fu_1787_p2[2]),
        .Q(add_ln16_14_reg_2471[2]),
        .R(1'b0));
  FDRE \add_ln16_14_reg_2471_reg[30] 
       (.C(ap_clk),
        .CE(add_ln16_14_reg_24710),
        .D(add_ln16_14_fu_1787_p2[30]),
        .Q(add_ln16_14_reg_2471[30]),
        .R(1'b0));
  FDRE \add_ln16_14_reg_2471_reg[31] 
       (.C(ap_clk),
        .CE(add_ln16_14_reg_24710),
        .D(add_ln16_14_fu_1787_p2[31]),
        .Q(add_ln16_14_reg_2471[31]),
        .R(1'b0));
  CARRY4 \add_ln16_14_reg_2471_reg[31]_i_2 
       (.CI(\add_ln16_14_reg_2471_reg[27]_i_1_n_1 ),
        .CO({\NLW_add_ln16_14_reg_2471_reg[31]_i_2_CO_UNCONNECTED [3],\add_ln16_14_reg_2471_reg[31]_i_2_n_2 ,\add_ln16_14_reg_2471_reg[31]_i_2_n_3 ,\add_ln16_14_reg_2471_reg[31]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln16_14_reg_2471[31]_i_3_n_1 ,\add_ln16_14_reg_2471[31]_i_4_n_1 ,\add_ln16_14_reg_2471[31]_i_5_n_1 }),
        .O(add_ln16_14_fu_1787_p2[31:28]),
        .S({\add_ln16_14_reg_2471[31]_i_6_n_1 ,\add_ln16_14_reg_2471[31]_i_7_n_1 ,\add_ln16_14_reg_2471[31]_i_8_n_1 ,\add_ln16_14_reg_2471[31]_i_9_n_1 }));
  FDRE \add_ln16_14_reg_2471_reg[3] 
       (.C(ap_clk),
        .CE(add_ln16_14_reg_24710),
        .D(add_ln16_14_fu_1787_p2[3]),
        .Q(add_ln16_14_reg_2471[3]),
        .R(1'b0));
  CARRY4 \add_ln16_14_reg_2471_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln16_14_reg_2471_reg[3]_i_1_n_1 ,\add_ln16_14_reg_2471_reg[3]_i_1_n_2 ,\add_ln16_14_reg_2471_reg[3]_i_1_n_3 ,\add_ln16_14_reg_2471_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_14_reg_2471[3]_i_2_n_1 ,\add_ln16_14_reg_2471[3]_i_3_n_1 ,\add_ln16_14_reg_2471[3]_i_4_n_1 ,1'b0}),
        .O(add_ln16_14_fu_1787_p2[3:0]),
        .S({\add_ln16_14_reg_2471[3]_i_5_n_1 ,\add_ln16_14_reg_2471[3]_i_6_n_1 ,\add_ln16_14_reg_2471[3]_i_7_n_1 ,\add_ln16_14_reg_2471[3]_i_8_n_1 }));
  FDRE \add_ln16_14_reg_2471_reg[4] 
       (.C(ap_clk),
        .CE(add_ln16_14_reg_24710),
        .D(add_ln16_14_fu_1787_p2[4]),
        .Q(add_ln16_14_reg_2471[4]),
        .R(1'b0));
  FDRE \add_ln16_14_reg_2471_reg[5] 
       (.C(ap_clk),
        .CE(add_ln16_14_reg_24710),
        .D(add_ln16_14_fu_1787_p2[5]),
        .Q(add_ln16_14_reg_2471[5]),
        .R(1'b0));
  FDRE \add_ln16_14_reg_2471_reg[6] 
       (.C(ap_clk),
        .CE(add_ln16_14_reg_24710),
        .D(add_ln16_14_fu_1787_p2[6]),
        .Q(add_ln16_14_reg_2471[6]),
        .R(1'b0));
  FDRE \add_ln16_14_reg_2471_reg[7] 
       (.C(ap_clk),
        .CE(add_ln16_14_reg_24710),
        .D(add_ln16_14_fu_1787_p2[7]),
        .Q(add_ln16_14_reg_2471[7]),
        .R(1'b0));
  CARRY4 \add_ln16_14_reg_2471_reg[7]_i_1 
       (.CI(\add_ln16_14_reg_2471_reg[3]_i_1_n_1 ),
        .CO({\add_ln16_14_reg_2471_reg[7]_i_1_n_1 ,\add_ln16_14_reg_2471_reg[7]_i_1_n_2 ,\add_ln16_14_reg_2471_reg[7]_i_1_n_3 ,\add_ln16_14_reg_2471_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_14_reg_2471[7]_i_2_n_1 ,\add_ln16_14_reg_2471[7]_i_3_n_1 ,\add_ln16_14_reg_2471[7]_i_4_n_1 ,\add_ln16_14_reg_2471[7]_i_5_n_1 }),
        .O(add_ln16_14_fu_1787_p2[7:4]),
        .S({\add_ln16_14_reg_2471[7]_i_6_n_1 ,\add_ln16_14_reg_2471[7]_i_7_n_1 ,\add_ln16_14_reg_2471[7]_i_8_n_1 ,\add_ln16_14_reg_2471[7]_i_9_n_1 }));
  FDRE \add_ln16_14_reg_2471_reg[8] 
       (.C(ap_clk),
        .CE(add_ln16_14_reg_24710),
        .D(add_ln16_14_fu_1787_p2[8]),
        .Q(add_ln16_14_reg_2471[8]),
        .R(1'b0));
  FDRE \add_ln16_14_reg_2471_reg[9] 
       (.C(ap_clk),
        .CE(add_ln16_14_reg_24710),
        .D(add_ln16_14_fu_1787_p2[9]),
        .Q(add_ln16_14_reg_2471[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_15_reg_2316[11]_i_2 
       (.I0(reg_872[11]),
        .I1(reg_868[11]),
        .O(\add_ln16_15_reg_2316[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_15_reg_2316[11]_i_3 
       (.I0(reg_872[10]),
        .I1(reg_868[10]),
        .O(\add_ln16_15_reg_2316[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_15_reg_2316[11]_i_4 
       (.I0(reg_872[9]),
        .I1(reg_868[9]),
        .O(\add_ln16_15_reg_2316[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_15_reg_2316[11]_i_5 
       (.I0(reg_872[8]),
        .I1(reg_868[8]),
        .O(\add_ln16_15_reg_2316[11]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_15_reg_2316[15]_i_2 
       (.I0(reg_872[15]),
        .I1(reg_868[15]),
        .O(\add_ln16_15_reg_2316[15]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_15_reg_2316[15]_i_3 
       (.I0(reg_872[14]),
        .I1(reg_868[14]),
        .O(\add_ln16_15_reg_2316[15]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_15_reg_2316[15]_i_4 
       (.I0(reg_872[13]),
        .I1(reg_868[13]),
        .O(\add_ln16_15_reg_2316[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_15_reg_2316[15]_i_5 
       (.I0(reg_872[12]),
        .I1(reg_868[12]),
        .O(\add_ln16_15_reg_2316[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_15_reg_2316[19]_i_2 
       (.I0(reg_872[19]),
        .I1(reg_868[19]),
        .O(\add_ln16_15_reg_2316[19]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_15_reg_2316[19]_i_3 
       (.I0(reg_872[18]),
        .I1(reg_868[18]),
        .O(\add_ln16_15_reg_2316[19]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_15_reg_2316[19]_i_4 
       (.I0(reg_872[17]),
        .I1(reg_868[17]),
        .O(\add_ln16_15_reg_2316[19]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_15_reg_2316[19]_i_5 
       (.I0(reg_872[16]),
        .I1(reg_868[16]),
        .O(\add_ln16_15_reg_2316[19]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_15_reg_2316[23]_i_2 
       (.I0(reg_872[23]),
        .I1(reg_868[23]),
        .O(\add_ln16_15_reg_2316[23]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_15_reg_2316[23]_i_3 
       (.I0(reg_872[22]),
        .I1(reg_868[22]),
        .O(\add_ln16_15_reg_2316[23]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_15_reg_2316[23]_i_4 
       (.I0(reg_872[21]),
        .I1(reg_868[21]),
        .O(\add_ln16_15_reg_2316[23]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_15_reg_2316[23]_i_5 
       (.I0(reg_872[20]),
        .I1(reg_868[20]),
        .O(\add_ln16_15_reg_2316[23]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_15_reg_2316[27]_i_2 
       (.I0(reg_872[27]),
        .I1(reg_868[27]),
        .O(\add_ln16_15_reg_2316[27]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_15_reg_2316[27]_i_3 
       (.I0(reg_872[26]),
        .I1(reg_868[26]),
        .O(\add_ln16_15_reg_2316[27]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_15_reg_2316[27]_i_4 
       (.I0(reg_872[25]),
        .I1(reg_868[25]),
        .O(\add_ln16_15_reg_2316[27]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_15_reg_2316[27]_i_5 
       (.I0(reg_872[24]),
        .I1(reg_868[24]),
        .O(\add_ln16_15_reg_2316[27]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln16_15_reg_2316[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage21),
        .I1(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .O(add_ln16_15_reg_23160));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_15_reg_2316[31]_i_3 
       (.I0(reg_872[31]),
        .I1(reg_868[31]),
        .O(\add_ln16_15_reg_2316[31]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_15_reg_2316[31]_i_4 
       (.I0(reg_872[30]),
        .I1(reg_868[30]),
        .O(\add_ln16_15_reg_2316[31]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_15_reg_2316[31]_i_5 
       (.I0(reg_872[29]),
        .I1(reg_868[29]),
        .O(\add_ln16_15_reg_2316[31]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_15_reg_2316[31]_i_6 
       (.I0(reg_872[28]),
        .I1(reg_868[28]),
        .O(\add_ln16_15_reg_2316[31]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_15_reg_2316[3]_i_2 
       (.I0(reg_872[3]),
        .I1(reg_868[3]),
        .O(\add_ln16_15_reg_2316[3]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_15_reg_2316[3]_i_3 
       (.I0(reg_872[2]),
        .I1(reg_868[2]),
        .O(\add_ln16_15_reg_2316[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_15_reg_2316[3]_i_4 
       (.I0(reg_872[1]),
        .I1(reg_868[1]),
        .O(\add_ln16_15_reg_2316[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_15_reg_2316[3]_i_5 
       (.I0(reg_872[0]),
        .I1(reg_868[0]),
        .O(\add_ln16_15_reg_2316[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_15_reg_2316[7]_i_2 
       (.I0(reg_872[7]),
        .I1(reg_868[7]),
        .O(\add_ln16_15_reg_2316[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_15_reg_2316[7]_i_3 
       (.I0(reg_872[6]),
        .I1(reg_868[6]),
        .O(\add_ln16_15_reg_2316[7]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_15_reg_2316[7]_i_4 
       (.I0(reg_872[5]),
        .I1(reg_868[5]),
        .O(\add_ln16_15_reg_2316[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_15_reg_2316[7]_i_5 
       (.I0(reg_872[4]),
        .I1(reg_868[4]),
        .O(\add_ln16_15_reg_2316[7]_i_5_n_1 ));
  FDRE \add_ln16_15_reg_2316_reg[0] 
       (.C(ap_clk),
        .CE(add_ln16_15_reg_23160),
        .D(add_ln16_15_fu_1494_p2[0]),
        .Q(add_ln16_15_reg_2316[0]),
        .R(1'b0));
  FDRE \add_ln16_15_reg_2316_reg[10] 
       (.C(ap_clk),
        .CE(add_ln16_15_reg_23160),
        .D(add_ln16_15_fu_1494_p2[10]),
        .Q(add_ln16_15_reg_2316[10]),
        .R(1'b0));
  FDRE \add_ln16_15_reg_2316_reg[11] 
       (.C(ap_clk),
        .CE(add_ln16_15_reg_23160),
        .D(add_ln16_15_fu_1494_p2[11]),
        .Q(add_ln16_15_reg_2316[11]),
        .R(1'b0));
  CARRY4 \add_ln16_15_reg_2316_reg[11]_i_1 
       (.CI(\add_ln16_15_reg_2316_reg[7]_i_1_n_1 ),
        .CO({\add_ln16_15_reg_2316_reg[11]_i_1_n_1 ,\add_ln16_15_reg_2316_reg[11]_i_1_n_2 ,\add_ln16_15_reg_2316_reg[11]_i_1_n_3 ,\add_ln16_15_reg_2316_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(reg_872[11:8]),
        .O(add_ln16_15_fu_1494_p2[11:8]),
        .S({\add_ln16_15_reg_2316[11]_i_2_n_1 ,\add_ln16_15_reg_2316[11]_i_3_n_1 ,\add_ln16_15_reg_2316[11]_i_4_n_1 ,\add_ln16_15_reg_2316[11]_i_5_n_1 }));
  FDRE \add_ln16_15_reg_2316_reg[12] 
       (.C(ap_clk),
        .CE(add_ln16_15_reg_23160),
        .D(add_ln16_15_fu_1494_p2[12]),
        .Q(add_ln16_15_reg_2316[12]),
        .R(1'b0));
  FDRE \add_ln16_15_reg_2316_reg[13] 
       (.C(ap_clk),
        .CE(add_ln16_15_reg_23160),
        .D(add_ln16_15_fu_1494_p2[13]),
        .Q(add_ln16_15_reg_2316[13]),
        .R(1'b0));
  FDRE \add_ln16_15_reg_2316_reg[14] 
       (.C(ap_clk),
        .CE(add_ln16_15_reg_23160),
        .D(add_ln16_15_fu_1494_p2[14]),
        .Q(add_ln16_15_reg_2316[14]),
        .R(1'b0));
  FDRE \add_ln16_15_reg_2316_reg[15] 
       (.C(ap_clk),
        .CE(add_ln16_15_reg_23160),
        .D(add_ln16_15_fu_1494_p2[15]),
        .Q(add_ln16_15_reg_2316[15]),
        .R(1'b0));
  CARRY4 \add_ln16_15_reg_2316_reg[15]_i_1 
       (.CI(\add_ln16_15_reg_2316_reg[11]_i_1_n_1 ),
        .CO({\add_ln16_15_reg_2316_reg[15]_i_1_n_1 ,\add_ln16_15_reg_2316_reg[15]_i_1_n_2 ,\add_ln16_15_reg_2316_reg[15]_i_1_n_3 ,\add_ln16_15_reg_2316_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(reg_872[15:12]),
        .O(add_ln16_15_fu_1494_p2[15:12]),
        .S({\add_ln16_15_reg_2316[15]_i_2_n_1 ,\add_ln16_15_reg_2316[15]_i_3_n_1 ,\add_ln16_15_reg_2316[15]_i_4_n_1 ,\add_ln16_15_reg_2316[15]_i_5_n_1 }));
  FDRE \add_ln16_15_reg_2316_reg[16] 
       (.C(ap_clk),
        .CE(add_ln16_15_reg_23160),
        .D(add_ln16_15_fu_1494_p2[16]),
        .Q(add_ln16_15_reg_2316[16]),
        .R(1'b0));
  FDRE \add_ln16_15_reg_2316_reg[17] 
       (.C(ap_clk),
        .CE(add_ln16_15_reg_23160),
        .D(add_ln16_15_fu_1494_p2[17]),
        .Q(add_ln16_15_reg_2316[17]),
        .R(1'b0));
  FDRE \add_ln16_15_reg_2316_reg[18] 
       (.C(ap_clk),
        .CE(add_ln16_15_reg_23160),
        .D(add_ln16_15_fu_1494_p2[18]),
        .Q(add_ln16_15_reg_2316[18]),
        .R(1'b0));
  FDRE \add_ln16_15_reg_2316_reg[19] 
       (.C(ap_clk),
        .CE(add_ln16_15_reg_23160),
        .D(add_ln16_15_fu_1494_p2[19]),
        .Q(add_ln16_15_reg_2316[19]),
        .R(1'b0));
  CARRY4 \add_ln16_15_reg_2316_reg[19]_i_1 
       (.CI(\add_ln16_15_reg_2316_reg[15]_i_1_n_1 ),
        .CO({\add_ln16_15_reg_2316_reg[19]_i_1_n_1 ,\add_ln16_15_reg_2316_reg[19]_i_1_n_2 ,\add_ln16_15_reg_2316_reg[19]_i_1_n_3 ,\add_ln16_15_reg_2316_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(reg_872[19:16]),
        .O(add_ln16_15_fu_1494_p2[19:16]),
        .S({\add_ln16_15_reg_2316[19]_i_2_n_1 ,\add_ln16_15_reg_2316[19]_i_3_n_1 ,\add_ln16_15_reg_2316[19]_i_4_n_1 ,\add_ln16_15_reg_2316[19]_i_5_n_1 }));
  FDRE \add_ln16_15_reg_2316_reg[1] 
       (.C(ap_clk),
        .CE(add_ln16_15_reg_23160),
        .D(add_ln16_15_fu_1494_p2[1]),
        .Q(add_ln16_15_reg_2316[1]),
        .R(1'b0));
  FDRE \add_ln16_15_reg_2316_reg[20] 
       (.C(ap_clk),
        .CE(add_ln16_15_reg_23160),
        .D(add_ln16_15_fu_1494_p2[20]),
        .Q(add_ln16_15_reg_2316[20]),
        .R(1'b0));
  FDRE \add_ln16_15_reg_2316_reg[21] 
       (.C(ap_clk),
        .CE(add_ln16_15_reg_23160),
        .D(add_ln16_15_fu_1494_p2[21]),
        .Q(add_ln16_15_reg_2316[21]),
        .R(1'b0));
  FDRE \add_ln16_15_reg_2316_reg[22] 
       (.C(ap_clk),
        .CE(add_ln16_15_reg_23160),
        .D(add_ln16_15_fu_1494_p2[22]),
        .Q(add_ln16_15_reg_2316[22]),
        .R(1'b0));
  FDRE \add_ln16_15_reg_2316_reg[23] 
       (.C(ap_clk),
        .CE(add_ln16_15_reg_23160),
        .D(add_ln16_15_fu_1494_p2[23]),
        .Q(add_ln16_15_reg_2316[23]),
        .R(1'b0));
  CARRY4 \add_ln16_15_reg_2316_reg[23]_i_1 
       (.CI(\add_ln16_15_reg_2316_reg[19]_i_1_n_1 ),
        .CO({\add_ln16_15_reg_2316_reg[23]_i_1_n_1 ,\add_ln16_15_reg_2316_reg[23]_i_1_n_2 ,\add_ln16_15_reg_2316_reg[23]_i_1_n_3 ,\add_ln16_15_reg_2316_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(reg_872[23:20]),
        .O(add_ln16_15_fu_1494_p2[23:20]),
        .S({\add_ln16_15_reg_2316[23]_i_2_n_1 ,\add_ln16_15_reg_2316[23]_i_3_n_1 ,\add_ln16_15_reg_2316[23]_i_4_n_1 ,\add_ln16_15_reg_2316[23]_i_5_n_1 }));
  FDRE \add_ln16_15_reg_2316_reg[24] 
       (.C(ap_clk),
        .CE(add_ln16_15_reg_23160),
        .D(add_ln16_15_fu_1494_p2[24]),
        .Q(add_ln16_15_reg_2316[24]),
        .R(1'b0));
  FDRE \add_ln16_15_reg_2316_reg[25] 
       (.C(ap_clk),
        .CE(add_ln16_15_reg_23160),
        .D(add_ln16_15_fu_1494_p2[25]),
        .Q(add_ln16_15_reg_2316[25]),
        .R(1'b0));
  FDRE \add_ln16_15_reg_2316_reg[26] 
       (.C(ap_clk),
        .CE(add_ln16_15_reg_23160),
        .D(add_ln16_15_fu_1494_p2[26]),
        .Q(add_ln16_15_reg_2316[26]),
        .R(1'b0));
  FDRE \add_ln16_15_reg_2316_reg[27] 
       (.C(ap_clk),
        .CE(add_ln16_15_reg_23160),
        .D(add_ln16_15_fu_1494_p2[27]),
        .Q(add_ln16_15_reg_2316[27]),
        .R(1'b0));
  CARRY4 \add_ln16_15_reg_2316_reg[27]_i_1 
       (.CI(\add_ln16_15_reg_2316_reg[23]_i_1_n_1 ),
        .CO({\add_ln16_15_reg_2316_reg[27]_i_1_n_1 ,\add_ln16_15_reg_2316_reg[27]_i_1_n_2 ,\add_ln16_15_reg_2316_reg[27]_i_1_n_3 ,\add_ln16_15_reg_2316_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(reg_872[27:24]),
        .O(add_ln16_15_fu_1494_p2[27:24]),
        .S({\add_ln16_15_reg_2316[27]_i_2_n_1 ,\add_ln16_15_reg_2316[27]_i_3_n_1 ,\add_ln16_15_reg_2316[27]_i_4_n_1 ,\add_ln16_15_reg_2316[27]_i_5_n_1 }));
  FDRE \add_ln16_15_reg_2316_reg[28] 
       (.C(ap_clk),
        .CE(add_ln16_15_reg_23160),
        .D(add_ln16_15_fu_1494_p2[28]),
        .Q(add_ln16_15_reg_2316[28]),
        .R(1'b0));
  FDRE \add_ln16_15_reg_2316_reg[29] 
       (.C(ap_clk),
        .CE(add_ln16_15_reg_23160),
        .D(add_ln16_15_fu_1494_p2[29]),
        .Q(add_ln16_15_reg_2316[29]),
        .R(1'b0));
  FDRE \add_ln16_15_reg_2316_reg[2] 
       (.C(ap_clk),
        .CE(add_ln16_15_reg_23160),
        .D(add_ln16_15_fu_1494_p2[2]),
        .Q(add_ln16_15_reg_2316[2]),
        .R(1'b0));
  FDRE \add_ln16_15_reg_2316_reg[30] 
       (.C(ap_clk),
        .CE(add_ln16_15_reg_23160),
        .D(add_ln16_15_fu_1494_p2[30]),
        .Q(add_ln16_15_reg_2316[30]),
        .R(1'b0));
  FDRE \add_ln16_15_reg_2316_reg[31] 
       (.C(ap_clk),
        .CE(add_ln16_15_reg_23160),
        .D(add_ln16_15_fu_1494_p2[31]),
        .Q(add_ln16_15_reg_2316[31]),
        .R(1'b0));
  CARRY4 \add_ln16_15_reg_2316_reg[31]_i_2 
       (.CI(\add_ln16_15_reg_2316_reg[27]_i_1_n_1 ),
        .CO({\NLW_add_ln16_15_reg_2316_reg[31]_i_2_CO_UNCONNECTED [3],\add_ln16_15_reg_2316_reg[31]_i_2_n_2 ,\add_ln16_15_reg_2316_reg[31]_i_2_n_3 ,\add_ln16_15_reg_2316_reg[31]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,reg_872[30:28]}),
        .O(add_ln16_15_fu_1494_p2[31:28]),
        .S({\add_ln16_15_reg_2316[31]_i_3_n_1 ,\add_ln16_15_reg_2316[31]_i_4_n_1 ,\add_ln16_15_reg_2316[31]_i_5_n_1 ,\add_ln16_15_reg_2316[31]_i_6_n_1 }));
  FDRE \add_ln16_15_reg_2316_reg[3] 
       (.C(ap_clk),
        .CE(add_ln16_15_reg_23160),
        .D(add_ln16_15_fu_1494_p2[3]),
        .Q(add_ln16_15_reg_2316[3]),
        .R(1'b0));
  CARRY4 \add_ln16_15_reg_2316_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln16_15_reg_2316_reg[3]_i_1_n_1 ,\add_ln16_15_reg_2316_reg[3]_i_1_n_2 ,\add_ln16_15_reg_2316_reg[3]_i_1_n_3 ,\add_ln16_15_reg_2316_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(reg_872[3:0]),
        .O(add_ln16_15_fu_1494_p2[3:0]),
        .S({\add_ln16_15_reg_2316[3]_i_2_n_1 ,\add_ln16_15_reg_2316[3]_i_3_n_1 ,\add_ln16_15_reg_2316[3]_i_4_n_1 ,\add_ln16_15_reg_2316[3]_i_5_n_1 }));
  FDRE \add_ln16_15_reg_2316_reg[4] 
       (.C(ap_clk),
        .CE(add_ln16_15_reg_23160),
        .D(add_ln16_15_fu_1494_p2[4]),
        .Q(add_ln16_15_reg_2316[4]),
        .R(1'b0));
  FDRE \add_ln16_15_reg_2316_reg[5] 
       (.C(ap_clk),
        .CE(add_ln16_15_reg_23160),
        .D(add_ln16_15_fu_1494_p2[5]),
        .Q(add_ln16_15_reg_2316[5]),
        .R(1'b0));
  FDRE \add_ln16_15_reg_2316_reg[6] 
       (.C(ap_clk),
        .CE(add_ln16_15_reg_23160),
        .D(add_ln16_15_fu_1494_p2[6]),
        .Q(add_ln16_15_reg_2316[6]),
        .R(1'b0));
  FDRE \add_ln16_15_reg_2316_reg[7] 
       (.C(ap_clk),
        .CE(add_ln16_15_reg_23160),
        .D(add_ln16_15_fu_1494_p2[7]),
        .Q(add_ln16_15_reg_2316[7]),
        .R(1'b0));
  CARRY4 \add_ln16_15_reg_2316_reg[7]_i_1 
       (.CI(\add_ln16_15_reg_2316_reg[3]_i_1_n_1 ),
        .CO({\add_ln16_15_reg_2316_reg[7]_i_1_n_1 ,\add_ln16_15_reg_2316_reg[7]_i_1_n_2 ,\add_ln16_15_reg_2316_reg[7]_i_1_n_3 ,\add_ln16_15_reg_2316_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(reg_872[7:4]),
        .O(add_ln16_15_fu_1494_p2[7:4]),
        .S({\add_ln16_15_reg_2316[7]_i_2_n_1 ,\add_ln16_15_reg_2316[7]_i_3_n_1 ,\add_ln16_15_reg_2316[7]_i_4_n_1 ,\add_ln16_15_reg_2316[7]_i_5_n_1 }));
  FDRE \add_ln16_15_reg_2316_reg[8] 
       (.C(ap_clk),
        .CE(add_ln16_15_reg_23160),
        .D(add_ln16_15_fu_1494_p2[8]),
        .Q(add_ln16_15_reg_2316[8]),
        .R(1'b0));
  FDRE \add_ln16_15_reg_2316_reg[9] 
       (.C(ap_clk),
        .CE(add_ln16_15_reg_23160),
        .D(add_ln16_15_fu_1494_p2[9]),
        .Q(add_ln16_15_reg_2316[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair190" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_17_reg_2506[11]_i_2 
       (.I0(reg_880[10]),
        .I1(reg_884[10]),
        .I2(add_ln16_15_reg_2316[10]),
        .O(\add_ln16_17_reg_2506[11]_i_2_n_1 ));
  (* HLUTNM = "lutpair189" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_17_reg_2506[11]_i_3 
       (.I0(reg_880[9]),
        .I1(reg_884[9]),
        .I2(add_ln16_15_reg_2316[9]),
        .O(\add_ln16_17_reg_2506[11]_i_3_n_1 ));
  (* HLUTNM = "lutpair188" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_17_reg_2506[11]_i_4 
       (.I0(reg_880[8]),
        .I1(reg_884[8]),
        .I2(add_ln16_15_reg_2316[8]),
        .O(\add_ln16_17_reg_2506[11]_i_4_n_1 ));
  (* HLUTNM = "lutpair187" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_17_reg_2506[11]_i_5 
       (.I0(reg_880[7]),
        .I1(reg_884[7]),
        .I2(add_ln16_15_reg_2316[7]),
        .O(\add_ln16_17_reg_2506[11]_i_5_n_1 ));
  (* HLUTNM = "lutpair191" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_17_reg_2506[11]_i_6 
       (.I0(reg_880[11]),
        .I1(reg_884[11]),
        .I2(add_ln16_15_reg_2316[11]),
        .I3(\add_ln16_17_reg_2506[11]_i_2_n_1 ),
        .O(\add_ln16_17_reg_2506[11]_i_6_n_1 ));
  (* HLUTNM = "lutpair190" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_17_reg_2506[11]_i_7 
       (.I0(reg_880[10]),
        .I1(reg_884[10]),
        .I2(add_ln16_15_reg_2316[10]),
        .I3(\add_ln16_17_reg_2506[11]_i_3_n_1 ),
        .O(\add_ln16_17_reg_2506[11]_i_7_n_1 ));
  (* HLUTNM = "lutpair189" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_17_reg_2506[11]_i_8 
       (.I0(reg_880[9]),
        .I1(reg_884[9]),
        .I2(add_ln16_15_reg_2316[9]),
        .I3(\add_ln16_17_reg_2506[11]_i_4_n_1 ),
        .O(\add_ln16_17_reg_2506[11]_i_8_n_1 ));
  (* HLUTNM = "lutpair188" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_17_reg_2506[11]_i_9 
       (.I0(reg_880[8]),
        .I1(reg_884[8]),
        .I2(add_ln16_15_reg_2316[8]),
        .I3(\add_ln16_17_reg_2506[11]_i_5_n_1 ),
        .O(\add_ln16_17_reg_2506[11]_i_9_n_1 ));
  (* HLUTNM = "lutpair194" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_17_reg_2506[15]_i_2 
       (.I0(reg_880[14]),
        .I1(reg_884[14]),
        .I2(add_ln16_15_reg_2316[14]),
        .O(\add_ln16_17_reg_2506[15]_i_2_n_1 ));
  (* HLUTNM = "lutpair193" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_17_reg_2506[15]_i_3 
       (.I0(reg_880[13]),
        .I1(reg_884[13]),
        .I2(add_ln16_15_reg_2316[13]),
        .O(\add_ln16_17_reg_2506[15]_i_3_n_1 ));
  (* HLUTNM = "lutpair192" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_17_reg_2506[15]_i_4 
       (.I0(reg_880[12]),
        .I1(reg_884[12]),
        .I2(add_ln16_15_reg_2316[12]),
        .O(\add_ln16_17_reg_2506[15]_i_4_n_1 ));
  (* HLUTNM = "lutpair191" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_17_reg_2506[15]_i_5 
       (.I0(reg_880[11]),
        .I1(reg_884[11]),
        .I2(add_ln16_15_reg_2316[11]),
        .O(\add_ln16_17_reg_2506[15]_i_5_n_1 ));
  (* HLUTNM = "lutpair195" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_17_reg_2506[15]_i_6 
       (.I0(reg_880[15]),
        .I1(reg_884[15]),
        .I2(add_ln16_15_reg_2316[15]),
        .I3(\add_ln16_17_reg_2506[15]_i_2_n_1 ),
        .O(\add_ln16_17_reg_2506[15]_i_6_n_1 ));
  (* HLUTNM = "lutpair194" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_17_reg_2506[15]_i_7 
       (.I0(reg_880[14]),
        .I1(reg_884[14]),
        .I2(add_ln16_15_reg_2316[14]),
        .I3(\add_ln16_17_reg_2506[15]_i_3_n_1 ),
        .O(\add_ln16_17_reg_2506[15]_i_7_n_1 ));
  (* HLUTNM = "lutpair193" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_17_reg_2506[15]_i_8 
       (.I0(reg_880[13]),
        .I1(reg_884[13]),
        .I2(add_ln16_15_reg_2316[13]),
        .I3(\add_ln16_17_reg_2506[15]_i_4_n_1 ),
        .O(\add_ln16_17_reg_2506[15]_i_8_n_1 ));
  (* HLUTNM = "lutpair192" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_17_reg_2506[15]_i_9 
       (.I0(reg_880[12]),
        .I1(reg_884[12]),
        .I2(add_ln16_15_reg_2316[12]),
        .I3(\add_ln16_17_reg_2506[15]_i_5_n_1 ),
        .O(\add_ln16_17_reg_2506[15]_i_9_n_1 ));
  (* HLUTNM = "lutpair198" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_17_reg_2506[19]_i_2 
       (.I0(reg_880[18]),
        .I1(reg_884[18]),
        .I2(add_ln16_15_reg_2316[18]),
        .O(\add_ln16_17_reg_2506[19]_i_2_n_1 ));
  (* HLUTNM = "lutpair197" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_17_reg_2506[19]_i_3 
       (.I0(reg_880[17]),
        .I1(reg_884[17]),
        .I2(add_ln16_15_reg_2316[17]),
        .O(\add_ln16_17_reg_2506[19]_i_3_n_1 ));
  (* HLUTNM = "lutpair196" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_17_reg_2506[19]_i_4 
       (.I0(reg_880[16]),
        .I1(reg_884[16]),
        .I2(add_ln16_15_reg_2316[16]),
        .O(\add_ln16_17_reg_2506[19]_i_4_n_1 ));
  (* HLUTNM = "lutpair195" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_17_reg_2506[19]_i_5 
       (.I0(reg_880[15]),
        .I1(reg_884[15]),
        .I2(add_ln16_15_reg_2316[15]),
        .O(\add_ln16_17_reg_2506[19]_i_5_n_1 ));
  (* HLUTNM = "lutpair199" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_17_reg_2506[19]_i_6 
       (.I0(reg_880[19]),
        .I1(reg_884[19]),
        .I2(add_ln16_15_reg_2316[19]),
        .I3(\add_ln16_17_reg_2506[19]_i_2_n_1 ),
        .O(\add_ln16_17_reg_2506[19]_i_6_n_1 ));
  (* HLUTNM = "lutpair198" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_17_reg_2506[19]_i_7 
       (.I0(reg_880[18]),
        .I1(reg_884[18]),
        .I2(add_ln16_15_reg_2316[18]),
        .I3(\add_ln16_17_reg_2506[19]_i_3_n_1 ),
        .O(\add_ln16_17_reg_2506[19]_i_7_n_1 ));
  (* HLUTNM = "lutpair197" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_17_reg_2506[19]_i_8 
       (.I0(reg_880[17]),
        .I1(reg_884[17]),
        .I2(add_ln16_15_reg_2316[17]),
        .I3(\add_ln16_17_reg_2506[19]_i_4_n_1 ),
        .O(\add_ln16_17_reg_2506[19]_i_8_n_1 ));
  (* HLUTNM = "lutpair196" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_17_reg_2506[19]_i_9 
       (.I0(reg_880[16]),
        .I1(reg_884[16]),
        .I2(add_ln16_15_reg_2316[16]),
        .I3(\add_ln16_17_reg_2506[19]_i_5_n_1 ),
        .O(\add_ln16_17_reg_2506[19]_i_9_n_1 ));
  (* HLUTNM = "lutpair202" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_17_reg_2506[23]_i_2 
       (.I0(reg_880[22]),
        .I1(reg_884[22]),
        .I2(add_ln16_15_reg_2316[22]),
        .O(\add_ln16_17_reg_2506[23]_i_2_n_1 ));
  (* HLUTNM = "lutpair201" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_17_reg_2506[23]_i_3 
       (.I0(reg_880[21]),
        .I1(reg_884[21]),
        .I2(add_ln16_15_reg_2316[21]),
        .O(\add_ln16_17_reg_2506[23]_i_3_n_1 ));
  (* HLUTNM = "lutpair200" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_17_reg_2506[23]_i_4 
       (.I0(reg_880[20]),
        .I1(reg_884[20]),
        .I2(add_ln16_15_reg_2316[20]),
        .O(\add_ln16_17_reg_2506[23]_i_4_n_1 ));
  (* HLUTNM = "lutpair199" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_17_reg_2506[23]_i_5 
       (.I0(reg_880[19]),
        .I1(reg_884[19]),
        .I2(add_ln16_15_reg_2316[19]),
        .O(\add_ln16_17_reg_2506[23]_i_5_n_1 ));
  (* HLUTNM = "lutpair203" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_17_reg_2506[23]_i_6 
       (.I0(reg_880[23]),
        .I1(reg_884[23]),
        .I2(add_ln16_15_reg_2316[23]),
        .I3(\add_ln16_17_reg_2506[23]_i_2_n_1 ),
        .O(\add_ln16_17_reg_2506[23]_i_6_n_1 ));
  (* HLUTNM = "lutpair202" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_17_reg_2506[23]_i_7 
       (.I0(reg_880[22]),
        .I1(reg_884[22]),
        .I2(add_ln16_15_reg_2316[22]),
        .I3(\add_ln16_17_reg_2506[23]_i_3_n_1 ),
        .O(\add_ln16_17_reg_2506[23]_i_7_n_1 ));
  (* HLUTNM = "lutpair201" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_17_reg_2506[23]_i_8 
       (.I0(reg_880[21]),
        .I1(reg_884[21]),
        .I2(add_ln16_15_reg_2316[21]),
        .I3(\add_ln16_17_reg_2506[23]_i_4_n_1 ),
        .O(\add_ln16_17_reg_2506[23]_i_8_n_1 ));
  (* HLUTNM = "lutpair200" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_17_reg_2506[23]_i_9 
       (.I0(reg_880[20]),
        .I1(reg_884[20]),
        .I2(add_ln16_15_reg_2316[20]),
        .I3(\add_ln16_17_reg_2506[23]_i_5_n_1 ),
        .O(\add_ln16_17_reg_2506[23]_i_9_n_1 ));
  (* HLUTNM = "lutpair206" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_17_reg_2506[27]_i_2 
       (.I0(reg_880[26]),
        .I1(reg_884[26]),
        .I2(add_ln16_15_reg_2316[26]),
        .O(\add_ln16_17_reg_2506[27]_i_2_n_1 ));
  (* HLUTNM = "lutpair205" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_17_reg_2506[27]_i_3 
       (.I0(reg_880[25]),
        .I1(reg_884[25]),
        .I2(add_ln16_15_reg_2316[25]),
        .O(\add_ln16_17_reg_2506[27]_i_3_n_1 ));
  (* HLUTNM = "lutpair204" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_17_reg_2506[27]_i_4 
       (.I0(reg_880[24]),
        .I1(reg_884[24]),
        .I2(add_ln16_15_reg_2316[24]),
        .O(\add_ln16_17_reg_2506[27]_i_4_n_1 ));
  (* HLUTNM = "lutpair203" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_17_reg_2506[27]_i_5 
       (.I0(reg_880[23]),
        .I1(reg_884[23]),
        .I2(add_ln16_15_reg_2316[23]),
        .O(\add_ln16_17_reg_2506[27]_i_5_n_1 ));
  (* HLUTNM = "lutpair207" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_17_reg_2506[27]_i_6 
       (.I0(reg_880[27]),
        .I1(reg_884[27]),
        .I2(add_ln16_15_reg_2316[27]),
        .I3(\add_ln16_17_reg_2506[27]_i_2_n_1 ),
        .O(\add_ln16_17_reg_2506[27]_i_6_n_1 ));
  (* HLUTNM = "lutpair206" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_17_reg_2506[27]_i_7 
       (.I0(reg_880[26]),
        .I1(reg_884[26]),
        .I2(add_ln16_15_reg_2316[26]),
        .I3(\add_ln16_17_reg_2506[27]_i_3_n_1 ),
        .O(\add_ln16_17_reg_2506[27]_i_7_n_1 ));
  (* HLUTNM = "lutpair205" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_17_reg_2506[27]_i_8 
       (.I0(reg_880[25]),
        .I1(reg_884[25]),
        .I2(add_ln16_15_reg_2316[25]),
        .I3(\add_ln16_17_reg_2506[27]_i_4_n_1 ),
        .O(\add_ln16_17_reg_2506[27]_i_8_n_1 ));
  (* HLUTNM = "lutpair204" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_17_reg_2506[27]_i_9 
       (.I0(reg_880[24]),
        .I1(reg_884[24]),
        .I2(add_ln16_15_reg_2316[24]),
        .I3(\add_ln16_17_reg_2506[27]_i_5_n_1 ),
        .O(\add_ln16_17_reg_2506[27]_i_9_n_1 ));
  (* HLUTNM = "lutpair209" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_17_reg_2506[31]_i_2 
       (.I0(reg_880[29]),
        .I1(reg_884[29]),
        .I2(add_ln16_15_reg_2316[29]),
        .O(\add_ln16_17_reg_2506[31]_i_2_n_1 ));
  (* HLUTNM = "lutpair208" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_17_reg_2506[31]_i_3 
       (.I0(reg_880[28]),
        .I1(reg_884[28]),
        .I2(add_ln16_15_reg_2316[28]),
        .O(\add_ln16_17_reg_2506[31]_i_3_n_1 ));
  (* HLUTNM = "lutpair207" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_17_reg_2506[31]_i_4 
       (.I0(reg_880[27]),
        .I1(reg_884[27]),
        .I2(add_ln16_15_reg_2316[27]),
        .O(\add_ln16_17_reg_2506[31]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln16_17_reg_2506[31]_i_5 
       (.I0(add_ln16_15_reg_2316[30]),
        .I1(reg_884[30]),
        .I2(reg_880[30]),
        .I3(reg_884[31]),
        .I4(reg_880[31]),
        .I5(add_ln16_15_reg_2316[31]),
        .O(\add_ln16_17_reg_2506[31]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_17_reg_2506[31]_i_6 
       (.I0(\add_ln16_17_reg_2506[31]_i_2_n_1 ),
        .I1(reg_884[30]),
        .I2(reg_880[30]),
        .I3(add_ln16_15_reg_2316[30]),
        .O(\add_ln16_17_reg_2506[31]_i_6_n_1 ));
  (* HLUTNM = "lutpair209" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_17_reg_2506[31]_i_7 
       (.I0(reg_880[29]),
        .I1(reg_884[29]),
        .I2(add_ln16_15_reg_2316[29]),
        .I3(\add_ln16_17_reg_2506[31]_i_3_n_1 ),
        .O(\add_ln16_17_reg_2506[31]_i_7_n_1 ));
  (* HLUTNM = "lutpair208" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_17_reg_2506[31]_i_8 
       (.I0(reg_880[28]),
        .I1(reg_884[28]),
        .I2(add_ln16_15_reg_2316[28]),
        .I3(\add_ln16_17_reg_2506[31]_i_4_n_1 ),
        .O(\add_ln16_17_reg_2506[31]_i_8_n_1 ));
  (* HLUTNM = "lutpair182" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_17_reg_2506[3]_i_2 
       (.I0(reg_880[2]),
        .I1(reg_884[2]),
        .I2(add_ln16_15_reg_2316[2]),
        .O(\add_ln16_17_reg_2506[3]_i_2_n_1 ));
  (* HLUTNM = "lutpair181" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_17_reg_2506[3]_i_3 
       (.I0(reg_880[1]),
        .I1(reg_884[1]),
        .I2(add_ln16_15_reg_2316[1]),
        .O(\add_ln16_17_reg_2506[3]_i_3_n_1 ));
  (* HLUTNM = "lutpair180" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_17_reg_2506[3]_i_4 
       (.I0(reg_880[0]),
        .I1(reg_884[0]),
        .I2(add_ln16_15_reg_2316[0]),
        .O(\add_ln16_17_reg_2506[3]_i_4_n_1 ));
  (* HLUTNM = "lutpair183" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_17_reg_2506[3]_i_5 
       (.I0(reg_880[3]),
        .I1(reg_884[3]),
        .I2(add_ln16_15_reg_2316[3]),
        .I3(\add_ln16_17_reg_2506[3]_i_2_n_1 ),
        .O(\add_ln16_17_reg_2506[3]_i_5_n_1 ));
  (* HLUTNM = "lutpair182" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_17_reg_2506[3]_i_6 
       (.I0(reg_880[2]),
        .I1(reg_884[2]),
        .I2(add_ln16_15_reg_2316[2]),
        .I3(\add_ln16_17_reg_2506[3]_i_3_n_1 ),
        .O(\add_ln16_17_reg_2506[3]_i_6_n_1 ));
  (* HLUTNM = "lutpair181" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_17_reg_2506[3]_i_7 
       (.I0(reg_880[1]),
        .I1(reg_884[1]),
        .I2(add_ln16_15_reg_2316[1]),
        .I3(\add_ln16_17_reg_2506[3]_i_4_n_1 ),
        .O(\add_ln16_17_reg_2506[3]_i_7_n_1 ));
  (* HLUTNM = "lutpair180" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln16_17_reg_2506[3]_i_8 
       (.I0(reg_880[0]),
        .I1(reg_884[0]),
        .I2(add_ln16_15_reg_2316[0]),
        .O(\add_ln16_17_reg_2506[3]_i_8_n_1 ));
  (* HLUTNM = "lutpair186" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_17_reg_2506[7]_i_2 
       (.I0(reg_880[6]),
        .I1(reg_884[6]),
        .I2(add_ln16_15_reg_2316[6]),
        .O(\add_ln16_17_reg_2506[7]_i_2_n_1 ));
  (* HLUTNM = "lutpair185" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_17_reg_2506[7]_i_3 
       (.I0(reg_880[5]),
        .I1(reg_884[5]),
        .I2(add_ln16_15_reg_2316[5]),
        .O(\add_ln16_17_reg_2506[7]_i_3_n_1 ));
  (* HLUTNM = "lutpair184" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_17_reg_2506[7]_i_4 
       (.I0(reg_880[4]),
        .I1(reg_884[4]),
        .I2(add_ln16_15_reg_2316[4]),
        .O(\add_ln16_17_reg_2506[7]_i_4_n_1 ));
  (* HLUTNM = "lutpair183" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_17_reg_2506[7]_i_5 
       (.I0(reg_880[3]),
        .I1(reg_884[3]),
        .I2(add_ln16_15_reg_2316[3]),
        .O(\add_ln16_17_reg_2506[7]_i_5_n_1 ));
  (* HLUTNM = "lutpair187" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_17_reg_2506[7]_i_6 
       (.I0(reg_880[7]),
        .I1(reg_884[7]),
        .I2(add_ln16_15_reg_2316[7]),
        .I3(\add_ln16_17_reg_2506[7]_i_2_n_1 ),
        .O(\add_ln16_17_reg_2506[7]_i_6_n_1 ));
  (* HLUTNM = "lutpair186" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_17_reg_2506[7]_i_7 
       (.I0(reg_880[6]),
        .I1(reg_884[6]),
        .I2(add_ln16_15_reg_2316[6]),
        .I3(\add_ln16_17_reg_2506[7]_i_3_n_1 ),
        .O(\add_ln16_17_reg_2506[7]_i_7_n_1 ));
  (* HLUTNM = "lutpair185" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_17_reg_2506[7]_i_8 
       (.I0(reg_880[5]),
        .I1(reg_884[5]),
        .I2(add_ln16_15_reg_2316[5]),
        .I3(\add_ln16_17_reg_2506[7]_i_4_n_1 ),
        .O(\add_ln16_17_reg_2506[7]_i_8_n_1 ));
  (* HLUTNM = "lutpair184" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_17_reg_2506[7]_i_9 
       (.I0(reg_880[4]),
        .I1(reg_884[4]),
        .I2(add_ln16_15_reg_2316[4]),
        .I3(\add_ln16_17_reg_2506[7]_i_5_n_1 ),
        .O(\add_ln16_17_reg_2506[7]_i_9_n_1 ));
  FDRE \add_ln16_17_reg_2506_reg[0] 
       (.C(ap_clk),
        .CE(add_ln16_17_reg_25060),
        .D(add_ln16_17_fu_1837_p2[0]),
        .Q(add_ln16_17_reg_2506[0]),
        .R(1'b0));
  FDRE \add_ln16_17_reg_2506_reg[10] 
       (.C(ap_clk),
        .CE(add_ln16_17_reg_25060),
        .D(add_ln16_17_fu_1837_p2[10]),
        .Q(add_ln16_17_reg_2506[10]),
        .R(1'b0));
  FDRE \add_ln16_17_reg_2506_reg[11] 
       (.C(ap_clk),
        .CE(add_ln16_17_reg_25060),
        .D(add_ln16_17_fu_1837_p2[11]),
        .Q(add_ln16_17_reg_2506[11]),
        .R(1'b0));
  CARRY4 \add_ln16_17_reg_2506_reg[11]_i_1 
       (.CI(\add_ln16_17_reg_2506_reg[7]_i_1_n_1 ),
        .CO({\add_ln16_17_reg_2506_reg[11]_i_1_n_1 ,\add_ln16_17_reg_2506_reg[11]_i_1_n_2 ,\add_ln16_17_reg_2506_reg[11]_i_1_n_3 ,\add_ln16_17_reg_2506_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_17_reg_2506[11]_i_2_n_1 ,\add_ln16_17_reg_2506[11]_i_3_n_1 ,\add_ln16_17_reg_2506[11]_i_4_n_1 ,\add_ln16_17_reg_2506[11]_i_5_n_1 }),
        .O(add_ln16_17_fu_1837_p2[11:8]),
        .S({\add_ln16_17_reg_2506[11]_i_6_n_1 ,\add_ln16_17_reg_2506[11]_i_7_n_1 ,\add_ln16_17_reg_2506[11]_i_8_n_1 ,\add_ln16_17_reg_2506[11]_i_9_n_1 }));
  FDRE \add_ln16_17_reg_2506_reg[12] 
       (.C(ap_clk),
        .CE(add_ln16_17_reg_25060),
        .D(add_ln16_17_fu_1837_p2[12]),
        .Q(add_ln16_17_reg_2506[12]),
        .R(1'b0));
  FDRE \add_ln16_17_reg_2506_reg[13] 
       (.C(ap_clk),
        .CE(add_ln16_17_reg_25060),
        .D(add_ln16_17_fu_1837_p2[13]),
        .Q(add_ln16_17_reg_2506[13]),
        .R(1'b0));
  FDRE \add_ln16_17_reg_2506_reg[14] 
       (.C(ap_clk),
        .CE(add_ln16_17_reg_25060),
        .D(add_ln16_17_fu_1837_p2[14]),
        .Q(add_ln16_17_reg_2506[14]),
        .R(1'b0));
  FDRE \add_ln16_17_reg_2506_reg[15] 
       (.C(ap_clk),
        .CE(add_ln16_17_reg_25060),
        .D(add_ln16_17_fu_1837_p2[15]),
        .Q(add_ln16_17_reg_2506[15]),
        .R(1'b0));
  CARRY4 \add_ln16_17_reg_2506_reg[15]_i_1 
       (.CI(\add_ln16_17_reg_2506_reg[11]_i_1_n_1 ),
        .CO({\add_ln16_17_reg_2506_reg[15]_i_1_n_1 ,\add_ln16_17_reg_2506_reg[15]_i_1_n_2 ,\add_ln16_17_reg_2506_reg[15]_i_1_n_3 ,\add_ln16_17_reg_2506_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_17_reg_2506[15]_i_2_n_1 ,\add_ln16_17_reg_2506[15]_i_3_n_1 ,\add_ln16_17_reg_2506[15]_i_4_n_1 ,\add_ln16_17_reg_2506[15]_i_5_n_1 }),
        .O(add_ln16_17_fu_1837_p2[15:12]),
        .S({\add_ln16_17_reg_2506[15]_i_6_n_1 ,\add_ln16_17_reg_2506[15]_i_7_n_1 ,\add_ln16_17_reg_2506[15]_i_8_n_1 ,\add_ln16_17_reg_2506[15]_i_9_n_1 }));
  FDRE \add_ln16_17_reg_2506_reg[16] 
       (.C(ap_clk),
        .CE(add_ln16_17_reg_25060),
        .D(add_ln16_17_fu_1837_p2[16]),
        .Q(add_ln16_17_reg_2506[16]),
        .R(1'b0));
  FDRE \add_ln16_17_reg_2506_reg[17] 
       (.C(ap_clk),
        .CE(add_ln16_17_reg_25060),
        .D(add_ln16_17_fu_1837_p2[17]),
        .Q(add_ln16_17_reg_2506[17]),
        .R(1'b0));
  FDRE \add_ln16_17_reg_2506_reg[18] 
       (.C(ap_clk),
        .CE(add_ln16_17_reg_25060),
        .D(add_ln16_17_fu_1837_p2[18]),
        .Q(add_ln16_17_reg_2506[18]),
        .R(1'b0));
  FDRE \add_ln16_17_reg_2506_reg[19] 
       (.C(ap_clk),
        .CE(add_ln16_17_reg_25060),
        .D(add_ln16_17_fu_1837_p2[19]),
        .Q(add_ln16_17_reg_2506[19]),
        .R(1'b0));
  CARRY4 \add_ln16_17_reg_2506_reg[19]_i_1 
       (.CI(\add_ln16_17_reg_2506_reg[15]_i_1_n_1 ),
        .CO({\add_ln16_17_reg_2506_reg[19]_i_1_n_1 ,\add_ln16_17_reg_2506_reg[19]_i_1_n_2 ,\add_ln16_17_reg_2506_reg[19]_i_1_n_3 ,\add_ln16_17_reg_2506_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_17_reg_2506[19]_i_2_n_1 ,\add_ln16_17_reg_2506[19]_i_3_n_1 ,\add_ln16_17_reg_2506[19]_i_4_n_1 ,\add_ln16_17_reg_2506[19]_i_5_n_1 }),
        .O(add_ln16_17_fu_1837_p2[19:16]),
        .S({\add_ln16_17_reg_2506[19]_i_6_n_1 ,\add_ln16_17_reg_2506[19]_i_7_n_1 ,\add_ln16_17_reg_2506[19]_i_8_n_1 ,\add_ln16_17_reg_2506[19]_i_9_n_1 }));
  FDRE \add_ln16_17_reg_2506_reg[1] 
       (.C(ap_clk),
        .CE(add_ln16_17_reg_25060),
        .D(add_ln16_17_fu_1837_p2[1]),
        .Q(add_ln16_17_reg_2506[1]),
        .R(1'b0));
  FDRE \add_ln16_17_reg_2506_reg[20] 
       (.C(ap_clk),
        .CE(add_ln16_17_reg_25060),
        .D(add_ln16_17_fu_1837_p2[20]),
        .Q(add_ln16_17_reg_2506[20]),
        .R(1'b0));
  FDRE \add_ln16_17_reg_2506_reg[21] 
       (.C(ap_clk),
        .CE(add_ln16_17_reg_25060),
        .D(add_ln16_17_fu_1837_p2[21]),
        .Q(add_ln16_17_reg_2506[21]),
        .R(1'b0));
  FDRE \add_ln16_17_reg_2506_reg[22] 
       (.C(ap_clk),
        .CE(add_ln16_17_reg_25060),
        .D(add_ln16_17_fu_1837_p2[22]),
        .Q(add_ln16_17_reg_2506[22]),
        .R(1'b0));
  FDRE \add_ln16_17_reg_2506_reg[23] 
       (.C(ap_clk),
        .CE(add_ln16_17_reg_25060),
        .D(add_ln16_17_fu_1837_p2[23]),
        .Q(add_ln16_17_reg_2506[23]),
        .R(1'b0));
  CARRY4 \add_ln16_17_reg_2506_reg[23]_i_1 
       (.CI(\add_ln16_17_reg_2506_reg[19]_i_1_n_1 ),
        .CO({\add_ln16_17_reg_2506_reg[23]_i_1_n_1 ,\add_ln16_17_reg_2506_reg[23]_i_1_n_2 ,\add_ln16_17_reg_2506_reg[23]_i_1_n_3 ,\add_ln16_17_reg_2506_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_17_reg_2506[23]_i_2_n_1 ,\add_ln16_17_reg_2506[23]_i_3_n_1 ,\add_ln16_17_reg_2506[23]_i_4_n_1 ,\add_ln16_17_reg_2506[23]_i_5_n_1 }),
        .O(add_ln16_17_fu_1837_p2[23:20]),
        .S({\add_ln16_17_reg_2506[23]_i_6_n_1 ,\add_ln16_17_reg_2506[23]_i_7_n_1 ,\add_ln16_17_reg_2506[23]_i_8_n_1 ,\add_ln16_17_reg_2506[23]_i_9_n_1 }));
  FDRE \add_ln16_17_reg_2506_reg[24] 
       (.C(ap_clk),
        .CE(add_ln16_17_reg_25060),
        .D(add_ln16_17_fu_1837_p2[24]),
        .Q(add_ln16_17_reg_2506[24]),
        .R(1'b0));
  FDRE \add_ln16_17_reg_2506_reg[25] 
       (.C(ap_clk),
        .CE(add_ln16_17_reg_25060),
        .D(add_ln16_17_fu_1837_p2[25]),
        .Q(add_ln16_17_reg_2506[25]),
        .R(1'b0));
  FDRE \add_ln16_17_reg_2506_reg[26] 
       (.C(ap_clk),
        .CE(add_ln16_17_reg_25060),
        .D(add_ln16_17_fu_1837_p2[26]),
        .Q(add_ln16_17_reg_2506[26]),
        .R(1'b0));
  FDRE \add_ln16_17_reg_2506_reg[27] 
       (.C(ap_clk),
        .CE(add_ln16_17_reg_25060),
        .D(add_ln16_17_fu_1837_p2[27]),
        .Q(add_ln16_17_reg_2506[27]),
        .R(1'b0));
  CARRY4 \add_ln16_17_reg_2506_reg[27]_i_1 
       (.CI(\add_ln16_17_reg_2506_reg[23]_i_1_n_1 ),
        .CO({\add_ln16_17_reg_2506_reg[27]_i_1_n_1 ,\add_ln16_17_reg_2506_reg[27]_i_1_n_2 ,\add_ln16_17_reg_2506_reg[27]_i_1_n_3 ,\add_ln16_17_reg_2506_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_17_reg_2506[27]_i_2_n_1 ,\add_ln16_17_reg_2506[27]_i_3_n_1 ,\add_ln16_17_reg_2506[27]_i_4_n_1 ,\add_ln16_17_reg_2506[27]_i_5_n_1 }),
        .O(add_ln16_17_fu_1837_p2[27:24]),
        .S({\add_ln16_17_reg_2506[27]_i_6_n_1 ,\add_ln16_17_reg_2506[27]_i_7_n_1 ,\add_ln16_17_reg_2506[27]_i_8_n_1 ,\add_ln16_17_reg_2506[27]_i_9_n_1 }));
  FDRE \add_ln16_17_reg_2506_reg[28] 
       (.C(ap_clk),
        .CE(add_ln16_17_reg_25060),
        .D(add_ln16_17_fu_1837_p2[28]),
        .Q(add_ln16_17_reg_2506[28]),
        .R(1'b0));
  FDRE \add_ln16_17_reg_2506_reg[29] 
       (.C(ap_clk),
        .CE(add_ln16_17_reg_25060),
        .D(add_ln16_17_fu_1837_p2[29]),
        .Q(add_ln16_17_reg_2506[29]),
        .R(1'b0));
  FDRE \add_ln16_17_reg_2506_reg[2] 
       (.C(ap_clk),
        .CE(add_ln16_17_reg_25060),
        .D(add_ln16_17_fu_1837_p2[2]),
        .Q(add_ln16_17_reg_2506[2]),
        .R(1'b0));
  FDRE \add_ln16_17_reg_2506_reg[30] 
       (.C(ap_clk),
        .CE(add_ln16_17_reg_25060),
        .D(add_ln16_17_fu_1837_p2[30]),
        .Q(add_ln16_17_reg_2506[30]),
        .R(1'b0));
  FDRE \add_ln16_17_reg_2506_reg[31] 
       (.C(ap_clk),
        .CE(add_ln16_17_reg_25060),
        .D(add_ln16_17_fu_1837_p2[31]),
        .Q(add_ln16_17_reg_2506[31]),
        .R(1'b0));
  CARRY4 \add_ln16_17_reg_2506_reg[31]_i_1 
       (.CI(\add_ln16_17_reg_2506_reg[27]_i_1_n_1 ),
        .CO({\NLW_add_ln16_17_reg_2506_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln16_17_reg_2506_reg[31]_i_1_n_2 ,\add_ln16_17_reg_2506_reg[31]_i_1_n_3 ,\add_ln16_17_reg_2506_reg[31]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln16_17_reg_2506[31]_i_2_n_1 ,\add_ln16_17_reg_2506[31]_i_3_n_1 ,\add_ln16_17_reg_2506[31]_i_4_n_1 }),
        .O(add_ln16_17_fu_1837_p2[31:28]),
        .S({\add_ln16_17_reg_2506[31]_i_5_n_1 ,\add_ln16_17_reg_2506[31]_i_6_n_1 ,\add_ln16_17_reg_2506[31]_i_7_n_1 ,\add_ln16_17_reg_2506[31]_i_8_n_1 }));
  FDRE \add_ln16_17_reg_2506_reg[3] 
       (.C(ap_clk),
        .CE(add_ln16_17_reg_25060),
        .D(add_ln16_17_fu_1837_p2[3]),
        .Q(add_ln16_17_reg_2506[3]),
        .R(1'b0));
  CARRY4 \add_ln16_17_reg_2506_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln16_17_reg_2506_reg[3]_i_1_n_1 ,\add_ln16_17_reg_2506_reg[3]_i_1_n_2 ,\add_ln16_17_reg_2506_reg[3]_i_1_n_3 ,\add_ln16_17_reg_2506_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_17_reg_2506[3]_i_2_n_1 ,\add_ln16_17_reg_2506[3]_i_3_n_1 ,\add_ln16_17_reg_2506[3]_i_4_n_1 ,1'b0}),
        .O(add_ln16_17_fu_1837_p2[3:0]),
        .S({\add_ln16_17_reg_2506[3]_i_5_n_1 ,\add_ln16_17_reg_2506[3]_i_6_n_1 ,\add_ln16_17_reg_2506[3]_i_7_n_1 ,\add_ln16_17_reg_2506[3]_i_8_n_1 }));
  FDRE \add_ln16_17_reg_2506_reg[4] 
       (.C(ap_clk),
        .CE(add_ln16_17_reg_25060),
        .D(add_ln16_17_fu_1837_p2[4]),
        .Q(add_ln16_17_reg_2506[4]),
        .R(1'b0));
  FDRE \add_ln16_17_reg_2506_reg[5] 
       (.C(ap_clk),
        .CE(add_ln16_17_reg_25060),
        .D(add_ln16_17_fu_1837_p2[5]),
        .Q(add_ln16_17_reg_2506[5]),
        .R(1'b0));
  FDRE \add_ln16_17_reg_2506_reg[6] 
       (.C(ap_clk),
        .CE(add_ln16_17_reg_25060),
        .D(add_ln16_17_fu_1837_p2[6]),
        .Q(add_ln16_17_reg_2506[6]),
        .R(1'b0));
  FDRE \add_ln16_17_reg_2506_reg[7] 
       (.C(ap_clk),
        .CE(add_ln16_17_reg_25060),
        .D(add_ln16_17_fu_1837_p2[7]),
        .Q(add_ln16_17_reg_2506[7]),
        .R(1'b0));
  CARRY4 \add_ln16_17_reg_2506_reg[7]_i_1 
       (.CI(\add_ln16_17_reg_2506_reg[3]_i_1_n_1 ),
        .CO({\add_ln16_17_reg_2506_reg[7]_i_1_n_1 ,\add_ln16_17_reg_2506_reg[7]_i_1_n_2 ,\add_ln16_17_reg_2506_reg[7]_i_1_n_3 ,\add_ln16_17_reg_2506_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_17_reg_2506[7]_i_2_n_1 ,\add_ln16_17_reg_2506[7]_i_3_n_1 ,\add_ln16_17_reg_2506[7]_i_4_n_1 ,\add_ln16_17_reg_2506[7]_i_5_n_1 }),
        .O(add_ln16_17_fu_1837_p2[7:4]),
        .S({\add_ln16_17_reg_2506[7]_i_6_n_1 ,\add_ln16_17_reg_2506[7]_i_7_n_1 ,\add_ln16_17_reg_2506[7]_i_8_n_1 ,\add_ln16_17_reg_2506[7]_i_9_n_1 }));
  FDRE \add_ln16_17_reg_2506_reg[8] 
       (.C(ap_clk),
        .CE(add_ln16_17_reg_25060),
        .D(add_ln16_17_fu_1837_p2[8]),
        .Q(add_ln16_17_reg_2506[8]),
        .R(1'b0));
  FDRE \add_ln16_17_reg_2506_reg[9] 
       (.C(ap_clk),
        .CE(add_ln16_17_reg_25060),
        .D(add_ln16_17_fu_1837_p2[9]),
        .Q(add_ln16_17_reg_2506[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_18_reg_2521[11]_i_2 
       (.I0(reg_892[11]),
        .I1(reg_888[11]),
        .O(\add_ln16_18_reg_2521[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_18_reg_2521[11]_i_3 
       (.I0(reg_892[10]),
        .I1(reg_888[10]),
        .O(\add_ln16_18_reg_2521[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_18_reg_2521[11]_i_4 
       (.I0(reg_892[9]),
        .I1(reg_888[9]),
        .O(\add_ln16_18_reg_2521[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_18_reg_2521[11]_i_5 
       (.I0(reg_892[8]),
        .I1(reg_888[8]),
        .O(\add_ln16_18_reg_2521[11]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_18_reg_2521[15]_i_2 
       (.I0(reg_892[15]),
        .I1(reg_888[15]),
        .O(\add_ln16_18_reg_2521[15]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_18_reg_2521[15]_i_3 
       (.I0(reg_892[14]),
        .I1(reg_888[14]),
        .O(\add_ln16_18_reg_2521[15]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_18_reg_2521[15]_i_4 
       (.I0(reg_892[13]),
        .I1(reg_888[13]),
        .O(\add_ln16_18_reg_2521[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_18_reg_2521[15]_i_5 
       (.I0(reg_892[12]),
        .I1(reg_888[12]),
        .O(\add_ln16_18_reg_2521[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_18_reg_2521[19]_i_2 
       (.I0(reg_892[19]),
        .I1(reg_888[19]),
        .O(\add_ln16_18_reg_2521[19]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_18_reg_2521[19]_i_3 
       (.I0(reg_892[18]),
        .I1(reg_888[18]),
        .O(\add_ln16_18_reg_2521[19]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_18_reg_2521[19]_i_4 
       (.I0(reg_892[17]),
        .I1(reg_888[17]),
        .O(\add_ln16_18_reg_2521[19]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_18_reg_2521[19]_i_5 
       (.I0(reg_892[16]),
        .I1(reg_888[16]),
        .O(\add_ln16_18_reg_2521[19]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_18_reg_2521[23]_i_2 
       (.I0(reg_892[23]),
        .I1(reg_888[23]),
        .O(\add_ln16_18_reg_2521[23]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_18_reg_2521[23]_i_3 
       (.I0(reg_892[22]),
        .I1(reg_888[22]),
        .O(\add_ln16_18_reg_2521[23]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_18_reg_2521[23]_i_4 
       (.I0(reg_892[21]),
        .I1(reg_888[21]),
        .O(\add_ln16_18_reg_2521[23]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_18_reg_2521[23]_i_5 
       (.I0(reg_892[20]),
        .I1(reg_888[20]),
        .O(\add_ln16_18_reg_2521[23]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_18_reg_2521[27]_i_2 
       (.I0(reg_892[27]),
        .I1(reg_888[27]),
        .O(\add_ln16_18_reg_2521[27]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_18_reg_2521[27]_i_3 
       (.I0(reg_892[26]),
        .I1(reg_888[26]),
        .O(\add_ln16_18_reg_2521[27]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_18_reg_2521[27]_i_4 
       (.I0(reg_892[25]),
        .I1(reg_888[25]),
        .O(\add_ln16_18_reg_2521[27]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_18_reg_2521[27]_i_5 
       (.I0(reg_892[24]),
        .I1(reg_888[24]),
        .O(\add_ln16_18_reg_2521[27]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln16_18_reg_2521[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln10_reg_1915_pp0_iter1_reg_reg_n_1_[0] ),
        .O(add_ln16_18_reg_25210));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_18_reg_2521[31]_i_3 
       (.I0(reg_892[31]),
        .I1(reg_888[31]),
        .O(\add_ln16_18_reg_2521[31]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_18_reg_2521[31]_i_4 
       (.I0(reg_892[30]),
        .I1(reg_888[30]),
        .O(\add_ln16_18_reg_2521[31]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_18_reg_2521[31]_i_5 
       (.I0(reg_892[29]),
        .I1(reg_888[29]),
        .O(\add_ln16_18_reg_2521[31]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_18_reg_2521[31]_i_6 
       (.I0(reg_892[28]),
        .I1(reg_888[28]),
        .O(\add_ln16_18_reg_2521[31]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_18_reg_2521[3]_i_2 
       (.I0(reg_892[3]),
        .I1(reg_888[3]),
        .O(\add_ln16_18_reg_2521[3]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_18_reg_2521[3]_i_3 
       (.I0(reg_892[2]),
        .I1(reg_888[2]),
        .O(\add_ln16_18_reg_2521[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_18_reg_2521[3]_i_4 
       (.I0(reg_892[1]),
        .I1(reg_888[1]),
        .O(\add_ln16_18_reg_2521[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_18_reg_2521[3]_i_5 
       (.I0(reg_892[0]),
        .I1(reg_888[0]),
        .O(\add_ln16_18_reg_2521[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_18_reg_2521[7]_i_2 
       (.I0(reg_892[7]),
        .I1(reg_888[7]),
        .O(\add_ln16_18_reg_2521[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_18_reg_2521[7]_i_3 
       (.I0(reg_892[6]),
        .I1(reg_888[6]),
        .O(\add_ln16_18_reg_2521[7]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_18_reg_2521[7]_i_4 
       (.I0(reg_892[5]),
        .I1(reg_888[5]),
        .O(\add_ln16_18_reg_2521[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_18_reg_2521[7]_i_5 
       (.I0(reg_892[4]),
        .I1(reg_888[4]),
        .O(\add_ln16_18_reg_2521[7]_i_5_n_1 ));
  FDRE \add_ln16_18_reg_2521_reg[0] 
       (.C(ap_clk),
        .CE(add_ln16_18_reg_25210),
        .D(add_ln16_18_fu_1847_p2[0]),
        .Q(add_ln16_18_reg_2521[0]),
        .R(1'b0));
  FDRE \add_ln16_18_reg_2521_reg[10] 
       (.C(ap_clk),
        .CE(add_ln16_18_reg_25210),
        .D(add_ln16_18_fu_1847_p2[10]),
        .Q(add_ln16_18_reg_2521[10]),
        .R(1'b0));
  FDRE \add_ln16_18_reg_2521_reg[11] 
       (.C(ap_clk),
        .CE(add_ln16_18_reg_25210),
        .D(add_ln16_18_fu_1847_p2[11]),
        .Q(add_ln16_18_reg_2521[11]),
        .R(1'b0));
  CARRY4 \add_ln16_18_reg_2521_reg[11]_i_1 
       (.CI(\add_ln16_18_reg_2521_reg[7]_i_1_n_1 ),
        .CO({\add_ln16_18_reg_2521_reg[11]_i_1_n_1 ,\add_ln16_18_reg_2521_reg[11]_i_1_n_2 ,\add_ln16_18_reg_2521_reg[11]_i_1_n_3 ,\add_ln16_18_reg_2521_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(reg_892[11:8]),
        .O(add_ln16_18_fu_1847_p2[11:8]),
        .S({\add_ln16_18_reg_2521[11]_i_2_n_1 ,\add_ln16_18_reg_2521[11]_i_3_n_1 ,\add_ln16_18_reg_2521[11]_i_4_n_1 ,\add_ln16_18_reg_2521[11]_i_5_n_1 }));
  FDRE \add_ln16_18_reg_2521_reg[12] 
       (.C(ap_clk),
        .CE(add_ln16_18_reg_25210),
        .D(add_ln16_18_fu_1847_p2[12]),
        .Q(add_ln16_18_reg_2521[12]),
        .R(1'b0));
  FDRE \add_ln16_18_reg_2521_reg[13] 
       (.C(ap_clk),
        .CE(add_ln16_18_reg_25210),
        .D(add_ln16_18_fu_1847_p2[13]),
        .Q(add_ln16_18_reg_2521[13]),
        .R(1'b0));
  FDRE \add_ln16_18_reg_2521_reg[14] 
       (.C(ap_clk),
        .CE(add_ln16_18_reg_25210),
        .D(add_ln16_18_fu_1847_p2[14]),
        .Q(add_ln16_18_reg_2521[14]),
        .R(1'b0));
  FDRE \add_ln16_18_reg_2521_reg[15] 
       (.C(ap_clk),
        .CE(add_ln16_18_reg_25210),
        .D(add_ln16_18_fu_1847_p2[15]),
        .Q(add_ln16_18_reg_2521[15]),
        .R(1'b0));
  CARRY4 \add_ln16_18_reg_2521_reg[15]_i_1 
       (.CI(\add_ln16_18_reg_2521_reg[11]_i_1_n_1 ),
        .CO({\add_ln16_18_reg_2521_reg[15]_i_1_n_1 ,\add_ln16_18_reg_2521_reg[15]_i_1_n_2 ,\add_ln16_18_reg_2521_reg[15]_i_1_n_3 ,\add_ln16_18_reg_2521_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(reg_892[15:12]),
        .O(add_ln16_18_fu_1847_p2[15:12]),
        .S({\add_ln16_18_reg_2521[15]_i_2_n_1 ,\add_ln16_18_reg_2521[15]_i_3_n_1 ,\add_ln16_18_reg_2521[15]_i_4_n_1 ,\add_ln16_18_reg_2521[15]_i_5_n_1 }));
  FDRE \add_ln16_18_reg_2521_reg[16] 
       (.C(ap_clk),
        .CE(add_ln16_18_reg_25210),
        .D(add_ln16_18_fu_1847_p2[16]),
        .Q(add_ln16_18_reg_2521[16]),
        .R(1'b0));
  FDRE \add_ln16_18_reg_2521_reg[17] 
       (.C(ap_clk),
        .CE(add_ln16_18_reg_25210),
        .D(add_ln16_18_fu_1847_p2[17]),
        .Q(add_ln16_18_reg_2521[17]),
        .R(1'b0));
  FDRE \add_ln16_18_reg_2521_reg[18] 
       (.C(ap_clk),
        .CE(add_ln16_18_reg_25210),
        .D(add_ln16_18_fu_1847_p2[18]),
        .Q(add_ln16_18_reg_2521[18]),
        .R(1'b0));
  FDRE \add_ln16_18_reg_2521_reg[19] 
       (.C(ap_clk),
        .CE(add_ln16_18_reg_25210),
        .D(add_ln16_18_fu_1847_p2[19]),
        .Q(add_ln16_18_reg_2521[19]),
        .R(1'b0));
  CARRY4 \add_ln16_18_reg_2521_reg[19]_i_1 
       (.CI(\add_ln16_18_reg_2521_reg[15]_i_1_n_1 ),
        .CO({\add_ln16_18_reg_2521_reg[19]_i_1_n_1 ,\add_ln16_18_reg_2521_reg[19]_i_1_n_2 ,\add_ln16_18_reg_2521_reg[19]_i_1_n_3 ,\add_ln16_18_reg_2521_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(reg_892[19:16]),
        .O(add_ln16_18_fu_1847_p2[19:16]),
        .S({\add_ln16_18_reg_2521[19]_i_2_n_1 ,\add_ln16_18_reg_2521[19]_i_3_n_1 ,\add_ln16_18_reg_2521[19]_i_4_n_1 ,\add_ln16_18_reg_2521[19]_i_5_n_1 }));
  FDRE \add_ln16_18_reg_2521_reg[1] 
       (.C(ap_clk),
        .CE(add_ln16_18_reg_25210),
        .D(add_ln16_18_fu_1847_p2[1]),
        .Q(add_ln16_18_reg_2521[1]),
        .R(1'b0));
  FDRE \add_ln16_18_reg_2521_reg[20] 
       (.C(ap_clk),
        .CE(add_ln16_18_reg_25210),
        .D(add_ln16_18_fu_1847_p2[20]),
        .Q(add_ln16_18_reg_2521[20]),
        .R(1'b0));
  FDRE \add_ln16_18_reg_2521_reg[21] 
       (.C(ap_clk),
        .CE(add_ln16_18_reg_25210),
        .D(add_ln16_18_fu_1847_p2[21]),
        .Q(add_ln16_18_reg_2521[21]),
        .R(1'b0));
  FDRE \add_ln16_18_reg_2521_reg[22] 
       (.C(ap_clk),
        .CE(add_ln16_18_reg_25210),
        .D(add_ln16_18_fu_1847_p2[22]),
        .Q(add_ln16_18_reg_2521[22]),
        .R(1'b0));
  FDRE \add_ln16_18_reg_2521_reg[23] 
       (.C(ap_clk),
        .CE(add_ln16_18_reg_25210),
        .D(add_ln16_18_fu_1847_p2[23]),
        .Q(add_ln16_18_reg_2521[23]),
        .R(1'b0));
  CARRY4 \add_ln16_18_reg_2521_reg[23]_i_1 
       (.CI(\add_ln16_18_reg_2521_reg[19]_i_1_n_1 ),
        .CO({\add_ln16_18_reg_2521_reg[23]_i_1_n_1 ,\add_ln16_18_reg_2521_reg[23]_i_1_n_2 ,\add_ln16_18_reg_2521_reg[23]_i_1_n_3 ,\add_ln16_18_reg_2521_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(reg_892[23:20]),
        .O(add_ln16_18_fu_1847_p2[23:20]),
        .S({\add_ln16_18_reg_2521[23]_i_2_n_1 ,\add_ln16_18_reg_2521[23]_i_3_n_1 ,\add_ln16_18_reg_2521[23]_i_4_n_1 ,\add_ln16_18_reg_2521[23]_i_5_n_1 }));
  FDRE \add_ln16_18_reg_2521_reg[24] 
       (.C(ap_clk),
        .CE(add_ln16_18_reg_25210),
        .D(add_ln16_18_fu_1847_p2[24]),
        .Q(add_ln16_18_reg_2521[24]),
        .R(1'b0));
  FDRE \add_ln16_18_reg_2521_reg[25] 
       (.C(ap_clk),
        .CE(add_ln16_18_reg_25210),
        .D(add_ln16_18_fu_1847_p2[25]),
        .Q(add_ln16_18_reg_2521[25]),
        .R(1'b0));
  FDRE \add_ln16_18_reg_2521_reg[26] 
       (.C(ap_clk),
        .CE(add_ln16_18_reg_25210),
        .D(add_ln16_18_fu_1847_p2[26]),
        .Q(add_ln16_18_reg_2521[26]),
        .R(1'b0));
  FDRE \add_ln16_18_reg_2521_reg[27] 
       (.C(ap_clk),
        .CE(add_ln16_18_reg_25210),
        .D(add_ln16_18_fu_1847_p2[27]),
        .Q(add_ln16_18_reg_2521[27]),
        .R(1'b0));
  CARRY4 \add_ln16_18_reg_2521_reg[27]_i_1 
       (.CI(\add_ln16_18_reg_2521_reg[23]_i_1_n_1 ),
        .CO({\add_ln16_18_reg_2521_reg[27]_i_1_n_1 ,\add_ln16_18_reg_2521_reg[27]_i_1_n_2 ,\add_ln16_18_reg_2521_reg[27]_i_1_n_3 ,\add_ln16_18_reg_2521_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(reg_892[27:24]),
        .O(add_ln16_18_fu_1847_p2[27:24]),
        .S({\add_ln16_18_reg_2521[27]_i_2_n_1 ,\add_ln16_18_reg_2521[27]_i_3_n_1 ,\add_ln16_18_reg_2521[27]_i_4_n_1 ,\add_ln16_18_reg_2521[27]_i_5_n_1 }));
  FDRE \add_ln16_18_reg_2521_reg[28] 
       (.C(ap_clk),
        .CE(add_ln16_18_reg_25210),
        .D(add_ln16_18_fu_1847_p2[28]),
        .Q(add_ln16_18_reg_2521[28]),
        .R(1'b0));
  FDRE \add_ln16_18_reg_2521_reg[29] 
       (.C(ap_clk),
        .CE(add_ln16_18_reg_25210),
        .D(add_ln16_18_fu_1847_p2[29]),
        .Q(add_ln16_18_reg_2521[29]),
        .R(1'b0));
  FDRE \add_ln16_18_reg_2521_reg[2] 
       (.C(ap_clk),
        .CE(add_ln16_18_reg_25210),
        .D(add_ln16_18_fu_1847_p2[2]),
        .Q(add_ln16_18_reg_2521[2]),
        .R(1'b0));
  FDRE \add_ln16_18_reg_2521_reg[30] 
       (.C(ap_clk),
        .CE(add_ln16_18_reg_25210),
        .D(add_ln16_18_fu_1847_p2[30]),
        .Q(add_ln16_18_reg_2521[30]),
        .R(1'b0));
  FDRE \add_ln16_18_reg_2521_reg[31] 
       (.C(ap_clk),
        .CE(add_ln16_18_reg_25210),
        .D(add_ln16_18_fu_1847_p2[31]),
        .Q(add_ln16_18_reg_2521[31]),
        .R(1'b0));
  CARRY4 \add_ln16_18_reg_2521_reg[31]_i_2 
       (.CI(\add_ln16_18_reg_2521_reg[27]_i_1_n_1 ),
        .CO({\NLW_add_ln16_18_reg_2521_reg[31]_i_2_CO_UNCONNECTED [3],\add_ln16_18_reg_2521_reg[31]_i_2_n_2 ,\add_ln16_18_reg_2521_reg[31]_i_2_n_3 ,\add_ln16_18_reg_2521_reg[31]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,reg_892[30:28]}),
        .O(add_ln16_18_fu_1847_p2[31:28]),
        .S({\add_ln16_18_reg_2521[31]_i_3_n_1 ,\add_ln16_18_reg_2521[31]_i_4_n_1 ,\add_ln16_18_reg_2521[31]_i_5_n_1 ,\add_ln16_18_reg_2521[31]_i_6_n_1 }));
  FDRE \add_ln16_18_reg_2521_reg[3] 
       (.C(ap_clk),
        .CE(add_ln16_18_reg_25210),
        .D(add_ln16_18_fu_1847_p2[3]),
        .Q(add_ln16_18_reg_2521[3]),
        .R(1'b0));
  CARRY4 \add_ln16_18_reg_2521_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln16_18_reg_2521_reg[3]_i_1_n_1 ,\add_ln16_18_reg_2521_reg[3]_i_1_n_2 ,\add_ln16_18_reg_2521_reg[3]_i_1_n_3 ,\add_ln16_18_reg_2521_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(reg_892[3:0]),
        .O(add_ln16_18_fu_1847_p2[3:0]),
        .S({\add_ln16_18_reg_2521[3]_i_2_n_1 ,\add_ln16_18_reg_2521[3]_i_3_n_1 ,\add_ln16_18_reg_2521[3]_i_4_n_1 ,\add_ln16_18_reg_2521[3]_i_5_n_1 }));
  FDRE \add_ln16_18_reg_2521_reg[4] 
       (.C(ap_clk),
        .CE(add_ln16_18_reg_25210),
        .D(add_ln16_18_fu_1847_p2[4]),
        .Q(add_ln16_18_reg_2521[4]),
        .R(1'b0));
  FDRE \add_ln16_18_reg_2521_reg[5] 
       (.C(ap_clk),
        .CE(add_ln16_18_reg_25210),
        .D(add_ln16_18_fu_1847_p2[5]),
        .Q(add_ln16_18_reg_2521[5]),
        .R(1'b0));
  FDRE \add_ln16_18_reg_2521_reg[6] 
       (.C(ap_clk),
        .CE(add_ln16_18_reg_25210),
        .D(add_ln16_18_fu_1847_p2[6]),
        .Q(add_ln16_18_reg_2521[6]),
        .R(1'b0));
  FDRE \add_ln16_18_reg_2521_reg[7] 
       (.C(ap_clk),
        .CE(add_ln16_18_reg_25210),
        .D(add_ln16_18_fu_1847_p2[7]),
        .Q(add_ln16_18_reg_2521[7]),
        .R(1'b0));
  CARRY4 \add_ln16_18_reg_2521_reg[7]_i_1 
       (.CI(\add_ln16_18_reg_2521_reg[3]_i_1_n_1 ),
        .CO({\add_ln16_18_reg_2521_reg[7]_i_1_n_1 ,\add_ln16_18_reg_2521_reg[7]_i_1_n_2 ,\add_ln16_18_reg_2521_reg[7]_i_1_n_3 ,\add_ln16_18_reg_2521_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(reg_892[7:4]),
        .O(add_ln16_18_fu_1847_p2[7:4]),
        .S({\add_ln16_18_reg_2521[7]_i_2_n_1 ,\add_ln16_18_reg_2521[7]_i_3_n_1 ,\add_ln16_18_reg_2521[7]_i_4_n_1 ,\add_ln16_18_reg_2521[7]_i_5_n_1 }));
  FDRE \add_ln16_18_reg_2521_reg[8] 
       (.C(ap_clk),
        .CE(add_ln16_18_reg_25210),
        .D(add_ln16_18_fu_1847_p2[8]),
        .Q(add_ln16_18_reg_2521[8]),
        .R(1'b0));
  FDRE \add_ln16_18_reg_2521_reg[9] 
       (.C(ap_clk),
        .CE(add_ln16_18_reg_25210),
        .D(add_ln16_18_fu_1847_p2[9]),
        .Q(add_ln16_18_reg_2521[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_19_reg_2526[11]_i_2 
       (.I0(reg_868[11]),
        .I1(reg_896[11]),
        .O(\add_ln16_19_reg_2526[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_19_reg_2526[11]_i_3 
       (.I0(reg_868[10]),
        .I1(reg_896[10]),
        .O(\add_ln16_19_reg_2526[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_19_reg_2526[11]_i_4 
       (.I0(reg_868[9]),
        .I1(reg_896[9]),
        .O(\add_ln16_19_reg_2526[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_19_reg_2526[11]_i_5 
       (.I0(reg_868[8]),
        .I1(reg_896[8]),
        .O(\add_ln16_19_reg_2526[11]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_19_reg_2526[15]_i_2 
       (.I0(reg_868[15]),
        .I1(reg_896[15]),
        .O(\add_ln16_19_reg_2526[15]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_19_reg_2526[15]_i_3 
       (.I0(reg_868[14]),
        .I1(reg_896[14]),
        .O(\add_ln16_19_reg_2526[15]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_19_reg_2526[15]_i_4 
       (.I0(reg_868[13]),
        .I1(reg_896[13]),
        .O(\add_ln16_19_reg_2526[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_19_reg_2526[15]_i_5 
       (.I0(reg_868[12]),
        .I1(reg_896[12]),
        .O(\add_ln16_19_reg_2526[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_19_reg_2526[19]_i_2 
       (.I0(reg_868[19]),
        .I1(reg_896[19]),
        .O(\add_ln16_19_reg_2526[19]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_19_reg_2526[19]_i_3 
       (.I0(reg_868[18]),
        .I1(reg_896[18]),
        .O(\add_ln16_19_reg_2526[19]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_19_reg_2526[19]_i_4 
       (.I0(reg_868[17]),
        .I1(reg_896[17]),
        .O(\add_ln16_19_reg_2526[19]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_19_reg_2526[19]_i_5 
       (.I0(reg_868[16]),
        .I1(reg_896[16]),
        .O(\add_ln16_19_reg_2526[19]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_19_reg_2526[23]_i_2 
       (.I0(reg_868[23]),
        .I1(reg_896[23]),
        .O(\add_ln16_19_reg_2526[23]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_19_reg_2526[23]_i_3 
       (.I0(reg_868[22]),
        .I1(reg_896[22]),
        .O(\add_ln16_19_reg_2526[23]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_19_reg_2526[23]_i_4 
       (.I0(reg_868[21]),
        .I1(reg_896[21]),
        .O(\add_ln16_19_reg_2526[23]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_19_reg_2526[23]_i_5 
       (.I0(reg_868[20]),
        .I1(reg_896[20]),
        .O(\add_ln16_19_reg_2526[23]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_19_reg_2526[27]_i_2 
       (.I0(reg_868[27]),
        .I1(reg_896[27]),
        .O(\add_ln16_19_reg_2526[27]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_19_reg_2526[27]_i_3 
       (.I0(reg_868[26]),
        .I1(reg_896[26]),
        .O(\add_ln16_19_reg_2526[27]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_19_reg_2526[27]_i_4 
       (.I0(reg_868[25]),
        .I1(reg_896[25]),
        .O(\add_ln16_19_reg_2526[27]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_19_reg_2526[27]_i_5 
       (.I0(reg_868[24]),
        .I1(reg_896[24]),
        .O(\add_ln16_19_reg_2526[27]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln16_19_reg_2526[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(\icmp_ln10_reg_1915_pp0_iter1_reg_reg_n_1_[0] ),
        .O(add_ln16_19_reg_25260));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_19_reg_2526[31]_i_3 
       (.I0(reg_868[31]),
        .I1(reg_896[31]),
        .O(\add_ln16_19_reg_2526[31]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_19_reg_2526[31]_i_4 
       (.I0(reg_868[30]),
        .I1(reg_896[30]),
        .O(\add_ln16_19_reg_2526[31]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_19_reg_2526[31]_i_5 
       (.I0(reg_868[29]),
        .I1(reg_896[29]),
        .O(\add_ln16_19_reg_2526[31]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_19_reg_2526[31]_i_6 
       (.I0(reg_868[28]),
        .I1(reg_896[28]),
        .O(\add_ln16_19_reg_2526[31]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_19_reg_2526[3]_i_2 
       (.I0(reg_868[3]),
        .I1(reg_896[3]),
        .O(\add_ln16_19_reg_2526[3]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_19_reg_2526[3]_i_3 
       (.I0(reg_868[2]),
        .I1(reg_896[2]),
        .O(\add_ln16_19_reg_2526[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_19_reg_2526[3]_i_4 
       (.I0(reg_868[1]),
        .I1(reg_896[1]),
        .O(\add_ln16_19_reg_2526[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_19_reg_2526[3]_i_5 
       (.I0(reg_868[0]),
        .I1(reg_896[0]),
        .O(\add_ln16_19_reg_2526[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_19_reg_2526[7]_i_2 
       (.I0(reg_868[7]),
        .I1(reg_896[7]),
        .O(\add_ln16_19_reg_2526[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_19_reg_2526[7]_i_3 
       (.I0(reg_868[6]),
        .I1(reg_896[6]),
        .O(\add_ln16_19_reg_2526[7]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_19_reg_2526[7]_i_4 
       (.I0(reg_868[5]),
        .I1(reg_896[5]),
        .O(\add_ln16_19_reg_2526[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_19_reg_2526[7]_i_5 
       (.I0(reg_868[4]),
        .I1(reg_896[4]),
        .O(\add_ln16_19_reg_2526[7]_i_5_n_1 ));
  FDRE \add_ln16_19_reg_2526_reg[0] 
       (.C(ap_clk),
        .CE(add_ln16_19_reg_25260),
        .D(add_ln16_19_fu_1853_p2[0]),
        .Q(add_ln16_19_reg_2526[0]),
        .R(1'b0));
  FDRE \add_ln16_19_reg_2526_reg[10] 
       (.C(ap_clk),
        .CE(add_ln16_19_reg_25260),
        .D(add_ln16_19_fu_1853_p2[10]),
        .Q(add_ln16_19_reg_2526[10]),
        .R(1'b0));
  FDRE \add_ln16_19_reg_2526_reg[11] 
       (.C(ap_clk),
        .CE(add_ln16_19_reg_25260),
        .D(add_ln16_19_fu_1853_p2[11]),
        .Q(add_ln16_19_reg_2526[11]),
        .R(1'b0));
  CARRY4 \add_ln16_19_reg_2526_reg[11]_i_1 
       (.CI(\add_ln16_19_reg_2526_reg[7]_i_1_n_1 ),
        .CO({\add_ln16_19_reg_2526_reg[11]_i_1_n_1 ,\add_ln16_19_reg_2526_reg[11]_i_1_n_2 ,\add_ln16_19_reg_2526_reg[11]_i_1_n_3 ,\add_ln16_19_reg_2526_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(reg_868[11:8]),
        .O(add_ln16_19_fu_1853_p2[11:8]),
        .S({\add_ln16_19_reg_2526[11]_i_2_n_1 ,\add_ln16_19_reg_2526[11]_i_3_n_1 ,\add_ln16_19_reg_2526[11]_i_4_n_1 ,\add_ln16_19_reg_2526[11]_i_5_n_1 }));
  FDRE \add_ln16_19_reg_2526_reg[12] 
       (.C(ap_clk),
        .CE(add_ln16_19_reg_25260),
        .D(add_ln16_19_fu_1853_p2[12]),
        .Q(add_ln16_19_reg_2526[12]),
        .R(1'b0));
  FDRE \add_ln16_19_reg_2526_reg[13] 
       (.C(ap_clk),
        .CE(add_ln16_19_reg_25260),
        .D(add_ln16_19_fu_1853_p2[13]),
        .Q(add_ln16_19_reg_2526[13]),
        .R(1'b0));
  FDRE \add_ln16_19_reg_2526_reg[14] 
       (.C(ap_clk),
        .CE(add_ln16_19_reg_25260),
        .D(add_ln16_19_fu_1853_p2[14]),
        .Q(add_ln16_19_reg_2526[14]),
        .R(1'b0));
  FDRE \add_ln16_19_reg_2526_reg[15] 
       (.C(ap_clk),
        .CE(add_ln16_19_reg_25260),
        .D(add_ln16_19_fu_1853_p2[15]),
        .Q(add_ln16_19_reg_2526[15]),
        .R(1'b0));
  CARRY4 \add_ln16_19_reg_2526_reg[15]_i_1 
       (.CI(\add_ln16_19_reg_2526_reg[11]_i_1_n_1 ),
        .CO({\add_ln16_19_reg_2526_reg[15]_i_1_n_1 ,\add_ln16_19_reg_2526_reg[15]_i_1_n_2 ,\add_ln16_19_reg_2526_reg[15]_i_1_n_3 ,\add_ln16_19_reg_2526_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(reg_868[15:12]),
        .O(add_ln16_19_fu_1853_p2[15:12]),
        .S({\add_ln16_19_reg_2526[15]_i_2_n_1 ,\add_ln16_19_reg_2526[15]_i_3_n_1 ,\add_ln16_19_reg_2526[15]_i_4_n_1 ,\add_ln16_19_reg_2526[15]_i_5_n_1 }));
  FDRE \add_ln16_19_reg_2526_reg[16] 
       (.C(ap_clk),
        .CE(add_ln16_19_reg_25260),
        .D(add_ln16_19_fu_1853_p2[16]),
        .Q(add_ln16_19_reg_2526[16]),
        .R(1'b0));
  FDRE \add_ln16_19_reg_2526_reg[17] 
       (.C(ap_clk),
        .CE(add_ln16_19_reg_25260),
        .D(add_ln16_19_fu_1853_p2[17]),
        .Q(add_ln16_19_reg_2526[17]),
        .R(1'b0));
  FDRE \add_ln16_19_reg_2526_reg[18] 
       (.C(ap_clk),
        .CE(add_ln16_19_reg_25260),
        .D(add_ln16_19_fu_1853_p2[18]),
        .Q(add_ln16_19_reg_2526[18]),
        .R(1'b0));
  FDRE \add_ln16_19_reg_2526_reg[19] 
       (.C(ap_clk),
        .CE(add_ln16_19_reg_25260),
        .D(add_ln16_19_fu_1853_p2[19]),
        .Q(add_ln16_19_reg_2526[19]),
        .R(1'b0));
  CARRY4 \add_ln16_19_reg_2526_reg[19]_i_1 
       (.CI(\add_ln16_19_reg_2526_reg[15]_i_1_n_1 ),
        .CO({\add_ln16_19_reg_2526_reg[19]_i_1_n_1 ,\add_ln16_19_reg_2526_reg[19]_i_1_n_2 ,\add_ln16_19_reg_2526_reg[19]_i_1_n_3 ,\add_ln16_19_reg_2526_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(reg_868[19:16]),
        .O(add_ln16_19_fu_1853_p2[19:16]),
        .S({\add_ln16_19_reg_2526[19]_i_2_n_1 ,\add_ln16_19_reg_2526[19]_i_3_n_1 ,\add_ln16_19_reg_2526[19]_i_4_n_1 ,\add_ln16_19_reg_2526[19]_i_5_n_1 }));
  FDRE \add_ln16_19_reg_2526_reg[1] 
       (.C(ap_clk),
        .CE(add_ln16_19_reg_25260),
        .D(add_ln16_19_fu_1853_p2[1]),
        .Q(add_ln16_19_reg_2526[1]),
        .R(1'b0));
  FDRE \add_ln16_19_reg_2526_reg[20] 
       (.C(ap_clk),
        .CE(add_ln16_19_reg_25260),
        .D(add_ln16_19_fu_1853_p2[20]),
        .Q(add_ln16_19_reg_2526[20]),
        .R(1'b0));
  FDRE \add_ln16_19_reg_2526_reg[21] 
       (.C(ap_clk),
        .CE(add_ln16_19_reg_25260),
        .D(add_ln16_19_fu_1853_p2[21]),
        .Q(add_ln16_19_reg_2526[21]),
        .R(1'b0));
  FDRE \add_ln16_19_reg_2526_reg[22] 
       (.C(ap_clk),
        .CE(add_ln16_19_reg_25260),
        .D(add_ln16_19_fu_1853_p2[22]),
        .Q(add_ln16_19_reg_2526[22]),
        .R(1'b0));
  FDRE \add_ln16_19_reg_2526_reg[23] 
       (.C(ap_clk),
        .CE(add_ln16_19_reg_25260),
        .D(add_ln16_19_fu_1853_p2[23]),
        .Q(add_ln16_19_reg_2526[23]),
        .R(1'b0));
  CARRY4 \add_ln16_19_reg_2526_reg[23]_i_1 
       (.CI(\add_ln16_19_reg_2526_reg[19]_i_1_n_1 ),
        .CO({\add_ln16_19_reg_2526_reg[23]_i_1_n_1 ,\add_ln16_19_reg_2526_reg[23]_i_1_n_2 ,\add_ln16_19_reg_2526_reg[23]_i_1_n_3 ,\add_ln16_19_reg_2526_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(reg_868[23:20]),
        .O(add_ln16_19_fu_1853_p2[23:20]),
        .S({\add_ln16_19_reg_2526[23]_i_2_n_1 ,\add_ln16_19_reg_2526[23]_i_3_n_1 ,\add_ln16_19_reg_2526[23]_i_4_n_1 ,\add_ln16_19_reg_2526[23]_i_5_n_1 }));
  FDRE \add_ln16_19_reg_2526_reg[24] 
       (.C(ap_clk),
        .CE(add_ln16_19_reg_25260),
        .D(add_ln16_19_fu_1853_p2[24]),
        .Q(add_ln16_19_reg_2526[24]),
        .R(1'b0));
  FDRE \add_ln16_19_reg_2526_reg[25] 
       (.C(ap_clk),
        .CE(add_ln16_19_reg_25260),
        .D(add_ln16_19_fu_1853_p2[25]),
        .Q(add_ln16_19_reg_2526[25]),
        .R(1'b0));
  FDRE \add_ln16_19_reg_2526_reg[26] 
       (.C(ap_clk),
        .CE(add_ln16_19_reg_25260),
        .D(add_ln16_19_fu_1853_p2[26]),
        .Q(add_ln16_19_reg_2526[26]),
        .R(1'b0));
  FDRE \add_ln16_19_reg_2526_reg[27] 
       (.C(ap_clk),
        .CE(add_ln16_19_reg_25260),
        .D(add_ln16_19_fu_1853_p2[27]),
        .Q(add_ln16_19_reg_2526[27]),
        .R(1'b0));
  CARRY4 \add_ln16_19_reg_2526_reg[27]_i_1 
       (.CI(\add_ln16_19_reg_2526_reg[23]_i_1_n_1 ),
        .CO({\add_ln16_19_reg_2526_reg[27]_i_1_n_1 ,\add_ln16_19_reg_2526_reg[27]_i_1_n_2 ,\add_ln16_19_reg_2526_reg[27]_i_1_n_3 ,\add_ln16_19_reg_2526_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(reg_868[27:24]),
        .O(add_ln16_19_fu_1853_p2[27:24]),
        .S({\add_ln16_19_reg_2526[27]_i_2_n_1 ,\add_ln16_19_reg_2526[27]_i_3_n_1 ,\add_ln16_19_reg_2526[27]_i_4_n_1 ,\add_ln16_19_reg_2526[27]_i_5_n_1 }));
  FDRE \add_ln16_19_reg_2526_reg[28] 
       (.C(ap_clk),
        .CE(add_ln16_19_reg_25260),
        .D(add_ln16_19_fu_1853_p2[28]),
        .Q(add_ln16_19_reg_2526[28]),
        .R(1'b0));
  FDRE \add_ln16_19_reg_2526_reg[29] 
       (.C(ap_clk),
        .CE(add_ln16_19_reg_25260),
        .D(add_ln16_19_fu_1853_p2[29]),
        .Q(add_ln16_19_reg_2526[29]),
        .R(1'b0));
  FDRE \add_ln16_19_reg_2526_reg[2] 
       (.C(ap_clk),
        .CE(add_ln16_19_reg_25260),
        .D(add_ln16_19_fu_1853_p2[2]),
        .Q(add_ln16_19_reg_2526[2]),
        .R(1'b0));
  FDRE \add_ln16_19_reg_2526_reg[30] 
       (.C(ap_clk),
        .CE(add_ln16_19_reg_25260),
        .D(add_ln16_19_fu_1853_p2[30]),
        .Q(add_ln16_19_reg_2526[30]),
        .R(1'b0));
  FDRE \add_ln16_19_reg_2526_reg[31] 
       (.C(ap_clk),
        .CE(add_ln16_19_reg_25260),
        .D(add_ln16_19_fu_1853_p2[31]),
        .Q(add_ln16_19_reg_2526[31]),
        .R(1'b0));
  CARRY4 \add_ln16_19_reg_2526_reg[31]_i_2 
       (.CI(\add_ln16_19_reg_2526_reg[27]_i_1_n_1 ),
        .CO({\NLW_add_ln16_19_reg_2526_reg[31]_i_2_CO_UNCONNECTED [3],\add_ln16_19_reg_2526_reg[31]_i_2_n_2 ,\add_ln16_19_reg_2526_reg[31]_i_2_n_3 ,\add_ln16_19_reg_2526_reg[31]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,reg_868[30:28]}),
        .O(add_ln16_19_fu_1853_p2[31:28]),
        .S({\add_ln16_19_reg_2526[31]_i_3_n_1 ,\add_ln16_19_reg_2526[31]_i_4_n_1 ,\add_ln16_19_reg_2526[31]_i_5_n_1 ,\add_ln16_19_reg_2526[31]_i_6_n_1 }));
  FDRE \add_ln16_19_reg_2526_reg[3] 
       (.C(ap_clk),
        .CE(add_ln16_19_reg_25260),
        .D(add_ln16_19_fu_1853_p2[3]),
        .Q(add_ln16_19_reg_2526[3]),
        .R(1'b0));
  CARRY4 \add_ln16_19_reg_2526_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln16_19_reg_2526_reg[3]_i_1_n_1 ,\add_ln16_19_reg_2526_reg[3]_i_1_n_2 ,\add_ln16_19_reg_2526_reg[3]_i_1_n_3 ,\add_ln16_19_reg_2526_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(reg_868[3:0]),
        .O(add_ln16_19_fu_1853_p2[3:0]),
        .S({\add_ln16_19_reg_2526[3]_i_2_n_1 ,\add_ln16_19_reg_2526[3]_i_3_n_1 ,\add_ln16_19_reg_2526[3]_i_4_n_1 ,\add_ln16_19_reg_2526[3]_i_5_n_1 }));
  FDRE \add_ln16_19_reg_2526_reg[4] 
       (.C(ap_clk),
        .CE(add_ln16_19_reg_25260),
        .D(add_ln16_19_fu_1853_p2[4]),
        .Q(add_ln16_19_reg_2526[4]),
        .R(1'b0));
  FDRE \add_ln16_19_reg_2526_reg[5] 
       (.C(ap_clk),
        .CE(add_ln16_19_reg_25260),
        .D(add_ln16_19_fu_1853_p2[5]),
        .Q(add_ln16_19_reg_2526[5]),
        .R(1'b0));
  FDRE \add_ln16_19_reg_2526_reg[6] 
       (.C(ap_clk),
        .CE(add_ln16_19_reg_25260),
        .D(add_ln16_19_fu_1853_p2[6]),
        .Q(add_ln16_19_reg_2526[6]),
        .R(1'b0));
  FDRE \add_ln16_19_reg_2526_reg[7] 
       (.C(ap_clk),
        .CE(add_ln16_19_reg_25260),
        .D(add_ln16_19_fu_1853_p2[7]),
        .Q(add_ln16_19_reg_2526[7]),
        .R(1'b0));
  CARRY4 \add_ln16_19_reg_2526_reg[7]_i_1 
       (.CI(\add_ln16_19_reg_2526_reg[3]_i_1_n_1 ),
        .CO({\add_ln16_19_reg_2526_reg[7]_i_1_n_1 ,\add_ln16_19_reg_2526_reg[7]_i_1_n_2 ,\add_ln16_19_reg_2526_reg[7]_i_1_n_3 ,\add_ln16_19_reg_2526_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(reg_868[7:4]),
        .O(add_ln16_19_fu_1853_p2[7:4]),
        .S({\add_ln16_19_reg_2526[7]_i_2_n_1 ,\add_ln16_19_reg_2526[7]_i_3_n_1 ,\add_ln16_19_reg_2526[7]_i_4_n_1 ,\add_ln16_19_reg_2526[7]_i_5_n_1 }));
  FDRE \add_ln16_19_reg_2526_reg[8] 
       (.C(ap_clk),
        .CE(add_ln16_19_reg_25260),
        .D(add_ln16_19_fu_1853_p2[8]),
        .Q(add_ln16_19_reg_2526[8]),
        .R(1'b0));
  FDRE \add_ln16_19_reg_2526_reg[9] 
       (.C(ap_clk),
        .CE(add_ln16_19_reg_25260),
        .D(add_ln16_19_fu_1853_p2[9]),
        .Q(add_ln16_19_reg_2526[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_21_reg_2531[11]_i_2 
       (.I0(add_ln16_19_reg_2526[10]),
        .I1(add_ln16_18_reg_2521[10]),
        .I2(add_ln16_17_reg_2506[10]),
        .O(\add_ln16_21_reg_2531[11]_i_2_n_1 ));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_21_reg_2531[11]_i_3 
       (.I0(add_ln16_19_reg_2526[9]),
        .I1(add_ln16_18_reg_2521[9]),
        .I2(add_ln16_17_reg_2506[9]),
        .O(\add_ln16_21_reg_2531[11]_i_3_n_1 ));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_21_reg_2531[11]_i_4 
       (.I0(add_ln16_19_reg_2526[8]),
        .I1(add_ln16_18_reg_2521[8]),
        .I2(add_ln16_17_reg_2506[8]),
        .O(\add_ln16_21_reg_2531[11]_i_4_n_1 ));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_21_reg_2531[11]_i_5 
       (.I0(add_ln16_19_reg_2526[7]),
        .I1(add_ln16_18_reg_2521[7]),
        .I2(add_ln16_17_reg_2506[7]),
        .O(\add_ln16_21_reg_2531[11]_i_5_n_1 ));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_21_reg_2531[11]_i_6 
       (.I0(add_ln16_19_reg_2526[11]),
        .I1(add_ln16_18_reg_2521[11]),
        .I2(add_ln16_17_reg_2506[11]),
        .I3(\add_ln16_21_reg_2531[11]_i_2_n_1 ),
        .O(\add_ln16_21_reg_2531[11]_i_6_n_1 ));
  (* HLUTNM = "lutpair40" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_21_reg_2531[11]_i_7 
       (.I0(add_ln16_19_reg_2526[10]),
        .I1(add_ln16_18_reg_2521[10]),
        .I2(add_ln16_17_reg_2506[10]),
        .I3(\add_ln16_21_reg_2531[11]_i_3_n_1 ),
        .O(\add_ln16_21_reg_2531[11]_i_7_n_1 ));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_21_reg_2531[11]_i_8 
       (.I0(add_ln16_19_reg_2526[9]),
        .I1(add_ln16_18_reg_2521[9]),
        .I2(add_ln16_17_reg_2506[9]),
        .I3(\add_ln16_21_reg_2531[11]_i_4_n_1 ),
        .O(\add_ln16_21_reg_2531[11]_i_8_n_1 ));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_21_reg_2531[11]_i_9 
       (.I0(add_ln16_19_reg_2526[8]),
        .I1(add_ln16_18_reg_2521[8]),
        .I2(add_ln16_17_reg_2506[8]),
        .I3(\add_ln16_21_reg_2531[11]_i_5_n_1 ),
        .O(\add_ln16_21_reg_2531[11]_i_9_n_1 ));
  (* HLUTNM = "lutpair44" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_21_reg_2531[15]_i_2 
       (.I0(add_ln16_19_reg_2526[14]),
        .I1(add_ln16_18_reg_2521[14]),
        .I2(add_ln16_17_reg_2506[14]),
        .O(\add_ln16_21_reg_2531[15]_i_2_n_1 ));
  (* HLUTNM = "lutpair43" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_21_reg_2531[15]_i_3 
       (.I0(add_ln16_19_reg_2526[13]),
        .I1(add_ln16_18_reg_2521[13]),
        .I2(add_ln16_17_reg_2506[13]),
        .O(\add_ln16_21_reg_2531[15]_i_3_n_1 ));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_21_reg_2531[15]_i_4 
       (.I0(add_ln16_19_reg_2526[12]),
        .I1(add_ln16_18_reg_2521[12]),
        .I2(add_ln16_17_reg_2506[12]),
        .O(\add_ln16_21_reg_2531[15]_i_4_n_1 ));
  (* HLUTNM = "lutpair41" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_21_reg_2531[15]_i_5 
       (.I0(add_ln16_19_reg_2526[11]),
        .I1(add_ln16_18_reg_2521[11]),
        .I2(add_ln16_17_reg_2506[11]),
        .O(\add_ln16_21_reg_2531[15]_i_5_n_1 ));
  (* HLUTNM = "lutpair45" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_21_reg_2531[15]_i_6 
       (.I0(add_ln16_19_reg_2526[15]),
        .I1(add_ln16_18_reg_2521[15]),
        .I2(add_ln16_17_reg_2506[15]),
        .I3(\add_ln16_21_reg_2531[15]_i_2_n_1 ),
        .O(\add_ln16_21_reg_2531[15]_i_6_n_1 ));
  (* HLUTNM = "lutpair44" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_21_reg_2531[15]_i_7 
       (.I0(add_ln16_19_reg_2526[14]),
        .I1(add_ln16_18_reg_2521[14]),
        .I2(add_ln16_17_reg_2506[14]),
        .I3(\add_ln16_21_reg_2531[15]_i_3_n_1 ),
        .O(\add_ln16_21_reg_2531[15]_i_7_n_1 ));
  (* HLUTNM = "lutpair43" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_21_reg_2531[15]_i_8 
       (.I0(add_ln16_19_reg_2526[13]),
        .I1(add_ln16_18_reg_2521[13]),
        .I2(add_ln16_17_reg_2506[13]),
        .I3(\add_ln16_21_reg_2531[15]_i_4_n_1 ),
        .O(\add_ln16_21_reg_2531[15]_i_8_n_1 ));
  (* HLUTNM = "lutpair42" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_21_reg_2531[15]_i_9 
       (.I0(add_ln16_19_reg_2526[12]),
        .I1(add_ln16_18_reg_2521[12]),
        .I2(add_ln16_17_reg_2506[12]),
        .I3(\add_ln16_21_reg_2531[15]_i_5_n_1 ),
        .O(\add_ln16_21_reg_2531[15]_i_9_n_1 ));
  (* HLUTNM = "lutpair48" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_21_reg_2531[19]_i_2 
       (.I0(add_ln16_19_reg_2526[18]),
        .I1(add_ln16_18_reg_2521[18]),
        .I2(add_ln16_17_reg_2506[18]),
        .O(\add_ln16_21_reg_2531[19]_i_2_n_1 ));
  (* HLUTNM = "lutpair47" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_21_reg_2531[19]_i_3 
       (.I0(add_ln16_19_reg_2526[17]),
        .I1(add_ln16_18_reg_2521[17]),
        .I2(add_ln16_17_reg_2506[17]),
        .O(\add_ln16_21_reg_2531[19]_i_3_n_1 ));
  (* HLUTNM = "lutpair46" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_21_reg_2531[19]_i_4 
       (.I0(add_ln16_19_reg_2526[16]),
        .I1(add_ln16_18_reg_2521[16]),
        .I2(add_ln16_17_reg_2506[16]),
        .O(\add_ln16_21_reg_2531[19]_i_4_n_1 ));
  (* HLUTNM = "lutpair45" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_21_reg_2531[19]_i_5 
       (.I0(add_ln16_19_reg_2526[15]),
        .I1(add_ln16_18_reg_2521[15]),
        .I2(add_ln16_17_reg_2506[15]),
        .O(\add_ln16_21_reg_2531[19]_i_5_n_1 ));
  (* HLUTNM = "lutpair49" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_21_reg_2531[19]_i_6 
       (.I0(add_ln16_19_reg_2526[19]),
        .I1(add_ln16_18_reg_2521[19]),
        .I2(add_ln16_17_reg_2506[19]),
        .I3(\add_ln16_21_reg_2531[19]_i_2_n_1 ),
        .O(\add_ln16_21_reg_2531[19]_i_6_n_1 ));
  (* HLUTNM = "lutpair48" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_21_reg_2531[19]_i_7 
       (.I0(add_ln16_19_reg_2526[18]),
        .I1(add_ln16_18_reg_2521[18]),
        .I2(add_ln16_17_reg_2506[18]),
        .I3(\add_ln16_21_reg_2531[19]_i_3_n_1 ),
        .O(\add_ln16_21_reg_2531[19]_i_7_n_1 ));
  (* HLUTNM = "lutpair47" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_21_reg_2531[19]_i_8 
       (.I0(add_ln16_19_reg_2526[17]),
        .I1(add_ln16_18_reg_2521[17]),
        .I2(add_ln16_17_reg_2506[17]),
        .I3(\add_ln16_21_reg_2531[19]_i_4_n_1 ),
        .O(\add_ln16_21_reg_2531[19]_i_8_n_1 ));
  (* HLUTNM = "lutpair46" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_21_reg_2531[19]_i_9 
       (.I0(add_ln16_19_reg_2526[16]),
        .I1(add_ln16_18_reg_2521[16]),
        .I2(add_ln16_17_reg_2506[16]),
        .I3(\add_ln16_21_reg_2531[19]_i_5_n_1 ),
        .O(\add_ln16_21_reg_2531[19]_i_9_n_1 ));
  (* HLUTNM = "lutpair52" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_21_reg_2531[23]_i_2 
       (.I0(add_ln16_19_reg_2526[22]),
        .I1(add_ln16_18_reg_2521[22]),
        .I2(add_ln16_17_reg_2506[22]),
        .O(\add_ln16_21_reg_2531[23]_i_2_n_1 ));
  (* HLUTNM = "lutpair51" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_21_reg_2531[23]_i_3 
       (.I0(add_ln16_19_reg_2526[21]),
        .I1(add_ln16_18_reg_2521[21]),
        .I2(add_ln16_17_reg_2506[21]),
        .O(\add_ln16_21_reg_2531[23]_i_3_n_1 ));
  (* HLUTNM = "lutpair50" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_21_reg_2531[23]_i_4 
       (.I0(add_ln16_19_reg_2526[20]),
        .I1(add_ln16_18_reg_2521[20]),
        .I2(add_ln16_17_reg_2506[20]),
        .O(\add_ln16_21_reg_2531[23]_i_4_n_1 ));
  (* HLUTNM = "lutpair49" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_21_reg_2531[23]_i_5 
       (.I0(add_ln16_19_reg_2526[19]),
        .I1(add_ln16_18_reg_2521[19]),
        .I2(add_ln16_17_reg_2506[19]),
        .O(\add_ln16_21_reg_2531[23]_i_5_n_1 ));
  (* HLUTNM = "lutpair53" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_21_reg_2531[23]_i_6 
       (.I0(add_ln16_19_reg_2526[23]),
        .I1(add_ln16_18_reg_2521[23]),
        .I2(add_ln16_17_reg_2506[23]),
        .I3(\add_ln16_21_reg_2531[23]_i_2_n_1 ),
        .O(\add_ln16_21_reg_2531[23]_i_6_n_1 ));
  (* HLUTNM = "lutpair52" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_21_reg_2531[23]_i_7 
       (.I0(add_ln16_19_reg_2526[22]),
        .I1(add_ln16_18_reg_2521[22]),
        .I2(add_ln16_17_reg_2506[22]),
        .I3(\add_ln16_21_reg_2531[23]_i_3_n_1 ),
        .O(\add_ln16_21_reg_2531[23]_i_7_n_1 ));
  (* HLUTNM = "lutpair51" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_21_reg_2531[23]_i_8 
       (.I0(add_ln16_19_reg_2526[21]),
        .I1(add_ln16_18_reg_2521[21]),
        .I2(add_ln16_17_reg_2506[21]),
        .I3(\add_ln16_21_reg_2531[23]_i_4_n_1 ),
        .O(\add_ln16_21_reg_2531[23]_i_8_n_1 ));
  (* HLUTNM = "lutpair50" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_21_reg_2531[23]_i_9 
       (.I0(add_ln16_19_reg_2526[20]),
        .I1(add_ln16_18_reg_2521[20]),
        .I2(add_ln16_17_reg_2506[20]),
        .I3(\add_ln16_21_reg_2531[23]_i_5_n_1 ),
        .O(\add_ln16_21_reg_2531[23]_i_9_n_1 ));
  (* HLUTNM = "lutpair56" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_21_reg_2531[27]_i_2 
       (.I0(add_ln16_19_reg_2526[26]),
        .I1(add_ln16_18_reg_2521[26]),
        .I2(add_ln16_17_reg_2506[26]),
        .O(\add_ln16_21_reg_2531[27]_i_2_n_1 ));
  (* HLUTNM = "lutpair55" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_21_reg_2531[27]_i_3 
       (.I0(add_ln16_19_reg_2526[25]),
        .I1(add_ln16_18_reg_2521[25]),
        .I2(add_ln16_17_reg_2506[25]),
        .O(\add_ln16_21_reg_2531[27]_i_3_n_1 ));
  (* HLUTNM = "lutpair54" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_21_reg_2531[27]_i_4 
       (.I0(add_ln16_19_reg_2526[24]),
        .I1(add_ln16_18_reg_2521[24]),
        .I2(add_ln16_17_reg_2506[24]),
        .O(\add_ln16_21_reg_2531[27]_i_4_n_1 ));
  (* HLUTNM = "lutpair53" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_21_reg_2531[27]_i_5 
       (.I0(add_ln16_19_reg_2526[23]),
        .I1(add_ln16_18_reg_2521[23]),
        .I2(add_ln16_17_reg_2506[23]),
        .O(\add_ln16_21_reg_2531[27]_i_5_n_1 ));
  (* HLUTNM = "lutpair57" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_21_reg_2531[27]_i_6 
       (.I0(add_ln16_19_reg_2526[27]),
        .I1(add_ln16_18_reg_2521[27]),
        .I2(add_ln16_17_reg_2506[27]),
        .I3(\add_ln16_21_reg_2531[27]_i_2_n_1 ),
        .O(\add_ln16_21_reg_2531[27]_i_6_n_1 ));
  (* HLUTNM = "lutpair56" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_21_reg_2531[27]_i_7 
       (.I0(add_ln16_19_reg_2526[26]),
        .I1(add_ln16_18_reg_2521[26]),
        .I2(add_ln16_17_reg_2506[26]),
        .I3(\add_ln16_21_reg_2531[27]_i_3_n_1 ),
        .O(\add_ln16_21_reg_2531[27]_i_7_n_1 ));
  (* HLUTNM = "lutpair55" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_21_reg_2531[27]_i_8 
       (.I0(add_ln16_19_reg_2526[25]),
        .I1(add_ln16_18_reg_2521[25]),
        .I2(add_ln16_17_reg_2506[25]),
        .I3(\add_ln16_21_reg_2531[27]_i_4_n_1 ),
        .O(\add_ln16_21_reg_2531[27]_i_8_n_1 ));
  (* HLUTNM = "lutpair54" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_21_reg_2531[27]_i_9 
       (.I0(add_ln16_19_reg_2526[24]),
        .I1(add_ln16_18_reg_2521[24]),
        .I2(add_ln16_17_reg_2506[24]),
        .I3(\add_ln16_21_reg_2531[27]_i_5_n_1 ),
        .O(\add_ln16_21_reg_2531[27]_i_9_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln16_21_reg_2531[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(\icmp_ln10_reg_1915_pp0_iter1_reg_reg_n_1_[0] ),
        .O(add_ln16_21_reg_25310));
  (* HLUTNM = "lutpair59" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_21_reg_2531[31]_i_3 
       (.I0(add_ln16_19_reg_2526[29]),
        .I1(add_ln16_18_reg_2521[29]),
        .I2(add_ln16_17_reg_2506[29]),
        .O(\add_ln16_21_reg_2531[31]_i_3_n_1 ));
  (* HLUTNM = "lutpair58" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_21_reg_2531[31]_i_4 
       (.I0(add_ln16_19_reg_2526[28]),
        .I1(add_ln16_18_reg_2521[28]),
        .I2(add_ln16_17_reg_2506[28]),
        .O(\add_ln16_21_reg_2531[31]_i_4_n_1 ));
  (* HLUTNM = "lutpair57" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_21_reg_2531[31]_i_5 
       (.I0(add_ln16_19_reg_2526[27]),
        .I1(add_ln16_18_reg_2521[27]),
        .I2(add_ln16_17_reg_2506[27]),
        .O(\add_ln16_21_reg_2531[31]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln16_21_reg_2531[31]_i_6 
       (.I0(add_ln16_17_reg_2506[30]),
        .I1(add_ln16_18_reg_2521[30]),
        .I2(add_ln16_19_reg_2526[30]),
        .I3(add_ln16_18_reg_2521[31]),
        .I4(add_ln16_19_reg_2526[31]),
        .I5(add_ln16_17_reg_2506[31]),
        .O(\add_ln16_21_reg_2531[31]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_21_reg_2531[31]_i_7 
       (.I0(\add_ln16_21_reg_2531[31]_i_3_n_1 ),
        .I1(add_ln16_18_reg_2521[30]),
        .I2(add_ln16_19_reg_2526[30]),
        .I3(add_ln16_17_reg_2506[30]),
        .O(\add_ln16_21_reg_2531[31]_i_7_n_1 ));
  (* HLUTNM = "lutpair59" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_21_reg_2531[31]_i_8 
       (.I0(add_ln16_19_reg_2526[29]),
        .I1(add_ln16_18_reg_2521[29]),
        .I2(add_ln16_17_reg_2506[29]),
        .I3(\add_ln16_21_reg_2531[31]_i_4_n_1 ),
        .O(\add_ln16_21_reg_2531[31]_i_8_n_1 ));
  (* HLUTNM = "lutpair58" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_21_reg_2531[31]_i_9 
       (.I0(add_ln16_19_reg_2526[28]),
        .I1(add_ln16_18_reg_2521[28]),
        .I2(add_ln16_17_reg_2506[28]),
        .I3(\add_ln16_21_reg_2531[31]_i_5_n_1 ),
        .O(\add_ln16_21_reg_2531[31]_i_9_n_1 ));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_21_reg_2531[3]_i_2 
       (.I0(add_ln16_19_reg_2526[2]),
        .I1(add_ln16_18_reg_2521[2]),
        .I2(add_ln16_17_reg_2506[2]),
        .O(\add_ln16_21_reg_2531[3]_i_2_n_1 ));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_21_reg_2531[3]_i_3 
       (.I0(add_ln16_19_reg_2526[1]),
        .I1(add_ln16_18_reg_2521[1]),
        .I2(add_ln16_17_reg_2506[1]),
        .O(\add_ln16_21_reg_2531[3]_i_3_n_1 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_21_reg_2531[3]_i_4 
       (.I0(add_ln16_19_reg_2526[0]),
        .I1(add_ln16_18_reg_2521[0]),
        .I2(add_ln16_17_reg_2506[0]),
        .O(\add_ln16_21_reg_2531[3]_i_4_n_1 ));
  (* HLUTNM = "lutpair33" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_21_reg_2531[3]_i_5 
       (.I0(add_ln16_19_reg_2526[3]),
        .I1(add_ln16_18_reg_2521[3]),
        .I2(add_ln16_17_reg_2506[3]),
        .I3(\add_ln16_21_reg_2531[3]_i_2_n_1 ),
        .O(\add_ln16_21_reg_2531[3]_i_5_n_1 ));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_21_reg_2531[3]_i_6 
       (.I0(add_ln16_19_reg_2526[2]),
        .I1(add_ln16_18_reg_2521[2]),
        .I2(add_ln16_17_reg_2506[2]),
        .I3(\add_ln16_21_reg_2531[3]_i_3_n_1 ),
        .O(\add_ln16_21_reg_2531[3]_i_6_n_1 ));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_21_reg_2531[3]_i_7 
       (.I0(add_ln16_19_reg_2526[1]),
        .I1(add_ln16_18_reg_2521[1]),
        .I2(add_ln16_17_reg_2506[1]),
        .I3(\add_ln16_21_reg_2531[3]_i_4_n_1 ),
        .O(\add_ln16_21_reg_2531[3]_i_7_n_1 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln16_21_reg_2531[3]_i_8 
       (.I0(add_ln16_19_reg_2526[0]),
        .I1(add_ln16_18_reg_2521[0]),
        .I2(add_ln16_17_reg_2506[0]),
        .O(\add_ln16_21_reg_2531[3]_i_8_n_1 ));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_21_reg_2531[7]_i_2 
       (.I0(add_ln16_19_reg_2526[6]),
        .I1(add_ln16_18_reg_2521[6]),
        .I2(add_ln16_17_reg_2506[6]),
        .O(\add_ln16_21_reg_2531[7]_i_2_n_1 ));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_21_reg_2531[7]_i_3 
       (.I0(add_ln16_19_reg_2526[5]),
        .I1(add_ln16_18_reg_2521[5]),
        .I2(add_ln16_17_reg_2506[5]),
        .O(\add_ln16_21_reg_2531[7]_i_3_n_1 ));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_21_reg_2531[7]_i_4 
       (.I0(add_ln16_19_reg_2526[4]),
        .I1(add_ln16_18_reg_2521[4]),
        .I2(add_ln16_17_reg_2506[4]),
        .O(\add_ln16_21_reg_2531[7]_i_4_n_1 ));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_21_reg_2531[7]_i_5 
       (.I0(add_ln16_19_reg_2526[3]),
        .I1(add_ln16_18_reg_2521[3]),
        .I2(add_ln16_17_reg_2506[3]),
        .O(\add_ln16_21_reg_2531[7]_i_5_n_1 ));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_21_reg_2531[7]_i_6 
       (.I0(add_ln16_19_reg_2526[7]),
        .I1(add_ln16_18_reg_2521[7]),
        .I2(add_ln16_17_reg_2506[7]),
        .I3(\add_ln16_21_reg_2531[7]_i_2_n_1 ),
        .O(\add_ln16_21_reg_2531[7]_i_6_n_1 ));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_21_reg_2531[7]_i_7 
       (.I0(add_ln16_19_reg_2526[6]),
        .I1(add_ln16_18_reg_2521[6]),
        .I2(add_ln16_17_reg_2506[6]),
        .I3(\add_ln16_21_reg_2531[7]_i_3_n_1 ),
        .O(\add_ln16_21_reg_2531[7]_i_7_n_1 ));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_21_reg_2531[7]_i_8 
       (.I0(add_ln16_19_reg_2526[5]),
        .I1(add_ln16_18_reg_2521[5]),
        .I2(add_ln16_17_reg_2506[5]),
        .I3(\add_ln16_21_reg_2531[7]_i_4_n_1 ),
        .O(\add_ln16_21_reg_2531[7]_i_8_n_1 ));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_21_reg_2531[7]_i_9 
       (.I0(add_ln16_19_reg_2526[4]),
        .I1(add_ln16_18_reg_2521[4]),
        .I2(add_ln16_17_reg_2506[4]),
        .I3(\add_ln16_21_reg_2531[7]_i_5_n_1 ),
        .O(\add_ln16_21_reg_2531[7]_i_9_n_1 ));
  FDRE \add_ln16_21_reg_2531_reg[0] 
       (.C(ap_clk),
        .CE(add_ln16_21_reg_25310),
        .D(add_ln16_21_fu_1863_p2[0]),
        .Q(add_ln16_21_reg_2531[0]),
        .R(1'b0));
  FDRE \add_ln16_21_reg_2531_reg[10] 
       (.C(ap_clk),
        .CE(add_ln16_21_reg_25310),
        .D(add_ln16_21_fu_1863_p2[10]),
        .Q(add_ln16_21_reg_2531[10]),
        .R(1'b0));
  FDRE \add_ln16_21_reg_2531_reg[11] 
       (.C(ap_clk),
        .CE(add_ln16_21_reg_25310),
        .D(add_ln16_21_fu_1863_p2[11]),
        .Q(add_ln16_21_reg_2531[11]),
        .R(1'b0));
  CARRY4 \add_ln16_21_reg_2531_reg[11]_i_1 
       (.CI(\add_ln16_21_reg_2531_reg[7]_i_1_n_1 ),
        .CO({\add_ln16_21_reg_2531_reg[11]_i_1_n_1 ,\add_ln16_21_reg_2531_reg[11]_i_1_n_2 ,\add_ln16_21_reg_2531_reg[11]_i_1_n_3 ,\add_ln16_21_reg_2531_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_21_reg_2531[11]_i_2_n_1 ,\add_ln16_21_reg_2531[11]_i_3_n_1 ,\add_ln16_21_reg_2531[11]_i_4_n_1 ,\add_ln16_21_reg_2531[11]_i_5_n_1 }),
        .O(add_ln16_21_fu_1863_p2[11:8]),
        .S({\add_ln16_21_reg_2531[11]_i_6_n_1 ,\add_ln16_21_reg_2531[11]_i_7_n_1 ,\add_ln16_21_reg_2531[11]_i_8_n_1 ,\add_ln16_21_reg_2531[11]_i_9_n_1 }));
  FDRE \add_ln16_21_reg_2531_reg[12] 
       (.C(ap_clk),
        .CE(add_ln16_21_reg_25310),
        .D(add_ln16_21_fu_1863_p2[12]),
        .Q(add_ln16_21_reg_2531[12]),
        .R(1'b0));
  FDRE \add_ln16_21_reg_2531_reg[13] 
       (.C(ap_clk),
        .CE(add_ln16_21_reg_25310),
        .D(add_ln16_21_fu_1863_p2[13]),
        .Q(add_ln16_21_reg_2531[13]),
        .R(1'b0));
  FDRE \add_ln16_21_reg_2531_reg[14] 
       (.C(ap_clk),
        .CE(add_ln16_21_reg_25310),
        .D(add_ln16_21_fu_1863_p2[14]),
        .Q(add_ln16_21_reg_2531[14]),
        .R(1'b0));
  FDRE \add_ln16_21_reg_2531_reg[15] 
       (.C(ap_clk),
        .CE(add_ln16_21_reg_25310),
        .D(add_ln16_21_fu_1863_p2[15]),
        .Q(add_ln16_21_reg_2531[15]),
        .R(1'b0));
  CARRY4 \add_ln16_21_reg_2531_reg[15]_i_1 
       (.CI(\add_ln16_21_reg_2531_reg[11]_i_1_n_1 ),
        .CO({\add_ln16_21_reg_2531_reg[15]_i_1_n_1 ,\add_ln16_21_reg_2531_reg[15]_i_1_n_2 ,\add_ln16_21_reg_2531_reg[15]_i_1_n_3 ,\add_ln16_21_reg_2531_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_21_reg_2531[15]_i_2_n_1 ,\add_ln16_21_reg_2531[15]_i_3_n_1 ,\add_ln16_21_reg_2531[15]_i_4_n_1 ,\add_ln16_21_reg_2531[15]_i_5_n_1 }),
        .O(add_ln16_21_fu_1863_p2[15:12]),
        .S({\add_ln16_21_reg_2531[15]_i_6_n_1 ,\add_ln16_21_reg_2531[15]_i_7_n_1 ,\add_ln16_21_reg_2531[15]_i_8_n_1 ,\add_ln16_21_reg_2531[15]_i_9_n_1 }));
  FDRE \add_ln16_21_reg_2531_reg[16] 
       (.C(ap_clk),
        .CE(add_ln16_21_reg_25310),
        .D(add_ln16_21_fu_1863_p2[16]),
        .Q(add_ln16_21_reg_2531[16]),
        .R(1'b0));
  FDRE \add_ln16_21_reg_2531_reg[17] 
       (.C(ap_clk),
        .CE(add_ln16_21_reg_25310),
        .D(add_ln16_21_fu_1863_p2[17]),
        .Q(add_ln16_21_reg_2531[17]),
        .R(1'b0));
  FDRE \add_ln16_21_reg_2531_reg[18] 
       (.C(ap_clk),
        .CE(add_ln16_21_reg_25310),
        .D(add_ln16_21_fu_1863_p2[18]),
        .Q(add_ln16_21_reg_2531[18]),
        .R(1'b0));
  FDRE \add_ln16_21_reg_2531_reg[19] 
       (.C(ap_clk),
        .CE(add_ln16_21_reg_25310),
        .D(add_ln16_21_fu_1863_p2[19]),
        .Q(add_ln16_21_reg_2531[19]),
        .R(1'b0));
  CARRY4 \add_ln16_21_reg_2531_reg[19]_i_1 
       (.CI(\add_ln16_21_reg_2531_reg[15]_i_1_n_1 ),
        .CO({\add_ln16_21_reg_2531_reg[19]_i_1_n_1 ,\add_ln16_21_reg_2531_reg[19]_i_1_n_2 ,\add_ln16_21_reg_2531_reg[19]_i_1_n_3 ,\add_ln16_21_reg_2531_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_21_reg_2531[19]_i_2_n_1 ,\add_ln16_21_reg_2531[19]_i_3_n_1 ,\add_ln16_21_reg_2531[19]_i_4_n_1 ,\add_ln16_21_reg_2531[19]_i_5_n_1 }),
        .O(add_ln16_21_fu_1863_p2[19:16]),
        .S({\add_ln16_21_reg_2531[19]_i_6_n_1 ,\add_ln16_21_reg_2531[19]_i_7_n_1 ,\add_ln16_21_reg_2531[19]_i_8_n_1 ,\add_ln16_21_reg_2531[19]_i_9_n_1 }));
  FDRE \add_ln16_21_reg_2531_reg[1] 
       (.C(ap_clk),
        .CE(add_ln16_21_reg_25310),
        .D(add_ln16_21_fu_1863_p2[1]),
        .Q(add_ln16_21_reg_2531[1]),
        .R(1'b0));
  FDRE \add_ln16_21_reg_2531_reg[20] 
       (.C(ap_clk),
        .CE(add_ln16_21_reg_25310),
        .D(add_ln16_21_fu_1863_p2[20]),
        .Q(add_ln16_21_reg_2531[20]),
        .R(1'b0));
  FDRE \add_ln16_21_reg_2531_reg[21] 
       (.C(ap_clk),
        .CE(add_ln16_21_reg_25310),
        .D(add_ln16_21_fu_1863_p2[21]),
        .Q(add_ln16_21_reg_2531[21]),
        .R(1'b0));
  FDRE \add_ln16_21_reg_2531_reg[22] 
       (.C(ap_clk),
        .CE(add_ln16_21_reg_25310),
        .D(add_ln16_21_fu_1863_p2[22]),
        .Q(add_ln16_21_reg_2531[22]),
        .R(1'b0));
  FDRE \add_ln16_21_reg_2531_reg[23] 
       (.C(ap_clk),
        .CE(add_ln16_21_reg_25310),
        .D(add_ln16_21_fu_1863_p2[23]),
        .Q(add_ln16_21_reg_2531[23]),
        .R(1'b0));
  CARRY4 \add_ln16_21_reg_2531_reg[23]_i_1 
       (.CI(\add_ln16_21_reg_2531_reg[19]_i_1_n_1 ),
        .CO({\add_ln16_21_reg_2531_reg[23]_i_1_n_1 ,\add_ln16_21_reg_2531_reg[23]_i_1_n_2 ,\add_ln16_21_reg_2531_reg[23]_i_1_n_3 ,\add_ln16_21_reg_2531_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_21_reg_2531[23]_i_2_n_1 ,\add_ln16_21_reg_2531[23]_i_3_n_1 ,\add_ln16_21_reg_2531[23]_i_4_n_1 ,\add_ln16_21_reg_2531[23]_i_5_n_1 }),
        .O(add_ln16_21_fu_1863_p2[23:20]),
        .S({\add_ln16_21_reg_2531[23]_i_6_n_1 ,\add_ln16_21_reg_2531[23]_i_7_n_1 ,\add_ln16_21_reg_2531[23]_i_8_n_1 ,\add_ln16_21_reg_2531[23]_i_9_n_1 }));
  FDRE \add_ln16_21_reg_2531_reg[24] 
       (.C(ap_clk),
        .CE(add_ln16_21_reg_25310),
        .D(add_ln16_21_fu_1863_p2[24]),
        .Q(add_ln16_21_reg_2531[24]),
        .R(1'b0));
  FDRE \add_ln16_21_reg_2531_reg[25] 
       (.C(ap_clk),
        .CE(add_ln16_21_reg_25310),
        .D(add_ln16_21_fu_1863_p2[25]),
        .Q(add_ln16_21_reg_2531[25]),
        .R(1'b0));
  FDRE \add_ln16_21_reg_2531_reg[26] 
       (.C(ap_clk),
        .CE(add_ln16_21_reg_25310),
        .D(add_ln16_21_fu_1863_p2[26]),
        .Q(add_ln16_21_reg_2531[26]),
        .R(1'b0));
  FDRE \add_ln16_21_reg_2531_reg[27] 
       (.C(ap_clk),
        .CE(add_ln16_21_reg_25310),
        .D(add_ln16_21_fu_1863_p2[27]),
        .Q(add_ln16_21_reg_2531[27]),
        .R(1'b0));
  CARRY4 \add_ln16_21_reg_2531_reg[27]_i_1 
       (.CI(\add_ln16_21_reg_2531_reg[23]_i_1_n_1 ),
        .CO({\add_ln16_21_reg_2531_reg[27]_i_1_n_1 ,\add_ln16_21_reg_2531_reg[27]_i_1_n_2 ,\add_ln16_21_reg_2531_reg[27]_i_1_n_3 ,\add_ln16_21_reg_2531_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_21_reg_2531[27]_i_2_n_1 ,\add_ln16_21_reg_2531[27]_i_3_n_1 ,\add_ln16_21_reg_2531[27]_i_4_n_1 ,\add_ln16_21_reg_2531[27]_i_5_n_1 }),
        .O(add_ln16_21_fu_1863_p2[27:24]),
        .S({\add_ln16_21_reg_2531[27]_i_6_n_1 ,\add_ln16_21_reg_2531[27]_i_7_n_1 ,\add_ln16_21_reg_2531[27]_i_8_n_1 ,\add_ln16_21_reg_2531[27]_i_9_n_1 }));
  FDRE \add_ln16_21_reg_2531_reg[28] 
       (.C(ap_clk),
        .CE(add_ln16_21_reg_25310),
        .D(add_ln16_21_fu_1863_p2[28]),
        .Q(add_ln16_21_reg_2531[28]),
        .R(1'b0));
  FDRE \add_ln16_21_reg_2531_reg[29] 
       (.C(ap_clk),
        .CE(add_ln16_21_reg_25310),
        .D(add_ln16_21_fu_1863_p2[29]),
        .Q(add_ln16_21_reg_2531[29]),
        .R(1'b0));
  FDRE \add_ln16_21_reg_2531_reg[2] 
       (.C(ap_clk),
        .CE(add_ln16_21_reg_25310),
        .D(add_ln16_21_fu_1863_p2[2]),
        .Q(add_ln16_21_reg_2531[2]),
        .R(1'b0));
  FDRE \add_ln16_21_reg_2531_reg[30] 
       (.C(ap_clk),
        .CE(add_ln16_21_reg_25310),
        .D(add_ln16_21_fu_1863_p2[30]),
        .Q(add_ln16_21_reg_2531[30]),
        .R(1'b0));
  FDRE \add_ln16_21_reg_2531_reg[31] 
       (.C(ap_clk),
        .CE(add_ln16_21_reg_25310),
        .D(add_ln16_21_fu_1863_p2[31]),
        .Q(add_ln16_21_reg_2531[31]),
        .R(1'b0));
  CARRY4 \add_ln16_21_reg_2531_reg[31]_i_2 
       (.CI(\add_ln16_21_reg_2531_reg[27]_i_1_n_1 ),
        .CO({\NLW_add_ln16_21_reg_2531_reg[31]_i_2_CO_UNCONNECTED [3],\add_ln16_21_reg_2531_reg[31]_i_2_n_2 ,\add_ln16_21_reg_2531_reg[31]_i_2_n_3 ,\add_ln16_21_reg_2531_reg[31]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln16_21_reg_2531[31]_i_3_n_1 ,\add_ln16_21_reg_2531[31]_i_4_n_1 ,\add_ln16_21_reg_2531[31]_i_5_n_1 }),
        .O(add_ln16_21_fu_1863_p2[31:28]),
        .S({\add_ln16_21_reg_2531[31]_i_6_n_1 ,\add_ln16_21_reg_2531[31]_i_7_n_1 ,\add_ln16_21_reg_2531[31]_i_8_n_1 ,\add_ln16_21_reg_2531[31]_i_9_n_1 }));
  FDRE \add_ln16_21_reg_2531_reg[3] 
       (.C(ap_clk),
        .CE(add_ln16_21_reg_25310),
        .D(add_ln16_21_fu_1863_p2[3]),
        .Q(add_ln16_21_reg_2531[3]),
        .R(1'b0));
  CARRY4 \add_ln16_21_reg_2531_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln16_21_reg_2531_reg[3]_i_1_n_1 ,\add_ln16_21_reg_2531_reg[3]_i_1_n_2 ,\add_ln16_21_reg_2531_reg[3]_i_1_n_3 ,\add_ln16_21_reg_2531_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_21_reg_2531[3]_i_2_n_1 ,\add_ln16_21_reg_2531[3]_i_3_n_1 ,\add_ln16_21_reg_2531[3]_i_4_n_1 ,1'b0}),
        .O(add_ln16_21_fu_1863_p2[3:0]),
        .S({\add_ln16_21_reg_2531[3]_i_5_n_1 ,\add_ln16_21_reg_2531[3]_i_6_n_1 ,\add_ln16_21_reg_2531[3]_i_7_n_1 ,\add_ln16_21_reg_2531[3]_i_8_n_1 }));
  FDRE \add_ln16_21_reg_2531_reg[4] 
       (.C(ap_clk),
        .CE(add_ln16_21_reg_25310),
        .D(add_ln16_21_fu_1863_p2[4]),
        .Q(add_ln16_21_reg_2531[4]),
        .R(1'b0));
  FDRE \add_ln16_21_reg_2531_reg[5] 
       (.C(ap_clk),
        .CE(add_ln16_21_reg_25310),
        .D(add_ln16_21_fu_1863_p2[5]),
        .Q(add_ln16_21_reg_2531[5]),
        .R(1'b0));
  FDRE \add_ln16_21_reg_2531_reg[6] 
       (.C(ap_clk),
        .CE(add_ln16_21_reg_25310),
        .D(add_ln16_21_fu_1863_p2[6]),
        .Q(add_ln16_21_reg_2531[6]),
        .R(1'b0));
  FDRE \add_ln16_21_reg_2531_reg[7] 
       (.C(ap_clk),
        .CE(add_ln16_21_reg_25310),
        .D(add_ln16_21_fu_1863_p2[7]),
        .Q(add_ln16_21_reg_2531[7]),
        .R(1'b0));
  CARRY4 \add_ln16_21_reg_2531_reg[7]_i_1 
       (.CI(\add_ln16_21_reg_2531_reg[3]_i_1_n_1 ),
        .CO({\add_ln16_21_reg_2531_reg[7]_i_1_n_1 ,\add_ln16_21_reg_2531_reg[7]_i_1_n_2 ,\add_ln16_21_reg_2531_reg[7]_i_1_n_3 ,\add_ln16_21_reg_2531_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_21_reg_2531[7]_i_2_n_1 ,\add_ln16_21_reg_2531[7]_i_3_n_1 ,\add_ln16_21_reg_2531[7]_i_4_n_1 ,\add_ln16_21_reg_2531[7]_i_5_n_1 }),
        .O(add_ln16_21_fu_1863_p2[7:4]),
        .S({\add_ln16_21_reg_2531[7]_i_6_n_1 ,\add_ln16_21_reg_2531[7]_i_7_n_1 ,\add_ln16_21_reg_2531[7]_i_8_n_1 ,\add_ln16_21_reg_2531[7]_i_9_n_1 }));
  FDRE \add_ln16_21_reg_2531_reg[8] 
       (.C(ap_clk),
        .CE(add_ln16_21_reg_25310),
        .D(add_ln16_21_fu_1863_p2[8]),
        .Q(add_ln16_21_reg_2531[8]),
        .R(1'b0));
  FDRE \add_ln16_21_reg_2531_reg[9] 
       (.C(ap_clk),
        .CE(add_ln16_21_reg_25310),
        .D(add_ln16_21_fu_1863_p2[9]),
        .Q(add_ln16_21_reg_2531[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_22_reg_2341[11]_i_2 
       (.I0(reg_880[11]),
        .I1(reg_876[11]),
        .O(\add_ln16_22_reg_2341[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_22_reg_2341[11]_i_3 
       (.I0(reg_880[10]),
        .I1(reg_876[10]),
        .O(\add_ln16_22_reg_2341[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_22_reg_2341[11]_i_4 
       (.I0(reg_880[9]),
        .I1(reg_876[9]),
        .O(\add_ln16_22_reg_2341[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_22_reg_2341[11]_i_5 
       (.I0(reg_880[8]),
        .I1(reg_876[8]),
        .O(\add_ln16_22_reg_2341[11]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_22_reg_2341[15]_i_2 
       (.I0(reg_880[15]),
        .I1(reg_876[15]),
        .O(\add_ln16_22_reg_2341[15]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_22_reg_2341[15]_i_3 
       (.I0(reg_880[14]),
        .I1(reg_876[14]),
        .O(\add_ln16_22_reg_2341[15]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_22_reg_2341[15]_i_4 
       (.I0(reg_880[13]),
        .I1(reg_876[13]),
        .O(\add_ln16_22_reg_2341[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_22_reg_2341[15]_i_5 
       (.I0(reg_880[12]),
        .I1(reg_876[12]),
        .O(\add_ln16_22_reg_2341[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_22_reg_2341[19]_i_2 
       (.I0(reg_880[19]),
        .I1(reg_876[19]),
        .O(\add_ln16_22_reg_2341[19]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_22_reg_2341[19]_i_3 
       (.I0(reg_880[18]),
        .I1(reg_876[18]),
        .O(\add_ln16_22_reg_2341[19]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_22_reg_2341[19]_i_4 
       (.I0(reg_880[17]),
        .I1(reg_876[17]),
        .O(\add_ln16_22_reg_2341[19]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_22_reg_2341[19]_i_5 
       (.I0(reg_880[16]),
        .I1(reg_876[16]),
        .O(\add_ln16_22_reg_2341[19]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_22_reg_2341[23]_i_2 
       (.I0(reg_880[23]),
        .I1(reg_876[23]),
        .O(\add_ln16_22_reg_2341[23]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_22_reg_2341[23]_i_3 
       (.I0(reg_880[22]),
        .I1(reg_876[22]),
        .O(\add_ln16_22_reg_2341[23]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_22_reg_2341[23]_i_4 
       (.I0(reg_880[21]),
        .I1(reg_876[21]),
        .O(\add_ln16_22_reg_2341[23]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_22_reg_2341[23]_i_5 
       (.I0(reg_880[20]),
        .I1(reg_876[20]),
        .O(\add_ln16_22_reg_2341[23]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_22_reg_2341[27]_i_2 
       (.I0(reg_880[27]),
        .I1(reg_876[27]),
        .O(\add_ln16_22_reg_2341[27]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_22_reg_2341[27]_i_3 
       (.I0(reg_880[26]),
        .I1(reg_876[26]),
        .O(\add_ln16_22_reg_2341[27]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_22_reg_2341[27]_i_4 
       (.I0(reg_880[25]),
        .I1(reg_876[25]),
        .O(\add_ln16_22_reg_2341[27]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_22_reg_2341[27]_i_5 
       (.I0(reg_880[24]),
        .I1(reg_876[24]),
        .O(\add_ln16_22_reg_2341[27]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln16_22_reg_2341[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage23),
        .I1(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .O(add_ln16_22_reg_23410));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_22_reg_2341[31]_i_3 
       (.I0(reg_880[31]),
        .I1(reg_876[31]),
        .O(\add_ln16_22_reg_2341[31]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_22_reg_2341[31]_i_4 
       (.I0(reg_880[30]),
        .I1(reg_876[30]),
        .O(\add_ln16_22_reg_2341[31]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_22_reg_2341[31]_i_5 
       (.I0(reg_880[29]),
        .I1(reg_876[29]),
        .O(\add_ln16_22_reg_2341[31]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_22_reg_2341[31]_i_6 
       (.I0(reg_880[28]),
        .I1(reg_876[28]),
        .O(\add_ln16_22_reg_2341[31]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_22_reg_2341[3]_i_2 
       (.I0(reg_880[3]),
        .I1(reg_876[3]),
        .O(\add_ln16_22_reg_2341[3]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_22_reg_2341[3]_i_3 
       (.I0(reg_880[2]),
        .I1(reg_876[2]),
        .O(\add_ln16_22_reg_2341[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_22_reg_2341[3]_i_4 
       (.I0(reg_880[1]),
        .I1(reg_876[1]),
        .O(\add_ln16_22_reg_2341[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_22_reg_2341[3]_i_5 
       (.I0(reg_880[0]),
        .I1(reg_876[0]),
        .O(\add_ln16_22_reg_2341[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_22_reg_2341[7]_i_2 
       (.I0(reg_880[7]),
        .I1(reg_876[7]),
        .O(\add_ln16_22_reg_2341[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_22_reg_2341[7]_i_3 
       (.I0(reg_880[6]),
        .I1(reg_876[6]),
        .O(\add_ln16_22_reg_2341[7]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_22_reg_2341[7]_i_4 
       (.I0(reg_880[5]),
        .I1(reg_876[5]),
        .O(\add_ln16_22_reg_2341[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_22_reg_2341[7]_i_5 
       (.I0(reg_880[4]),
        .I1(reg_876[4]),
        .O(\add_ln16_22_reg_2341[7]_i_5_n_1 ));
  FDRE \add_ln16_22_reg_2341_reg[0] 
       (.C(ap_clk),
        .CE(add_ln16_22_reg_23410),
        .D(add_ln16_22_fu_1546_p2[0]),
        .Q(add_ln16_22_reg_2341[0]),
        .R(1'b0));
  FDRE \add_ln16_22_reg_2341_reg[10] 
       (.C(ap_clk),
        .CE(add_ln16_22_reg_23410),
        .D(add_ln16_22_fu_1546_p2[10]),
        .Q(add_ln16_22_reg_2341[10]),
        .R(1'b0));
  FDRE \add_ln16_22_reg_2341_reg[11] 
       (.C(ap_clk),
        .CE(add_ln16_22_reg_23410),
        .D(add_ln16_22_fu_1546_p2[11]),
        .Q(add_ln16_22_reg_2341[11]),
        .R(1'b0));
  CARRY4 \add_ln16_22_reg_2341_reg[11]_i_1 
       (.CI(\add_ln16_22_reg_2341_reg[7]_i_1_n_1 ),
        .CO({\add_ln16_22_reg_2341_reg[11]_i_1_n_1 ,\add_ln16_22_reg_2341_reg[11]_i_1_n_2 ,\add_ln16_22_reg_2341_reg[11]_i_1_n_3 ,\add_ln16_22_reg_2341_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(reg_880[11:8]),
        .O(add_ln16_22_fu_1546_p2[11:8]),
        .S({\add_ln16_22_reg_2341[11]_i_2_n_1 ,\add_ln16_22_reg_2341[11]_i_3_n_1 ,\add_ln16_22_reg_2341[11]_i_4_n_1 ,\add_ln16_22_reg_2341[11]_i_5_n_1 }));
  FDRE \add_ln16_22_reg_2341_reg[12] 
       (.C(ap_clk),
        .CE(add_ln16_22_reg_23410),
        .D(add_ln16_22_fu_1546_p2[12]),
        .Q(add_ln16_22_reg_2341[12]),
        .R(1'b0));
  FDRE \add_ln16_22_reg_2341_reg[13] 
       (.C(ap_clk),
        .CE(add_ln16_22_reg_23410),
        .D(add_ln16_22_fu_1546_p2[13]),
        .Q(add_ln16_22_reg_2341[13]),
        .R(1'b0));
  FDRE \add_ln16_22_reg_2341_reg[14] 
       (.C(ap_clk),
        .CE(add_ln16_22_reg_23410),
        .D(add_ln16_22_fu_1546_p2[14]),
        .Q(add_ln16_22_reg_2341[14]),
        .R(1'b0));
  FDRE \add_ln16_22_reg_2341_reg[15] 
       (.C(ap_clk),
        .CE(add_ln16_22_reg_23410),
        .D(add_ln16_22_fu_1546_p2[15]),
        .Q(add_ln16_22_reg_2341[15]),
        .R(1'b0));
  CARRY4 \add_ln16_22_reg_2341_reg[15]_i_1 
       (.CI(\add_ln16_22_reg_2341_reg[11]_i_1_n_1 ),
        .CO({\add_ln16_22_reg_2341_reg[15]_i_1_n_1 ,\add_ln16_22_reg_2341_reg[15]_i_1_n_2 ,\add_ln16_22_reg_2341_reg[15]_i_1_n_3 ,\add_ln16_22_reg_2341_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(reg_880[15:12]),
        .O(add_ln16_22_fu_1546_p2[15:12]),
        .S({\add_ln16_22_reg_2341[15]_i_2_n_1 ,\add_ln16_22_reg_2341[15]_i_3_n_1 ,\add_ln16_22_reg_2341[15]_i_4_n_1 ,\add_ln16_22_reg_2341[15]_i_5_n_1 }));
  FDRE \add_ln16_22_reg_2341_reg[16] 
       (.C(ap_clk),
        .CE(add_ln16_22_reg_23410),
        .D(add_ln16_22_fu_1546_p2[16]),
        .Q(add_ln16_22_reg_2341[16]),
        .R(1'b0));
  FDRE \add_ln16_22_reg_2341_reg[17] 
       (.C(ap_clk),
        .CE(add_ln16_22_reg_23410),
        .D(add_ln16_22_fu_1546_p2[17]),
        .Q(add_ln16_22_reg_2341[17]),
        .R(1'b0));
  FDRE \add_ln16_22_reg_2341_reg[18] 
       (.C(ap_clk),
        .CE(add_ln16_22_reg_23410),
        .D(add_ln16_22_fu_1546_p2[18]),
        .Q(add_ln16_22_reg_2341[18]),
        .R(1'b0));
  FDRE \add_ln16_22_reg_2341_reg[19] 
       (.C(ap_clk),
        .CE(add_ln16_22_reg_23410),
        .D(add_ln16_22_fu_1546_p2[19]),
        .Q(add_ln16_22_reg_2341[19]),
        .R(1'b0));
  CARRY4 \add_ln16_22_reg_2341_reg[19]_i_1 
       (.CI(\add_ln16_22_reg_2341_reg[15]_i_1_n_1 ),
        .CO({\add_ln16_22_reg_2341_reg[19]_i_1_n_1 ,\add_ln16_22_reg_2341_reg[19]_i_1_n_2 ,\add_ln16_22_reg_2341_reg[19]_i_1_n_3 ,\add_ln16_22_reg_2341_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(reg_880[19:16]),
        .O(add_ln16_22_fu_1546_p2[19:16]),
        .S({\add_ln16_22_reg_2341[19]_i_2_n_1 ,\add_ln16_22_reg_2341[19]_i_3_n_1 ,\add_ln16_22_reg_2341[19]_i_4_n_1 ,\add_ln16_22_reg_2341[19]_i_5_n_1 }));
  FDRE \add_ln16_22_reg_2341_reg[1] 
       (.C(ap_clk),
        .CE(add_ln16_22_reg_23410),
        .D(add_ln16_22_fu_1546_p2[1]),
        .Q(add_ln16_22_reg_2341[1]),
        .R(1'b0));
  FDRE \add_ln16_22_reg_2341_reg[20] 
       (.C(ap_clk),
        .CE(add_ln16_22_reg_23410),
        .D(add_ln16_22_fu_1546_p2[20]),
        .Q(add_ln16_22_reg_2341[20]),
        .R(1'b0));
  FDRE \add_ln16_22_reg_2341_reg[21] 
       (.C(ap_clk),
        .CE(add_ln16_22_reg_23410),
        .D(add_ln16_22_fu_1546_p2[21]),
        .Q(add_ln16_22_reg_2341[21]),
        .R(1'b0));
  FDRE \add_ln16_22_reg_2341_reg[22] 
       (.C(ap_clk),
        .CE(add_ln16_22_reg_23410),
        .D(add_ln16_22_fu_1546_p2[22]),
        .Q(add_ln16_22_reg_2341[22]),
        .R(1'b0));
  FDRE \add_ln16_22_reg_2341_reg[23] 
       (.C(ap_clk),
        .CE(add_ln16_22_reg_23410),
        .D(add_ln16_22_fu_1546_p2[23]),
        .Q(add_ln16_22_reg_2341[23]),
        .R(1'b0));
  CARRY4 \add_ln16_22_reg_2341_reg[23]_i_1 
       (.CI(\add_ln16_22_reg_2341_reg[19]_i_1_n_1 ),
        .CO({\add_ln16_22_reg_2341_reg[23]_i_1_n_1 ,\add_ln16_22_reg_2341_reg[23]_i_1_n_2 ,\add_ln16_22_reg_2341_reg[23]_i_1_n_3 ,\add_ln16_22_reg_2341_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(reg_880[23:20]),
        .O(add_ln16_22_fu_1546_p2[23:20]),
        .S({\add_ln16_22_reg_2341[23]_i_2_n_1 ,\add_ln16_22_reg_2341[23]_i_3_n_1 ,\add_ln16_22_reg_2341[23]_i_4_n_1 ,\add_ln16_22_reg_2341[23]_i_5_n_1 }));
  FDRE \add_ln16_22_reg_2341_reg[24] 
       (.C(ap_clk),
        .CE(add_ln16_22_reg_23410),
        .D(add_ln16_22_fu_1546_p2[24]),
        .Q(add_ln16_22_reg_2341[24]),
        .R(1'b0));
  FDRE \add_ln16_22_reg_2341_reg[25] 
       (.C(ap_clk),
        .CE(add_ln16_22_reg_23410),
        .D(add_ln16_22_fu_1546_p2[25]),
        .Q(add_ln16_22_reg_2341[25]),
        .R(1'b0));
  FDRE \add_ln16_22_reg_2341_reg[26] 
       (.C(ap_clk),
        .CE(add_ln16_22_reg_23410),
        .D(add_ln16_22_fu_1546_p2[26]),
        .Q(add_ln16_22_reg_2341[26]),
        .R(1'b0));
  FDRE \add_ln16_22_reg_2341_reg[27] 
       (.C(ap_clk),
        .CE(add_ln16_22_reg_23410),
        .D(add_ln16_22_fu_1546_p2[27]),
        .Q(add_ln16_22_reg_2341[27]),
        .R(1'b0));
  CARRY4 \add_ln16_22_reg_2341_reg[27]_i_1 
       (.CI(\add_ln16_22_reg_2341_reg[23]_i_1_n_1 ),
        .CO({\add_ln16_22_reg_2341_reg[27]_i_1_n_1 ,\add_ln16_22_reg_2341_reg[27]_i_1_n_2 ,\add_ln16_22_reg_2341_reg[27]_i_1_n_3 ,\add_ln16_22_reg_2341_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(reg_880[27:24]),
        .O(add_ln16_22_fu_1546_p2[27:24]),
        .S({\add_ln16_22_reg_2341[27]_i_2_n_1 ,\add_ln16_22_reg_2341[27]_i_3_n_1 ,\add_ln16_22_reg_2341[27]_i_4_n_1 ,\add_ln16_22_reg_2341[27]_i_5_n_1 }));
  FDRE \add_ln16_22_reg_2341_reg[28] 
       (.C(ap_clk),
        .CE(add_ln16_22_reg_23410),
        .D(add_ln16_22_fu_1546_p2[28]),
        .Q(add_ln16_22_reg_2341[28]),
        .R(1'b0));
  FDRE \add_ln16_22_reg_2341_reg[29] 
       (.C(ap_clk),
        .CE(add_ln16_22_reg_23410),
        .D(add_ln16_22_fu_1546_p2[29]),
        .Q(add_ln16_22_reg_2341[29]),
        .R(1'b0));
  FDRE \add_ln16_22_reg_2341_reg[2] 
       (.C(ap_clk),
        .CE(add_ln16_22_reg_23410),
        .D(add_ln16_22_fu_1546_p2[2]),
        .Q(add_ln16_22_reg_2341[2]),
        .R(1'b0));
  FDRE \add_ln16_22_reg_2341_reg[30] 
       (.C(ap_clk),
        .CE(add_ln16_22_reg_23410),
        .D(add_ln16_22_fu_1546_p2[30]),
        .Q(add_ln16_22_reg_2341[30]),
        .R(1'b0));
  FDRE \add_ln16_22_reg_2341_reg[31] 
       (.C(ap_clk),
        .CE(add_ln16_22_reg_23410),
        .D(add_ln16_22_fu_1546_p2[31]),
        .Q(add_ln16_22_reg_2341[31]),
        .R(1'b0));
  CARRY4 \add_ln16_22_reg_2341_reg[31]_i_2 
       (.CI(\add_ln16_22_reg_2341_reg[27]_i_1_n_1 ),
        .CO({\NLW_add_ln16_22_reg_2341_reg[31]_i_2_CO_UNCONNECTED [3],\add_ln16_22_reg_2341_reg[31]_i_2_n_2 ,\add_ln16_22_reg_2341_reg[31]_i_2_n_3 ,\add_ln16_22_reg_2341_reg[31]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,reg_880[30:28]}),
        .O(add_ln16_22_fu_1546_p2[31:28]),
        .S({\add_ln16_22_reg_2341[31]_i_3_n_1 ,\add_ln16_22_reg_2341[31]_i_4_n_1 ,\add_ln16_22_reg_2341[31]_i_5_n_1 ,\add_ln16_22_reg_2341[31]_i_6_n_1 }));
  FDRE \add_ln16_22_reg_2341_reg[3] 
       (.C(ap_clk),
        .CE(add_ln16_22_reg_23410),
        .D(add_ln16_22_fu_1546_p2[3]),
        .Q(add_ln16_22_reg_2341[3]),
        .R(1'b0));
  CARRY4 \add_ln16_22_reg_2341_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln16_22_reg_2341_reg[3]_i_1_n_1 ,\add_ln16_22_reg_2341_reg[3]_i_1_n_2 ,\add_ln16_22_reg_2341_reg[3]_i_1_n_3 ,\add_ln16_22_reg_2341_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(reg_880[3:0]),
        .O(add_ln16_22_fu_1546_p2[3:0]),
        .S({\add_ln16_22_reg_2341[3]_i_2_n_1 ,\add_ln16_22_reg_2341[3]_i_3_n_1 ,\add_ln16_22_reg_2341[3]_i_4_n_1 ,\add_ln16_22_reg_2341[3]_i_5_n_1 }));
  FDRE \add_ln16_22_reg_2341_reg[4] 
       (.C(ap_clk),
        .CE(add_ln16_22_reg_23410),
        .D(add_ln16_22_fu_1546_p2[4]),
        .Q(add_ln16_22_reg_2341[4]),
        .R(1'b0));
  FDRE \add_ln16_22_reg_2341_reg[5] 
       (.C(ap_clk),
        .CE(add_ln16_22_reg_23410),
        .D(add_ln16_22_fu_1546_p2[5]),
        .Q(add_ln16_22_reg_2341[5]),
        .R(1'b0));
  FDRE \add_ln16_22_reg_2341_reg[6] 
       (.C(ap_clk),
        .CE(add_ln16_22_reg_23410),
        .D(add_ln16_22_fu_1546_p2[6]),
        .Q(add_ln16_22_reg_2341[6]),
        .R(1'b0));
  FDRE \add_ln16_22_reg_2341_reg[7] 
       (.C(ap_clk),
        .CE(add_ln16_22_reg_23410),
        .D(add_ln16_22_fu_1546_p2[7]),
        .Q(add_ln16_22_reg_2341[7]),
        .R(1'b0));
  CARRY4 \add_ln16_22_reg_2341_reg[7]_i_1 
       (.CI(\add_ln16_22_reg_2341_reg[3]_i_1_n_1 ),
        .CO({\add_ln16_22_reg_2341_reg[7]_i_1_n_1 ,\add_ln16_22_reg_2341_reg[7]_i_1_n_2 ,\add_ln16_22_reg_2341_reg[7]_i_1_n_3 ,\add_ln16_22_reg_2341_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(reg_880[7:4]),
        .O(add_ln16_22_fu_1546_p2[7:4]),
        .S({\add_ln16_22_reg_2341[7]_i_2_n_1 ,\add_ln16_22_reg_2341[7]_i_3_n_1 ,\add_ln16_22_reg_2341[7]_i_4_n_1 ,\add_ln16_22_reg_2341[7]_i_5_n_1 }));
  FDRE \add_ln16_22_reg_2341_reg[8] 
       (.C(ap_clk),
        .CE(add_ln16_22_reg_23410),
        .D(add_ln16_22_fu_1546_p2[8]),
        .Q(add_ln16_22_reg_2341[8]),
        .R(1'b0));
  FDRE \add_ln16_22_reg_2341_reg[9] 
       (.C(ap_clk),
        .CE(add_ln16_22_reg_23410),
        .D(add_ln16_22_fu_1546_p2[9]),
        .Q(add_ln16_22_reg_2341[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair160" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_24_reg_2541[11]_i_2 
       (.I0(reg_872[10]),
        .I1(reg_876[10]),
        .I2(add_ln16_22_reg_2341[10]),
        .O(\add_ln16_24_reg_2541[11]_i_2_n_1 ));
  (* HLUTNM = "lutpair159" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_24_reg_2541[11]_i_3 
       (.I0(reg_872[9]),
        .I1(reg_876[9]),
        .I2(add_ln16_22_reg_2341[9]),
        .O(\add_ln16_24_reg_2541[11]_i_3_n_1 ));
  (* HLUTNM = "lutpair158" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_24_reg_2541[11]_i_4 
       (.I0(reg_872[8]),
        .I1(reg_876[8]),
        .I2(add_ln16_22_reg_2341[8]),
        .O(\add_ln16_24_reg_2541[11]_i_4_n_1 ));
  (* HLUTNM = "lutpair157" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_24_reg_2541[11]_i_5 
       (.I0(reg_872[7]),
        .I1(reg_876[7]),
        .I2(add_ln16_22_reg_2341[7]),
        .O(\add_ln16_24_reg_2541[11]_i_5_n_1 ));
  (* HLUTNM = "lutpair161" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_24_reg_2541[11]_i_6 
       (.I0(reg_872[11]),
        .I1(reg_876[11]),
        .I2(add_ln16_22_reg_2341[11]),
        .I3(\add_ln16_24_reg_2541[11]_i_2_n_1 ),
        .O(\add_ln16_24_reg_2541[11]_i_6_n_1 ));
  (* HLUTNM = "lutpair160" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_24_reg_2541[11]_i_7 
       (.I0(reg_872[10]),
        .I1(reg_876[10]),
        .I2(add_ln16_22_reg_2341[10]),
        .I3(\add_ln16_24_reg_2541[11]_i_3_n_1 ),
        .O(\add_ln16_24_reg_2541[11]_i_7_n_1 ));
  (* HLUTNM = "lutpair159" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_24_reg_2541[11]_i_8 
       (.I0(reg_872[9]),
        .I1(reg_876[9]),
        .I2(add_ln16_22_reg_2341[9]),
        .I3(\add_ln16_24_reg_2541[11]_i_4_n_1 ),
        .O(\add_ln16_24_reg_2541[11]_i_8_n_1 ));
  (* HLUTNM = "lutpair158" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_24_reg_2541[11]_i_9 
       (.I0(reg_872[8]),
        .I1(reg_876[8]),
        .I2(add_ln16_22_reg_2341[8]),
        .I3(\add_ln16_24_reg_2541[11]_i_5_n_1 ),
        .O(\add_ln16_24_reg_2541[11]_i_9_n_1 ));
  (* HLUTNM = "lutpair164" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_24_reg_2541[15]_i_2 
       (.I0(reg_872[14]),
        .I1(reg_876[14]),
        .I2(add_ln16_22_reg_2341[14]),
        .O(\add_ln16_24_reg_2541[15]_i_2_n_1 ));
  (* HLUTNM = "lutpair163" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_24_reg_2541[15]_i_3 
       (.I0(reg_872[13]),
        .I1(reg_876[13]),
        .I2(add_ln16_22_reg_2341[13]),
        .O(\add_ln16_24_reg_2541[15]_i_3_n_1 ));
  (* HLUTNM = "lutpair162" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_24_reg_2541[15]_i_4 
       (.I0(reg_872[12]),
        .I1(reg_876[12]),
        .I2(add_ln16_22_reg_2341[12]),
        .O(\add_ln16_24_reg_2541[15]_i_4_n_1 ));
  (* HLUTNM = "lutpair161" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_24_reg_2541[15]_i_5 
       (.I0(reg_872[11]),
        .I1(reg_876[11]),
        .I2(add_ln16_22_reg_2341[11]),
        .O(\add_ln16_24_reg_2541[15]_i_5_n_1 ));
  (* HLUTNM = "lutpair165" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_24_reg_2541[15]_i_6 
       (.I0(reg_872[15]),
        .I1(reg_876[15]),
        .I2(add_ln16_22_reg_2341[15]),
        .I3(\add_ln16_24_reg_2541[15]_i_2_n_1 ),
        .O(\add_ln16_24_reg_2541[15]_i_6_n_1 ));
  (* HLUTNM = "lutpair164" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_24_reg_2541[15]_i_7 
       (.I0(reg_872[14]),
        .I1(reg_876[14]),
        .I2(add_ln16_22_reg_2341[14]),
        .I3(\add_ln16_24_reg_2541[15]_i_3_n_1 ),
        .O(\add_ln16_24_reg_2541[15]_i_7_n_1 ));
  (* HLUTNM = "lutpair163" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_24_reg_2541[15]_i_8 
       (.I0(reg_872[13]),
        .I1(reg_876[13]),
        .I2(add_ln16_22_reg_2341[13]),
        .I3(\add_ln16_24_reg_2541[15]_i_4_n_1 ),
        .O(\add_ln16_24_reg_2541[15]_i_8_n_1 ));
  (* HLUTNM = "lutpair162" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_24_reg_2541[15]_i_9 
       (.I0(reg_872[12]),
        .I1(reg_876[12]),
        .I2(add_ln16_22_reg_2341[12]),
        .I3(\add_ln16_24_reg_2541[15]_i_5_n_1 ),
        .O(\add_ln16_24_reg_2541[15]_i_9_n_1 ));
  (* HLUTNM = "lutpair168" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_24_reg_2541[19]_i_2 
       (.I0(reg_872[18]),
        .I1(reg_876[18]),
        .I2(add_ln16_22_reg_2341[18]),
        .O(\add_ln16_24_reg_2541[19]_i_2_n_1 ));
  (* HLUTNM = "lutpair167" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_24_reg_2541[19]_i_3 
       (.I0(reg_872[17]),
        .I1(reg_876[17]),
        .I2(add_ln16_22_reg_2341[17]),
        .O(\add_ln16_24_reg_2541[19]_i_3_n_1 ));
  (* HLUTNM = "lutpair166" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_24_reg_2541[19]_i_4 
       (.I0(reg_872[16]),
        .I1(reg_876[16]),
        .I2(add_ln16_22_reg_2341[16]),
        .O(\add_ln16_24_reg_2541[19]_i_4_n_1 ));
  (* HLUTNM = "lutpair165" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_24_reg_2541[19]_i_5 
       (.I0(reg_872[15]),
        .I1(reg_876[15]),
        .I2(add_ln16_22_reg_2341[15]),
        .O(\add_ln16_24_reg_2541[19]_i_5_n_1 ));
  (* HLUTNM = "lutpair169" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_24_reg_2541[19]_i_6 
       (.I0(reg_872[19]),
        .I1(reg_876[19]),
        .I2(add_ln16_22_reg_2341[19]),
        .I3(\add_ln16_24_reg_2541[19]_i_2_n_1 ),
        .O(\add_ln16_24_reg_2541[19]_i_6_n_1 ));
  (* HLUTNM = "lutpair168" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_24_reg_2541[19]_i_7 
       (.I0(reg_872[18]),
        .I1(reg_876[18]),
        .I2(add_ln16_22_reg_2341[18]),
        .I3(\add_ln16_24_reg_2541[19]_i_3_n_1 ),
        .O(\add_ln16_24_reg_2541[19]_i_7_n_1 ));
  (* HLUTNM = "lutpair167" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_24_reg_2541[19]_i_8 
       (.I0(reg_872[17]),
        .I1(reg_876[17]),
        .I2(add_ln16_22_reg_2341[17]),
        .I3(\add_ln16_24_reg_2541[19]_i_4_n_1 ),
        .O(\add_ln16_24_reg_2541[19]_i_8_n_1 ));
  (* HLUTNM = "lutpair166" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_24_reg_2541[19]_i_9 
       (.I0(reg_872[16]),
        .I1(reg_876[16]),
        .I2(add_ln16_22_reg_2341[16]),
        .I3(\add_ln16_24_reg_2541[19]_i_5_n_1 ),
        .O(\add_ln16_24_reg_2541[19]_i_9_n_1 ));
  (* HLUTNM = "lutpair172" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_24_reg_2541[23]_i_2 
       (.I0(reg_872[22]),
        .I1(reg_876[22]),
        .I2(add_ln16_22_reg_2341[22]),
        .O(\add_ln16_24_reg_2541[23]_i_2_n_1 ));
  (* HLUTNM = "lutpair171" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_24_reg_2541[23]_i_3 
       (.I0(reg_872[21]),
        .I1(reg_876[21]),
        .I2(add_ln16_22_reg_2341[21]),
        .O(\add_ln16_24_reg_2541[23]_i_3_n_1 ));
  (* HLUTNM = "lutpair170" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_24_reg_2541[23]_i_4 
       (.I0(reg_872[20]),
        .I1(reg_876[20]),
        .I2(add_ln16_22_reg_2341[20]),
        .O(\add_ln16_24_reg_2541[23]_i_4_n_1 ));
  (* HLUTNM = "lutpair169" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_24_reg_2541[23]_i_5 
       (.I0(reg_872[19]),
        .I1(reg_876[19]),
        .I2(add_ln16_22_reg_2341[19]),
        .O(\add_ln16_24_reg_2541[23]_i_5_n_1 ));
  (* HLUTNM = "lutpair173" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_24_reg_2541[23]_i_6 
       (.I0(reg_872[23]),
        .I1(reg_876[23]),
        .I2(add_ln16_22_reg_2341[23]),
        .I3(\add_ln16_24_reg_2541[23]_i_2_n_1 ),
        .O(\add_ln16_24_reg_2541[23]_i_6_n_1 ));
  (* HLUTNM = "lutpair172" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_24_reg_2541[23]_i_7 
       (.I0(reg_872[22]),
        .I1(reg_876[22]),
        .I2(add_ln16_22_reg_2341[22]),
        .I3(\add_ln16_24_reg_2541[23]_i_3_n_1 ),
        .O(\add_ln16_24_reg_2541[23]_i_7_n_1 ));
  (* HLUTNM = "lutpair171" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_24_reg_2541[23]_i_8 
       (.I0(reg_872[21]),
        .I1(reg_876[21]),
        .I2(add_ln16_22_reg_2341[21]),
        .I3(\add_ln16_24_reg_2541[23]_i_4_n_1 ),
        .O(\add_ln16_24_reg_2541[23]_i_8_n_1 ));
  (* HLUTNM = "lutpair170" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_24_reg_2541[23]_i_9 
       (.I0(reg_872[20]),
        .I1(reg_876[20]),
        .I2(add_ln16_22_reg_2341[20]),
        .I3(\add_ln16_24_reg_2541[23]_i_5_n_1 ),
        .O(\add_ln16_24_reg_2541[23]_i_9_n_1 ));
  (* HLUTNM = "lutpair176" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_24_reg_2541[27]_i_2 
       (.I0(reg_872[26]),
        .I1(reg_876[26]),
        .I2(add_ln16_22_reg_2341[26]),
        .O(\add_ln16_24_reg_2541[27]_i_2_n_1 ));
  (* HLUTNM = "lutpair175" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_24_reg_2541[27]_i_3 
       (.I0(reg_872[25]),
        .I1(reg_876[25]),
        .I2(add_ln16_22_reg_2341[25]),
        .O(\add_ln16_24_reg_2541[27]_i_3_n_1 ));
  (* HLUTNM = "lutpair174" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_24_reg_2541[27]_i_4 
       (.I0(reg_872[24]),
        .I1(reg_876[24]),
        .I2(add_ln16_22_reg_2341[24]),
        .O(\add_ln16_24_reg_2541[27]_i_4_n_1 ));
  (* HLUTNM = "lutpair173" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_24_reg_2541[27]_i_5 
       (.I0(reg_872[23]),
        .I1(reg_876[23]),
        .I2(add_ln16_22_reg_2341[23]),
        .O(\add_ln16_24_reg_2541[27]_i_5_n_1 ));
  (* HLUTNM = "lutpair177" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_24_reg_2541[27]_i_6 
       (.I0(reg_872[27]),
        .I1(reg_876[27]),
        .I2(add_ln16_22_reg_2341[27]),
        .I3(\add_ln16_24_reg_2541[27]_i_2_n_1 ),
        .O(\add_ln16_24_reg_2541[27]_i_6_n_1 ));
  (* HLUTNM = "lutpair176" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_24_reg_2541[27]_i_7 
       (.I0(reg_872[26]),
        .I1(reg_876[26]),
        .I2(add_ln16_22_reg_2341[26]),
        .I3(\add_ln16_24_reg_2541[27]_i_3_n_1 ),
        .O(\add_ln16_24_reg_2541[27]_i_7_n_1 ));
  (* HLUTNM = "lutpair175" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_24_reg_2541[27]_i_8 
       (.I0(reg_872[25]),
        .I1(reg_876[25]),
        .I2(add_ln16_22_reg_2341[25]),
        .I3(\add_ln16_24_reg_2541[27]_i_4_n_1 ),
        .O(\add_ln16_24_reg_2541[27]_i_8_n_1 ));
  (* HLUTNM = "lutpair174" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_24_reg_2541[27]_i_9 
       (.I0(reg_872[24]),
        .I1(reg_876[24]),
        .I2(add_ln16_22_reg_2341[24]),
        .I3(\add_ln16_24_reg_2541[27]_i_5_n_1 ),
        .O(\add_ln16_24_reg_2541[27]_i_9_n_1 ));
  (* HLUTNM = "lutpair179" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_24_reg_2541[31]_i_2 
       (.I0(reg_872[29]),
        .I1(reg_876[29]),
        .I2(add_ln16_22_reg_2341[29]),
        .O(\add_ln16_24_reg_2541[31]_i_2_n_1 ));
  (* HLUTNM = "lutpair178" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_24_reg_2541[31]_i_3 
       (.I0(reg_872[28]),
        .I1(reg_876[28]),
        .I2(add_ln16_22_reg_2341[28]),
        .O(\add_ln16_24_reg_2541[31]_i_3_n_1 ));
  (* HLUTNM = "lutpair177" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_24_reg_2541[31]_i_4 
       (.I0(reg_872[27]),
        .I1(reg_876[27]),
        .I2(add_ln16_22_reg_2341[27]),
        .O(\add_ln16_24_reg_2541[31]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln16_24_reg_2541[31]_i_5 
       (.I0(add_ln16_22_reg_2341[30]),
        .I1(reg_876[30]),
        .I2(reg_872[30]),
        .I3(reg_876[31]),
        .I4(reg_872[31]),
        .I5(add_ln16_22_reg_2341[31]),
        .O(\add_ln16_24_reg_2541[31]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_24_reg_2541[31]_i_6 
       (.I0(\add_ln16_24_reg_2541[31]_i_2_n_1 ),
        .I1(reg_876[30]),
        .I2(reg_872[30]),
        .I3(add_ln16_22_reg_2341[30]),
        .O(\add_ln16_24_reg_2541[31]_i_6_n_1 ));
  (* HLUTNM = "lutpair179" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_24_reg_2541[31]_i_7 
       (.I0(reg_872[29]),
        .I1(reg_876[29]),
        .I2(add_ln16_22_reg_2341[29]),
        .I3(\add_ln16_24_reg_2541[31]_i_3_n_1 ),
        .O(\add_ln16_24_reg_2541[31]_i_7_n_1 ));
  (* HLUTNM = "lutpair178" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_24_reg_2541[31]_i_8 
       (.I0(reg_872[28]),
        .I1(reg_876[28]),
        .I2(add_ln16_22_reg_2341[28]),
        .I3(\add_ln16_24_reg_2541[31]_i_4_n_1 ),
        .O(\add_ln16_24_reg_2541[31]_i_8_n_1 ));
  (* HLUTNM = "lutpair152" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_24_reg_2541[3]_i_2 
       (.I0(reg_872[2]),
        .I1(reg_876[2]),
        .I2(add_ln16_22_reg_2341[2]),
        .O(\add_ln16_24_reg_2541[3]_i_2_n_1 ));
  (* HLUTNM = "lutpair151" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_24_reg_2541[3]_i_3 
       (.I0(reg_872[1]),
        .I1(reg_876[1]),
        .I2(add_ln16_22_reg_2341[1]),
        .O(\add_ln16_24_reg_2541[3]_i_3_n_1 ));
  (* HLUTNM = "lutpair150" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_24_reg_2541[3]_i_4 
       (.I0(reg_872[0]),
        .I1(reg_876[0]),
        .I2(add_ln16_22_reg_2341[0]),
        .O(\add_ln16_24_reg_2541[3]_i_4_n_1 ));
  (* HLUTNM = "lutpair153" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_24_reg_2541[3]_i_5 
       (.I0(reg_872[3]),
        .I1(reg_876[3]),
        .I2(add_ln16_22_reg_2341[3]),
        .I3(\add_ln16_24_reg_2541[3]_i_2_n_1 ),
        .O(\add_ln16_24_reg_2541[3]_i_5_n_1 ));
  (* HLUTNM = "lutpair152" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_24_reg_2541[3]_i_6 
       (.I0(reg_872[2]),
        .I1(reg_876[2]),
        .I2(add_ln16_22_reg_2341[2]),
        .I3(\add_ln16_24_reg_2541[3]_i_3_n_1 ),
        .O(\add_ln16_24_reg_2541[3]_i_6_n_1 ));
  (* HLUTNM = "lutpair151" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_24_reg_2541[3]_i_7 
       (.I0(reg_872[1]),
        .I1(reg_876[1]),
        .I2(add_ln16_22_reg_2341[1]),
        .I3(\add_ln16_24_reg_2541[3]_i_4_n_1 ),
        .O(\add_ln16_24_reg_2541[3]_i_7_n_1 ));
  (* HLUTNM = "lutpair150" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln16_24_reg_2541[3]_i_8 
       (.I0(reg_872[0]),
        .I1(reg_876[0]),
        .I2(add_ln16_22_reg_2341[0]),
        .O(\add_ln16_24_reg_2541[3]_i_8_n_1 ));
  (* HLUTNM = "lutpair156" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_24_reg_2541[7]_i_2 
       (.I0(reg_872[6]),
        .I1(reg_876[6]),
        .I2(add_ln16_22_reg_2341[6]),
        .O(\add_ln16_24_reg_2541[7]_i_2_n_1 ));
  (* HLUTNM = "lutpair155" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_24_reg_2541[7]_i_3 
       (.I0(reg_872[5]),
        .I1(reg_876[5]),
        .I2(add_ln16_22_reg_2341[5]),
        .O(\add_ln16_24_reg_2541[7]_i_3_n_1 ));
  (* HLUTNM = "lutpair154" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_24_reg_2541[7]_i_4 
       (.I0(reg_872[4]),
        .I1(reg_876[4]),
        .I2(add_ln16_22_reg_2341[4]),
        .O(\add_ln16_24_reg_2541[7]_i_4_n_1 ));
  (* HLUTNM = "lutpair153" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_24_reg_2541[7]_i_5 
       (.I0(reg_872[3]),
        .I1(reg_876[3]),
        .I2(add_ln16_22_reg_2341[3]),
        .O(\add_ln16_24_reg_2541[7]_i_5_n_1 ));
  (* HLUTNM = "lutpair157" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_24_reg_2541[7]_i_6 
       (.I0(reg_872[7]),
        .I1(reg_876[7]),
        .I2(add_ln16_22_reg_2341[7]),
        .I3(\add_ln16_24_reg_2541[7]_i_2_n_1 ),
        .O(\add_ln16_24_reg_2541[7]_i_6_n_1 ));
  (* HLUTNM = "lutpair156" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_24_reg_2541[7]_i_7 
       (.I0(reg_872[6]),
        .I1(reg_876[6]),
        .I2(add_ln16_22_reg_2341[6]),
        .I3(\add_ln16_24_reg_2541[7]_i_3_n_1 ),
        .O(\add_ln16_24_reg_2541[7]_i_7_n_1 ));
  (* HLUTNM = "lutpair155" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_24_reg_2541[7]_i_8 
       (.I0(reg_872[5]),
        .I1(reg_876[5]),
        .I2(add_ln16_22_reg_2341[5]),
        .I3(\add_ln16_24_reg_2541[7]_i_4_n_1 ),
        .O(\add_ln16_24_reg_2541[7]_i_8_n_1 ));
  (* HLUTNM = "lutpair154" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_24_reg_2541[7]_i_9 
       (.I0(reg_872[4]),
        .I1(reg_876[4]),
        .I2(add_ln16_22_reg_2341[4]),
        .I3(\add_ln16_24_reg_2541[7]_i_5_n_1 ),
        .O(\add_ln16_24_reg_2541[7]_i_9_n_1 ));
  FDRE \add_ln16_24_reg_2541_reg[0] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(add_ln16_24_fu_1872_p2[0]),
        .Q(add_ln16_24_reg_2541[0]),
        .R(1'b0));
  FDRE \add_ln16_24_reg_2541_reg[10] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(add_ln16_24_fu_1872_p2[10]),
        .Q(add_ln16_24_reg_2541[10]),
        .R(1'b0));
  FDRE \add_ln16_24_reg_2541_reg[11] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(add_ln16_24_fu_1872_p2[11]),
        .Q(add_ln16_24_reg_2541[11]),
        .R(1'b0));
  CARRY4 \add_ln16_24_reg_2541_reg[11]_i_1 
       (.CI(\add_ln16_24_reg_2541_reg[7]_i_1_n_1 ),
        .CO({\add_ln16_24_reg_2541_reg[11]_i_1_n_1 ,\add_ln16_24_reg_2541_reg[11]_i_1_n_2 ,\add_ln16_24_reg_2541_reg[11]_i_1_n_3 ,\add_ln16_24_reg_2541_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_24_reg_2541[11]_i_2_n_1 ,\add_ln16_24_reg_2541[11]_i_3_n_1 ,\add_ln16_24_reg_2541[11]_i_4_n_1 ,\add_ln16_24_reg_2541[11]_i_5_n_1 }),
        .O(add_ln16_24_fu_1872_p2[11:8]),
        .S({\add_ln16_24_reg_2541[11]_i_6_n_1 ,\add_ln16_24_reg_2541[11]_i_7_n_1 ,\add_ln16_24_reg_2541[11]_i_8_n_1 ,\add_ln16_24_reg_2541[11]_i_9_n_1 }));
  FDRE \add_ln16_24_reg_2541_reg[12] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(add_ln16_24_fu_1872_p2[12]),
        .Q(add_ln16_24_reg_2541[12]),
        .R(1'b0));
  FDRE \add_ln16_24_reg_2541_reg[13] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(add_ln16_24_fu_1872_p2[13]),
        .Q(add_ln16_24_reg_2541[13]),
        .R(1'b0));
  FDRE \add_ln16_24_reg_2541_reg[14] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(add_ln16_24_fu_1872_p2[14]),
        .Q(add_ln16_24_reg_2541[14]),
        .R(1'b0));
  FDRE \add_ln16_24_reg_2541_reg[15] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(add_ln16_24_fu_1872_p2[15]),
        .Q(add_ln16_24_reg_2541[15]),
        .R(1'b0));
  CARRY4 \add_ln16_24_reg_2541_reg[15]_i_1 
       (.CI(\add_ln16_24_reg_2541_reg[11]_i_1_n_1 ),
        .CO({\add_ln16_24_reg_2541_reg[15]_i_1_n_1 ,\add_ln16_24_reg_2541_reg[15]_i_1_n_2 ,\add_ln16_24_reg_2541_reg[15]_i_1_n_3 ,\add_ln16_24_reg_2541_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_24_reg_2541[15]_i_2_n_1 ,\add_ln16_24_reg_2541[15]_i_3_n_1 ,\add_ln16_24_reg_2541[15]_i_4_n_1 ,\add_ln16_24_reg_2541[15]_i_5_n_1 }),
        .O(add_ln16_24_fu_1872_p2[15:12]),
        .S({\add_ln16_24_reg_2541[15]_i_6_n_1 ,\add_ln16_24_reg_2541[15]_i_7_n_1 ,\add_ln16_24_reg_2541[15]_i_8_n_1 ,\add_ln16_24_reg_2541[15]_i_9_n_1 }));
  FDRE \add_ln16_24_reg_2541_reg[16] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(add_ln16_24_fu_1872_p2[16]),
        .Q(add_ln16_24_reg_2541[16]),
        .R(1'b0));
  FDRE \add_ln16_24_reg_2541_reg[17] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(add_ln16_24_fu_1872_p2[17]),
        .Q(add_ln16_24_reg_2541[17]),
        .R(1'b0));
  FDRE \add_ln16_24_reg_2541_reg[18] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(add_ln16_24_fu_1872_p2[18]),
        .Q(add_ln16_24_reg_2541[18]),
        .R(1'b0));
  FDRE \add_ln16_24_reg_2541_reg[19] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(add_ln16_24_fu_1872_p2[19]),
        .Q(add_ln16_24_reg_2541[19]),
        .R(1'b0));
  CARRY4 \add_ln16_24_reg_2541_reg[19]_i_1 
       (.CI(\add_ln16_24_reg_2541_reg[15]_i_1_n_1 ),
        .CO({\add_ln16_24_reg_2541_reg[19]_i_1_n_1 ,\add_ln16_24_reg_2541_reg[19]_i_1_n_2 ,\add_ln16_24_reg_2541_reg[19]_i_1_n_3 ,\add_ln16_24_reg_2541_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_24_reg_2541[19]_i_2_n_1 ,\add_ln16_24_reg_2541[19]_i_3_n_1 ,\add_ln16_24_reg_2541[19]_i_4_n_1 ,\add_ln16_24_reg_2541[19]_i_5_n_1 }),
        .O(add_ln16_24_fu_1872_p2[19:16]),
        .S({\add_ln16_24_reg_2541[19]_i_6_n_1 ,\add_ln16_24_reg_2541[19]_i_7_n_1 ,\add_ln16_24_reg_2541[19]_i_8_n_1 ,\add_ln16_24_reg_2541[19]_i_9_n_1 }));
  FDRE \add_ln16_24_reg_2541_reg[1] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(add_ln16_24_fu_1872_p2[1]),
        .Q(add_ln16_24_reg_2541[1]),
        .R(1'b0));
  FDRE \add_ln16_24_reg_2541_reg[20] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(add_ln16_24_fu_1872_p2[20]),
        .Q(add_ln16_24_reg_2541[20]),
        .R(1'b0));
  FDRE \add_ln16_24_reg_2541_reg[21] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(add_ln16_24_fu_1872_p2[21]),
        .Q(add_ln16_24_reg_2541[21]),
        .R(1'b0));
  FDRE \add_ln16_24_reg_2541_reg[22] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(add_ln16_24_fu_1872_p2[22]),
        .Q(add_ln16_24_reg_2541[22]),
        .R(1'b0));
  FDRE \add_ln16_24_reg_2541_reg[23] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(add_ln16_24_fu_1872_p2[23]),
        .Q(add_ln16_24_reg_2541[23]),
        .R(1'b0));
  CARRY4 \add_ln16_24_reg_2541_reg[23]_i_1 
       (.CI(\add_ln16_24_reg_2541_reg[19]_i_1_n_1 ),
        .CO({\add_ln16_24_reg_2541_reg[23]_i_1_n_1 ,\add_ln16_24_reg_2541_reg[23]_i_1_n_2 ,\add_ln16_24_reg_2541_reg[23]_i_1_n_3 ,\add_ln16_24_reg_2541_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_24_reg_2541[23]_i_2_n_1 ,\add_ln16_24_reg_2541[23]_i_3_n_1 ,\add_ln16_24_reg_2541[23]_i_4_n_1 ,\add_ln16_24_reg_2541[23]_i_5_n_1 }),
        .O(add_ln16_24_fu_1872_p2[23:20]),
        .S({\add_ln16_24_reg_2541[23]_i_6_n_1 ,\add_ln16_24_reg_2541[23]_i_7_n_1 ,\add_ln16_24_reg_2541[23]_i_8_n_1 ,\add_ln16_24_reg_2541[23]_i_9_n_1 }));
  FDRE \add_ln16_24_reg_2541_reg[24] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(add_ln16_24_fu_1872_p2[24]),
        .Q(add_ln16_24_reg_2541[24]),
        .R(1'b0));
  FDRE \add_ln16_24_reg_2541_reg[25] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(add_ln16_24_fu_1872_p2[25]),
        .Q(add_ln16_24_reg_2541[25]),
        .R(1'b0));
  FDRE \add_ln16_24_reg_2541_reg[26] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(add_ln16_24_fu_1872_p2[26]),
        .Q(add_ln16_24_reg_2541[26]),
        .R(1'b0));
  FDRE \add_ln16_24_reg_2541_reg[27] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(add_ln16_24_fu_1872_p2[27]),
        .Q(add_ln16_24_reg_2541[27]),
        .R(1'b0));
  CARRY4 \add_ln16_24_reg_2541_reg[27]_i_1 
       (.CI(\add_ln16_24_reg_2541_reg[23]_i_1_n_1 ),
        .CO({\add_ln16_24_reg_2541_reg[27]_i_1_n_1 ,\add_ln16_24_reg_2541_reg[27]_i_1_n_2 ,\add_ln16_24_reg_2541_reg[27]_i_1_n_3 ,\add_ln16_24_reg_2541_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_24_reg_2541[27]_i_2_n_1 ,\add_ln16_24_reg_2541[27]_i_3_n_1 ,\add_ln16_24_reg_2541[27]_i_4_n_1 ,\add_ln16_24_reg_2541[27]_i_5_n_1 }),
        .O(add_ln16_24_fu_1872_p2[27:24]),
        .S({\add_ln16_24_reg_2541[27]_i_6_n_1 ,\add_ln16_24_reg_2541[27]_i_7_n_1 ,\add_ln16_24_reg_2541[27]_i_8_n_1 ,\add_ln16_24_reg_2541[27]_i_9_n_1 }));
  FDRE \add_ln16_24_reg_2541_reg[28] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(add_ln16_24_fu_1872_p2[28]),
        .Q(add_ln16_24_reg_2541[28]),
        .R(1'b0));
  FDRE \add_ln16_24_reg_2541_reg[29] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(add_ln16_24_fu_1872_p2[29]),
        .Q(add_ln16_24_reg_2541[29]),
        .R(1'b0));
  FDRE \add_ln16_24_reg_2541_reg[2] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(add_ln16_24_fu_1872_p2[2]),
        .Q(add_ln16_24_reg_2541[2]),
        .R(1'b0));
  FDRE \add_ln16_24_reg_2541_reg[30] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(add_ln16_24_fu_1872_p2[30]),
        .Q(add_ln16_24_reg_2541[30]),
        .R(1'b0));
  FDRE \add_ln16_24_reg_2541_reg[31] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(add_ln16_24_fu_1872_p2[31]),
        .Q(add_ln16_24_reg_2541[31]),
        .R(1'b0));
  CARRY4 \add_ln16_24_reg_2541_reg[31]_i_1 
       (.CI(\add_ln16_24_reg_2541_reg[27]_i_1_n_1 ),
        .CO({\NLW_add_ln16_24_reg_2541_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln16_24_reg_2541_reg[31]_i_1_n_2 ,\add_ln16_24_reg_2541_reg[31]_i_1_n_3 ,\add_ln16_24_reg_2541_reg[31]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln16_24_reg_2541[31]_i_2_n_1 ,\add_ln16_24_reg_2541[31]_i_3_n_1 ,\add_ln16_24_reg_2541[31]_i_4_n_1 }),
        .O(add_ln16_24_fu_1872_p2[31:28]),
        .S({\add_ln16_24_reg_2541[31]_i_5_n_1 ,\add_ln16_24_reg_2541[31]_i_6_n_1 ,\add_ln16_24_reg_2541[31]_i_7_n_1 ,\add_ln16_24_reg_2541[31]_i_8_n_1 }));
  FDRE \add_ln16_24_reg_2541_reg[3] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(add_ln16_24_fu_1872_p2[3]),
        .Q(add_ln16_24_reg_2541[3]),
        .R(1'b0));
  CARRY4 \add_ln16_24_reg_2541_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln16_24_reg_2541_reg[3]_i_1_n_1 ,\add_ln16_24_reg_2541_reg[3]_i_1_n_2 ,\add_ln16_24_reg_2541_reg[3]_i_1_n_3 ,\add_ln16_24_reg_2541_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_24_reg_2541[3]_i_2_n_1 ,\add_ln16_24_reg_2541[3]_i_3_n_1 ,\add_ln16_24_reg_2541[3]_i_4_n_1 ,1'b0}),
        .O(add_ln16_24_fu_1872_p2[3:0]),
        .S({\add_ln16_24_reg_2541[3]_i_5_n_1 ,\add_ln16_24_reg_2541[3]_i_6_n_1 ,\add_ln16_24_reg_2541[3]_i_7_n_1 ,\add_ln16_24_reg_2541[3]_i_8_n_1 }));
  FDRE \add_ln16_24_reg_2541_reg[4] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(add_ln16_24_fu_1872_p2[4]),
        .Q(add_ln16_24_reg_2541[4]),
        .R(1'b0));
  FDRE \add_ln16_24_reg_2541_reg[5] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(add_ln16_24_fu_1872_p2[5]),
        .Q(add_ln16_24_reg_2541[5]),
        .R(1'b0));
  FDRE \add_ln16_24_reg_2541_reg[6] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(add_ln16_24_fu_1872_p2[6]),
        .Q(add_ln16_24_reg_2541[6]),
        .R(1'b0));
  FDRE \add_ln16_24_reg_2541_reg[7] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(add_ln16_24_fu_1872_p2[7]),
        .Q(add_ln16_24_reg_2541[7]),
        .R(1'b0));
  CARRY4 \add_ln16_24_reg_2541_reg[7]_i_1 
       (.CI(\add_ln16_24_reg_2541_reg[3]_i_1_n_1 ),
        .CO({\add_ln16_24_reg_2541_reg[7]_i_1_n_1 ,\add_ln16_24_reg_2541_reg[7]_i_1_n_2 ,\add_ln16_24_reg_2541_reg[7]_i_1_n_3 ,\add_ln16_24_reg_2541_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_24_reg_2541[7]_i_2_n_1 ,\add_ln16_24_reg_2541[7]_i_3_n_1 ,\add_ln16_24_reg_2541[7]_i_4_n_1 ,\add_ln16_24_reg_2541[7]_i_5_n_1 }),
        .O(add_ln16_24_fu_1872_p2[7:4]),
        .S({\add_ln16_24_reg_2541[7]_i_6_n_1 ,\add_ln16_24_reg_2541[7]_i_7_n_1 ,\add_ln16_24_reg_2541[7]_i_8_n_1 ,\add_ln16_24_reg_2541[7]_i_9_n_1 }));
  FDRE \add_ln16_24_reg_2541_reg[8] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(add_ln16_24_fu_1872_p2[8]),
        .Q(add_ln16_24_reg_2541[8]),
        .R(1'b0));
  FDRE \add_ln16_24_reg_2541_reg[9] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(add_ln16_24_fu_1872_p2[9]),
        .Q(add_ln16_24_reg_2541[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_25_reg_2566[11]_i_2 
       (.I0(mul_ln16_29_reg_2561[11]),
        .I1(mul_ln16_28_reg_2536[11]),
        .O(\add_ln16_25_reg_2566[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_25_reg_2566[11]_i_3 
       (.I0(mul_ln16_29_reg_2561[10]),
        .I1(mul_ln16_28_reg_2536[10]),
        .O(\add_ln16_25_reg_2566[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_25_reg_2566[11]_i_4 
       (.I0(mul_ln16_29_reg_2561[9]),
        .I1(mul_ln16_28_reg_2536[9]),
        .O(\add_ln16_25_reg_2566[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_25_reg_2566[11]_i_5 
       (.I0(mul_ln16_29_reg_2561[8]),
        .I1(mul_ln16_28_reg_2536[8]),
        .O(\add_ln16_25_reg_2566[11]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_25_reg_2566[15]_i_2 
       (.I0(mul_ln16_29_reg_2561[15]),
        .I1(mul_ln16_28_reg_2536[15]),
        .O(\add_ln16_25_reg_2566[15]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_25_reg_2566[15]_i_3 
       (.I0(mul_ln16_29_reg_2561[14]),
        .I1(mul_ln16_28_reg_2536[14]),
        .O(\add_ln16_25_reg_2566[15]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_25_reg_2566[15]_i_4 
       (.I0(mul_ln16_29_reg_2561[13]),
        .I1(mul_ln16_28_reg_2536[13]),
        .O(\add_ln16_25_reg_2566[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_25_reg_2566[15]_i_5 
       (.I0(mul_ln16_29_reg_2561[12]),
        .I1(mul_ln16_28_reg_2536[12]),
        .O(\add_ln16_25_reg_2566[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_25_reg_2566[19]_i_2 
       (.I0(mul_ln16_29_reg_2561[19]),
        .I1(mul_ln16_28_reg_2536[19]),
        .O(\add_ln16_25_reg_2566[19]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_25_reg_2566[19]_i_3 
       (.I0(mul_ln16_29_reg_2561[18]),
        .I1(mul_ln16_28_reg_2536[18]),
        .O(\add_ln16_25_reg_2566[19]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_25_reg_2566[19]_i_4 
       (.I0(mul_ln16_29_reg_2561[17]),
        .I1(mul_ln16_28_reg_2536[17]),
        .O(\add_ln16_25_reg_2566[19]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_25_reg_2566[19]_i_5 
       (.I0(mul_ln16_29_reg_2561[16]),
        .I1(mul_ln16_28_reg_2536[16]),
        .O(\add_ln16_25_reg_2566[19]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_25_reg_2566[23]_i_2 
       (.I0(mul_ln16_29_reg_2561[23]),
        .I1(mul_ln16_28_reg_2536[23]),
        .O(\add_ln16_25_reg_2566[23]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_25_reg_2566[23]_i_3 
       (.I0(mul_ln16_29_reg_2561[22]),
        .I1(mul_ln16_28_reg_2536[22]),
        .O(\add_ln16_25_reg_2566[23]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_25_reg_2566[23]_i_4 
       (.I0(mul_ln16_29_reg_2561[21]),
        .I1(mul_ln16_28_reg_2536[21]),
        .O(\add_ln16_25_reg_2566[23]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_25_reg_2566[23]_i_5 
       (.I0(mul_ln16_29_reg_2561[20]),
        .I1(mul_ln16_28_reg_2536[20]),
        .O(\add_ln16_25_reg_2566[23]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_25_reg_2566[27]_i_2 
       (.I0(mul_ln16_29_reg_2561[27]),
        .I1(mul_ln16_28_reg_2536[27]),
        .O(\add_ln16_25_reg_2566[27]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_25_reg_2566[27]_i_3 
       (.I0(mul_ln16_29_reg_2561[26]),
        .I1(mul_ln16_28_reg_2536[26]),
        .O(\add_ln16_25_reg_2566[27]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_25_reg_2566[27]_i_4 
       (.I0(mul_ln16_29_reg_2561[25]),
        .I1(mul_ln16_28_reg_2536[25]),
        .O(\add_ln16_25_reg_2566[27]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_25_reg_2566[27]_i_5 
       (.I0(mul_ln16_29_reg_2561[24]),
        .I1(mul_ln16_28_reg_2536[24]),
        .O(\add_ln16_25_reg_2566[27]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln16_25_reg_2566[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage19),
        .I1(\icmp_ln10_reg_1915_pp0_iter1_reg_reg_n_1_[0] ),
        .O(add_ln16_25_reg_25660));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_25_reg_2566[31]_i_3 
       (.I0(mul_ln16_29_reg_2561[31]),
        .I1(mul_ln16_28_reg_2536[31]),
        .O(\add_ln16_25_reg_2566[31]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_25_reg_2566[31]_i_4 
       (.I0(mul_ln16_29_reg_2561[30]),
        .I1(mul_ln16_28_reg_2536[30]),
        .O(\add_ln16_25_reg_2566[31]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_25_reg_2566[31]_i_5 
       (.I0(mul_ln16_29_reg_2561[29]),
        .I1(mul_ln16_28_reg_2536[29]),
        .O(\add_ln16_25_reg_2566[31]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_25_reg_2566[31]_i_6 
       (.I0(mul_ln16_29_reg_2561[28]),
        .I1(mul_ln16_28_reg_2536[28]),
        .O(\add_ln16_25_reg_2566[31]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_25_reg_2566[3]_i_2 
       (.I0(mul_ln16_29_reg_2561[3]),
        .I1(mul_ln16_28_reg_2536[3]),
        .O(\add_ln16_25_reg_2566[3]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_25_reg_2566[3]_i_3 
       (.I0(mul_ln16_29_reg_2561[2]),
        .I1(mul_ln16_28_reg_2536[2]),
        .O(\add_ln16_25_reg_2566[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_25_reg_2566[3]_i_4 
       (.I0(mul_ln16_29_reg_2561[1]),
        .I1(mul_ln16_28_reg_2536[1]),
        .O(\add_ln16_25_reg_2566[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_25_reg_2566[3]_i_5 
       (.I0(mul_ln16_29_reg_2561[0]),
        .I1(mul_ln16_28_reg_2536[0]),
        .O(\add_ln16_25_reg_2566[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_25_reg_2566[7]_i_2 
       (.I0(mul_ln16_29_reg_2561[7]),
        .I1(mul_ln16_28_reg_2536[7]),
        .O(\add_ln16_25_reg_2566[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_25_reg_2566[7]_i_3 
       (.I0(mul_ln16_29_reg_2561[6]),
        .I1(mul_ln16_28_reg_2536[6]),
        .O(\add_ln16_25_reg_2566[7]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_25_reg_2566[7]_i_4 
       (.I0(mul_ln16_29_reg_2561[5]),
        .I1(mul_ln16_28_reg_2536[5]),
        .O(\add_ln16_25_reg_2566[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_25_reg_2566[7]_i_5 
       (.I0(mul_ln16_29_reg_2561[4]),
        .I1(mul_ln16_28_reg_2536[4]),
        .O(\add_ln16_25_reg_2566[7]_i_5_n_1 ));
  FDRE \add_ln16_25_reg_2566_reg[0] 
       (.C(ap_clk),
        .CE(add_ln16_25_reg_25660),
        .D(add_ln16_25_fu_1889_p2[0]),
        .Q(add_ln16_25_reg_2566[0]),
        .R(1'b0));
  FDRE \add_ln16_25_reg_2566_reg[10] 
       (.C(ap_clk),
        .CE(add_ln16_25_reg_25660),
        .D(add_ln16_25_fu_1889_p2[10]),
        .Q(add_ln16_25_reg_2566[10]),
        .R(1'b0));
  FDRE \add_ln16_25_reg_2566_reg[11] 
       (.C(ap_clk),
        .CE(add_ln16_25_reg_25660),
        .D(add_ln16_25_fu_1889_p2[11]),
        .Q(add_ln16_25_reg_2566[11]),
        .R(1'b0));
  CARRY4 \add_ln16_25_reg_2566_reg[11]_i_1 
       (.CI(\add_ln16_25_reg_2566_reg[7]_i_1_n_1 ),
        .CO({\add_ln16_25_reg_2566_reg[11]_i_1_n_1 ,\add_ln16_25_reg_2566_reg[11]_i_1_n_2 ,\add_ln16_25_reg_2566_reg[11]_i_1_n_3 ,\add_ln16_25_reg_2566_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln16_29_reg_2561[11:8]),
        .O(add_ln16_25_fu_1889_p2[11:8]),
        .S({\add_ln16_25_reg_2566[11]_i_2_n_1 ,\add_ln16_25_reg_2566[11]_i_3_n_1 ,\add_ln16_25_reg_2566[11]_i_4_n_1 ,\add_ln16_25_reg_2566[11]_i_5_n_1 }));
  FDRE \add_ln16_25_reg_2566_reg[12] 
       (.C(ap_clk),
        .CE(add_ln16_25_reg_25660),
        .D(add_ln16_25_fu_1889_p2[12]),
        .Q(add_ln16_25_reg_2566[12]),
        .R(1'b0));
  FDRE \add_ln16_25_reg_2566_reg[13] 
       (.C(ap_clk),
        .CE(add_ln16_25_reg_25660),
        .D(add_ln16_25_fu_1889_p2[13]),
        .Q(add_ln16_25_reg_2566[13]),
        .R(1'b0));
  FDRE \add_ln16_25_reg_2566_reg[14] 
       (.C(ap_clk),
        .CE(add_ln16_25_reg_25660),
        .D(add_ln16_25_fu_1889_p2[14]),
        .Q(add_ln16_25_reg_2566[14]),
        .R(1'b0));
  FDRE \add_ln16_25_reg_2566_reg[15] 
       (.C(ap_clk),
        .CE(add_ln16_25_reg_25660),
        .D(add_ln16_25_fu_1889_p2[15]),
        .Q(add_ln16_25_reg_2566[15]),
        .R(1'b0));
  CARRY4 \add_ln16_25_reg_2566_reg[15]_i_1 
       (.CI(\add_ln16_25_reg_2566_reg[11]_i_1_n_1 ),
        .CO({\add_ln16_25_reg_2566_reg[15]_i_1_n_1 ,\add_ln16_25_reg_2566_reg[15]_i_1_n_2 ,\add_ln16_25_reg_2566_reg[15]_i_1_n_3 ,\add_ln16_25_reg_2566_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln16_29_reg_2561[15:12]),
        .O(add_ln16_25_fu_1889_p2[15:12]),
        .S({\add_ln16_25_reg_2566[15]_i_2_n_1 ,\add_ln16_25_reg_2566[15]_i_3_n_1 ,\add_ln16_25_reg_2566[15]_i_4_n_1 ,\add_ln16_25_reg_2566[15]_i_5_n_1 }));
  FDRE \add_ln16_25_reg_2566_reg[16] 
       (.C(ap_clk),
        .CE(add_ln16_25_reg_25660),
        .D(add_ln16_25_fu_1889_p2[16]),
        .Q(add_ln16_25_reg_2566[16]),
        .R(1'b0));
  FDRE \add_ln16_25_reg_2566_reg[17] 
       (.C(ap_clk),
        .CE(add_ln16_25_reg_25660),
        .D(add_ln16_25_fu_1889_p2[17]),
        .Q(add_ln16_25_reg_2566[17]),
        .R(1'b0));
  FDRE \add_ln16_25_reg_2566_reg[18] 
       (.C(ap_clk),
        .CE(add_ln16_25_reg_25660),
        .D(add_ln16_25_fu_1889_p2[18]),
        .Q(add_ln16_25_reg_2566[18]),
        .R(1'b0));
  FDRE \add_ln16_25_reg_2566_reg[19] 
       (.C(ap_clk),
        .CE(add_ln16_25_reg_25660),
        .D(add_ln16_25_fu_1889_p2[19]),
        .Q(add_ln16_25_reg_2566[19]),
        .R(1'b0));
  CARRY4 \add_ln16_25_reg_2566_reg[19]_i_1 
       (.CI(\add_ln16_25_reg_2566_reg[15]_i_1_n_1 ),
        .CO({\add_ln16_25_reg_2566_reg[19]_i_1_n_1 ,\add_ln16_25_reg_2566_reg[19]_i_1_n_2 ,\add_ln16_25_reg_2566_reg[19]_i_1_n_3 ,\add_ln16_25_reg_2566_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln16_29_reg_2561[19:16]),
        .O(add_ln16_25_fu_1889_p2[19:16]),
        .S({\add_ln16_25_reg_2566[19]_i_2_n_1 ,\add_ln16_25_reg_2566[19]_i_3_n_1 ,\add_ln16_25_reg_2566[19]_i_4_n_1 ,\add_ln16_25_reg_2566[19]_i_5_n_1 }));
  FDRE \add_ln16_25_reg_2566_reg[1] 
       (.C(ap_clk),
        .CE(add_ln16_25_reg_25660),
        .D(add_ln16_25_fu_1889_p2[1]),
        .Q(add_ln16_25_reg_2566[1]),
        .R(1'b0));
  FDRE \add_ln16_25_reg_2566_reg[20] 
       (.C(ap_clk),
        .CE(add_ln16_25_reg_25660),
        .D(add_ln16_25_fu_1889_p2[20]),
        .Q(add_ln16_25_reg_2566[20]),
        .R(1'b0));
  FDRE \add_ln16_25_reg_2566_reg[21] 
       (.C(ap_clk),
        .CE(add_ln16_25_reg_25660),
        .D(add_ln16_25_fu_1889_p2[21]),
        .Q(add_ln16_25_reg_2566[21]),
        .R(1'b0));
  FDRE \add_ln16_25_reg_2566_reg[22] 
       (.C(ap_clk),
        .CE(add_ln16_25_reg_25660),
        .D(add_ln16_25_fu_1889_p2[22]),
        .Q(add_ln16_25_reg_2566[22]),
        .R(1'b0));
  FDRE \add_ln16_25_reg_2566_reg[23] 
       (.C(ap_clk),
        .CE(add_ln16_25_reg_25660),
        .D(add_ln16_25_fu_1889_p2[23]),
        .Q(add_ln16_25_reg_2566[23]),
        .R(1'b0));
  CARRY4 \add_ln16_25_reg_2566_reg[23]_i_1 
       (.CI(\add_ln16_25_reg_2566_reg[19]_i_1_n_1 ),
        .CO({\add_ln16_25_reg_2566_reg[23]_i_1_n_1 ,\add_ln16_25_reg_2566_reg[23]_i_1_n_2 ,\add_ln16_25_reg_2566_reg[23]_i_1_n_3 ,\add_ln16_25_reg_2566_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln16_29_reg_2561[23:20]),
        .O(add_ln16_25_fu_1889_p2[23:20]),
        .S({\add_ln16_25_reg_2566[23]_i_2_n_1 ,\add_ln16_25_reg_2566[23]_i_3_n_1 ,\add_ln16_25_reg_2566[23]_i_4_n_1 ,\add_ln16_25_reg_2566[23]_i_5_n_1 }));
  FDRE \add_ln16_25_reg_2566_reg[24] 
       (.C(ap_clk),
        .CE(add_ln16_25_reg_25660),
        .D(add_ln16_25_fu_1889_p2[24]),
        .Q(add_ln16_25_reg_2566[24]),
        .R(1'b0));
  FDRE \add_ln16_25_reg_2566_reg[25] 
       (.C(ap_clk),
        .CE(add_ln16_25_reg_25660),
        .D(add_ln16_25_fu_1889_p2[25]),
        .Q(add_ln16_25_reg_2566[25]),
        .R(1'b0));
  FDRE \add_ln16_25_reg_2566_reg[26] 
       (.C(ap_clk),
        .CE(add_ln16_25_reg_25660),
        .D(add_ln16_25_fu_1889_p2[26]),
        .Q(add_ln16_25_reg_2566[26]),
        .R(1'b0));
  FDRE \add_ln16_25_reg_2566_reg[27] 
       (.C(ap_clk),
        .CE(add_ln16_25_reg_25660),
        .D(add_ln16_25_fu_1889_p2[27]),
        .Q(add_ln16_25_reg_2566[27]),
        .R(1'b0));
  CARRY4 \add_ln16_25_reg_2566_reg[27]_i_1 
       (.CI(\add_ln16_25_reg_2566_reg[23]_i_1_n_1 ),
        .CO({\add_ln16_25_reg_2566_reg[27]_i_1_n_1 ,\add_ln16_25_reg_2566_reg[27]_i_1_n_2 ,\add_ln16_25_reg_2566_reg[27]_i_1_n_3 ,\add_ln16_25_reg_2566_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln16_29_reg_2561[27:24]),
        .O(add_ln16_25_fu_1889_p2[27:24]),
        .S({\add_ln16_25_reg_2566[27]_i_2_n_1 ,\add_ln16_25_reg_2566[27]_i_3_n_1 ,\add_ln16_25_reg_2566[27]_i_4_n_1 ,\add_ln16_25_reg_2566[27]_i_5_n_1 }));
  FDRE \add_ln16_25_reg_2566_reg[28] 
       (.C(ap_clk),
        .CE(add_ln16_25_reg_25660),
        .D(add_ln16_25_fu_1889_p2[28]),
        .Q(add_ln16_25_reg_2566[28]),
        .R(1'b0));
  FDRE \add_ln16_25_reg_2566_reg[29] 
       (.C(ap_clk),
        .CE(add_ln16_25_reg_25660),
        .D(add_ln16_25_fu_1889_p2[29]),
        .Q(add_ln16_25_reg_2566[29]),
        .R(1'b0));
  FDRE \add_ln16_25_reg_2566_reg[2] 
       (.C(ap_clk),
        .CE(add_ln16_25_reg_25660),
        .D(add_ln16_25_fu_1889_p2[2]),
        .Q(add_ln16_25_reg_2566[2]),
        .R(1'b0));
  FDRE \add_ln16_25_reg_2566_reg[30] 
       (.C(ap_clk),
        .CE(add_ln16_25_reg_25660),
        .D(add_ln16_25_fu_1889_p2[30]),
        .Q(add_ln16_25_reg_2566[30]),
        .R(1'b0));
  FDRE \add_ln16_25_reg_2566_reg[31] 
       (.C(ap_clk),
        .CE(add_ln16_25_reg_25660),
        .D(add_ln16_25_fu_1889_p2[31]),
        .Q(add_ln16_25_reg_2566[31]),
        .R(1'b0));
  CARRY4 \add_ln16_25_reg_2566_reg[31]_i_2 
       (.CI(\add_ln16_25_reg_2566_reg[27]_i_1_n_1 ),
        .CO({\NLW_add_ln16_25_reg_2566_reg[31]_i_2_CO_UNCONNECTED [3],\add_ln16_25_reg_2566_reg[31]_i_2_n_2 ,\add_ln16_25_reg_2566_reg[31]_i_2_n_3 ,\add_ln16_25_reg_2566_reg[31]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,mul_ln16_29_reg_2561[30:28]}),
        .O(add_ln16_25_fu_1889_p2[31:28]),
        .S({\add_ln16_25_reg_2566[31]_i_3_n_1 ,\add_ln16_25_reg_2566[31]_i_4_n_1 ,\add_ln16_25_reg_2566[31]_i_5_n_1 ,\add_ln16_25_reg_2566[31]_i_6_n_1 }));
  FDRE \add_ln16_25_reg_2566_reg[3] 
       (.C(ap_clk),
        .CE(add_ln16_25_reg_25660),
        .D(add_ln16_25_fu_1889_p2[3]),
        .Q(add_ln16_25_reg_2566[3]),
        .R(1'b0));
  CARRY4 \add_ln16_25_reg_2566_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln16_25_reg_2566_reg[3]_i_1_n_1 ,\add_ln16_25_reg_2566_reg[3]_i_1_n_2 ,\add_ln16_25_reg_2566_reg[3]_i_1_n_3 ,\add_ln16_25_reg_2566_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln16_29_reg_2561[3:0]),
        .O(add_ln16_25_fu_1889_p2[3:0]),
        .S({\add_ln16_25_reg_2566[3]_i_2_n_1 ,\add_ln16_25_reg_2566[3]_i_3_n_1 ,\add_ln16_25_reg_2566[3]_i_4_n_1 ,\add_ln16_25_reg_2566[3]_i_5_n_1 }));
  FDRE \add_ln16_25_reg_2566_reg[4] 
       (.C(ap_clk),
        .CE(add_ln16_25_reg_25660),
        .D(add_ln16_25_fu_1889_p2[4]),
        .Q(add_ln16_25_reg_2566[4]),
        .R(1'b0));
  FDRE \add_ln16_25_reg_2566_reg[5] 
       (.C(ap_clk),
        .CE(add_ln16_25_reg_25660),
        .D(add_ln16_25_fu_1889_p2[5]),
        .Q(add_ln16_25_reg_2566[5]),
        .R(1'b0));
  FDRE \add_ln16_25_reg_2566_reg[6] 
       (.C(ap_clk),
        .CE(add_ln16_25_reg_25660),
        .D(add_ln16_25_fu_1889_p2[6]),
        .Q(add_ln16_25_reg_2566[6]),
        .R(1'b0));
  FDRE \add_ln16_25_reg_2566_reg[7] 
       (.C(ap_clk),
        .CE(add_ln16_25_reg_25660),
        .D(add_ln16_25_fu_1889_p2[7]),
        .Q(add_ln16_25_reg_2566[7]),
        .R(1'b0));
  CARRY4 \add_ln16_25_reg_2566_reg[7]_i_1 
       (.CI(\add_ln16_25_reg_2566_reg[3]_i_1_n_1 ),
        .CO({\add_ln16_25_reg_2566_reg[7]_i_1_n_1 ,\add_ln16_25_reg_2566_reg[7]_i_1_n_2 ,\add_ln16_25_reg_2566_reg[7]_i_1_n_3 ,\add_ln16_25_reg_2566_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln16_29_reg_2561[7:4]),
        .O(add_ln16_25_fu_1889_p2[7:4]),
        .S({\add_ln16_25_reg_2566[7]_i_2_n_1 ,\add_ln16_25_reg_2566[7]_i_3_n_1 ,\add_ln16_25_reg_2566[7]_i_4_n_1 ,\add_ln16_25_reg_2566[7]_i_5_n_1 }));
  FDRE \add_ln16_25_reg_2566_reg[8] 
       (.C(ap_clk),
        .CE(add_ln16_25_reg_25660),
        .D(add_ln16_25_fu_1889_p2[8]),
        .Q(add_ln16_25_reg_2566[8]),
        .R(1'b0));
  FDRE \add_ln16_25_reg_2566_reg[9] 
       (.C(ap_clk),
        .CE(add_ln16_25_reg_25660),
        .D(add_ln16_25_fu_1889_p2[9]),
        .Q(add_ln16_25_reg_2566[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_26_reg_2556[11]_i_2 
       (.I0(mul_ln16_31_reg_2551[11]),
        .I1(mul_ln16_30_reg_2546[11]),
        .O(\add_ln16_26_reg_2556[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_26_reg_2556[11]_i_3 
       (.I0(mul_ln16_31_reg_2551[10]),
        .I1(mul_ln16_30_reg_2546[10]),
        .O(\add_ln16_26_reg_2556[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_26_reg_2556[11]_i_4 
       (.I0(mul_ln16_31_reg_2551[9]),
        .I1(mul_ln16_30_reg_2546[9]),
        .O(\add_ln16_26_reg_2556[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_26_reg_2556[11]_i_5 
       (.I0(mul_ln16_31_reg_2551[8]),
        .I1(mul_ln16_30_reg_2546[8]),
        .O(\add_ln16_26_reg_2556[11]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_26_reg_2556[15]_i_2 
       (.I0(mul_ln16_31_reg_2551[15]),
        .I1(mul_ln16_30_reg_2546[15]),
        .O(\add_ln16_26_reg_2556[15]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_26_reg_2556[15]_i_3 
       (.I0(mul_ln16_31_reg_2551[14]),
        .I1(mul_ln16_30_reg_2546[14]),
        .O(\add_ln16_26_reg_2556[15]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_26_reg_2556[15]_i_4 
       (.I0(mul_ln16_31_reg_2551[13]),
        .I1(mul_ln16_30_reg_2546[13]),
        .O(\add_ln16_26_reg_2556[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_26_reg_2556[15]_i_5 
       (.I0(mul_ln16_31_reg_2551[12]),
        .I1(mul_ln16_30_reg_2546[12]),
        .O(\add_ln16_26_reg_2556[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_26_reg_2556[19]_i_2 
       (.I0(mul_ln16_31_reg_2551[19]),
        .I1(mul_ln16_30_reg_2546[19]),
        .O(\add_ln16_26_reg_2556[19]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_26_reg_2556[19]_i_3 
       (.I0(mul_ln16_31_reg_2551[18]),
        .I1(mul_ln16_30_reg_2546[18]),
        .O(\add_ln16_26_reg_2556[19]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_26_reg_2556[19]_i_4 
       (.I0(mul_ln16_31_reg_2551[17]),
        .I1(mul_ln16_30_reg_2546[17]),
        .O(\add_ln16_26_reg_2556[19]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_26_reg_2556[19]_i_5 
       (.I0(mul_ln16_31_reg_2551[16]),
        .I1(mul_ln16_30_reg_2546[16]),
        .O(\add_ln16_26_reg_2556[19]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_26_reg_2556[23]_i_2 
       (.I0(mul_ln16_31_reg_2551[23]),
        .I1(mul_ln16_30_reg_2546[23]),
        .O(\add_ln16_26_reg_2556[23]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_26_reg_2556[23]_i_3 
       (.I0(mul_ln16_31_reg_2551[22]),
        .I1(mul_ln16_30_reg_2546[22]),
        .O(\add_ln16_26_reg_2556[23]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_26_reg_2556[23]_i_4 
       (.I0(mul_ln16_31_reg_2551[21]),
        .I1(mul_ln16_30_reg_2546[21]),
        .O(\add_ln16_26_reg_2556[23]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_26_reg_2556[23]_i_5 
       (.I0(mul_ln16_31_reg_2551[20]),
        .I1(mul_ln16_30_reg_2546[20]),
        .O(\add_ln16_26_reg_2556[23]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_26_reg_2556[27]_i_2 
       (.I0(mul_ln16_31_reg_2551[27]),
        .I1(mul_ln16_30_reg_2546[27]),
        .O(\add_ln16_26_reg_2556[27]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_26_reg_2556[27]_i_3 
       (.I0(mul_ln16_31_reg_2551[26]),
        .I1(mul_ln16_30_reg_2546[26]),
        .O(\add_ln16_26_reg_2556[27]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_26_reg_2556[27]_i_4 
       (.I0(mul_ln16_31_reg_2551[25]),
        .I1(mul_ln16_30_reg_2546[25]),
        .O(\add_ln16_26_reg_2556[27]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_26_reg_2556[27]_i_5 
       (.I0(mul_ln16_31_reg_2551[24]),
        .I1(mul_ln16_30_reg_2546[24]),
        .O(\add_ln16_26_reg_2556[27]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln16_26_reg_2556[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage13),
        .I1(\icmp_ln10_reg_1915_pp0_iter1_reg_reg_n_1_[0] ),
        .O(add_ln16_26_reg_25560));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_26_reg_2556[31]_i_3 
       (.I0(mul_ln16_31_reg_2551[31]),
        .I1(mul_ln16_30_reg_2546[31]),
        .O(\add_ln16_26_reg_2556[31]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_26_reg_2556[31]_i_4 
       (.I0(mul_ln16_31_reg_2551[30]),
        .I1(mul_ln16_30_reg_2546[30]),
        .O(\add_ln16_26_reg_2556[31]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_26_reg_2556[31]_i_5 
       (.I0(mul_ln16_31_reg_2551[29]),
        .I1(mul_ln16_30_reg_2546[29]),
        .O(\add_ln16_26_reg_2556[31]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_26_reg_2556[31]_i_6 
       (.I0(mul_ln16_31_reg_2551[28]),
        .I1(mul_ln16_30_reg_2546[28]),
        .O(\add_ln16_26_reg_2556[31]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_26_reg_2556[3]_i_2 
       (.I0(mul_ln16_31_reg_2551[3]),
        .I1(mul_ln16_30_reg_2546[3]),
        .O(\add_ln16_26_reg_2556[3]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_26_reg_2556[3]_i_3 
       (.I0(mul_ln16_31_reg_2551[2]),
        .I1(mul_ln16_30_reg_2546[2]),
        .O(\add_ln16_26_reg_2556[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_26_reg_2556[3]_i_4 
       (.I0(mul_ln16_31_reg_2551[1]),
        .I1(mul_ln16_30_reg_2546[1]),
        .O(\add_ln16_26_reg_2556[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_26_reg_2556[3]_i_5 
       (.I0(mul_ln16_31_reg_2551[0]),
        .I1(mul_ln16_30_reg_2546[0]),
        .O(\add_ln16_26_reg_2556[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_26_reg_2556[7]_i_2 
       (.I0(mul_ln16_31_reg_2551[7]),
        .I1(mul_ln16_30_reg_2546[7]),
        .O(\add_ln16_26_reg_2556[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_26_reg_2556[7]_i_3 
       (.I0(mul_ln16_31_reg_2551[6]),
        .I1(mul_ln16_30_reg_2546[6]),
        .O(\add_ln16_26_reg_2556[7]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_26_reg_2556[7]_i_4 
       (.I0(mul_ln16_31_reg_2551[5]),
        .I1(mul_ln16_30_reg_2546[5]),
        .O(\add_ln16_26_reg_2556[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_26_reg_2556[7]_i_5 
       (.I0(mul_ln16_31_reg_2551[4]),
        .I1(mul_ln16_30_reg_2546[4]),
        .O(\add_ln16_26_reg_2556[7]_i_5_n_1 ));
  FDRE \add_ln16_26_reg_2556_reg[0] 
       (.C(ap_clk),
        .CE(add_ln16_26_reg_25560),
        .D(add_ln16_26_fu_1881_p2[0]),
        .Q(add_ln16_26_reg_2556[0]),
        .R(1'b0));
  FDRE \add_ln16_26_reg_2556_reg[10] 
       (.C(ap_clk),
        .CE(add_ln16_26_reg_25560),
        .D(add_ln16_26_fu_1881_p2[10]),
        .Q(add_ln16_26_reg_2556[10]),
        .R(1'b0));
  FDRE \add_ln16_26_reg_2556_reg[11] 
       (.C(ap_clk),
        .CE(add_ln16_26_reg_25560),
        .D(add_ln16_26_fu_1881_p2[11]),
        .Q(add_ln16_26_reg_2556[11]),
        .R(1'b0));
  CARRY4 \add_ln16_26_reg_2556_reg[11]_i_1 
       (.CI(\add_ln16_26_reg_2556_reg[7]_i_1_n_1 ),
        .CO({\add_ln16_26_reg_2556_reg[11]_i_1_n_1 ,\add_ln16_26_reg_2556_reg[11]_i_1_n_2 ,\add_ln16_26_reg_2556_reg[11]_i_1_n_3 ,\add_ln16_26_reg_2556_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln16_31_reg_2551[11:8]),
        .O(add_ln16_26_fu_1881_p2[11:8]),
        .S({\add_ln16_26_reg_2556[11]_i_2_n_1 ,\add_ln16_26_reg_2556[11]_i_3_n_1 ,\add_ln16_26_reg_2556[11]_i_4_n_1 ,\add_ln16_26_reg_2556[11]_i_5_n_1 }));
  FDRE \add_ln16_26_reg_2556_reg[12] 
       (.C(ap_clk),
        .CE(add_ln16_26_reg_25560),
        .D(add_ln16_26_fu_1881_p2[12]),
        .Q(add_ln16_26_reg_2556[12]),
        .R(1'b0));
  FDRE \add_ln16_26_reg_2556_reg[13] 
       (.C(ap_clk),
        .CE(add_ln16_26_reg_25560),
        .D(add_ln16_26_fu_1881_p2[13]),
        .Q(add_ln16_26_reg_2556[13]),
        .R(1'b0));
  FDRE \add_ln16_26_reg_2556_reg[14] 
       (.C(ap_clk),
        .CE(add_ln16_26_reg_25560),
        .D(add_ln16_26_fu_1881_p2[14]),
        .Q(add_ln16_26_reg_2556[14]),
        .R(1'b0));
  FDRE \add_ln16_26_reg_2556_reg[15] 
       (.C(ap_clk),
        .CE(add_ln16_26_reg_25560),
        .D(add_ln16_26_fu_1881_p2[15]),
        .Q(add_ln16_26_reg_2556[15]),
        .R(1'b0));
  CARRY4 \add_ln16_26_reg_2556_reg[15]_i_1 
       (.CI(\add_ln16_26_reg_2556_reg[11]_i_1_n_1 ),
        .CO({\add_ln16_26_reg_2556_reg[15]_i_1_n_1 ,\add_ln16_26_reg_2556_reg[15]_i_1_n_2 ,\add_ln16_26_reg_2556_reg[15]_i_1_n_3 ,\add_ln16_26_reg_2556_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln16_31_reg_2551[15:12]),
        .O(add_ln16_26_fu_1881_p2[15:12]),
        .S({\add_ln16_26_reg_2556[15]_i_2_n_1 ,\add_ln16_26_reg_2556[15]_i_3_n_1 ,\add_ln16_26_reg_2556[15]_i_4_n_1 ,\add_ln16_26_reg_2556[15]_i_5_n_1 }));
  FDRE \add_ln16_26_reg_2556_reg[16] 
       (.C(ap_clk),
        .CE(add_ln16_26_reg_25560),
        .D(add_ln16_26_fu_1881_p2[16]),
        .Q(add_ln16_26_reg_2556[16]),
        .R(1'b0));
  FDRE \add_ln16_26_reg_2556_reg[17] 
       (.C(ap_clk),
        .CE(add_ln16_26_reg_25560),
        .D(add_ln16_26_fu_1881_p2[17]),
        .Q(add_ln16_26_reg_2556[17]),
        .R(1'b0));
  FDRE \add_ln16_26_reg_2556_reg[18] 
       (.C(ap_clk),
        .CE(add_ln16_26_reg_25560),
        .D(add_ln16_26_fu_1881_p2[18]),
        .Q(add_ln16_26_reg_2556[18]),
        .R(1'b0));
  FDRE \add_ln16_26_reg_2556_reg[19] 
       (.C(ap_clk),
        .CE(add_ln16_26_reg_25560),
        .D(add_ln16_26_fu_1881_p2[19]),
        .Q(add_ln16_26_reg_2556[19]),
        .R(1'b0));
  CARRY4 \add_ln16_26_reg_2556_reg[19]_i_1 
       (.CI(\add_ln16_26_reg_2556_reg[15]_i_1_n_1 ),
        .CO({\add_ln16_26_reg_2556_reg[19]_i_1_n_1 ,\add_ln16_26_reg_2556_reg[19]_i_1_n_2 ,\add_ln16_26_reg_2556_reg[19]_i_1_n_3 ,\add_ln16_26_reg_2556_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln16_31_reg_2551[19:16]),
        .O(add_ln16_26_fu_1881_p2[19:16]),
        .S({\add_ln16_26_reg_2556[19]_i_2_n_1 ,\add_ln16_26_reg_2556[19]_i_3_n_1 ,\add_ln16_26_reg_2556[19]_i_4_n_1 ,\add_ln16_26_reg_2556[19]_i_5_n_1 }));
  FDRE \add_ln16_26_reg_2556_reg[1] 
       (.C(ap_clk),
        .CE(add_ln16_26_reg_25560),
        .D(add_ln16_26_fu_1881_p2[1]),
        .Q(add_ln16_26_reg_2556[1]),
        .R(1'b0));
  FDRE \add_ln16_26_reg_2556_reg[20] 
       (.C(ap_clk),
        .CE(add_ln16_26_reg_25560),
        .D(add_ln16_26_fu_1881_p2[20]),
        .Q(add_ln16_26_reg_2556[20]),
        .R(1'b0));
  FDRE \add_ln16_26_reg_2556_reg[21] 
       (.C(ap_clk),
        .CE(add_ln16_26_reg_25560),
        .D(add_ln16_26_fu_1881_p2[21]),
        .Q(add_ln16_26_reg_2556[21]),
        .R(1'b0));
  FDRE \add_ln16_26_reg_2556_reg[22] 
       (.C(ap_clk),
        .CE(add_ln16_26_reg_25560),
        .D(add_ln16_26_fu_1881_p2[22]),
        .Q(add_ln16_26_reg_2556[22]),
        .R(1'b0));
  FDRE \add_ln16_26_reg_2556_reg[23] 
       (.C(ap_clk),
        .CE(add_ln16_26_reg_25560),
        .D(add_ln16_26_fu_1881_p2[23]),
        .Q(add_ln16_26_reg_2556[23]),
        .R(1'b0));
  CARRY4 \add_ln16_26_reg_2556_reg[23]_i_1 
       (.CI(\add_ln16_26_reg_2556_reg[19]_i_1_n_1 ),
        .CO({\add_ln16_26_reg_2556_reg[23]_i_1_n_1 ,\add_ln16_26_reg_2556_reg[23]_i_1_n_2 ,\add_ln16_26_reg_2556_reg[23]_i_1_n_3 ,\add_ln16_26_reg_2556_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln16_31_reg_2551[23:20]),
        .O(add_ln16_26_fu_1881_p2[23:20]),
        .S({\add_ln16_26_reg_2556[23]_i_2_n_1 ,\add_ln16_26_reg_2556[23]_i_3_n_1 ,\add_ln16_26_reg_2556[23]_i_4_n_1 ,\add_ln16_26_reg_2556[23]_i_5_n_1 }));
  FDRE \add_ln16_26_reg_2556_reg[24] 
       (.C(ap_clk),
        .CE(add_ln16_26_reg_25560),
        .D(add_ln16_26_fu_1881_p2[24]),
        .Q(add_ln16_26_reg_2556[24]),
        .R(1'b0));
  FDRE \add_ln16_26_reg_2556_reg[25] 
       (.C(ap_clk),
        .CE(add_ln16_26_reg_25560),
        .D(add_ln16_26_fu_1881_p2[25]),
        .Q(add_ln16_26_reg_2556[25]),
        .R(1'b0));
  FDRE \add_ln16_26_reg_2556_reg[26] 
       (.C(ap_clk),
        .CE(add_ln16_26_reg_25560),
        .D(add_ln16_26_fu_1881_p2[26]),
        .Q(add_ln16_26_reg_2556[26]),
        .R(1'b0));
  FDRE \add_ln16_26_reg_2556_reg[27] 
       (.C(ap_clk),
        .CE(add_ln16_26_reg_25560),
        .D(add_ln16_26_fu_1881_p2[27]),
        .Q(add_ln16_26_reg_2556[27]),
        .R(1'b0));
  CARRY4 \add_ln16_26_reg_2556_reg[27]_i_1 
       (.CI(\add_ln16_26_reg_2556_reg[23]_i_1_n_1 ),
        .CO({\add_ln16_26_reg_2556_reg[27]_i_1_n_1 ,\add_ln16_26_reg_2556_reg[27]_i_1_n_2 ,\add_ln16_26_reg_2556_reg[27]_i_1_n_3 ,\add_ln16_26_reg_2556_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln16_31_reg_2551[27:24]),
        .O(add_ln16_26_fu_1881_p2[27:24]),
        .S({\add_ln16_26_reg_2556[27]_i_2_n_1 ,\add_ln16_26_reg_2556[27]_i_3_n_1 ,\add_ln16_26_reg_2556[27]_i_4_n_1 ,\add_ln16_26_reg_2556[27]_i_5_n_1 }));
  FDRE \add_ln16_26_reg_2556_reg[28] 
       (.C(ap_clk),
        .CE(add_ln16_26_reg_25560),
        .D(add_ln16_26_fu_1881_p2[28]),
        .Q(add_ln16_26_reg_2556[28]),
        .R(1'b0));
  FDRE \add_ln16_26_reg_2556_reg[29] 
       (.C(ap_clk),
        .CE(add_ln16_26_reg_25560),
        .D(add_ln16_26_fu_1881_p2[29]),
        .Q(add_ln16_26_reg_2556[29]),
        .R(1'b0));
  FDRE \add_ln16_26_reg_2556_reg[2] 
       (.C(ap_clk),
        .CE(add_ln16_26_reg_25560),
        .D(add_ln16_26_fu_1881_p2[2]),
        .Q(add_ln16_26_reg_2556[2]),
        .R(1'b0));
  FDRE \add_ln16_26_reg_2556_reg[30] 
       (.C(ap_clk),
        .CE(add_ln16_26_reg_25560),
        .D(add_ln16_26_fu_1881_p2[30]),
        .Q(add_ln16_26_reg_2556[30]),
        .R(1'b0));
  FDRE \add_ln16_26_reg_2556_reg[31] 
       (.C(ap_clk),
        .CE(add_ln16_26_reg_25560),
        .D(add_ln16_26_fu_1881_p2[31]),
        .Q(add_ln16_26_reg_2556[31]),
        .R(1'b0));
  CARRY4 \add_ln16_26_reg_2556_reg[31]_i_2 
       (.CI(\add_ln16_26_reg_2556_reg[27]_i_1_n_1 ),
        .CO({\NLW_add_ln16_26_reg_2556_reg[31]_i_2_CO_UNCONNECTED [3],\add_ln16_26_reg_2556_reg[31]_i_2_n_2 ,\add_ln16_26_reg_2556_reg[31]_i_2_n_3 ,\add_ln16_26_reg_2556_reg[31]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,mul_ln16_31_reg_2551[30:28]}),
        .O(add_ln16_26_fu_1881_p2[31:28]),
        .S({\add_ln16_26_reg_2556[31]_i_3_n_1 ,\add_ln16_26_reg_2556[31]_i_4_n_1 ,\add_ln16_26_reg_2556[31]_i_5_n_1 ,\add_ln16_26_reg_2556[31]_i_6_n_1 }));
  FDRE \add_ln16_26_reg_2556_reg[3] 
       (.C(ap_clk),
        .CE(add_ln16_26_reg_25560),
        .D(add_ln16_26_fu_1881_p2[3]),
        .Q(add_ln16_26_reg_2556[3]),
        .R(1'b0));
  CARRY4 \add_ln16_26_reg_2556_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln16_26_reg_2556_reg[3]_i_1_n_1 ,\add_ln16_26_reg_2556_reg[3]_i_1_n_2 ,\add_ln16_26_reg_2556_reg[3]_i_1_n_3 ,\add_ln16_26_reg_2556_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln16_31_reg_2551[3:0]),
        .O(add_ln16_26_fu_1881_p2[3:0]),
        .S({\add_ln16_26_reg_2556[3]_i_2_n_1 ,\add_ln16_26_reg_2556[3]_i_3_n_1 ,\add_ln16_26_reg_2556[3]_i_4_n_1 ,\add_ln16_26_reg_2556[3]_i_5_n_1 }));
  FDRE \add_ln16_26_reg_2556_reg[4] 
       (.C(ap_clk),
        .CE(add_ln16_26_reg_25560),
        .D(add_ln16_26_fu_1881_p2[4]),
        .Q(add_ln16_26_reg_2556[4]),
        .R(1'b0));
  FDRE \add_ln16_26_reg_2556_reg[5] 
       (.C(ap_clk),
        .CE(add_ln16_26_reg_25560),
        .D(add_ln16_26_fu_1881_p2[5]),
        .Q(add_ln16_26_reg_2556[5]),
        .R(1'b0));
  FDRE \add_ln16_26_reg_2556_reg[6] 
       (.C(ap_clk),
        .CE(add_ln16_26_reg_25560),
        .D(add_ln16_26_fu_1881_p2[6]),
        .Q(add_ln16_26_reg_2556[6]),
        .R(1'b0));
  FDRE \add_ln16_26_reg_2556_reg[7] 
       (.C(ap_clk),
        .CE(add_ln16_26_reg_25560),
        .D(add_ln16_26_fu_1881_p2[7]),
        .Q(add_ln16_26_reg_2556[7]),
        .R(1'b0));
  CARRY4 \add_ln16_26_reg_2556_reg[7]_i_1 
       (.CI(\add_ln16_26_reg_2556_reg[3]_i_1_n_1 ),
        .CO({\add_ln16_26_reg_2556_reg[7]_i_1_n_1 ,\add_ln16_26_reg_2556_reg[7]_i_1_n_2 ,\add_ln16_26_reg_2556_reg[7]_i_1_n_3 ,\add_ln16_26_reg_2556_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln16_31_reg_2551[7:4]),
        .O(add_ln16_26_fu_1881_p2[7:4]),
        .S({\add_ln16_26_reg_2556[7]_i_2_n_1 ,\add_ln16_26_reg_2556[7]_i_3_n_1 ,\add_ln16_26_reg_2556[7]_i_4_n_1 ,\add_ln16_26_reg_2556[7]_i_5_n_1 }));
  FDRE \add_ln16_26_reg_2556_reg[8] 
       (.C(ap_clk),
        .CE(add_ln16_26_reg_25560),
        .D(add_ln16_26_fu_1881_p2[8]),
        .Q(add_ln16_26_reg_2556[8]),
        .R(1'b0));
  FDRE \add_ln16_26_reg_2556_reg[9] 
       (.C(ap_clk),
        .CE(add_ln16_26_reg_25560),
        .D(add_ln16_26_fu_1881_p2[9]),
        .Q(add_ln16_26_reg_2556[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_28_reg_2571[11]_i_2 
       (.I0(add_ln16_26_reg_2556[10]),
        .I1(add_ln16_25_reg_2566[10]),
        .I2(add_ln16_24_reg_2541[10]),
        .O(\add_ln16_28_reg_2571[11]_i_2_n_1 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_28_reg_2571[11]_i_3 
       (.I0(add_ln16_26_reg_2556[9]),
        .I1(add_ln16_25_reg_2566[9]),
        .I2(add_ln16_24_reg_2541[9]),
        .O(\add_ln16_28_reg_2571[11]_i_3_n_1 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_28_reg_2571[11]_i_4 
       (.I0(add_ln16_26_reg_2556[8]),
        .I1(add_ln16_25_reg_2566[8]),
        .I2(add_ln16_24_reg_2541[8]),
        .O(\add_ln16_28_reg_2571[11]_i_4_n_1 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_28_reg_2571[11]_i_5 
       (.I0(add_ln16_26_reg_2556[7]),
        .I1(add_ln16_25_reg_2566[7]),
        .I2(add_ln16_24_reg_2541[7]),
        .O(\add_ln16_28_reg_2571[11]_i_5_n_1 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_28_reg_2571[11]_i_6 
       (.I0(add_ln16_26_reg_2556[11]),
        .I1(add_ln16_25_reg_2566[11]),
        .I2(add_ln16_24_reg_2541[11]),
        .I3(\add_ln16_28_reg_2571[11]_i_2_n_1 ),
        .O(\add_ln16_28_reg_2571[11]_i_6_n_1 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_28_reg_2571[11]_i_7 
       (.I0(add_ln16_26_reg_2556[10]),
        .I1(add_ln16_25_reg_2566[10]),
        .I2(add_ln16_24_reg_2541[10]),
        .I3(\add_ln16_28_reg_2571[11]_i_3_n_1 ),
        .O(\add_ln16_28_reg_2571[11]_i_7_n_1 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_28_reg_2571[11]_i_8 
       (.I0(add_ln16_26_reg_2556[9]),
        .I1(add_ln16_25_reg_2566[9]),
        .I2(add_ln16_24_reg_2541[9]),
        .I3(\add_ln16_28_reg_2571[11]_i_4_n_1 ),
        .O(\add_ln16_28_reg_2571[11]_i_8_n_1 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_28_reg_2571[11]_i_9 
       (.I0(add_ln16_26_reg_2556[8]),
        .I1(add_ln16_25_reg_2566[8]),
        .I2(add_ln16_24_reg_2541[8]),
        .I3(\add_ln16_28_reg_2571[11]_i_5_n_1 ),
        .O(\add_ln16_28_reg_2571[11]_i_9_n_1 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_28_reg_2571[15]_i_2 
       (.I0(add_ln16_26_reg_2556[14]),
        .I1(add_ln16_25_reg_2566[14]),
        .I2(add_ln16_24_reg_2541[14]),
        .O(\add_ln16_28_reg_2571[15]_i_2_n_1 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_28_reg_2571[15]_i_3 
       (.I0(add_ln16_26_reg_2556[13]),
        .I1(add_ln16_25_reg_2566[13]),
        .I2(add_ln16_24_reg_2541[13]),
        .O(\add_ln16_28_reg_2571[15]_i_3_n_1 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_28_reg_2571[15]_i_4 
       (.I0(add_ln16_26_reg_2556[12]),
        .I1(add_ln16_25_reg_2566[12]),
        .I2(add_ln16_24_reg_2541[12]),
        .O(\add_ln16_28_reg_2571[15]_i_4_n_1 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_28_reg_2571[15]_i_5 
       (.I0(add_ln16_26_reg_2556[11]),
        .I1(add_ln16_25_reg_2566[11]),
        .I2(add_ln16_24_reg_2541[11]),
        .O(\add_ln16_28_reg_2571[15]_i_5_n_1 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_28_reg_2571[15]_i_6 
       (.I0(add_ln16_26_reg_2556[15]),
        .I1(add_ln16_25_reg_2566[15]),
        .I2(add_ln16_24_reg_2541[15]),
        .I3(\add_ln16_28_reg_2571[15]_i_2_n_1 ),
        .O(\add_ln16_28_reg_2571[15]_i_6_n_1 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_28_reg_2571[15]_i_7 
       (.I0(add_ln16_26_reg_2556[14]),
        .I1(add_ln16_25_reg_2566[14]),
        .I2(add_ln16_24_reg_2541[14]),
        .I3(\add_ln16_28_reg_2571[15]_i_3_n_1 ),
        .O(\add_ln16_28_reg_2571[15]_i_7_n_1 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_28_reg_2571[15]_i_8 
       (.I0(add_ln16_26_reg_2556[13]),
        .I1(add_ln16_25_reg_2566[13]),
        .I2(add_ln16_24_reg_2541[13]),
        .I3(\add_ln16_28_reg_2571[15]_i_4_n_1 ),
        .O(\add_ln16_28_reg_2571[15]_i_8_n_1 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_28_reg_2571[15]_i_9 
       (.I0(add_ln16_26_reg_2556[12]),
        .I1(add_ln16_25_reg_2566[12]),
        .I2(add_ln16_24_reg_2541[12]),
        .I3(\add_ln16_28_reg_2571[15]_i_5_n_1 ),
        .O(\add_ln16_28_reg_2571[15]_i_9_n_1 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_28_reg_2571[19]_i_2 
       (.I0(add_ln16_26_reg_2556[18]),
        .I1(add_ln16_25_reg_2566[18]),
        .I2(add_ln16_24_reg_2541[18]),
        .O(\add_ln16_28_reg_2571[19]_i_2_n_1 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_28_reg_2571[19]_i_3 
       (.I0(add_ln16_26_reg_2556[17]),
        .I1(add_ln16_25_reg_2566[17]),
        .I2(add_ln16_24_reg_2541[17]),
        .O(\add_ln16_28_reg_2571[19]_i_3_n_1 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_28_reg_2571[19]_i_4 
       (.I0(add_ln16_26_reg_2556[16]),
        .I1(add_ln16_25_reg_2566[16]),
        .I2(add_ln16_24_reg_2541[16]),
        .O(\add_ln16_28_reg_2571[19]_i_4_n_1 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_28_reg_2571[19]_i_5 
       (.I0(add_ln16_26_reg_2556[15]),
        .I1(add_ln16_25_reg_2566[15]),
        .I2(add_ln16_24_reg_2541[15]),
        .O(\add_ln16_28_reg_2571[19]_i_5_n_1 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_28_reg_2571[19]_i_6 
       (.I0(add_ln16_26_reg_2556[19]),
        .I1(add_ln16_25_reg_2566[19]),
        .I2(add_ln16_24_reg_2541[19]),
        .I3(\add_ln16_28_reg_2571[19]_i_2_n_1 ),
        .O(\add_ln16_28_reg_2571[19]_i_6_n_1 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_28_reg_2571[19]_i_7 
       (.I0(add_ln16_26_reg_2556[18]),
        .I1(add_ln16_25_reg_2566[18]),
        .I2(add_ln16_24_reg_2541[18]),
        .I3(\add_ln16_28_reg_2571[19]_i_3_n_1 ),
        .O(\add_ln16_28_reg_2571[19]_i_7_n_1 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_28_reg_2571[19]_i_8 
       (.I0(add_ln16_26_reg_2556[17]),
        .I1(add_ln16_25_reg_2566[17]),
        .I2(add_ln16_24_reg_2541[17]),
        .I3(\add_ln16_28_reg_2571[19]_i_4_n_1 ),
        .O(\add_ln16_28_reg_2571[19]_i_8_n_1 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_28_reg_2571[19]_i_9 
       (.I0(add_ln16_26_reg_2556[16]),
        .I1(add_ln16_25_reg_2566[16]),
        .I2(add_ln16_24_reg_2541[16]),
        .I3(\add_ln16_28_reg_2571[19]_i_5_n_1 ),
        .O(\add_ln16_28_reg_2571[19]_i_9_n_1 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_28_reg_2571[23]_i_2 
       (.I0(add_ln16_26_reg_2556[22]),
        .I1(add_ln16_25_reg_2566[22]),
        .I2(add_ln16_24_reg_2541[22]),
        .O(\add_ln16_28_reg_2571[23]_i_2_n_1 ));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_28_reg_2571[23]_i_3 
       (.I0(add_ln16_26_reg_2556[21]),
        .I1(add_ln16_25_reg_2566[21]),
        .I2(add_ln16_24_reg_2541[21]),
        .O(\add_ln16_28_reg_2571[23]_i_3_n_1 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_28_reg_2571[23]_i_4 
       (.I0(add_ln16_26_reg_2556[20]),
        .I1(add_ln16_25_reg_2566[20]),
        .I2(add_ln16_24_reg_2541[20]),
        .O(\add_ln16_28_reg_2571[23]_i_4_n_1 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_28_reg_2571[23]_i_5 
       (.I0(add_ln16_26_reg_2556[19]),
        .I1(add_ln16_25_reg_2566[19]),
        .I2(add_ln16_24_reg_2541[19]),
        .O(\add_ln16_28_reg_2571[23]_i_5_n_1 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_28_reg_2571[23]_i_6 
       (.I0(add_ln16_26_reg_2556[23]),
        .I1(add_ln16_25_reg_2566[23]),
        .I2(add_ln16_24_reg_2541[23]),
        .I3(\add_ln16_28_reg_2571[23]_i_2_n_1 ),
        .O(\add_ln16_28_reg_2571[23]_i_6_n_1 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_28_reg_2571[23]_i_7 
       (.I0(add_ln16_26_reg_2556[22]),
        .I1(add_ln16_25_reg_2566[22]),
        .I2(add_ln16_24_reg_2541[22]),
        .I3(\add_ln16_28_reg_2571[23]_i_3_n_1 ),
        .O(\add_ln16_28_reg_2571[23]_i_7_n_1 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_28_reg_2571[23]_i_8 
       (.I0(add_ln16_26_reg_2556[21]),
        .I1(add_ln16_25_reg_2566[21]),
        .I2(add_ln16_24_reg_2541[21]),
        .I3(\add_ln16_28_reg_2571[23]_i_4_n_1 ),
        .O(\add_ln16_28_reg_2571[23]_i_8_n_1 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_28_reg_2571[23]_i_9 
       (.I0(add_ln16_26_reg_2556[20]),
        .I1(add_ln16_25_reg_2566[20]),
        .I2(add_ln16_24_reg_2541[20]),
        .I3(\add_ln16_28_reg_2571[23]_i_5_n_1 ),
        .O(\add_ln16_28_reg_2571[23]_i_9_n_1 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_28_reg_2571[27]_i_2 
       (.I0(add_ln16_26_reg_2556[26]),
        .I1(add_ln16_25_reg_2566[26]),
        .I2(add_ln16_24_reg_2541[26]),
        .O(\add_ln16_28_reg_2571[27]_i_2_n_1 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_28_reg_2571[27]_i_3 
       (.I0(add_ln16_26_reg_2556[25]),
        .I1(add_ln16_25_reg_2566[25]),
        .I2(add_ln16_24_reg_2541[25]),
        .O(\add_ln16_28_reg_2571[27]_i_3_n_1 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_28_reg_2571[27]_i_4 
       (.I0(add_ln16_26_reg_2556[24]),
        .I1(add_ln16_25_reg_2566[24]),
        .I2(add_ln16_24_reg_2541[24]),
        .O(\add_ln16_28_reg_2571[27]_i_4_n_1 ));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_28_reg_2571[27]_i_5 
       (.I0(add_ln16_26_reg_2556[23]),
        .I1(add_ln16_25_reg_2566[23]),
        .I2(add_ln16_24_reg_2541[23]),
        .O(\add_ln16_28_reg_2571[27]_i_5_n_1 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_28_reg_2571[27]_i_6 
       (.I0(add_ln16_26_reg_2556[27]),
        .I1(add_ln16_25_reg_2566[27]),
        .I2(add_ln16_24_reg_2541[27]),
        .I3(\add_ln16_28_reg_2571[27]_i_2_n_1 ),
        .O(\add_ln16_28_reg_2571[27]_i_6_n_1 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_28_reg_2571[27]_i_7 
       (.I0(add_ln16_26_reg_2556[26]),
        .I1(add_ln16_25_reg_2566[26]),
        .I2(add_ln16_24_reg_2541[26]),
        .I3(\add_ln16_28_reg_2571[27]_i_3_n_1 ),
        .O(\add_ln16_28_reg_2571[27]_i_7_n_1 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_28_reg_2571[27]_i_8 
       (.I0(add_ln16_26_reg_2556[25]),
        .I1(add_ln16_25_reg_2566[25]),
        .I2(add_ln16_24_reg_2541[25]),
        .I3(\add_ln16_28_reg_2571[27]_i_4_n_1 ),
        .O(\add_ln16_28_reg_2571[27]_i_8_n_1 ));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_28_reg_2571[27]_i_9 
       (.I0(add_ln16_26_reg_2556[24]),
        .I1(add_ln16_25_reg_2566[24]),
        .I2(add_ln16_24_reg_2541[24]),
        .I3(\add_ln16_28_reg_2571[27]_i_5_n_1 ),
        .O(\add_ln16_28_reg_2571[27]_i_9_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln16_28_reg_2571[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage20),
        .I1(\icmp_ln10_reg_1915_pp0_iter1_reg_reg_n_1_[0] ),
        .O(add_ln16_28_reg_25710));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_28_reg_2571[31]_i_3 
       (.I0(add_ln16_26_reg_2556[29]),
        .I1(add_ln16_25_reg_2566[29]),
        .I2(add_ln16_24_reg_2541[29]),
        .O(\add_ln16_28_reg_2571[31]_i_3_n_1 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_28_reg_2571[31]_i_4 
       (.I0(add_ln16_26_reg_2556[28]),
        .I1(add_ln16_25_reg_2566[28]),
        .I2(add_ln16_24_reg_2541[28]),
        .O(\add_ln16_28_reg_2571[31]_i_4_n_1 ));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_28_reg_2571[31]_i_5 
       (.I0(add_ln16_26_reg_2556[27]),
        .I1(add_ln16_25_reg_2566[27]),
        .I2(add_ln16_24_reg_2541[27]),
        .O(\add_ln16_28_reg_2571[31]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln16_28_reg_2571[31]_i_6 
       (.I0(add_ln16_24_reg_2541[30]),
        .I1(add_ln16_25_reg_2566[30]),
        .I2(add_ln16_26_reg_2556[30]),
        .I3(add_ln16_25_reg_2566[31]),
        .I4(add_ln16_26_reg_2556[31]),
        .I5(add_ln16_24_reg_2541[31]),
        .O(\add_ln16_28_reg_2571[31]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_28_reg_2571[31]_i_7 
       (.I0(\add_ln16_28_reg_2571[31]_i_3_n_1 ),
        .I1(add_ln16_25_reg_2566[30]),
        .I2(add_ln16_26_reg_2556[30]),
        .I3(add_ln16_24_reg_2541[30]),
        .O(\add_ln16_28_reg_2571[31]_i_7_n_1 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_28_reg_2571[31]_i_8 
       (.I0(add_ln16_26_reg_2556[29]),
        .I1(add_ln16_25_reg_2566[29]),
        .I2(add_ln16_24_reg_2541[29]),
        .I3(\add_ln16_28_reg_2571[31]_i_4_n_1 ),
        .O(\add_ln16_28_reg_2571[31]_i_8_n_1 ));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_28_reg_2571[31]_i_9 
       (.I0(add_ln16_26_reg_2556[28]),
        .I1(add_ln16_25_reg_2566[28]),
        .I2(add_ln16_24_reg_2541[28]),
        .I3(\add_ln16_28_reg_2571[31]_i_5_n_1 ),
        .O(\add_ln16_28_reg_2571[31]_i_9_n_1 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_28_reg_2571[3]_i_2 
       (.I0(add_ln16_26_reg_2556[2]),
        .I1(add_ln16_25_reg_2566[2]),
        .I2(add_ln16_24_reg_2541[2]),
        .O(\add_ln16_28_reg_2571[3]_i_2_n_1 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_28_reg_2571[3]_i_3 
       (.I0(add_ln16_26_reg_2556[1]),
        .I1(add_ln16_25_reg_2566[1]),
        .I2(add_ln16_24_reg_2541[1]),
        .O(\add_ln16_28_reg_2571[3]_i_3_n_1 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_28_reg_2571[3]_i_4 
       (.I0(add_ln16_26_reg_2556[0]),
        .I1(add_ln16_25_reg_2566[0]),
        .I2(add_ln16_24_reg_2541[0]),
        .O(\add_ln16_28_reg_2571[3]_i_4_n_1 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_28_reg_2571[3]_i_5 
       (.I0(add_ln16_26_reg_2556[3]),
        .I1(add_ln16_25_reg_2566[3]),
        .I2(add_ln16_24_reg_2541[3]),
        .I3(\add_ln16_28_reg_2571[3]_i_2_n_1 ),
        .O(\add_ln16_28_reg_2571[3]_i_5_n_1 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_28_reg_2571[3]_i_6 
       (.I0(add_ln16_26_reg_2556[2]),
        .I1(add_ln16_25_reg_2566[2]),
        .I2(add_ln16_24_reg_2541[2]),
        .I3(\add_ln16_28_reg_2571[3]_i_3_n_1 ),
        .O(\add_ln16_28_reg_2571[3]_i_6_n_1 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_28_reg_2571[3]_i_7 
       (.I0(add_ln16_26_reg_2556[1]),
        .I1(add_ln16_25_reg_2566[1]),
        .I2(add_ln16_24_reg_2541[1]),
        .I3(\add_ln16_28_reg_2571[3]_i_4_n_1 ),
        .O(\add_ln16_28_reg_2571[3]_i_7_n_1 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln16_28_reg_2571[3]_i_8 
       (.I0(add_ln16_26_reg_2556[0]),
        .I1(add_ln16_25_reg_2566[0]),
        .I2(add_ln16_24_reg_2541[0]),
        .O(\add_ln16_28_reg_2571[3]_i_8_n_1 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_28_reg_2571[7]_i_2 
       (.I0(add_ln16_26_reg_2556[6]),
        .I1(add_ln16_25_reg_2566[6]),
        .I2(add_ln16_24_reg_2541[6]),
        .O(\add_ln16_28_reg_2571[7]_i_2_n_1 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_28_reg_2571[7]_i_3 
       (.I0(add_ln16_26_reg_2556[5]),
        .I1(add_ln16_25_reg_2566[5]),
        .I2(add_ln16_24_reg_2541[5]),
        .O(\add_ln16_28_reg_2571[7]_i_3_n_1 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_28_reg_2571[7]_i_4 
       (.I0(add_ln16_26_reg_2556[4]),
        .I1(add_ln16_25_reg_2566[4]),
        .I2(add_ln16_24_reg_2541[4]),
        .O(\add_ln16_28_reg_2571[7]_i_4_n_1 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_28_reg_2571[7]_i_5 
       (.I0(add_ln16_26_reg_2556[3]),
        .I1(add_ln16_25_reg_2566[3]),
        .I2(add_ln16_24_reg_2541[3]),
        .O(\add_ln16_28_reg_2571[7]_i_5_n_1 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_28_reg_2571[7]_i_6 
       (.I0(add_ln16_26_reg_2556[7]),
        .I1(add_ln16_25_reg_2566[7]),
        .I2(add_ln16_24_reg_2541[7]),
        .I3(\add_ln16_28_reg_2571[7]_i_2_n_1 ),
        .O(\add_ln16_28_reg_2571[7]_i_6_n_1 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_28_reg_2571[7]_i_7 
       (.I0(add_ln16_26_reg_2556[6]),
        .I1(add_ln16_25_reg_2566[6]),
        .I2(add_ln16_24_reg_2541[6]),
        .I3(\add_ln16_28_reg_2571[7]_i_3_n_1 ),
        .O(\add_ln16_28_reg_2571[7]_i_7_n_1 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_28_reg_2571[7]_i_8 
       (.I0(add_ln16_26_reg_2556[5]),
        .I1(add_ln16_25_reg_2566[5]),
        .I2(add_ln16_24_reg_2541[5]),
        .I3(\add_ln16_28_reg_2571[7]_i_4_n_1 ),
        .O(\add_ln16_28_reg_2571[7]_i_8_n_1 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_28_reg_2571[7]_i_9 
       (.I0(add_ln16_26_reg_2556[4]),
        .I1(add_ln16_25_reg_2566[4]),
        .I2(add_ln16_24_reg_2541[4]),
        .I3(\add_ln16_28_reg_2571[7]_i_5_n_1 ),
        .O(\add_ln16_28_reg_2571[7]_i_9_n_1 ));
  FDRE \add_ln16_28_reg_2571_reg[0] 
       (.C(ap_clk),
        .CE(add_ln16_28_reg_25710),
        .D(add_ln16_28_fu_1897_p2[0]),
        .Q(add_ln16_28_reg_2571[0]),
        .R(1'b0));
  FDRE \add_ln16_28_reg_2571_reg[10] 
       (.C(ap_clk),
        .CE(add_ln16_28_reg_25710),
        .D(add_ln16_28_fu_1897_p2[10]),
        .Q(add_ln16_28_reg_2571[10]),
        .R(1'b0));
  FDRE \add_ln16_28_reg_2571_reg[11] 
       (.C(ap_clk),
        .CE(add_ln16_28_reg_25710),
        .D(add_ln16_28_fu_1897_p2[11]),
        .Q(add_ln16_28_reg_2571[11]),
        .R(1'b0));
  CARRY4 \add_ln16_28_reg_2571_reg[11]_i_1 
       (.CI(\add_ln16_28_reg_2571_reg[7]_i_1_n_1 ),
        .CO({\add_ln16_28_reg_2571_reg[11]_i_1_n_1 ,\add_ln16_28_reg_2571_reg[11]_i_1_n_2 ,\add_ln16_28_reg_2571_reg[11]_i_1_n_3 ,\add_ln16_28_reg_2571_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_28_reg_2571[11]_i_2_n_1 ,\add_ln16_28_reg_2571[11]_i_3_n_1 ,\add_ln16_28_reg_2571[11]_i_4_n_1 ,\add_ln16_28_reg_2571[11]_i_5_n_1 }),
        .O(add_ln16_28_fu_1897_p2[11:8]),
        .S({\add_ln16_28_reg_2571[11]_i_6_n_1 ,\add_ln16_28_reg_2571[11]_i_7_n_1 ,\add_ln16_28_reg_2571[11]_i_8_n_1 ,\add_ln16_28_reg_2571[11]_i_9_n_1 }));
  FDRE \add_ln16_28_reg_2571_reg[12] 
       (.C(ap_clk),
        .CE(add_ln16_28_reg_25710),
        .D(add_ln16_28_fu_1897_p2[12]),
        .Q(add_ln16_28_reg_2571[12]),
        .R(1'b0));
  FDRE \add_ln16_28_reg_2571_reg[13] 
       (.C(ap_clk),
        .CE(add_ln16_28_reg_25710),
        .D(add_ln16_28_fu_1897_p2[13]),
        .Q(add_ln16_28_reg_2571[13]),
        .R(1'b0));
  FDRE \add_ln16_28_reg_2571_reg[14] 
       (.C(ap_clk),
        .CE(add_ln16_28_reg_25710),
        .D(add_ln16_28_fu_1897_p2[14]),
        .Q(add_ln16_28_reg_2571[14]),
        .R(1'b0));
  FDRE \add_ln16_28_reg_2571_reg[15] 
       (.C(ap_clk),
        .CE(add_ln16_28_reg_25710),
        .D(add_ln16_28_fu_1897_p2[15]),
        .Q(add_ln16_28_reg_2571[15]),
        .R(1'b0));
  CARRY4 \add_ln16_28_reg_2571_reg[15]_i_1 
       (.CI(\add_ln16_28_reg_2571_reg[11]_i_1_n_1 ),
        .CO({\add_ln16_28_reg_2571_reg[15]_i_1_n_1 ,\add_ln16_28_reg_2571_reg[15]_i_1_n_2 ,\add_ln16_28_reg_2571_reg[15]_i_1_n_3 ,\add_ln16_28_reg_2571_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_28_reg_2571[15]_i_2_n_1 ,\add_ln16_28_reg_2571[15]_i_3_n_1 ,\add_ln16_28_reg_2571[15]_i_4_n_1 ,\add_ln16_28_reg_2571[15]_i_5_n_1 }),
        .O(add_ln16_28_fu_1897_p2[15:12]),
        .S({\add_ln16_28_reg_2571[15]_i_6_n_1 ,\add_ln16_28_reg_2571[15]_i_7_n_1 ,\add_ln16_28_reg_2571[15]_i_8_n_1 ,\add_ln16_28_reg_2571[15]_i_9_n_1 }));
  FDRE \add_ln16_28_reg_2571_reg[16] 
       (.C(ap_clk),
        .CE(add_ln16_28_reg_25710),
        .D(add_ln16_28_fu_1897_p2[16]),
        .Q(add_ln16_28_reg_2571[16]),
        .R(1'b0));
  FDRE \add_ln16_28_reg_2571_reg[17] 
       (.C(ap_clk),
        .CE(add_ln16_28_reg_25710),
        .D(add_ln16_28_fu_1897_p2[17]),
        .Q(add_ln16_28_reg_2571[17]),
        .R(1'b0));
  FDRE \add_ln16_28_reg_2571_reg[18] 
       (.C(ap_clk),
        .CE(add_ln16_28_reg_25710),
        .D(add_ln16_28_fu_1897_p2[18]),
        .Q(add_ln16_28_reg_2571[18]),
        .R(1'b0));
  FDRE \add_ln16_28_reg_2571_reg[19] 
       (.C(ap_clk),
        .CE(add_ln16_28_reg_25710),
        .D(add_ln16_28_fu_1897_p2[19]),
        .Q(add_ln16_28_reg_2571[19]),
        .R(1'b0));
  CARRY4 \add_ln16_28_reg_2571_reg[19]_i_1 
       (.CI(\add_ln16_28_reg_2571_reg[15]_i_1_n_1 ),
        .CO({\add_ln16_28_reg_2571_reg[19]_i_1_n_1 ,\add_ln16_28_reg_2571_reg[19]_i_1_n_2 ,\add_ln16_28_reg_2571_reg[19]_i_1_n_3 ,\add_ln16_28_reg_2571_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_28_reg_2571[19]_i_2_n_1 ,\add_ln16_28_reg_2571[19]_i_3_n_1 ,\add_ln16_28_reg_2571[19]_i_4_n_1 ,\add_ln16_28_reg_2571[19]_i_5_n_1 }),
        .O(add_ln16_28_fu_1897_p2[19:16]),
        .S({\add_ln16_28_reg_2571[19]_i_6_n_1 ,\add_ln16_28_reg_2571[19]_i_7_n_1 ,\add_ln16_28_reg_2571[19]_i_8_n_1 ,\add_ln16_28_reg_2571[19]_i_9_n_1 }));
  FDRE \add_ln16_28_reg_2571_reg[1] 
       (.C(ap_clk),
        .CE(add_ln16_28_reg_25710),
        .D(add_ln16_28_fu_1897_p2[1]),
        .Q(add_ln16_28_reg_2571[1]),
        .R(1'b0));
  FDRE \add_ln16_28_reg_2571_reg[20] 
       (.C(ap_clk),
        .CE(add_ln16_28_reg_25710),
        .D(add_ln16_28_fu_1897_p2[20]),
        .Q(add_ln16_28_reg_2571[20]),
        .R(1'b0));
  FDRE \add_ln16_28_reg_2571_reg[21] 
       (.C(ap_clk),
        .CE(add_ln16_28_reg_25710),
        .D(add_ln16_28_fu_1897_p2[21]),
        .Q(add_ln16_28_reg_2571[21]),
        .R(1'b0));
  FDRE \add_ln16_28_reg_2571_reg[22] 
       (.C(ap_clk),
        .CE(add_ln16_28_reg_25710),
        .D(add_ln16_28_fu_1897_p2[22]),
        .Q(add_ln16_28_reg_2571[22]),
        .R(1'b0));
  FDRE \add_ln16_28_reg_2571_reg[23] 
       (.C(ap_clk),
        .CE(add_ln16_28_reg_25710),
        .D(add_ln16_28_fu_1897_p2[23]),
        .Q(add_ln16_28_reg_2571[23]),
        .R(1'b0));
  CARRY4 \add_ln16_28_reg_2571_reg[23]_i_1 
       (.CI(\add_ln16_28_reg_2571_reg[19]_i_1_n_1 ),
        .CO({\add_ln16_28_reg_2571_reg[23]_i_1_n_1 ,\add_ln16_28_reg_2571_reg[23]_i_1_n_2 ,\add_ln16_28_reg_2571_reg[23]_i_1_n_3 ,\add_ln16_28_reg_2571_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_28_reg_2571[23]_i_2_n_1 ,\add_ln16_28_reg_2571[23]_i_3_n_1 ,\add_ln16_28_reg_2571[23]_i_4_n_1 ,\add_ln16_28_reg_2571[23]_i_5_n_1 }),
        .O(add_ln16_28_fu_1897_p2[23:20]),
        .S({\add_ln16_28_reg_2571[23]_i_6_n_1 ,\add_ln16_28_reg_2571[23]_i_7_n_1 ,\add_ln16_28_reg_2571[23]_i_8_n_1 ,\add_ln16_28_reg_2571[23]_i_9_n_1 }));
  FDRE \add_ln16_28_reg_2571_reg[24] 
       (.C(ap_clk),
        .CE(add_ln16_28_reg_25710),
        .D(add_ln16_28_fu_1897_p2[24]),
        .Q(add_ln16_28_reg_2571[24]),
        .R(1'b0));
  FDRE \add_ln16_28_reg_2571_reg[25] 
       (.C(ap_clk),
        .CE(add_ln16_28_reg_25710),
        .D(add_ln16_28_fu_1897_p2[25]),
        .Q(add_ln16_28_reg_2571[25]),
        .R(1'b0));
  FDRE \add_ln16_28_reg_2571_reg[26] 
       (.C(ap_clk),
        .CE(add_ln16_28_reg_25710),
        .D(add_ln16_28_fu_1897_p2[26]),
        .Q(add_ln16_28_reg_2571[26]),
        .R(1'b0));
  FDRE \add_ln16_28_reg_2571_reg[27] 
       (.C(ap_clk),
        .CE(add_ln16_28_reg_25710),
        .D(add_ln16_28_fu_1897_p2[27]),
        .Q(add_ln16_28_reg_2571[27]),
        .R(1'b0));
  CARRY4 \add_ln16_28_reg_2571_reg[27]_i_1 
       (.CI(\add_ln16_28_reg_2571_reg[23]_i_1_n_1 ),
        .CO({\add_ln16_28_reg_2571_reg[27]_i_1_n_1 ,\add_ln16_28_reg_2571_reg[27]_i_1_n_2 ,\add_ln16_28_reg_2571_reg[27]_i_1_n_3 ,\add_ln16_28_reg_2571_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_28_reg_2571[27]_i_2_n_1 ,\add_ln16_28_reg_2571[27]_i_3_n_1 ,\add_ln16_28_reg_2571[27]_i_4_n_1 ,\add_ln16_28_reg_2571[27]_i_5_n_1 }),
        .O(add_ln16_28_fu_1897_p2[27:24]),
        .S({\add_ln16_28_reg_2571[27]_i_6_n_1 ,\add_ln16_28_reg_2571[27]_i_7_n_1 ,\add_ln16_28_reg_2571[27]_i_8_n_1 ,\add_ln16_28_reg_2571[27]_i_9_n_1 }));
  FDRE \add_ln16_28_reg_2571_reg[28] 
       (.C(ap_clk),
        .CE(add_ln16_28_reg_25710),
        .D(add_ln16_28_fu_1897_p2[28]),
        .Q(add_ln16_28_reg_2571[28]),
        .R(1'b0));
  FDRE \add_ln16_28_reg_2571_reg[29] 
       (.C(ap_clk),
        .CE(add_ln16_28_reg_25710),
        .D(add_ln16_28_fu_1897_p2[29]),
        .Q(add_ln16_28_reg_2571[29]),
        .R(1'b0));
  FDRE \add_ln16_28_reg_2571_reg[2] 
       (.C(ap_clk),
        .CE(add_ln16_28_reg_25710),
        .D(add_ln16_28_fu_1897_p2[2]),
        .Q(add_ln16_28_reg_2571[2]),
        .R(1'b0));
  FDRE \add_ln16_28_reg_2571_reg[30] 
       (.C(ap_clk),
        .CE(add_ln16_28_reg_25710),
        .D(add_ln16_28_fu_1897_p2[30]),
        .Q(add_ln16_28_reg_2571[30]),
        .R(1'b0));
  FDRE \add_ln16_28_reg_2571_reg[31] 
       (.C(ap_clk),
        .CE(add_ln16_28_reg_25710),
        .D(add_ln16_28_fu_1897_p2[31]),
        .Q(add_ln16_28_reg_2571[31]),
        .R(1'b0));
  CARRY4 \add_ln16_28_reg_2571_reg[31]_i_2 
       (.CI(\add_ln16_28_reg_2571_reg[27]_i_1_n_1 ),
        .CO({\NLW_add_ln16_28_reg_2571_reg[31]_i_2_CO_UNCONNECTED [3],\add_ln16_28_reg_2571_reg[31]_i_2_n_2 ,\add_ln16_28_reg_2571_reg[31]_i_2_n_3 ,\add_ln16_28_reg_2571_reg[31]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln16_28_reg_2571[31]_i_3_n_1 ,\add_ln16_28_reg_2571[31]_i_4_n_1 ,\add_ln16_28_reg_2571[31]_i_5_n_1 }),
        .O(add_ln16_28_fu_1897_p2[31:28]),
        .S({\add_ln16_28_reg_2571[31]_i_6_n_1 ,\add_ln16_28_reg_2571[31]_i_7_n_1 ,\add_ln16_28_reg_2571[31]_i_8_n_1 ,\add_ln16_28_reg_2571[31]_i_9_n_1 }));
  FDRE \add_ln16_28_reg_2571_reg[3] 
       (.C(ap_clk),
        .CE(add_ln16_28_reg_25710),
        .D(add_ln16_28_fu_1897_p2[3]),
        .Q(add_ln16_28_reg_2571[3]),
        .R(1'b0));
  CARRY4 \add_ln16_28_reg_2571_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln16_28_reg_2571_reg[3]_i_1_n_1 ,\add_ln16_28_reg_2571_reg[3]_i_1_n_2 ,\add_ln16_28_reg_2571_reg[3]_i_1_n_3 ,\add_ln16_28_reg_2571_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_28_reg_2571[3]_i_2_n_1 ,\add_ln16_28_reg_2571[3]_i_3_n_1 ,\add_ln16_28_reg_2571[3]_i_4_n_1 ,1'b0}),
        .O(add_ln16_28_fu_1897_p2[3:0]),
        .S({\add_ln16_28_reg_2571[3]_i_5_n_1 ,\add_ln16_28_reg_2571[3]_i_6_n_1 ,\add_ln16_28_reg_2571[3]_i_7_n_1 ,\add_ln16_28_reg_2571[3]_i_8_n_1 }));
  FDRE \add_ln16_28_reg_2571_reg[4] 
       (.C(ap_clk),
        .CE(add_ln16_28_reg_25710),
        .D(add_ln16_28_fu_1897_p2[4]),
        .Q(add_ln16_28_reg_2571[4]),
        .R(1'b0));
  FDRE \add_ln16_28_reg_2571_reg[5] 
       (.C(ap_clk),
        .CE(add_ln16_28_reg_25710),
        .D(add_ln16_28_fu_1897_p2[5]),
        .Q(add_ln16_28_reg_2571[5]),
        .R(1'b0));
  FDRE \add_ln16_28_reg_2571_reg[6] 
       (.C(ap_clk),
        .CE(add_ln16_28_reg_25710),
        .D(add_ln16_28_fu_1897_p2[6]),
        .Q(add_ln16_28_reg_2571[6]),
        .R(1'b0));
  FDRE \add_ln16_28_reg_2571_reg[7] 
       (.C(ap_clk),
        .CE(add_ln16_28_reg_25710),
        .D(add_ln16_28_fu_1897_p2[7]),
        .Q(add_ln16_28_reg_2571[7]),
        .R(1'b0));
  CARRY4 \add_ln16_28_reg_2571_reg[7]_i_1 
       (.CI(\add_ln16_28_reg_2571_reg[3]_i_1_n_1 ),
        .CO({\add_ln16_28_reg_2571_reg[7]_i_1_n_1 ,\add_ln16_28_reg_2571_reg[7]_i_1_n_2 ,\add_ln16_28_reg_2571_reg[7]_i_1_n_3 ,\add_ln16_28_reg_2571_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_28_reg_2571[7]_i_2_n_1 ,\add_ln16_28_reg_2571[7]_i_3_n_1 ,\add_ln16_28_reg_2571[7]_i_4_n_1 ,\add_ln16_28_reg_2571[7]_i_5_n_1 }),
        .O(add_ln16_28_fu_1897_p2[7:4]),
        .S({\add_ln16_28_reg_2571[7]_i_6_n_1 ,\add_ln16_28_reg_2571[7]_i_7_n_1 ,\add_ln16_28_reg_2571[7]_i_8_n_1 ,\add_ln16_28_reg_2571[7]_i_9_n_1 }));
  FDRE \add_ln16_28_reg_2571_reg[8] 
       (.C(ap_clk),
        .CE(add_ln16_28_reg_25710),
        .D(add_ln16_28_fu_1897_p2[8]),
        .Q(add_ln16_28_reg_2571[8]),
        .R(1'b0));
  FDRE \add_ln16_28_reg_2571_reg[9] 
       (.C(ap_clk),
        .CE(add_ln16_28_reg_25710),
        .D(add_ln16_28_fu_1897_p2[9]),
        .Q(add_ln16_28_reg_2571[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair250" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_2_reg_2356[11]_i_2 
       (.I0(mul_ln16_2_reg_2115[10]),
        .I1(reg_884[10]),
        .I2(add_ln16_reg_2120[10]),
        .O(\add_ln16_2_reg_2356[11]_i_2_n_1 ));
  (* HLUTNM = "lutpair249" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_2_reg_2356[11]_i_3 
       (.I0(mul_ln16_2_reg_2115[9]),
        .I1(reg_884[9]),
        .I2(add_ln16_reg_2120[9]),
        .O(\add_ln16_2_reg_2356[11]_i_3_n_1 ));
  (* HLUTNM = "lutpair248" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_2_reg_2356[11]_i_4 
       (.I0(mul_ln16_2_reg_2115[8]),
        .I1(reg_884[8]),
        .I2(add_ln16_reg_2120[8]),
        .O(\add_ln16_2_reg_2356[11]_i_4_n_1 ));
  (* HLUTNM = "lutpair247" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_2_reg_2356[11]_i_5 
       (.I0(mul_ln16_2_reg_2115[7]),
        .I1(reg_884[7]),
        .I2(add_ln16_reg_2120[7]),
        .O(\add_ln16_2_reg_2356[11]_i_5_n_1 ));
  (* HLUTNM = "lutpair251" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_2_reg_2356[11]_i_6 
       (.I0(mul_ln16_2_reg_2115[11]),
        .I1(reg_884[11]),
        .I2(add_ln16_reg_2120[11]),
        .I3(\add_ln16_2_reg_2356[11]_i_2_n_1 ),
        .O(\add_ln16_2_reg_2356[11]_i_6_n_1 ));
  (* HLUTNM = "lutpair250" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_2_reg_2356[11]_i_7 
       (.I0(mul_ln16_2_reg_2115[10]),
        .I1(reg_884[10]),
        .I2(add_ln16_reg_2120[10]),
        .I3(\add_ln16_2_reg_2356[11]_i_3_n_1 ),
        .O(\add_ln16_2_reg_2356[11]_i_7_n_1 ));
  (* HLUTNM = "lutpair249" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_2_reg_2356[11]_i_8 
       (.I0(mul_ln16_2_reg_2115[9]),
        .I1(reg_884[9]),
        .I2(add_ln16_reg_2120[9]),
        .I3(\add_ln16_2_reg_2356[11]_i_4_n_1 ),
        .O(\add_ln16_2_reg_2356[11]_i_8_n_1 ));
  (* HLUTNM = "lutpair248" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_2_reg_2356[11]_i_9 
       (.I0(mul_ln16_2_reg_2115[8]),
        .I1(reg_884[8]),
        .I2(add_ln16_reg_2120[8]),
        .I3(\add_ln16_2_reg_2356[11]_i_5_n_1 ),
        .O(\add_ln16_2_reg_2356[11]_i_9_n_1 ));
  (* HLUTNM = "lutpair254" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_2_reg_2356[15]_i_2 
       (.I0(mul_ln16_2_reg_2115[14]),
        .I1(reg_884[14]),
        .I2(add_ln16_reg_2120[14]),
        .O(\add_ln16_2_reg_2356[15]_i_2_n_1 ));
  (* HLUTNM = "lutpair253" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_2_reg_2356[15]_i_3 
       (.I0(mul_ln16_2_reg_2115[13]),
        .I1(reg_884[13]),
        .I2(add_ln16_reg_2120[13]),
        .O(\add_ln16_2_reg_2356[15]_i_3_n_1 ));
  (* HLUTNM = "lutpair252" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_2_reg_2356[15]_i_4 
       (.I0(mul_ln16_2_reg_2115[12]),
        .I1(reg_884[12]),
        .I2(add_ln16_reg_2120[12]),
        .O(\add_ln16_2_reg_2356[15]_i_4_n_1 ));
  (* HLUTNM = "lutpair251" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_2_reg_2356[15]_i_5 
       (.I0(mul_ln16_2_reg_2115[11]),
        .I1(reg_884[11]),
        .I2(add_ln16_reg_2120[11]),
        .O(\add_ln16_2_reg_2356[15]_i_5_n_1 ));
  (* HLUTNM = "lutpair255" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_2_reg_2356[15]_i_6 
       (.I0(mul_ln16_2_reg_2115[15]),
        .I1(reg_884[15]),
        .I2(add_ln16_reg_2120[15]),
        .I3(\add_ln16_2_reg_2356[15]_i_2_n_1 ),
        .O(\add_ln16_2_reg_2356[15]_i_6_n_1 ));
  (* HLUTNM = "lutpair254" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_2_reg_2356[15]_i_7 
       (.I0(mul_ln16_2_reg_2115[14]),
        .I1(reg_884[14]),
        .I2(add_ln16_reg_2120[14]),
        .I3(\add_ln16_2_reg_2356[15]_i_3_n_1 ),
        .O(\add_ln16_2_reg_2356[15]_i_7_n_1 ));
  (* HLUTNM = "lutpair253" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_2_reg_2356[15]_i_8 
       (.I0(mul_ln16_2_reg_2115[13]),
        .I1(reg_884[13]),
        .I2(add_ln16_reg_2120[13]),
        .I3(\add_ln16_2_reg_2356[15]_i_4_n_1 ),
        .O(\add_ln16_2_reg_2356[15]_i_8_n_1 ));
  (* HLUTNM = "lutpair252" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_2_reg_2356[15]_i_9 
       (.I0(mul_ln16_2_reg_2115[12]),
        .I1(reg_884[12]),
        .I2(add_ln16_reg_2120[12]),
        .I3(\add_ln16_2_reg_2356[15]_i_5_n_1 ),
        .O(\add_ln16_2_reg_2356[15]_i_9_n_1 ));
  (* HLUTNM = "lutpair258" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_2_reg_2356[19]_i_2 
       (.I0(mul_ln16_2_reg_2115[18]),
        .I1(reg_884[18]),
        .I2(add_ln16_reg_2120[18]),
        .O(\add_ln16_2_reg_2356[19]_i_2_n_1 ));
  (* HLUTNM = "lutpair257" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_2_reg_2356[19]_i_3 
       (.I0(mul_ln16_2_reg_2115[17]),
        .I1(reg_884[17]),
        .I2(add_ln16_reg_2120[17]),
        .O(\add_ln16_2_reg_2356[19]_i_3_n_1 ));
  (* HLUTNM = "lutpair256" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_2_reg_2356[19]_i_4 
       (.I0(mul_ln16_2_reg_2115[16]),
        .I1(reg_884[16]),
        .I2(add_ln16_reg_2120[16]),
        .O(\add_ln16_2_reg_2356[19]_i_4_n_1 ));
  (* HLUTNM = "lutpair255" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_2_reg_2356[19]_i_5 
       (.I0(mul_ln16_2_reg_2115[15]),
        .I1(reg_884[15]),
        .I2(add_ln16_reg_2120[15]),
        .O(\add_ln16_2_reg_2356[19]_i_5_n_1 ));
  (* HLUTNM = "lutpair259" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_2_reg_2356[19]_i_6 
       (.I0(mul_ln16_2_reg_2115[19]),
        .I1(reg_884[19]),
        .I2(add_ln16_reg_2120[19]),
        .I3(\add_ln16_2_reg_2356[19]_i_2_n_1 ),
        .O(\add_ln16_2_reg_2356[19]_i_6_n_1 ));
  (* HLUTNM = "lutpair258" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_2_reg_2356[19]_i_7 
       (.I0(mul_ln16_2_reg_2115[18]),
        .I1(reg_884[18]),
        .I2(add_ln16_reg_2120[18]),
        .I3(\add_ln16_2_reg_2356[19]_i_3_n_1 ),
        .O(\add_ln16_2_reg_2356[19]_i_7_n_1 ));
  (* HLUTNM = "lutpair257" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_2_reg_2356[19]_i_8 
       (.I0(mul_ln16_2_reg_2115[17]),
        .I1(reg_884[17]),
        .I2(add_ln16_reg_2120[17]),
        .I3(\add_ln16_2_reg_2356[19]_i_4_n_1 ),
        .O(\add_ln16_2_reg_2356[19]_i_8_n_1 ));
  (* HLUTNM = "lutpair256" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_2_reg_2356[19]_i_9 
       (.I0(mul_ln16_2_reg_2115[16]),
        .I1(reg_884[16]),
        .I2(add_ln16_reg_2120[16]),
        .I3(\add_ln16_2_reg_2356[19]_i_5_n_1 ),
        .O(\add_ln16_2_reg_2356[19]_i_9_n_1 ));
  (* HLUTNM = "lutpair262" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_2_reg_2356[23]_i_2 
       (.I0(mul_ln16_2_reg_2115[22]),
        .I1(reg_884[22]),
        .I2(add_ln16_reg_2120[22]),
        .O(\add_ln16_2_reg_2356[23]_i_2_n_1 ));
  (* HLUTNM = "lutpair261" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_2_reg_2356[23]_i_3 
       (.I0(mul_ln16_2_reg_2115[21]),
        .I1(reg_884[21]),
        .I2(add_ln16_reg_2120[21]),
        .O(\add_ln16_2_reg_2356[23]_i_3_n_1 ));
  (* HLUTNM = "lutpair260" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_2_reg_2356[23]_i_4 
       (.I0(mul_ln16_2_reg_2115[20]),
        .I1(reg_884[20]),
        .I2(add_ln16_reg_2120[20]),
        .O(\add_ln16_2_reg_2356[23]_i_4_n_1 ));
  (* HLUTNM = "lutpair259" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_2_reg_2356[23]_i_5 
       (.I0(mul_ln16_2_reg_2115[19]),
        .I1(reg_884[19]),
        .I2(add_ln16_reg_2120[19]),
        .O(\add_ln16_2_reg_2356[23]_i_5_n_1 ));
  (* HLUTNM = "lutpair263" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_2_reg_2356[23]_i_6 
       (.I0(mul_ln16_2_reg_2115[23]),
        .I1(reg_884[23]),
        .I2(add_ln16_reg_2120[23]),
        .I3(\add_ln16_2_reg_2356[23]_i_2_n_1 ),
        .O(\add_ln16_2_reg_2356[23]_i_6_n_1 ));
  (* HLUTNM = "lutpair262" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_2_reg_2356[23]_i_7 
       (.I0(mul_ln16_2_reg_2115[22]),
        .I1(reg_884[22]),
        .I2(add_ln16_reg_2120[22]),
        .I3(\add_ln16_2_reg_2356[23]_i_3_n_1 ),
        .O(\add_ln16_2_reg_2356[23]_i_7_n_1 ));
  (* HLUTNM = "lutpair261" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_2_reg_2356[23]_i_8 
       (.I0(mul_ln16_2_reg_2115[21]),
        .I1(reg_884[21]),
        .I2(add_ln16_reg_2120[21]),
        .I3(\add_ln16_2_reg_2356[23]_i_4_n_1 ),
        .O(\add_ln16_2_reg_2356[23]_i_8_n_1 ));
  (* HLUTNM = "lutpair260" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_2_reg_2356[23]_i_9 
       (.I0(mul_ln16_2_reg_2115[20]),
        .I1(reg_884[20]),
        .I2(add_ln16_reg_2120[20]),
        .I3(\add_ln16_2_reg_2356[23]_i_5_n_1 ),
        .O(\add_ln16_2_reg_2356[23]_i_9_n_1 ));
  (* HLUTNM = "lutpair266" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_2_reg_2356[27]_i_2 
       (.I0(mul_ln16_2_reg_2115[26]),
        .I1(reg_884[26]),
        .I2(add_ln16_reg_2120[26]),
        .O(\add_ln16_2_reg_2356[27]_i_2_n_1 ));
  (* HLUTNM = "lutpair265" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_2_reg_2356[27]_i_3 
       (.I0(mul_ln16_2_reg_2115[25]),
        .I1(reg_884[25]),
        .I2(add_ln16_reg_2120[25]),
        .O(\add_ln16_2_reg_2356[27]_i_3_n_1 ));
  (* HLUTNM = "lutpair264" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_2_reg_2356[27]_i_4 
       (.I0(mul_ln16_2_reg_2115[24]),
        .I1(reg_884[24]),
        .I2(add_ln16_reg_2120[24]),
        .O(\add_ln16_2_reg_2356[27]_i_4_n_1 ));
  (* HLUTNM = "lutpair263" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_2_reg_2356[27]_i_5 
       (.I0(mul_ln16_2_reg_2115[23]),
        .I1(reg_884[23]),
        .I2(add_ln16_reg_2120[23]),
        .O(\add_ln16_2_reg_2356[27]_i_5_n_1 ));
  (* HLUTNM = "lutpair267" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_2_reg_2356[27]_i_6 
       (.I0(mul_ln16_2_reg_2115[27]),
        .I1(reg_884[27]),
        .I2(add_ln16_reg_2120[27]),
        .I3(\add_ln16_2_reg_2356[27]_i_2_n_1 ),
        .O(\add_ln16_2_reg_2356[27]_i_6_n_1 ));
  (* HLUTNM = "lutpair266" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_2_reg_2356[27]_i_7 
       (.I0(mul_ln16_2_reg_2115[26]),
        .I1(reg_884[26]),
        .I2(add_ln16_reg_2120[26]),
        .I3(\add_ln16_2_reg_2356[27]_i_3_n_1 ),
        .O(\add_ln16_2_reg_2356[27]_i_7_n_1 ));
  (* HLUTNM = "lutpair265" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_2_reg_2356[27]_i_8 
       (.I0(mul_ln16_2_reg_2115[25]),
        .I1(reg_884[25]),
        .I2(add_ln16_reg_2120[25]),
        .I3(\add_ln16_2_reg_2356[27]_i_4_n_1 ),
        .O(\add_ln16_2_reg_2356[27]_i_8_n_1 ));
  (* HLUTNM = "lutpair264" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_2_reg_2356[27]_i_9 
       (.I0(mul_ln16_2_reg_2115[24]),
        .I1(reg_884[24]),
        .I2(add_ln16_reg_2120[24]),
        .I3(\add_ln16_2_reg_2356[27]_i_5_n_1 ),
        .O(\add_ln16_2_reg_2356[27]_i_9_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln16_2_reg_2356[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage24),
        .I1(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .O(add_ln16_2_reg_23560));
  (* HLUTNM = "lutpair269" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_2_reg_2356[31]_i_3 
       (.I0(mul_ln16_2_reg_2115[29]),
        .I1(reg_884[29]),
        .I2(add_ln16_reg_2120[29]),
        .O(\add_ln16_2_reg_2356[31]_i_3_n_1 ));
  (* HLUTNM = "lutpair268" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_2_reg_2356[31]_i_4 
       (.I0(mul_ln16_2_reg_2115[28]),
        .I1(reg_884[28]),
        .I2(add_ln16_reg_2120[28]),
        .O(\add_ln16_2_reg_2356[31]_i_4_n_1 ));
  (* HLUTNM = "lutpair267" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_2_reg_2356[31]_i_5 
       (.I0(mul_ln16_2_reg_2115[27]),
        .I1(reg_884[27]),
        .I2(add_ln16_reg_2120[27]),
        .O(\add_ln16_2_reg_2356[31]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln16_2_reg_2356[31]_i_6 
       (.I0(add_ln16_reg_2120[30]),
        .I1(reg_884[30]),
        .I2(mul_ln16_2_reg_2115[30]),
        .I3(reg_884[31]),
        .I4(mul_ln16_2_reg_2115[31]),
        .I5(add_ln16_reg_2120[31]),
        .O(\add_ln16_2_reg_2356[31]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_2_reg_2356[31]_i_7 
       (.I0(\add_ln16_2_reg_2356[31]_i_3_n_1 ),
        .I1(reg_884[30]),
        .I2(mul_ln16_2_reg_2115[30]),
        .I3(add_ln16_reg_2120[30]),
        .O(\add_ln16_2_reg_2356[31]_i_7_n_1 ));
  (* HLUTNM = "lutpair269" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_2_reg_2356[31]_i_8 
       (.I0(mul_ln16_2_reg_2115[29]),
        .I1(reg_884[29]),
        .I2(add_ln16_reg_2120[29]),
        .I3(\add_ln16_2_reg_2356[31]_i_4_n_1 ),
        .O(\add_ln16_2_reg_2356[31]_i_8_n_1 ));
  (* HLUTNM = "lutpair268" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_2_reg_2356[31]_i_9 
       (.I0(mul_ln16_2_reg_2115[28]),
        .I1(reg_884[28]),
        .I2(add_ln16_reg_2120[28]),
        .I3(\add_ln16_2_reg_2356[31]_i_5_n_1 ),
        .O(\add_ln16_2_reg_2356[31]_i_9_n_1 ));
  (* HLUTNM = "lutpair242" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_2_reg_2356[3]_i_2 
       (.I0(mul_ln16_2_reg_2115[2]),
        .I1(reg_884[2]),
        .I2(add_ln16_reg_2120[2]),
        .O(\add_ln16_2_reg_2356[3]_i_2_n_1 ));
  (* HLUTNM = "lutpair241" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_2_reg_2356[3]_i_3 
       (.I0(mul_ln16_2_reg_2115[1]),
        .I1(reg_884[1]),
        .I2(add_ln16_reg_2120[1]),
        .O(\add_ln16_2_reg_2356[3]_i_3_n_1 ));
  (* HLUTNM = "lutpair240" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_2_reg_2356[3]_i_4 
       (.I0(mul_ln16_2_reg_2115[0]),
        .I1(reg_884[0]),
        .I2(add_ln16_reg_2120[0]),
        .O(\add_ln16_2_reg_2356[3]_i_4_n_1 ));
  (* HLUTNM = "lutpair243" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_2_reg_2356[3]_i_5 
       (.I0(mul_ln16_2_reg_2115[3]),
        .I1(reg_884[3]),
        .I2(add_ln16_reg_2120[3]),
        .I3(\add_ln16_2_reg_2356[3]_i_2_n_1 ),
        .O(\add_ln16_2_reg_2356[3]_i_5_n_1 ));
  (* HLUTNM = "lutpair242" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_2_reg_2356[3]_i_6 
       (.I0(mul_ln16_2_reg_2115[2]),
        .I1(reg_884[2]),
        .I2(add_ln16_reg_2120[2]),
        .I3(\add_ln16_2_reg_2356[3]_i_3_n_1 ),
        .O(\add_ln16_2_reg_2356[3]_i_6_n_1 ));
  (* HLUTNM = "lutpair241" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_2_reg_2356[3]_i_7 
       (.I0(mul_ln16_2_reg_2115[1]),
        .I1(reg_884[1]),
        .I2(add_ln16_reg_2120[1]),
        .I3(\add_ln16_2_reg_2356[3]_i_4_n_1 ),
        .O(\add_ln16_2_reg_2356[3]_i_7_n_1 ));
  (* HLUTNM = "lutpair240" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln16_2_reg_2356[3]_i_8 
       (.I0(mul_ln16_2_reg_2115[0]),
        .I1(reg_884[0]),
        .I2(add_ln16_reg_2120[0]),
        .O(\add_ln16_2_reg_2356[3]_i_8_n_1 ));
  (* HLUTNM = "lutpair246" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_2_reg_2356[7]_i_2 
       (.I0(mul_ln16_2_reg_2115[6]),
        .I1(reg_884[6]),
        .I2(add_ln16_reg_2120[6]),
        .O(\add_ln16_2_reg_2356[7]_i_2_n_1 ));
  (* HLUTNM = "lutpair245" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_2_reg_2356[7]_i_3 
       (.I0(mul_ln16_2_reg_2115[5]),
        .I1(reg_884[5]),
        .I2(add_ln16_reg_2120[5]),
        .O(\add_ln16_2_reg_2356[7]_i_3_n_1 ));
  (* HLUTNM = "lutpair244" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_2_reg_2356[7]_i_4 
       (.I0(mul_ln16_2_reg_2115[4]),
        .I1(reg_884[4]),
        .I2(add_ln16_reg_2120[4]),
        .O(\add_ln16_2_reg_2356[7]_i_4_n_1 ));
  (* HLUTNM = "lutpair243" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_2_reg_2356[7]_i_5 
       (.I0(mul_ln16_2_reg_2115[3]),
        .I1(reg_884[3]),
        .I2(add_ln16_reg_2120[3]),
        .O(\add_ln16_2_reg_2356[7]_i_5_n_1 ));
  (* HLUTNM = "lutpair247" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_2_reg_2356[7]_i_6 
       (.I0(mul_ln16_2_reg_2115[7]),
        .I1(reg_884[7]),
        .I2(add_ln16_reg_2120[7]),
        .I3(\add_ln16_2_reg_2356[7]_i_2_n_1 ),
        .O(\add_ln16_2_reg_2356[7]_i_6_n_1 ));
  (* HLUTNM = "lutpair246" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_2_reg_2356[7]_i_7 
       (.I0(mul_ln16_2_reg_2115[6]),
        .I1(reg_884[6]),
        .I2(add_ln16_reg_2120[6]),
        .I3(\add_ln16_2_reg_2356[7]_i_3_n_1 ),
        .O(\add_ln16_2_reg_2356[7]_i_7_n_1 ));
  (* HLUTNM = "lutpair245" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_2_reg_2356[7]_i_8 
       (.I0(mul_ln16_2_reg_2115[5]),
        .I1(reg_884[5]),
        .I2(add_ln16_reg_2120[5]),
        .I3(\add_ln16_2_reg_2356[7]_i_4_n_1 ),
        .O(\add_ln16_2_reg_2356[7]_i_8_n_1 ));
  (* HLUTNM = "lutpair244" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_2_reg_2356[7]_i_9 
       (.I0(mul_ln16_2_reg_2115[4]),
        .I1(reg_884[4]),
        .I2(add_ln16_reg_2120[4]),
        .I3(\add_ln16_2_reg_2356[7]_i_5_n_1 ),
        .O(\add_ln16_2_reg_2356[7]_i_9_n_1 ));
  FDRE \add_ln16_2_reg_2356_reg[0] 
       (.C(ap_clk),
        .CE(add_ln16_2_reg_23560),
        .D(add_ln16_2_fu_1581_p2[0]),
        .Q(add_ln16_2_reg_2356[0]),
        .R(1'b0));
  FDRE \add_ln16_2_reg_2356_reg[10] 
       (.C(ap_clk),
        .CE(add_ln16_2_reg_23560),
        .D(add_ln16_2_fu_1581_p2[10]),
        .Q(add_ln16_2_reg_2356[10]),
        .R(1'b0));
  FDRE \add_ln16_2_reg_2356_reg[11] 
       (.C(ap_clk),
        .CE(add_ln16_2_reg_23560),
        .D(add_ln16_2_fu_1581_p2[11]),
        .Q(add_ln16_2_reg_2356[11]),
        .R(1'b0));
  CARRY4 \add_ln16_2_reg_2356_reg[11]_i_1 
       (.CI(\add_ln16_2_reg_2356_reg[7]_i_1_n_1 ),
        .CO({\add_ln16_2_reg_2356_reg[11]_i_1_n_1 ,\add_ln16_2_reg_2356_reg[11]_i_1_n_2 ,\add_ln16_2_reg_2356_reg[11]_i_1_n_3 ,\add_ln16_2_reg_2356_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_2_reg_2356[11]_i_2_n_1 ,\add_ln16_2_reg_2356[11]_i_3_n_1 ,\add_ln16_2_reg_2356[11]_i_4_n_1 ,\add_ln16_2_reg_2356[11]_i_5_n_1 }),
        .O(add_ln16_2_fu_1581_p2[11:8]),
        .S({\add_ln16_2_reg_2356[11]_i_6_n_1 ,\add_ln16_2_reg_2356[11]_i_7_n_1 ,\add_ln16_2_reg_2356[11]_i_8_n_1 ,\add_ln16_2_reg_2356[11]_i_9_n_1 }));
  FDRE \add_ln16_2_reg_2356_reg[12] 
       (.C(ap_clk),
        .CE(add_ln16_2_reg_23560),
        .D(add_ln16_2_fu_1581_p2[12]),
        .Q(add_ln16_2_reg_2356[12]),
        .R(1'b0));
  FDRE \add_ln16_2_reg_2356_reg[13] 
       (.C(ap_clk),
        .CE(add_ln16_2_reg_23560),
        .D(add_ln16_2_fu_1581_p2[13]),
        .Q(add_ln16_2_reg_2356[13]),
        .R(1'b0));
  FDRE \add_ln16_2_reg_2356_reg[14] 
       (.C(ap_clk),
        .CE(add_ln16_2_reg_23560),
        .D(add_ln16_2_fu_1581_p2[14]),
        .Q(add_ln16_2_reg_2356[14]),
        .R(1'b0));
  FDRE \add_ln16_2_reg_2356_reg[15] 
       (.C(ap_clk),
        .CE(add_ln16_2_reg_23560),
        .D(add_ln16_2_fu_1581_p2[15]),
        .Q(add_ln16_2_reg_2356[15]),
        .R(1'b0));
  CARRY4 \add_ln16_2_reg_2356_reg[15]_i_1 
       (.CI(\add_ln16_2_reg_2356_reg[11]_i_1_n_1 ),
        .CO({\add_ln16_2_reg_2356_reg[15]_i_1_n_1 ,\add_ln16_2_reg_2356_reg[15]_i_1_n_2 ,\add_ln16_2_reg_2356_reg[15]_i_1_n_3 ,\add_ln16_2_reg_2356_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_2_reg_2356[15]_i_2_n_1 ,\add_ln16_2_reg_2356[15]_i_3_n_1 ,\add_ln16_2_reg_2356[15]_i_4_n_1 ,\add_ln16_2_reg_2356[15]_i_5_n_1 }),
        .O(add_ln16_2_fu_1581_p2[15:12]),
        .S({\add_ln16_2_reg_2356[15]_i_6_n_1 ,\add_ln16_2_reg_2356[15]_i_7_n_1 ,\add_ln16_2_reg_2356[15]_i_8_n_1 ,\add_ln16_2_reg_2356[15]_i_9_n_1 }));
  FDRE \add_ln16_2_reg_2356_reg[16] 
       (.C(ap_clk),
        .CE(add_ln16_2_reg_23560),
        .D(add_ln16_2_fu_1581_p2[16]),
        .Q(add_ln16_2_reg_2356[16]),
        .R(1'b0));
  FDRE \add_ln16_2_reg_2356_reg[17] 
       (.C(ap_clk),
        .CE(add_ln16_2_reg_23560),
        .D(add_ln16_2_fu_1581_p2[17]),
        .Q(add_ln16_2_reg_2356[17]),
        .R(1'b0));
  FDRE \add_ln16_2_reg_2356_reg[18] 
       (.C(ap_clk),
        .CE(add_ln16_2_reg_23560),
        .D(add_ln16_2_fu_1581_p2[18]),
        .Q(add_ln16_2_reg_2356[18]),
        .R(1'b0));
  FDRE \add_ln16_2_reg_2356_reg[19] 
       (.C(ap_clk),
        .CE(add_ln16_2_reg_23560),
        .D(add_ln16_2_fu_1581_p2[19]),
        .Q(add_ln16_2_reg_2356[19]),
        .R(1'b0));
  CARRY4 \add_ln16_2_reg_2356_reg[19]_i_1 
       (.CI(\add_ln16_2_reg_2356_reg[15]_i_1_n_1 ),
        .CO({\add_ln16_2_reg_2356_reg[19]_i_1_n_1 ,\add_ln16_2_reg_2356_reg[19]_i_1_n_2 ,\add_ln16_2_reg_2356_reg[19]_i_1_n_3 ,\add_ln16_2_reg_2356_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_2_reg_2356[19]_i_2_n_1 ,\add_ln16_2_reg_2356[19]_i_3_n_1 ,\add_ln16_2_reg_2356[19]_i_4_n_1 ,\add_ln16_2_reg_2356[19]_i_5_n_1 }),
        .O(add_ln16_2_fu_1581_p2[19:16]),
        .S({\add_ln16_2_reg_2356[19]_i_6_n_1 ,\add_ln16_2_reg_2356[19]_i_7_n_1 ,\add_ln16_2_reg_2356[19]_i_8_n_1 ,\add_ln16_2_reg_2356[19]_i_9_n_1 }));
  FDRE \add_ln16_2_reg_2356_reg[1] 
       (.C(ap_clk),
        .CE(add_ln16_2_reg_23560),
        .D(add_ln16_2_fu_1581_p2[1]),
        .Q(add_ln16_2_reg_2356[1]),
        .R(1'b0));
  FDRE \add_ln16_2_reg_2356_reg[20] 
       (.C(ap_clk),
        .CE(add_ln16_2_reg_23560),
        .D(add_ln16_2_fu_1581_p2[20]),
        .Q(add_ln16_2_reg_2356[20]),
        .R(1'b0));
  FDRE \add_ln16_2_reg_2356_reg[21] 
       (.C(ap_clk),
        .CE(add_ln16_2_reg_23560),
        .D(add_ln16_2_fu_1581_p2[21]),
        .Q(add_ln16_2_reg_2356[21]),
        .R(1'b0));
  FDRE \add_ln16_2_reg_2356_reg[22] 
       (.C(ap_clk),
        .CE(add_ln16_2_reg_23560),
        .D(add_ln16_2_fu_1581_p2[22]),
        .Q(add_ln16_2_reg_2356[22]),
        .R(1'b0));
  FDRE \add_ln16_2_reg_2356_reg[23] 
       (.C(ap_clk),
        .CE(add_ln16_2_reg_23560),
        .D(add_ln16_2_fu_1581_p2[23]),
        .Q(add_ln16_2_reg_2356[23]),
        .R(1'b0));
  CARRY4 \add_ln16_2_reg_2356_reg[23]_i_1 
       (.CI(\add_ln16_2_reg_2356_reg[19]_i_1_n_1 ),
        .CO({\add_ln16_2_reg_2356_reg[23]_i_1_n_1 ,\add_ln16_2_reg_2356_reg[23]_i_1_n_2 ,\add_ln16_2_reg_2356_reg[23]_i_1_n_3 ,\add_ln16_2_reg_2356_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_2_reg_2356[23]_i_2_n_1 ,\add_ln16_2_reg_2356[23]_i_3_n_1 ,\add_ln16_2_reg_2356[23]_i_4_n_1 ,\add_ln16_2_reg_2356[23]_i_5_n_1 }),
        .O(add_ln16_2_fu_1581_p2[23:20]),
        .S({\add_ln16_2_reg_2356[23]_i_6_n_1 ,\add_ln16_2_reg_2356[23]_i_7_n_1 ,\add_ln16_2_reg_2356[23]_i_8_n_1 ,\add_ln16_2_reg_2356[23]_i_9_n_1 }));
  FDRE \add_ln16_2_reg_2356_reg[24] 
       (.C(ap_clk),
        .CE(add_ln16_2_reg_23560),
        .D(add_ln16_2_fu_1581_p2[24]),
        .Q(add_ln16_2_reg_2356[24]),
        .R(1'b0));
  FDRE \add_ln16_2_reg_2356_reg[25] 
       (.C(ap_clk),
        .CE(add_ln16_2_reg_23560),
        .D(add_ln16_2_fu_1581_p2[25]),
        .Q(add_ln16_2_reg_2356[25]),
        .R(1'b0));
  FDRE \add_ln16_2_reg_2356_reg[26] 
       (.C(ap_clk),
        .CE(add_ln16_2_reg_23560),
        .D(add_ln16_2_fu_1581_p2[26]),
        .Q(add_ln16_2_reg_2356[26]),
        .R(1'b0));
  FDRE \add_ln16_2_reg_2356_reg[27] 
       (.C(ap_clk),
        .CE(add_ln16_2_reg_23560),
        .D(add_ln16_2_fu_1581_p2[27]),
        .Q(add_ln16_2_reg_2356[27]),
        .R(1'b0));
  CARRY4 \add_ln16_2_reg_2356_reg[27]_i_1 
       (.CI(\add_ln16_2_reg_2356_reg[23]_i_1_n_1 ),
        .CO({\add_ln16_2_reg_2356_reg[27]_i_1_n_1 ,\add_ln16_2_reg_2356_reg[27]_i_1_n_2 ,\add_ln16_2_reg_2356_reg[27]_i_1_n_3 ,\add_ln16_2_reg_2356_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_2_reg_2356[27]_i_2_n_1 ,\add_ln16_2_reg_2356[27]_i_3_n_1 ,\add_ln16_2_reg_2356[27]_i_4_n_1 ,\add_ln16_2_reg_2356[27]_i_5_n_1 }),
        .O(add_ln16_2_fu_1581_p2[27:24]),
        .S({\add_ln16_2_reg_2356[27]_i_6_n_1 ,\add_ln16_2_reg_2356[27]_i_7_n_1 ,\add_ln16_2_reg_2356[27]_i_8_n_1 ,\add_ln16_2_reg_2356[27]_i_9_n_1 }));
  FDRE \add_ln16_2_reg_2356_reg[28] 
       (.C(ap_clk),
        .CE(add_ln16_2_reg_23560),
        .D(add_ln16_2_fu_1581_p2[28]),
        .Q(add_ln16_2_reg_2356[28]),
        .R(1'b0));
  FDRE \add_ln16_2_reg_2356_reg[29] 
       (.C(ap_clk),
        .CE(add_ln16_2_reg_23560),
        .D(add_ln16_2_fu_1581_p2[29]),
        .Q(add_ln16_2_reg_2356[29]),
        .R(1'b0));
  FDRE \add_ln16_2_reg_2356_reg[2] 
       (.C(ap_clk),
        .CE(add_ln16_2_reg_23560),
        .D(add_ln16_2_fu_1581_p2[2]),
        .Q(add_ln16_2_reg_2356[2]),
        .R(1'b0));
  FDRE \add_ln16_2_reg_2356_reg[30] 
       (.C(ap_clk),
        .CE(add_ln16_2_reg_23560),
        .D(add_ln16_2_fu_1581_p2[30]),
        .Q(add_ln16_2_reg_2356[30]),
        .R(1'b0));
  FDRE \add_ln16_2_reg_2356_reg[31] 
       (.C(ap_clk),
        .CE(add_ln16_2_reg_23560),
        .D(add_ln16_2_fu_1581_p2[31]),
        .Q(add_ln16_2_reg_2356[31]),
        .R(1'b0));
  CARRY4 \add_ln16_2_reg_2356_reg[31]_i_2 
       (.CI(\add_ln16_2_reg_2356_reg[27]_i_1_n_1 ),
        .CO({\NLW_add_ln16_2_reg_2356_reg[31]_i_2_CO_UNCONNECTED [3],\add_ln16_2_reg_2356_reg[31]_i_2_n_2 ,\add_ln16_2_reg_2356_reg[31]_i_2_n_3 ,\add_ln16_2_reg_2356_reg[31]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln16_2_reg_2356[31]_i_3_n_1 ,\add_ln16_2_reg_2356[31]_i_4_n_1 ,\add_ln16_2_reg_2356[31]_i_5_n_1 }),
        .O(add_ln16_2_fu_1581_p2[31:28]),
        .S({\add_ln16_2_reg_2356[31]_i_6_n_1 ,\add_ln16_2_reg_2356[31]_i_7_n_1 ,\add_ln16_2_reg_2356[31]_i_8_n_1 ,\add_ln16_2_reg_2356[31]_i_9_n_1 }));
  FDRE \add_ln16_2_reg_2356_reg[3] 
       (.C(ap_clk),
        .CE(add_ln16_2_reg_23560),
        .D(add_ln16_2_fu_1581_p2[3]),
        .Q(add_ln16_2_reg_2356[3]),
        .R(1'b0));
  CARRY4 \add_ln16_2_reg_2356_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln16_2_reg_2356_reg[3]_i_1_n_1 ,\add_ln16_2_reg_2356_reg[3]_i_1_n_2 ,\add_ln16_2_reg_2356_reg[3]_i_1_n_3 ,\add_ln16_2_reg_2356_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_2_reg_2356[3]_i_2_n_1 ,\add_ln16_2_reg_2356[3]_i_3_n_1 ,\add_ln16_2_reg_2356[3]_i_4_n_1 ,1'b0}),
        .O(add_ln16_2_fu_1581_p2[3:0]),
        .S({\add_ln16_2_reg_2356[3]_i_5_n_1 ,\add_ln16_2_reg_2356[3]_i_6_n_1 ,\add_ln16_2_reg_2356[3]_i_7_n_1 ,\add_ln16_2_reg_2356[3]_i_8_n_1 }));
  FDRE \add_ln16_2_reg_2356_reg[4] 
       (.C(ap_clk),
        .CE(add_ln16_2_reg_23560),
        .D(add_ln16_2_fu_1581_p2[4]),
        .Q(add_ln16_2_reg_2356[4]),
        .R(1'b0));
  FDRE \add_ln16_2_reg_2356_reg[5] 
       (.C(ap_clk),
        .CE(add_ln16_2_reg_23560),
        .D(add_ln16_2_fu_1581_p2[5]),
        .Q(add_ln16_2_reg_2356[5]),
        .R(1'b0));
  FDRE \add_ln16_2_reg_2356_reg[6] 
       (.C(ap_clk),
        .CE(add_ln16_2_reg_23560),
        .D(add_ln16_2_fu_1581_p2[6]),
        .Q(add_ln16_2_reg_2356[6]),
        .R(1'b0));
  FDRE \add_ln16_2_reg_2356_reg[7] 
       (.C(ap_clk),
        .CE(add_ln16_2_reg_23560),
        .D(add_ln16_2_fu_1581_p2[7]),
        .Q(add_ln16_2_reg_2356[7]),
        .R(1'b0));
  CARRY4 \add_ln16_2_reg_2356_reg[7]_i_1 
       (.CI(\add_ln16_2_reg_2356_reg[3]_i_1_n_1 ),
        .CO({\add_ln16_2_reg_2356_reg[7]_i_1_n_1 ,\add_ln16_2_reg_2356_reg[7]_i_1_n_2 ,\add_ln16_2_reg_2356_reg[7]_i_1_n_3 ,\add_ln16_2_reg_2356_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_2_reg_2356[7]_i_2_n_1 ,\add_ln16_2_reg_2356[7]_i_3_n_1 ,\add_ln16_2_reg_2356[7]_i_4_n_1 ,\add_ln16_2_reg_2356[7]_i_5_n_1 }),
        .O(add_ln16_2_fu_1581_p2[7:4]),
        .S({\add_ln16_2_reg_2356[7]_i_6_n_1 ,\add_ln16_2_reg_2356[7]_i_7_n_1 ,\add_ln16_2_reg_2356[7]_i_8_n_1 ,\add_ln16_2_reg_2356[7]_i_9_n_1 }));
  FDRE \add_ln16_2_reg_2356_reg[8] 
       (.C(ap_clk),
        .CE(add_ln16_2_reg_23560),
        .D(add_ln16_2_fu_1581_p2[8]),
        .Q(add_ln16_2_reg_2356[8]),
        .R(1'b0));
  FDRE \add_ln16_2_reg_2356_reg[9] 
       (.C(ap_clk),
        .CE(add_ln16_2_reg_23560),
        .D(add_ln16_2_fu_1581_p2[9]),
        .Q(add_ln16_2_reg_2356[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair130" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_30_reg_2576[11]_i_2 
       (.I0(add_ln16_28_reg_2571[10]),
        .I1(add_ln16_21_reg_2531[10]),
        .I2(add_ln16_14_reg_2471[10]),
        .O(\add_ln16_30_reg_2576[11]_i_2_n_1 ));
  (* HLUTNM = "lutpair129" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_30_reg_2576[11]_i_3 
       (.I0(add_ln16_28_reg_2571[9]),
        .I1(add_ln16_21_reg_2531[9]),
        .I2(add_ln16_14_reg_2471[9]),
        .O(\add_ln16_30_reg_2576[11]_i_3_n_1 ));
  (* HLUTNM = "lutpair128" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_30_reg_2576[11]_i_4 
       (.I0(add_ln16_28_reg_2571[8]),
        .I1(add_ln16_21_reg_2531[8]),
        .I2(add_ln16_14_reg_2471[8]),
        .O(\add_ln16_30_reg_2576[11]_i_4_n_1 ));
  (* HLUTNM = "lutpair127" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_30_reg_2576[11]_i_5 
       (.I0(add_ln16_28_reg_2571[7]),
        .I1(add_ln16_21_reg_2531[7]),
        .I2(add_ln16_14_reg_2471[7]),
        .O(\add_ln16_30_reg_2576[11]_i_5_n_1 ));
  (* HLUTNM = "lutpair131" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_30_reg_2576[11]_i_6 
       (.I0(add_ln16_28_reg_2571[11]),
        .I1(add_ln16_21_reg_2531[11]),
        .I2(add_ln16_14_reg_2471[11]),
        .I3(\add_ln16_30_reg_2576[11]_i_2_n_1 ),
        .O(\add_ln16_30_reg_2576[11]_i_6_n_1 ));
  (* HLUTNM = "lutpair130" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_30_reg_2576[11]_i_7 
       (.I0(add_ln16_28_reg_2571[10]),
        .I1(add_ln16_21_reg_2531[10]),
        .I2(add_ln16_14_reg_2471[10]),
        .I3(\add_ln16_30_reg_2576[11]_i_3_n_1 ),
        .O(\add_ln16_30_reg_2576[11]_i_7_n_1 ));
  (* HLUTNM = "lutpair129" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_30_reg_2576[11]_i_8 
       (.I0(add_ln16_28_reg_2571[9]),
        .I1(add_ln16_21_reg_2531[9]),
        .I2(add_ln16_14_reg_2471[9]),
        .I3(\add_ln16_30_reg_2576[11]_i_4_n_1 ),
        .O(\add_ln16_30_reg_2576[11]_i_8_n_1 ));
  (* HLUTNM = "lutpair128" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_30_reg_2576[11]_i_9 
       (.I0(add_ln16_28_reg_2571[8]),
        .I1(add_ln16_21_reg_2531[8]),
        .I2(add_ln16_14_reg_2471[8]),
        .I3(\add_ln16_30_reg_2576[11]_i_5_n_1 ),
        .O(\add_ln16_30_reg_2576[11]_i_9_n_1 ));
  (* HLUTNM = "lutpair134" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_30_reg_2576[15]_i_2 
       (.I0(add_ln16_28_reg_2571[14]),
        .I1(add_ln16_21_reg_2531[14]),
        .I2(add_ln16_14_reg_2471[14]),
        .O(\add_ln16_30_reg_2576[15]_i_2_n_1 ));
  (* HLUTNM = "lutpair133" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_30_reg_2576[15]_i_3 
       (.I0(add_ln16_28_reg_2571[13]),
        .I1(add_ln16_21_reg_2531[13]),
        .I2(add_ln16_14_reg_2471[13]),
        .O(\add_ln16_30_reg_2576[15]_i_3_n_1 ));
  (* HLUTNM = "lutpair132" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_30_reg_2576[15]_i_4 
       (.I0(add_ln16_28_reg_2571[12]),
        .I1(add_ln16_21_reg_2531[12]),
        .I2(add_ln16_14_reg_2471[12]),
        .O(\add_ln16_30_reg_2576[15]_i_4_n_1 ));
  (* HLUTNM = "lutpair131" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_30_reg_2576[15]_i_5 
       (.I0(add_ln16_28_reg_2571[11]),
        .I1(add_ln16_21_reg_2531[11]),
        .I2(add_ln16_14_reg_2471[11]),
        .O(\add_ln16_30_reg_2576[15]_i_5_n_1 ));
  (* HLUTNM = "lutpair135" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_30_reg_2576[15]_i_6 
       (.I0(add_ln16_28_reg_2571[15]),
        .I1(add_ln16_21_reg_2531[15]),
        .I2(add_ln16_14_reg_2471[15]),
        .I3(\add_ln16_30_reg_2576[15]_i_2_n_1 ),
        .O(\add_ln16_30_reg_2576[15]_i_6_n_1 ));
  (* HLUTNM = "lutpair134" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_30_reg_2576[15]_i_7 
       (.I0(add_ln16_28_reg_2571[14]),
        .I1(add_ln16_21_reg_2531[14]),
        .I2(add_ln16_14_reg_2471[14]),
        .I3(\add_ln16_30_reg_2576[15]_i_3_n_1 ),
        .O(\add_ln16_30_reg_2576[15]_i_7_n_1 ));
  (* HLUTNM = "lutpair133" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_30_reg_2576[15]_i_8 
       (.I0(add_ln16_28_reg_2571[13]),
        .I1(add_ln16_21_reg_2531[13]),
        .I2(add_ln16_14_reg_2471[13]),
        .I3(\add_ln16_30_reg_2576[15]_i_4_n_1 ),
        .O(\add_ln16_30_reg_2576[15]_i_8_n_1 ));
  (* HLUTNM = "lutpair132" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_30_reg_2576[15]_i_9 
       (.I0(add_ln16_28_reg_2571[12]),
        .I1(add_ln16_21_reg_2531[12]),
        .I2(add_ln16_14_reg_2471[12]),
        .I3(\add_ln16_30_reg_2576[15]_i_5_n_1 ),
        .O(\add_ln16_30_reg_2576[15]_i_9_n_1 ));
  (* HLUTNM = "lutpair138" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_30_reg_2576[19]_i_2 
       (.I0(add_ln16_28_reg_2571[18]),
        .I1(add_ln16_21_reg_2531[18]),
        .I2(add_ln16_14_reg_2471[18]),
        .O(\add_ln16_30_reg_2576[19]_i_2_n_1 ));
  (* HLUTNM = "lutpair137" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_30_reg_2576[19]_i_3 
       (.I0(add_ln16_28_reg_2571[17]),
        .I1(add_ln16_21_reg_2531[17]),
        .I2(add_ln16_14_reg_2471[17]),
        .O(\add_ln16_30_reg_2576[19]_i_3_n_1 ));
  (* HLUTNM = "lutpair136" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_30_reg_2576[19]_i_4 
       (.I0(add_ln16_28_reg_2571[16]),
        .I1(add_ln16_21_reg_2531[16]),
        .I2(add_ln16_14_reg_2471[16]),
        .O(\add_ln16_30_reg_2576[19]_i_4_n_1 ));
  (* HLUTNM = "lutpair135" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_30_reg_2576[19]_i_5 
       (.I0(add_ln16_28_reg_2571[15]),
        .I1(add_ln16_21_reg_2531[15]),
        .I2(add_ln16_14_reg_2471[15]),
        .O(\add_ln16_30_reg_2576[19]_i_5_n_1 ));
  (* HLUTNM = "lutpair139" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_30_reg_2576[19]_i_6 
       (.I0(add_ln16_28_reg_2571[19]),
        .I1(add_ln16_21_reg_2531[19]),
        .I2(add_ln16_14_reg_2471[19]),
        .I3(\add_ln16_30_reg_2576[19]_i_2_n_1 ),
        .O(\add_ln16_30_reg_2576[19]_i_6_n_1 ));
  (* HLUTNM = "lutpair138" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_30_reg_2576[19]_i_7 
       (.I0(add_ln16_28_reg_2571[18]),
        .I1(add_ln16_21_reg_2531[18]),
        .I2(add_ln16_14_reg_2471[18]),
        .I3(\add_ln16_30_reg_2576[19]_i_3_n_1 ),
        .O(\add_ln16_30_reg_2576[19]_i_7_n_1 ));
  (* HLUTNM = "lutpair137" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_30_reg_2576[19]_i_8 
       (.I0(add_ln16_28_reg_2571[17]),
        .I1(add_ln16_21_reg_2531[17]),
        .I2(add_ln16_14_reg_2471[17]),
        .I3(\add_ln16_30_reg_2576[19]_i_4_n_1 ),
        .O(\add_ln16_30_reg_2576[19]_i_8_n_1 ));
  (* HLUTNM = "lutpair136" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_30_reg_2576[19]_i_9 
       (.I0(add_ln16_28_reg_2571[16]),
        .I1(add_ln16_21_reg_2531[16]),
        .I2(add_ln16_14_reg_2471[16]),
        .I3(\add_ln16_30_reg_2576[19]_i_5_n_1 ),
        .O(\add_ln16_30_reg_2576[19]_i_9_n_1 ));
  (* HLUTNM = "lutpair142" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_30_reg_2576[23]_i_2 
       (.I0(add_ln16_28_reg_2571[22]),
        .I1(add_ln16_21_reg_2531[22]),
        .I2(add_ln16_14_reg_2471[22]),
        .O(\add_ln16_30_reg_2576[23]_i_2_n_1 ));
  (* HLUTNM = "lutpair141" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_30_reg_2576[23]_i_3 
       (.I0(add_ln16_28_reg_2571[21]),
        .I1(add_ln16_21_reg_2531[21]),
        .I2(add_ln16_14_reg_2471[21]),
        .O(\add_ln16_30_reg_2576[23]_i_3_n_1 ));
  (* HLUTNM = "lutpair140" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_30_reg_2576[23]_i_4 
       (.I0(add_ln16_28_reg_2571[20]),
        .I1(add_ln16_21_reg_2531[20]),
        .I2(add_ln16_14_reg_2471[20]),
        .O(\add_ln16_30_reg_2576[23]_i_4_n_1 ));
  (* HLUTNM = "lutpair139" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_30_reg_2576[23]_i_5 
       (.I0(add_ln16_28_reg_2571[19]),
        .I1(add_ln16_21_reg_2531[19]),
        .I2(add_ln16_14_reg_2471[19]),
        .O(\add_ln16_30_reg_2576[23]_i_5_n_1 ));
  (* HLUTNM = "lutpair143" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_30_reg_2576[23]_i_6 
       (.I0(add_ln16_28_reg_2571[23]),
        .I1(add_ln16_21_reg_2531[23]),
        .I2(add_ln16_14_reg_2471[23]),
        .I3(\add_ln16_30_reg_2576[23]_i_2_n_1 ),
        .O(\add_ln16_30_reg_2576[23]_i_6_n_1 ));
  (* HLUTNM = "lutpair142" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_30_reg_2576[23]_i_7 
       (.I0(add_ln16_28_reg_2571[22]),
        .I1(add_ln16_21_reg_2531[22]),
        .I2(add_ln16_14_reg_2471[22]),
        .I3(\add_ln16_30_reg_2576[23]_i_3_n_1 ),
        .O(\add_ln16_30_reg_2576[23]_i_7_n_1 ));
  (* HLUTNM = "lutpair141" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_30_reg_2576[23]_i_8 
       (.I0(add_ln16_28_reg_2571[21]),
        .I1(add_ln16_21_reg_2531[21]),
        .I2(add_ln16_14_reg_2471[21]),
        .I3(\add_ln16_30_reg_2576[23]_i_4_n_1 ),
        .O(\add_ln16_30_reg_2576[23]_i_8_n_1 ));
  (* HLUTNM = "lutpair140" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_30_reg_2576[23]_i_9 
       (.I0(add_ln16_28_reg_2571[20]),
        .I1(add_ln16_21_reg_2531[20]),
        .I2(add_ln16_14_reg_2471[20]),
        .I3(\add_ln16_30_reg_2576[23]_i_5_n_1 ),
        .O(\add_ln16_30_reg_2576[23]_i_9_n_1 ));
  (* HLUTNM = "lutpair146" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_30_reg_2576[27]_i_2 
       (.I0(add_ln16_28_reg_2571[26]),
        .I1(add_ln16_21_reg_2531[26]),
        .I2(add_ln16_14_reg_2471[26]),
        .O(\add_ln16_30_reg_2576[27]_i_2_n_1 ));
  (* HLUTNM = "lutpair145" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_30_reg_2576[27]_i_3 
       (.I0(add_ln16_28_reg_2571[25]),
        .I1(add_ln16_21_reg_2531[25]),
        .I2(add_ln16_14_reg_2471[25]),
        .O(\add_ln16_30_reg_2576[27]_i_3_n_1 ));
  (* HLUTNM = "lutpair144" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_30_reg_2576[27]_i_4 
       (.I0(add_ln16_28_reg_2571[24]),
        .I1(add_ln16_21_reg_2531[24]),
        .I2(add_ln16_14_reg_2471[24]),
        .O(\add_ln16_30_reg_2576[27]_i_4_n_1 ));
  (* HLUTNM = "lutpair143" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_30_reg_2576[27]_i_5 
       (.I0(add_ln16_28_reg_2571[23]),
        .I1(add_ln16_21_reg_2531[23]),
        .I2(add_ln16_14_reg_2471[23]),
        .O(\add_ln16_30_reg_2576[27]_i_5_n_1 ));
  (* HLUTNM = "lutpair147" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_30_reg_2576[27]_i_6 
       (.I0(add_ln16_28_reg_2571[27]),
        .I1(add_ln16_21_reg_2531[27]),
        .I2(add_ln16_14_reg_2471[27]),
        .I3(\add_ln16_30_reg_2576[27]_i_2_n_1 ),
        .O(\add_ln16_30_reg_2576[27]_i_6_n_1 ));
  (* HLUTNM = "lutpair146" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_30_reg_2576[27]_i_7 
       (.I0(add_ln16_28_reg_2571[26]),
        .I1(add_ln16_21_reg_2531[26]),
        .I2(add_ln16_14_reg_2471[26]),
        .I3(\add_ln16_30_reg_2576[27]_i_3_n_1 ),
        .O(\add_ln16_30_reg_2576[27]_i_7_n_1 ));
  (* HLUTNM = "lutpair145" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_30_reg_2576[27]_i_8 
       (.I0(add_ln16_28_reg_2571[25]),
        .I1(add_ln16_21_reg_2531[25]),
        .I2(add_ln16_14_reg_2471[25]),
        .I3(\add_ln16_30_reg_2576[27]_i_4_n_1 ),
        .O(\add_ln16_30_reg_2576[27]_i_8_n_1 ));
  (* HLUTNM = "lutpair144" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_30_reg_2576[27]_i_9 
       (.I0(add_ln16_28_reg_2571[24]),
        .I1(add_ln16_21_reg_2531[24]),
        .I2(add_ln16_14_reg_2471[24]),
        .I3(\add_ln16_30_reg_2576[27]_i_5_n_1 ),
        .O(\add_ln16_30_reg_2576[27]_i_9_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln16_30_reg_2576[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage21),
        .I1(\icmp_ln10_reg_1915_pp0_iter1_reg_reg_n_1_[0] ),
        .O(add_ln16_30_reg_25760));
  (* HLUTNM = "lutpair149" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_30_reg_2576[31]_i_3 
       (.I0(add_ln16_28_reg_2571[29]),
        .I1(add_ln16_21_reg_2531[29]),
        .I2(add_ln16_14_reg_2471[29]),
        .O(\add_ln16_30_reg_2576[31]_i_3_n_1 ));
  (* HLUTNM = "lutpair148" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_30_reg_2576[31]_i_4 
       (.I0(add_ln16_28_reg_2571[28]),
        .I1(add_ln16_21_reg_2531[28]),
        .I2(add_ln16_14_reg_2471[28]),
        .O(\add_ln16_30_reg_2576[31]_i_4_n_1 ));
  (* HLUTNM = "lutpair147" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_30_reg_2576[31]_i_5 
       (.I0(add_ln16_28_reg_2571[27]),
        .I1(add_ln16_21_reg_2531[27]),
        .I2(add_ln16_14_reg_2471[27]),
        .O(\add_ln16_30_reg_2576[31]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln16_30_reg_2576[31]_i_6 
       (.I0(add_ln16_14_reg_2471[30]),
        .I1(add_ln16_21_reg_2531[30]),
        .I2(add_ln16_28_reg_2571[30]),
        .I3(add_ln16_21_reg_2531[31]),
        .I4(add_ln16_28_reg_2571[31]),
        .I5(add_ln16_14_reg_2471[31]),
        .O(\add_ln16_30_reg_2576[31]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_30_reg_2576[31]_i_7 
       (.I0(\add_ln16_30_reg_2576[31]_i_3_n_1 ),
        .I1(add_ln16_21_reg_2531[30]),
        .I2(add_ln16_28_reg_2571[30]),
        .I3(add_ln16_14_reg_2471[30]),
        .O(\add_ln16_30_reg_2576[31]_i_7_n_1 ));
  (* HLUTNM = "lutpair149" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_30_reg_2576[31]_i_8 
       (.I0(add_ln16_28_reg_2571[29]),
        .I1(add_ln16_21_reg_2531[29]),
        .I2(add_ln16_14_reg_2471[29]),
        .I3(\add_ln16_30_reg_2576[31]_i_4_n_1 ),
        .O(\add_ln16_30_reg_2576[31]_i_8_n_1 ));
  (* HLUTNM = "lutpair148" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_30_reg_2576[31]_i_9 
       (.I0(add_ln16_28_reg_2571[28]),
        .I1(add_ln16_21_reg_2531[28]),
        .I2(add_ln16_14_reg_2471[28]),
        .I3(\add_ln16_30_reg_2576[31]_i_5_n_1 ),
        .O(\add_ln16_30_reg_2576[31]_i_9_n_1 ));
  (* HLUTNM = "lutpair122" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_30_reg_2576[3]_i_2 
       (.I0(add_ln16_28_reg_2571[2]),
        .I1(add_ln16_21_reg_2531[2]),
        .I2(add_ln16_14_reg_2471[2]),
        .O(\add_ln16_30_reg_2576[3]_i_2_n_1 ));
  (* HLUTNM = "lutpair121" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_30_reg_2576[3]_i_3 
       (.I0(add_ln16_28_reg_2571[1]),
        .I1(add_ln16_21_reg_2531[1]),
        .I2(add_ln16_14_reg_2471[1]),
        .O(\add_ln16_30_reg_2576[3]_i_3_n_1 ));
  (* HLUTNM = "lutpair120" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_30_reg_2576[3]_i_4 
       (.I0(add_ln16_28_reg_2571[0]),
        .I1(add_ln16_21_reg_2531[0]),
        .I2(add_ln16_14_reg_2471[0]),
        .O(\add_ln16_30_reg_2576[3]_i_4_n_1 ));
  (* HLUTNM = "lutpair123" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_30_reg_2576[3]_i_5 
       (.I0(add_ln16_28_reg_2571[3]),
        .I1(add_ln16_21_reg_2531[3]),
        .I2(add_ln16_14_reg_2471[3]),
        .I3(\add_ln16_30_reg_2576[3]_i_2_n_1 ),
        .O(\add_ln16_30_reg_2576[3]_i_5_n_1 ));
  (* HLUTNM = "lutpair122" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_30_reg_2576[3]_i_6 
       (.I0(add_ln16_28_reg_2571[2]),
        .I1(add_ln16_21_reg_2531[2]),
        .I2(add_ln16_14_reg_2471[2]),
        .I3(\add_ln16_30_reg_2576[3]_i_3_n_1 ),
        .O(\add_ln16_30_reg_2576[3]_i_6_n_1 ));
  (* HLUTNM = "lutpair121" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_30_reg_2576[3]_i_7 
       (.I0(add_ln16_28_reg_2571[1]),
        .I1(add_ln16_21_reg_2531[1]),
        .I2(add_ln16_14_reg_2471[1]),
        .I3(\add_ln16_30_reg_2576[3]_i_4_n_1 ),
        .O(\add_ln16_30_reg_2576[3]_i_7_n_1 ));
  (* HLUTNM = "lutpair120" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln16_30_reg_2576[3]_i_8 
       (.I0(add_ln16_28_reg_2571[0]),
        .I1(add_ln16_21_reg_2531[0]),
        .I2(add_ln16_14_reg_2471[0]),
        .O(\add_ln16_30_reg_2576[3]_i_8_n_1 ));
  (* HLUTNM = "lutpair126" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_30_reg_2576[7]_i_2 
       (.I0(add_ln16_28_reg_2571[6]),
        .I1(add_ln16_21_reg_2531[6]),
        .I2(add_ln16_14_reg_2471[6]),
        .O(\add_ln16_30_reg_2576[7]_i_2_n_1 ));
  (* HLUTNM = "lutpair125" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_30_reg_2576[7]_i_3 
       (.I0(add_ln16_28_reg_2571[5]),
        .I1(add_ln16_21_reg_2531[5]),
        .I2(add_ln16_14_reg_2471[5]),
        .O(\add_ln16_30_reg_2576[7]_i_3_n_1 ));
  (* HLUTNM = "lutpair124" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_30_reg_2576[7]_i_4 
       (.I0(add_ln16_28_reg_2571[4]),
        .I1(add_ln16_21_reg_2531[4]),
        .I2(add_ln16_14_reg_2471[4]),
        .O(\add_ln16_30_reg_2576[7]_i_4_n_1 ));
  (* HLUTNM = "lutpair123" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_30_reg_2576[7]_i_5 
       (.I0(add_ln16_28_reg_2571[3]),
        .I1(add_ln16_21_reg_2531[3]),
        .I2(add_ln16_14_reg_2471[3]),
        .O(\add_ln16_30_reg_2576[7]_i_5_n_1 ));
  (* HLUTNM = "lutpair127" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_30_reg_2576[7]_i_6 
       (.I0(add_ln16_28_reg_2571[7]),
        .I1(add_ln16_21_reg_2531[7]),
        .I2(add_ln16_14_reg_2471[7]),
        .I3(\add_ln16_30_reg_2576[7]_i_2_n_1 ),
        .O(\add_ln16_30_reg_2576[7]_i_6_n_1 ));
  (* HLUTNM = "lutpair126" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_30_reg_2576[7]_i_7 
       (.I0(add_ln16_28_reg_2571[6]),
        .I1(add_ln16_21_reg_2531[6]),
        .I2(add_ln16_14_reg_2471[6]),
        .I3(\add_ln16_30_reg_2576[7]_i_3_n_1 ),
        .O(\add_ln16_30_reg_2576[7]_i_7_n_1 ));
  (* HLUTNM = "lutpair125" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_30_reg_2576[7]_i_8 
       (.I0(add_ln16_28_reg_2571[5]),
        .I1(add_ln16_21_reg_2531[5]),
        .I2(add_ln16_14_reg_2471[5]),
        .I3(\add_ln16_30_reg_2576[7]_i_4_n_1 ),
        .O(\add_ln16_30_reg_2576[7]_i_8_n_1 ));
  (* HLUTNM = "lutpair124" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_30_reg_2576[7]_i_9 
       (.I0(add_ln16_28_reg_2571[4]),
        .I1(add_ln16_21_reg_2531[4]),
        .I2(add_ln16_14_reg_2471[4]),
        .I3(\add_ln16_30_reg_2576[7]_i_5_n_1 ),
        .O(\add_ln16_30_reg_2576[7]_i_9_n_1 ));
  FDRE \add_ln16_30_reg_2576_reg[0] 
       (.C(ap_clk),
        .CE(add_ln16_30_reg_25760),
        .D(add_ln16_30_fu_1906_p2[0]),
        .Q(add_ln16_30_reg_2576[0]),
        .R(1'b0));
  FDRE \add_ln16_30_reg_2576_reg[10] 
       (.C(ap_clk),
        .CE(add_ln16_30_reg_25760),
        .D(add_ln16_30_fu_1906_p2[10]),
        .Q(add_ln16_30_reg_2576[10]),
        .R(1'b0));
  FDRE \add_ln16_30_reg_2576_reg[11] 
       (.C(ap_clk),
        .CE(add_ln16_30_reg_25760),
        .D(add_ln16_30_fu_1906_p2[11]),
        .Q(add_ln16_30_reg_2576[11]),
        .R(1'b0));
  CARRY4 \add_ln16_30_reg_2576_reg[11]_i_1 
       (.CI(\add_ln16_30_reg_2576_reg[7]_i_1_n_1 ),
        .CO({\add_ln16_30_reg_2576_reg[11]_i_1_n_1 ,\add_ln16_30_reg_2576_reg[11]_i_1_n_2 ,\add_ln16_30_reg_2576_reg[11]_i_1_n_3 ,\add_ln16_30_reg_2576_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_30_reg_2576[11]_i_2_n_1 ,\add_ln16_30_reg_2576[11]_i_3_n_1 ,\add_ln16_30_reg_2576[11]_i_4_n_1 ,\add_ln16_30_reg_2576[11]_i_5_n_1 }),
        .O(add_ln16_30_fu_1906_p2[11:8]),
        .S({\add_ln16_30_reg_2576[11]_i_6_n_1 ,\add_ln16_30_reg_2576[11]_i_7_n_1 ,\add_ln16_30_reg_2576[11]_i_8_n_1 ,\add_ln16_30_reg_2576[11]_i_9_n_1 }));
  FDRE \add_ln16_30_reg_2576_reg[12] 
       (.C(ap_clk),
        .CE(add_ln16_30_reg_25760),
        .D(add_ln16_30_fu_1906_p2[12]),
        .Q(add_ln16_30_reg_2576[12]),
        .R(1'b0));
  FDRE \add_ln16_30_reg_2576_reg[13] 
       (.C(ap_clk),
        .CE(add_ln16_30_reg_25760),
        .D(add_ln16_30_fu_1906_p2[13]),
        .Q(add_ln16_30_reg_2576[13]),
        .R(1'b0));
  FDRE \add_ln16_30_reg_2576_reg[14] 
       (.C(ap_clk),
        .CE(add_ln16_30_reg_25760),
        .D(add_ln16_30_fu_1906_p2[14]),
        .Q(add_ln16_30_reg_2576[14]),
        .R(1'b0));
  FDRE \add_ln16_30_reg_2576_reg[15] 
       (.C(ap_clk),
        .CE(add_ln16_30_reg_25760),
        .D(add_ln16_30_fu_1906_p2[15]),
        .Q(add_ln16_30_reg_2576[15]),
        .R(1'b0));
  CARRY4 \add_ln16_30_reg_2576_reg[15]_i_1 
       (.CI(\add_ln16_30_reg_2576_reg[11]_i_1_n_1 ),
        .CO({\add_ln16_30_reg_2576_reg[15]_i_1_n_1 ,\add_ln16_30_reg_2576_reg[15]_i_1_n_2 ,\add_ln16_30_reg_2576_reg[15]_i_1_n_3 ,\add_ln16_30_reg_2576_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_30_reg_2576[15]_i_2_n_1 ,\add_ln16_30_reg_2576[15]_i_3_n_1 ,\add_ln16_30_reg_2576[15]_i_4_n_1 ,\add_ln16_30_reg_2576[15]_i_5_n_1 }),
        .O(add_ln16_30_fu_1906_p2[15:12]),
        .S({\add_ln16_30_reg_2576[15]_i_6_n_1 ,\add_ln16_30_reg_2576[15]_i_7_n_1 ,\add_ln16_30_reg_2576[15]_i_8_n_1 ,\add_ln16_30_reg_2576[15]_i_9_n_1 }));
  FDRE \add_ln16_30_reg_2576_reg[16] 
       (.C(ap_clk),
        .CE(add_ln16_30_reg_25760),
        .D(add_ln16_30_fu_1906_p2[16]),
        .Q(add_ln16_30_reg_2576[16]),
        .R(1'b0));
  FDRE \add_ln16_30_reg_2576_reg[17] 
       (.C(ap_clk),
        .CE(add_ln16_30_reg_25760),
        .D(add_ln16_30_fu_1906_p2[17]),
        .Q(add_ln16_30_reg_2576[17]),
        .R(1'b0));
  FDRE \add_ln16_30_reg_2576_reg[18] 
       (.C(ap_clk),
        .CE(add_ln16_30_reg_25760),
        .D(add_ln16_30_fu_1906_p2[18]),
        .Q(add_ln16_30_reg_2576[18]),
        .R(1'b0));
  FDRE \add_ln16_30_reg_2576_reg[19] 
       (.C(ap_clk),
        .CE(add_ln16_30_reg_25760),
        .D(add_ln16_30_fu_1906_p2[19]),
        .Q(add_ln16_30_reg_2576[19]),
        .R(1'b0));
  CARRY4 \add_ln16_30_reg_2576_reg[19]_i_1 
       (.CI(\add_ln16_30_reg_2576_reg[15]_i_1_n_1 ),
        .CO({\add_ln16_30_reg_2576_reg[19]_i_1_n_1 ,\add_ln16_30_reg_2576_reg[19]_i_1_n_2 ,\add_ln16_30_reg_2576_reg[19]_i_1_n_3 ,\add_ln16_30_reg_2576_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_30_reg_2576[19]_i_2_n_1 ,\add_ln16_30_reg_2576[19]_i_3_n_1 ,\add_ln16_30_reg_2576[19]_i_4_n_1 ,\add_ln16_30_reg_2576[19]_i_5_n_1 }),
        .O(add_ln16_30_fu_1906_p2[19:16]),
        .S({\add_ln16_30_reg_2576[19]_i_6_n_1 ,\add_ln16_30_reg_2576[19]_i_7_n_1 ,\add_ln16_30_reg_2576[19]_i_8_n_1 ,\add_ln16_30_reg_2576[19]_i_9_n_1 }));
  FDRE \add_ln16_30_reg_2576_reg[1] 
       (.C(ap_clk),
        .CE(add_ln16_30_reg_25760),
        .D(add_ln16_30_fu_1906_p2[1]),
        .Q(add_ln16_30_reg_2576[1]),
        .R(1'b0));
  FDRE \add_ln16_30_reg_2576_reg[20] 
       (.C(ap_clk),
        .CE(add_ln16_30_reg_25760),
        .D(add_ln16_30_fu_1906_p2[20]),
        .Q(add_ln16_30_reg_2576[20]),
        .R(1'b0));
  FDRE \add_ln16_30_reg_2576_reg[21] 
       (.C(ap_clk),
        .CE(add_ln16_30_reg_25760),
        .D(add_ln16_30_fu_1906_p2[21]),
        .Q(add_ln16_30_reg_2576[21]),
        .R(1'b0));
  FDRE \add_ln16_30_reg_2576_reg[22] 
       (.C(ap_clk),
        .CE(add_ln16_30_reg_25760),
        .D(add_ln16_30_fu_1906_p2[22]),
        .Q(add_ln16_30_reg_2576[22]),
        .R(1'b0));
  FDRE \add_ln16_30_reg_2576_reg[23] 
       (.C(ap_clk),
        .CE(add_ln16_30_reg_25760),
        .D(add_ln16_30_fu_1906_p2[23]),
        .Q(add_ln16_30_reg_2576[23]),
        .R(1'b0));
  CARRY4 \add_ln16_30_reg_2576_reg[23]_i_1 
       (.CI(\add_ln16_30_reg_2576_reg[19]_i_1_n_1 ),
        .CO({\add_ln16_30_reg_2576_reg[23]_i_1_n_1 ,\add_ln16_30_reg_2576_reg[23]_i_1_n_2 ,\add_ln16_30_reg_2576_reg[23]_i_1_n_3 ,\add_ln16_30_reg_2576_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_30_reg_2576[23]_i_2_n_1 ,\add_ln16_30_reg_2576[23]_i_3_n_1 ,\add_ln16_30_reg_2576[23]_i_4_n_1 ,\add_ln16_30_reg_2576[23]_i_5_n_1 }),
        .O(add_ln16_30_fu_1906_p2[23:20]),
        .S({\add_ln16_30_reg_2576[23]_i_6_n_1 ,\add_ln16_30_reg_2576[23]_i_7_n_1 ,\add_ln16_30_reg_2576[23]_i_8_n_1 ,\add_ln16_30_reg_2576[23]_i_9_n_1 }));
  FDRE \add_ln16_30_reg_2576_reg[24] 
       (.C(ap_clk),
        .CE(add_ln16_30_reg_25760),
        .D(add_ln16_30_fu_1906_p2[24]),
        .Q(add_ln16_30_reg_2576[24]),
        .R(1'b0));
  FDRE \add_ln16_30_reg_2576_reg[25] 
       (.C(ap_clk),
        .CE(add_ln16_30_reg_25760),
        .D(add_ln16_30_fu_1906_p2[25]),
        .Q(add_ln16_30_reg_2576[25]),
        .R(1'b0));
  FDRE \add_ln16_30_reg_2576_reg[26] 
       (.C(ap_clk),
        .CE(add_ln16_30_reg_25760),
        .D(add_ln16_30_fu_1906_p2[26]),
        .Q(add_ln16_30_reg_2576[26]),
        .R(1'b0));
  FDRE \add_ln16_30_reg_2576_reg[27] 
       (.C(ap_clk),
        .CE(add_ln16_30_reg_25760),
        .D(add_ln16_30_fu_1906_p2[27]),
        .Q(add_ln16_30_reg_2576[27]),
        .R(1'b0));
  CARRY4 \add_ln16_30_reg_2576_reg[27]_i_1 
       (.CI(\add_ln16_30_reg_2576_reg[23]_i_1_n_1 ),
        .CO({\add_ln16_30_reg_2576_reg[27]_i_1_n_1 ,\add_ln16_30_reg_2576_reg[27]_i_1_n_2 ,\add_ln16_30_reg_2576_reg[27]_i_1_n_3 ,\add_ln16_30_reg_2576_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_30_reg_2576[27]_i_2_n_1 ,\add_ln16_30_reg_2576[27]_i_3_n_1 ,\add_ln16_30_reg_2576[27]_i_4_n_1 ,\add_ln16_30_reg_2576[27]_i_5_n_1 }),
        .O(add_ln16_30_fu_1906_p2[27:24]),
        .S({\add_ln16_30_reg_2576[27]_i_6_n_1 ,\add_ln16_30_reg_2576[27]_i_7_n_1 ,\add_ln16_30_reg_2576[27]_i_8_n_1 ,\add_ln16_30_reg_2576[27]_i_9_n_1 }));
  FDRE \add_ln16_30_reg_2576_reg[28] 
       (.C(ap_clk),
        .CE(add_ln16_30_reg_25760),
        .D(add_ln16_30_fu_1906_p2[28]),
        .Q(add_ln16_30_reg_2576[28]),
        .R(1'b0));
  FDRE \add_ln16_30_reg_2576_reg[29] 
       (.C(ap_clk),
        .CE(add_ln16_30_reg_25760),
        .D(add_ln16_30_fu_1906_p2[29]),
        .Q(add_ln16_30_reg_2576[29]),
        .R(1'b0));
  FDRE \add_ln16_30_reg_2576_reg[2] 
       (.C(ap_clk),
        .CE(add_ln16_30_reg_25760),
        .D(add_ln16_30_fu_1906_p2[2]),
        .Q(add_ln16_30_reg_2576[2]),
        .R(1'b0));
  FDRE \add_ln16_30_reg_2576_reg[30] 
       (.C(ap_clk),
        .CE(add_ln16_30_reg_25760),
        .D(add_ln16_30_fu_1906_p2[30]),
        .Q(add_ln16_30_reg_2576[30]),
        .R(1'b0));
  FDRE \add_ln16_30_reg_2576_reg[31] 
       (.C(ap_clk),
        .CE(add_ln16_30_reg_25760),
        .D(add_ln16_30_fu_1906_p2[31]),
        .Q(add_ln16_30_reg_2576[31]),
        .R(1'b0));
  CARRY4 \add_ln16_30_reg_2576_reg[31]_i_2 
       (.CI(\add_ln16_30_reg_2576_reg[27]_i_1_n_1 ),
        .CO({\NLW_add_ln16_30_reg_2576_reg[31]_i_2_CO_UNCONNECTED [3],\add_ln16_30_reg_2576_reg[31]_i_2_n_2 ,\add_ln16_30_reg_2576_reg[31]_i_2_n_3 ,\add_ln16_30_reg_2576_reg[31]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln16_30_reg_2576[31]_i_3_n_1 ,\add_ln16_30_reg_2576[31]_i_4_n_1 ,\add_ln16_30_reg_2576[31]_i_5_n_1 }),
        .O(add_ln16_30_fu_1906_p2[31:28]),
        .S({\add_ln16_30_reg_2576[31]_i_6_n_1 ,\add_ln16_30_reg_2576[31]_i_7_n_1 ,\add_ln16_30_reg_2576[31]_i_8_n_1 ,\add_ln16_30_reg_2576[31]_i_9_n_1 }));
  FDRE \add_ln16_30_reg_2576_reg[3] 
       (.C(ap_clk),
        .CE(add_ln16_30_reg_25760),
        .D(add_ln16_30_fu_1906_p2[3]),
        .Q(add_ln16_30_reg_2576[3]),
        .R(1'b0));
  CARRY4 \add_ln16_30_reg_2576_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln16_30_reg_2576_reg[3]_i_1_n_1 ,\add_ln16_30_reg_2576_reg[3]_i_1_n_2 ,\add_ln16_30_reg_2576_reg[3]_i_1_n_3 ,\add_ln16_30_reg_2576_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_30_reg_2576[3]_i_2_n_1 ,\add_ln16_30_reg_2576[3]_i_3_n_1 ,\add_ln16_30_reg_2576[3]_i_4_n_1 ,1'b0}),
        .O(add_ln16_30_fu_1906_p2[3:0]),
        .S({\add_ln16_30_reg_2576[3]_i_5_n_1 ,\add_ln16_30_reg_2576[3]_i_6_n_1 ,\add_ln16_30_reg_2576[3]_i_7_n_1 ,\add_ln16_30_reg_2576[3]_i_8_n_1 }));
  FDRE \add_ln16_30_reg_2576_reg[4] 
       (.C(ap_clk),
        .CE(add_ln16_30_reg_25760),
        .D(add_ln16_30_fu_1906_p2[4]),
        .Q(add_ln16_30_reg_2576[4]),
        .R(1'b0));
  FDRE \add_ln16_30_reg_2576_reg[5] 
       (.C(ap_clk),
        .CE(add_ln16_30_reg_25760),
        .D(add_ln16_30_fu_1906_p2[5]),
        .Q(add_ln16_30_reg_2576[5]),
        .R(1'b0));
  FDRE \add_ln16_30_reg_2576_reg[6] 
       (.C(ap_clk),
        .CE(add_ln16_30_reg_25760),
        .D(add_ln16_30_fu_1906_p2[6]),
        .Q(add_ln16_30_reg_2576[6]),
        .R(1'b0));
  FDRE \add_ln16_30_reg_2576_reg[7] 
       (.C(ap_clk),
        .CE(add_ln16_30_reg_25760),
        .D(add_ln16_30_fu_1906_p2[7]),
        .Q(add_ln16_30_reg_2576[7]),
        .R(1'b0));
  CARRY4 \add_ln16_30_reg_2576_reg[7]_i_1 
       (.CI(\add_ln16_30_reg_2576_reg[3]_i_1_n_1 ),
        .CO({\add_ln16_30_reg_2576_reg[7]_i_1_n_1 ,\add_ln16_30_reg_2576_reg[7]_i_1_n_2 ,\add_ln16_30_reg_2576_reg[7]_i_1_n_3 ,\add_ln16_30_reg_2576_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_30_reg_2576[7]_i_2_n_1 ,\add_ln16_30_reg_2576[7]_i_3_n_1 ,\add_ln16_30_reg_2576[7]_i_4_n_1 ,\add_ln16_30_reg_2576[7]_i_5_n_1 }),
        .O(add_ln16_30_fu_1906_p2[7:4]),
        .S({\add_ln16_30_reg_2576[7]_i_6_n_1 ,\add_ln16_30_reg_2576[7]_i_7_n_1 ,\add_ln16_30_reg_2576[7]_i_8_n_1 ,\add_ln16_30_reg_2576[7]_i_9_n_1 }));
  FDRE \add_ln16_30_reg_2576_reg[8] 
       (.C(ap_clk),
        .CE(add_ln16_30_reg_25760),
        .D(add_ln16_30_fu_1906_p2[8]),
        .Q(add_ln16_30_reg_2576[8]),
        .R(1'b0));
  FDRE \add_ln16_30_reg_2576_reg[9] 
       (.C(ap_clk),
        .CE(add_ln16_30_reg_25760),
        .D(add_ln16_30_fu_1906_p2[9]),
        .Q(add_ln16_30_reg_2576[9]),
        .R(1'b0));
  FDRE \add_ln16_31_reg_2003_reg[0] 
       (.C(ap_clk),
        .CE(add_ln16_31_reg_20030),
        .D(\select_ln16_reg_1924_reg_n_1_[0] ),
        .Q(add_ln16_31_reg_2003[0]),
        .R(1'b0));
  FDRE \add_ln16_31_reg_2003_reg[1] 
       (.C(ap_clk),
        .CE(add_ln16_31_reg_20030),
        .D(\select_ln16_reg_1924_reg_n_1_[1] ),
        .Q(add_ln16_31_reg_2003[1]),
        .R(1'b0));
  FDRE \add_ln16_31_reg_2003_reg[2] 
       (.C(ap_clk),
        .CE(add_ln16_31_reg_20030),
        .D(\select_ln16_reg_1924_reg_n_1_[2] ),
        .Q(add_ln16_31_reg_2003[2]),
        .R(1'b0));
  FDRE \add_ln16_31_reg_2003_reg[3] 
       (.C(ap_clk),
        .CE(add_ln16_31_reg_20030),
        .D(\select_ln16_reg_1924_reg_n_1_[3] ),
        .Q(add_ln16_31_reg_2003[3]),
        .R(1'b0));
  FDRE \add_ln16_31_reg_2003_reg[4] 
       (.C(ap_clk),
        .CE(add_ln16_31_reg_20030),
        .D(\select_ln16_reg_1924_reg_n_1_[4] ),
        .Q(add_ln16_31_reg_2003[4]),
        .R(1'b0));
  FDRE \add_ln16_31_reg_2003_reg[5] 
       (.C(ap_clk),
        .CE(add_ln16_31_reg_20030),
        .D(data1),
        .Q(add_ln16_31_reg_2003[5]),
        .R(1'b0));
  FDRE \add_ln16_31_reg_2003_reg[6] 
       (.C(ap_clk),
        .CE(add_ln16_31_reg_20030),
        .D(\select_ln16_reg_1924_reg_n_1_[5] ),
        .Q(add_ln16_31_reg_2003[6]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln16_32_reg_2178[6]_i_1 
       (.I0(ap_CS_fsm_pp0_stage13),
        .I1(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .O(add_ln16_32_reg_21780));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln16_32_reg_2178[6]_i_2 
       (.I0(\select_ln16_reg_1924_reg_n_1_[5] ),
        .O(data1));
  FDRE \add_ln16_32_reg_2178_reg[0] 
       (.C(ap_clk),
        .CE(add_ln16_32_reg_21780),
        .D(\select_ln16_reg_1924_reg_n_1_[0] ),
        .Q(add_ln16_32_reg_2178[0]),
        .R(1'b0));
  FDRE \add_ln16_32_reg_2178_reg[1] 
       (.C(ap_clk),
        .CE(add_ln16_32_reg_21780),
        .D(\select_ln16_reg_1924_reg_n_1_[1] ),
        .Q(add_ln16_32_reg_2178[1]),
        .R(1'b0));
  FDRE \add_ln16_32_reg_2178_reg[2] 
       (.C(ap_clk),
        .CE(add_ln16_32_reg_21780),
        .D(\select_ln16_reg_1924_reg_n_1_[2] ),
        .Q(add_ln16_32_reg_2178[2]),
        .R(1'b0));
  FDRE \add_ln16_32_reg_2178_reg[3] 
       (.C(ap_clk),
        .CE(add_ln16_32_reg_21780),
        .D(\select_ln16_reg_1924_reg_n_1_[3] ),
        .Q(add_ln16_32_reg_2178[3]),
        .R(1'b0));
  FDRE \add_ln16_32_reg_2178_reg[4] 
       (.C(ap_clk),
        .CE(add_ln16_32_reg_21780),
        .D(\select_ln16_reg_1924_reg_n_1_[4] ),
        .Q(add_ln16_32_reg_2178[4]),
        .R(1'b0));
  FDRE \add_ln16_32_reg_2178_reg[6] 
       (.C(ap_clk),
        .CE(add_ln16_32_reg_21780),
        .D(data1),
        .Q(add_ln16_32_reg_2178[6]),
        .R(1'b0));
  FDRE \add_ln16_32_reg_2178_reg[7] 
       (.C(ap_clk),
        .CE(add_ln16_32_reg_21780),
        .D(\select_ln16_reg_1924_reg_n_1_[5] ),
        .Q(add_ln16_32_reg_2178[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln16_33_reg_2203[5]_i_1 
       (.I0(add_ln16_32_reg_2178[7]),
        .O(add_ln16_33_fu_1328_p2));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln16_33_reg_2203[6]_i_1 
       (.I0(ap_CS_fsm_pp0_stage14),
        .I1(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .O(add_ln16_33_reg_22030));
  FDRE \add_ln16_33_reg_2203_reg[0] 
       (.C(ap_clk),
        .CE(add_ln16_33_reg_22030),
        .D(add_ln16_32_reg_2178[0]),
        .Q(add_ln16_33_reg_2203[0]),
        .R(1'b0));
  FDRE \add_ln16_33_reg_2203_reg[1] 
       (.C(ap_clk),
        .CE(add_ln16_33_reg_22030),
        .D(add_ln16_32_reg_2178[1]),
        .Q(add_ln16_33_reg_2203[1]),
        .R(1'b0));
  FDRE \add_ln16_33_reg_2203_reg[2] 
       (.C(ap_clk),
        .CE(add_ln16_33_reg_22030),
        .D(add_ln16_32_reg_2178[2]),
        .Q(add_ln16_33_reg_2203[2]),
        .R(1'b0));
  FDRE \add_ln16_33_reg_2203_reg[3] 
       (.C(ap_clk),
        .CE(add_ln16_33_reg_22030),
        .D(add_ln16_32_reg_2178[3]),
        .Q(add_ln16_33_reg_2203[3]),
        .R(1'b0));
  FDRE \add_ln16_33_reg_2203_reg[4] 
       (.C(ap_clk),
        .CE(add_ln16_33_reg_22030),
        .D(add_ln16_32_reg_2178[4]),
        .Q(add_ln16_33_reg_2203[4]),
        .R(1'b0));
  FDRE \add_ln16_33_reg_2203_reg[5] 
       (.C(ap_clk),
        .CE(add_ln16_33_reg_22030),
        .D(add_ln16_33_fu_1328_p2),
        .Q(add_ln16_33_reg_2203[5]),
        .R(1'b0));
  FDRE \add_ln16_33_reg_2203_reg[6] 
       (.C(ap_clk),
        .CE(add_ln16_33_reg_22030),
        .D(add_ln16_32_reg_2178[7]),
        .Q(add_ln16_33_reg_2203[6]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln16_34_reg_2054[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .O(add_ln16_34_reg_20540));
  FDRE \add_ln16_34_reg_2054_reg[0] 
       (.C(ap_clk),
        .CE(add_ln16_34_reg_20540),
        .D(\select_ln16_reg_1924_reg_n_1_[0] ),
        .Q(add_ln16_34_reg_2054[0]),
        .R(1'b0));
  FDRE \add_ln16_34_reg_2054_reg[1] 
       (.C(ap_clk),
        .CE(add_ln16_34_reg_20540),
        .D(\select_ln16_reg_1924_reg_n_1_[1] ),
        .Q(add_ln16_34_reg_2054[1]),
        .R(1'b0));
  FDRE \add_ln16_34_reg_2054_reg[2] 
       (.C(ap_clk),
        .CE(add_ln16_34_reg_20540),
        .D(\select_ln16_reg_1924_reg_n_1_[2] ),
        .Q(add_ln16_34_reg_2054[2]),
        .R(1'b0));
  FDRE \add_ln16_34_reg_2054_reg[3] 
       (.C(ap_clk),
        .CE(add_ln16_34_reg_20540),
        .D(\select_ln16_reg_1924_reg_n_1_[3] ),
        .Q(add_ln16_34_reg_2054[3]),
        .R(1'b0));
  FDRE \add_ln16_34_reg_2054_reg[4] 
       (.C(ap_clk),
        .CE(add_ln16_34_reg_20540),
        .D(\select_ln16_reg_1924_reg_n_1_[4] ),
        .Q(add_ln16_34_reg_2054[4]),
        .R(1'b0));
  FDRE \add_ln16_34_reg_2054_reg[7] 
       (.C(ap_clk),
        .CE(add_ln16_34_reg_20540),
        .D(data1),
        .Q(add_ln16_34_reg_2054[7]),
        .R(1'b0));
  FDRE \add_ln16_34_reg_2054_reg[8] 
       (.C(ap_clk),
        .CE(add_ln16_34_reg_20540),
        .D(\select_ln16_reg_1924_reg_n_1_[5] ),
        .Q(add_ln16_34_reg_2054[8]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln16_35_reg_2079[6]_i_1 
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .O(add_ln16_35_reg_20790));
  FDRE \add_ln16_35_reg_2079_reg[0] 
       (.C(ap_clk),
        .CE(add_ln16_35_reg_20790),
        .D(add_ln16_34_reg_2054[0]),
        .Q(add_ln16_35_reg_2079[0]),
        .R(1'b0));
  FDRE \add_ln16_35_reg_2079_reg[1] 
       (.C(ap_clk),
        .CE(add_ln16_35_reg_20790),
        .D(add_ln16_34_reg_2054[1]),
        .Q(add_ln16_35_reg_2079[1]),
        .R(1'b0));
  FDRE \add_ln16_35_reg_2079_reg[2] 
       (.C(ap_clk),
        .CE(add_ln16_35_reg_20790),
        .D(add_ln16_34_reg_2054[2]),
        .Q(add_ln16_35_reg_2079[2]),
        .R(1'b0));
  FDRE \add_ln16_35_reg_2079_reg[3] 
       (.C(ap_clk),
        .CE(add_ln16_35_reg_20790),
        .D(add_ln16_34_reg_2054[3]),
        .Q(add_ln16_35_reg_2079[3]),
        .R(1'b0));
  FDRE \add_ln16_35_reg_2079_reg[4] 
       (.C(ap_clk),
        .CE(add_ln16_35_reg_20790),
        .D(add_ln16_34_reg_2054[4]),
        .Q(add_ln16_35_reg_2079[4]),
        .R(1'b0));
  FDRE \add_ln16_35_reg_2079_reg[5] 
       (.C(ap_clk),
        .CE(add_ln16_35_reg_20790),
        .D(add_ln16_36_fu_1399_p2),
        .Q(add_ln16_35_reg_2079[5]),
        .R(1'b0));
  FDRE \add_ln16_35_reg_2079_reg[6] 
       (.C(ap_clk),
        .CE(add_ln16_35_reg_20790),
        .D(add_ln16_34_reg_2054[8]),
        .Q(add_ln16_35_reg_2079[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln16_36_reg_2260[6]_i_1 
       (.I0(add_ln16_34_reg_2054[8]),
        .O(add_ln16_36_fu_1399_p2));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln16_36_reg_2260[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage17),
        .I1(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .O(add_ln16_36_reg_22600));
  FDRE \add_ln16_36_reg_2260_reg[0] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(add_ln16_34_reg_2054[0]),
        .Q(add_ln16_36_reg_2260[0]),
        .R(1'b0));
  FDRE \add_ln16_36_reg_2260_reg[1] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(add_ln16_34_reg_2054[1]),
        .Q(add_ln16_36_reg_2260[1]),
        .R(1'b0));
  FDRE \add_ln16_36_reg_2260_reg[2] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(add_ln16_34_reg_2054[2]),
        .Q(add_ln16_36_reg_2260[2]),
        .R(1'b0));
  FDRE \add_ln16_36_reg_2260_reg[3] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(add_ln16_34_reg_2054[3]),
        .Q(add_ln16_36_reg_2260[3]),
        .R(1'b0));
  FDRE \add_ln16_36_reg_2260_reg[4] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(add_ln16_34_reg_2054[4]),
        .Q(add_ln16_36_reg_2260[4]),
        .R(1'b0));
  FDRE \add_ln16_36_reg_2260_reg[6] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(add_ln16_36_fu_1399_p2),
        .Q(add_ln16_36_reg_2260[6]),
        .R(1'b0));
  FDRE \add_ln16_36_reg_2260_reg[7] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(add_ln16_34_reg_2054[8]),
        .Q(add_ln16_36_reg_2260[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_3_reg_2371[11]_i_2 
       (.I0(reg_888[11]),
        .I1(mul_ln16_4_reg_2153[11]),
        .O(\add_ln16_3_reg_2371[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_3_reg_2371[11]_i_3 
       (.I0(reg_888[10]),
        .I1(mul_ln16_4_reg_2153[10]),
        .O(\add_ln16_3_reg_2371[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_3_reg_2371[11]_i_4 
       (.I0(reg_888[9]),
        .I1(mul_ln16_4_reg_2153[9]),
        .O(\add_ln16_3_reg_2371[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_3_reg_2371[11]_i_5 
       (.I0(reg_888[8]),
        .I1(mul_ln16_4_reg_2153[8]),
        .O(\add_ln16_3_reg_2371[11]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_3_reg_2371[15]_i_2 
       (.I0(reg_888[15]),
        .I1(mul_ln16_4_reg_2153[15]),
        .O(\add_ln16_3_reg_2371[15]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_3_reg_2371[15]_i_3 
       (.I0(reg_888[14]),
        .I1(mul_ln16_4_reg_2153[14]),
        .O(\add_ln16_3_reg_2371[15]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_3_reg_2371[15]_i_4 
       (.I0(reg_888[13]),
        .I1(mul_ln16_4_reg_2153[13]),
        .O(\add_ln16_3_reg_2371[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_3_reg_2371[15]_i_5 
       (.I0(reg_888[12]),
        .I1(mul_ln16_4_reg_2153[12]),
        .O(\add_ln16_3_reg_2371[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_3_reg_2371[19]_i_2 
       (.I0(reg_888[19]),
        .I1(mul_ln16_4_reg_2153[19]),
        .O(\add_ln16_3_reg_2371[19]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_3_reg_2371[19]_i_3 
       (.I0(reg_888[18]),
        .I1(mul_ln16_4_reg_2153[18]),
        .O(\add_ln16_3_reg_2371[19]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_3_reg_2371[19]_i_4 
       (.I0(reg_888[17]),
        .I1(mul_ln16_4_reg_2153[17]),
        .O(\add_ln16_3_reg_2371[19]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_3_reg_2371[19]_i_5 
       (.I0(reg_888[16]),
        .I1(mul_ln16_4_reg_2153[16]),
        .O(\add_ln16_3_reg_2371[19]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_3_reg_2371[23]_i_2 
       (.I0(reg_888[23]),
        .I1(mul_ln16_4_reg_2153[23]),
        .O(\add_ln16_3_reg_2371[23]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_3_reg_2371[23]_i_3 
       (.I0(reg_888[22]),
        .I1(mul_ln16_4_reg_2153[22]),
        .O(\add_ln16_3_reg_2371[23]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_3_reg_2371[23]_i_4 
       (.I0(reg_888[21]),
        .I1(mul_ln16_4_reg_2153[21]),
        .O(\add_ln16_3_reg_2371[23]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_3_reg_2371[23]_i_5 
       (.I0(reg_888[20]),
        .I1(mul_ln16_4_reg_2153[20]),
        .O(\add_ln16_3_reg_2371[23]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_3_reg_2371[27]_i_2 
       (.I0(reg_888[27]),
        .I1(mul_ln16_4_reg_2153[27]),
        .O(\add_ln16_3_reg_2371[27]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_3_reg_2371[27]_i_3 
       (.I0(reg_888[26]),
        .I1(mul_ln16_4_reg_2153[26]),
        .O(\add_ln16_3_reg_2371[27]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_3_reg_2371[27]_i_4 
       (.I0(reg_888[25]),
        .I1(mul_ln16_4_reg_2153[25]),
        .O(\add_ln16_3_reg_2371[27]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_3_reg_2371[27]_i_5 
       (.I0(reg_888[24]),
        .I1(mul_ln16_4_reg_2153[24]),
        .O(\add_ln16_3_reg_2371[27]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln16_3_reg_2371[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage25),
        .I1(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .O(add_ln16_3_reg_23710));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_3_reg_2371[31]_i_3 
       (.I0(reg_888[31]),
        .I1(mul_ln16_4_reg_2153[31]),
        .O(\add_ln16_3_reg_2371[31]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_3_reg_2371[31]_i_4 
       (.I0(reg_888[30]),
        .I1(mul_ln16_4_reg_2153[30]),
        .O(\add_ln16_3_reg_2371[31]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_3_reg_2371[31]_i_5 
       (.I0(reg_888[29]),
        .I1(mul_ln16_4_reg_2153[29]),
        .O(\add_ln16_3_reg_2371[31]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_3_reg_2371[31]_i_6 
       (.I0(reg_888[28]),
        .I1(mul_ln16_4_reg_2153[28]),
        .O(\add_ln16_3_reg_2371[31]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_3_reg_2371[3]_i_2 
       (.I0(reg_888[3]),
        .I1(mul_ln16_4_reg_2153[3]),
        .O(\add_ln16_3_reg_2371[3]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_3_reg_2371[3]_i_3 
       (.I0(reg_888[2]),
        .I1(mul_ln16_4_reg_2153[2]),
        .O(\add_ln16_3_reg_2371[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_3_reg_2371[3]_i_4 
       (.I0(reg_888[1]),
        .I1(mul_ln16_4_reg_2153[1]),
        .O(\add_ln16_3_reg_2371[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_3_reg_2371[3]_i_5 
       (.I0(reg_888[0]),
        .I1(mul_ln16_4_reg_2153[0]),
        .O(\add_ln16_3_reg_2371[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_3_reg_2371[7]_i_2 
       (.I0(reg_888[7]),
        .I1(mul_ln16_4_reg_2153[7]),
        .O(\add_ln16_3_reg_2371[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_3_reg_2371[7]_i_3 
       (.I0(reg_888[6]),
        .I1(mul_ln16_4_reg_2153[6]),
        .O(\add_ln16_3_reg_2371[7]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_3_reg_2371[7]_i_4 
       (.I0(reg_888[5]),
        .I1(mul_ln16_4_reg_2153[5]),
        .O(\add_ln16_3_reg_2371[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_3_reg_2371[7]_i_5 
       (.I0(reg_888[4]),
        .I1(mul_ln16_4_reg_2153[4]),
        .O(\add_ln16_3_reg_2371[7]_i_5_n_1 ));
  FDRE \add_ln16_3_reg_2371_reg[0] 
       (.C(ap_clk),
        .CE(add_ln16_3_reg_23710),
        .D(add_ln16_3_fu_1608_p2[0]),
        .Q(add_ln16_3_reg_2371[0]),
        .R(1'b0));
  FDRE \add_ln16_3_reg_2371_reg[10] 
       (.C(ap_clk),
        .CE(add_ln16_3_reg_23710),
        .D(add_ln16_3_fu_1608_p2[10]),
        .Q(add_ln16_3_reg_2371[10]),
        .R(1'b0));
  FDRE \add_ln16_3_reg_2371_reg[11] 
       (.C(ap_clk),
        .CE(add_ln16_3_reg_23710),
        .D(add_ln16_3_fu_1608_p2[11]),
        .Q(add_ln16_3_reg_2371[11]),
        .R(1'b0));
  CARRY4 \add_ln16_3_reg_2371_reg[11]_i_1 
       (.CI(\add_ln16_3_reg_2371_reg[7]_i_1_n_1 ),
        .CO({\add_ln16_3_reg_2371_reg[11]_i_1_n_1 ,\add_ln16_3_reg_2371_reg[11]_i_1_n_2 ,\add_ln16_3_reg_2371_reg[11]_i_1_n_3 ,\add_ln16_3_reg_2371_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(reg_888[11:8]),
        .O(add_ln16_3_fu_1608_p2[11:8]),
        .S({\add_ln16_3_reg_2371[11]_i_2_n_1 ,\add_ln16_3_reg_2371[11]_i_3_n_1 ,\add_ln16_3_reg_2371[11]_i_4_n_1 ,\add_ln16_3_reg_2371[11]_i_5_n_1 }));
  FDRE \add_ln16_3_reg_2371_reg[12] 
       (.C(ap_clk),
        .CE(add_ln16_3_reg_23710),
        .D(add_ln16_3_fu_1608_p2[12]),
        .Q(add_ln16_3_reg_2371[12]),
        .R(1'b0));
  FDRE \add_ln16_3_reg_2371_reg[13] 
       (.C(ap_clk),
        .CE(add_ln16_3_reg_23710),
        .D(add_ln16_3_fu_1608_p2[13]),
        .Q(add_ln16_3_reg_2371[13]),
        .R(1'b0));
  FDRE \add_ln16_3_reg_2371_reg[14] 
       (.C(ap_clk),
        .CE(add_ln16_3_reg_23710),
        .D(add_ln16_3_fu_1608_p2[14]),
        .Q(add_ln16_3_reg_2371[14]),
        .R(1'b0));
  FDRE \add_ln16_3_reg_2371_reg[15] 
       (.C(ap_clk),
        .CE(add_ln16_3_reg_23710),
        .D(add_ln16_3_fu_1608_p2[15]),
        .Q(add_ln16_3_reg_2371[15]),
        .R(1'b0));
  CARRY4 \add_ln16_3_reg_2371_reg[15]_i_1 
       (.CI(\add_ln16_3_reg_2371_reg[11]_i_1_n_1 ),
        .CO({\add_ln16_3_reg_2371_reg[15]_i_1_n_1 ,\add_ln16_3_reg_2371_reg[15]_i_1_n_2 ,\add_ln16_3_reg_2371_reg[15]_i_1_n_3 ,\add_ln16_3_reg_2371_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(reg_888[15:12]),
        .O(add_ln16_3_fu_1608_p2[15:12]),
        .S({\add_ln16_3_reg_2371[15]_i_2_n_1 ,\add_ln16_3_reg_2371[15]_i_3_n_1 ,\add_ln16_3_reg_2371[15]_i_4_n_1 ,\add_ln16_3_reg_2371[15]_i_5_n_1 }));
  FDRE \add_ln16_3_reg_2371_reg[16] 
       (.C(ap_clk),
        .CE(add_ln16_3_reg_23710),
        .D(add_ln16_3_fu_1608_p2[16]),
        .Q(add_ln16_3_reg_2371[16]),
        .R(1'b0));
  FDRE \add_ln16_3_reg_2371_reg[17] 
       (.C(ap_clk),
        .CE(add_ln16_3_reg_23710),
        .D(add_ln16_3_fu_1608_p2[17]),
        .Q(add_ln16_3_reg_2371[17]),
        .R(1'b0));
  FDRE \add_ln16_3_reg_2371_reg[18] 
       (.C(ap_clk),
        .CE(add_ln16_3_reg_23710),
        .D(add_ln16_3_fu_1608_p2[18]),
        .Q(add_ln16_3_reg_2371[18]),
        .R(1'b0));
  FDRE \add_ln16_3_reg_2371_reg[19] 
       (.C(ap_clk),
        .CE(add_ln16_3_reg_23710),
        .D(add_ln16_3_fu_1608_p2[19]),
        .Q(add_ln16_3_reg_2371[19]),
        .R(1'b0));
  CARRY4 \add_ln16_3_reg_2371_reg[19]_i_1 
       (.CI(\add_ln16_3_reg_2371_reg[15]_i_1_n_1 ),
        .CO({\add_ln16_3_reg_2371_reg[19]_i_1_n_1 ,\add_ln16_3_reg_2371_reg[19]_i_1_n_2 ,\add_ln16_3_reg_2371_reg[19]_i_1_n_3 ,\add_ln16_3_reg_2371_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(reg_888[19:16]),
        .O(add_ln16_3_fu_1608_p2[19:16]),
        .S({\add_ln16_3_reg_2371[19]_i_2_n_1 ,\add_ln16_3_reg_2371[19]_i_3_n_1 ,\add_ln16_3_reg_2371[19]_i_4_n_1 ,\add_ln16_3_reg_2371[19]_i_5_n_1 }));
  FDRE \add_ln16_3_reg_2371_reg[1] 
       (.C(ap_clk),
        .CE(add_ln16_3_reg_23710),
        .D(add_ln16_3_fu_1608_p2[1]),
        .Q(add_ln16_3_reg_2371[1]),
        .R(1'b0));
  FDRE \add_ln16_3_reg_2371_reg[20] 
       (.C(ap_clk),
        .CE(add_ln16_3_reg_23710),
        .D(add_ln16_3_fu_1608_p2[20]),
        .Q(add_ln16_3_reg_2371[20]),
        .R(1'b0));
  FDRE \add_ln16_3_reg_2371_reg[21] 
       (.C(ap_clk),
        .CE(add_ln16_3_reg_23710),
        .D(add_ln16_3_fu_1608_p2[21]),
        .Q(add_ln16_3_reg_2371[21]),
        .R(1'b0));
  FDRE \add_ln16_3_reg_2371_reg[22] 
       (.C(ap_clk),
        .CE(add_ln16_3_reg_23710),
        .D(add_ln16_3_fu_1608_p2[22]),
        .Q(add_ln16_3_reg_2371[22]),
        .R(1'b0));
  FDRE \add_ln16_3_reg_2371_reg[23] 
       (.C(ap_clk),
        .CE(add_ln16_3_reg_23710),
        .D(add_ln16_3_fu_1608_p2[23]),
        .Q(add_ln16_3_reg_2371[23]),
        .R(1'b0));
  CARRY4 \add_ln16_3_reg_2371_reg[23]_i_1 
       (.CI(\add_ln16_3_reg_2371_reg[19]_i_1_n_1 ),
        .CO({\add_ln16_3_reg_2371_reg[23]_i_1_n_1 ,\add_ln16_3_reg_2371_reg[23]_i_1_n_2 ,\add_ln16_3_reg_2371_reg[23]_i_1_n_3 ,\add_ln16_3_reg_2371_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(reg_888[23:20]),
        .O(add_ln16_3_fu_1608_p2[23:20]),
        .S({\add_ln16_3_reg_2371[23]_i_2_n_1 ,\add_ln16_3_reg_2371[23]_i_3_n_1 ,\add_ln16_3_reg_2371[23]_i_4_n_1 ,\add_ln16_3_reg_2371[23]_i_5_n_1 }));
  FDRE \add_ln16_3_reg_2371_reg[24] 
       (.C(ap_clk),
        .CE(add_ln16_3_reg_23710),
        .D(add_ln16_3_fu_1608_p2[24]),
        .Q(add_ln16_3_reg_2371[24]),
        .R(1'b0));
  FDRE \add_ln16_3_reg_2371_reg[25] 
       (.C(ap_clk),
        .CE(add_ln16_3_reg_23710),
        .D(add_ln16_3_fu_1608_p2[25]),
        .Q(add_ln16_3_reg_2371[25]),
        .R(1'b0));
  FDRE \add_ln16_3_reg_2371_reg[26] 
       (.C(ap_clk),
        .CE(add_ln16_3_reg_23710),
        .D(add_ln16_3_fu_1608_p2[26]),
        .Q(add_ln16_3_reg_2371[26]),
        .R(1'b0));
  FDRE \add_ln16_3_reg_2371_reg[27] 
       (.C(ap_clk),
        .CE(add_ln16_3_reg_23710),
        .D(add_ln16_3_fu_1608_p2[27]),
        .Q(add_ln16_3_reg_2371[27]),
        .R(1'b0));
  CARRY4 \add_ln16_3_reg_2371_reg[27]_i_1 
       (.CI(\add_ln16_3_reg_2371_reg[23]_i_1_n_1 ),
        .CO({\add_ln16_3_reg_2371_reg[27]_i_1_n_1 ,\add_ln16_3_reg_2371_reg[27]_i_1_n_2 ,\add_ln16_3_reg_2371_reg[27]_i_1_n_3 ,\add_ln16_3_reg_2371_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(reg_888[27:24]),
        .O(add_ln16_3_fu_1608_p2[27:24]),
        .S({\add_ln16_3_reg_2371[27]_i_2_n_1 ,\add_ln16_3_reg_2371[27]_i_3_n_1 ,\add_ln16_3_reg_2371[27]_i_4_n_1 ,\add_ln16_3_reg_2371[27]_i_5_n_1 }));
  FDRE \add_ln16_3_reg_2371_reg[28] 
       (.C(ap_clk),
        .CE(add_ln16_3_reg_23710),
        .D(add_ln16_3_fu_1608_p2[28]),
        .Q(add_ln16_3_reg_2371[28]),
        .R(1'b0));
  FDRE \add_ln16_3_reg_2371_reg[29] 
       (.C(ap_clk),
        .CE(add_ln16_3_reg_23710),
        .D(add_ln16_3_fu_1608_p2[29]),
        .Q(add_ln16_3_reg_2371[29]),
        .R(1'b0));
  FDRE \add_ln16_3_reg_2371_reg[2] 
       (.C(ap_clk),
        .CE(add_ln16_3_reg_23710),
        .D(add_ln16_3_fu_1608_p2[2]),
        .Q(add_ln16_3_reg_2371[2]),
        .R(1'b0));
  FDRE \add_ln16_3_reg_2371_reg[30] 
       (.C(ap_clk),
        .CE(add_ln16_3_reg_23710),
        .D(add_ln16_3_fu_1608_p2[30]),
        .Q(add_ln16_3_reg_2371[30]),
        .R(1'b0));
  FDRE \add_ln16_3_reg_2371_reg[31] 
       (.C(ap_clk),
        .CE(add_ln16_3_reg_23710),
        .D(add_ln16_3_fu_1608_p2[31]),
        .Q(add_ln16_3_reg_2371[31]),
        .R(1'b0));
  CARRY4 \add_ln16_3_reg_2371_reg[31]_i_2 
       (.CI(\add_ln16_3_reg_2371_reg[27]_i_1_n_1 ),
        .CO({\NLW_add_ln16_3_reg_2371_reg[31]_i_2_CO_UNCONNECTED [3],\add_ln16_3_reg_2371_reg[31]_i_2_n_2 ,\add_ln16_3_reg_2371_reg[31]_i_2_n_3 ,\add_ln16_3_reg_2371_reg[31]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,reg_888[30:28]}),
        .O(add_ln16_3_fu_1608_p2[31:28]),
        .S({\add_ln16_3_reg_2371[31]_i_3_n_1 ,\add_ln16_3_reg_2371[31]_i_4_n_1 ,\add_ln16_3_reg_2371[31]_i_5_n_1 ,\add_ln16_3_reg_2371[31]_i_6_n_1 }));
  FDRE \add_ln16_3_reg_2371_reg[3] 
       (.C(ap_clk),
        .CE(add_ln16_3_reg_23710),
        .D(add_ln16_3_fu_1608_p2[3]),
        .Q(add_ln16_3_reg_2371[3]),
        .R(1'b0));
  CARRY4 \add_ln16_3_reg_2371_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln16_3_reg_2371_reg[3]_i_1_n_1 ,\add_ln16_3_reg_2371_reg[3]_i_1_n_2 ,\add_ln16_3_reg_2371_reg[3]_i_1_n_3 ,\add_ln16_3_reg_2371_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(reg_888[3:0]),
        .O(add_ln16_3_fu_1608_p2[3:0]),
        .S({\add_ln16_3_reg_2371[3]_i_2_n_1 ,\add_ln16_3_reg_2371[3]_i_3_n_1 ,\add_ln16_3_reg_2371[3]_i_4_n_1 ,\add_ln16_3_reg_2371[3]_i_5_n_1 }));
  FDRE \add_ln16_3_reg_2371_reg[4] 
       (.C(ap_clk),
        .CE(add_ln16_3_reg_23710),
        .D(add_ln16_3_fu_1608_p2[4]),
        .Q(add_ln16_3_reg_2371[4]),
        .R(1'b0));
  FDRE \add_ln16_3_reg_2371_reg[5] 
       (.C(ap_clk),
        .CE(add_ln16_3_reg_23710),
        .D(add_ln16_3_fu_1608_p2[5]),
        .Q(add_ln16_3_reg_2371[5]),
        .R(1'b0));
  FDRE \add_ln16_3_reg_2371_reg[6] 
       (.C(ap_clk),
        .CE(add_ln16_3_reg_23710),
        .D(add_ln16_3_fu_1608_p2[6]),
        .Q(add_ln16_3_reg_2371[6]),
        .R(1'b0));
  FDRE \add_ln16_3_reg_2371_reg[7] 
       (.C(ap_clk),
        .CE(add_ln16_3_reg_23710),
        .D(add_ln16_3_fu_1608_p2[7]),
        .Q(add_ln16_3_reg_2371[7]),
        .R(1'b0));
  CARRY4 \add_ln16_3_reg_2371_reg[7]_i_1 
       (.CI(\add_ln16_3_reg_2371_reg[3]_i_1_n_1 ),
        .CO({\add_ln16_3_reg_2371_reg[7]_i_1_n_1 ,\add_ln16_3_reg_2371_reg[7]_i_1_n_2 ,\add_ln16_3_reg_2371_reg[7]_i_1_n_3 ,\add_ln16_3_reg_2371_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(reg_888[7:4]),
        .O(add_ln16_3_fu_1608_p2[7:4]),
        .S({\add_ln16_3_reg_2371[7]_i_2_n_1 ,\add_ln16_3_reg_2371[7]_i_3_n_1 ,\add_ln16_3_reg_2371[7]_i_4_n_1 ,\add_ln16_3_reg_2371[7]_i_5_n_1 }));
  FDRE \add_ln16_3_reg_2371_reg[8] 
       (.C(ap_clk),
        .CE(add_ln16_3_reg_23710),
        .D(add_ln16_3_fu_1608_p2[8]),
        .Q(add_ln16_3_reg_2371[8]),
        .R(1'b0));
  FDRE \add_ln16_3_reg_2371_reg[9] 
       (.C(ap_clk),
        .CE(add_ln16_3_reg_23710),
        .D(add_ln16_3_fu_1608_p2[9]),
        .Q(add_ln16_3_reg_2371[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_4_reg_2230[11]_i_2 
       (.I0(mul_ln16_7_reg_2210[11]),
        .I1(mul_ln16_6_reg_2188[11]),
        .O(\add_ln16_4_reg_2230[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_4_reg_2230[11]_i_3 
       (.I0(mul_ln16_7_reg_2210[10]),
        .I1(mul_ln16_6_reg_2188[10]),
        .O(\add_ln16_4_reg_2230[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_4_reg_2230[11]_i_4 
       (.I0(mul_ln16_7_reg_2210[9]),
        .I1(mul_ln16_6_reg_2188[9]),
        .O(\add_ln16_4_reg_2230[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_4_reg_2230[11]_i_5 
       (.I0(mul_ln16_7_reg_2210[8]),
        .I1(mul_ln16_6_reg_2188[8]),
        .O(\add_ln16_4_reg_2230[11]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_4_reg_2230[15]_i_2 
       (.I0(mul_ln16_7_reg_2210[15]),
        .I1(mul_ln16_6_reg_2188[15]),
        .O(\add_ln16_4_reg_2230[15]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_4_reg_2230[15]_i_3 
       (.I0(mul_ln16_7_reg_2210[14]),
        .I1(mul_ln16_6_reg_2188[14]),
        .O(\add_ln16_4_reg_2230[15]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_4_reg_2230[15]_i_4 
       (.I0(mul_ln16_7_reg_2210[13]),
        .I1(mul_ln16_6_reg_2188[13]),
        .O(\add_ln16_4_reg_2230[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_4_reg_2230[15]_i_5 
       (.I0(mul_ln16_7_reg_2210[12]),
        .I1(mul_ln16_6_reg_2188[12]),
        .O(\add_ln16_4_reg_2230[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_4_reg_2230[19]_i_2 
       (.I0(mul_ln16_7_reg_2210[19]),
        .I1(mul_ln16_6_reg_2188[19]),
        .O(\add_ln16_4_reg_2230[19]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_4_reg_2230[19]_i_3 
       (.I0(mul_ln16_7_reg_2210[18]),
        .I1(mul_ln16_6_reg_2188[18]),
        .O(\add_ln16_4_reg_2230[19]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_4_reg_2230[19]_i_4 
       (.I0(mul_ln16_7_reg_2210[17]),
        .I1(mul_ln16_6_reg_2188[17]),
        .O(\add_ln16_4_reg_2230[19]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_4_reg_2230[19]_i_5 
       (.I0(mul_ln16_7_reg_2210[16]),
        .I1(mul_ln16_6_reg_2188[16]),
        .O(\add_ln16_4_reg_2230[19]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_4_reg_2230[23]_i_2 
       (.I0(mul_ln16_7_reg_2210[23]),
        .I1(mul_ln16_6_reg_2188[23]),
        .O(\add_ln16_4_reg_2230[23]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_4_reg_2230[23]_i_3 
       (.I0(mul_ln16_7_reg_2210[22]),
        .I1(mul_ln16_6_reg_2188[22]),
        .O(\add_ln16_4_reg_2230[23]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_4_reg_2230[23]_i_4 
       (.I0(mul_ln16_7_reg_2210[21]),
        .I1(mul_ln16_6_reg_2188[21]),
        .O(\add_ln16_4_reg_2230[23]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_4_reg_2230[23]_i_5 
       (.I0(mul_ln16_7_reg_2210[20]),
        .I1(mul_ln16_6_reg_2188[20]),
        .O(\add_ln16_4_reg_2230[23]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_4_reg_2230[27]_i_2 
       (.I0(mul_ln16_7_reg_2210[27]),
        .I1(mul_ln16_6_reg_2188[27]),
        .O(\add_ln16_4_reg_2230[27]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_4_reg_2230[27]_i_3 
       (.I0(mul_ln16_7_reg_2210[26]),
        .I1(mul_ln16_6_reg_2188[26]),
        .O(\add_ln16_4_reg_2230[27]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_4_reg_2230[27]_i_4 
       (.I0(mul_ln16_7_reg_2210[25]),
        .I1(mul_ln16_6_reg_2188[25]),
        .O(\add_ln16_4_reg_2230[27]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_4_reg_2230[27]_i_5 
       (.I0(mul_ln16_7_reg_2210[24]),
        .I1(mul_ln16_6_reg_2188[24]),
        .O(\add_ln16_4_reg_2230[27]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_4_reg_2230[31]_i_2 
       (.I0(mul_ln16_7_reg_2210[31]),
        .I1(mul_ln16_6_reg_2188[31]),
        .O(\add_ln16_4_reg_2230[31]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_4_reg_2230[31]_i_3 
       (.I0(mul_ln16_7_reg_2210[30]),
        .I1(mul_ln16_6_reg_2188[30]),
        .O(\add_ln16_4_reg_2230[31]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_4_reg_2230[31]_i_4 
       (.I0(mul_ln16_7_reg_2210[29]),
        .I1(mul_ln16_6_reg_2188[29]),
        .O(\add_ln16_4_reg_2230[31]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_4_reg_2230[31]_i_5 
       (.I0(mul_ln16_7_reg_2210[28]),
        .I1(mul_ln16_6_reg_2188[28]),
        .O(\add_ln16_4_reg_2230[31]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_4_reg_2230[3]_i_2 
       (.I0(mul_ln16_7_reg_2210[3]),
        .I1(mul_ln16_6_reg_2188[3]),
        .O(\add_ln16_4_reg_2230[3]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_4_reg_2230[3]_i_3 
       (.I0(mul_ln16_7_reg_2210[2]),
        .I1(mul_ln16_6_reg_2188[2]),
        .O(\add_ln16_4_reg_2230[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_4_reg_2230[3]_i_4 
       (.I0(mul_ln16_7_reg_2210[1]),
        .I1(mul_ln16_6_reg_2188[1]),
        .O(\add_ln16_4_reg_2230[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_4_reg_2230[3]_i_5 
       (.I0(mul_ln16_7_reg_2210[0]),
        .I1(mul_ln16_6_reg_2188[0]),
        .O(\add_ln16_4_reg_2230[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_4_reg_2230[7]_i_2 
       (.I0(mul_ln16_7_reg_2210[7]),
        .I1(mul_ln16_6_reg_2188[7]),
        .O(\add_ln16_4_reg_2230[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_4_reg_2230[7]_i_3 
       (.I0(mul_ln16_7_reg_2210[6]),
        .I1(mul_ln16_6_reg_2188[6]),
        .O(\add_ln16_4_reg_2230[7]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_4_reg_2230[7]_i_4 
       (.I0(mul_ln16_7_reg_2210[5]),
        .I1(mul_ln16_6_reg_2188[5]),
        .O(\add_ln16_4_reg_2230[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_4_reg_2230[7]_i_5 
       (.I0(mul_ln16_7_reg_2210[4]),
        .I1(mul_ln16_6_reg_2188[4]),
        .O(\add_ln16_4_reg_2230[7]_i_5_n_1 ));
  FDRE \add_ln16_4_reg_2230_reg[0] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(add_ln16_4_fu_1351_p2[0]),
        .Q(add_ln16_4_reg_2230[0]),
        .R(1'b0));
  FDRE \add_ln16_4_reg_2230_reg[10] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(add_ln16_4_fu_1351_p2[10]),
        .Q(add_ln16_4_reg_2230[10]),
        .R(1'b0));
  FDRE \add_ln16_4_reg_2230_reg[11] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(add_ln16_4_fu_1351_p2[11]),
        .Q(add_ln16_4_reg_2230[11]),
        .R(1'b0));
  CARRY4 \add_ln16_4_reg_2230_reg[11]_i_1 
       (.CI(\add_ln16_4_reg_2230_reg[7]_i_1_n_1 ),
        .CO({\add_ln16_4_reg_2230_reg[11]_i_1_n_1 ,\add_ln16_4_reg_2230_reg[11]_i_1_n_2 ,\add_ln16_4_reg_2230_reg[11]_i_1_n_3 ,\add_ln16_4_reg_2230_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln16_7_reg_2210[11:8]),
        .O(add_ln16_4_fu_1351_p2[11:8]),
        .S({\add_ln16_4_reg_2230[11]_i_2_n_1 ,\add_ln16_4_reg_2230[11]_i_3_n_1 ,\add_ln16_4_reg_2230[11]_i_4_n_1 ,\add_ln16_4_reg_2230[11]_i_5_n_1 }));
  FDRE \add_ln16_4_reg_2230_reg[12] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(add_ln16_4_fu_1351_p2[12]),
        .Q(add_ln16_4_reg_2230[12]),
        .R(1'b0));
  FDRE \add_ln16_4_reg_2230_reg[13] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(add_ln16_4_fu_1351_p2[13]),
        .Q(add_ln16_4_reg_2230[13]),
        .R(1'b0));
  FDRE \add_ln16_4_reg_2230_reg[14] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(add_ln16_4_fu_1351_p2[14]),
        .Q(add_ln16_4_reg_2230[14]),
        .R(1'b0));
  FDRE \add_ln16_4_reg_2230_reg[15] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(add_ln16_4_fu_1351_p2[15]),
        .Q(add_ln16_4_reg_2230[15]),
        .R(1'b0));
  CARRY4 \add_ln16_4_reg_2230_reg[15]_i_1 
       (.CI(\add_ln16_4_reg_2230_reg[11]_i_1_n_1 ),
        .CO({\add_ln16_4_reg_2230_reg[15]_i_1_n_1 ,\add_ln16_4_reg_2230_reg[15]_i_1_n_2 ,\add_ln16_4_reg_2230_reg[15]_i_1_n_3 ,\add_ln16_4_reg_2230_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln16_7_reg_2210[15:12]),
        .O(add_ln16_4_fu_1351_p2[15:12]),
        .S({\add_ln16_4_reg_2230[15]_i_2_n_1 ,\add_ln16_4_reg_2230[15]_i_3_n_1 ,\add_ln16_4_reg_2230[15]_i_4_n_1 ,\add_ln16_4_reg_2230[15]_i_5_n_1 }));
  FDRE \add_ln16_4_reg_2230_reg[16] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(add_ln16_4_fu_1351_p2[16]),
        .Q(add_ln16_4_reg_2230[16]),
        .R(1'b0));
  FDRE \add_ln16_4_reg_2230_reg[17] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(add_ln16_4_fu_1351_p2[17]),
        .Q(add_ln16_4_reg_2230[17]),
        .R(1'b0));
  FDRE \add_ln16_4_reg_2230_reg[18] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(add_ln16_4_fu_1351_p2[18]),
        .Q(add_ln16_4_reg_2230[18]),
        .R(1'b0));
  FDRE \add_ln16_4_reg_2230_reg[19] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(add_ln16_4_fu_1351_p2[19]),
        .Q(add_ln16_4_reg_2230[19]),
        .R(1'b0));
  CARRY4 \add_ln16_4_reg_2230_reg[19]_i_1 
       (.CI(\add_ln16_4_reg_2230_reg[15]_i_1_n_1 ),
        .CO({\add_ln16_4_reg_2230_reg[19]_i_1_n_1 ,\add_ln16_4_reg_2230_reg[19]_i_1_n_2 ,\add_ln16_4_reg_2230_reg[19]_i_1_n_3 ,\add_ln16_4_reg_2230_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln16_7_reg_2210[19:16]),
        .O(add_ln16_4_fu_1351_p2[19:16]),
        .S({\add_ln16_4_reg_2230[19]_i_2_n_1 ,\add_ln16_4_reg_2230[19]_i_3_n_1 ,\add_ln16_4_reg_2230[19]_i_4_n_1 ,\add_ln16_4_reg_2230[19]_i_5_n_1 }));
  FDRE \add_ln16_4_reg_2230_reg[1] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(add_ln16_4_fu_1351_p2[1]),
        .Q(add_ln16_4_reg_2230[1]),
        .R(1'b0));
  FDRE \add_ln16_4_reg_2230_reg[20] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(add_ln16_4_fu_1351_p2[20]),
        .Q(add_ln16_4_reg_2230[20]),
        .R(1'b0));
  FDRE \add_ln16_4_reg_2230_reg[21] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(add_ln16_4_fu_1351_p2[21]),
        .Q(add_ln16_4_reg_2230[21]),
        .R(1'b0));
  FDRE \add_ln16_4_reg_2230_reg[22] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(add_ln16_4_fu_1351_p2[22]),
        .Q(add_ln16_4_reg_2230[22]),
        .R(1'b0));
  FDRE \add_ln16_4_reg_2230_reg[23] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(add_ln16_4_fu_1351_p2[23]),
        .Q(add_ln16_4_reg_2230[23]),
        .R(1'b0));
  CARRY4 \add_ln16_4_reg_2230_reg[23]_i_1 
       (.CI(\add_ln16_4_reg_2230_reg[19]_i_1_n_1 ),
        .CO({\add_ln16_4_reg_2230_reg[23]_i_1_n_1 ,\add_ln16_4_reg_2230_reg[23]_i_1_n_2 ,\add_ln16_4_reg_2230_reg[23]_i_1_n_3 ,\add_ln16_4_reg_2230_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln16_7_reg_2210[23:20]),
        .O(add_ln16_4_fu_1351_p2[23:20]),
        .S({\add_ln16_4_reg_2230[23]_i_2_n_1 ,\add_ln16_4_reg_2230[23]_i_3_n_1 ,\add_ln16_4_reg_2230[23]_i_4_n_1 ,\add_ln16_4_reg_2230[23]_i_5_n_1 }));
  FDRE \add_ln16_4_reg_2230_reg[24] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(add_ln16_4_fu_1351_p2[24]),
        .Q(add_ln16_4_reg_2230[24]),
        .R(1'b0));
  FDRE \add_ln16_4_reg_2230_reg[25] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(add_ln16_4_fu_1351_p2[25]),
        .Q(add_ln16_4_reg_2230[25]),
        .R(1'b0));
  FDRE \add_ln16_4_reg_2230_reg[26] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(add_ln16_4_fu_1351_p2[26]),
        .Q(add_ln16_4_reg_2230[26]),
        .R(1'b0));
  FDRE \add_ln16_4_reg_2230_reg[27] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(add_ln16_4_fu_1351_p2[27]),
        .Q(add_ln16_4_reg_2230[27]),
        .R(1'b0));
  CARRY4 \add_ln16_4_reg_2230_reg[27]_i_1 
       (.CI(\add_ln16_4_reg_2230_reg[23]_i_1_n_1 ),
        .CO({\add_ln16_4_reg_2230_reg[27]_i_1_n_1 ,\add_ln16_4_reg_2230_reg[27]_i_1_n_2 ,\add_ln16_4_reg_2230_reg[27]_i_1_n_3 ,\add_ln16_4_reg_2230_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln16_7_reg_2210[27:24]),
        .O(add_ln16_4_fu_1351_p2[27:24]),
        .S({\add_ln16_4_reg_2230[27]_i_2_n_1 ,\add_ln16_4_reg_2230[27]_i_3_n_1 ,\add_ln16_4_reg_2230[27]_i_4_n_1 ,\add_ln16_4_reg_2230[27]_i_5_n_1 }));
  FDRE \add_ln16_4_reg_2230_reg[28] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(add_ln16_4_fu_1351_p2[28]),
        .Q(add_ln16_4_reg_2230[28]),
        .R(1'b0));
  FDRE \add_ln16_4_reg_2230_reg[29] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(add_ln16_4_fu_1351_p2[29]),
        .Q(add_ln16_4_reg_2230[29]),
        .R(1'b0));
  FDRE \add_ln16_4_reg_2230_reg[2] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(add_ln16_4_fu_1351_p2[2]),
        .Q(add_ln16_4_reg_2230[2]),
        .R(1'b0));
  FDRE \add_ln16_4_reg_2230_reg[30] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(add_ln16_4_fu_1351_p2[30]),
        .Q(add_ln16_4_reg_2230[30]),
        .R(1'b0));
  FDRE \add_ln16_4_reg_2230_reg[31] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(add_ln16_4_fu_1351_p2[31]),
        .Q(add_ln16_4_reg_2230[31]),
        .R(1'b0));
  CARRY4 \add_ln16_4_reg_2230_reg[31]_i_1 
       (.CI(\add_ln16_4_reg_2230_reg[27]_i_1_n_1 ),
        .CO({\NLW_add_ln16_4_reg_2230_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln16_4_reg_2230_reg[31]_i_1_n_2 ,\add_ln16_4_reg_2230_reg[31]_i_1_n_3 ,\add_ln16_4_reg_2230_reg[31]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,mul_ln16_7_reg_2210[30:28]}),
        .O(add_ln16_4_fu_1351_p2[31:28]),
        .S({\add_ln16_4_reg_2230[31]_i_2_n_1 ,\add_ln16_4_reg_2230[31]_i_3_n_1 ,\add_ln16_4_reg_2230[31]_i_4_n_1 ,\add_ln16_4_reg_2230[31]_i_5_n_1 }));
  FDRE \add_ln16_4_reg_2230_reg[3] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(add_ln16_4_fu_1351_p2[3]),
        .Q(add_ln16_4_reg_2230[3]),
        .R(1'b0));
  CARRY4 \add_ln16_4_reg_2230_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln16_4_reg_2230_reg[3]_i_1_n_1 ,\add_ln16_4_reg_2230_reg[3]_i_1_n_2 ,\add_ln16_4_reg_2230_reg[3]_i_1_n_3 ,\add_ln16_4_reg_2230_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln16_7_reg_2210[3:0]),
        .O(add_ln16_4_fu_1351_p2[3:0]),
        .S({\add_ln16_4_reg_2230[3]_i_2_n_1 ,\add_ln16_4_reg_2230[3]_i_3_n_1 ,\add_ln16_4_reg_2230[3]_i_4_n_1 ,\add_ln16_4_reg_2230[3]_i_5_n_1 }));
  FDRE \add_ln16_4_reg_2230_reg[4] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(add_ln16_4_fu_1351_p2[4]),
        .Q(add_ln16_4_reg_2230[4]),
        .R(1'b0));
  FDRE \add_ln16_4_reg_2230_reg[5] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(add_ln16_4_fu_1351_p2[5]),
        .Q(add_ln16_4_reg_2230[5]),
        .R(1'b0));
  FDRE \add_ln16_4_reg_2230_reg[6] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(add_ln16_4_fu_1351_p2[6]),
        .Q(add_ln16_4_reg_2230[6]),
        .R(1'b0));
  FDRE \add_ln16_4_reg_2230_reg[7] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(add_ln16_4_fu_1351_p2[7]),
        .Q(add_ln16_4_reg_2230[7]),
        .R(1'b0));
  CARRY4 \add_ln16_4_reg_2230_reg[7]_i_1 
       (.CI(\add_ln16_4_reg_2230_reg[3]_i_1_n_1 ),
        .CO({\add_ln16_4_reg_2230_reg[7]_i_1_n_1 ,\add_ln16_4_reg_2230_reg[7]_i_1_n_2 ,\add_ln16_4_reg_2230_reg[7]_i_1_n_3 ,\add_ln16_4_reg_2230_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln16_7_reg_2210[7:4]),
        .O(add_ln16_4_fu_1351_p2[7:4]),
        .S({\add_ln16_4_reg_2230[7]_i_2_n_1 ,\add_ln16_4_reg_2230[7]_i_3_n_1 ,\add_ln16_4_reg_2230[7]_i_4_n_1 ,\add_ln16_4_reg_2230[7]_i_5_n_1 }));
  FDRE \add_ln16_4_reg_2230_reg[8] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(add_ln16_4_fu_1351_p2[8]),
        .Q(add_ln16_4_reg_2230[8]),
        .R(1'b0));
  FDRE \add_ln16_4_reg_2230_reg[9] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(add_ln16_4_fu_1351_p2[9]),
        .Q(add_ln16_4_reg_2230[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair70" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_6_reg_2386[11]_i_2 
       (.I0(add_ln16_4_reg_2230[10]),
        .I1(add_ln16_3_reg_2371[10]),
        .I2(add_ln16_2_reg_2356[10]),
        .O(\add_ln16_6_reg_2386[11]_i_2_n_1 ));
  (* HLUTNM = "lutpair69" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_6_reg_2386[11]_i_3 
       (.I0(add_ln16_4_reg_2230[9]),
        .I1(add_ln16_3_reg_2371[9]),
        .I2(add_ln16_2_reg_2356[9]),
        .O(\add_ln16_6_reg_2386[11]_i_3_n_1 ));
  (* HLUTNM = "lutpair68" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_6_reg_2386[11]_i_4 
       (.I0(add_ln16_4_reg_2230[8]),
        .I1(add_ln16_3_reg_2371[8]),
        .I2(add_ln16_2_reg_2356[8]),
        .O(\add_ln16_6_reg_2386[11]_i_4_n_1 ));
  (* HLUTNM = "lutpair67" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_6_reg_2386[11]_i_5 
       (.I0(add_ln16_4_reg_2230[7]),
        .I1(add_ln16_3_reg_2371[7]),
        .I2(add_ln16_2_reg_2356[7]),
        .O(\add_ln16_6_reg_2386[11]_i_5_n_1 ));
  (* HLUTNM = "lutpair71" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_6_reg_2386[11]_i_6 
       (.I0(add_ln16_4_reg_2230[11]),
        .I1(add_ln16_3_reg_2371[11]),
        .I2(add_ln16_2_reg_2356[11]),
        .I3(\add_ln16_6_reg_2386[11]_i_2_n_1 ),
        .O(\add_ln16_6_reg_2386[11]_i_6_n_1 ));
  (* HLUTNM = "lutpair70" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_6_reg_2386[11]_i_7 
       (.I0(add_ln16_4_reg_2230[10]),
        .I1(add_ln16_3_reg_2371[10]),
        .I2(add_ln16_2_reg_2356[10]),
        .I3(\add_ln16_6_reg_2386[11]_i_3_n_1 ),
        .O(\add_ln16_6_reg_2386[11]_i_7_n_1 ));
  (* HLUTNM = "lutpair69" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_6_reg_2386[11]_i_8 
       (.I0(add_ln16_4_reg_2230[9]),
        .I1(add_ln16_3_reg_2371[9]),
        .I2(add_ln16_2_reg_2356[9]),
        .I3(\add_ln16_6_reg_2386[11]_i_4_n_1 ),
        .O(\add_ln16_6_reg_2386[11]_i_8_n_1 ));
  (* HLUTNM = "lutpair68" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_6_reg_2386[11]_i_9 
       (.I0(add_ln16_4_reg_2230[8]),
        .I1(add_ln16_3_reg_2371[8]),
        .I2(add_ln16_2_reg_2356[8]),
        .I3(\add_ln16_6_reg_2386[11]_i_5_n_1 ),
        .O(\add_ln16_6_reg_2386[11]_i_9_n_1 ));
  (* HLUTNM = "lutpair74" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_6_reg_2386[15]_i_2 
       (.I0(add_ln16_4_reg_2230[14]),
        .I1(add_ln16_3_reg_2371[14]),
        .I2(add_ln16_2_reg_2356[14]),
        .O(\add_ln16_6_reg_2386[15]_i_2_n_1 ));
  (* HLUTNM = "lutpair73" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_6_reg_2386[15]_i_3 
       (.I0(add_ln16_4_reg_2230[13]),
        .I1(add_ln16_3_reg_2371[13]),
        .I2(add_ln16_2_reg_2356[13]),
        .O(\add_ln16_6_reg_2386[15]_i_3_n_1 ));
  (* HLUTNM = "lutpair72" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_6_reg_2386[15]_i_4 
       (.I0(add_ln16_4_reg_2230[12]),
        .I1(add_ln16_3_reg_2371[12]),
        .I2(add_ln16_2_reg_2356[12]),
        .O(\add_ln16_6_reg_2386[15]_i_4_n_1 ));
  (* HLUTNM = "lutpair71" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_6_reg_2386[15]_i_5 
       (.I0(add_ln16_4_reg_2230[11]),
        .I1(add_ln16_3_reg_2371[11]),
        .I2(add_ln16_2_reg_2356[11]),
        .O(\add_ln16_6_reg_2386[15]_i_5_n_1 ));
  (* HLUTNM = "lutpair75" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_6_reg_2386[15]_i_6 
       (.I0(add_ln16_4_reg_2230[15]),
        .I1(add_ln16_3_reg_2371[15]),
        .I2(add_ln16_2_reg_2356[15]),
        .I3(\add_ln16_6_reg_2386[15]_i_2_n_1 ),
        .O(\add_ln16_6_reg_2386[15]_i_6_n_1 ));
  (* HLUTNM = "lutpair74" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_6_reg_2386[15]_i_7 
       (.I0(add_ln16_4_reg_2230[14]),
        .I1(add_ln16_3_reg_2371[14]),
        .I2(add_ln16_2_reg_2356[14]),
        .I3(\add_ln16_6_reg_2386[15]_i_3_n_1 ),
        .O(\add_ln16_6_reg_2386[15]_i_7_n_1 ));
  (* HLUTNM = "lutpair73" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_6_reg_2386[15]_i_8 
       (.I0(add_ln16_4_reg_2230[13]),
        .I1(add_ln16_3_reg_2371[13]),
        .I2(add_ln16_2_reg_2356[13]),
        .I3(\add_ln16_6_reg_2386[15]_i_4_n_1 ),
        .O(\add_ln16_6_reg_2386[15]_i_8_n_1 ));
  (* HLUTNM = "lutpair72" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_6_reg_2386[15]_i_9 
       (.I0(add_ln16_4_reg_2230[12]),
        .I1(add_ln16_3_reg_2371[12]),
        .I2(add_ln16_2_reg_2356[12]),
        .I3(\add_ln16_6_reg_2386[15]_i_5_n_1 ),
        .O(\add_ln16_6_reg_2386[15]_i_9_n_1 ));
  (* HLUTNM = "lutpair78" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_6_reg_2386[19]_i_2 
       (.I0(add_ln16_4_reg_2230[18]),
        .I1(add_ln16_3_reg_2371[18]),
        .I2(add_ln16_2_reg_2356[18]),
        .O(\add_ln16_6_reg_2386[19]_i_2_n_1 ));
  (* HLUTNM = "lutpair77" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_6_reg_2386[19]_i_3 
       (.I0(add_ln16_4_reg_2230[17]),
        .I1(add_ln16_3_reg_2371[17]),
        .I2(add_ln16_2_reg_2356[17]),
        .O(\add_ln16_6_reg_2386[19]_i_3_n_1 ));
  (* HLUTNM = "lutpair76" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_6_reg_2386[19]_i_4 
       (.I0(add_ln16_4_reg_2230[16]),
        .I1(add_ln16_3_reg_2371[16]),
        .I2(add_ln16_2_reg_2356[16]),
        .O(\add_ln16_6_reg_2386[19]_i_4_n_1 ));
  (* HLUTNM = "lutpair75" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_6_reg_2386[19]_i_5 
       (.I0(add_ln16_4_reg_2230[15]),
        .I1(add_ln16_3_reg_2371[15]),
        .I2(add_ln16_2_reg_2356[15]),
        .O(\add_ln16_6_reg_2386[19]_i_5_n_1 ));
  (* HLUTNM = "lutpair79" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_6_reg_2386[19]_i_6 
       (.I0(add_ln16_4_reg_2230[19]),
        .I1(add_ln16_3_reg_2371[19]),
        .I2(add_ln16_2_reg_2356[19]),
        .I3(\add_ln16_6_reg_2386[19]_i_2_n_1 ),
        .O(\add_ln16_6_reg_2386[19]_i_6_n_1 ));
  (* HLUTNM = "lutpair78" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_6_reg_2386[19]_i_7 
       (.I0(add_ln16_4_reg_2230[18]),
        .I1(add_ln16_3_reg_2371[18]),
        .I2(add_ln16_2_reg_2356[18]),
        .I3(\add_ln16_6_reg_2386[19]_i_3_n_1 ),
        .O(\add_ln16_6_reg_2386[19]_i_7_n_1 ));
  (* HLUTNM = "lutpair77" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_6_reg_2386[19]_i_8 
       (.I0(add_ln16_4_reg_2230[17]),
        .I1(add_ln16_3_reg_2371[17]),
        .I2(add_ln16_2_reg_2356[17]),
        .I3(\add_ln16_6_reg_2386[19]_i_4_n_1 ),
        .O(\add_ln16_6_reg_2386[19]_i_8_n_1 ));
  (* HLUTNM = "lutpair76" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_6_reg_2386[19]_i_9 
       (.I0(add_ln16_4_reg_2230[16]),
        .I1(add_ln16_3_reg_2371[16]),
        .I2(add_ln16_2_reg_2356[16]),
        .I3(\add_ln16_6_reg_2386[19]_i_5_n_1 ),
        .O(\add_ln16_6_reg_2386[19]_i_9_n_1 ));
  (* HLUTNM = "lutpair82" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_6_reg_2386[23]_i_2 
       (.I0(add_ln16_4_reg_2230[22]),
        .I1(add_ln16_3_reg_2371[22]),
        .I2(add_ln16_2_reg_2356[22]),
        .O(\add_ln16_6_reg_2386[23]_i_2_n_1 ));
  (* HLUTNM = "lutpair81" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_6_reg_2386[23]_i_3 
       (.I0(add_ln16_4_reg_2230[21]),
        .I1(add_ln16_3_reg_2371[21]),
        .I2(add_ln16_2_reg_2356[21]),
        .O(\add_ln16_6_reg_2386[23]_i_3_n_1 ));
  (* HLUTNM = "lutpair80" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_6_reg_2386[23]_i_4 
       (.I0(add_ln16_4_reg_2230[20]),
        .I1(add_ln16_3_reg_2371[20]),
        .I2(add_ln16_2_reg_2356[20]),
        .O(\add_ln16_6_reg_2386[23]_i_4_n_1 ));
  (* HLUTNM = "lutpair79" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_6_reg_2386[23]_i_5 
       (.I0(add_ln16_4_reg_2230[19]),
        .I1(add_ln16_3_reg_2371[19]),
        .I2(add_ln16_2_reg_2356[19]),
        .O(\add_ln16_6_reg_2386[23]_i_5_n_1 ));
  (* HLUTNM = "lutpair83" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_6_reg_2386[23]_i_6 
       (.I0(add_ln16_4_reg_2230[23]),
        .I1(add_ln16_3_reg_2371[23]),
        .I2(add_ln16_2_reg_2356[23]),
        .I3(\add_ln16_6_reg_2386[23]_i_2_n_1 ),
        .O(\add_ln16_6_reg_2386[23]_i_6_n_1 ));
  (* HLUTNM = "lutpair82" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_6_reg_2386[23]_i_7 
       (.I0(add_ln16_4_reg_2230[22]),
        .I1(add_ln16_3_reg_2371[22]),
        .I2(add_ln16_2_reg_2356[22]),
        .I3(\add_ln16_6_reg_2386[23]_i_3_n_1 ),
        .O(\add_ln16_6_reg_2386[23]_i_7_n_1 ));
  (* HLUTNM = "lutpair81" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_6_reg_2386[23]_i_8 
       (.I0(add_ln16_4_reg_2230[21]),
        .I1(add_ln16_3_reg_2371[21]),
        .I2(add_ln16_2_reg_2356[21]),
        .I3(\add_ln16_6_reg_2386[23]_i_4_n_1 ),
        .O(\add_ln16_6_reg_2386[23]_i_8_n_1 ));
  (* HLUTNM = "lutpair80" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_6_reg_2386[23]_i_9 
       (.I0(add_ln16_4_reg_2230[20]),
        .I1(add_ln16_3_reg_2371[20]),
        .I2(add_ln16_2_reg_2356[20]),
        .I3(\add_ln16_6_reg_2386[23]_i_5_n_1 ),
        .O(\add_ln16_6_reg_2386[23]_i_9_n_1 ));
  (* HLUTNM = "lutpair86" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_6_reg_2386[27]_i_2 
       (.I0(add_ln16_4_reg_2230[26]),
        .I1(add_ln16_3_reg_2371[26]),
        .I2(add_ln16_2_reg_2356[26]),
        .O(\add_ln16_6_reg_2386[27]_i_2_n_1 ));
  (* HLUTNM = "lutpair85" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_6_reg_2386[27]_i_3 
       (.I0(add_ln16_4_reg_2230[25]),
        .I1(add_ln16_3_reg_2371[25]),
        .I2(add_ln16_2_reg_2356[25]),
        .O(\add_ln16_6_reg_2386[27]_i_3_n_1 ));
  (* HLUTNM = "lutpair84" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_6_reg_2386[27]_i_4 
       (.I0(add_ln16_4_reg_2230[24]),
        .I1(add_ln16_3_reg_2371[24]),
        .I2(add_ln16_2_reg_2356[24]),
        .O(\add_ln16_6_reg_2386[27]_i_4_n_1 ));
  (* HLUTNM = "lutpair83" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_6_reg_2386[27]_i_5 
       (.I0(add_ln16_4_reg_2230[23]),
        .I1(add_ln16_3_reg_2371[23]),
        .I2(add_ln16_2_reg_2356[23]),
        .O(\add_ln16_6_reg_2386[27]_i_5_n_1 ));
  (* HLUTNM = "lutpair87" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_6_reg_2386[27]_i_6 
       (.I0(add_ln16_4_reg_2230[27]),
        .I1(add_ln16_3_reg_2371[27]),
        .I2(add_ln16_2_reg_2356[27]),
        .I3(\add_ln16_6_reg_2386[27]_i_2_n_1 ),
        .O(\add_ln16_6_reg_2386[27]_i_6_n_1 ));
  (* HLUTNM = "lutpair86" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_6_reg_2386[27]_i_7 
       (.I0(add_ln16_4_reg_2230[26]),
        .I1(add_ln16_3_reg_2371[26]),
        .I2(add_ln16_2_reg_2356[26]),
        .I3(\add_ln16_6_reg_2386[27]_i_3_n_1 ),
        .O(\add_ln16_6_reg_2386[27]_i_7_n_1 ));
  (* HLUTNM = "lutpair85" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_6_reg_2386[27]_i_8 
       (.I0(add_ln16_4_reg_2230[25]),
        .I1(add_ln16_3_reg_2371[25]),
        .I2(add_ln16_2_reg_2356[25]),
        .I3(\add_ln16_6_reg_2386[27]_i_4_n_1 ),
        .O(\add_ln16_6_reg_2386[27]_i_8_n_1 ));
  (* HLUTNM = "lutpair84" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_6_reg_2386[27]_i_9 
       (.I0(add_ln16_4_reg_2230[24]),
        .I1(add_ln16_3_reg_2371[24]),
        .I2(add_ln16_2_reg_2356[24]),
        .I3(\add_ln16_6_reg_2386[27]_i_5_n_1 ),
        .O(\add_ln16_6_reg_2386[27]_i_9_n_1 ));
  (* HLUTNM = "lutpair89" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_6_reg_2386[31]_i_2 
       (.I0(add_ln16_4_reg_2230[29]),
        .I1(add_ln16_3_reg_2371[29]),
        .I2(add_ln16_2_reg_2356[29]),
        .O(\add_ln16_6_reg_2386[31]_i_2_n_1 ));
  (* HLUTNM = "lutpair88" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_6_reg_2386[31]_i_3 
       (.I0(add_ln16_4_reg_2230[28]),
        .I1(add_ln16_3_reg_2371[28]),
        .I2(add_ln16_2_reg_2356[28]),
        .O(\add_ln16_6_reg_2386[31]_i_3_n_1 ));
  (* HLUTNM = "lutpair87" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_6_reg_2386[31]_i_4 
       (.I0(add_ln16_4_reg_2230[27]),
        .I1(add_ln16_3_reg_2371[27]),
        .I2(add_ln16_2_reg_2356[27]),
        .O(\add_ln16_6_reg_2386[31]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln16_6_reg_2386[31]_i_5 
       (.I0(add_ln16_2_reg_2356[30]),
        .I1(add_ln16_3_reg_2371[30]),
        .I2(add_ln16_4_reg_2230[30]),
        .I3(add_ln16_3_reg_2371[31]),
        .I4(add_ln16_4_reg_2230[31]),
        .I5(add_ln16_2_reg_2356[31]),
        .O(\add_ln16_6_reg_2386[31]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_6_reg_2386[31]_i_6 
       (.I0(\add_ln16_6_reg_2386[31]_i_2_n_1 ),
        .I1(add_ln16_3_reg_2371[30]),
        .I2(add_ln16_4_reg_2230[30]),
        .I3(add_ln16_2_reg_2356[30]),
        .O(\add_ln16_6_reg_2386[31]_i_6_n_1 ));
  (* HLUTNM = "lutpair89" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_6_reg_2386[31]_i_7 
       (.I0(add_ln16_4_reg_2230[29]),
        .I1(add_ln16_3_reg_2371[29]),
        .I2(add_ln16_2_reg_2356[29]),
        .I3(\add_ln16_6_reg_2386[31]_i_3_n_1 ),
        .O(\add_ln16_6_reg_2386[31]_i_7_n_1 ));
  (* HLUTNM = "lutpair88" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_6_reg_2386[31]_i_8 
       (.I0(add_ln16_4_reg_2230[28]),
        .I1(add_ln16_3_reg_2371[28]),
        .I2(add_ln16_2_reg_2356[28]),
        .I3(\add_ln16_6_reg_2386[31]_i_4_n_1 ),
        .O(\add_ln16_6_reg_2386[31]_i_8_n_1 ));
  (* HLUTNM = "lutpair62" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_6_reg_2386[3]_i_2 
       (.I0(add_ln16_4_reg_2230[2]),
        .I1(add_ln16_3_reg_2371[2]),
        .I2(add_ln16_2_reg_2356[2]),
        .O(\add_ln16_6_reg_2386[3]_i_2_n_1 ));
  (* HLUTNM = "lutpair61" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_6_reg_2386[3]_i_3 
       (.I0(add_ln16_4_reg_2230[1]),
        .I1(add_ln16_3_reg_2371[1]),
        .I2(add_ln16_2_reg_2356[1]),
        .O(\add_ln16_6_reg_2386[3]_i_3_n_1 ));
  (* HLUTNM = "lutpair60" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_6_reg_2386[3]_i_4 
       (.I0(add_ln16_4_reg_2230[0]),
        .I1(add_ln16_3_reg_2371[0]),
        .I2(add_ln16_2_reg_2356[0]),
        .O(\add_ln16_6_reg_2386[3]_i_4_n_1 ));
  (* HLUTNM = "lutpair63" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_6_reg_2386[3]_i_5 
       (.I0(add_ln16_4_reg_2230[3]),
        .I1(add_ln16_3_reg_2371[3]),
        .I2(add_ln16_2_reg_2356[3]),
        .I3(\add_ln16_6_reg_2386[3]_i_2_n_1 ),
        .O(\add_ln16_6_reg_2386[3]_i_5_n_1 ));
  (* HLUTNM = "lutpair62" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_6_reg_2386[3]_i_6 
       (.I0(add_ln16_4_reg_2230[2]),
        .I1(add_ln16_3_reg_2371[2]),
        .I2(add_ln16_2_reg_2356[2]),
        .I3(\add_ln16_6_reg_2386[3]_i_3_n_1 ),
        .O(\add_ln16_6_reg_2386[3]_i_6_n_1 ));
  (* HLUTNM = "lutpair61" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_6_reg_2386[3]_i_7 
       (.I0(add_ln16_4_reg_2230[1]),
        .I1(add_ln16_3_reg_2371[1]),
        .I2(add_ln16_2_reg_2356[1]),
        .I3(\add_ln16_6_reg_2386[3]_i_4_n_1 ),
        .O(\add_ln16_6_reg_2386[3]_i_7_n_1 ));
  (* HLUTNM = "lutpair60" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln16_6_reg_2386[3]_i_8 
       (.I0(add_ln16_4_reg_2230[0]),
        .I1(add_ln16_3_reg_2371[0]),
        .I2(add_ln16_2_reg_2356[0]),
        .O(\add_ln16_6_reg_2386[3]_i_8_n_1 ));
  (* HLUTNM = "lutpair66" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_6_reg_2386[7]_i_2 
       (.I0(add_ln16_4_reg_2230[6]),
        .I1(add_ln16_3_reg_2371[6]),
        .I2(add_ln16_2_reg_2356[6]),
        .O(\add_ln16_6_reg_2386[7]_i_2_n_1 ));
  (* HLUTNM = "lutpair65" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_6_reg_2386[7]_i_3 
       (.I0(add_ln16_4_reg_2230[5]),
        .I1(add_ln16_3_reg_2371[5]),
        .I2(add_ln16_2_reg_2356[5]),
        .O(\add_ln16_6_reg_2386[7]_i_3_n_1 ));
  (* HLUTNM = "lutpair64" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_6_reg_2386[7]_i_4 
       (.I0(add_ln16_4_reg_2230[4]),
        .I1(add_ln16_3_reg_2371[4]),
        .I2(add_ln16_2_reg_2356[4]),
        .O(\add_ln16_6_reg_2386[7]_i_4_n_1 ));
  (* HLUTNM = "lutpair63" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln16_6_reg_2386[7]_i_5 
       (.I0(add_ln16_4_reg_2230[3]),
        .I1(add_ln16_3_reg_2371[3]),
        .I2(add_ln16_2_reg_2356[3]),
        .O(\add_ln16_6_reg_2386[7]_i_5_n_1 ));
  (* HLUTNM = "lutpair67" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_6_reg_2386[7]_i_6 
       (.I0(add_ln16_4_reg_2230[7]),
        .I1(add_ln16_3_reg_2371[7]),
        .I2(add_ln16_2_reg_2356[7]),
        .I3(\add_ln16_6_reg_2386[7]_i_2_n_1 ),
        .O(\add_ln16_6_reg_2386[7]_i_6_n_1 ));
  (* HLUTNM = "lutpair66" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_6_reg_2386[7]_i_7 
       (.I0(add_ln16_4_reg_2230[6]),
        .I1(add_ln16_3_reg_2371[6]),
        .I2(add_ln16_2_reg_2356[6]),
        .I3(\add_ln16_6_reg_2386[7]_i_3_n_1 ),
        .O(\add_ln16_6_reg_2386[7]_i_7_n_1 ));
  (* HLUTNM = "lutpair65" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_6_reg_2386[7]_i_8 
       (.I0(add_ln16_4_reg_2230[5]),
        .I1(add_ln16_3_reg_2371[5]),
        .I2(add_ln16_2_reg_2356[5]),
        .I3(\add_ln16_6_reg_2386[7]_i_4_n_1 ),
        .O(\add_ln16_6_reg_2386[7]_i_8_n_1 ));
  (* HLUTNM = "lutpair64" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln16_6_reg_2386[7]_i_9 
       (.I0(add_ln16_4_reg_2230[4]),
        .I1(add_ln16_3_reg_2371[4]),
        .I2(add_ln16_2_reg_2356[4]),
        .I3(\add_ln16_6_reg_2386[7]_i_5_n_1 ),
        .O(\add_ln16_6_reg_2386[7]_i_9_n_1 ));
  FDRE \add_ln16_6_reg_2386_reg[0] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_6_fu_1641_p2[0]),
        .Q(add_ln16_6_reg_2386[0]),
        .R(1'b0));
  FDRE \add_ln16_6_reg_2386_reg[10] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_6_fu_1641_p2[10]),
        .Q(add_ln16_6_reg_2386[10]),
        .R(1'b0));
  FDRE \add_ln16_6_reg_2386_reg[11] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_6_fu_1641_p2[11]),
        .Q(add_ln16_6_reg_2386[11]),
        .R(1'b0));
  CARRY4 \add_ln16_6_reg_2386_reg[11]_i_1 
       (.CI(\add_ln16_6_reg_2386_reg[7]_i_1_n_1 ),
        .CO({\add_ln16_6_reg_2386_reg[11]_i_1_n_1 ,\add_ln16_6_reg_2386_reg[11]_i_1_n_2 ,\add_ln16_6_reg_2386_reg[11]_i_1_n_3 ,\add_ln16_6_reg_2386_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_6_reg_2386[11]_i_2_n_1 ,\add_ln16_6_reg_2386[11]_i_3_n_1 ,\add_ln16_6_reg_2386[11]_i_4_n_1 ,\add_ln16_6_reg_2386[11]_i_5_n_1 }),
        .O(add_ln16_6_fu_1641_p2[11:8]),
        .S({\add_ln16_6_reg_2386[11]_i_6_n_1 ,\add_ln16_6_reg_2386[11]_i_7_n_1 ,\add_ln16_6_reg_2386[11]_i_8_n_1 ,\add_ln16_6_reg_2386[11]_i_9_n_1 }));
  FDRE \add_ln16_6_reg_2386_reg[12] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_6_fu_1641_p2[12]),
        .Q(add_ln16_6_reg_2386[12]),
        .R(1'b0));
  FDRE \add_ln16_6_reg_2386_reg[13] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_6_fu_1641_p2[13]),
        .Q(add_ln16_6_reg_2386[13]),
        .R(1'b0));
  FDRE \add_ln16_6_reg_2386_reg[14] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_6_fu_1641_p2[14]),
        .Q(add_ln16_6_reg_2386[14]),
        .R(1'b0));
  FDRE \add_ln16_6_reg_2386_reg[15] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_6_fu_1641_p2[15]),
        .Q(add_ln16_6_reg_2386[15]),
        .R(1'b0));
  CARRY4 \add_ln16_6_reg_2386_reg[15]_i_1 
       (.CI(\add_ln16_6_reg_2386_reg[11]_i_1_n_1 ),
        .CO({\add_ln16_6_reg_2386_reg[15]_i_1_n_1 ,\add_ln16_6_reg_2386_reg[15]_i_1_n_2 ,\add_ln16_6_reg_2386_reg[15]_i_1_n_3 ,\add_ln16_6_reg_2386_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_6_reg_2386[15]_i_2_n_1 ,\add_ln16_6_reg_2386[15]_i_3_n_1 ,\add_ln16_6_reg_2386[15]_i_4_n_1 ,\add_ln16_6_reg_2386[15]_i_5_n_1 }),
        .O(add_ln16_6_fu_1641_p2[15:12]),
        .S({\add_ln16_6_reg_2386[15]_i_6_n_1 ,\add_ln16_6_reg_2386[15]_i_7_n_1 ,\add_ln16_6_reg_2386[15]_i_8_n_1 ,\add_ln16_6_reg_2386[15]_i_9_n_1 }));
  FDRE \add_ln16_6_reg_2386_reg[16] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_6_fu_1641_p2[16]),
        .Q(add_ln16_6_reg_2386[16]),
        .R(1'b0));
  FDRE \add_ln16_6_reg_2386_reg[17] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_6_fu_1641_p2[17]),
        .Q(add_ln16_6_reg_2386[17]),
        .R(1'b0));
  FDRE \add_ln16_6_reg_2386_reg[18] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_6_fu_1641_p2[18]),
        .Q(add_ln16_6_reg_2386[18]),
        .R(1'b0));
  FDRE \add_ln16_6_reg_2386_reg[19] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_6_fu_1641_p2[19]),
        .Q(add_ln16_6_reg_2386[19]),
        .R(1'b0));
  CARRY4 \add_ln16_6_reg_2386_reg[19]_i_1 
       (.CI(\add_ln16_6_reg_2386_reg[15]_i_1_n_1 ),
        .CO({\add_ln16_6_reg_2386_reg[19]_i_1_n_1 ,\add_ln16_6_reg_2386_reg[19]_i_1_n_2 ,\add_ln16_6_reg_2386_reg[19]_i_1_n_3 ,\add_ln16_6_reg_2386_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_6_reg_2386[19]_i_2_n_1 ,\add_ln16_6_reg_2386[19]_i_3_n_1 ,\add_ln16_6_reg_2386[19]_i_4_n_1 ,\add_ln16_6_reg_2386[19]_i_5_n_1 }),
        .O(add_ln16_6_fu_1641_p2[19:16]),
        .S({\add_ln16_6_reg_2386[19]_i_6_n_1 ,\add_ln16_6_reg_2386[19]_i_7_n_1 ,\add_ln16_6_reg_2386[19]_i_8_n_1 ,\add_ln16_6_reg_2386[19]_i_9_n_1 }));
  FDRE \add_ln16_6_reg_2386_reg[1] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_6_fu_1641_p2[1]),
        .Q(add_ln16_6_reg_2386[1]),
        .R(1'b0));
  FDRE \add_ln16_6_reg_2386_reg[20] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_6_fu_1641_p2[20]),
        .Q(add_ln16_6_reg_2386[20]),
        .R(1'b0));
  FDRE \add_ln16_6_reg_2386_reg[21] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_6_fu_1641_p2[21]),
        .Q(add_ln16_6_reg_2386[21]),
        .R(1'b0));
  FDRE \add_ln16_6_reg_2386_reg[22] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_6_fu_1641_p2[22]),
        .Q(add_ln16_6_reg_2386[22]),
        .R(1'b0));
  FDRE \add_ln16_6_reg_2386_reg[23] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_6_fu_1641_p2[23]),
        .Q(add_ln16_6_reg_2386[23]),
        .R(1'b0));
  CARRY4 \add_ln16_6_reg_2386_reg[23]_i_1 
       (.CI(\add_ln16_6_reg_2386_reg[19]_i_1_n_1 ),
        .CO({\add_ln16_6_reg_2386_reg[23]_i_1_n_1 ,\add_ln16_6_reg_2386_reg[23]_i_1_n_2 ,\add_ln16_6_reg_2386_reg[23]_i_1_n_3 ,\add_ln16_6_reg_2386_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_6_reg_2386[23]_i_2_n_1 ,\add_ln16_6_reg_2386[23]_i_3_n_1 ,\add_ln16_6_reg_2386[23]_i_4_n_1 ,\add_ln16_6_reg_2386[23]_i_5_n_1 }),
        .O(add_ln16_6_fu_1641_p2[23:20]),
        .S({\add_ln16_6_reg_2386[23]_i_6_n_1 ,\add_ln16_6_reg_2386[23]_i_7_n_1 ,\add_ln16_6_reg_2386[23]_i_8_n_1 ,\add_ln16_6_reg_2386[23]_i_9_n_1 }));
  FDRE \add_ln16_6_reg_2386_reg[24] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_6_fu_1641_p2[24]),
        .Q(add_ln16_6_reg_2386[24]),
        .R(1'b0));
  FDRE \add_ln16_6_reg_2386_reg[25] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_6_fu_1641_p2[25]),
        .Q(add_ln16_6_reg_2386[25]),
        .R(1'b0));
  FDRE \add_ln16_6_reg_2386_reg[26] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_6_fu_1641_p2[26]),
        .Q(add_ln16_6_reg_2386[26]),
        .R(1'b0));
  FDRE \add_ln16_6_reg_2386_reg[27] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_6_fu_1641_p2[27]),
        .Q(add_ln16_6_reg_2386[27]),
        .R(1'b0));
  CARRY4 \add_ln16_6_reg_2386_reg[27]_i_1 
       (.CI(\add_ln16_6_reg_2386_reg[23]_i_1_n_1 ),
        .CO({\add_ln16_6_reg_2386_reg[27]_i_1_n_1 ,\add_ln16_6_reg_2386_reg[27]_i_1_n_2 ,\add_ln16_6_reg_2386_reg[27]_i_1_n_3 ,\add_ln16_6_reg_2386_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_6_reg_2386[27]_i_2_n_1 ,\add_ln16_6_reg_2386[27]_i_3_n_1 ,\add_ln16_6_reg_2386[27]_i_4_n_1 ,\add_ln16_6_reg_2386[27]_i_5_n_1 }),
        .O(add_ln16_6_fu_1641_p2[27:24]),
        .S({\add_ln16_6_reg_2386[27]_i_6_n_1 ,\add_ln16_6_reg_2386[27]_i_7_n_1 ,\add_ln16_6_reg_2386[27]_i_8_n_1 ,\add_ln16_6_reg_2386[27]_i_9_n_1 }));
  FDRE \add_ln16_6_reg_2386_reg[28] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_6_fu_1641_p2[28]),
        .Q(add_ln16_6_reg_2386[28]),
        .R(1'b0));
  FDRE \add_ln16_6_reg_2386_reg[29] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_6_fu_1641_p2[29]),
        .Q(add_ln16_6_reg_2386[29]),
        .R(1'b0));
  FDRE \add_ln16_6_reg_2386_reg[2] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_6_fu_1641_p2[2]),
        .Q(add_ln16_6_reg_2386[2]),
        .R(1'b0));
  FDRE \add_ln16_6_reg_2386_reg[30] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_6_fu_1641_p2[30]),
        .Q(add_ln16_6_reg_2386[30]),
        .R(1'b0));
  FDRE \add_ln16_6_reg_2386_reg[31] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_6_fu_1641_p2[31]),
        .Q(add_ln16_6_reg_2386[31]),
        .R(1'b0));
  CARRY4 \add_ln16_6_reg_2386_reg[31]_i_1 
       (.CI(\add_ln16_6_reg_2386_reg[27]_i_1_n_1 ),
        .CO({\NLW_add_ln16_6_reg_2386_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln16_6_reg_2386_reg[31]_i_1_n_2 ,\add_ln16_6_reg_2386_reg[31]_i_1_n_3 ,\add_ln16_6_reg_2386_reg[31]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln16_6_reg_2386[31]_i_2_n_1 ,\add_ln16_6_reg_2386[31]_i_3_n_1 ,\add_ln16_6_reg_2386[31]_i_4_n_1 }),
        .O(add_ln16_6_fu_1641_p2[31:28]),
        .S({\add_ln16_6_reg_2386[31]_i_5_n_1 ,\add_ln16_6_reg_2386[31]_i_6_n_1 ,\add_ln16_6_reg_2386[31]_i_7_n_1 ,\add_ln16_6_reg_2386[31]_i_8_n_1 }));
  FDRE \add_ln16_6_reg_2386_reg[3] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_6_fu_1641_p2[3]),
        .Q(add_ln16_6_reg_2386[3]),
        .R(1'b0));
  CARRY4 \add_ln16_6_reg_2386_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln16_6_reg_2386_reg[3]_i_1_n_1 ,\add_ln16_6_reg_2386_reg[3]_i_1_n_2 ,\add_ln16_6_reg_2386_reg[3]_i_1_n_3 ,\add_ln16_6_reg_2386_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_6_reg_2386[3]_i_2_n_1 ,\add_ln16_6_reg_2386[3]_i_3_n_1 ,\add_ln16_6_reg_2386[3]_i_4_n_1 ,1'b0}),
        .O(add_ln16_6_fu_1641_p2[3:0]),
        .S({\add_ln16_6_reg_2386[3]_i_5_n_1 ,\add_ln16_6_reg_2386[3]_i_6_n_1 ,\add_ln16_6_reg_2386[3]_i_7_n_1 ,\add_ln16_6_reg_2386[3]_i_8_n_1 }));
  FDRE \add_ln16_6_reg_2386_reg[4] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_6_fu_1641_p2[4]),
        .Q(add_ln16_6_reg_2386[4]),
        .R(1'b0));
  FDRE \add_ln16_6_reg_2386_reg[5] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_6_fu_1641_p2[5]),
        .Q(add_ln16_6_reg_2386[5]),
        .R(1'b0));
  FDRE \add_ln16_6_reg_2386_reg[6] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_6_fu_1641_p2[6]),
        .Q(add_ln16_6_reg_2386[6]),
        .R(1'b0));
  FDRE \add_ln16_6_reg_2386_reg[7] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_6_fu_1641_p2[7]),
        .Q(add_ln16_6_reg_2386[7]),
        .R(1'b0));
  CARRY4 \add_ln16_6_reg_2386_reg[7]_i_1 
       (.CI(\add_ln16_6_reg_2386_reg[3]_i_1_n_1 ),
        .CO({\add_ln16_6_reg_2386_reg[7]_i_1_n_1 ,\add_ln16_6_reg_2386_reg[7]_i_1_n_2 ,\add_ln16_6_reg_2386_reg[7]_i_1_n_3 ,\add_ln16_6_reg_2386_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln16_6_reg_2386[7]_i_2_n_1 ,\add_ln16_6_reg_2386[7]_i_3_n_1 ,\add_ln16_6_reg_2386[7]_i_4_n_1 ,\add_ln16_6_reg_2386[7]_i_5_n_1 }),
        .O(add_ln16_6_fu_1641_p2[7:4]),
        .S({\add_ln16_6_reg_2386[7]_i_6_n_1 ,\add_ln16_6_reg_2386[7]_i_7_n_1 ,\add_ln16_6_reg_2386[7]_i_8_n_1 ,\add_ln16_6_reg_2386[7]_i_9_n_1 }));
  FDRE \add_ln16_6_reg_2386_reg[8] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_6_fu_1641_p2[8]),
        .Q(add_ln16_6_reg_2386[8]),
        .R(1'b0));
  FDRE \add_ln16_6_reg_2386_reg[9] 
       (.C(ap_clk),
        .CE(add_ln16_10_reg_23910),
        .D(add_ln16_6_fu_1641_p2[9]),
        .Q(add_ln16_6_reg_2386[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_7_reg_2271[11]_i_2 
       (.I0(mul_ln16_9_reg_2245[11]),
        .I1(mul_ln16_8_reg_2225[11]),
        .O(\add_ln16_7_reg_2271[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_7_reg_2271[11]_i_3 
       (.I0(mul_ln16_9_reg_2245[10]),
        .I1(mul_ln16_8_reg_2225[10]),
        .O(\add_ln16_7_reg_2271[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_7_reg_2271[11]_i_4 
       (.I0(mul_ln16_9_reg_2245[9]),
        .I1(mul_ln16_8_reg_2225[9]),
        .O(\add_ln16_7_reg_2271[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_7_reg_2271[11]_i_5 
       (.I0(mul_ln16_9_reg_2245[8]),
        .I1(mul_ln16_8_reg_2225[8]),
        .O(\add_ln16_7_reg_2271[11]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_7_reg_2271[15]_i_2 
       (.I0(mul_ln16_9_reg_2245[15]),
        .I1(mul_ln16_8_reg_2225[15]),
        .O(\add_ln16_7_reg_2271[15]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_7_reg_2271[15]_i_3 
       (.I0(mul_ln16_9_reg_2245[14]),
        .I1(mul_ln16_8_reg_2225[14]),
        .O(\add_ln16_7_reg_2271[15]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_7_reg_2271[15]_i_4 
       (.I0(mul_ln16_9_reg_2245[13]),
        .I1(mul_ln16_8_reg_2225[13]),
        .O(\add_ln16_7_reg_2271[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_7_reg_2271[15]_i_5 
       (.I0(mul_ln16_9_reg_2245[12]),
        .I1(mul_ln16_8_reg_2225[12]),
        .O(\add_ln16_7_reg_2271[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_7_reg_2271[19]_i_2 
       (.I0(mul_ln16_9_reg_2245[19]),
        .I1(mul_ln16_8_reg_2225[19]),
        .O(\add_ln16_7_reg_2271[19]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_7_reg_2271[19]_i_3 
       (.I0(mul_ln16_9_reg_2245[18]),
        .I1(mul_ln16_8_reg_2225[18]),
        .O(\add_ln16_7_reg_2271[19]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_7_reg_2271[19]_i_4 
       (.I0(mul_ln16_9_reg_2245[17]),
        .I1(mul_ln16_8_reg_2225[17]),
        .O(\add_ln16_7_reg_2271[19]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_7_reg_2271[19]_i_5 
       (.I0(mul_ln16_9_reg_2245[16]),
        .I1(mul_ln16_8_reg_2225[16]),
        .O(\add_ln16_7_reg_2271[19]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_7_reg_2271[23]_i_2 
       (.I0(mul_ln16_9_reg_2245[23]),
        .I1(mul_ln16_8_reg_2225[23]),
        .O(\add_ln16_7_reg_2271[23]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_7_reg_2271[23]_i_3 
       (.I0(mul_ln16_9_reg_2245[22]),
        .I1(mul_ln16_8_reg_2225[22]),
        .O(\add_ln16_7_reg_2271[23]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_7_reg_2271[23]_i_4 
       (.I0(mul_ln16_9_reg_2245[21]),
        .I1(mul_ln16_8_reg_2225[21]),
        .O(\add_ln16_7_reg_2271[23]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_7_reg_2271[23]_i_5 
       (.I0(mul_ln16_9_reg_2245[20]),
        .I1(mul_ln16_8_reg_2225[20]),
        .O(\add_ln16_7_reg_2271[23]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_7_reg_2271[27]_i_2 
       (.I0(mul_ln16_9_reg_2245[27]),
        .I1(mul_ln16_8_reg_2225[27]),
        .O(\add_ln16_7_reg_2271[27]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_7_reg_2271[27]_i_3 
       (.I0(mul_ln16_9_reg_2245[26]),
        .I1(mul_ln16_8_reg_2225[26]),
        .O(\add_ln16_7_reg_2271[27]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_7_reg_2271[27]_i_4 
       (.I0(mul_ln16_9_reg_2245[25]),
        .I1(mul_ln16_8_reg_2225[25]),
        .O(\add_ln16_7_reg_2271[27]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_7_reg_2271[27]_i_5 
       (.I0(mul_ln16_9_reg_2245[24]),
        .I1(mul_ln16_8_reg_2225[24]),
        .O(\add_ln16_7_reg_2271[27]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_7_reg_2271[31]_i_2 
       (.I0(mul_ln16_9_reg_2245[31]),
        .I1(mul_ln16_8_reg_2225[31]),
        .O(\add_ln16_7_reg_2271[31]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_7_reg_2271[31]_i_3 
       (.I0(mul_ln16_9_reg_2245[30]),
        .I1(mul_ln16_8_reg_2225[30]),
        .O(\add_ln16_7_reg_2271[31]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_7_reg_2271[31]_i_4 
       (.I0(mul_ln16_9_reg_2245[29]),
        .I1(mul_ln16_8_reg_2225[29]),
        .O(\add_ln16_7_reg_2271[31]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_7_reg_2271[31]_i_5 
       (.I0(mul_ln16_9_reg_2245[28]),
        .I1(mul_ln16_8_reg_2225[28]),
        .O(\add_ln16_7_reg_2271[31]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_7_reg_2271[3]_i_2 
       (.I0(mul_ln16_9_reg_2245[3]),
        .I1(mul_ln16_8_reg_2225[3]),
        .O(\add_ln16_7_reg_2271[3]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_7_reg_2271[3]_i_3 
       (.I0(mul_ln16_9_reg_2245[2]),
        .I1(mul_ln16_8_reg_2225[2]),
        .O(\add_ln16_7_reg_2271[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_7_reg_2271[3]_i_4 
       (.I0(mul_ln16_9_reg_2245[1]),
        .I1(mul_ln16_8_reg_2225[1]),
        .O(\add_ln16_7_reg_2271[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_7_reg_2271[3]_i_5 
       (.I0(mul_ln16_9_reg_2245[0]),
        .I1(mul_ln16_8_reg_2225[0]),
        .O(\add_ln16_7_reg_2271[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_7_reg_2271[7]_i_2 
       (.I0(mul_ln16_9_reg_2245[7]),
        .I1(mul_ln16_8_reg_2225[7]),
        .O(\add_ln16_7_reg_2271[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_7_reg_2271[7]_i_3 
       (.I0(mul_ln16_9_reg_2245[6]),
        .I1(mul_ln16_8_reg_2225[6]),
        .O(\add_ln16_7_reg_2271[7]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_7_reg_2271[7]_i_4 
       (.I0(mul_ln16_9_reg_2245[5]),
        .I1(mul_ln16_8_reg_2225[5]),
        .O(\add_ln16_7_reg_2271[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_7_reg_2271[7]_i_5 
       (.I0(mul_ln16_9_reg_2245[4]),
        .I1(mul_ln16_8_reg_2225[4]),
        .O(\add_ln16_7_reg_2271[7]_i_5_n_1 ));
  FDRE \add_ln16_7_reg_2271_reg[0] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(add_ln16_7_fu_1404_p2[0]),
        .Q(add_ln16_7_reg_2271[0]),
        .R(1'b0));
  FDRE \add_ln16_7_reg_2271_reg[10] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(add_ln16_7_fu_1404_p2[10]),
        .Q(add_ln16_7_reg_2271[10]),
        .R(1'b0));
  FDRE \add_ln16_7_reg_2271_reg[11] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(add_ln16_7_fu_1404_p2[11]),
        .Q(add_ln16_7_reg_2271[11]),
        .R(1'b0));
  CARRY4 \add_ln16_7_reg_2271_reg[11]_i_1 
       (.CI(\add_ln16_7_reg_2271_reg[7]_i_1_n_1 ),
        .CO({\add_ln16_7_reg_2271_reg[11]_i_1_n_1 ,\add_ln16_7_reg_2271_reg[11]_i_1_n_2 ,\add_ln16_7_reg_2271_reg[11]_i_1_n_3 ,\add_ln16_7_reg_2271_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln16_9_reg_2245[11:8]),
        .O(add_ln16_7_fu_1404_p2[11:8]),
        .S({\add_ln16_7_reg_2271[11]_i_2_n_1 ,\add_ln16_7_reg_2271[11]_i_3_n_1 ,\add_ln16_7_reg_2271[11]_i_4_n_1 ,\add_ln16_7_reg_2271[11]_i_5_n_1 }));
  FDRE \add_ln16_7_reg_2271_reg[12] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(add_ln16_7_fu_1404_p2[12]),
        .Q(add_ln16_7_reg_2271[12]),
        .R(1'b0));
  FDRE \add_ln16_7_reg_2271_reg[13] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(add_ln16_7_fu_1404_p2[13]),
        .Q(add_ln16_7_reg_2271[13]),
        .R(1'b0));
  FDRE \add_ln16_7_reg_2271_reg[14] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(add_ln16_7_fu_1404_p2[14]),
        .Q(add_ln16_7_reg_2271[14]),
        .R(1'b0));
  FDRE \add_ln16_7_reg_2271_reg[15] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(add_ln16_7_fu_1404_p2[15]),
        .Q(add_ln16_7_reg_2271[15]),
        .R(1'b0));
  CARRY4 \add_ln16_7_reg_2271_reg[15]_i_1 
       (.CI(\add_ln16_7_reg_2271_reg[11]_i_1_n_1 ),
        .CO({\add_ln16_7_reg_2271_reg[15]_i_1_n_1 ,\add_ln16_7_reg_2271_reg[15]_i_1_n_2 ,\add_ln16_7_reg_2271_reg[15]_i_1_n_3 ,\add_ln16_7_reg_2271_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln16_9_reg_2245[15:12]),
        .O(add_ln16_7_fu_1404_p2[15:12]),
        .S({\add_ln16_7_reg_2271[15]_i_2_n_1 ,\add_ln16_7_reg_2271[15]_i_3_n_1 ,\add_ln16_7_reg_2271[15]_i_4_n_1 ,\add_ln16_7_reg_2271[15]_i_5_n_1 }));
  FDRE \add_ln16_7_reg_2271_reg[16] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(add_ln16_7_fu_1404_p2[16]),
        .Q(add_ln16_7_reg_2271[16]),
        .R(1'b0));
  FDRE \add_ln16_7_reg_2271_reg[17] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(add_ln16_7_fu_1404_p2[17]),
        .Q(add_ln16_7_reg_2271[17]),
        .R(1'b0));
  FDRE \add_ln16_7_reg_2271_reg[18] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(add_ln16_7_fu_1404_p2[18]),
        .Q(add_ln16_7_reg_2271[18]),
        .R(1'b0));
  FDRE \add_ln16_7_reg_2271_reg[19] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(add_ln16_7_fu_1404_p2[19]),
        .Q(add_ln16_7_reg_2271[19]),
        .R(1'b0));
  CARRY4 \add_ln16_7_reg_2271_reg[19]_i_1 
       (.CI(\add_ln16_7_reg_2271_reg[15]_i_1_n_1 ),
        .CO({\add_ln16_7_reg_2271_reg[19]_i_1_n_1 ,\add_ln16_7_reg_2271_reg[19]_i_1_n_2 ,\add_ln16_7_reg_2271_reg[19]_i_1_n_3 ,\add_ln16_7_reg_2271_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln16_9_reg_2245[19:16]),
        .O(add_ln16_7_fu_1404_p2[19:16]),
        .S({\add_ln16_7_reg_2271[19]_i_2_n_1 ,\add_ln16_7_reg_2271[19]_i_3_n_1 ,\add_ln16_7_reg_2271[19]_i_4_n_1 ,\add_ln16_7_reg_2271[19]_i_5_n_1 }));
  FDRE \add_ln16_7_reg_2271_reg[1] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(add_ln16_7_fu_1404_p2[1]),
        .Q(add_ln16_7_reg_2271[1]),
        .R(1'b0));
  FDRE \add_ln16_7_reg_2271_reg[20] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(add_ln16_7_fu_1404_p2[20]),
        .Q(add_ln16_7_reg_2271[20]),
        .R(1'b0));
  FDRE \add_ln16_7_reg_2271_reg[21] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(add_ln16_7_fu_1404_p2[21]),
        .Q(add_ln16_7_reg_2271[21]),
        .R(1'b0));
  FDRE \add_ln16_7_reg_2271_reg[22] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(add_ln16_7_fu_1404_p2[22]),
        .Q(add_ln16_7_reg_2271[22]),
        .R(1'b0));
  FDRE \add_ln16_7_reg_2271_reg[23] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(add_ln16_7_fu_1404_p2[23]),
        .Q(add_ln16_7_reg_2271[23]),
        .R(1'b0));
  CARRY4 \add_ln16_7_reg_2271_reg[23]_i_1 
       (.CI(\add_ln16_7_reg_2271_reg[19]_i_1_n_1 ),
        .CO({\add_ln16_7_reg_2271_reg[23]_i_1_n_1 ,\add_ln16_7_reg_2271_reg[23]_i_1_n_2 ,\add_ln16_7_reg_2271_reg[23]_i_1_n_3 ,\add_ln16_7_reg_2271_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln16_9_reg_2245[23:20]),
        .O(add_ln16_7_fu_1404_p2[23:20]),
        .S({\add_ln16_7_reg_2271[23]_i_2_n_1 ,\add_ln16_7_reg_2271[23]_i_3_n_1 ,\add_ln16_7_reg_2271[23]_i_4_n_1 ,\add_ln16_7_reg_2271[23]_i_5_n_1 }));
  FDRE \add_ln16_7_reg_2271_reg[24] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(add_ln16_7_fu_1404_p2[24]),
        .Q(add_ln16_7_reg_2271[24]),
        .R(1'b0));
  FDRE \add_ln16_7_reg_2271_reg[25] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(add_ln16_7_fu_1404_p2[25]),
        .Q(add_ln16_7_reg_2271[25]),
        .R(1'b0));
  FDRE \add_ln16_7_reg_2271_reg[26] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(add_ln16_7_fu_1404_p2[26]),
        .Q(add_ln16_7_reg_2271[26]),
        .R(1'b0));
  FDRE \add_ln16_7_reg_2271_reg[27] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(add_ln16_7_fu_1404_p2[27]),
        .Q(add_ln16_7_reg_2271[27]),
        .R(1'b0));
  CARRY4 \add_ln16_7_reg_2271_reg[27]_i_1 
       (.CI(\add_ln16_7_reg_2271_reg[23]_i_1_n_1 ),
        .CO({\add_ln16_7_reg_2271_reg[27]_i_1_n_1 ,\add_ln16_7_reg_2271_reg[27]_i_1_n_2 ,\add_ln16_7_reg_2271_reg[27]_i_1_n_3 ,\add_ln16_7_reg_2271_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln16_9_reg_2245[27:24]),
        .O(add_ln16_7_fu_1404_p2[27:24]),
        .S({\add_ln16_7_reg_2271[27]_i_2_n_1 ,\add_ln16_7_reg_2271[27]_i_3_n_1 ,\add_ln16_7_reg_2271[27]_i_4_n_1 ,\add_ln16_7_reg_2271[27]_i_5_n_1 }));
  FDRE \add_ln16_7_reg_2271_reg[28] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(add_ln16_7_fu_1404_p2[28]),
        .Q(add_ln16_7_reg_2271[28]),
        .R(1'b0));
  FDRE \add_ln16_7_reg_2271_reg[29] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(add_ln16_7_fu_1404_p2[29]),
        .Q(add_ln16_7_reg_2271[29]),
        .R(1'b0));
  FDRE \add_ln16_7_reg_2271_reg[2] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(add_ln16_7_fu_1404_p2[2]),
        .Q(add_ln16_7_reg_2271[2]),
        .R(1'b0));
  FDRE \add_ln16_7_reg_2271_reg[30] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(add_ln16_7_fu_1404_p2[30]),
        .Q(add_ln16_7_reg_2271[30]),
        .R(1'b0));
  FDRE \add_ln16_7_reg_2271_reg[31] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(add_ln16_7_fu_1404_p2[31]),
        .Q(add_ln16_7_reg_2271[31]),
        .R(1'b0));
  CARRY4 \add_ln16_7_reg_2271_reg[31]_i_1 
       (.CI(\add_ln16_7_reg_2271_reg[27]_i_1_n_1 ),
        .CO({\NLW_add_ln16_7_reg_2271_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln16_7_reg_2271_reg[31]_i_1_n_2 ,\add_ln16_7_reg_2271_reg[31]_i_1_n_3 ,\add_ln16_7_reg_2271_reg[31]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,mul_ln16_9_reg_2245[30:28]}),
        .O(add_ln16_7_fu_1404_p2[31:28]),
        .S({\add_ln16_7_reg_2271[31]_i_2_n_1 ,\add_ln16_7_reg_2271[31]_i_3_n_1 ,\add_ln16_7_reg_2271[31]_i_4_n_1 ,\add_ln16_7_reg_2271[31]_i_5_n_1 }));
  FDRE \add_ln16_7_reg_2271_reg[3] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(add_ln16_7_fu_1404_p2[3]),
        .Q(add_ln16_7_reg_2271[3]),
        .R(1'b0));
  CARRY4 \add_ln16_7_reg_2271_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln16_7_reg_2271_reg[3]_i_1_n_1 ,\add_ln16_7_reg_2271_reg[3]_i_1_n_2 ,\add_ln16_7_reg_2271_reg[3]_i_1_n_3 ,\add_ln16_7_reg_2271_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln16_9_reg_2245[3:0]),
        .O(add_ln16_7_fu_1404_p2[3:0]),
        .S({\add_ln16_7_reg_2271[3]_i_2_n_1 ,\add_ln16_7_reg_2271[3]_i_3_n_1 ,\add_ln16_7_reg_2271[3]_i_4_n_1 ,\add_ln16_7_reg_2271[3]_i_5_n_1 }));
  FDRE \add_ln16_7_reg_2271_reg[4] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(add_ln16_7_fu_1404_p2[4]),
        .Q(add_ln16_7_reg_2271[4]),
        .R(1'b0));
  FDRE \add_ln16_7_reg_2271_reg[5] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(add_ln16_7_fu_1404_p2[5]),
        .Q(add_ln16_7_reg_2271[5]),
        .R(1'b0));
  FDRE \add_ln16_7_reg_2271_reg[6] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(add_ln16_7_fu_1404_p2[6]),
        .Q(add_ln16_7_reg_2271[6]),
        .R(1'b0));
  FDRE \add_ln16_7_reg_2271_reg[7] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(add_ln16_7_fu_1404_p2[7]),
        .Q(add_ln16_7_reg_2271[7]),
        .R(1'b0));
  CARRY4 \add_ln16_7_reg_2271_reg[7]_i_1 
       (.CI(\add_ln16_7_reg_2271_reg[3]_i_1_n_1 ),
        .CO({\add_ln16_7_reg_2271_reg[7]_i_1_n_1 ,\add_ln16_7_reg_2271_reg[7]_i_1_n_2 ,\add_ln16_7_reg_2271_reg[7]_i_1_n_3 ,\add_ln16_7_reg_2271_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln16_9_reg_2245[7:4]),
        .O(add_ln16_7_fu_1404_p2[7:4]),
        .S({\add_ln16_7_reg_2271[7]_i_2_n_1 ,\add_ln16_7_reg_2271[7]_i_3_n_1 ,\add_ln16_7_reg_2271[7]_i_4_n_1 ,\add_ln16_7_reg_2271[7]_i_5_n_1 }));
  FDRE \add_ln16_7_reg_2271_reg[8] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(add_ln16_7_fu_1404_p2[8]),
        .Q(add_ln16_7_reg_2271[8]),
        .R(1'b0));
  FDRE \add_ln16_7_reg_2271_reg[9] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(add_ln16_7_fu_1404_p2[9]),
        .Q(add_ln16_7_reg_2271[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_9_reg_2416[11]_i_2 
       (.I0(add_ln16_7_reg_2271[11]),
        .I1(add_ln16_19_fu_1853_p2[11]),
        .O(\add_ln16_9_reg_2416[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_9_reg_2416[11]_i_3 
       (.I0(add_ln16_7_reg_2271[10]),
        .I1(add_ln16_19_fu_1853_p2[10]),
        .O(\add_ln16_9_reg_2416[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_9_reg_2416[11]_i_4 
       (.I0(add_ln16_7_reg_2271[9]),
        .I1(add_ln16_19_fu_1853_p2[9]),
        .O(\add_ln16_9_reg_2416[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_9_reg_2416[11]_i_5 
       (.I0(add_ln16_7_reg_2271[8]),
        .I1(add_ln16_19_fu_1853_p2[8]),
        .O(\add_ln16_9_reg_2416[11]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_9_reg_2416[15]_i_2 
       (.I0(add_ln16_7_reg_2271[15]),
        .I1(add_ln16_19_fu_1853_p2[15]),
        .O(\add_ln16_9_reg_2416[15]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_9_reg_2416[15]_i_3 
       (.I0(add_ln16_7_reg_2271[14]),
        .I1(add_ln16_19_fu_1853_p2[14]),
        .O(\add_ln16_9_reg_2416[15]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_9_reg_2416[15]_i_4 
       (.I0(add_ln16_7_reg_2271[13]),
        .I1(add_ln16_19_fu_1853_p2[13]),
        .O(\add_ln16_9_reg_2416[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_9_reg_2416[15]_i_5 
       (.I0(add_ln16_7_reg_2271[12]),
        .I1(add_ln16_19_fu_1853_p2[12]),
        .O(\add_ln16_9_reg_2416[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_9_reg_2416[19]_i_2 
       (.I0(add_ln16_7_reg_2271[19]),
        .I1(add_ln16_19_fu_1853_p2[19]),
        .O(\add_ln16_9_reg_2416[19]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_9_reg_2416[19]_i_3 
       (.I0(add_ln16_7_reg_2271[18]),
        .I1(add_ln16_19_fu_1853_p2[18]),
        .O(\add_ln16_9_reg_2416[19]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_9_reg_2416[19]_i_4 
       (.I0(add_ln16_7_reg_2271[17]),
        .I1(add_ln16_19_fu_1853_p2[17]),
        .O(\add_ln16_9_reg_2416[19]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_9_reg_2416[19]_i_5 
       (.I0(add_ln16_7_reg_2271[16]),
        .I1(add_ln16_19_fu_1853_p2[16]),
        .O(\add_ln16_9_reg_2416[19]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_9_reg_2416[23]_i_2 
       (.I0(add_ln16_7_reg_2271[23]),
        .I1(add_ln16_19_fu_1853_p2[23]),
        .O(\add_ln16_9_reg_2416[23]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_9_reg_2416[23]_i_3 
       (.I0(add_ln16_7_reg_2271[22]),
        .I1(add_ln16_19_fu_1853_p2[22]),
        .O(\add_ln16_9_reg_2416[23]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_9_reg_2416[23]_i_4 
       (.I0(add_ln16_7_reg_2271[21]),
        .I1(add_ln16_19_fu_1853_p2[21]),
        .O(\add_ln16_9_reg_2416[23]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_9_reg_2416[23]_i_5 
       (.I0(add_ln16_7_reg_2271[20]),
        .I1(add_ln16_19_fu_1853_p2[20]),
        .O(\add_ln16_9_reg_2416[23]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_9_reg_2416[27]_i_2 
       (.I0(add_ln16_7_reg_2271[27]),
        .I1(add_ln16_19_fu_1853_p2[27]),
        .O(\add_ln16_9_reg_2416[27]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_9_reg_2416[27]_i_3 
       (.I0(add_ln16_7_reg_2271[26]),
        .I1(add_ln16_19_fu_1853_p2[26]),
        .O(\add_ln16_9_reg_2416[27]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_9_reg_2416[27]_i_4 
       (.I0(add_ln16_7_reg_2271[25]),
        .I1(add_ln16_19_fu_1853_p2[25]),
        .O(\add_ln16_9_reg_2416[27]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_9_reg_2416[27]_i_5 
       (.I0(add_ln16_7_reg_2271[24]),
        .I1(add_ln16_19_fu_1853_p2[24]),
        .O(\add_ln16_9_reg_2416[27]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln16_9_reg_2416[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage28),
        .I1(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .O(add_ln16_9_reg_24160));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_9_reg_2416[31]_i_3 
       (.I0(add_ln16_7_reg_2271[31]),
        .I1(add_ln16_19_fu_1853_p2[31]),
        .O(\add_ln16_9_reg_2416[31]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_9_reg_2416[31]_i_4 
       (.I0(add_ln16_7_reg_2271[30]),
        .I1(add_ln16_19_fu_1853_p2[30]),
        .O(\add_ln16_9_reg_2416[31]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_9_reg_2416[31]_i_5 
       (.I0(add_ln16_7_reg_2271[29]),
        .I1(add_ln16_19_fu_1853_p2[29]),
        .O(\add_ln16_9_reg_2416[31]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_9_reg_2416[31]_i_6 
       (.I0(add_ln16_7_reg_2271[28]),
        .I1(add_ln16_19_fu_1853_p2[28]),
        .O(\add_ln16_9_reg_2416[31]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_9_reg_2416[3]_i_2 
       (.I0(add_ln16_7_reg_2271[3]),
        .I1(add_ln16_19_fu_1853_p2[3]),
        .O(\add_ln16_9_reg_2416[3]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_9_reg_2416[3]_i_3 
       (.I0(add_ln16_7_reg_2271[2]),
        .I1(add_ln16_19_fu_1853_p2[2]),
        .O(\add_ln16_9_reg_2416[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_9_reg_2416[3]_i_4 
       (.I0(add_ln16_7_reg_2271[1]),
        .I1(add_ln16_19_fu_1853_p2[1]),
        .O(\add_ln16_9_reg_2416[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_9_reg_2416[3]_i_5 
       (.I0(add_ln16_7_reg_2271[0]),
        .I1(add_ln16_19_fu_1853_p2[0]),
        .O(\add_ln16_9_reg_2416[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_9_reg_2416[7]_i_2 
       (.I0(add_ln16_7_reg_2271[7]),
        .I1(add_ln16_19_fu_1853_p2[7]),
        .O(\add_ln16_9_reg_2416[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_9_reg_2416[7]_i_3 
       (.I0(add_ln16_7_reg_2271[6]),
        .I1(add_ln16_19_fu_1853_p2[6]),
        .O(\add_ln16_9_reg_2416[7]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_9_reg_2416[7]_i_4 
       (.I0(add_ln16_7_reg_2271[5]),
        .I1(add_ln16_19_fu_1853_p2[5]),
        .O(\add_ln16_9_reg_2416[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_9_reg_2416[7]_i_5 
       (.I0(add_ln16_7_reg_2271[4]),
        .I1(add_ln16_19_fu_1853_p2[4]),
        .O(\add_ln16_9_reg_2416[7]_i_5_n_1 ));
  FDRE \add_ln16_9_reg_2416_reg[0] 
       (.C(ap_clk),
        .CE(add_ln16_9_reg_24160),
        .D(add_ln16_9_fu_1701_p2[0]),
        .Q(add_ln16_9_reg_2416[0]),
        .R(1'b0));
  FDRE \add_ln16_9_reg_2416_reg[10] 
       (.C(ap_clk),
        .CE(add_ln16_9_reg_24160),
        .D(add_ln16_9_fu_1701_p2[10]),
        .Q(add_ln16_9_reg_2416[10]),
        .R(1'b0));
  FDRE \add_ln16_9_reg_2416_reg[11] 
       (.C(ap_clk),
        .CE(add_ln16_9_reg_24160),
        .D(add_ln16_9_fu_1701_p2[11]),
        .Q(add_ln16_9_reg_2416[11]),
        .R(1'b0));
  CARRY4 \add_ln16_9_reg_2416_reg[11]_i_1 
       (.CI(\add_ln16_9_reg_2416_reg[7]_i_1_n_1 ),
        .CO({\add_ln16_9_reg_2416_reg[11]_i_1_n_1 ,\add_ln16_9_reg_2416_reg[11]_i_1_n_2 ,\add_ln16_9_reg_2416_reg[11]_i_1_n_3 ,\add_ln16_9_reg_2416_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(add_ln16_7_reg_2271[11:8]),
        .O(add_ln16_9_fu_1701_p2[11:8]),
        .S({\add_ln16_9_reg_2416[11]_i_2_n_1 ,\add_ln16_9_reg_2416[11]_i_3_n_1 ,\add_ln16_9_reg_2416[11]_i_4_n_1 ,\add_ln16_9_reg_2416[11]_i_5_n_1 }));
  FDRE \add_ln16_9_reg_2416_reg[12] 
       (.C(ap_clk),
        .CE(add_ln16_9_reg_24160),
        .D(add_ln16_9_fu_1701_p2[12]),
        .Q(add_ln16_9_reg_2416[12]),
        .R(1'b0));
  FDRE \add_ln16_9_reg_2416_reg[13] 
       (.C(ap_clk),
        .CE(add_ln16_9_reg_24160),
        .D(add_ln16_9_fu_1701_p2[13]),
        .Q(add_ln16_9_reg_2416[13]),
        .R(1'b0));
  FDRE \add_ln16_9_reg_2416_reg[14] 
       (.C(ap_clk),
        .CE(add_ln16_9_reg_24160),
        .D(add_ln16_9_fu_1701_p2[14]),
        .Q(add_ln16_9_reg_2416[14]),
        .R(1'b0));
  FDRE \add_ln16_9_reg_2416_reg[15] 
       (.C(ap_clk),
        .CE(add_ln16_9_reg_24160),
        .D(add_ln16_9_fu_1701_p2[15]),
        .Q(add_ln16_9_reg_2416[15]),
        .R(1'b0));
  CARRY4 \add_ln16_9_reg_2416_reg[15]_i_1 
       (.CI(\add_ln16_9_reg_2416_reg[11]_i_1_n_1 ),
        .CO({\add_ln16_9_reg_2416_reg[15]_i_1_n_1 ,\add_ln16_9_reg_2416_reg[15]_i_1_n_2 ,\add_ln16_9_reg_2416_reg[15]_i_1_n_3 ,\add_ln16_9_reg_2416_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(add_ln16_7_reg_2271[15:12]),
        .O(add_ln16_9_fu_1701_p2[15:12]),
        .S({\add_ln16_9_reg_2416[15]_i_2_n_1 ,\add_ln16_9_reg_2416[15]_i_3_n_1 ,\add_ln16_9_reg_2416[15]_i_4_n_1 ,\add_ln16_9_reg_2416[15]_i_5_n_1 }));
  FDRE \add_ln16_9_reg_2416_reg[16] 
       (.C(ap_clk),
        .CE(add_ln16_9_reg_24160),
        .D(add_ln16_9_fu_1701_p2[16]),
        .Q(add_ln16_9_reg_2416[16]),
        .R(1'b0));
  FDRE \add_ln16_9_reg_2416_reg[17] 
       (.C(ap_clk),
        .CE(add_ln16_9_reg_24160),
        .D(add_ln16_9_fu_1701_p2[17]),
        .Q(add_ln16_9_reg_2416[17]),
        .R(1'b0));
  FDRE \add_ln16_9_reg_2416_reg[18] 
       (.C(ap_clk),
        .CE(add_ln16_9_reg_24160),
        .D(add_ln16_9_fu_1701_p2[18]),
        .Q(add_ln16_9_reg_2416[18]),
        .R(1'b0));
  FDRE \add_ln16_9_reg_2416_reg[19] 
       (.C(ap_clk),
        .CE(add_ln16_9_reg_24160),
        .D(add_ln16_9_fu_1701_p2[19]),
        .Q(add_ln16_9_reg_2416[19]),
        .R(1'b0));
  CARRY4 \add_ln16_9_reg_2416_reg[19]_i_1 
       (.CI(\add_ln16_9_reg_2416_reg[15]_i_1_n_1 ),
        .CO({\add_ln16_9_reg_2416_reg[19]_i_1_n_1 ,\add_ln16_9_reg_2416_reg[19]_i_1_n_2 ,\add_ln16_9_reg_2416_reg[19]_i_1_n_3 ,\add_ln16_9_reg_2416_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(add_ln16_7_reg_2271[19:16]),
        .O(add_ln16_9_fu_1701_p2[19:16]),
        .S({\add_ln16_9_reg_2416[19]_i_2_n_1 ,\add_ln16_9_reg_2416[19]_i_3_n_1 ,\add_ln16_9_reg_2416[19]_i_4_n_1 ,\add_ln16_9_reg_2416[19]_i_5_n_1 }));
  FDRE \add_ln16_9_reg_2416_reg[1] 
       (.C(ap_clk),
        .CE(add_ln16_9_reg_24160),
        .D(add_ln16_9_fu_1701_p2[1]),
        .Q(add_ln16_9_reg_2416[1]),
        .R(1'b0));
  FDRE \add_ln16_9_reg_2416_reg[20] 
       (.C(ap_clk),
        .CE(add_ln16_9_reg_24160),
        .D(add_ln16_9_fu_1701_p2[20]),
        .Q(add_ln16_9_reg_2416[20]),
        .R(1'b0));
  FDRE \add_ln16_9_reg_2416_reg[21] 
       (.C(ap_clk),
        .CE(add_ln16_9_reg_24160),
        .D(add_ln16_9_fu_1701_p2[21]),
        .Q(add_ln16_9_reg_2416[21]),
        .R(1'b0));
  FDRE \add_ln16_9_reg_2416_reg[22] 
       (.C(ap_clk),
        .CE(add_ln16_9_reg_24160),
        .D(add_ln16_9_fu_1701_p2[22]),
        .Q(add_ln16_9_reg_2416[22]),
        .R(1'b0));
  FDRE \add_ln16_9_reg_2416_reg[23] 
       (.C(ap_clk),
        .CE(add_ln16_9_reg_24160),
        .D(add_ln16_9_fu_1701_p2[23]),
        .Q(add_ln16_9_reg_2416[23]),
        .R(1'b0));
  CARRY4 \add_ln16_9_reg_2416_reg[23]_i_1 
       (.CI(\add_ln16_9_reg_2416_reg[19]_i_1_n_1 ),
        .CO({\add_ln16_9_reg_2416_reg[23]_i_1_n_1 ,\add_ln16_9_reg_2416_reg[23]_i_1_n_2 ,\add_ln16_9_reg_2416_reg[23]_i_1_n_3 ,\add_ln16_9_reg_2416_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(add_ln16_7_reg_2271[23:20]),
        .O(add_ln16_9_fu_1701_p2[23:20]),
        .S({\add_ln16_9_reg_2416[23]_i_2_n_1 ,\add_ln16_9_reg_2416[23]_i_3_n_1 ,\add_ln16_9_reg_2416[23]_i_4_n_1 ,\add_ln16_9_reg_2416[23]_i_5_n_1 }));
  FDRE \add_ln16_9_reg_2416_reg[24] 
       (.C(ap_clk),
        .CE(add_ln16_9_reg_24160),
        .D(add_ln16_9_fu_1701_p2[24]),
        .Q(add_ln16_9_reg_2416[24]),
        .R(1'b0));
  FDRE \add_ln16_9_reg_2416_reg[25] 
       (.C(ap_clk),
        .CE(add_ln16_9_reg_24160),
        .D(add_ln16_9_fu_1701_p2[25]),
        .Q(add_ln16_9_reg_2416[25]),
        .R(1'b0));
  FDRE \add_ln16_9_reg_2416_reg[26] 
       (.C(ap_clk),
        .CE(add_ln16_9_reg_24160),
        .D(add_ln16_9_fu_1701_p2[26]),
        .Q(add_ln16_9_reg_2416[26]),
        .R(1'b0));
  FDRE \add_ln16_9_reg_2416_reg[27] 
       (.C(ap_clk),
        .CE(add_ln16_9_reg_24160),
        .D(add_ln16_9_fu_1701_p2[27]),
        .Q(add_ln16_9_reg_2416[27]),
        .R(1'b0));
  CARRY4 \add_ln16_9_reg_2416_reg[27]_i_1 
       (.CI(\add_ln16_9_reg_2416_reg[23]_i_1_n_1 ),
        .CO({\add_ln16_9_reg_2416_reg[27]_i_1_n_1 ,\add_ln16_9_reg_2416_reg[27]_i_1_n_2 ,\add_ln16_9_reg_2416_reg[27]_i_1_n_3 ,\add_ln16_9_reg_2416_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(add_ln16_7_reg_2271[27:24]),
        .O(add_ln16_9_fu_1701_p2[27:24]),
        .S({\add_ln16_9_reg_2416[27]_i_2_n_1 ,\add_ln16_9_reg_2416[27]_i_3_n_1 ,\add_ln16_9_reg_2416[27]_i_4_n_1 ,\add_ln16_9_reg_2416[27]_i_5_n_1 }));
  FDRE \add_ln16_9_reg_2416_reg[28] 
       (.C(ap_clk),
        .CE(add_ln16_9_reg_24160),
        .D(add_ln16_9_fu_1701_p2[28]),
        .Q(add_ln16_9_reg_2416[28]),
        .R(1'b0));
  FDRE \add_ln16_9_reg_2416_reg[29] 
       (.C(ap_clk),
        .CE(add_ln16_9_reg_24160),
        .D(add_ln16_9_fu_1701_p2[29]),
        .Q(add_ln16_9_reg_2416[29]),
        .R(1'b0));
  FDRE \add_ln16_9_reg_2416_reg[2] 
       (.C(ap_clk),
        .CE(add_ln16_9_reg_24160),
        .D(add_ln16_9_fu_1701_p2[2]),
        .Q(add_ln16_9_reg_2416[2]),
        .R(1'b0));
  FDRE \add_ln16_9_reg_2416_reg[30] 
       (.C(ap_clk),
        .CE(add_ln16_9_reg_24160),
        .D(add_ln16_9_fu_1701_p2[30]),
        .Q(add_ln16_9_reg_2416[30]),
        .R(1'b0));
  FDRE \add_ln16_9_reg_2416_reg[31] 
       (.C(ap_clk),
        .CE(add_ln16_9_reg_24160),
        .D(add_ln16_9_fu_1701_p2[31]),
        .Q(add_ln16_9_reg_2416[31]),
        .R(1'b0));
  CARRY4 \add_ln16_9_reg_2416_reg[31]_i_2 
       (.CI(\add_ln16_9_reg_2416_reg[27]_i_1_n_1 ),
        .CO({\NLW_add_ln16_9_reg_2416_reg[31]_i_2_CO_UNCONNECTED [3],\add_ln16_9_reg_2416_reg[31]_i_2_n_2 ,\add_ln16_9_reg_2416_reg[31]_i_2_n_3 ,\add_ln16_9_reg_2416_reg[31]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,add_ln16_7_reg_2271[30:28]}),
        .O(add_ln16_9_fu_1701_p2[31:28]),
        .S({\add_ln16_9_reg_2416[31]_i_3_n_1 ,\add_ln16_9_reg_2416[31]_i_4_n_1 ,\add_ln16_9_reg_2416[31]_i_5_n_1 ,\add_ln16_9_reg_2416[31]_i_6_n_1 }));
  FDRE \add_ln16_9_reg_2416_reg[3] 
       (.C(ap_clk),
        .CE(add_ln16_9_reg_24160),
        .D(add_ln16_9_fu_1701_p2[3]),
        .Q(add_ln16_9_reg_2416[3]),
        .R(1'b0));
  CARRY4 \add_ln16_9_reg_2416_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln16_9_reg_2416_reg[3]_i_1_n_1 ,\add_ln16_9_reg_2416_reg[3]_i_1_n_2 ,\add_ln16_9_reg_2416_reg[3]_i_1_n_3 ,\add_ln16_9_reg_2416_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(add_ln16_7_reg_2271[3:0]),
        .O(add_ln16_9_fu_1701_p2[3:0]),
        .S({\add_ln16_9_reg_2416[3]_i_2_n_1 ,\add_ln16_9_reg_2416[3]_i_3_n_1 ,\add_ln16_9_reg_2416[3]_i_4_n_1 ,\add_ln16_9_reg_2416[3]_i_5_n_1 }));
  FDRE \add_ln16_9_reg_2416_reg[4] 
       (.C(ap_clk),
        .CE(add_ln16_9_reg_24160),
        .D(add_ln16_9_fu_1701_p2[4]),
        .Q(add_ln16_9_reg_2416[4]),
        .R(1'b0));
  FDRE \add_ln16_9_reg_2416_reg[5] 
       (.C(ap_clk),
        .CE(add_ln16_9_reg_24160),
        .D(add_ln16_9_fu_1701_p2[5]),
        .Q(add_ln16_9_reg_2416[5]),
        .R(1'b0));
  FDRE \add_ln16_9_reg_2416_reg[6] 
       (.C(ap_clk),
        .CE(add_ln16_9_reg_24160),
        .D(add_ln16_9_fu_1701_p2[6]),
        .Q(add_ln16_9_reg_2416[6]),
        .R(1'b0));
  FDRE \add_ln16_9_reg_2416_reg[7] 
       (.C(ap_clk),
        .CE(add_ln16_9_reg_24160),
        .D(add_ln16_9_fu_1701_p2[7]),
        .Q(add_ln16_9_reg_2416[7]),
        .R(1'b0));
  CARRY4 \add_ln16_9_reg_2416_reg[7]_i_1 
       (.CI(\add_ln16_9_reg_2416_reg[3]_i_1_n_1 ),
        .CO({\add_ln16_9_reg_2416_reg[7]_i_1_n_1 ,\add_ln16_9_reg_2416_reg[7]_i_1_n_2 ,\add_ln16_9_reg_2416_reg[7]_i_1_n_3 ,\add_ln16_9_reg_2416_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(add_ln16_7_reg_2271[7:4]),
        .O(add_ln16_9_fu_1701_p2[7:4]),
        .S({\add_ln16_9_reg_2416[7]_i_2_n_1 ,\add_ln16_9_reg_2416[7]_i_3_n_1 ,\add_ln16_9_reg_2416[7]_i_4_n_1 ,\add_ln16_9_reg_2416[7]_i_5_n_1 }));
  FDRE \add_ln16_9_reg_2416_reg[8] 
       (.C(ap_clk),
        .CE(add_ln16_9_reg_24160),
        .D(add_ln16_9_fu_1701_p2[8]),
        .Q(add_ln16_9_reg_2416[8]),
        .R(1'b0));
  FDRE \add_ln16_9_reg_2416_reg[9] 
       (.C(ap_clk),
        .CE(add_ln16_9_reg_24160),
        .D(add_ln16_9_fu_1701_p2[9]),
        .Q(add_ln16_9_reg_2416[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_reg_2120[11]_i_2 
       (.I0(mul_ln16_1_reg_2100[11]),
        .I1(mul_ln16_reg_2085[11]),
        .O(\add_ln16_reg_2120[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_reg_2120[11]_i_3 
       (.I0(mul_ln16_1_reg_2100[10]),
        .I1(mul_ln16_reg_2085[10]),
        .O(\add_ln16_reg_2120[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_reg_2120[11]_i_4 
       (.I0(mul_ln16_1_reg_2100[9]),
        .I1(mul_ln16_reg_2085[9]),
        .O(\add_ln16_reg_2120[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_reg_2120[11]_i_5 
       (.I0(mul_ln16_1_reg_2100[8]),
        .I1(mul_ln16_reg_2085[8]),
        .O(\add_ln16_reg_2120[11]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_reg_2120[15]_i_2 
       (.I0(mul_ln16_1_reg_2100[15]),
        .I1(mul_ln16_reg_2085[15]),
        .O(\add_ln16_reg_2120[15]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_reg_2120[15]_i_3 
       (.I0(mul_ln16_1_reg_2100[14]),
        .I1(mul_ln16_reg_2085[14]),
        .O(\add_ln16_reg_2120[15]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_reg_2120[15]_i_4 
       (.I0(mul_ln16_1_reg_2100[13]),
        .I1(mul_ln16_reg_2085[13]),
        .O(\add_ln16_reg_2120[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_reg_2120[15]_i_5 
       (.I0(mul_ln16_1_reg_2100[12]),
        .I1(mul_ln16_reg_2085[12]),
        .O(\add_ln16_reg_2120[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_reg_2120[19]_i_2 
       (.I0(mul_ln16_1_reg_2100[19]),
        .I1(mul_ln16_reg_2085[19]),
        .O(\add_ln16_reg_2120[19]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_reg_2120[19]_i_3 
       (.I0(mul_ln16_1_reg_2100[18]),
        .I1(mul_ln16_reg_2085[18]),
        .O(\add_ln16_reg_2120[19]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_reg_2120[19]_i_4 
       (.I0(mul_ln16_1_reg_2100[17]),
        .I1(mul_ln16_reg_2085[17]),
        .O(\add_ln16_reg_2120[19]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_reg_2120[19]_i_5 
       (.I0(mul_ln16_1_reg_2100[16]),
        .I1(mul_ln16_reg_2085[16]),
        .O(\add_ln16_reg_2120[19]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_reg_2120[23]_i_2 
       (.I0(mul_ln16_1_reg_2100[23]),
        .I1(mul_ln16_reg_2085[23]),
        .O(\add_ln16_reg_2120[23]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_reg_2120[23]_i_3 
       (.I0(mul_ln16_1_reg_2100[22]),
        .I1(mul_ln16_reg_2085[22]),
        .O(\add_ln16_reg_2120[23]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_reg_2120[23]_i_4 
       (.I0(mul_ln16_1_reg_2100[21]),
        .I1(mul_ln16_reg_2085[21]),
        .O(\add_ln16_reg_2120[23]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_reg_2120[23]_i_5 
       (.I0(mul_ln16_1_reg_2100[20]),
        .I1(mul_ln16_reg_2085[20]),
        .O(\add_ln16_reg_2120[23]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_reg_2120[27]_i_2 
       (.I0(mul_ln16_1_reg_2100[27]),
        .I1(mul_ln16_reg_2085[27]),
        .O(\add_ln16_reg_2120[27]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_reg_2120[27]_i_3 
       (.I0(mul_ln16_1_reg_2100[26]),
        .I1(mul_ln16_reg_2085[26]),
        .O(\add_ln16_reg_2120[27]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_reg_2120[27]_i_4 
       (.I0(mul_ln16_1_reg_2100[25]),
        .I1(mul_ln16_reg_2085[25]),
        .O(\add_ln16_reg_2120[27]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_reg_2120[27]_i_5 
       (.I0(mul_ln16_1_reg_2100[24]),
        .I1(mul_ln16_reg_2085[24]),
        .O(\add_ln16_reg_2120[27]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_reg_2120[31]_i_2 
       (.I0(mul_ln16_1_reg_2100[31]),
        .I1(mul_ln16_reg_2085[31]),
        .O(\add_ln16_reg_2120[31]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_reg_2120[31]_i_3 
       (.I0(mul_ln16_1_reg_2100[30]),
        .I1(mul_ln16_reg_2085[30]),
        .O(\add_ln16_reg_2120[31]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_reg_2120[31]_i_4 
       (.I0(mul_ln16_1_reg_2100[29]),
        .I1(mul_ln16_reg_2085[29]),
        .O(\add_ln16_reg_2120[31]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_reg_2120[31]_i_5 
       (.I0(mul_ln16_1_reg_2100[28]),
        .I1(mul_ln16_reg_2085[28]),
        .O(\add_ln16_reg_2120[31]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_reg_2120[3]_i_2 
       (.I0(mul_ln16_1_reg_2100[3]),
        .I1(mul_ln16_reg_2085[3]),
        .O(\add_ln16_reg_2120[3]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_reg_2120[3]_i_3 
       (.I0(mul_ln16_1_reg_2100[2]),
        .I1(mul_ln16_reg_2085[2]),
        .O(\add_ln16_reg_2120[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_reg_2120[3]_i_4 
       (.I0(mul_ln16_1_reg_2100[1]),
        .I1(mul_ln16_reg_2085[1]),
        .O(\add_ln16_reg_2120[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_reg_2120[3]_i_5 
       (.I0(mul_ln16_1_reg_2100[0]),
        .I1(mul_ln16_reg_2085[0]),
        .O(\add_ln16_reg_2120[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_reg_2120[7]_i_2 
       (.I0(mul_ln16_1_reg_2100[7]),
        .I1(mul_ln16_reg_2085[7]),
        .O(\add_ln16_reg_2120[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_reg_2120[7]_i_3 
       (.I0(mul_ln16_1_reg_2100[6]),
        .I1(mul_ln16_reg_2085[6]),
        .O(\add_ln16_reg_2120[7]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_reg_2120[7]_i_4 
       (.I0(mul_ln16_1_reg_2100[5]),
        .I1(mul_ln16_reg_2085[5]),
        .O(\add_ln16_reg_2120[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_reg_2120[7]_i_5 
       (.I0(mul_ln16_1_reg_2100[4]),
        .I1(mul_ln16_reg_2085[4]),
        .O(\add_ln16_reg_2120[7]_i_5_n_1 ));
  FDRE \add_ln16_reg_2120_reg[0] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(add_ln16_fu_1179_p2[0]),
        .Q(add_ln16_reg_2120[0]),
        .R(1'b0));
  FDRE \add_ln16_reg_2120_reg[10] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(add_ln16_fu_1179_p2[10]),
        .Q(add_ln16_reg_2120[10]),
        .R(1'b0));
  FDRE \add_ln16_reg_2120_reg[11] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(add_ln16_fu_1179_p2[11]),
        .Q(add_ln16_reg_2120[11]),
        .R(1'b0));
  CARRY4 \add_ln16_reg_2120_reg[11]_i_1 
       (.CI(\add_ln16_reg_2120_reg[7]_i_1_n_1 ),
        .CO({\add_ln16_reg_2120_reg[11]_i_1_n_1 ,\add_ln16_reg_2120_reg[11]_i_1_n_2 ,\add_ln16_reg_2120_reg[11]_i_1_n_3 ,\add_ln16_reg_2120_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln16_1_reg_2100[11:8]),
        .O(add_ln16_fu_1179_p2[11:8]),
        .S({\add_ln16_reg_2120[11]_i_2_n_1 ,\add_ln16_reg_2120[11]_i_3_n_1 ,\add_ln16_reg_2120[11]_i_4_n_1 ,\add_ln16_reg_2120[11]_i_5_n_1 }));
  FDRE \add_ln16_reg_2120_reg[12] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(add_ln16_fu_1179_p2[12]),
        .Q(add_ln16_reg_2120[12]),
        .R(1'b0));
  FDRE \add_ln16_reg_2120_reg[13] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(add_ln16_fu_1179_p2[13]),
        .Q(add_ln16_reg_2120[13]),
        .R(1'b0));
  FDRE \add_ln16_reg_2120_reg[14] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(add_ln16_fu_1179_p2[14]),
        .Q(add_ln16_reg_2120[14]),
        .R(1'b0));
  FDRE \add_ln16_reg_2120_reg[15] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(add_ln16_fu_1179_p2[15]),
        .Q(add_ln16_reg_2120[15]),
        .R(1'b0));
  CARRY4 \add_ln16_reg_2120_reg[15]_i_1 
       (.CI(\add_ln16_reg_2120_reg[11]_i_1_n_1 ),
        .CO({\add_ln16_reg_2120_reg[15]_i_1_n_1 ,\add_ln16_reg_2120_reg[15]_i_1_n_2 ,\add_ln16_reg_2120_reg[15]_i_1_n_3 ,\add_ln16_reg_2120_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln16_1_reg_2100[15:12]),
        .O(add_ln16_fu_1179_p2[15:12]),
        .S({\add_ln16_reg_2120[15]_i_2_n_1 ,\add_ln16_reg_2120[15]_i_3_n_1 ,\add_ln16_reg_2120[15]_i_4_n_1 ,\add_ln16_reg_2120[15]_i_5_n_1 }));
  FDRE \add_ln16_reg_2120_reg[16] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(add_ln16_fu_1179_p2[16]),
        .Q(add_ln16_reg_2120[16]),
        .R(1'b0));
  FDRE \add_ln16_reg_2120_reg[17] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(add_ln16_fu_1179_p2[17]),
        .Q(add_ln16_reg_2120[17]),
        .R(1'b0));
  FDRE \add_ln16_reg_2120_reg[18] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(add_ln16_fu_1179_p2[18]),
        .Q(add_ln16_reg_2120[18]),
        .R(1'b0));
  FDRE \add_ln16_reg_2120_reg[19] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(add_ln16_fu_1179_p2[19]),
        .Q(add_ln16_reg_2120[19]),
        .R(1'b0));
  CARRY4 \add_ln16_reg_2120_reg[19]_i_1 
       (.CI(\add_ln16_reg_2120_reg[15]_i_1_n_1 ),
        .CO({\add_ln16_reg_2120_reg[19]_i_1_n_1 ,\add_ln16_reg_2120_reg[19]_i_1_n_2 ,\add_ln16_reg_2120_reg[19]_i_1_n_3 ,\add_ln16_reg_2120_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln16_1_reg_2100[19:16]),
        .O(add_ln16_fu_1179_p2[19:16]),
        .S({\add_ln16_reg_2120[19]_i_2_n_1 ,\add_ln16_reg_2120[19]_i_3_n_1 ,\add_ln16_reg_2120[19]_i_4_n_1 ,\add_ln16_reg_2120[19]_i_5_n_1 }));
  FDRE \add_ln16_reg_2120_reg[1] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(add_ln16_fu_1179_p2[1]),
        .Q(add_ln16_reg_2120[1]),
        .R(1'b0));
  FDRE \add_ln16_reg_2120_reg[20] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(add_ln16_fu_1179_p2[20]),
        .Q(add_ln16_reg_2120[20]),
        .R(1'b0));
  FDRE \add_ln16_reg_2120_reg[21] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(add_ln16_fu_1179_p2[21]),
        .Q(add_ln16_reg_2120[21]),
        .R(1'b0));
  FDRE \add_ln16_reg_2120_reg[22] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(add_ln16_fu_1179_p2[22]),
        .Q(add_ln16_reg_2120[22]),
        .R(1'b0));
  FDRE \add_ln16_reg_2120_reg[23] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(add_ln16_fu_1179_p2[23]),
        .Q(add_ln16_reg_2120[23]),
        .R(1'b0));
  CARRY4 \add_ln16_reg_2120_reg[23]_i_1 
       (.CI(\add_ln16_reg_2120_reg[19]_i_1_n_1 ),
        .CO({\add_ln16_reg_2120_reg[23]_i_1_n_1 ,\add_ln16_reg_2120_reg[23]_i_1_n_2 ,\add_ln16_reg_2120_reg[23]_i_1_n_3 ,\add_ln16_reg_2120_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln16_1_reg_2100[23:20]),
        .O(add_ln16_fu_1179_p2[23:20]),
        .S({\add_ln16_reg_2120[23]_i_2_n_1 ,\add_ln16_reg_2120[23]_i_3_n_1 ,\add_ln16_reg_2120[23]_i_4_n_1 ,\add_ln16_reg_2120[23]_i_5_n_1 }));
  FDRE \add_ln16_reg_2120_reg[24] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(add_ln16_fu_1179_p2[24]),
        .Q(add_ln16_reg_2120[24]),
        .R(1'b0));
  FDRE \add_ln16_reg_2120_reg[25] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(add_ln16_fu_1179_p2[25]),
        .Q(add_ln16_reg_2120[25]),
        .R(1'b0));
  FDRE \add_ln16_reg_2120_reg[26] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(add_ln16_fu_1179_p2[26]),
        .Q(add_ln16_reg_2120[26]),
        .R(1'b0));
  FDRE \add_ln16_reg_2120_reg[27] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(add_ln16_fu_1179_p2[27]),
        .Q(add_ln16_reg_2120[27]),
        .R(1'b0));
  CARRY4 \add_ln16_reg_2120_reg[27]_i_1 
       (.CI(\add_ln16_reg_2120_reg[23]_i_1_n_1 ),
        .CO({\add_ln16_reg_2120_reg[27]_i_1_n_1 ,\add_ln16_reg_2120_reg[27]_i_1_n_2 ,\add_ln16_reg_2120_reg[27]_i_1_n_3 ,\add_ln16_reg_2120_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln16_1_reg_2100[27:24]),
        .O(add_ln16_fu_1179_p2[27:24]),
        .S({\add_ln16_reg_2120[27]_i_2_n_1 ,\add_ln16_reg_2120[27]_i_3_n_1 ,\add_ln16_reg_2120[27]_i_4_n_1 ,\add_ln16_reg_2120[27]_i_5_n_1 }));
  FDRE \add_ln16_reg_2120_reg[28] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(add_ln16_fu_1179_p2[28]),
        .Q(add_ln16_reg_2120[28]),
        .R(1'b0));
  FDRE \add_ln16_reg_2120_reg[29] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(add_ln16_fu_1179_p2[29]),
        .Q(add_ln16_reg_2120[29]),
        .R(1'b0));
  FDRE \add_ln16_reg_2120_reg[2] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(add_ln16_fu_1179_p2[2]),
        .Q(add_ln16_reg_2120[2]),
        .R(1'b0));
  FDRE \add_ln16_reg_2120_reg[30] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(add_ln16_fu_1179_p2[30]),
        .Q(add_ln16_reg_2120[30]),
        .R(1'b0));
  FDRE \add_ln16_reg_2120_reg[31] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(add_ln16_fu_1179_p2[31]),
        .Q(add_ln16_reg_2120[31]),
        .R(1'b0));
  CARRY4 \add_ln16_reg_2120_reg[31]_i_1 
       (.CI(\add_ln16_reg_2120_reg[27]_i_1_n_1 ),
        .CO({\NLW_add_ln16_reg_2120_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln16_reg_2120_reg[31]_i_1_n_2 ,\add_ln16_reg_2120_reg[31]_i_1_n_3 ,\add_ln16_reg_2120_reg[31]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,mul_ln16_1_reg_2100[30:28]}),
        .O(add_ln16_fu_1179_p2[31:28]),
        .S({\add_ln16_reg_2120[31]_i_2_n_1 ,\add_ln16_reg_2120[31]_i_3_n_1 ,\add_ln16_reg_2120[31]_i_4_n_1 ,\add_ln16_reg_2120[31]_i_5_n_1 }));
  FDRE \add_ln16_reg_2120_reg[3] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(add_ln16_fu_1179_p2[3]),
        .Q(add_ln16_reg_2120[3]),
        .R(1'b0));
  CARRY4 \add_ln16_reg_2120_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln16_reg_2120_reg[3]_i_1_n_1 ,\add_ln16_reg_2120_reg[3]_i_1_n_2 ,\add_ln16_reg_2120_reg[3]_i_1_n_3 ,\add_ln16_reg_2120_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln16_1_reg_2100[3:0]),
        .O(add_ln16_fu_1179_p2[3:0]),
        .S({\add_ln16_reg_2120[3]_i_2_n_1 ,\add_ln16_reg_2120[3]_i_3_n_1 ,\add_ln16_reg_2120[3]_i_4_n_1 ,\add_ln16_reg_2120[3]_i_5_n_1 }));
  FDRE \add_ln16_reg_2120_reg[4] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(add_ln16_fu_1179_p2[4]),
        .Q(add_ln16_reg_2120[4]),
        .R(1'b0));
  FDRE \add_ln16_reg_2120_reg[5] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(add_ln16_fu_1179_p2[5]),
        .Q(add_ln16_reg_2120[5]),
        .R(1'b0));
  FDRE \add_ln16_reg_2120_reg[6] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(add_ln16_fu_1179_p2[6]),
        .Q(add_ln16_reg_2120[6]),
        .R(1'b0));
  FDRE \add_ln16_reg_2120_reg[7] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(add_ln16_fu_1179_p2[7]),
        .Q(add_ln16_reg_2120[7]),
        .R(1'b0));
  CARRY4 \add_ln16_reg_2120_reg[7]_i_1 
       (.CI(\add_ln16_reg_2120_reg[3]_i_1_n_1 ),
        .CO({\add_ln16_reg_2120_reg[7]_i_1_n_1 ,\add_ln16_reg_2120_reg[7]_i_1_n_2 ,\add_ln16_reg_2120_reg[7]_i_1_n_3 ,\add_ln16_reg_2120_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln16_1_reg_2100[7:4]),
        .O(add_ln16_fu_1179_p2[7:4]),
        .S({\add_ln16_reg_2120[7]_i_2_n_1 ,\add_ln16_reg_2120[7]_i_3_n_1 ,\add_ln16_reg_2120[7]_i_4_n_1 ,\add_ln16_reg_2120[7]_i_5_n_1 }));
  FDRE \add_ln16_reg_2120_reg[8] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(add_ln16_fu_1179_p2[8]),
        .Q(add_ln16_reg_2120[8]),
        .R(1'b0));
  FDRE \add_ln16_reg_2120_reg[9] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(add_ln16_fu_1179_p2[9]),
        .Q(add_ln16_reg_2120[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_reg_2491[5]_i_1 
       (.I0(data0[5]),
        .I1(\select_ln16_reg_1924_reg_n_1_[5] ),
        .O(add_ln18_fu_1825_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln18_reg_2491[8]_i_2 
       (.I0(data0[5]),
        .I1(\select_ln16_reg_1924_reg_n_1_[5] ),
        .O(\add_ln18_reg_2491[8]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln18_reg_2491[9]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .O(add_ln16_17_reg_25060));
  FDRE \add_ln18_reg_2491_reg[0] 
       (.C(ap_clk),
        .CE(add_ln16_17_reg_25060),
        .D(\select_ln16_reg_1924_reg_n_1_[0] ),
        .Q(add_ln18_reg_2491[0]),
        .R(1'b0));
  FDRE \add_ln18_reg_2491_reg[1] 
       (.C(ap_clk),
        .CE(add_ln16_17_reg_25060),
        .D(\select_ln16_reg_1924_reg_n_1_[1] ),
        .Q(add_ln18_reg_2491[1]),
        .R(1'b0));
  FDRE \add_ln18_reg_2491_reg[2] 
       (.C(ap_clk),
        .CE(add_ln16_17_reg_25060),
        .D(\select_ln16_reg_1924_reg_n_1_[2] ),
        .Q(add_ln18_reg_2491[2]),
        .R(1'b0));
  FDRE \add_ln18_reg_2491_reg[3] 
       (.C(ap_clk),
        .CE(add_ln16_17_reg_25060),
        .D(\select_ln16_reg_1924_reg_n_1_[3] ),
        .Q(add_ln18_reg_2491[3]),
        .R(1'b0));
  FDRE \add_ln18_reg_2491_reg[4] 
       (.C(ap_clk),
        .CE(add_ln16_17_reg_25060),
        .D(\select_ln16_reg_1924_reg_n_1_[4] ),
        .Q(add_ln18_reg_2491[4]),
        .R(1'b0));
  FDRE \add_ln18_reg_2491_reg[5] 
       (.C(ap_clk),
        .CE(add_ln16_17_reg_25060),
        .D(add_ln18_fu_1825_p2[5]),
        .Q(add_ln18_reg_2491[5]),
        .R(1'b0));
  FDRE \add_ln18_reg_2491_reg[6] 
       (.C(ap_clk),
        .CE(add_ln16_17_reg_25060),
        .D(add_ln18_fu_1825_p2[6]),
        .Q(add_ln18_reg_2491[6]),
        .R(1'b0));
  FDRE \add_ln18_reg_2491_reg[7] 
       (.C(ap_clk),
        .CE(add_ln16_17_reg_25060),
        .D(add_ln18_fu_1825_p2[7]),
        .Q(add_ln18_reg_2491[7]),
        .R(1'b0));
  FDRE \add_ln18_reg_2491_reg[8] 
       (.C(ap_clk),
        .CE(add_ln16_17_reg_25060),
        .D(add_ln18_fu_1825_p2[8]),
        .Q(add_ln18_reg_2491[8]),
        .R(1'b0));
  CARRY4 \add_ln18_reg_2491_reg[8]_i_1 
       (.CI(1'b0),
        .CO({\add_ln18_reg_2491_reg[8]_i_1_n_1 ,\add_ln18_reg_2491_reg[8]_i_1_n_2 ,\add_ln18_reg_2491_reg[8]_i_1_n_3 ,\add_ln18_reg_2491_reg[8]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,data0[5]}),
        .O({add_ln18_fu_1825_p2[8:6],\NLW_add_ln18_reg_2491_reg[8]_i_1_O_UNCONNECTED [0]}),
        .S({data0[8:6],\add_ln18_reg_2491[8]_i_2_n_1 }));
  FDRE \add_ln18_reg_2491_reg[9] 
       (.C(ap_clk),
        .CE(add_ln16_17_reg_25060),
        .D(add_ln18_fu_1825_p2[9]),
        .Q(add_ln18_reg_2491[9]),
        .R(1'b0));
  CARRY4 \add_ln18_reg_2491_reg[9]_i_2 
       (.CI(\add_ln18_reg_2491_reg[8]_i_1_n_1 ),
        .CO(\NLW_add_ln18_reg_2491_reg[9]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln18_reg_2491_reg[9]_i_2_O_UNCONNECTED [3:1],add_ln18_fu_1825_p2[9]}),
        .S({1'b0,1'b0,1'b0,data0[9]}));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \ap_CS_fsm[24]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage22),
        .I2(ap_enable_reg_pp0_iter1_reg_n_1),
        .O(ap_NS_fsm[24]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hAA2A)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[33]_i_2_n_1 ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_1),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h08083000)) 
    \ap_CS_fsm[33]_i_1 
       (.I0(\ap_CS_fsm[33]_i_2_n_1 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_1),
        .I3(ap_CS_fsm_pp0_stage22),
        .I4(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[33]));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \ap_CS_fsm[33]_i_2 
       (.I0(\ap_CS_fsm[33]_i_3_n_1 ),
        .I1(\ap_CS_fsm[33]_i_4_n_1 ),
        .I2(\ap_CS_fsm[33]_i_5_n_1 ),
        .I3(\ap_CS_fsm[33]_i_6_n_1 ),
        .I4(\ap_CS_fsm[33]_i_7_n_1 ),
        .I5(\ap_CS_fsm[33]_i_8_n_1 ),
        .O(\ap_CS_fsm[33]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    \ap_CS_fsm[33]_i_3 
       (.I0(\icmp_ln10_reg_1915[0]_i_4_n_1 ),
        .I1(add_ln10_reg_1919_reg[6]),
        .I2(matrixmul_mul_32sbkb_U19_n_1),
        .I3(indvar_flatten_reg_723[6]),
        .I4(\add_ln10_reg_1919[10]_i_4_n_1 ),
        .I5(\add_ln10_reg_1919[10]_i_7_n_1 ),
        .O(\ap_CS_fsm[33]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \ap_CS_fsm[33]_i_4 
       (.I0(add_ln10_reg_1919_reg[2]),
        .I1(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_1),
        .I4(indvar_flatten_reg_723[2]),
        .O(\ap_CS_fsm[33]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \ap_CS_fsm[33]_i_5 
       (.I0(add_ln10_reg_1919_reg[1]),
        .I1(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_1),
        .I4(indvar_flatten_reg_723[1]),
        .O(\ap_CS_fsm[33]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \ap_CS_fsm[33]_i_6 
       (.I0(add_ln10_reg_1919_reg[4]),
        .I1(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_1),
        .I4(indvar_flatten_reg_723[4]),
        .O(\ap_CS_fsm[33]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \ap_CS_fsm[33]_i_7 
       (.I0(add_ln10_reg_1919_reg[3]),
        .I1(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_1),
        .I4(indvar_flatten_reg_723[3]),
        .O(\ap_CS_fsm[33]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hF3FFF355FFFFFFFF)) 
    \ap_CS_fsm[33]_i_8 
       (.I0(indvar_flatten_reg_723[10]),
        .I1(add_ln10_reg_1919_reg[10]),
        .I2(add_ln10_reg_1919_reg[9]),
        .I3(matrixmul_mul_32sbkb_U19_n_1),
        .I4(indvar_flatten_reg_723[9]),
        .I5(add_ln10_fu_912_p2[0]),
        .O(\ap_CS_fsm[33]_i_8_n_1 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage8),
        .Q(ap_CS_fsm_pp0_stage9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage9),
        .Q(ap_CS_fsm_pp0_stage10),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage10),
        .Q(ap_CS_fsm_pp0_stage11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage11),
        .Q(ap_CS_fsm_pp0_stage12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage12),
        .Q(ap_CS_fsm_pp0_stage13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage13),
        .Q(ap_CS_fsm_pp0_stage14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage14),
        .Q(ap_CS_fsm_pp0_stage15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage15),
        .Q(ap_CS_fsm_pp0_stage16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage16),
        .Q(ap_CS_fsm_pp0_stage17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage17),
        .Q(ap_CS_fsm_pp0_stage18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage18),
        .Q(ap_CS_fsm_pp0_stage19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage19),
        .Q(ap_CS_fsm_pp0_stage20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage20),
        .Q(ap_CS_fsm_pp0_stage21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage21),
        .Q(ap_CS_fsm_pp0_stage22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[24]),
        .Q(ap_CS_fsm_pp0_stage23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage23),
        .Q(ap_CS_fsm_pp0_stage24),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage24),
        .Q(ap_CS_fsm_pp0_stage25),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage25),
        .Q(ap_CS_fsm_pp0_stage26),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage26),
        .Q(ap_CS_fsm_pp0_stage27),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage27),
        .Q(ap_CS_fsm_pp0_stage28),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage28),
        .Q(ap_CS_fsm_pp0_stage29),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage29),
        .Q(ap_CS_fsm_pp0_stage30),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage30),
        .Q(ap_CS_fsm_pp0_stage31),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[33]),
        .Q(ap_CS_fsm_state57),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage2),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage3),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage4),
        .Q(ap_CS_fsm_pp0_stage5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage5),
        .Q(ap_CS_fsm_pp0_stage6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage6),
        .Q(ap_CS_fsm_pp0_stage7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage7),
        .Q(ap_CS_fsm_pp0_stage8),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(matrixmul_AXILiteS_s_axi_U_n_243),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(matrixmul_AXILiteS_s_axi_U_n_239),
        .Q(ap_enable_reg_pp0_iter1_reg_n_1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    buff0_reg_i_35
       (.C(ap_clk),
        .CE(1'b1),
        .D(A_ce0),
        .Q(buff0_reg_i_35_n_1),
        .R(1'b0));
  FDRE buff0_reg_i_36
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_48),
        .Q(buff0_reg_i_36_n_1),
        .R(1'b0));
  FDRE buff0_reg_i_37
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_49),
        .Q(buff0_reg_i_37_n_1),
        .R(1'b0));
  FDRE buff0_reg_i_38
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_50),
        .Q(buff0_reg_i_38_n_1),
        .R(1'b0));
  FDRE buff0_reg_i_39
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_51),
        .Q(buff0_reg_i_39_n_1),
        .R(1'b0));
  FDRE buff0_reg_i_40
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_52),
        .Q(buff0_reg_i_40_n_1),
        .R(1'b0));
  FDRE buff0_reg_i_41
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_53),
        .Q(buff0_reg_i_41_n_1),
        .R(1'b0));
  FDRE buff0_reg_i_42
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_54),
        .Q(buff0_reg_i_42_n_1),
        .R(1'b0));
  FDRE buff0_reg_i_43
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_55),
        .Q(buff0_reg_i_43_n_1),
        .R(1'b0));
  FDRE buff0_reg_i_44
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_56),
        .Q(buff0_reg_i_44_n_1),
        .R(1'b0));
  FDRE buff0_reg_i_45
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_57),
        .Q(buff0_reg_i_45_n_1),
        .R(1'b0));
  FDRE buff0_reg_i_46
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_58),
        .Q(buff0_reg_i_46_n_1),
        .R(1'b0));
  FDRE buff0_reg_i_47
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_59),
        .Q(buff0_reg_i_47_n_1),
        .R(1'b0));
  FDRE buff0_reg_i_48
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_60),
        .Q(buff0_reg_i_48_n_1),
        .R(1'b0));
  FDRE buff0_reg_i_49
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_61),
        .Q(buff0_reg_i_49_n_1),
        .R(1'b0));
  FDRE buff0_reg_i_50
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_62),
        .Q(buff0_reg_i_50_n_1),
        .R(1'b0));
  FDRE buff0_reg_i_51
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_63),
        .Q(buff0_reg_i_51_n_1),
        .R(1'b0));
  FDRE buff0_reg_i_52
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_64),
        .Q(buff0_reg_i_52_n_1),
        .R(1'b0));
  FDRE buff0_reg_i_53
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_112),
        .Q(buff0_reg_i_53_n_1),
        .R(1'b0));
  FDRE buff0_reg_i_54
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_113),
        .Q(buff0_reg_i_54_n_1),
        .R(1'b0));
  FDRE buff0_reg_i_55
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_114),
        .Q(buff0_reg_i_55_n_1),
        .R(1'b0));
  FDRE buff0_reg_i_56
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_115),
        .Q(buff0_reg_i_56_n_1),
        .R(1'b0));
  FDRE buff0_reg_i_57
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_116),
        .Q(buff0_reg_i_57_n_1),
        .R(1'b0));
  FDRE buff0_reg_i_58
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_117),
        .Q(buff0_reg_i_58_n_1),
        .R(1'b0));
  FDRE buff0_reg_i_59
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_118),
        .Q(buff0_reg_i_59_n_1),
        .R(1'b0));
  FDRE buff0_reg_i_60
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_119),
        .Q(buff0_reg_i_60_n_1),
        .R(1'b0));
  FDRE buff0_reg_i_61
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_120),
        .Q(buff0_reg_i_61_n_1),
        .R(1'b0));
  FDRE buff0_reg_i_62
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_121),
        .Q(buff0_reg_i_62_n_1),
        .R(1'b0));
  FDRE buff0_reg_i_63
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_122),
        .Q(buff0_reg_i_63_n_1),
        .R(1'b0));
  FDRE buff0_reg_i_64
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_123),
        .Q(buff0_reg_i_64_n_1),
        .R(1'b0));
  FDRE buff0_reg_i_65
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_124),
        .Q(buff0_reg_i_65_n_1),
        .R(1'b0));
  FDRE buff0_reg_i_66
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_125),
        .Q(buff0_reg_i_66_n_1),
        .R(1'b0));
  FDRE buff0_reg_i_67
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_126),
        .Q(buff0_reg_i_67_n_1),
        .R(1'b0));
  FDRE buff0_reg_i_68
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_127),
        .Q(buff0_reg_i_68_n_1),
        .R(1'b0));
  FDRE buff0_reg_i_69
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_128),
        .Q(buff0_reg_i_69_n_1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF)) 
    buff0_reg_i_70
       (.I0(buff0_reg_i_71_n_1),
        .I1(buff0_reg_i_72_n_1),
        .I2(buff0_reg_i_73_n_1),
        .I3(matrixmul_AXILiteS_s_axi_U_n_244),
        .I4(buff0_reg_i_74_n_1),
        .I5(buff0_reg_i_75_n_1),
        .O(A_ce0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    buff0_reg_i_71
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(buff0_reg_i_76_n_1),
        .I2(ap_CS_fsm_pp0_stage19),
        .I3(ap_CS_fsm_pp0_stage6),
        .I4(ap_CS_fsm_pp0_stage10),
        .I5(ap_CS_fsm_pp0_stage31),
        .O(buff0_reg_i_71_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0F0E0)) 
    buff0_reg_i_72
       (.I0(ap_CS_fsm_pp0_stage22),
        .I1(ap_CS_fsm_pp0_stage5),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ap_CS_fsm_pp0_stage9),
        .I5(buff0_reg_i_77_n_1),
        .O(buff0_reg_i_72_n_1));
  LUT6 #(
    .INIT(64'hFFF88888FFFFFFFF)) 
    buff0_reg_i_73
       (.I0(ap_enable_reg_pp0_iter1_reg_n_1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_CS_fsm_pp0_stage14),
        .I3(ap_CS_fsm_pp0_stage11),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(matrixmul_AXILiteS_s_axi_U_n_245),
        .O(buff0_reg_i_73_n_1));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    buff0_reg_i_74
       (.I0(ap_CS_fsm_pp0_stage8),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0),
        .O(buff0_reg_i_74_n_1));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    buff0_reg_i_75
       (.I0(ap_CS_fsm_pp0_stage13),
        .I1(ap_CS_fsm_pp0_stage25),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage15),
        .I4(ap_CS_fsm_pp0_stage23),
        .O(buff0_reg_i_75_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    buff0_reg_i_76
       (.I0(ap_CS_fsm_pp0_stage26),
        .I1(ap_CS_fsm_pp0_stage24),
        .I2(ap_CS_fsm_pp0_stage21),
        .I3(ap_CS_fsm_pp0_stage27),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(ap_CS_fsm_pp0_stage12),
        .O(buff0_reg_i_76_n_1));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    buff0_reg_i_77
       (.I0(ap_CS_fsm_pp0_stage28),
        .I1(ap_CS_fsm_pp0_stage20),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage7),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(buff0_reg_i_77_n_1));
  FDRE buff1_reg_i_16
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_33),
        .Q(buff1_reg_i_16_n_1),
        .R(1'b0));
  FDRE buff1_reg_i_17
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_34),
        .Q(buff1_reg_i_17_n_1),
        .R(1'b0));
  FDRE buff1_reg_i_18
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_35),
        .Q(buff1_reg_i_18_n_1),
        .R(1'b0));
  FDRE buff1_reg_i_19
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_36),
        .Q(buff1_reg_i_19_n_1),
        .R(1'b0));
  FDRE buff1_reg_i_20
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_37),
        .Q(buff1_reg_i_20_n_1),
        .R(1'b0));
  FDRE buff1_reg_i_21
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_38),
        .Q(buff1_reg_i_21_n_1),
        .R(1'b0));
  FDRE buff1_reg_i_22
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_39),
        .Q(buff1_reg_i_22_n_1),
        .R(1'b0));
  FDRE buff1_reg_i_23
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_40),
        .Q(buff1_reg_i_23_n_1),
        .R(1'b0));
  FDRE buff1_reg_i_24
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_41),
        .Q(buff1_reg_i_24_n_1),
        .R(1'b0));
  FDRE buff1_reg_i_25
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_42),
        .Q(buff1_reg_i_25_n_1),
        .R(1'b0));
  FDRE buff1_reg_i_26
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_43),
        .Q(buff1_reg_i_26_n_1),
        .R(1'b0));
  FDRE buff1_reg_i_27
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_44),
        .Q(buff1_reg_i_27_n_1),
        .R(1'b0));
  FDRE buff1_reg_i_28
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_45),
        .Q(buff1_reg_i_28_n_1),
        .R(1'b0));
  FDRE buff1_reg_i_29
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_46),
        .Q(buff1_reg_i_29_n_1),
        .R(1'b0));
  FDRE buff1_reg_i_30
       (.C(ap_clk),
        .CE(buff0_reg_i_35_n_1),
        .D(matrixmul_AXILiteS_s_axi_U_n_47),
        .Q(buff1_reg_i_30_n_1),
        .R(1'b0));
  FDRE \i_0_reg_734_reg[0] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(select_ln16_1_reg_1951_reg[0]),
        .Q(\i_0_reg_734_reg_n_1_[0] ),
        .R(i_0_reg_734));
  FDRE \i_0_reg_734_reg[1] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(select_ln16_1_reg_1951_reg[1]),
        .Q(\i_0_reg_734_reg_n_1_[1] ),
        .R(i_0_reg_734));
  FDRE \i_0_reg_734_reg[2] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(select_ln16_1_reg_1951_reg[2]),
        .Q(\i_0_reg_734_reg_n_1_[2] ),
        .R(i_0_reg_734));
  FDRE \i_0_reg_734_reg[3] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(select_ln16_1_reg_1951_reg[3]),
        .Q(\i_0_reg_734_reg_n_1_[3] ),
        .R(i_0_reg_734));
  FDRE \i_0_reg_734_reg[4] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(select_ln16_1_reg_1951_reg[4]),
        .Q(\i_0_reg_734_reg_n_1_[4] ),
        .R(i_0_reg_734));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \icmp_ln10_reg_1915[0]_i_1 
       (.I0(\icmp_ln10_reg_1915[0]_i_2_n_1 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .O(\icmp_ln10_reg_1915[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \icmp_ln10_reg_1915[0]_i_2 
       (.I0(\icmp_ln10_reg_1915[0]_i_3_n_1 ),
        .I1(\add_ln10_reg_1919[10]_i_8_n_1 ),
        .I2(\add_ln10_reg_1919[10]_i_5_n_1 ),
        .I3(\ap_CS_fsm[33]_i_7_n_1 ),
        .I4(\icmp_ln10_reg_1915[0]_i_4_n_1 ),
        .I5(\icmp_ln10_reg_1915[0]_i_5_n_1 ),
        .O(\icmp_ln10_reg_1915[0]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDFD5)) 
    \icmp_ln10_reg_1915[0]_i_3 
       (.I0(add_ln10_fu_912_p2[0]),
        .I1(add_ln10_reg_1919_reg[1]),
        .I2(matrixmul_mul_32sbkb_U19_n_1),
        .I3(indvar_flatten_reg_723[1]),
        .I4(\add_ln10_reg_1919[10]_i_4_n_1 ),
        .I5(\ap_CS_fsm[33]_i_6_n_1 ),
        .O(\icmp_ln10_reg_1915[0]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \icmp_ln10_reg_1915[0]_i_4 
       (.I0(add_ln10_reg_1919_reg[5]),
        .I1(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_1),
        .I4(indvar_flatten_reg_723[5]),
        .O(\icmp_ln10_reg_1915[0]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h0000000030553000)) 
    \icmp_ln10_reg_1915[0]_i_5 
       (.I0(indvar_flatten_reg_723[7]),
        .I1(add_ln10_reg_1919_reg[7]),
        .I2(add_ln10_reg_1919_reg[10]),
        .I3(matrixmul_mul_32sbkb_U19_n_1),
        .I4(indvar_flatten_reg_723[10]),
        .I5(\ap_CS_fsm[33]_i_4_n_1 ),
        .O(\icmp_ln10_reg_1915[0]_i_5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln10_reg_1915_pp0_iter1_reg[0]_i_1 
       (.I0(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln10_reg_1915_pp0_iter1_reg_reg_n_1_[0] ),
        .O(\icmp_ln10_reg_1915_pp0_iter1_reg[0]_i_1_n_1 ));
  FDRE \icmp_ln10_reg_1915_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln10_reg_1915_pp0_iter1_reg[0]_i_1_n_1 ),
        .Q(\icmp_ln10_reg_1915_pp0_iter1_reg_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \icmp_ln10_reg_1915_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln10_reg_1915[0]_i_1_n_1 ),
        .Q(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \indvar_flatten_reg_723_reg[0] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(add_ln10_reg_1919_reg[0]),
        .Q(indvar_flatten_reg_723[0]),
        .R(i_0_reg_734));
  FDRE \indvar_flatten_reg_723_reg[10] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(add_ln10_reg_1919_reg[10]),
        .Q(indvar_flatten_reg_723[10]),
        .R(i_0_reg_734));
  FDRE \indvar_flatten_reg_723_reg[1] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(add_ln10_reg_1919_reg[1]),
        .Q(indvar_flatten_reg_723[1]),
        .R(i_0_reg_734));
  FDRE \indvar_flatten_reg_723_reg[2] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(add_ln10_reg_1919_reg[2]),
        .Q(indvar_flatten_reg_723[2]),
        .R(i_0_reg_734));
  FDRE \indvar_flatten_reg_723_reg[3] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(add_ln10_reg_1919_reg[3]),
        .Q(indvar_flatten_reg_723[3]),
        .R(i_0_reg_734));
  FDRE \indvar_flatten_reg_723_reg[4] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(add_ln10_reg_1919_reg[4]),
        .Q(indvar_flatten_reg_723[4]),
        .R(i_0_reg_734));
  FDRE \indvar_flatten_reg_723_reg[5] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(add_ln10_reg_1919_reg[5]),
        .Q(indvar_flatten_reg_723[5]),
        .R(i_0_reg_734));
  FDRE \indvar_flatten_reg_723_reg[6] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(add_ln10_reg_1919_reg[6]),
        .Q(indvar_flatten_reg_723[6]),
        .R(i_0_reg_734));
  FDRE \indvar_flatten_reg_723_reg[7] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(add_ln10_reg_1919_reg[7]),
        .Q(indvar_flatten_reg_723[7]),
        .R(i_0_reg_734));
  FDRE \indvar_flatten_reg_723_reg[8] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(add_ln10_reg_1919_reg[8]),
        .Q(indvar_flatten_reg_723[8]),
        .R(i_0_reg_734));
  FDRE \indvar_flatten_reg_723_reg[9] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(add_ln10_reg_1919_reg[9]),
        .Q(indvar_flatten_reg_723[9]),
        .R(i_0_reg_734));
  FDRE \j_0_reg_745_reg[0] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(j_reg_2476[0]),
        .Q(j_0_reg_745[0]),
        .R(i_0_reg_734));
  FDRE \j_0_reg_745_reg[1] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(j_reg_2476[1]),
        .Q(j_0_reg_745[1]),
        .R(i_0_reg_734));
  FDRE \j_0_reg_745_reg[2] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(j_reg_2476[2]),
        .Q(j_0_reg_745[2]),
        .R(i_0_reg_734));
  FDRE \j_0_reg_745_reg[3] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(j_reg_2476[3]),
        .Q(j_0_reg_745[3]),
        .R(i_0_reg_734));
  FDRE \j_0_reg_745_reg[4] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(j_reg_2476[4]),
        .Q(j_0_reg_745[4]),
        .R(i_0_reg_734));
  FDRE \j_0_reg_745_reg[5] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U19_n_1),
        .D(j_reg_2476[5]),
        .Q(j_0_reg_745[5]),
        .R(i_0_reg_734));
  LUT1 #(
    .INIT(2'h1)) 
    \j_reg_2476[0]_i_1 
       (.I0(\select_ln16_reg_1924_reg_n_1_[0] ),
        .O(j_fu_1792_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_reg_2476[1]_i_1 
       (.I0(\select_ln16_reg_1924_reg_n_1_[0] ),
        .I1(\select_ln16_reg_1924_reg_n_1_[1] ),
        .O(j_fu_1792_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j_reg_2476[2]_i_1 
       (.I0(\select_ln16_reg_1924_reg_n_1_[2] ),
        .I1(\select_ln16_reg_1924_reg_n_1_[1] ),
        .I2(\select_ln16_reg_1924_reg_n_1_[0] ),
        .O(j_fu_1792_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j_reg_2476[3]_i_1 
       (.I0(\select_ln16_reg_1924_reg_n_1_[3] ),
        .I1(\select_ln16_reg_1924_reg_n_1_[2] ),
        .I2(\select_ln16_reg_1924_reg_n_1_[0] ),
        .I3(\select_ln16_reg_1924_reg_n_1_[1] ),
        .O(j_fu_1792_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \j_reg_2476[4]_i_1 
       (.I0(\select_ln16_reg_1924_reg_n_1_[4] ),
        .I1(\select_ln16_reg_1924_reg_n_1_[3] ),
        .I2(\select_ln16_reg_1924_reg_n_1_[1] ),
        .I3(\select_ln16_reg_1924_reg_n_1_[0] ),
        .I4(\select_ln16_reg_1924_reg_n_1_[2] ),
        .O(j_fu_1792_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \j_reg_2476[5]_i_2 
       (.I0(\select_ln16_reg_1924_reg_n_1_[5] ),
        .I1(\select_ln16_reg_1924_reg_n_1_[4] ),
        .I2(\select_ln16_reg_1924_reg_n_1_[2] ),
        .I3(\select_ln16_reg_1924_reg_n_1_[0] ),
        .I4(\select_ln16_reg_1924_reg_n_1_[1] ),
        .I5(\select_ln16_reg_1924_reg_n_1_[3] ),
        .O(j_fu_1792_p2[5]));
  FDRE \j_reg_2476_reg[0] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U21_n_1),
        .D(j_fu_1792_p2[0]),
        .Q(j_reg_2476[0]),
        .R(1'b0));
  FDRE \j_reg_2476_reg[1] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U21_n_1),
        .D(j_fu_1792_p2[1]),
        .Q(j_reg_2476[1]),
        .R(1'b0));
  FDRE \j_reg_2476_reg[2] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U21_n_1),
        .D(j_fu_1792_p2[2]),
        .Q(j_reg_2476[2]),
        .R(1'b0));
  FDRE \j_reg_2476_reg[3] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U21_n_1),
        .D(j_fu_1792_p2[3]),
        .Q(j_reg_2476[3]),
        .R(1'b0));
  FDRE \j_reg_2476_reg[4] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U21_n_1),
        .D(j_fu_1792_p2[4]),
        .Q(j_reg_2476[4]),
        .R(1'b0));
  FDRE \j_reg_2476_reg[5] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U21_n_1),
        .D(j_fu_1792_p2[5]),
        .Q(j_reg_2476[5]),
        .R(1'b0));
  design_1_matrixmul_0_0_matrixmul_AXILiteS_s_axi matrixmul_AXILiteS_s_axi_U
       (.A_q0(A_q0),
        .B(matrixmul_AXILiteS_s_axi_U_n_195),
        .B_q0(B_q0),
        .D(ap_NS_fsm[1:0]),
        .DOADO({matrixmul_AXILiteS_s_axi_U_n_1,matrixmul_AXILiteS_s_axi_U_n_2,matrixmul_AXILiteS_s_axi_U_n_3,matrixmul_AXILiteS_s_axi_U_n_4,matrixmul_AXILiteS_s_axi_U_n_5,matrixmul_AXILiteS_s_axi_U_n_6,matrixmul_AXILiteS_s_axi_U_n_7,matrixmul_AXILiteS_s_axi_U_n_8,matrixmul_AXILiteS_s_axi_U_n_9,matrixmul_AXILiteS_s_axi_U_n_10,matrixmul_AXILiteS_s_axi_U_n_11,matrixmul_AXILiteS_s_axi_U_n_12,matrixmul_AXILiteS_s_axi_U_n_13,matrixmul_AXILiteS_s_axi_U_n_14,matrixmul_AXILiteS_s_axi_U_n_15,matrixmul_AXILiteS_s_axi_U_n_16,matrixmul_AXILiteS_s_axi_U_n_17,matrixmul_AXILiteS_s_axi_U_n_18,matrixmul_AXILiteS_s_axi_U_n_19,matrixmul_AXILiteS_s_axi_U_n_20,matrixmul_AXILiteS_s_axi_U_n_21,matrixmul_AXILiteS_s_axi_U_n_22,matrixmul_AXILiteS_s_axi_U_n_23,matrixmul_AXILiteS_s_axi_U_n_24,matrixmul_AXILiteS_s_axi_U_n_25,matrixmul_AXILiteS_s_axi_U_n_26,matrixmul_AXILiteS_s_axi_U_n_27,matrixmul_AXILiteS_s_axi_U_n_28,matrixmul_AXILiteS_s_axi_U_n_29,matrixmul_AXILiteS_s_axi_U_n_30,matrixmul_AXILiteS_s_axi_U_n_31,matrixmul_AXILiteS_s_axi_U_n_32}),
        .DOBDO({matrixmul_AXILiteS_s_axi_U_n_33,matrixmul_AXILiteS_s_axi_U_n_34,matrixmul_AXILiteS_s_axi_U_n_35,matrixmul_AXILiteS_s_axi_U_n_36,matrixmul_AXILiteS_s_axi_U_n_37,matrixmul_AXILiteS_s_axi_U_n_38,matrixmul_AXILiteS_s_axi_U_n_39,matrixmul_AXILiteS_s_axi_U_n_40,matrixmul_AXILiteS_s_axi_U_n_41,matrixmul_AXILiteS_s_axi_U_n_42,matrixmul_AXILiteS_s_axi_U_n_43,matrixmul_AXILiteS_s_axi_U_n_44,matrixmul_AXILiteS_s_axi_U_n_45,matrixmul_AXILiteS_s_axi_U_n_46,matrixmul_AXILiteS_s_axi_U_n_47,matrixmul_AXILiteS_s_axi_U_n_48,matrixmul_AXILiteS_s_axi_U_n_49,matrixmul_AXILiteS_s_axi_U_n_50,matrixmul_AXILiteS_s_axi_U_n_51,matrixmul_AXILiteS_s_axi_U_n_52,matrixmul_AXILiteS_s_axi_U_n_53,matrixmul_AXILiteS_s_axi_U_n_54,matrixmul_AXILiteS_s_axi_U_n_55,matrixmul_AXILiteS_s_axi_U_n_56,matrixmul_AXILiteS_s_axi_U_n_57,matrixmul_AXILiteS_s_axi_U_n_58,matrixmul_AXILiteS_s_axi_U_n_59,matrixmul_AXILiteS_s_axi_U_n_60,matrixmul_AXILiteS_s_axi_U_n_61,matrixmul_AXILiteS_s_axi_U_n_62,matrixmul_AXILiteS_s_axi_U_n_63,matrixmul_AXILiteS_s_axi_U_n_64}),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_AXILiteS_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_AXILiteS_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_AXILiteS_WREADY),
        .Q(add_ln18_reg_2491),
        .SR(i_0_reg_734),
        .add_ln16_32_reg_2178({add_ln16_32_reg_2178[7:6],add_ln16_32_reg_2178[4:0]}),
        .add_ln16_34_reg_2054({add_ln16_34_reg_2054[8:7],add_ln16_34_reg_2054[4:0]}),
        .\ap_CS_fsm_reg[17] (matrixmul_AXILiteS_s_axi_U_n_245),
        .\ap_CS_fsm_reg[1] (matrixmul_AXILiteS_s_axi_U_n_243),
        .\ap_CS_fsm_reg[31] (matrixmul_AXILiteS_s_axi_U_n_244),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(matrixmul_AXILiteS_s_axi_U_n_239),
        .ap_enable_reg_pp0_iter0_reg_0(\icmp_ln10_reg_1915[0]_i_2_n_1 ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .buff0_reg(buff0_reg_i_52_n_1),
        .buff0_reg_0(buff0_reg_i_51_n_1),
        .buff0_reg_1(buff0_reg_i_50_n_1),
        .buff0_reg_10(buff0_reg_i_41_n_1),
        .buff0_reg_11(buff0_reg_i_40_n_1),
        .buff0_reg_12(buff0_reg_i_39_n_1),
        .buff0_reg_13(buff0_reg_i_38_n_1),
        .buff0_reg_14(buff0_reg_i_37_n_1),
        .buff0_reg_15(buff0_reg_i_36_n_1),
        .buff0_reg_2(buff0_reg_i_49_n_1),
        .buff0_reg_3(buff0_reg_i_48_n_1),
        .buff0_reg_4(buff0_reg_i_47_n_1),
        .buff0_reg_5(buff0_reg_i_46_n_1),
        .buff0_reg_6(buff0_reg_i_45_n_1),
        .buff0_reg_7(buff0_reg_i_44_n_1),
        .buff0_reg_8(buff0_reg_i_43_n_1),
        .buff0_reg_9(buff0_reg_i_42_n_1),
        .buff1_reg(buff1_reg_i_30_n_1),
        .buff1_reg_0(buff1_reg_i_29_n_1),
        .buff1_reg_1(buff1_reg_i_28_n_1),
        .buff1_reg_10(buff1_reg_i_19_n_1),
        .buff1_reg_11(buff1_reg_i_18_n_1),
        .buff1_reg_12(buff1_reg_i_17_n_1),
        .buff1_reg_13(buff1_reg_i_16_n_1),
        .buff1_reg_14(buff0_reg_i_69_n_1),
        .buff1_reg_15(buff0_reg_i_68_n_1),
        .buff1_reg_16(buff0_reg_i_67_n_1),
        .buff1_reg_17(buff0_reg_i_66_n_1),
        .buff1_reg_18(buff0_reg_i_65_n_1),
        .buff1_reg_19(buff0_reg_i_64_n_1),
        .buff1_reg_2(buff1_reg_i_27_n_1),
        .buff1_reg_20(buff0_reg_i_63_n_1),
        .buff1_reg_21(buff0_reg_i_62_n_1),
        .buff1_reg_22(buff0_reg_i_61_n_1),
        .buff1_reg_23(buff0_reg_i_60_n_1),
        .buff1_reg_24(buff0_reg_i_59_n_1),
        .buff1_reg_25(buff0_reg_i_58_n_1),
        .buff1_reg_26(buff0_reg_i_57_n_1),
        .buff1_reg_27(buff0_reg_i_56_n_1),
        .buff1_reg_28(buff0_reg_i_55_n_1),
        .buff1_reg_29(buff0_reg_i_54_n_1),
        .buff1_reg_3(buff1_reg_i_26_n_1),
        .buff1_reg_30(buff0_reg_i_53_n_1),
        .buff1_reg_4(buff1_reg_i_25_n_1),
        .buff1_reg_5(buff1_reg_i_24_n_1),
        .buff1_reg_6(buff1_reg_i_23_n_1),
        .buff1_reg_7(buff1_reg_i_22_n_1),
        .buff1_reg_8(buff1_reg_i_21_n_1),
        .buff1_reg_9(buff1_reg_i_20_n_1),
        .\gen_write[1].mem_reg ({matrixmul_AXILiteS_s_axi_U_n_65,matrixmul_AXILiteS_s_axi_U_n_66,matrixmul_AXILiteS_s_axi_U_n_67,matrixmul_AXILiteS_s_axi_U_n_68,matrixmul_AXILiteS_s_axi_U_n_69,matrixmul_AXILiteS_s_axi_U_n_70,matrixmul_AXILiteS_s_axi_U_n_71,matrixmul_AXILiteS_s_axi_U_n_72,matrixmul_AXILiteS_s_axi_U_n_73,matrixmul_AXILiteS_s_axi_U_n_74,matrixmul_AXILiteS_s_axi_U_n_75,matrixmul_AXILiteS_s_axi_U_n_76,matrixmul_AXILiteS_s_axi_U_n_77,matrixmul_AXILiteS_s_axi_U_n_78,matrixmul_AXILiteS_s_axi_U_n_79,matrixmul_AXILiteS_s_axi_U_n_80,matrixmul_AXILiteS_s_axi_U_n_81,matrixmul_AXILiteS_s_axi_U_n_82,matrixmul_AXILiteS_s_axi_U_n_83,matrixmul_AXILiteS_s_axi_U_n_84,matrixmul_AXILiteS_s_axi_U_n_85,matrixmul_AXILiteS_s_axi_U_n_86,matrixmul_AXILiteS_s_axi_U_n_87,matrixmul_AXILiteS_s_axi_U_n_88,matrixmul_AXILiteS_s_axi_U_n_89,matrixmul_AXILiteS_s_axi_U_n_90,matrixmul_AXILiteS_s_axi_U_n_91,matrixmul_AXILiteS_s_axi_U_n_92,matrixmul_AXILiteS_s_axi_U_n_93,matrixmul_AXILiteS_s_axi_U_n_94,matrixmul_AXILiteS_s_axi_U_n_95,matrixmul_AXILiteS_s_axi_U_n_96}),
        .\gen_write[1].mem_reg_0 ({matrixmul_AXILiteS_s_axi_U_n_97,matrixmul_AXILiteS_s_axi_U_n_98,matrixmul_AXILiteS_s_axi_U_n_99,matrixmul_AXILiteS_s_axi_U_n_100,matrixmul_AXILiteS_s_axi_U_n_101,matrixmul_AXILiteS_s_axi_U_n_102,matrixmul_AXILiteS_s_axi_U_n_103,matrixmul_AXILiteS_s_axi_U_n_104,matrixmul_AXILiteS_s_axi_U_n_105,matrixmul_AXILiteS_s_axi_U_n_106,matrixmul_AXILiteS_s_axi_U_n_107,matrixmul_AXILiteS_s_axi_U_n_108,matrixmul_AXILiteS_s_axi_U_n_109,matrixmul_AXILiteS_s_axi_U_n_110,matrixmul_AXILiteS_s_axi_U_n_111,matrixmul_AXILiteS_s_axi_U_n_112,matrixmul_AXILiteS_s_axi_U_n_113,matrixmul_AXILiteS_s_axi_U_n_114,matrixmul_AXILiteS_s_axi_U_n_115,matrixmul_AXILiteS_s_axi_U_n_116,matrixmul_AXILiteS_s_axi_U_n_117,matrixmul_AXILiteS_s_axi_U_n_118,matrixmul_AXILiteS_s_axi_U_n_119,matrixmul_AXILiteS_s_axi_U_n_120,matrixmul_AXILiteS_s_axi_U_n_121,matrixmul_AXILiteS_s_axi_U_n_122,matrixmul_AXILiteS_s_axi_U_n_123,matrixmul_AXILiteS_s_axi_U_n_124,matrixmul_AXILiteS_s_axi_U_n_125,matrixmul_AXILiteS_s_axi_U_n_126,matrixmul_AXILiteS_s_axi_U_n_127,matrixmul_AXILiteS_s_axi_U_n_128}),
        .\gen_write[1].mem_reg_1 ({matrixmul_AXILiteS_s_axi_U_n_129,matrixmul_AXILiteS_s_axi_U_n_130,matrixmul_AXILiteS_s_axi_U_n_131,matrixmul_AXILiteS_s_axi_U_n_132,matrixmul_AXILiteS_s_axi_U_n_133,matrixmul_AXILiteS_s_axi_U_n_134,matrixmul_AXILiteS_s_axi_U_n_135,matrixmul_AXILiteS_s_axi_U_n_136,matrixmul_AXILiteS_s_axi_U_n_137,matrixmul_AXILiteS_s_axi_U_n_138,matrixmul_AXILiteS_s_axi_U_n_139,matrixmul_AXILiteS_s_axi_U_n_140,matrixmul_AXILiteS_s_axi_U_n_141,matrixmul_AXILiteS_s_axi_U_n_142,matrixmul_AXILiteS_s_axi_U_n_143,matrixmul_AXILiteS_s_axi_U_n_144,matrixmul_AXILiteS_s_axi_U_n_145,matrixmul_AXILiteS_s_axi_U_n_146,matrixmul_AXILiteS_s_axi_U_n_147,matrixmul_AXILiteS_s_axi_U_n_148,matrixmul_AXILiteS_s_axi_U_n_149,matrixmul_AXILiteS_s_axi_U_n_150,matrixmul_AXILiteS_s_axi_U_n_151,matrixmul_AXILiteS_s_axi_U_n_152,matrixmul_AXILiteS_s_axi_U_n_153,matrixmul_AXILiteS_s_axi_U_n_154,matrixmul_AXILiteS_s_axi_U_n_155,matrixmul_AXILiteS_s_axi_U_n_156,matrixmul_AXILiteS_s_axi_U_n_157,matrixmul_AXILiteS_s_axi_U_n_158,matrixmul_AXILiteS_s_axi_U_n_159,matrixmul_AXILiteS_s_axi_U_n_160}),
        .\gen_write[1].mem_reg_10 ({\select_ln16_reg_1924_reg_n_1_[5] ,\select_ln16_reg_1924_reg_n_1_[4] ,\select_ln16_reg_1924_reg_n_1_[3] ,\select_ln16_reg_1924_reg_n_1_[2] ,\select_ln16_reg_1924_reg_n_1_[1] ,\select_ln16_reg_1924_reg_n_1_[0] }),
        .\gen_write[1].mem_reg_11 (zext_ln16_5_reg_2140),
        .\gen_write[1].mem_reg_12 (add_ln16_33_reg_2203),
        .\gen_write[1].mem_reg_13 (select_ln16_1_reg_1951_reg),
        .\gen_write[1].mem_reg_14 (data0),
        .\gen_write[1].mem_reg_15 (add_ln16_35_reg_2079),
        .\gen_write[1].mem_reg_2 ({matrixmul_AXILiteS_s_axi_U_n_196,matrixmul_AXILiteS_s_axi_U_n_197}),
        .\gen_write[1].mem_reg_3 ({matrixmul_AXILiteS_s_axi_U_n_198,matrixmul_AXILiteS_s_axi_U_n_199}),
        .\gen_write[1].mem_reg_4 ({matrixmul_AXILiteS_s_axi_U_n_200,matrixmul_AXILiteS_s_axi_U_n_201}),
        .\gen_write[1].mem_reg_5 ({matrixmul_AXILiteS_s_axi_U_n_202,matrixmul_AXILiteS_s_axi_U_n_203}),
        .\gen_write[1].mem_reg_6 (add_ln16_30_reg_2576),
        .\gen_write[1].mem_reg_7 (ap_enable_reg_pp0_iter1_reg_n_1),
        .\gen_write[1].mem_reg_8 (\icmp_ln10_reg_1915_pp0_iter1_reg_reg_n_1_[0] ),
        .\gen_write[1].mem_reg_9 ({add_ln16_36_reg_2260[7:6],add_ln16_36_reg_2260[4:0]}),
        .\gen_write[1].mem_reg_i_30 (add_ln16_31_reg_2003),
        .\i_0_reg_734_reg[0] (\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .int_A_write_reg_0(matrixmul_AXILiteS_s_axi_U_n_193),
        .int_B_write_reg_0(matrixmul_AXILiteS_s_axi_U_n_236),
        .int_ap_ready_reg_0({ap_CS_fsm_state57,ap_CS_fsm_pp0_stage31,ap_CS_fsm_pp0_stage30,ap_CS_fsm_pp0_stage29,ap_CS_fsm_pp0_stage28,ap_CS_fsm_pp0_stage27,ap_CS_fsm_pp0_stage26,ap_CS_fsm_pp0_stage25,ap_CS_fsm_pp0_stage24,ap_CS_fsm_pp0_stage23,ap_CS_fsm_pp0_stage22,ap_CS_fsm_pp0_stage21,ap_CS_fsm_pp0_stage20,ap_CS_fsm_pp0_stage19,ap_CS_fsm_pp0_stage18,ap_CS_fsm_pp0_stage17,ap_CS_fsm_pp0_stage16,ap_CS_fsm_pp0_stage15,ap_CS_fsm_pp0_stage14,ap_CS_fsm_pp0_stage13,ap_CS_fsm_pp0_stage12,ap_CS_fsm_pp0_stage11,ap_CS_fsm_pp0_stage10,ap_CS_fsm_pp0_stage9,ap_CS_fsm_pp0_stage8,ap_CS_fsm_pp0_stage7,ap_CS_fsm_pp0_stage6,ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage0,\ap_CS_fsm_reg_n_1_[0] }),
        .interrupt(interrupt),
        .\rdata[10]_i_2 (\rdata_reg[10]_i_7_n_1 ),
        .\rdata[11]_i_2 (\rdata_reg[11]_i_7_n_1 ),
        .\rdata[12]_i_2 (\rdata_reg[12]_i_7_n_1 ),
        .\rdata[13]_i_2 (\rdata_reg[13]_i_7_n_1 ),
        .\rdata[14]_i_2 (\rdata_reg[14]_i_7_n_1 ),
        .\rdata[15]_i_2 (\rdata_reg[15]_i_7_n_1 ),
        .\rdata[16]_i_2 (\rdata_reg[16]_i_7_n_1 ),
        .\rdata[17]_i_2 (\rdata_reg[17]_i_7_n_1 ),
        .\rdata[18]_i_2 (\rdata_reg[18]_i_7_n_1 ),
        .\rdata[19]_i_2 (\rdata_reg[19]_i_7_n_1 ),
        .\rdata[20]_i_2 (\rdata_reg[20]_i_7_n_1 ),
        .\rdata[21]_i_2 (\rdata_reg[21]_i_7_n_1 ),
        .\rdata[22]_i_2 (\rdata_reg[22]_i_7_n_1 ),
        .\rdata[23]_i_2 (\rdata_reg[23]_i_7_n_1 ),
        .\rdata[24]_i_2 (\rdata_reg[24]_i_7_n_1 ),
        .\rdata[25]_i_2 (\rdata_reg[25]_i_7_n_1 ),
        .\rdata[26]_i_2 (\rdata_reg[26]_i_7_n_1 ),
        .\rdata[27]_i_2 (\rdata_reg[27]_i_7_n_1 ),
        .\rdata[28]_i_2 (\rdata_reg[28]_i_7_n_1 ),
        .\rdata[29]_i_2 (\rdata_reg[29]_i_7_n_1 ),
        .\rdata[30]_i_2 (\rdata_reg[30]_i_7_n_1 ),
        .\rdata[31]_i_4 (\rdata_reg[31]_i_13_n_1 ),
        .\rdata[4]_i_2 (\rdata_reg[4]_i_7_n_1 ),
        .\rdata[5]_i_2 (\rdata_reg[5]_i_7_n_1 ),
        .\rdata[6]_i_2 (\rdata_reg[6]_i_7_n_1 ),
        .\rdata[8]_i_2 (\rdata_reg[8]_i_7_n_1 ),
        .\rdata[9]_i_2 (\rdata_reg[9]_i_7_n_1 ),
        .\rdata_reg[0]_0 (\rdata_reg[0]_i_6_n_1 ),
        .\rdata_reg[0]_i_4 (\rdata_reg[0]_i_10_n_1 ),
        .\rdata_reg[0]_i_4_0 (\rdata_reg[31]_i_12_n_1 ),
        .\rdata_reg[0]_i_4_1 (\rdata_reg[0]_i_9_n_1 ),
        .\rdata_reg[10]_0 (\rdata_reg[10]_i_6_n_1 ),
        .\rdata_reg[10]_1 (\rdata_reg[10]_i_4_n_1 ),
        .\rdata_reg[11]_0 (\rdata_reg[11]_i_6_n_1 ),
        .\rdata_reg[11]_1 (\rdata_reg[11]_i_4_n_1 ),
        .\rdata_reg[12]_0 (\rdata_reg[12]_i_6_n_1 ),
        .\rdata_reg[12]_1 (\rdata_reg[12]_i_4_n_1 ),
        .\rdata_reg[13]_0 (\rdata_reg[13]_i_6_n_1 ),
        .\rdata_reg[13]_1 (\rdata_reg[13]_i_4_n_1 ),
        .\rdata_reg[14]_0 (\rdata_reg[14]_i_6_n_1 ),
        .\rdata_reg[14]_1 (\rdata_reg[14]_i_4_n_1 ),
        .\rdata_reg[15]_0 (\rdata_reg[15]_i_6_n_1 ),
        .\rdata_reg[15]_1 (\rdata_reg[15]_i_4_n_1 ),
        .\rdata_reg[16]_0 (\rdata_reg[16]_i_6_n_1 ),
        .\rdata_reg[16]_1 (\rdata_reg[16]_i_4_n_1 ),
        .\rdata_reg[17]_0 (\rdata_reg[17]_i_6_n_1 ),
        .\rdata_reg[17]_1 (\rdata_reg[17]_i_4_n_1 ),
        .\rdata_reg[18]_0 (\rdata_reg[18]_i_6_n_1 ),
        .\rdata_reg[18]_1 (\rdata_reg[18]_i_4_n_1 ),
        .\rdata_reg[19]_0 (\rdata_reg[19]_i_6_n_1 ),
        .\rdata_reg[19]_1 (\rdata_reg[19]_i_4_n_1 ),
        .\rdata_reg[1]_0 (\rdata_reg[1]_i_10_n_1 ),
        .\rdata_reg[1]_i_6 (\rdata_reg[1]_i_14_n_1 ),
        .\rdata_reg[1]_i_6_0 (\rdata_reg[1]_i_13_n_1 ),
        .\rdata_reg[20]_0 (\rdata_reg[20]_i_6_n_1 ),
        .\rdata_reg[20]_1 (\rdata_reg[20]_i_4_n_1 ),
        .\rdata_reg[21]_0 (\rdata_reg[21]_i_6_n_1 ),
        .\rdata_reg[21]_1 (\rdata_reg[21]_i_4_n_1 ),
        .\rdata_reg[22]_0 (\rdata_reg[22]_i_6_n_1 ),
        .\rdata_reg[22]_1 (\rdata_reg[22]_i_4_n_1 ),
        .\rdata_reg[23]_0 (\rdata_reg[23]_i_6_n_1 ),
        .\rdata_reg[23]_1 (\rdata_reg[23]_i_4_n_1 ),
        .\rdata_reg[24]_0 (\rdata_reg[24]_i_6_n_1 ),
        .\rdata_reg[24]_1 (\rdata_reg[24]_i_4_n_1 ),
        .\rdata_reg[25]_0 (\rdata_reg[25]_i_6_n_1 ),
        .\rdata_reg[25]_1 (\rdata_reg[25]_i_4_n_1 ),
        .\rdata_reg[26]_0 (\rdata_reg[26]_i_6_n_1 ),
        .\rdata_reg[26]_1 (\rdata_reg[26]_i_4_n_1 ),
        .\rdata_reg[27]_0 (\rdata_reg[27]_i_6_n_1 ),
        .\rdata_reg[27]_1 (\rdata_reg[27]_i_4_n_1 ),
        .\rdata_reg[28]_0 (\rdata_reg[28]_i_6_n_1 ),
        .\rdata_reg[28]_1 (\rdata_reg[28]_i_4_n_1 ),
        .\rdata_reg[29]_0 (\rdata_reg[29]_i_6_n_1 ),
        .\rdata_reg[29]_1 (\rdata_reg[29]_i_4_n_1 ),
        .\rdata_reg[2]_0 (\rdata_reg[2]_i_5_n_1 ),
        .\rdata_reg[2]_i_4 (\rdata_reg[2]_i_9_n_1 ),
        .\rdata_reg[2]_i_4_0 (\rdata_reg[2]_i_8_n_1 ),
        .\rdata_reg[30]_0 (\rdata_reg[30]_i_6_n_1 ),
        .\rdata_reg[30]_1 (\rdata_reg[30]_i_4_n_1 ),
        .\rdata_reg[31]_0 (\rdata_reg[31]_i_9_n_1 ),
        .\rdata_reg[31]_1 (\rdata_reg[31]_i_10_n_1 ),
        .\rdata_reg[31]_2 (\rdata_reg[31]_i_6_n_1 ),
        .\rdata_reg[31]_3 (\rdata_reg[31]_i_7_n_1 ),
        .\rdata_reg[3]_0 (\rdata_reg[3]_i_5_n_1 ),
        .\rdata_reg[3]_i_4 (\rdata_reg[3]_i_9_n_1 ),
        .\rdata_reg[3]_i_4_0 (\rdata_reg[3]_i_8_n_1 ),
        .\rdata_reg[4]_0 (\rdata_reg[4]_i_6_n_1 ),
        .\rdata_reg[4]_1 (\rdata_reg[4]_i_4_n_1 ),
        .\rdata_reg[5]_0 (\rdata_reg[5]_i_6_n_1 ),
        .\rdata_reg[5]_1 (\rdata_reg[5]_i_4_n_1 ),
        .\rdata_reg[6]_0 (\rdata_reg[6]_i_6_n_1 ),
        .\rdata_reg[6]_1 (\rdata_reg[6]_i_4_n_1 ),
        .\rdata_reg[7]_0 (\rdata_reg[7]_i_5_n_1 ),
        .\rdata_reg[7]_i_4 (\rdata_reg[7]_i_9_n_1 ),
        .\rdata_reg[7]_i_4_0 (\rdata_reg[7]_i_8_n_1 ),
        .\rdata_reg[8]_0 (\rdata_reg[8]_i_6_n_1 ),
        .\rdata_reg[8]_1 (\rdata_reg[8]_i_4_n_1 ),
        .\rdata_reg[9]_0 (\rdata_reg[9]_i_6_n_1 ),
        .\rdata_reg[9]_1 (\rdata_reg[9]_i_4_n_1 ),
        .\reg_768_reg[17] (\B_load_30_reg_2466_reg[17]_i_2_n_1 ),
        .\reg_768_reg[18] (\B_load_30_reg_2466_reg[18]_i_2_n_1 ),
        .\reg_768_reg[19] (\B_load_30_reg_2466_reg[19]_i_2_n_1 ),
        .\reg_768_reg[20] (\B_load_30_reg_2466_reg[20]_i_2_n_1 ),
        .\reg_768_reg[21] (\B_load_30_reg_2466_reg[21]_i_2_n_1 ),
        .\reg_768_reg[22] (\B_load_30_reg_2466_reg[22]_i_2_n_1 ),
        .\reg_768_reg[23] (\B_load_30_reg_2466_reg[23]_i_2_n_1 ),
        .\reg_768_reg[24] (\B_load_30_reg_2466_reg[24]_i_2_n_1 ),
        .\reg_768_reg[25] (\B_load_30_reg_2466_reg[25]_i_2_n_1 ),
        .\reg_768_reg[26] (\B_load_30_reg_2466_reg[26]_i_2_n_1 ),
        .\reg_768_reg[27] (\B_load_30_reg_2466_reg[27]_i_2_n_1 ),
        .\reg_768_reg[28] (\B_load_30_reg_2466_reg[28]_i_2_n_1 ),
        .\reg_768_reg[29] (\B_load_30_reg_2466_reg[29]_i_2_n_1 ),
        .\reg_768_reg[30] (\B_load_30_reg_2466_reg[30]_i_2_n_1 ),
        .\reg_768_reg[31] (buff0_reg_i_35_n_1),
        .\reg_768_reg[31]_0 (\B_load_30_reg_2466_reg[31]_i_2_n_1 ),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID),
        .s_axi_AXILiteS_WVALID_0(matrixmul_AXILiteS_s_axi_U_n_237));
  design_1_matrixmul_0_0_matrixmul_mul_32sbkb matrixmul_mul_32sbkb_U1
       (.A_q0(A_q0),
        .B_q0(B_q0[16:0]),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0 ),
        .Q(reg_784),
        .ap_clk(ap_clk),
        .buff1_reg({matrixmul_AXILiteS_s_axi_U_n_200,matrixmul_AXILiteS_s_axi_U_n_201}),
        .buff2_reg(reg_772),
        .reg_7720(reg_7720),
        .reg_7840(reg_7840));
  design_1_matrixmul_0_0_matrixmul_mul_32sbkb_0 matrixmul_mul_32sbkb_U10
       (.A_q0(A_q0),
        .B_q0(B_q0[16:0]),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_0 ),
        .E(matrixmul_mul_32sbkb_U5_n_1),
        .Q(reg_768),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff1_reg(matrixmul_AXILiteS_s_axi_U_n_196),
        .buff1_reg_0(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .buff1_reg_1({ap_CS_fsm_pp0_stage25,ap_CS_fsm_pp0_stage13,ap_CS_fsm_pp0_stage8,ap_CS_fsm_pp0_stage3}),
        .buff2_reg(reg_764),
        .\icmp_ln10_reg_1915_reg[0] (matrixmul_mul_32sbkb_U10_n_1));
  design_1_matrixmul_0_0_matrixmul_mul_32sbkb_1 matrixmul_mul_32sbkb_U11
       (.A_q0(A_q0),
        .B_q0(B_q0[16:0]),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_1 ),
        .Q(reg_776),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff1_reg({matrixmul_AXILiteS_s_axi_U_n_196,matrixmul_AXILiteS_s_axi_U_n_197}),
        .buff1_reg_0({ap_CS_fsm_pp0_stage27,ap_CS_fsm_pp0_stage24,ap_CS_fsm_pp0_stage19,ap_CS_fsm_pp0_stage16,ap_CS_fsm_pp0_stage14,ap_CS_fsm_pp0_stage9,ap_CS_fsm_pp0_stage4}),
        .buff1_reg_1(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .buff2_reg(reg_772),
        .\icmp_ln10_reg_1915_reg[0] (matrixmul_mul_32sbkb_U11_n_35),
        .reg_7720(reg_7720),
        .reg_7760(reg_7760));
  design_1_matrixmul_0_0_matrixmul_mul_32sbkb_2 matrixmul_mul_32sbkb_U12
       (.A_q0(A_q0),
        .B_q0(B_q0[16:0]),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_2 ),
        .Q(reg_784),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff1_reg(matrixmul_AXILiteS_s_axi_U_n_197),
        .buff1_reg_0({ap_CS_fsm_pp0_stage29,ap_CS_fsm_pp0_stage27,ap_CS_fsm_pp0_stage21,ap_CS_fsm_pp0_stage19,ap_CS_fsm_pp0_stage16,ap_CS_fsm_pp0_stage11,ap_CS_fsm_pp0_stage6,ap_CS_fsm_pp0_stage5}),
        .buff1_reg_1(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .buff2_reg(reg_788),
        .\icmp_ln10_reg_1915_reg[0] (matrixmul_mul_32sbkb_U12_n_2),
        .reg_7840(reg_7840));
  design_1_matrixmul_0_0_matrixmul_mul_32sbkb_3 matrixmul_mul_32sbkb_U13
       (.A_q0(A_q0),
        .B_q0(B_q0[16:0]),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_3 ),
        .E(matrixmul_mul_32sbkb_U3_n_1),
        .Q(reg_792),
        .ap_clk(ap_clk),
        .buff1_reg(matrixmul_mul_32sbkb_U10_n_1),
        .buff1_reg_0(matrixmul_AXILiteS_s_axi_U_n_198),
        .buff2_reg(reg_764));
  design_1_matrixmul_0_0_matrixmul_mul_32sbkb_4 matrixmul_mul_32sbkb_U14
       (.A_q0(A_q0),
        .B_q0(B_q0[16:0]),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_4 ),
        .Q(reg_760),
        .ap_clk(ap_clk),
        .buff1_reg(matrixmul_AXILiteS_s_axi_U_n_197),
        .buff2_reg(reg_772),
        .reg_7600(reg_7600),
        .reg_7720(reg_7720));
  design_1_matrixmul_0_0_matrixmul_mul_32sbkb_5 matrixmul_mul_32sbkb_U15
       (.A_q0(A_q0),
        .B_q0(B_q0[16:0]),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_5 ),
        .E(matrixmul_mul_32sbkb_U5_n_1),
        .Q(reg_768),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff1_reg({matrixmul_AXILiteS_s_axi_U_n_198,matrixmul_AXILiteS_s_axi_U_n_199}),
        .buff1_reg_0({ap_CS_fsm_pp0_stage28,ap_CS_fsm_pp0_stage20,ap_CS_fsm_pp0_stage15,ap_CS_fsm_pp0_stage10}),
        .buff1_reg_1(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .buff2_reg(reg_796),
        .reg_7960(reg_7960));
  design_1_matrixmul_0_0_matrixmul_mul_32sbkb_6 matrixmul_mul_32sbkb_U16
       (.A_q0(A_q0),
        .B_q0(B_q0[16:0]),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_6 ),
        .E(matrixmul_mul_32sbkb_U12_n_2),
        .Q(reg_776),
        .ap_clk(ap_clk),
        .buff1_reg(matrixmul_AXILiteS_s_axi_U_n_198),
        .buff2_reg(reg_788),
        .reg_7760(reg_7760));
  design_1_matrixmul_0_0_matrixmul_mul_32sbkb_7 matrixmul_mul_32sbkb_U17
       (.A_q0(A_q0),
        .B_q0(B_q0[16:0]),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_7 ),
        .Q(reg_800),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff1_reg(matrixmul_AXILiteS_s_axi_U_n_199),
        .buff1_reg_0({ap_CS_fsm_pp0_stage30,ap_CS_fsm_pp0_stage25,ap_CS_fsm_pp0_stage22,ap_CS_fsm_pp0_stage17,ap_CS_fsm_pp0_stage12,ap_CS_fsm_pp0_stage10}),
        .buff1_reg_1(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .buff2_reg(reg_804),
        .reg_8000(reg_8000),
        .reg_8040(reg_8040));
  design_1_matrixmul_0_0_matrixmul_mul_32sbkb_8 matrixmul_mul_32sbkb_U18
       (.A_q0(A_q0),
        .B_q0(B_q0[16:0]),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_8 ),
        .E(matrixmul_mul_32sbkb_U18_n_1),
        .Q(B_load_28_reg_2441),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff0_reg(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .buff0_reg_0(ap_CS_fsm_pp0_stage30),
        .buff1_reg(matrixmul_AXILiteS_s_axi_U_n_203),
        .buff2_reg(reg_804),
        .reg_8040(reg_8040));
  design_1_matrixmul_0_0_matrixmul_mul_32sbkb_9 matrixmul_mul_32sbkb_U19
       (.A_q0(A_q0),
        .B(matrixmul_AXILiteS_s_axi_U_n_195),
        .B_q0(B_q0[16:0]),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_9 ),
        .E(matrixmul_mul_32sbkb_U21_n_1),
        .Q(B_load_30_reg_2466),
        .ap_clk(ap_clk),
        .buff1_reg(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .buff1_reg_0(ap_CS_fsm_pp0_stage0),
        .buff1_reg_1(ap_enable_reg_pp0_iter1_reg_n_1),
        .buff2_reg(A_load_30_reg_2496),
        .\icmp_ln10_reg_1915_reg[0] (matrixmul_mul_32sbkb_U19_n_1));
  design_1_matrixmul_0_0_matrixmul_mul_32sbkb_10 matrixmul_mul_32sbkb_U2
       (.A_q0(A_q0),
        .B_q0(B_q0[16:0]),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_10 ),
        .E(reg_8080),
        .Q(reg_808),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff1_reg(reg_7960),
        .buff1_reg_0(matrixmul_AXILiteS_s_axi_U_n_202),
        .buff1_reg_1({ap_CS_fsm_pp0_stage28,ap_CS_fsm_pp0_stage20,ap_CS_fsm_pp0_stage12}),
        .buff1_reg_2(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .buff2_reg(reg_796));
  design_1_matrixmul_0_0_matrixmul_mul_32sbkb_11 matrixmul_mul_32sbkb_U20
       (.A_load_31_reg_25160(A_load_31_reg_25160),
        .A_q0(A_q0),
        .B(matrixmul_AXILiteS_s_axi_U_n_195),
        .B_q0(B_q0[16:0]),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_11 ),
        .Q(B_load_31_reg_2501),
        .ap_clk(ap_clk),
        .buff0_reg(matrixmul_mul_32sbkb_U19_n_1),
        .buff1_reg(ap_CS_fsm_pp0_stage1),
        .buff1_reg_0(ap_enable_reg_pp0_iter1_reg_n_1),
        .buff1_reg_1(\icmp_ln10_reg_1915_pp0_iter1_reg_reg_n_1_[0] ),
        .buff2_reg(A_load_31_reg_2516));
  design_1_matrixmul_0_0_matrixmul_mul_32sbkb_12 matrixmul_mul_32sbkb_U21
       (.A_q0(A_q0),
        .B_q0(B_q0[16:0]),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_12 ),
        .E(A_load_31_reg_25160),
        .Q(B_load_29_reg_2511),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff1_reg({matrixmul_AXILiteS_s_axi_U_n_202,matrixmul_AXILiteS_s_axi_U_n_203}),
        .buff1_reg_0(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .buff1_reg_1(ap_CS_fsm_pp0_stage31),
        .buff2_reg(A_load_29_reg_2461),
        .\icmp_ln10_reg_1915_reg[0] (matrixmul_mul_32sbkb_U21_n_1));
  design_1_matrixmul_0_0_matrixmul_mul_32sbkb_13 matrixmul_mul_32sbkb_U3
       (.A_q0(A_q0),
        .B_q0(B_q0[16:0]),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_13 ),
        .E(matrixmul_mul_32sbkb_U3_n_1),
        .Q(reg_792),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff0_reg(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .buff0_reg_0({ap_CS_fsm_pp0_stage29,ap_CS_fsm_pp0_stage21,ap_CS_fsm_pp0_stage13,ap_CS_fsm_pp0_stage6}),
        .buff1_reg(matrixmul_mul_32sbkb_U12_n_2),
        .buff1_reg_0(matrixmul_AXILiteS_s_axi_U_n_202),
        .buff2_reg(reg_788));
  design_1_matrixmul_0_0_matrixmul_mul_32sbkb_14 matrixmul_mul_32sbkb_U4
       (.A_q0(A_q0),
        .B_q0(B_q0[16:0]),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_14 ),
        .Q(reg_760),
        .ap_clk(ap_clk),
        .buff1_reg(matrixmul_AXILiteS_s_axi_U_n_201),
        .buff2_reg(reg_804),
        .reg_7600(reg_7600),
        .reg_8040(reg_8040));
  design_1_matrixmul_0_0_matrixmul_mul_32sbkb_15 matrixmul_mul_32sbkb_U5
       (.A_q0(A_q0),
        .B_q0(B_q0[16:0]),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_15 ),
        .E(matrixmul_mul_32sbkb_U5_n_1),
        .Q(reg_768),
        .\ap_CS_fsm_reg[24] (reg_7800),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff0_reg({ap_CS_fsm_pp0_stage23,ap_CS_fsm_pp0_stage15,ap_CS_fsm_pp0_stage8,ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage3}),
        .buff0_reg_0(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .buff1_reg(matrixmul_AXILiteS_s_axi_U_n_199),
        .buff2_reg(reg_780));
  design_1_matrixmul_0_0_matrixmul_mul_32sbkb_16 matrixmul_mul_32sbkb_U6
       (.A_q0(A_q0),
        .B_q0(B_q0[16:0]),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_16 ),
        .Q(reg_776),
        .ap_clk(ap_clk),
        .buff1_reg(matrixmul_AXILiteS_s_axi_U_n_200),
        .buff2_reg(reg_756),
        .reg_7560(reg_7560),
        .reg_7760(reg_7760));
  design_1_matrixmul_0_0_matrixmul_mul_32sbkb_17 matrixmul_mul_32sbkb_U7
       (.A_q0(A_q0),
        .B_q0(B_q0[16:0]),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_17 ),
        .E(reg_8000),
        .Q(reg_800),
        .ap_clk(ap_clk),
        .buff1_reg(matrixmul_mul_32sbkb_U10_n_1),
        .buff1_reg_0(matrixmul_AXILiteS_s_axi_U_n_200),
        .buff2_reg(reg_764));
  design_1_matrixmul_0_0_matrixmul_mul_32sbkb_18 matrixmul_mul_32sbkb_U8
       (.A_q0(A_q0),
        .B_q0(B_q0[16:0]),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_18 ),
        .E(matrixmul_mul_32sbkb_U8_n_1),
        .Q(reg_816),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff1_reg(matrixmul_AXILiteS_s_axi_U_n_201),
        .buff1_reg_0(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .buff1_reg_1({ap_CS_fsm_pp0_stage26,ap_CS_fsm_pp0_stage18}),
        .buff2_reg(reg_812));
  design_1_matrixmul_0_0_matrixmul_mul_32sbkb_19 matrixmul_mul_32sbkb_U9
       (.A_q0(A_q0),
        .B_q0(B_q0[16:0]),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_19 ),
        .Q(reg_760),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff1_reg(matrixmul_AXILiteS_s_axi_U_n_196),
        .buff1_reg_0({ap_CS_fsm_pp0_stage24,ap_CS_fsm_pp0_stage22,ap_CS_fsm_pp0_stage14,ap_CS_fsm_pp0_stage7,ap_CS_fsm_pp0_stage2}),
        .buff1_reg_1(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .buff2_reg(reg_756),
        .reg_7560(reg_7560),
        .reg_7600(reg_7600));
  FDRE \mul_ln16_12_reg_2266_reg[0] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_7 [0]),
        .Q(mul_ln16_12_reg_2266[0]),
        .R(1'b0));
  FDRE \mul_ln16_12_reg_2266_reg[10] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_7 [10]),
        .Q(mul_ln16_12_reg_2266[10]),
        .R(1'b0));
  FDRE \mul_ln16_12_reg_2266_reg[11] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_7 [11]),
        .Q(mul_ln16_12_reg_2266[11]),
        .R(1'b0));
  FDRE \mul_ln16_12_reg_2266_reg[12] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_7 [12]),
        .Q(mul_ln16_12_reg_2266[12]),
        .R(1'b0));
  FDRE \mul_ln16_12_reg_2266_reg[13] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_7 [13]),
        .Q(mul_ln16_12_reg_2266[13]),
        .R(1'b0));
  FDRE \mul_ln16_12_reg_2266_reg[14] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_7 [14]),
        .Q(mul_ln16_12_reg_2266[14]),
        .R(1'b0));
  FDRE \mul_ln16_12_reg_2266_reg[15] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_7 [15]),
        .Q(mul_ln16_12_reg_2266[15]),
        .R(1'b0));
  FDRE \mul_ln16_12_reg_2266_reg[16] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_7 [16]),
        .Q(mul_ln16_12_reg_2266[16]),
        .R(1'b0));
  FDRE \mul_ln16_12_reg_2266_reg[17] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_7 [17]),
        .Q(mul_ln16_12_reg_2266[17]),
        .R(1'b0));
  FDRE \mul_ln16_12_reg_2266_reg[18] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_7 [18]),
        .Q(mul_ln16_12_reg_2266[18]),
        .R(1'b0));
  FDRE \mul_ln16_12_reg_2266_reg[19] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_7 [19]),
        .Q(mul_ln16_12_reg_2266[19]),
        .R(1'b0));
  FDRE \mul_ln16_12_reg_2266_reg[1] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_7 [1]),
        .Q(mul_ln16_12_reg_2266[1]),
        .R(1'b0));
  FDRE \mul_ln16_12_reg_2266_reg[20] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_7 [20]),
        .Q(mul_ln16_12_reg_2266[20]),
        .R(1'b0));
  FDRE \mul_ln16_12_reg_2266_reg[21] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_7 [21]),
        .Q(mul_ln16_12_reg_2266[21]),
        .R(1'b0));
  FDRE \mul_ln16_12_reg_2266_reg[22] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_7 [22]),
        .Q(mul_ln16_12_reg_2266[22]),
        .R(1'b0));
  FDRE \mul_ln16_12_reg_2266_reg[23] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_7 [23]),
        .Q(mul_ln16_12_reg_2266[23]),
        .R(1'b0));
  FDRE \mul_ln16_12_reg_2266_reg[24] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_7 [24]),
        .Q(mul_ln16_12_reg_2266[24]),
        .R(1'b0));
  FDRE \mul_ln16_12_reg_2266_reg[25] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_7 [25]),
        .Q(mul_ln16_12_reg_2266[25]),
        .R(1'b0));
  FDRE \mul_ln16_12_reg_2266_reg[26] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_7 [26]),
        .Q(mul_ln16_12_reg_2266[26]),
        .R(1'b0));
  FDRE \mul_ln16_12_reg_2266_reg[27] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_7 [27]),
        .Q(mul_ln16_12_reg_2266[27]),
        .R(1'b0));
  FDRE \mul_ln16_12_reg_2266_reg[28] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_7 [28]),
        .Q(mul_ln16_12_reg_2266[28]),
        .R(1'b0));
  FDRE \mul_ln16_12_reg_2266_reg[29] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_7 [29]),
        .Q(mul_ln16_12_reg_2266[29]),
        .R(1'b0));
  FDRE \mul_ln16_12_reg_2266_reg[2] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_7 [2]),
        .Q(mul_ln16_12_reg_2266[2]),
        .R(1'b0));
  FDRE \mul_ln16_12_reg_2266_reg[30] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_7 [30]),
        .Q(mul_ln16_12_reg_2266[30]),
        .R(1'b0));
  FDRE \mul_ln16_12_reg_2266_reg[31] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_7 [31]),
        .Q(mul_ln16_12_reg_2266[31]),
        .R(1'b0));
  FDRE \mul_ln16_12_reg_2266_reg[3] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_7 [3]),
        .Q(mul_ln16_12_reg_2266[3]),
        .R(1'b0));
  FDRE \mul_ln16_12_reg_2266_reg[4] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_7 [4]),
        .Q(mul_ln16_12_reg_2266[4]),
        .R(1'b0));
  FDRE \mul_ln16_12_reg_2266_reg[5] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_7 [5]),
        .Q(mul_ln16_12_reg_2266[5]),
        .R(1'b0));
  FDRE \mul_ln16_12_reg_2266_reg[6] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_7 [6]),
        .Q(mul_ln16_12_reg_2266[6]),
        .R(1'b0));
  FDRE \mul_ln16_12_reg_2266_reg[7] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_7 [7]),
        .Q(mul_ln16_12_reg_2266[7]),
        .R(1'b0));
  FDRE \mul_ln16_12_reg_2266_reg[8] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_7 [8]),
        .Q(mul_ln16_12_reg_2266[8]),
        .R(1'b0));
  FDRE \mul_ln16_12_reg_2266_reg[9] 
       (.C(ap_clk),
        .CE(add_ln16_36_reg_22600),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_7 [9]),
        .Q(mul_ln16_12_reg_2266[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln16_1_reg_2100[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage8),
        .I1(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .O(mul_ln16_1_reg_21000));
  FDRE \mul_ln16_1_reg_2100_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln16_1_reg_21000),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_0 [0]),
        .Q(mul_ln16_1_reg_2100[0]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_2100_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln16_1_reg_21000),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_0 [10]),
        .Q(mul_ln16_1_reg_2100[10]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_2100_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln16_1_reg_21000),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_0 [11]),
        .Q(mul_ln16_1_reg_2100[11]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_2100_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln16_1_reg_21000),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_0 [12]),
        .Q(mul_ln16_1_reg_2100[12]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_2100_reg[13] 
       (.C(ap_clk),
        .CE(mul_ln16_1_reg_21000),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_0 [13]),
        .Q(mul_ln16_1_reg_2100[13]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_2100_reg[14] 
       (.C(ap_clk),
        .CE(mul_ln16_1_reg_21000),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_0 [14]),
        .Q(mul_ln16_1_reg_2100[14]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_2100_reg[15] 
       (.C(ap_clk),
        .CE(mul_ln16_1_reg_21000),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_0 [15]),
        .Q(mul_ln16_1_reg_2100[15]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_2100_reg[16] 
       (.C(ap_clk),
        .CE(mul_ln16_1_reg_21000),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_0 [16]),
        .Q(mul_ln16_1_reg_2100[16]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_2100_reg[17] 
       (.C(ap_clk),
        .CE(mul_ln16_1_reg_21000),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_0 [17]),
        .Q(mul_ln16_1_reg_2100[17]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_2100_reg[18] 
       (.C(ap_clk),
        .CE(mul_ln16_1_reg_21000),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_0 [18]),
        .Q(mul_ln16_1_reg_2100[18]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_2100_reg[19] 
       (.C(ap_clk),
        .CE(mul_ln16_1_reg_21000),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_0 [19]),
        .Q(mul_ln16_1_reg_2100[19]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_2100_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln16_1_reg_21000),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_0 [1]),
        .Q(mul_ln16_1_reg_2100[1]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_2100_reg[20] 
       (.C(ap_clk),
        .CE(mul_ln16_1_reg_21000),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_0 [20]),
        .Q(mul_ln16_1_reg_2100[20]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_2100_reg[21] 
       (.C(ap_clk),
        .CE(mul_ln16_1_reg_21000),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_0 [21]),
        .Q(mul_ln16_1_reg_2100[21]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_2100_reg[22] 
       (.C(ap_clk),
        .CE(mul_ln16_1_reg_21000),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_0 [22]),
        .Q(mul_ln16_1_reg_2100[22]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_2100_reg[23] 
       (.C(ap_clk),
        .CE(mul_ln16_1_reg_21000),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_0 [23]),
        .Q(mul_ln16_1_reg_2100[23]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_2100_reg[24] 
       (.C(ap_clk),
        .CE(mul_ln16_1_reg_21000),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_0 [24]),
        .Q(mul_ln16_1_reg_2100[24]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_2100_reg[25] 
       (.C(ap_clk),
        .CE(mul_ln16_1_reg_21000),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_0 [25]),
        .Q(mul_ln16_1_reg_2100[25]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_2100_reg[26] 
       (.C(ap_clk),
        .CE(mul_ln16_1_reg_21000),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_0 [26]),
        .Q(mul_ln16_1_reg_2100[26]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_2100_reg[27] 
       (.C(ap_clk),
        .CE(mul_ln16_1_reg_21000),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_0 [27]),
        .Q(mul_ln16_1_reg_2100[27]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_2100_reg[28] 
       (.C(ap_clk),
        .CE(mul_ln16_1_reg_21000),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_0 [28]),
        .Q(mul_ln16_1_reg_2100[28]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_2100_reg[29] 
       (.C(ap_clk),
        .CE(mul_ln16_1_reg_21000),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_0 [29]),
        .Q(mul_ln16_1_reg_2100[29]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_2100_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln16_1_reg_21000),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_0 [2]),
        .Q(mul_ln16_1_reg_2100[2]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_2100_reg[30] 
       (.C(ap_clk),
        .CE(mul_ln16_1_reg_21000),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_0 [30]),
        .Q(mul_ln16_1_reg_2100[30]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_2100_reg[31] 
       (.C(ap_clk),
        .CE(mul_ln16_1_reg_21000),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_0 [31]),
        .Q(mul_ln16_1_reg_2100[31]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_2100_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln16_1_reg_21000),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_0 [3]),
        .Q(mul_ln16_1_reg_2100[3]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_2100_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln16_1_reg_21000),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_0 [4]),
        .Q(mul_ln16_1_reg_2100[4]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_2100_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln16_1_reg_21000),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_0 [5]),
        .Q(mul_ln16_1_reg_2100[5]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_2100_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln16_1_reg_21000),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_0 [6]),
        .Q(mul_ln16_1_reg_2100[6]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_2100_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln16_1_reg_21000),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_0 [7]),
        .Q(mul_ln16_1_reg_2100[7]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_2100_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln16_1_reg_21000),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_0 [8]),
        .Q(mul_ln16_1_reg_2100[8]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_2100_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln16_1_reg_21000),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_0 [9]),
        .Q(mul_ln16_1_reg_2100[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln16_28_reg_2536[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage6),
        .I1(\icmp_ln10_reg_1915_pp0_iter1_reg_reg_n_1_[0] ),
        .O(add_ln16_24_reg_25410));
  FDRE \mul_ln16_28_reg_2536_reg[0] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_8 [0]),
        .Q(mul_ln16_28_reg_2536[0]),
        .R(1'b0));
  FDRE \mul_ln16_28_reg_2536_reg[10] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_8 [10]),
        .Q(mul_ln16_28_reg_2536[10]),
        .R(1'b0));
  FDRE \mul_ln16_28_reg_2536_reg[11] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_8 [11]),
        .Q(mul_ln16_28_reg_2536[11]),
        .R(1'b0));
  FDRE \mul_ln16_28_reg_2536_reg[12] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_8 [12]),
        .Q(mul_ln16_28_reg_2536[12]),
        .R(1'b0));
  FDRE \mul_ln16_28_reg_2536_reg[13] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_8 [13]),
        .Q(mul_ln16_28_reg_2536[13]),
        .R(1'b0));
  FDRE \mul_ln16_28_reg_2536_reg[14] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_8 [14]),
        .Q(mul_ln16_28_reg_2536[14]),
        .R(1'b0));
  FDRE \mul_ln16_28_reg_2536_reg[15] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_8 [15]),
        .Q(mul_ln16_28_reg_2536[15]),
        .R(1'b0));
  FDRE \mul_ln16_28_reg_2536_reg[16] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_8 [16]),
        .Q(mul_ln16_28_reg_2536[16]),
        .R(1'b0));
  FDRE \mul_ln16_28_reg_2536_reg[17] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_8 [17]),
        .Q(mul_ln16_28_reg_2536[17]),
        .R(1'b0));
  FDRE \mul_ln16_28_reg_2536_reg[18] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_8 [18]),
        .Q(mul_ln16_28_reg_2536[18]),
        .R(1'b0));
  FDRE \mul_ln16_28_reg_2536_reg[19] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_8 [19]),
        .Q(mul_ln16_28_reg_2536[19]),
        .R(1'b0));
  FDRE \mul_ln16_28_reg_2536_reg[1] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_8 [1]),
        .Q(mul_ln16_28_reg_2536[1]),
        .R(1'b0));
  FDRE \mul_ln16_28_reg_2536_reg[20] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_8 [20]),
        .Q(mul_ln16_28_reg_2536[20]),
        .R(1'b0));
  FDRE \mul_ln16_28_reg_2536_reg[21] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_8 [21]),
        .Q(mul_ln16_28_reg_2536[21]),
        .R(1'b0));
  FDRE \mul_ln16_28_reg_2536_reg[22] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_8 [22]),
        .Q(mul_ln16_28_reg_2536[22]),
        .R(1'b0));
  FDRE \mul_ln16_28_reg_2536_reg[23] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_8 [23]),
        .Q(mul_ln16_28_reg_2536[23]),
        .R(1'b0));
  FDRE \mul_ln16_28_reg_2536_reg[24] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_8 [24]),
        .Q(mul_ln16_28_reg_2536[24]),
        .R(1'b0));
  FDRE \mul_ln16_28_reg_2536_reg[25] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_8 [25]),
        .Q(mul_ln16_28_reg_2536[25]),
        .R(1'b0));
  FDRE \mul_ln16_28_reg_2536_reg[26] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_8 [26]),
        .Q(mul_ln16_28_reg_2536[26]),
        .R(1'b0));
  FDRE \mul_ln16_28_reg_2536_reg[27] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_8 [27]),
        .Q(mul_ln16_28_reg_2536[27]),
        .R(1'b0));
  FDRE \mul_ln16_28_reg_2536_reg[28] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_8 [28]),
        .Q(mul_ln16_28_reg_2536[28]),
        .R(1'b0));
  FDRE \mul_ln16_28_reg_2536_reg[29] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_8 [29]),
        .Q(mul_ln16_28_reg_2536[29]),
        .R(1'b0));
  FDRE \mul_ln16_28_reg_2536_reg[2] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_8 [2]),
        .Q(mul_ln16_28_reg_2536[2]),
        .R(1'b0));
  FDRE \mul_ln16_28_reg_2536_reg[30] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_8 [30]),
        .Q(mul_ln16_28_reg_2536[30]),
        .R(1'b0));
  FDRE \mul_ln16_28_reg_2536_reg[31] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_8 [31]),
        .Q(mul_ln16_28_reg_2536[31]),
        .R(1'b0));
  FDRE \mul_ln16_28_reg_2536_reg[3] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_8 [3]),
        .Q(mul_ln16_28_reg_2536[3]),
        .R(1'b0));
  FDRE \mul_ln16_28_reg_2536_reg[4] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_8 [4]),
        .Q(mul_ln16_28_reg_2536[4]),
        .R(1'b0));
  FDRE \mul_ln16_28_reg_2536_reg[5] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_8 [5]),
        .Q(mul_ln16_28_reg_2536[5]),
        .R(1'b0));
  FDRE \mul_ln16_28_reg_2536_reg[6] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_8 [6]),
        .Q(mul_ln16_28_reg_2536[6]),
        .R(1'b0));
  FDRE \mul_ln16_28_reg_2536_reg[7] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_8 [7]),
        .Q(mul_ln16_28_reg_2536[7]),
        .R(1'b0));
  FDRE \mul_ln16_28_reg_2536_reg[8] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_8 [8]),
        .Q(mul_ln16_28_reg_2536[8]),
        .R(1'b0));
  FDRE \mul_ln16_28_reg_2536_reg[9] 
       (.C(ap_clk),
        .CE(add_ln16_24_reg_25410),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_8 [9]),
        .Q(mul_ln16_28_reg_2536[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln16_29_reg_2561[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage18),
        .I1(\icmp_ln10_reg_1915_pp0_iter1_reg_reg_n_1_[0] ),
        .O(mul_ln16_29_reg_25610));
  FDRE \mul_ln16_29_reg_2561_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln16_29_reg_25610),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_12 [0]),
        .Q(mul_ln16_29_reg_2561[0]),
        .R(1'b0));
  FDRE \mul_ln16_29_reg_2561_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln16_29_reg_25610),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_12 [10]),
        .Q(mul_ln16_29_reg_2561[10]),
        .R(1'b0));
  FDRE \mul_ln16_29_reg_2561_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln16_29_reg_25610),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_12 [11]),
        .Q(mul_ln16_29_reg_2561[11]),
        .R(1'b0));
  FDRE \mul_ln16_29_reg_2561_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln16_29_reg_25610),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_12 [12]),
        .Q(mul_ln16_29_reg_2561[12]),
        .R(1'b0));
  FDRE \mul_ln16_29_reg_2561_reg[13] 
       (.C(ap_clk),
        .CE(mul_ln16_29_reg_25610),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_12 [13]),
        .Q(mul_ln16_29_reg_2561[13]),
        .R(1'b0));
  FDRE \mul_ln16_29_reg_2561_reg[14] 
       (.C(ap_clk),
        .CE(mul_ln16_29_reg_25610),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_12 [14]),
        .Q(mul_ln16_29_reg_2561[14]),
        .R(1'b0));
  FDRE \mul_ln16_29_reg_2561_reg[15] 
       (.C(ap_clk),
        .CE(mul_ln16_29_reg_25610),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_12 [15]),
        .Q(mul_ln16_29_reg_2561[15]),
        .R(1'b0));
  FDRE \mul_ln16_29_reg_2561_reg[16] 
       (.C(ap_clk),
        .CE(mul_ln16_29_reg_25610),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_12 [16]),
        .Q(mul_ln16_29_reg_2561[16]),
        .R(1'b0));
  FDRE \mul_ln16_29_reg_2561_reg[17] 
       (.C(ap_clk),
        .CE(mul_ln16_29_reg_25610),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_12 [17]),
        .Q(mul_ln16_29_reg_2561[17]),
        .R(1'b0));
  FDRE \mul_ln16_29_reg_2561_reg[18] 
       (.C(ap_clk),
        .CE(mul_ln16_29_reg_25610),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_12 [18]),
        .Q(mul_ln16_29_reg_2561[18]),
        .R(1'b0));
  FDRE \mul_ln16_29_reg_2561_reg[19] 
       (.C(ap_clk),
        .CE(mul_ln16_29_reg_25610),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_12 [19]),
        .Q(mul_ln16_29_reg_2561[19]),
        .R(1'b0));
  FDRE \mul_ln16_29_reg_2561_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln16_29_reg_25610),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_12 [1]),
        .Q(mul_ln16_29_reg_2561[1]),
        .R(1'b0));
  FDRE \mul_ln16_29_reg_2561_reg[20] 
       (.C(ap_clk),
        .CE(mul_ln16_29_reg_25610),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_12 [20]),
        .Q(mul_ln16_29_reg_2561[20]),
        .R(1'b0));
  FDRE \mul_ln16_29_reg_2561_reg[21] 
       (.C(ap_clk),
        .CE(mul_ln16_29_reg_25610),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_12 [21]),
        .Q(mul_ln16_29_reg_2561[21]),
        .R(1'b0));
  FDRE \mul_ln16_29_reg_2561_reg[22] 
       (.C(ap_clk),
        .CE(mul_ln16_29_reg_25610),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_12 [22]),
        .Q(mul_ln16_29_reg_2561[22]),
        .R(1'b0));
  FDRE \mul_ln16_29_reg_2561_reg[23] 
       (.C(ap_clk),
        .CE(mul_ln16_29_reg_25610),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_12 [23]),
        .Q(mul_ln16_29_reg_2561[23]),
        .R(1'b0));
  FDRE \mul_ln16_29_reg_2561_reg[24] 
       (.C(ap_clk),
        .CE(mul_ln16_29_reg_25610),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_12 [24]),
        .Q(mul_ln16_29_reg_2561[24]),
        .R(1'b0));
  FDRE \mul_ln16_29_reg_2561_reg[25] 
       (.C(ap_clk),
        .CE(mul_ln16_29_reg_25610),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_12 [25]),
        .Q(mul_ln16_29_reg_2561[25]),
        .R(1'b0));
  FDRE \mul_ln16_29_reg_2561_reg[26] 
       (.C(ap_clk),
        .CE(mul_ln16_29_reg_25610),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_12 [26]),
        .Q(mul_ln16_29_reg_2561[26]),
        .R(1'b0));
  FDRE \mul_ln16_29_reg_2561_reg[27] 
       (.C(ap_clk),
        .CE(mul_ln16_29_reg_25610),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_12 [27]),
        .Q(mul_ln16_29_reg_2561[27]),
        .R(1'b0));
  FDRE \mul_ln16_29_reg_2561_reg[28] 
       (.C(ap_clk),
        .CE(mul_ln16_29_reg_25610),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_12 [28]),
        .Q(mul_ln16_29_reg_2561[28]),
        .R(1'b0));
  FDRE \mul_ln16_29_reg_2561_reg[29] 
       (.C(ap_clk),
        .CE(mul_ln16_29_reg_25610),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_12 [29]),
        .Q(mul_ln16_29_reg_2561[29]),
        .R(1'b0));
  FDRE \mul_ln16_29_reg_2561_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln16_29_reg_25610),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_12 [2]),
        .Q(mul_ln16_29_reg_2561[2]),
        .R(1'b0));
  FDRE \mul_ln16_29_reg_2561_reg[30] 
       (.C(ap_clk),
        .CE(mul_ln16_29_reg_25610),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_12 [30]),
        .Q(mul_ln16_29_reg_2561[30]),
        .R(1'b0));
  FDRE \mul_ln16_29_reg_2561_reg[31] 
       (.C(ap_clk),
        .CE(mul_ln16_29_reg_25610),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_12 [31]),
        .Q(mul_ln16_29_reg_2561[31]),
        .R(1'b0));
  FDRE \mul_ln16_29_reg_2561_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln16_29_reg_25610),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_12 [3]),
        .Q(mul_ln16_29_reg_2561[3]),
        .R(1'b0));
  FDRE \mul_ln16_29_reg_2561_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln16_29_reg_25610),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_12 [4]),
        .Q(mul_ln16_29_reg_2561[4]),
        .R(1'b0));
  FDRE \mul_ln16_29_reg_2561_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln16_29_reg_25610),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_12 [5]),
        .Q(mul_ln16_29_reg_2561[5]),
        .R(1'b0));
  FDRE \mul_ln16_29_reg_2561_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln16_29_reg_25610),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_12 [6]),
        .Q(mul_ln16_29_reg_2561[6]),
        .R(1'b0));
  FDRE \mul_ln16_29_reg_2561_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln16_29_reg_25610),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_12 [7]),
        .Q(mul_ln16_29_reg_2561[7]),
        .R(1'b0));
  FDRE \mul_ln16_29_reg_2561_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln16_29_reg_25610),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_12 [8]),
        .Q(mul_ln16_29_reg_2561[8]),
        .R(1'b0));
  FDRE \mul_ln16_29_reg_2561_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln16_29_reg_25610),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_12 [9]),
        .Q(mul_ln16_29_reg_2561[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln16_2_reg_2115[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage9),
        .I1(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .O(add_ln16_reg_21200));
  FDRE \mul_ln16_2_reg_2115_reg[0] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_1 [0]),
        .Q(mul_ln16_2_reg_2115[0]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_2115_reg[10] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_1 [10]),
        .Q(mul_ln16_2_reg_2115[10]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_2115_reg[11] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_1 [11]),
        .Q(mul_ln16_2_reg_2115[11]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_2115_reg[12] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_1 [12]),
        .Q(mul_ln16_2_reg_2115[12]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_2115_reg[13] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_1 [13]),
        .Q(mul_ln16_2_reg_2115[13]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_2115_reg[14] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_1 [14]),
        .Q(mul_ln16_2_reg_2115[14]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_2115_reg[15] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_1 [15]),
        .Q(mul_ln16_2_reg_2115[15]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_2115_reg[16] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_1 [16]),
        .Q(mul_ln16_2_reg_2115[16]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_2115_reg[17] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_1 [17]),
        .Q(mul_ln16_2_reg_2115[17]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_2115_reg[18] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_1 [18]),
        .Q(mul_ln16_2_reg_2115[18]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_2115_reg[19] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_1 [19]),
        .Q(mul_ln16_2_reg_2115[19]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_2115_reg[1] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_1 [1]),
        .Q(mul_ln16_2_reg_2115[1]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_2115_reg[20] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_1 [20]),
        .Q(mul_ln16_2_reg_2115[20]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_2115_reg[21] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_1 [21]),
        .Q(mul_ln16_2_reg_2115[21]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_2115_reg[22] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_1 [22]),
        .Q(mul_ln16_2_reg_2115[22]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_2115_reg[23] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_1 [23]),
        .Q(mul_ln16_2_reg_2115[23]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_2115_reg[24] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_1 [24]),
        .Q(mul_ln16_2_reg_2115[24]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_2115_reg[25] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_1 [25]),
        .Q(mul_ln16_2_reg_2115[25]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_2115_reg[26] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_1 [26]),
        .Q(mul_ln16_2_reg_2115[26]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_2115_reg[27] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_1 [27]),
        .Q(mul_ln16_2_reg_2115[27]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_2115_reg[28] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_1 [28]),
        .Q(mul_ln16_2_reg_2115[28]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_2115_reg[29] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_1 [29]),
        .Q(mul_ln16_2_reg_2115[29]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_2115_reg[2] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_1 [2]),
        .Q(mul_ln16_2_reg_2115[2]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_2115_reg[30] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_1 [30]),
        .Q(mul_ln16_2_reg_2115[30]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_2115_reg[31] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_1 [31]),
        .Q(mul_ln16_2_reg_2115[31]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_2115_reg[3] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_1 [3]),
        .Q(mul_ln16_2_reg_2115[3]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_2115_reg[4] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_1 [4]),
        .Q(mul_ln16_2_reg_2115[4]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_2115_reg[5] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_1 [5]),
        .Q(mul_ln16_2_reg_2115[5]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_2115_reg[6] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_1 [6]),
        .Q(mul_ln16_2_reg_2115[6]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_2115_reg[7] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_1 [7]),
        .Q(mul_ln16_2_reg_2115[7]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_2115_reg[8] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_1 [8]),
        .Q(mul_ln16_2_reg_2115[8]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_2115_reg[9] 
       (.C(ap_clk),
        .CE(add_ln16_reg_21200),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_1 [9]),
        .Q(mul_ln16_2_reg_2115[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln16_30_reg_2546[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage10),
        .I1(\icmp_ln10_reg_1915_pp0_iter1_reg_reg_n_1_[0] ),
        .O(mul_ln16_30_reg_25460));
  FDRE \mul_ln16_30_reg_2546_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln16_30_reg_25460),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_9 [0]),
        .Q(mul_ln16_30_reg_2546[0]),
        .R(1'b0));
  FDRE \mul_ln16_30_reg_2546_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln16_30_reg_25460),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_9 [10]),
        .Q(mul_ln16_30_reg_2546[10]),
        .R(1'b0));
  FDRE \mul_ln16_30_reg_2546_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln16_30_reg_25460),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_9 [11]),
        .Q(mul_ln16_30_reg_2546[11]),
        .R(1'b0));
  FDRE \mul_ln16_30_reg_2546_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln16_30_reg_25460),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_9 [12]),
        .Q(mul_ln16_30_reg_2546[12]),
        .R(1'b0));
  FDRE \mul_ln16_30_reg_2546_reg[13] 
       (.C(ap_clk),
        .CE(mul_ln16_30_reg_25460),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_9 [13]),
        .Q(mul_ln16_30_reg_2546[13]),
        .R(1'b0));
  FDRE \mul_ln16_30_reg_2546_reg[14] 
       (.C(ap_clk),
        .CE(mul_ln16_30_reg_25460),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_9 [14]),
        .Q(mul_ln16_30_reg_2546[14]),
        .R(1'b0));
  FDRE \mul_ln16_30_reg_2546_reg[15] 
       (.C(ap_clk),
        .CE(mul_ln16_30_reg_25460),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_9 [15]),
        .Q(mul_ln16_30_reg_2546[15]),
        .R(1'b0));
  FDRE \mul_ln16_30_reg_2546_reg[16] 
       (.C(ap_clk),
        .CE(mul_ln16_30_reg_25460),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_9 [16]),
        .Q(mul_ln16_30_reg_2546[16]),
        .R(1'b0));
  FDRE \mul_ln16_30_reg_2546_reg[17] 
       (.C(ap_clk),
        .CE(mul_ln16_30_reg_25460),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_9 [17]),
        .Q(mul_ln16_30_reg_2546[17]),
        .R(1'b0));
  FDRE \mul_ln16_30_reg_2546_reg[18] 
       (.C(ap_clk),
        .CE(mul_ln16_30_reg_25460),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_9 [18]),
        .Q(mul_ln16_30_reg_2546[18]),
        .R(1'b0));
  FDRE \mul_ln16_30_reg_2546_reg[19] 
       (.C(ap_clk),
        .CE(mul_ln16_30_reg_25460),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_9 [19]),
        .Q(mul_ln16_30_reg_2546[19]),
        .R(1'b0));
  FDRE \mul_ln16_30_reg_2546_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln16_30_reg_25460),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_9 [1]),
        .Q(mul_ln16_30_reg_2546[1]),
        .R(1'b0));
  FDRE \mul_ln16_30_reg_2546_reg[20] 
       (.C(ap_clk),
        .CE(mul_ln16_30_reg_25460),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_9 [20]),
        .Q(mul_ln16_30_reg_2546[20]),
        .R(1'b0));
  FDRE \mul_ln16_30_reg_2546_reg[21] 
       (.C(ap_clk),
        .CE(mul_ln16_30_reg_25460),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_9 [21]),
        .Q(mul_ln16_30_reg_2546[21]),
        .R(1'b0));
  FDRE \mul_ln16_30_reg_2546_reg[22] 
       (.C(ap_clk),
        .CE(mul_ln16_30_reg_25460),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_9 [22]),
        .Q(mul_ln16_30_reg_2546[22]),
        .R(1'b0));
  FDRE \mul_ln16_30_reg_2546_reg[23] 
       (.C(ap_clk),
        .CE(mul_ln16_30_reg_25460),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_9 [23]),
        .Q(mul_ln16_30_reg_2546[23]),
        .R(1'b0));
  FDRE \mul_ln16_30_reg_2546_reg[24] 
       (.C(ap_clk),
        .CE(mul_ln16_30_reg_25460),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_9 [24]),
        .Q(mul_ln16_30_reg_2546[24]),
        .R(1'b0));
  FDRE \mul_ln16_30_reg_2546_reg[25] 
       (.C(ap_clk),
        .CE(mul_ln16_30_reg_25460),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_9 [25]),
        .Q(mul_ln16_30_reg_2546[25]),
        .R(1'b0));
  FDRE \mul_ln16_30_reg_2546_reg[26] 
       (.C(ap_clk),
        .CE(mul_ln16_30_reg_25460),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_9 [26]),
        .Q(mul_ln16_30_reg_2546[26]),
        .R(1'b0));
  FDRE \mul_ln16_30_reg_2546_reg[27] 
       (.C(ap_clk),
        .CE(mul_ln16_30_reg_25460),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_9 [27]),
        .Q(mul_ln16_30_reg_2546[27]),
        .R(1'b0));
  FDRE \mul_ln16_30_reg_2546_reg[28] 
       (.C(ap_clk),
        .CE(mul_ln16_30_reg_25460),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_9 [28]),
        .Q(mul_ln16_30_reg_2546[28]),
        .R(1'b0));
  FDRE \mul_ln16_30_reg_2546_reg[29] 
       (.C(ap_clk),
        .CE(mul_ln16_30_reg_25460),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_9 [29]),
        .Q(mul_ln16_30_reg_2546[29]),
        .R(1'b0));
  FDRE \mul_ln16_30_reg_2546_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln16_30_reg_25460),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_9 [2]),
        .Q(mul_ln16_30_reg_2546[2]),
        .R(1'b0));
  FDRE \mul_ln16_30_reg_2546_reg[30] 
       (.C(ap_clk),
        .CE(mul_ln16_30_reg_25460),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_9 [30]),
        .Q(mul_ln16_30_reg_2546[30]),
        .R(1'b0));
  FDRE \mul_ln16_30_reg_2546_reg[31] 
       (.C(ap_clk),
        .CE(mul_ln16_30_reg_25460),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_9 [31]),
        .Q(mul_ln16_30_reg_2546[31]),
        .R(1'b0));
  FDRE \mul_ln16_30_reg_2546_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln16_30_reg_25460),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_9 [3]),
        .Q(mul_ln16_30_reg_2546[3]),
        .R(1'b0));
  FDRE \mul_ln16_30_reg_2546_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln16_30_reg_25460),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_9 [4]),
        .Q(mul_ln16_30_reg_2546[4]),
        .R(1'b0));
  FDRE \mul_ln16_30_reg_2546_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln16_30_reg_25460),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_9 [5]),
        .Q(mul_ln16_30_reg_2546[5]),
        .R(1'b0));
  FDRE \mul_ln16_30_reg_2546_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln16_30_reg_25460),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_9 [6]),
        .Q(mul_ln16_30_reg_2546[6]),
        .R(1'b0));
  FDRE \mul_ln16_30_reg_2546_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln16_30_reg_25460),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_9 [7]),
        .Q(mul_ln16_30_reg_2546[7]),
        .R(1'b0));
  FDRE \mul_ln16_30_reg_2546_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln16_30_reg_25460),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_9 [8]),
        .Q(mul_ln16_30_reg_2546[8]),
        .R(1'b0));
  FDRE \mul_ln16_30_reg_2546_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln16_30_reg_25460),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_9 [9]),
        .Q(mul_ln16_30_reg_2546[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln16_31_reg_2551[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage12),
        .I1(\icmp_ln10_reg_1915_pp0_iter1_reg_reg_n_1_[0] ),
        .O(mul_ln16_31_reg_25510));
  FDRE \mul_ln16_31_reg_2551_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln16_31_reg_25510),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_11 [0]),
        .Q(mul_ln16_31_reg_2551[0]),
        .R(1'b0));
  FDRE \mul_ln16_31_reg_2551_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln16_31_reg_25510),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_11 [10]),
        .Q(mul_ln16_31_reg_2551[10]),
        .R(1'b0));
  FDRE \mul_ln16_31_reg_2551_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln16_31_reg_25510),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_11 [11]),
        .Q(mul_ln16_31_reg_2551[11]),
        .R(1'b0));
  FDRE \mul_ln16_31_reg_2551_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln16_31_reg_25510),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_11 [12]),
        .Q(mul_ln16_31_reg_2551[12]),
        .R(1'b0));
  FDRE \mul_ln16_31_reg_2551_reg[13] 
       (.C(ap_clk),
        .CE(mul_ln16_31_reg_25510),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_11 [13]),
        .Q(mul_ln16_31_reg_2551[13]),
        .R(1'b0));
  FDRE \mul_ln16_31_reg_2551_reg[14] 
       (.C(ap_clk),
        .CE(mul_ln16_31_reg_25510),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_11 [14]),
        .Q(mul_ln16_31_reg_2551[14]),
        .R(1'b0));
  FDRE \mul_ln16_31_reg_2551_reg[15] 
       (.C(ap_clk),
        .CE(mul_ln16_31_reg_25510),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_11 [15]),
        .Q(mul_ln16_31_reg_2551[15]),
        .R(1'b0));
  FDRE \mul_ln16_31_reg_2551_reg[16] 
       (.C(ap_clk),
        .CE(mul_ln16_31_reg_25510),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_11 [16]),
        .Q(mul_ln16_31_reg_2551[16]),
        .R(1'b0));
  FDRE \mul_ln16_31_reg_2551_reg[17] 
       (.C(ap_clk),
        .CE(mul_ln16_31_reg_25510),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_11 [17]),
        .Q(mul_ln16_31_reg_2551[17]),
        .R(1'b0));
  FDRE \mul_ln16_31_reg_2551_reg[18] 
       (.C(ap_clk),
        .CE(mul_ln16_31_reg_25510),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_11 [18]),
        .Q(mul_ln16_31_reg_2551[18]),
        .R(1'b0));
  FDRE \mul_ln16_31_reg_2551_reg[19] 
       (.C(ap_clk),
        .CE(mul_ln16_31_reg_25510),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_11 [19]),
        .Q(mul_ln16_31_reg_2551[19]),
        .R(1'b0));
  FDRE \mul_ln16_31_reg_2551_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln16_31_reg_25510),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_11 [1]),
        .Q(mul_ln16_31_reg_2551[1]),
        .R(1'b0));
  FDRE \mul_ln16_31_reg_2551_reg[20] 
       (.C(ap_clk),
        .CE(mul_ln16_31_reg_25510),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_11 [20]),
        .Q(mul_ln16_31_reg_2551[20]),
        .R(1'b0));
  FDRE \mul_ln16_31_reg_2551_reg[21] 
       (.C(ap_clk),
        .CE(mul_ln16_31_reg_25510),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_11 [21]),
        .Q(mul_ln16_31_reg_2551[21]),
        .R(1'b0));
  FDRE \mul_ln16_31_reg_2551_reg[22] 
       (.C(ap_clk),
        .CE(mul_ln16_31_reg_25510),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_11 [22]),
        .Q(mul_ln16_31_reg_2551[22]),
        .R(1'b0));
  FDRE \mul_ln16_31_reg_2551_reg[23] 
       (.C(ap_clk),
        .CE(mul_ln16_31_reg_25510),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_11 [23]),
        .Q(mul_ln16_31_reg_2551[23]),
        .R(1'b0));
  FDRE \mul_ln16_31_reg_2551_reg[24] 
       (.C(ap_clk),
        .CE(mul_ln16_31_reg_25510),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_11 [24]),
        .Q(mul_ln16_31_reg_2551[24]),
        .R(1'b0));
  FDRE \mul_ln16_31_reg_2551_reg[25] 
       (.C(ap_clk),
        .CE(mul_ln16_31_reg_25510),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_11 [25]),
        .Q(mul_ln16_31_reg_2551[25]),
        .R(1'b0));
  FDRE \mul_ln16_31_reg_2551_reg[26] 
       (.C(ap_clk),
        .CE(mul_ln16_31_reg_25510),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_11 [26]),
        .Q(mul_ln16_31_reg_2551[26]),
        .R(1'b0));
  FDRE \mul_ln16_31_reg_2551_reg[27] 
       (.C(ap_clk),
        .CE(mul_ln16_31_reg_25510),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_11 [27]),
        .Q(mul_ln16_31_reg_2551[27]),
        .R(1'b0));
  FDRE \mul_ln16_31_reg_2551_reg[28] 
       (.C(ap_clk),
        .CE(mul_ln16_31_reg_25510),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_11 [28]),
        .Q(mul_ln16_31_reg_2551[28]),
        .R(1'b0));
  FDRE \mul_ln16_31_reg_2551_reg[29] 
       (.C(ap_clk),
        .CE(mul_ln16_31_reg_25510),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_11 [29]),
        .Q(mul_ln16_31_reg_2551[29]),
        .R(1'b0));
  FDRE \mul_ln16_31_reg_2551_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln16_31_reg_25510),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_11 [2]),
        .Q(mul_ln16_31_reg_2551[2]),
        .R(1'b0));
  FDRE \mul_ln16_31_reg_2551_reg[30] 
       (.C(ap_clk),
        .CE(mul_ln16_31_reg_25510),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_11 [30]),
        .Q(mul_ln16_31_reg_2551[30]),
        .R(1'b0));
  FDRE \mul_ln16_31_reg_2551_reg[31] 
       (.C(ap_clk),
        .CE(mul_ln16_31_reg_25510),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_11 [31]),
        .Q(mul_ln16_31_reg_2551[31]),
        .R(1'b0));
  FDRE \mul_ln16_31_reg_2551_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln16_31_reg_25510),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_11 [3]),
        .Q(mul_ln16_31_reg_2551[3]),
        .R(1'b0));
  FDRE \mul_ln16_31_reg_2551_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln16_31_reg_25510),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_11 [4]),
        .Q(mul_ln16_31_reg_2551[4]),
        .R(1'b0));
  FDRE \mul_ln16_31_reg_2551_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln16_31_reg_25510),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_11 [5]),
        .Q(mul_ln16_31_reg_2551[5]),
        .R(1'b0));
  FDRE \mul_ln16_31_reg_2551_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln16_31_reg_25510),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_11 [6]),
        .Q(mul_ln16_31_reg_2551[6]),
        .R(1'b0));
  FDRE \mul_ln16_31_reg_2551_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln16_31_reg_25510),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_11 [7]),
        .Q(mul_ln16_31_reg_2551[7]),
        .R(1'b0));
  FDRE \mul_ln16_31_reg_2551_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln16_31_reg_25510),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_11 [8]),
        .Q(mul_ln16_31_reg_2551[8]),
        .R(1'b0));
  FDRE \mul_ln16_31_reg_2551_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln16_31_reg_25510),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_11 [9]),
        .Q(mul_ln16_31_reg_2551[9]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_2153_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln16_4_reg_21530),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_2 [0]),
        .Q(mul_ln16_4_reg_2153[0]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_2153_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln16_4_reg_21530),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_2 [10]),
        .Q(mul_ln16_4_reg_2153[10]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_2153_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln16_4_reg_21530),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_2 [11]),
        .Q(mul_ln16_4_reg_2153[11]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_2153_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln16_4_reg_21530),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_2 [12]),
        .Q(mul_ln16_4_reg_2153[12]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_2153_reg[13] 
       (.C(ap_clk),
        .CE(mul_ln16_4_reg_21530),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_2 [13]),
        .Q(mul_ln16_4_reg_2153[13]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_2153_reg[14] 
       (.C(ap_clk),
        .CE(mul_ln16_4_reg_21530),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_2 [14]),
        .Q(mul_ln16_4_reg_2153[14]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_2153_reg[15] 
       (.C(ap_clk),
        .CE(mul_ln16_4_reg_21530),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_2 [15]),
        .Q(mul_ln16_4_reg_2153[15]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_2153_reg[16] 
       (.C(ap_clk),
        .CE(mul_ln16_4_reg_21530),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_2 [16]),
        .Q(mul_ln16_4_reg_2153[16]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_2153_reg[17] 
       (.C(ap_clk),
        .CE(mul_ln16_4_reg_21530),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_2 [17]),
        .Q(mul_ln16_4_reg_2153[17]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_2153_reg[18] 
       (.C(ap_clk),
        .CE(mul_ln16_4_reg_21530),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_2 [18]),
        .Q(mul_ln16_4_reg_2153[18]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_2153_reg[19] 
       (.C(ap_clk),
        .CE(mul_ln16_4_reg_21530),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_2 [19]),
        .Q(mul_ln16_4_reg_2153[19]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_2153_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln16_4_reg_21530),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_2 [1]),
        .Q(mul_ln16_4_reg_2153[1]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_2153_reg[20] 
       (.C(ap_clk),
        .CE(mul_ln16_4_reg_21530),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_2 [20]),
        .Q(mul_ln16_4_reg_2153[20]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_2153_reg[21] 
       (.C(ap_clk),
        .CE(mul_ln16_4_reg_21530),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_2 [21]),
        .Q(mul_ln16_4_reg_2153[21]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_2153_reg[22] 
       (.C(ap_clk),
        .CE(mul_ln16_4_reg_21530),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_2 [22]),
        .Q(mul_ln16_4_reg_2153[22]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_2153_reg[23] 
       (.C(ap_clk),
        .CE(mul_ln16_4_reg_21530),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_2 [23]),
        .Q(mul_ln16_4_reg_2153[23]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_2153_reg[24] 
       (.C(ap_clk),
        .CE(mul_ln16_4_reg_21530),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_2 [24]),
        .Q(mul_ln16_4_reg_2153[24]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_2153_reg[25] 
       (.C(ap_clk),
        .CE(mul_ln16_4_reg_21530),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_2 [25]),
        .Q(mul_ln16_4_reg_2153[25]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_2153_reg[26] 
       (.C(ap_clk),
        .CE(mul_ln16_4_reg_21530),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_2 [26]),
        .Q(mul_ln16_4_reg_2153[26]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_2153_reg[27] 
       (.C(ap_clk),
        .CE(mul_ln16_4_reg_21530),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_2 [27]),
        .Q(mul_ln16_4_reg_2153[27]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_2153_reg[28] 
       (.C(ap_clk),
        .CE(mul_ln16_4_reg_21530),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_2 [28]),
        .Q(mul_ln16_4_reg_2153[28]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_2153_reg[29] 
       (.C(ap_clk),
        .CE(mul_ln16_4_reg_21530),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_2 [29]),
        .Q(mul_ln16_4_reg_2153[29]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_2153_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln16_4_reg_21530),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_2 [2]),
        .Q(mul_ln16_4_reg_2153[2]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_2153_reg[30] 
       (.C(ap_clk),
        .CE(mul_ln16_4_reg_21530),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_2 [30]),
        .Q(mul_ln16_4_reg_2153[30]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_2153_reg[31] 
       (.C(ap_clk),
        .CE(mul_ln16_4_reg_21530),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_2 [31]),
        .Q(mul_ln16_4_reg_2153[31]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_2153_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln16_4_reg_21530),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_2 [3]),
        .Q(mul_ln16_4_reg_2153[3]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_2153_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln16_4_reg_21530),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_2 [4]),
        .Q(mul_ln16_4_reg_2153[4]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_2153_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln16_4_reg_21530),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_2 [5]),
        .Q(mul_ln16_4_reg_2153[5]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_2153_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln16_4_reg_21530),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_2 [6]),
        .Q(mul_ln16_4_reg_2153[6]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_2153_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln16_4_reg_21530),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_2 [7]),
        .Q(mul_ln16_4_reg_2153[7]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_2153_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln16_4_reg_21530),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_2 [8]),
        .Q(mul_ln16_4_reg_2153[8]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_2153_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln16_4_reg_21530),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_2 [9]),
        .Q(mul_ln16_4_reg_2153[9]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_2188_reg[0] 
       (.C(ap_clk),
        .CE(add_ln16_32_reg_21780),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_3 [0]),
        .Q(mul_ln16_6_reg_2188[0]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_2188_reg[10] 
       (.C(ap_clk),
        .CE(add_ln16_32_reg_21780),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_3 [10]),
        .Q(mul_ln16_6_reg_2188[10]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_2188_reg[11] 
       (.C(ap_clk),
        .CE(add_ln16_32_reg_21780),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_3 [11]),
        .Q(mul_ln16_6_reg_2188[11]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_2188_reg[12] 
       (.C(ap_clk),
        .CE(add_ln16_32_reg_21780),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_3 [12]),
        .Q(mul_ln16_6_reg_2188[12]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_2188_reg[13] 
       (.C(ap_clk),
        .CE(add_ln16_32_reg_21780),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_3 [13]),
        .Q(mul_ln16_6_reg_2188[13]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_2188_reg[14] 
       (.C(ap_clk),
        .CE(add_ln16_32_reg_21780),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_3 [14]),
        .Q(mul_ln16_6_reg_2188[14]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_2188_reg[15] 
       (.C(ap_clk),
        .CE(add_ln16_32_reg_21780),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_3 [15]),
        .Q(mul_ln16_6_reg_2188[15]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_2188_reg[16] 
       (.C(ap_clk),
        .CE(add_ln16_32_reg_21780),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_3 [16]),
        .Q(mul_ln16_6_reg_2188[16]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_2188_reg[17] 
       (.C(ap_clk),
        .CE(add_ln16_32_reg_21780),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_3 [17]),
        .Q(mul_ln16_6_reg_2188[17]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_2188_reg[18] 
       (.C(ap_clk),
        .CE(add_ln16_32_reg_21780),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_3 [18]),
        .Q(mul_ln16_6_reg_2188[18]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_2188_reg[19] 
       (.C(ap_clk),
        .CE(add_ln16_32_reg_21780),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_3 [19]),
        .Q(mul_ln16_6_reg_2188[19]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_2188_reg[1] 
       (.C(ap_clk),
        .CE(add_ln16_32_reg_21780),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_3 [1]),
        .Q(mul_ln16_6_reg_2188[1]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_2188_reg[20] 
       (.C(ap_clk),
        .CE(add_ln16_32_reg_21780),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_3 [20]),
        .Q(mul_ln16_6_reg_2188[20]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_2188_reg[21] 
       (.C(ap_clk),
        .CE(add_ln16_32_reg_21780),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_3 [21]),
        .Q(mul_ln16_6_reg_2188[21]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_2188_reg[22] 
       (.C(ap_clk),
        .CE(add_ln16_32_reg_21780),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_3 [22]),
        .Q(mul_ln16_6_reg_2188[22]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_2188_reg[23] 
       (.C(ap_clk),
        .CE(add_ln16_32_reg_21780),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_3 [23]),
        .Q(mul_ln16_6_reg_2188[23]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_2188_reg[24] 
       (.C(ap_clk),
        .CE(add_ln16_32_reg_21780),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_3 [24]),
        .Q(mul_ln16_6_reg_2188[24]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_2188_reg[25] 
       (.C(ap_clk),
        .CE(add_ln16_32_reg_21780),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_3 [25]),
        .Q(mul_ln16_6_reg_2188[25]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_2188_reg[26] 
       (.C(ap_clk),
        .CE(add_ln16_32_reg_21780),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_3 [26]),
        .Q(mul_ln16_6_reg_2188[26]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_2188_reg[27] 
       (.C(ap_clk),
        .CE(add_ln16_32_reg_21780),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_3 [27]),
        .Q(mul_ln16_6_reg_2188[27]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_2188_reg[28] 
       (.C(ap_clk),
        .CE(add_ln16_32_reg_21780),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_3 [28]),
        .Q(mul_ln16_6_reg_2188[28]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_2188_reg[29] 
       (.C(ap_clk),
        .CE(add_ln16_32_reg_21780),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_3 [29]),
        .Q(mul_ln16_6_reg_2188[29]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_2188_reg[2] 
       (.C(ap_clk),
        .CE(add_ln16_32_reg_21780),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_3 [2]),
        .Q(mul_ln16_6_reg_2188[2]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_2188_reg[30] 
       (.C(ap_clk),
        .CE(add_ln16_32_reg_21780),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_3 [30]),
        .Q(mul_ln16_6_reg_2188[30]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_2188_reg[31] 
       (.C(ap_clk),
        .CE(add_ln16_32_reg_21780),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_3 [31]),
        .Q(mul_ln16_6_reg_2188[31]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_2188_reg[3] 
       (.C(ap_clk),
        .CE(add_ln16_32_reg_21780),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_3 [3]),
        .Q(mul_ln16_6_reg_2188[3]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_2188_reg[4] 
       (.C(ap_clk),
        .CE(add_ln16_32_reg_21780),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_3 [4]),
        .Q(mul_ln16_6_reg_2188[4]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_2188_reg[5] 
       (.C(ap_clk),
        .CE(add_ln16_32_reg_21780),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_3 [5]),
        .Q(mul_ln16_6_reg_2188[5]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_2188_reg[6] 
       (.C(ap_clk),
        .CE(add_ln16_32_reg_21780),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_3 [6]),
        .Q(mul_ln16_6_reg_2188[6]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_2188_reg[7] 
       (.C(ap_clk),
        .CE(add_ln16_32_reg_21780),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_3 [7]),
        .Q(mul_ln16_6_reg_2188[7]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_2188_reg[8] 
       (.C(ap_clk),
        .CE(add_ln16_32_reg_21780),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_3 [8]),
        .Q(mul_ln16_6_reg_2188[8]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_2188_reg[9] 
       (.C(ap_clk),
        .CE(add_ln16_32_reg_21780),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_3 [9]),
        .Q(mul_ln16_6_reg_2188[9]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_2210_reg[0] 
       (.C(ap_clk),
        .CE(add_ln16_33_reg_22030),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_4 [0]),
        .Q(mul_ln16_7_reg_2210[0]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_2210_reg[10] 
       (.C(ap_clk),
        .CE(add_ln16_33_reg_22030),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_4 [10]),
        .Q(mul_ln16_7_reg_2210[10]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_2210_reg[11] 
       (.C(ap_clk),
        .CE(add_ln16_33_reg_22030),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_4 [11]),
        .Q(mul_ln16_7_reg_2210[11]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_2210_reg[12] 
       (.C(ap_clk),
        .CE(add_ln16_33_reg_22030),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_4 [12]),
        .Q(mul_ln16_7_reg_2210[12]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_2210_reg[13] 
       (.C(ap_clk),
        .CE(add_ln16_33_reg_22030),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_4 [13]),
        .Q(mul_ln16_7_reg_2210[13]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_2210_reg[14] 
       (.C(ap_clk),
        .CE(add_ln16_33_reg_22030),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_4 [14]),
        .Q(mul_ln16_7_reg_2210[14]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_2210_reg[15] 
       (.C(ap_clk),
        .CE(add_ln16_33_reg_22030),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_4 [15]),
        .Q(mul_ln16_7_reg_2210[15]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_2210_reg[16] 
       (.C(ap_clk),
        .CE(add_ln16_33_reg_22030),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_4 [16]),
        .Q(mul_ln16_7_reg_2210[16]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_2210_reg[17] 
       (.C(ap_clk),
        .CE(add_ln16_33_reg_22030),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_4 [17]),
        .Q(mul_ln16_7_reg_2210[17]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_2210_reg[18] 
       (.C(ap_clk),
        .CE(add_ln16_33_reg_22030),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_4 [18]),
        .Q(mul_ln16_7_reg_2210[18]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_2210_reg[19] 
       (.C(ap_clk),
        .CE(add_ln16_33_reg_22030),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_4 [19]),
        .Q(mul_ln16_7_reg_2210[19]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_2210_reg[1] 
       (.C(ap_clk),
        .CE(add_ln16_33_reg_22030),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_4 [1]),
        .Q(mul_ln16_7_reg_2210[1]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_2210_reg[20] 
       (.C(ap_clk),
        .CE(add_ln16_33_reg_22030),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_4 [20]),
        .Q(mul_ln16_7_reg_2210[20]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_2210_reg[21] 
       (.C(ap_clk),
        .CE(add_ln16_33_reg_22030),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_4 [21]),
        .Q(mul_ln16_7_reg_2210[21]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_2210_reg[22] 
       (.C(ap_clk),
        .CE(add_ln16_33_reg_22030),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_4 [22]),
        .Q(mul_ln16_7_reg_2210[22]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_2210_reg[23] 
       (.C(ap_clk),
        .CE(add_ln16_33_reg_22030),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_4 [23]),
        .Q(mul_ln16_7_reg_2210[23]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_2210_reg[24] 
       (.C(ap_clk),
        .CE(add_ln16_33_reg_22030),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_4 [24]),
        .Q(mul_ln16_7_reg_2210[24]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_2210_reg[25] 
       (.C(ap_clk),
        .CE(add_ln16_33_reg_22030),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_4 [25]),
        .Q(mul_ln16_7_reg_2210[25]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_2210_reg[26] 
       (.C(ap_clk),
        .CE(add_ln16_33_reg_22030),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_4 [26]),
        .Q(mul_ln16_7_reg_2210[26]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_2210_reg[27] 
       (.C(ap_clk),
        .CE(add_ln16_33_reg_22030),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_4 [27]),
        .Q(mul_ln16_7_reg_2210[27]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_2210_reg[28] 
       (.C(ap_clk),
        .CE(add_ln16_33_reg_22030),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_4 [28]),
        .Q(mul_ln16_7_reg_2210[28]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_2210_reg[29] 
       (.C(ap_clk),
        .CE(add_ln16_33_reg_22030),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_4 [29]),
        .Q(mul_ln16_7_reg_2210[29]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_2210_reg[2] 
       (.C(ap_clk),
        .CE(add_ln16_33_reg_22030),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_4 [2]),
        .Q(mul_ln16_7_reg_2210[2]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_2210_reg[30] 
       (.C(ap_clk),
        .CE(add_ln16_33_reg_22030),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_4 [30]),
        .Q(mul_ln16_7_reg_2210[30]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_2210_reg[31] 
       (.C(ap_clk),
        .CE(add_ln16_33_reg_22030),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_4 [31]),
        .Q(mul_ln16_7_reg_2210[31]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_2210_reg[3] 
       (.C(ap_clk),
        .CE(add_ln16_33_reg_22030),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_4 [3]),
        .Q(mul_ln16_7_reg_2210[3]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_2210_reg[4] 
       (.C(ap_clk),
        .CE(add_ln16_33_reg_22030),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_4 [4]),
        .Q(mul_ln16_7_reg_2210[4]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_2210_reg[5] 
       (.C(ap_clk),
        .CE(add_ln16_33_reg_22030),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_4 [5]),
        .Q(mul_ln16_7_reg_2210[5]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_2210_reg[6] 
       (.C(ap_clk),
        .CE(add_ln16_33_reg_22030),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_4 [6]),
        .Q(mul_ln16_7_reg_2210[6]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_2210_reg[7] 
       (.C(ap_clk),
        .CE(add_ln16_33_reg_22030),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_4 [7]),
        .Q(mul_ln16_7_reg_2210[7]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_2210_reg[8] 
       (.C(ap_clk),
        .CE(add_ln16_33_reg_22030),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_4 [8]),
        .Q(mul_ln16_7_reg_2210[8]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_2210_reg[9] 
       (.C(ap_clk),
        .CE(add_ln16_33_reg_22030),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_4 [9]),
        .Q(mul_ln16_7_reg_2210[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln16_8_reg_2225[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage15),
        .I1(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .O(add_ln16_4_reg_22300));
  FDRE \mul_ln16_8_reg_2225_reg[0] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_5 [0]),
        .Q(mul_ln16_8_reg_2225[0]),
        .R(1'b0));
  FDRE \mul_ln16_8_reg_2225_reg[10] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_5 [10]),
        .Q(mul_ln16_8_reg_2225[10]),
        .R(1'b0));
  FDRE \mul_ln16_8_reg_2225_reg[11] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_5 [11]),
        .Q(mul_ln16_8_reg_2225[11]),
        .R(1'b0));
  FDRE \mul_ln16_8_reg_2225_reg[12] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_5 [12]),
        .Q(mul_ln16_8_reg_2225[12]),
        .R(1'b0));
  FDRE \mul_ln16_8_reg_2225_reg[13] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_5 [13]),
        .Q(mul_ln16_8_reg_2225[13]),
        .R(1'b0));
  FDRE \mul_ln16_8_reg_2225_reg[14] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_5 [14]),
        .Q(mul_ln16_8_reg_2225[14]),
        .R(1'b0));
  FDRE \mul_ln16_8_reg_2225_reg[15] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_5 [15]),
        .Q(mul_ln16_8_reg_2225[15]),
        .R(1'b0));
  FDRE \mul_ln16_8_reg_2225_reg[16] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_5 [16]),
        .Q(mul_ln16_8_reg_2225[16]),
        .R(1'b0));
  FDRE \mul_ln16_8_reg_2225_reg[17] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_5 [17]),
        .Q(mul_ln16_8_reg_2225[17]),
        .R(1'b0));
  FDRE \mul_ln16_8_reg_2225_reg[18] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_5 [18]),
        .Q(mul_ln16_8_reg_2225[18]),
        .R(1'b0));
  FDRE \mul_ln16_8_reg_2225_reg[19] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_5 [19]),
        .Q(mul_ln16_8_reg_2225[19]),
        .R(1'b0));
  FDRE \mul_ln16_8_reg_2225_reg[1] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_5 [1]),
        .Q(mul_ln16_8_reg_2225[1]),
        .R(1'b0));
  FDRE \mul_ln16_8_reg_2225_reg[20] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_5 [20]),
        .Q(mul_ln16_8_reg_2225[20]),
        .R(1'b0));
  FDRE \mul_ln16_8_reg_2225_reg[21] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_5 [21]),
        .Q(mul_ln16_8_reg_2225[21]),
        .R(1'b0));
  FDRE \mul_ln16_8_reg_2225_reg[22] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_5 [22]),
        .Q(mul_ln16_8_reg_2225[22]),
        .R(1'b0));
  FDRE \mul_ln16_8_reg_2225_reg[23] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_5 [23]),
        .Q(mul_ln16_8_reg_2225[23]),
        .R(1'b0));
  FDRE \mul_ln16_8_reg_2225_reg[24] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_5 [24]),
        .Q(mul_ln16_8_reg_2225[24]),
        .R(1'b0));
  FDRE \mul_ln16_8_reg_2225_reg[25] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_5 [25]),
        .Q(mul_ln16_8_reg_2225[25]),
        .R(1'b0));
  FDRE \mul_ln16_8_reg_2225_reg[26] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_5 [26]),
        .Q(mul_ln16_8_reg_2225[26]),
        .R(1'b0));
  FDRE \mul_ln16_8_reg_2225_reg[27] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_5 [27]),
        .Q(mul_ln16_8_reg_2225[27]),
        .R(1'b0));
  FDRE \mul_ln16_8_reg_2225_reg[28] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_5 [28]),
        .Q(mul_ln16_8_reg_2225[28]),
        .R(1'b0));
  FDRE \mul_ln16_8_reg_2225_reg[29] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_5 [29]),
        .Q(mul_ln16_8_reg_2225[29]),
        .R(1'b0));
  FDRE \mul_ln16_8_reg_2225_reg[2] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_5 [2]),
        .Q(mul_ln16_8_reg_2225[2]),
        .R(1'b0));
  FDRE \mul_ln16_8_reg_2225_reg[30] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_5 [30]),
        .Q(mul_ln16_8_reg_2225[30]),
        .R(1'b0));
  FDRE \mul_ln16_8_reg_2225_reg[31] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_5 [31]),
        .Q(mul_ln16_8_reg_2225[31]),
        .R(1'b0));
  FDRE \mul_ln16_8_reg_2225_reg[3] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_5 [3]),
        .Q(mul_ln16_8_reg_2225[3]),
        .R(1'b0));
  FDRE \mul_ln16_8_reg_2225_reg[4] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_5 [4]),
        .Q(mul_ln16_8_reg_2225[4]),
        .R(1'b0));
  FDRE \mul_ln16_8_reg_2225_reg[5] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_5 [5]),
        .Q(mul_ln16_8_reg_2225[5]),
        .R(1'b0));
  FDRE \mul_ln16_8_reg_2225_reg[6] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_5 [6]),
        .Q(mul_ln16_8_reg_2225[6]),
        .R(1'b0));
  FDRE \mul_ln16_8_reg_2225_reg[7] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_5 [7]),
        .Q(mul_ln16_8_reg_2225[7]),
        .R(1'b0));
  FDRE \mul_ln16_8_reg_2225_reg[8] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_5 [8]),
        .Q(mul_ln16_8_reg_2225[8]),
        .R(1'b0));
  FDRE \mul_ln16_8_reg_2225_reg[9] 
       (.C(ap_clk),
        .CE(add_ln16_4_reg_22300),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_5 [9]),
        .Q(mul_ln16_8_reg_2225[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln16_9_reg_2245[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage16),
        .I1(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .O(mul_ln16_9_reg_22450));
  FDRE \mul_ln16_9_reg_2245_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln16_9_reg_22450),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_6 [0]),
        .Q(mul_ln16_9_reg_2245[0]),
        .R(1'b0));
  FDRE \mul_ln16_9_reg_2245_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln16_9_reg_22450),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_6 [10]),
        .Q(mul_ln16_9_reg_2245[10]),
        .R(1'b0));
  FDRE \mul_ln16_9_reg_2245_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln16_9_reg_22450),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_6 [11]),
        .Q(mul_ln16_9_reg_2245[11]),
        .R(1'b0));
  FDRE \mul_ln16_9_reg_2245_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln16_9_reg_22450),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_6 [12]),
        .Q(mul_ln16_9_reg_2245[12]),
        .R(1'b0));
  FDRE \mul_ln16_9_reg_2245_reg[13] 
       (.C(ap_clk),
        .CE(mul_ln16_9_reg_22450),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_6 [13]),
        .Q(mul_ln16_9_reg_2245[13]),
        .R(1'b0));
  FDRE \mul_ln16_9_reg_2245_reg[14] 
       (.C(ap_clk),
        .CE(mul_ln16_9_reg_22450),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_6 [14]),
        .Q(mul_ln16_9_reg_2245[14]),
        .R(1'b0));
  FDRE \mul_ln16_9_reg_2245_reg[15] 
       (.C(ap_clk),
        .CE(mul_ln16_9_reg_22450),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_6 [15]),
        .Q(mul_ln16_9_reg_2245[15]),
        .R(1'b0));
  FDRE \mul_ln16_9_reg_2245_reg[16] 
       (.C(ap_clk),
        .CE(mul_ln16_9_reg_22450),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_6 [16]),
        .Q(mul_ln16_9_reg_2245[16]),
        .R(1'b0));
  FDRE \mul_ln16_9_reg_2245_reg[17] 
       (.C(ap_clk),
        .CE(mul_ln16_9_reg_22450),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_6 [17]),
        .Q(mul_ln16_9_reg_2245[17]),
        .R(1'b0));
  FDRE \mul_ln16_9_reg_2245_reg[18] 
       (.C(ap_clk),
        .CE(mul_ln16_9_reg_22450),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_6 [18]),
        .Q(mul_ln16_9_reg_2245[18]),
        .R(1'b0));
  FDRE \mul_ln16_9_reg_2245_reg[19] 
       (.C(ap_clk),
        .CE(mul_ln16_9_reg_22450),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_6 [19]),
        .Q(mul_ln16_9_reg_2245[19]),
        .R(1'b0));
  FDRE \mul_ln16_9_reg_2245_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln16_9_reg_22450),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_6 [1]),
        .Q(mul_ln16_9_reg_2245[1]),
        .R(1'b0));
  FDRE \mul_ln16_9_reg_2245_reg[20] 
       (.C(ap_clk),
        .CE(mul_ln16_9_reg_22450),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_6 [20]),
        .Q(mul_ln16_9_reg_2245[20]),
        .R(1'b0));
  FDRE \mul_ln16_9_reg_2245_reg[21] 
       (.C(ap_clk),
        .CE(mul_ln16_9_reg_22450),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_6 [21]),
        .Q(mul_ln16_9_reg_2245[21]),
        .R(1'b0));
  FDRE \mul_ln16_9_reg_2245_reg[22] 
       (.C(ap_clk),
        .CE(mul_ln16_9_reg_22450),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_6 [22]),
        .Q(mul_ln16_9_reg_2245[22]),
        .R(1'b0));
  FDRE \mul_ln16_9_reg_2245_reg[23] 
       (.C(ap_clk),
        .CE(mul_ln16_9_reg_22450),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_6 [23]),
        .Q(mul_ln16_9_reg_2245[23]),
        .R(1'b0));
  FDRE \mul_ln16_9_reg_2245_reg[24] 
       (.C(ap_clk),
        .CE(mul_ln16_9_reg_22450),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_6 [24]),
        .Q(mul_ln16_9_reg_2245[24]),
        .R(1'b0));
  FDRE \mul_ln16_9_reg_2245_reg[25] 
       (.C(ap_clk),
        .CE(mul_ln16_9_reg_22450),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_6 [25]),
        .Q(mul_ln16_9_reg_2245[25]),
        .R(1'b0));
  FDRE \mul_ln16_9_reg_2245_reg[26] 
       (.C(ap_clk),
        .CE(mul_ln16_9_reg_22450),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_6 [26]),
        .Q(mul_ln16_9_reg_2245[26]),
        .R(1'b0));
  FDRE \mul_ln16_9_reg_2245_reg[27] 
       (.C(ap_clk),
        .CE(mul_ln16_9_reg_22450),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_6 [27]),
        .Q(mul_ln16_9_reg_2245[27]),
        .R(1'b0));
  FDRE \mul_ln16_9_reg_2245_reg[28] 
       (.C(ap_clk),
        .CE(mul_ln16_9_reg_22450),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_6 [28]),
        .Q(mul_ln16_9_reg_2245[28]),
        .R(1'b0));
  FDRE \mul_ln16_9_reg_2245_reg[29] 
       (.C(ap_clk),
        .CE(mul_ln16_9_reg_22450),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_6 [29]),
        .Q(mul_ln16_9_reg_2245[29]),
        .R(1'b0));
  FDRE \mul_ln16_9_reg_2245_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln16_9_reg_22450),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_6 [2]),
        .Q(mul_ln16_9_reg_2245[2]),
        .R(1'b0));
  FDRE \mul_ln16_9_reg_2245_reg[30] 
       (.C(ap_clk),
        .CE(mul_ln16_9_reg_22450),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_6 [30]),
        .Q(mul_ln16_9_reg_2245[30]),
        .R(1'b0));
  FDRE \mul_ln16_9_reg_2245_reg[31] 
       (.C(ap_clk),
        .CE(mul_ln16_9_reg_22450),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_6 [31]),
        .Q(mul_ln16_9_reg_2245[31]),
        .R(1'b0));
  FDRE \mul_ln16_9_reg_2245_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln16_9_reg_22450),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_6 [3]),
        .Q(mul_ln16_9_reg_2245[3]),
        .R(1'b0));
  FDRE \mul_ln16_9_reg_2245_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln16_9_reg_22450),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_6 [4]),
        .Q(mul_ln16_9_reg_2245[4]),
        .R(1'b0));
  FDRE \mul_ln16_9_reg_2245_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln16_9_reg_22450),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_6 [5]),
        .Q(mul_ln16_9_reg_2245[5]),
        .R(1'b0));
  FDRE \mul_ln16_9_reg_2245_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln16_9_reg_22450),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_6 [6]),
        .Q(mul_ln16_9_reg_2245[6]),
        .R(1'b0));
  FDRE \mul_ln16_9_reg_2245_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln16_9_reg_22450),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_6 [7]),
        .Q(mul_ln16_9_reg_2245[7]),
        .R(1'b0));
  FDRE \mul_ln16_9_reg_2245_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln16_9_reg_22450),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_6 [8]),
        .Q(mul_ln16_9_reg_2245[8]),
        .R(1'b0));
  FDRE \mul_ln16_9_reg_2245_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln16_9_reg_22450),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_6 [9]),
        .Q(mul_ln16_9_reg_2245[9]),
        .R(1'b0));
  FDRE \mul_ln16_reg_2085_reg[0] 
       (.C(ap_clk),
        .CE(add_ln16_35_reg_20790),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_19 [0]),
        .Q(mul_ln16_reg_2085[0]),
        .R(1'b0));
  FDRE \mul_ln16_reg_2085_reg[10] 
       (.C(ap_clk),
        .CE(add_ln16_35_reg_20790),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_19 [10]),
        .Q(mul_ln16_reg_2085[10]),
        .R(1'b0));
  FDRE \mul_ln16_reg_2085_reg[11] 
       (.C(ap_clk),
        .CE(add_ln16_35_reg_20790),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_19 [11]),
        .Q(mul_ln16_reg_2085[11]),
        .R(1'b0));
  FDRE \mul_ln16_reg_2085_reg[12] 
       (.C(ap_clk),
        .CE(add_ln16_35_reg_20790),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_19 [12]),
        .Q(mul_ln16_reg_2085[12]),
        .R(1'b0));
  FDRE \mul_ln16_reg_2085_reg[13] 
       (.C(ap_clk),
        .CE(add_ln16_35_reg_20790),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_19 [13]),
        .Q(mul_ln16_reg_2085[13]),
        .R(1'b0));
  FDRE \mul_ln16_reg_2085_reg[14] 
       (.C(ap_clk),
        .CE(add_ln16_35_reg_20790),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_19 [14]),
        .Q(mul_ln16_reg_2085[14]),
        .R(1'b0));
  FDRE \mul_ln16_reg_2085_reg[15] 
       (.C(ap_clk),
        .CE(add_ln16_35_reg_20790),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_19 [15]),
        .Q(mul_ln16_reg_2085[15]),
        .R(1'b0));
  FDRE \mul_ln16_reg_2085_reg[16] 
       (.C(ap_clk),
        .CE(add_ln16_35_reg_20790),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_19 [16]),
        .Q(mul_ln16_reg_2085[16]),
        .R(1'b0));
  FDRE \mul_ln16_reg_2085_reg[17] 
       (.C(ap_clk),
        .CE(add_ln16_35_reg_20790),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_19 [17]),
        .Q(mul_ln16_reg_2085[17]),
        .R(1'b0));
  FDRE \mul_ln16_reg_2085_reg[18] 
       (.C(ap_clk),
        .CE(add_ln16_35_reg_20790),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_19 [18]),
        .Q(mul_ln16_reg_2085[18]),
        .R(1'b0));
  FDRE \mul_ln16_reg_2085_reg[19] 
       (.C(ap_clk),
        .CE(add_ln16_35_reg_20790),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_19 [19]),
        .Q(mul_ln16_reg_2085[19]),
        .R(1'b0));
  FDRE \mul_ln16_reg_2085_reg[1] 
       (.C(ap_clk),
        .CE(add_ln16_35_reg_20790),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_19 [1]),
        .Q(mul_ln16_reg_2085[1]),
        .R(1'b0));
  FDRE \mul_ln16_reg_2085_reg[20] 
       (.C(ap_clk),
        .CE(add_ln16_35_reg_20790),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_19 [20]),
        .Q(mul_ln16_reg_2085[20]),
        .R(1'b0));
  FDRE \mul_ln16_reg_2085_reg[21] 
       (.C(ap_clk),
        .CE(add_ln16_35_reg_20790),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_19 [21]),
        .Q(mul_ln16_reg_2085[21]),
        .R(1'b0));
  FDRE \mul_ln16_reg_2085_reg[22] 
       (.C(ap_clk),
        .CE(add_ln16_35_reg_20790),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_19 [22]),
        .Q(mul_ln16_reg_2085[22]),
        .R(1'b0));
  FDRE \mul_ln16_reg_2085_reg[23] 
       (.C(ap_clk),
        .CE(add_ln16_35_reg_20790),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_19 [23]),
        .Q(mul_ln16_reg_2085[23]),
        .R(1'b0));
  FDRE \mul_ln16_reg_2085_reg[24] 
       (.C(ap_clk),
        .CE(add_ln16_35_reg_20790),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_19 [24]),
        .Q(mul_ln16_reg_2085[24]),
        .R(1'b0));
  FDRE \mul_ln16_reg_2085_reg[25] 
       (.C(ap_clk),
        .CE(add_ln16_35_reg_20790),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_19 [25]),
        .Q(mul_ln16_reg_2085[25]),
        .R(1'b0));
  FDRE \mul_ln16_reg_2085_reg[26] 
       (.C(ap_clk),
        .CE(add_ln16_35_reg_20790),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_19 [26]),
        .Q(mul_ln16_reg_2085[26]),
        .R(1'b0));
  FDRE \mul_ln16_reg_2085_reg[27] 
       (.C(ap_clk),
        .CE(add_ln16_35_reg_20790),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_19 [27]),
        .Q(mul_ln16_reg_2085[27]),
        .R(1'b0));
  FDRE \mul_ln16_reg_2085_reg[28] 
       (.C(ap_clk),
        .CE(add_ln16_35_reg_20790),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_19 [28]),
        .Q(mul_ln16_reg_2085[28]),
        .R(1'b0));
  FDRE \mul_ln16_reg_2085_reg[29] 
       (.C(ap_clk),
        .CE(add_ln16_35_reg_20790),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_19 [29]),
        .Q(mul_ln16_reg_2085[29]),
        .R(1'b0));
  FDRE \mul_ln16_reg_2085_reg[2] 
       (.C(ap_clk),
        .CE(add_ln16_35_reg_20790),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_19 [2]),
        .Q(mul_ln16_reg_2085[2]),
        .R(1'b0));
  FDRE \mul_ln16_reg_2085_reg[30] 
       (.C(ap_clk),
        .CE(add_ln16_35_reg_20790),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_19 [30]),
        .Q(mul_ln16_reg_2085[30]),
        .R(1'b0));
  FDRE \mul_ln16_reg_2085_reg[31] 
       (.C(ap_clk),
        .CE(add_ln16_35_reg_20790),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_19 [31]),
        .Q(mul_ln16_reg_2085[31]),
        .R(1'b0));
  FDRE \mul_ln16_reg_2085_reg[3] 
       (.C(ap_clk),
        .CE(add_ln16_35_reg_20790),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_19 [3]),
        .Q(mul_ln16_reg_2085[3]),
        .R(1'b0));
  FDRE \mul_ln16_reg_2085_reg[4] 
       (.C(ap_clk),
        .CE(add_ln16_35_reg_20790),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_19 [4]),
        .Q(mul_ln16_reg_2085[4]),
        .R(1'b0));
  FDRE \mul_ln16_reg_2085_reg[5] 
       (.C(ap_clk),
        .CE(add_ln16_35_reg_20790),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_19 [5]),
        .Q(mul_ln16_reg_2085[5]),
        .R(1'b0));
  FDRE \mul_ln16_reg_2085_reg[6] 
       (.C(ap_clk),
        .CE(add_ln16_35_reg_20790),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_19 [6]),
        .Q(mul_ln16_reg_2085[6]),
        .R(1'b0));
  FDRE \mul_ln16_reg_2085_reg[7] 
       (.C(ap_clk),
        .CE(add_ln16_35_reg_20790),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_19 [7]),
        .Q(mul_ln16_reg_2085[7]),
        .R(1'b0));
  FDRE \mul_ln16_reg_2085_reg[8] 
       (.C(ap_clk),
        .CE(add_ln16_35_reg_20790),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_19 [8]),
        .Q(mul_ln16_reg_2085[8]),
        .R(1'b0));
  FDRE \mul_ln16_reg_2085_reg[9] 
       (.C(ap_clk),
        .CE(add_ln16_35_reg_20790),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_19 [9]),
        .Q(mul_ln16_reg_2085[9]),
        .R(1'b0));
  FDRE \rdata_reg[0]_i_10 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_96),
        .Q(\rdata_reg[0]_i_10_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[0]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_32),
        .Q(\rdata_reg[0]_i_6_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[0]_i_9 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_12_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_160),
        .Q(\rdata_reg[0]_i_9_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[10]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_86),
        .Q(\rdata_reg[10]_i_4_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[10]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_22),
        .Q(\rdata_reg[10]_i_6_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[10]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_12_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_150),
        .Q(\rdata_reg[10]_i_7_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[11]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_85),
        .Q(\rdata_reg[11]_i_4_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[11]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_21),
        .Q(\rdata_reg[11]_i_6_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[11]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_12_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_149),
        .Q(\rdata_reg[11]_i_7_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[12]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_84),
        .Q(\rdata_reg[12]_i_4_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[12]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_20),
        .Q(\rdata_reg[12]_i_6_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[12]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_12_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_148),
        .Q(\rdata_reg[12]_i_7_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[13]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_83),
        .Q(\rdata_reg[13]_i_4_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[13]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_19),
        .Q(\rdata_reg[13]_i_6_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[13]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_12_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_147),
        .Q(\rdata_reg[13]_i_7_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[14]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_82),
        .Q(\rdata_reg[14]_i_4_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[14]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_18),
        .Q(\rdata_reg[14]_i_6_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[14]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_12_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_146),
        .Q(\rdata_reg[14]_i_7_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[15]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_81),
        .Q(\rdata_reg[15]_i_4_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[15]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_17),
        .Q(\rdata_reg[15]_i_6_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[15]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_12_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_145),
        .Q(\rdata_reg[15]_i_7_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[16]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_80),
        .Q(\rdata_reg[16]_i_4_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[16]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_16),
        .Q(\rdata_reg[16]_i_6_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[16]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_12_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_144),
        .Q(\rdata_reg[16]_i_7_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[17]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_79),
        .Q(\rdata_reg[17]_i_4_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[17]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_15),
        .Q(\rdata_reg[17]_i_6_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[17]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_12_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_143),
        .Q(\rdata_reg[17]_i_7_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[18]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_78),
        .Q(\rdata_reg[18]_i_4_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[18]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_14),
        .Q(\rdata_reg[18]_i_6_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[18]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_12_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_142),
        .Q(\rdata_reg[18]_i_7_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[19]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_77),
        .Q(\rdata_reg[19]_i_4_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[19]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_13),
        .Q(\rdata_reg[19]_i_6_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[19]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_12_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_141),
        .Q(\rdata_reg[19]_i_7_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[1]_i_10 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_31),
        .Q(\rdata_reg[1]_i_10_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[1]_i_13 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_12_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_159),
        .Q(\rdata_reg[1]_i_13_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[1]_i_14 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_95),
        .Q(\rdata_reg[1]_i_14_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[20]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_76),
        .Q(\rdata_reg[20]_i_4_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[20]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_12),
        .Q(\rdata_reg[20]_i_6_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[20]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_12_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_140),
        .Q(\rdata_reg[20]_i_7_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[21]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_75),
        .Q(\rdata_reg[21]_i_4_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[21]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_11),
        .Q(\rdata_reg[21]_i_6_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[21]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_12_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_139),
        .Q(\rdata_reg[21]_i_7_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[22]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_74),
        .Q(\rdata_reg[22]_i_4_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[22]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_10),
        .Q(\rdata_reg[22]_i_6_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[22]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_12_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_138),
        .Q(\rdata_reg[22]_i_7_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[23]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_73),
        .Q(\rdata_reg[23]_i_4_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[23]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_9),
        .Q(\rdata_reg[23]_i_6_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[23]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_12_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_137),
        .Q(\rdata_reg[23]_i_7_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[24]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_72),
        .Q(\rdata_reg[24]_i_4_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[24]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_8),
        .Q(\rdata_reg[24]_i_6_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[24]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_12_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_136),
        .Q(\rdata_reg[24]_i_7_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[25]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_71),
        .Q(\rdata_reg[25]_i_4_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[25]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_7),
        .Q(\rdata_reg[25]_i_6_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[25]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_12_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_135),
        .Q(\rdata_reg[25]_i_7_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[26]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_70),
        .Q(\rdata_reg[26]_i_4_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[26]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_6),
        .Q(\rdata_reg[26]_i_6_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[26]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_12_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_134),
        .Q(\rdata_reg[26]_i_7_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[27]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_69),
        .Q(\rdata_reg[27]_i_4_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[27]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_5),
        .Q(\rdata_reg[27]_i_6_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[27]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_12_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_133),
        .Q(\rdata_reg[27]_i_7_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[28]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_68),
        .Q(\rdata_reg[28]_i_4_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[28]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_4),
        .Q(\rdata_reg[28]_i_6_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[28]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_12_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_132),
        .Q(\rdata_reg[28]_i_7_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[29]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_67),
        .Q(\rdata_reg[29]_i_4_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[29]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_3),
        .Q(\rdata_reg[29]_i_6_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[29]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_12_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_131),
        .Q(\rdata_reg[29]_i_7_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[2]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_30),
        .Q(\rdata_reg[2]_i_5_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[2]_i_8 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_12_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_158),
        .Q(\rdata_reg[2]_i_8_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[2]_i_9 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_94),
        .Q(\rdata_reg[2]_i_9_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[30]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_66),
        .Q(\rdata_reg[30]_i_4_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[30]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_2),
        .Q(\rdata_reg[30]_i_6_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[30]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_12_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_130),
        .Q(\rdata_reg[30]_i_7_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[31]_i_10 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_1),
        .Q(\rdata_reg[31]_i_10_n_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rdata_reg[31]_i_12 
       (.C(ap_clk),
        .CE(1'b1),
        .D(matrixmul_AXILiteS_s_axi_U_n_237),
        .Q(\rdata_reg[31]_i_12_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[31]_i_13 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_12_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_129),
        .Q(\rdata_reg[31]_i_13_n_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rdata_reg[31]_i_6 
       (.C(ap_clk),
        .CE(1'b1),
        .D(matrixmul_AXILiteS_s_axi_U_n_236),
        .Q(\rdata_reg[31]_i_6_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[31]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_65),
        .Q(\rdata_reg[31]_i_7_n_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rdata_reg[31]_i_9 
       (.C(ap_clk),
        .CE(1'b1),
        .D(matrixmul_AXILiteS_s_axi_U_n_193),
        .Q(\rdata_reg[31]_i_9_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[3]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_29),
        .Q(\rdata_reg[3]_i_5_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[3]_i_8 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_12_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_157),
        .Q(\rdata_reg[3]_i_8_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[3]_i_9 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_93),
        .Q(\rdata_reg[3]_i_9_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[4]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_92),
        .Q(\rdata_reg[4]_i_4_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[4]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_28),
        .Q(\rdata_reg[4]_i_6_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[4]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_12_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_156),
        .Q(\rdata_reg[4]_i_7_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[5]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_91),
        .Q(\rdata_reg[5]_i_4_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[5]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_27),
        .Q(\rdata_reg[5]_i_6_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[5]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_12_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_155),
        .Q(\rdata_reg[5]_i_7_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[6]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_90),
        .Q(\rdata_reg[6]_i_4_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[6]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_26),
        .Q(\rdata_reg[6]_i_6_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[6]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_12_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_154),
        .Q(\rdata_reg[6]_i_7_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[7]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_25),
        .Q(\rdata_reg[7]_i_5_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[7]_i_8 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_12_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_153),
        .Q(\rdata_reg[7]_i_8_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[7]_i_9 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_89),
        .Q(\rdata_reg[7]_i_9_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[8]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_88),
        .Q(\rdata_reg[8]_i_4_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[8]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_24),
        .Q(\rdata_reg[8]_i_6_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[8]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_12_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_152),
        .Q(\rdata_reg[8]_i_7_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[9]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_87),
        .Q(\rdata_reg[9]_i_4_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[9]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_9_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_23),
        .Q(\rdata_reg[9]_i_6_n_1 ),
        .R(1'b0));
  FDRE \rdata_reg[9]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_12_n_1 ),
        .D(matrixmul_AXILiteS_s_axi_U_n_151),
        .Q(\rdata_reg[9]_i_7_n_1 ),
        .R(1'b0));
  FDRE \reg_756_reg[0] 
       (.C(ap_clk),
        .CE(reg_7560),
        .D(A_q0[0]),
        .Q(reg_756[0]),
        .R(1'b0));
  FDRE \reg_756_reg[10] 
       (.C(ap_clk),
        .CE(reg_7560),
        .D(A_q0[10]),
        .Q(reg_756[10]),
        .R(1'b0));
  FDRE \reg_756_reg[11] 
       (.C(ap_clk),
        .CE(reg_7560),
        .D(A_q0[11]),
        .Q(reg_756[11]),
        .R(1'b0));
  FDRE \reg_756_reg[12] 
       (.C(ap_clk),
        .CE(reg_7560),
        .D(A_q0[12]),
        .Q(reg_756[12]),
        .R(1'b0));
  FDRE \reg_756_reg[13] 
       (.C(ap_clk),
        .CE(reg_7560),
        .D(A_q0[13]),
        .Q(reg_756[13]),
        .R(1'b0));
  FDRE \reg_756_reg[14] 
       (.C(ap_clk),
        .CE(reg_7560),
        .D(A_q0[14]),
        .Q(reg_756[14]),
        .R(1'b0));
  FDRE \reg_756_reg[15] 
       (.C(ap_clk),
        .CE(reg_7560),
        .D(A_q0[15]),
        .Q(reg_756[15]),
        .R(1'b0));
  FDRE \reg_756_reg[16] 
       (.C(ap_clk),
        .CE(reg_7560),
        .D(A_q0[16]),
        .Q(reg_756[16]),
        .R(1'b0));
  FDRE \reg_756_reg[1] 
       (.C(ap_clk),
        .CE(reg_7560),
        .D(A_q0[1]),
        .Q(reg_756[1]),
        .R(1'b0));
  FDRE \reg_756_reg[2] 
       (.C(ap_clk),
        .CE(reg_7560),
        .D(A_q0[2]),
        .Q(reg_756[2]),
        .R(1'b0));
  FDRE \reg_756_reg[3] 
       (.C(ap_clk),
        .CE(reg_7560),
        .D(A_q0[3]),
        .Q(reg_756[3]),
        .R(1'b0));
  FDRE \reg_756_reg[4] 
       (.C(ap_clk),
        .CE(reg_7560),
        .D(A_q0[4]),
        .Q(reg_756[4]),
        .R(1'b0));
  FDRE \reg_756_reg[5] 
       (.C(ap_clk),
        .CE(reg_7560),
        .D(A_q0[5]),
        .Q(reg_756[5]),
        .R(1'b0));
  FDRE \reg_756_reg[6] 
       (.C(ap_clk),
        .CE(reg_7560),
        .D(A_q0[6]),
        .Q(reg_756[6]),
        .R(1'b0));
  FDRE \reg_756_reg[7] 
       (.C(ap_clk),
        .CE(reg_7560),
        .D(A_q0[7]),
        .Q(reg_756[7]),
        .R(1'b0));
  FDRE \reg_756_reg[8] 
       (.C(ap_clk),
        .CE(reg_7560),
        .D(A_q0[8]),
        .Q(reg_756[8]),
        .R(1'b0));
  FDRE \reg_756_reg[9] 
       (.C(ap_clk),
        .CE(reg_7560),
        .D(A_q0[9]),
        .Q(reg_756[9]),
        .R(1'b0));
  FDRE \reg_760_reg[17] 
       (.C(ap_clk),
        .CE(reg_7600),
        .D(B_q0[17]),
        .Q(reg_760[17]),
        .R(1'b0));
  FDRE \reg_760_reg[18] 
       (.C(ap_clk),
        .CE(reg_7600),
        .D(B_q0[18]),
        .Q(reg_760[18]),
        .R(1'b0));
  FDRE \reg_760_reg[19] 
       (.C(ap_clk),
        .CE(reg_7600),
        .D(B_q0[19]),
        .Q(reg_760[19]),
        .R(1'b0));
  FDRE \reg_760_reg[20] 
       (.C(ap_clk),
        .CE(reg_7600),
        .D(B_q0[20]),
        .Q(reg_760[20]),
        .R(1'b0));
  FDRE \reg_760_reg[21] 
       (.C(ap_clk),
        .CE(reg_7600),
        .D(B_q0[21]),
        .Q(reg_760[21]),
        .R(1'b0));
  FDRE \reg_760_reg[22] 
       (.C(ap_clk),
        .CE(reg_7600),
        .D(B_q0[22]),
        .Q(reg_760[22]),
        .R(1'b0));
  FDRE \reg_760_reg[23] 
       (.C(ap_clk),
        .CE(reg_7600),
        .D(B_q0[23]),
        .Q(reg_760[23]),
        .R(1'b0));
  FDRE \reg_760_reg[24] 
       (.C(ap_clk),
        .CE(reg_7600),
        .D(B_q0[24]),
        .Q(reg_760[24]),
        .R(1'b0));
  FDRE \reg_760_reg[25] 
       (.C(ap_clk),
        .CE(reg_7600),
        .D(B_q0[25]),
        .Q(reg_760[25]),
        .R(1'b0));
  FDRE \reg_760_reg[26] 
       (.C(ap_clk),
        .CE(reg_7600),
        .D(B_q0[26]),
        .Q(reg_760[26]),
        .R(1'b0));
  FDRE \reg_760_reg[27] 
       (.C(ap_clk),
        .CE(reg_7600),
        .D(B_q0[27]),
        .Q(reg_760[27]),
        .R(1'b0));
  FDRE \reg_760_reg[28] 
       (.C(ap_clk),
        .CE(reg_7600),
        .D(B_q0[28]),
        .Q(reg_760[28]),
        .R(1'b0));
  FDRE \reg_760_reg[29] 
       (.C(ap_clk),
        .CE(reg_7600),
        .D(B_q0[29]),
        .Q(reg_760[29]),
        .R(1'b0));
  FDRE \reg_760_reg[30] 
       (.C(ap_clk),
        .CE(reg_7600),
        .D(B_q0[30]),
        .Q(reg_760[30]),
        .R(1'b0));
  FDRE \reg_760_reg[31] 
       (.C(ap_clk),
        .CE(reg_7600),
        .D(B_q0[31]),
        .Q(reg_760[31]),
        .R(1'b0));
  FDRE \reg_764_reg[0] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U10_n_1),
        .D(A_q0[0]),
        .Q(reg_764[0]),
        .R(1'b0));
  FDRE \reg_764_reg[10] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U10_n_1),
        .D(A_q0[10]),
        .Q(reg_764[10]),
        .R(1'b0));
  FDRE \reg_764_reg[11] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U10_n_1),
        .D(A_q0[11]),
        .Q(reg_764[11]),
        .R(1'b0));
  FDRE \reg_764_reg[12] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U10_n_1),
        .D(A_q0[12]),
        .Q(reg_764[12]),
        .R(1'b0));
  FDRE \reg_764_reg[13] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U10_n_1),
        .D(A_q0[13]),
        .Q(reg_764[13]),
        .R(1'b0));
  FDRE \reg_764_reg[14] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U10_n_1),
        .D(A_q0[14]),
        .Q(reg_764[14]),
        .R(1'b0));
  FDRE \reg_764_reg[15] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U10_n_1),
        .D(A_q0[15]),
        .Q(reg_764[15]),
        .R(1'b0));
  FDRE \reg_764_reg[16] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U10_n_1),
        .D(A_q0[16]),
        .Q(reg_764[16]),
        .R(1'b0));
  FDRE \reg_764_reg[1] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U10_n_1),
        .D(A_q0[1]),
        .Q(reg_764[1]),
        .R(1'b0));
  FDRE \reg_764_reg[2] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U10_n_1),
        .D(A_q0[2]),
        .Q(reg_764[2]),
        .R(1'b0));
  FDRE \reg_764_reg[3] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U10_n_1),
        .D(A_q0[3]),
        .Q(reg_764[3]),
        .R(1'b0));
  FDRE \reg_764_reg[4] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U10_n_1),
        .D(A_q0[4]),
        .Q(reg_764[4]),
        .R(1'b0));
  FDRE \reg_764_reg[5] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U10_n_1),
        .D(A_q0[5]),
        .Q(reg_764[5]),
        .R(1'b0));
  FDRE \reg_764_reg[6] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U10_n_1),
        .D(A_q0[6]),
        .Q(reg_764[6]),
        .R(1'b0));
  FDRE \reg_764_reg[7] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U10_n_1),
        .D(A_q0[7]),
        .Q(reg_764[7]),
        .R(1'b0));
  FDRE \reg_764_reg[8] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U10_n_1),
        .D(A_q0[8]),
        .Q(reg_764[8]),
        .R(1'b0));
  FDRE \reg_764_reg[9] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U10_n_1),
        .D(A_q0[9]),
        .Q(reg_764[9]),
        .R(1'b0));
  FDRE \reg_768_reg[17] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U5_n_1),
        .D(B_q0[17]),
        .Q(reg_768[17]),
        .R(1'b0));
  FDRE \reg_768_reg[18] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U5_n_1),
        .D(B_q0[18]),
        .Q(reg_768[18]),
        .R(1'b0));
  FDRE \reg_768_reg[19] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U5_n_1),
        .D(B_q0[19]),
        .Q(reg_768[19]),
        .R(1'b0));
  FDRE \reg_768_reg[20] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U5_n_1),
        .D(B_q0[20]),
        .Q(reg_768[20]),
        .R(1'b0));
  FDRE \reg_768_reg[21] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U5_n_1),
        .D(B_q0[21]),
        .Q(reg_768[21]),
        .R(1'b0));
  FDRE \reg_768_reg[22] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U5_n_1),
        .D(B_q0[22]),
        .Q(reg_768[22]),
        .R(1'b0));
  FDRE \reg_768_reg[23] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U5_n_1),
        .D(B_q0[23]),
        .Q(reg_768[23]),
        .R(1'b0));
  FDRE \reg_768_reg[24] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U5_n_1),
        .D(B_q0[24]),
        .Q(reg_768[24]),
        .R(1'b0));
  FDRE \reg_768_reg[25] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U5_n_1),
        .D(B_q0[25]),
        .Q(reg_768[25]),
        .R(1'b0));
  FDRE \reg_768_reg[26] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U5_n_1),
        .D(B_q0[26]),
        .Q(reg_768[26]),
        .R(1'b0));
  FDRE \reg_768_reg[27] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U5_n_1),
        .D(B_q0[27]),
        .Q(reg_768[27]),
        .R(1'b0));
  FDRE \reg_768_reg[28] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U5_n_1),
        .D(B_q0[28]),
        .Q(reg_768[28]),
        .R(1'b0));
  FDRE \reg_768_reg[29] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U5_n_1),
        .D(B_q0[29]),
        .Q(reg_768[29]),
        .R(1'b0));
  FDRE \reg_768_reg[30] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U5_n_1),
        .D(B_q0[30]),
        .Q(reg_768[30]),
        .R(1'b0));
  FDRE \reg_768_reg[31] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U5_n_1),
        .D(B_q0[31]),
        .Q(reg_768[31]),
        .R(1'b0));
  FDRE \reg_772_reg[0] 
       (.C(ap_clk),
        .CE(reg_7720),
        .D(A_q0[0]),
        .Q(reg_772[0]),
        .R(1'b0));
  FDRE \reg_772_reg[10] 
       (.C(ap_clk),
        .CE(reg_7720),
        .D(A_q0[10]),
        .Q(reg_772[10]),
        .R(1'b0));
  FDRE \reg_772_reg[11] 
       (.C(ap_clk),
        .CE(reg_7720),
        .D(A_q0[11]),
        .Q(reg_772[11]),
        .R(1'b0));
  FDRE \reg_772_reg[12] 
       (.C(ap_clk),
        .CE(reg_7720),
        .D(A_q0[12]),
        .Q(reg_772[12]),
        .R(1'b0));
  FDRE \reg_772_reg[13] 
       (.C(ap_clk),
        .CE(reg_7720),
        .D(A_q0[13]),
        .Q(reg_772[13]),
        .R(1'b0));
  FDRE \reg_772_reg[14] 
       (.C(ap_clk),
        .CE(reg_7720),
        .D(A_q0[14]),
        .Q(reg_772[14]),
        .R(1'b0));
  FDRE \reg_772_reg[15] 
       (.C(ap_clk),
        .CE(reg_7720),
        .D(A_q0[15]),
        .Q(reg_772[15]),
        .R(1'b0));
  FDRE \reg_772_reg[16] 
       (.C(ap_clk),
        .CE(reg_7720),
        .D(A_q0[16]),
        .Q(reg_772[16]),
        .R(1'b0));
  FDRE \reg_772_reg[1] 
       (.C(ap_clk),
        .CE(reg_7720),
        .D(A_q0[1]),
        .Q(reg_772[1]),
        .R(1'b0));
  FDRE \reg_772_reg[2] 
       (.C(ap_clk),
        .CE(reg_7720),
        .D(A_q0[2]),
        .Q(reg_772[2]),
        .R(1'b0));
  FDRE \reg_772_reg[3] 
       (.C(ap_clk),
        .CE(reg_7720),
        .D(A_q0[3]),
        .Q(reg_772[3]),
        .R(1'b0));
  FDRE \reg_772_reg[4] 
       (.C(ap_clk),
        .CE(reg_7720),
        .D(A_q0[4]),
        .Q(reg_772[4]),
        .R(1'b0));
  FDRE \reg_772_reg[5] 
       (.C(ap_clk),
        .CE(reg_7720),
        .D(A_q0[5]),
        .Q(reg_772[5]),
        .R(1'b0));
  FDRE \reg_772_reg[6] 
       (.C(ap_clk),
        .CE(reg_7720),
        .D(A_q0[6]),
        .Q(reg_772[6]),
        .R(1'b0));
  FDRE \reg_772_reg[7] 
       (.C(ap_clk),
        .CE(reg_7720),
        .D(A_q0[7]),
        .Q(reg_772[7]),
        .R(1'b0));
  FDRE \reg_772_reg[8] 
       (.C(ap_clk),
        .CE(reg_7720),
        .D(A_q0[8]),
        .Q(reg_772[8]),
        .R(1'b0));
  FDRE \reg_772_reg[9] 
       (.C(ap_clk),
        .CE(reg_7720),
        .D(A_q0[9]),
        .Q(reg_772[9]),
        .R(1'b0));
  FDRE \reg_776_reg[17] 
       (.C(ap_clk),
        .CE(reg_7760),
        .D(B_q0[17]),
        .Q(reg_776[17]),
        .R(1'b0));
  FDRE \reg_776_reg[18] 
       (.C(ap_clk),
        .CE(reg_7760),
        .D(B_q0[18]),
        .Q(reg_776[18]),
        .R(1'b0));
  FDRE \reg_776_reg[19] 
       (.C(ap_clk),
        .CE(reg_7760),
        .D(B_q0[19]),
        .Q(reg_776[19]),
        .R(1'b0));
  FDRE \reg_776_reg[20] 
       (.C(ap_clk),
        .CE(reg_7760),
        .D(B_q0[20]),
        .Q(reg_776[20]),
        .R(1'b0));
  FDRE \reg_776_reg[21] 
       (.C(ap_clk),
        .CE(reg_7760),
        .D(B_q0[21]),
        .Q(reg_776[21]),
        .R(1'b0));
  FDRE \reg_776_reg[22] 
       (.C(ap_clk),
        .CE(reg_7760),
        .D(B_q0[22]),
        .Q(reg_776[22]),
        .R(1'b0));
  FDRE \reg_776_reg[23] 
       (.C(ap_clk),
        .CE(reg_7760),
        .D(B_q0[23]),
        .Q(reg_776[23]),
        .R(1'b0));
  FDRE \reg_776_reg[24] 
       (.C(ap_clk),
        .CE(reg_7760),
        .D(B_q0[24]),
        .Q(reg_776[24]),
        .R(1'b0));
  FDRE \reg_776_reg[25] 
       (.C(ap_clk),
        .CE(reg_7760),
        .D(B_q0[25]),
        .Q(reg_776[25]),
        .R(1'b0));
  FDRE \reg_776_reg[26] 
       (.C(ap_clk),
        .CE(reg_7760),
        .D(B_q0[26]),
        .Q(reg_776[26]),
        .R(1'b0));
  FDRE \reg_776_reg[27] 
       (.C(ap_clk),
        .CE(reg_7760),
        .D(B_q0[27]),
        .Q(reg_776[27]),
        .R(1'b0));
  FDRE \reg_776_reg[28] 
       (.C(ap_clk),
        .CE(reg_7760),
        .D(B_q0[28]),
        .Q(reg_776[28]),
        .R(1'b0));
  FDRE \reg_776_reg[29] 
       (.C(ap_clk),
        .CE(reg_7760),
        .D(B_q0[29]),
        .Q(reg_776[29]),
        .R(1'b0));
  FDRE \reg_776_reg[30] 
       (.C(ap_clk),
        .CE(reg_7760),
        .D(B_q0[30]),
        .Q(reg_776[30]),
        .R(1'b0));
  FDRE \reg_776_reg[31] 
       (.C(ap_clk),
        .CE(reg_7760),
        .D(B_q0[31]),
        .Q(reg_776[31]),
        .R(1'b0));
  FDRE \reg_780_reg[0] 
       (.C(ap_clk),
        .CE(reg_7800),
        .D(A_q0[0]),
        .Q(reg_780[0]),
        .R(1'b0));
  FDRE \reg_780_reg[10] 
       (.C(ap_clk),
        .CE(reg_7800),
        .D(A_q0[10]),
        .Q(reg_780[10]),
        .R(1'b0));
  FDRE \reg_780_reg[11] 
       (.C(ap_clk),
        .CE(reg_7800),
        .D(A_q0[11]),
        .Q(reg_780[11]),
        .R(1'b0));
  FDRE \reg_780_reg[12] 
       (.C(ap_clk),
        .CE(reg_7800),
        .D(A_q0[12]),
        .Q(reg_780[12]),
        .R(1'b0));
  FDRE \reg_780_reg[13] 
       (.C(ap_clk),
        .CE(reg_7800),
        .D(A_q0[13]),
        .Q(reg_780[13]),
        .R(1'b0));
  FDRE \reg_780_reg[14] 
       (.C(ap_clk),
        .CE(reg_7800),
        .D(A_q0[14]),
        .Q(reg_780[14]),
        .R(1'b0));
  FDRE \reg_780_reg[15] 
       (.C(ap_clk),
        .CE(reg_7800),
        .D(A_q0[15]),
        .Q(reg_780[15]),
        .R(1'b0));
  FDRE \reg_780_reg[16] 
       (.C(ap_clk),
        .CE(reg_7800),
        .D(A_q0[16]),
        .Q(reg_780[16]),
        .R(1'b0));
  FDRE \reg_780_reg[1] 
       (.C(ap_clk),
        .CE(reg_7800),
        .D(A_q0[1]),
        .Q(reg_780[1]),
        .R(1'b0));
  FDRE \reg_780_reg[2] 
       (.C(ap_clk),
        .CE(reg_7800),
        .D(A_q0[2]),
        .Q(reg_780[2]),
        .R(1'b0));
  FDRE \reg_780_reg[3] 
       (.C(ap_clk),
        .CE(reg_7800),
        .D(A_q0[3]),
        .Q(reg_780[3]),
        .R(1'b0));
  FDRE \reg_780_reg[4] 
       (.C(ap_clk),
        .CE(reg_7800),
        .D(A_q0[4]),
        .Q(reg_780[4]),
        .R(1'b0));
  FDRE \reg_780_reg[5] 
       (.C(ap_clk),
        .CE(reg_7800),
        .D(A_q0[5]),
        .Q(reg_780[5]),
        .R(1'b0));
  FDRE \reg_780_reg[6] 
       (.C(ap_clk),
        .CE(reg_7800),
        .D(A_q0[6]),
        .Q(reg_780[6]),
        .R(1'b0));
  FDRE \reg_780_reg[7] 
       (.C(ap_clk),
        .CE(reg_7800),
        .D(A_q0[7]),
        .Q(reg_780[7]),
        .R(1'b0));
  FDRE \reg_780_reg[8] 
       (.C(ap_clk),
        .CE(reg_7800),
        .D(A_q0[8]),
        .Q(reg_780[8]),
        .R(1'b0));
  FDRE \reg_780_reg[9] 
       (.C(ap_clk),
        .CE(reg_7800),
        .D(A_q0[9]),
        .Q(reg_780[9]),
        .R(1'b0));
  FDRE \reg_784_reg[17] 
       (.C(ap_clk),
        .CE(reg_7840),
        .D(B_q0[17]),
        .Q(reg_784[17]),
        .R(1'b0));
  FDRE \reg_784_reg[18] 
       (.C(ap_clk),
        .CE(reg_7840),
        .D(B_q0[18]),
        .Q(reg_784[18]),
        .R(1'b0));
  FDRE \reg_784_reg[19] 
       (.C(ap_clk),
        .CE(reg_7840),
        .D(B_q0[19]),
        .Q(reg_784[19]),
        .R(1'b0));
  FDRE \reg_784_reg[20] 
       (.C(ap_clk),
        .CE(reg_7840),
        .D(B_q0[20]),
        .Q(reg_784[20]),
        .R(1'b0));
  FDRE \reg_784_reg[21] 
       (.C(ap_clk),
        .CE(reg_7840),
        .D(B_q0[21]),
        .Q(reg_784[21]),
        .R(1'b0));
  FDRE \reg_784_reg[22] 
       (.C(ap_clk),
        .CE(reg_7840),
        .D(B_q0[22]),
        .Q(reg_784[22]),
        .R(1'b0));
  FDRE \reg_784_reg[23] 
       (.C(ap_clk),
        .CE(reg_7840),
        .D(B_q0[23]),
        .Q(reg_784[23]),
        .R(1'b0));
  FDRE \reg_784_reg[24] 
       (.C(ap_clk),
        .CE(reg_7840),
        .D(B_q0[24]),
        .Q(reg_784[24]),
        .R(1'b0));
  FDRE \reg_784_reg[25] 
       (.C(ap_clk),
        .CE(reg_7840),
        .D(B_q0[25]),
        .Q(reg_784[25]),
        .R(1'b0));
  FDRE \reg_784_reg[26] 
       (.C(ap_clk),
        .CE(reg_7840),
        .D(B_q0[26]),
        .Q(reg_784[26]),
        .R(1'b0));
  FDRE \reg_784_reg[27] 
       (.C(ap_clk),
        .CE(reg_7840),
        .D(B_q0[27]),
        .Q(reg_784[27]),
        .R(1'b0));
  FDRE \reg_784_reg[28] 
       (.C(ap_clk),
        .CE(reg_7840),
        .D(B_q0[28]),
        .Q(reg_784[28]),
        .R(1'b0));
  FDRE \reg_784_reg[29] 
       (.C(ap_clk),
        .CE(reg_7840),
        .D(B_q0[29]),
        .Q(reg_784[29]),
        .R(1'b0));
  FDRE \reg_784_reg[30] 
       (.C(ap_clk),
        .CE(reg_7840),
        .D(B_q0[30]),
        .Q(reg_784[30]),
        .R(1'b0));
  FDRE \reg_784_reg[31] 
       (.C(ap_clk),
        .CE(reg_7840),
        .D(B_q0[31]),
        .Q(reg_784[31]),
        .R(1'b0));
  FDRE \reg_788_reg[0] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U12_n_2),
        .D(A_q0[0]),
        .Q(reg_788[0]),
        .R(1'b0));
  FDRE \reg_788_reg[10] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U12_n_2),
        .D(A_q0[10]),
        .Q(reg_788[10]),
        .R(1'b0));
  FDRE \reg_788_reg[11] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U12_n_2),
        .D(A_q0[11]),
        .Q(reg_788[11]),
        .R(1'b0));
  FDRE \reg_788_reg[12] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U12_n_2),
        .D(A_q0[12]),
        .Q(reg_788[12]),
        .R(1'b0));
  FDRE \reg_788_reg[13] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U12_n_2),
        .D(A_q0[13]),
        .Q(reg_788[13]),
        .R(1'b0));
  FDRE \reg_788_reg[14] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U12_n_2),
        .D(A_q0[14]),
        .Q(reg_788[14]),
        .R(1'b0));
  FDRE \reg_788_reg[15] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U12_n_2),
        .D(A_q0[15]),
        .Q(reg_788[15]),
        .R(1'b0));
  FDRE \reg_788_reg[16] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U12_n_2),
        .D(A_q0[16]),
        .Q(reg_788[16]),
        .R(1'b0));
  FDRE \reg_788_reg[1] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U12_n_2),
        .D(A_q0[1]),
        .Q(reg_788[1]),
        .R(1'b0));
  FDRE \reg_788_reg[2] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U12_n_2),
        .D(A_q0[2]),
        .Q(reg_788[2]),
        .R(1'b0));
  FDRE \reg_788_reg[3] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U12_n_2),
        .D(A_q0[3]),
        .Q(reg_788[3]),
        .R(1'b0));
  FDRE \reg_788_reg[4] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U12_n_2),
        .D(A_q0[4]),
        .Q(reg_788[4]),
        .R(1'b0));
  FDRE \reg_788_reg[5] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U12_n_2),
        .D(A_q0[5]),
        .Q(reg_788[5]),
        .R(1'b0));
  FDRE \reg_788_reg[6] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U12_n_2),
        .D(A_q0[6]),
        .Q(reg_788[6]),
        .R(1'b0));
  FDRE \reg_788_reg[7] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U12_n_2),
        .D(A_q0[7]),
        .Q(reg_788[7]),
        .R(1'b0));
  FDRE \reg_788_reg[8] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U12_n_2),
        .D(A_q0[8]),
        .Q(reg_788[8]),
        .R(1'b0));
  FDRE \reg_788_reg[9] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U12_n_2),
        .D(A_q0[9]),
        .Q(reg_788[9]),
        .R(1'b0));
  FDRE \reg_792_reg[17] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U3_n_1),
        .D(B_q0[17]),
        .Q(reg_792[17]),
        .R(1'b0));
  FDRE \reg_792_reg[18] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U3_n_1),
        .D(B_q0[18]),
        .Q(reg_792[18]),
        .R(1'b0));
  FDRE \reg_792_reg[19] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U3_n_1),
        .D(B_q0[19]),
        .Q(reg_792[19]),
        .R(1'b0));
  FDRE \reg_792_reg[20] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U3_n_1),
        .D(B_q0[20]),
        .Q(reg_792[20]),
        .R(1'b0));
  FDRE \reg_792_reg[21] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U3_n_1),
        .D(B_q0[21]),
        .Q(reg_792[21]),
        .R(1'b0));
  FDRE \reg_792_reg[22] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U3_n_1),
        .D(B_q0[22]),
        .Q(reg_792[22]),
        .R(1'b0));
  FDRE \reg_792_reg[23] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U3_n_1),
        .D(B_q0[23]),
        .Q(reg_792[23]),
        .R(1'b0));
  FDRE \reg_792_reg[24] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U3_n_1),
        .D(B_q0[24]),
        .Q(reg_792[24]),
        .R(1'b0));
  FDRE \reg_792_reg[25] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U3_n_1),
        .D(B_q0[25]),
        .Q(reg_792[25]),
        .R(1'b0));
  FDRE \reg_792_reg[26] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U3_n_1),
        .D(B_q0[26]),
        .Q(reg_792[26]),
        .R(1'b0));
  FDRE \reg_792_reg[27] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U3_n_1),
        .D(B_q0[27]),
        .Q(reg_792[27]),
        .R(1'b0));
  FDRE \reg_792_reg[28] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U3_n_1),
        .D(B_q0[28]),
        .Q(reg_792[28]),
        .R(1'b0));
  FDRE \reg_792_reg[29] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U3_n_1),
        .D(B_q0[29]),
        .Q(reg_792[29]),
        .R(1'b0));
  FDRE \reg_792_reg[30] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U3_n_1),
        .D(B_q0[30]),
        .Q(reg_792[30]),
        .R(1'b0));
  FDRE \reg_792_reg[31] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U3_n_1),
        .D(B_q0[31]),
        .Q(reg_792[31]),
        .R(1'b0));
  FDRE \reg_796_reg[0] 
       (.C(ap_clk),
        .CE(reg_7960),
        .D(A_q0[0]),
        .Q(reg_796[0]),
        .R(1'b0));
  FDRE \reg_796_reg[10] 
       (.C(ap_clk),
        .CE(reg_7960),
        .D(A_q0[10]),
        .Q(reg_796[10]),
        .R(1'b0));
  FDRE \reg_796_reg[11] 
       (.C(ap_clk),
        .CE(reg_7960),
        .D(A_q0[11]),
        .Q(reg_796[11]),
        .R(1'b0));
  FDRE \reg_796_reg[12] 
       (.C(ap_clk),
        .CE(reg_7960),
        .D(A_q0[12]),
        .Q(reg_796[12]),
        .R(1'b0));
  FDRE \reg_796_reg[13] 
       (.C(ap_clk),
        .CE(reg_7960),
        .D(A_q0[13]),
        .Q(reg_796[13]),
        .R(1'b0));
  FDRE \reg_796_reg[14] 
       (.C(ap_clk),
        .CE(reg_7960),
        .D(A_q0[14]),
        .Q(reg_796[14]),
        .R(1'b0));
  FDRE \reg_796_reg[15] 
       (.C(ap_clk),
        .CE(reg_7960),
        .D(A_q0[15]),
        .Q(reg_796[15]),
        .R(1'b0));
  FDRE \reg_796_reg[16] 
       (.C(ap_clk),
        .CE(reg_7960),
        .D(A_q0[16]),
        .Q(reg_796[16]),
        .R(1'b0));
  FDRE \reg_796_reg[1] 
       (.C(ap_clk),
        .CE(reg_7960),
        .D(A_q0[1]),
        .Q(reg_796[1]),
        .R(1'b0));
  FDRE \reg_796_reg[2] 
       (.C(ap_clk),
        .CE(reg_7960),
        .D(A_q0[2]),
        .Q(reg_796[2]),
        .R(1'b0));
  FDRE \reg_796_reg[3] 
       (.C(ap_clk),
        .CE(reg_7960),
        .D(A_q0[3]),
        .Q(reg_796[3]),
        .R(1'b0));
  FDRE \reg_796_reg[4] 
       (.C(ap_clk),
        .CE(reg_7960),
        .D(A_q0[4]),
        .Q(reg_796[4]),
        .R(1'b0));
  FDRE \reg_796_reg[5] 
       (.C(ap_clk),
        .CE(reg_7960),
        .D(A_q0[5]),
        .Q(reg_796[5]),
        .R(1'b0));
  FDRE \reg_796_reg[6] 
       (.C(ap_clk),
        .CE(reg_7960),
        .D(A_q0[6]),
        .Q(reg_796[6]),
        .R(1'b0));
  FDRE \reg_796_reg[7] 
       (.C(ap_clk),
        .CE(reg_7960),
        .D(A_q0[7]),
        .Q(reg_796[7]),
        .R(1'b0));
  FDRE \reg_796_reg[8] 
       (.C(ap_clk),
        .CE(reg_7960),
        .D(A_q0[8]),
        .Q(reg_796[8]),
        .R(1'b0));
  FDRE \reg_796_reg[9] 
       (.C(ap_clk),
        .CE(reg_7960),
        .D(A_q0[9]),
        .Q(reg_796[9]),
        .R(1'b0));
  FDRE \reg_800_reg[17] 
       (.C(ap_clk),
        .CE(reg_8000),
        .D(B_q0[17]),
        .Q(reg_800[17]),
        .R(1'b0));
  FDRE \reg_800_reg[18] 
       (.C(ap_clk),
        .CE(reg_8000),
        .D(B_q0[18]),
        .Q(reg_800[18]),
        .R(1'b0));
  FDRE \reg_800_reg[19] 
       (.C(ap_clk),
        .CE(reg_8000),
        .D(B_q0[19]),
        .Q(reg_800[19]),
        .R(1'b0));
  FDRE \reg_800_reg[20] 
       (.C(ap_clk),
        .CE(reg_8000),
        .D(B_q0[20]),
        .Q(reg_800[20]),
        .R(1'b0));
  FDRE \reg_800_reg[21] 
       (.C(ap_clk),
        .CE(reg_8000),
        .D(B_q0[21]),
        .Q(reg_800[21]),
        .R(1'b0));
  FDRE \reg_800_reg[22] 
       (.C(ap_clk),
        .CE(reg_8000),
        .D(B_q0[22]),
        .Q(reg_800[22]),
        .R(1'b0));
  FDRE \reg_800_reg[23] 
       (.C(ap_clk),
        .CE(reg_8000),
        .D(B_q0[23]),
        .Q(reg_800[23]),
        .R(1'b0));
  FDRE \reg_800_reg[24] 
       (.C(ap_clk),
        .CE(reg_8000),
        .D(B_q0[24]),
        .Q(reg_800[24]),
        .R(1'b0));
  FDRE \reg_800_reg[25] 
       (.C(ap_clk),
        .CE(reg_8000),
        .D(B_q0[25]),
        .Q(reg_800[25]),
        .R(1'b0));
  FDRE \reg_800_reg[26] 
       (.C(ap_clk),
        .CE(reg_8000),
        .D(B_q0[26]),
        .Q(reg_800[26]),
        .R(1'b0));
  FDRE \reg_800_reg[27] 
       (.C(ap_clk),
        .CE(reg_8000),
        .D(B_q0[27]),
        .Q(reg_800[27]),
        .R(1'b0));
  FDRE \reg_800_reg[28] 
       (.C(ap_clk),
        .CE(reg_8000),
        .D(B_q0[28]),
        .Q(reg_800[28]),
        .R(1'b0));
  FDRE \reg_800_reg[29] 
       (.C(ap_clk),
        .CE(reg_8000),
        .D(B_q0[29]),
        .Q(reg_800[29]),
        .R(1'b0));
  FDRE \reg_800_reg[30] 
       (.C(ap_clk),
        .CE(reg_8000),
        .D(B_q0[30]),
        .Q(reg_800[30]),
        .R(1'b0));
  FDRE \reg_800_reg[31] 
       (.C(ap_clk),
        .CE(reg_8000),
        .D(B_q0[31]),
        .Q(reg_800[31]),
        .R(1'b0));
  FDRE \reg_804_reg[0] 
       (.C(ap_clk),
        .CE(reg_8040),
        .D(A_q0[0]),
        .Q(reg_804[0]),
        .R(1'b0));
  FDRE \reg_804_reg[10] 
       (.C(ap_clk),
        .CE(reg_8040),
        .D(A_q0[10]),
        .Q(reg_804[10]),
        .R(1'b0));
  FDRE \reg_804_reg[11] 
       (.C(ap_clk),
        .CE(reg_8040),
        .D(A_q0[11]),
        .Q(reg_804[11]),
        .R(1'b0));
  FDRE \reg_804_reg[12] 
       (.C(ap_clk),
        .CE(reg_8040),
        .D(A_q0[12]),
        .Q(reg_804[12]),
        .R(1'b0));
  FDRE \reg_804_reg[13] 
       (.C(ap_clk),
        .CE(reg_8040),
        .D(A_q0[13]),
        .Q(reg_804[13]),
        .R(1'b0));
  FDRE \reg_804_reg[14] 
       (.C(ap_clk),
        .CE(reg_8040),
        .D(A_q0[14]),
        .Q(reg_804[14]),
        .R(1'b0));
  FDRE \reg_804_reg[15] 
       (.C(ap_clk),
        .CE(reg_8040),
        .D(A_q0[15]),
        .Q(reg_804[15]),
        .R(1'b0));
  FDRE \reg_804_reg[16] 
       (.C(ap_clk),
        .CE(reg_8040),
        .D(A_q0[16]),
        .Q(reg_804[16]),
        .R(1'b0));
  FDRE \reg_804_reg[1] 
       (.C(ap_clk),
        .CE(reg_8040),
        .D(A_q0[1]),
        .Q(reg_804[1]),
        .R(1'b0));
  FDRE \reg_804_reg[2] 
       (.C(ap_clk),
        .CE(reg_8040),
        .D(A_q0[2]),
        .Q(reg_804[2]),
        .R(1'b0));
  FDRE \reg_804_reg[3] 
       (.C(ap_clk),
        .CE(reg_8040),
        .D(A_q0[3]),
        .Q(reg_804[3]),
        .R(1'b0));
  FDRE \reg_804_reg[4] 
       (.C(ap_clk),
        .CE(reg_8040),
        .D(A_q0[4]),
        .Q(reg_804[4]),
        .R(1'b0));
  FDRE \reg_804_reg[5] 
       (.C(ap_clk),
        .CE(reg_8040),
        .D(A_q0[5]),
        .Q(reg_804[5]),
        .R(1'b0));
  FDRE \reg_804_reg[6] 
       (.C(ap_clk),
        .CE(reg_8040),
        .D(A_q0[6]),
        .Q(reg_804[6]),
        .R(1'b0));
  FDRE \reg_804_reg[7] 
       (.C(ap_clk),
        .CE(reg_8040),
        .D(A_q0[7]),
        .Q(reg_804[7]),
        .R(1'b0));
  FDRE \reg_804_reg[8] 
       (.C(ap_clk),
        .CE(reg_8040),
        .D(A_q0[8]),
        .Q(reg_804[8]),
        .R(1'b0));
  FDRE \reg_804_reg[9] 
       (.C(ap_clk),
        .CE(reg_8040),
        .D(A_q0[9]),
        .Q(reg_804[9]),
        .R(1'b0));
  FDRE \reg_808_reg[17] 
       (.C(ap_clk),
        .CE(reg_8080),
        .D(B_q0[17]),
        .Q(reg_808[17]),
        .R(1'b0));
  FDRE \reg_808_reg[18] 
       (.C(ap_clk),
        .CE(reg_8080),
        .D(B_q0[18]),
        .Q(reg_808[18]),
        .R(1'b0));
  FDRE \reg_808_reg[19] 
       (.C(ap_clk),
        .CE(reg_8080),
        .D(B_q0[19]),
        .Q(reg_808[19]),
        .R(1'b0));
  FDRE \reg_808_reg[20] 
       (.C(ap_clk),
        .CE(reg_8080),
        .D(B_q0[20]),
        .Q(reg_808[20]),
        .R(1'b0));
  FDRE \reg_808_reg[21] 
       (.C(ap_clk),
        .CE(reg_8080),
        .D(B_q0[21]),
        .Q(reg_808[21]),
        .R(1'b0));
  FDRE \reg_808_reg[22] 
       (.C(ap_clk),
        .CE(reg_8080),
        .D(B_q0[22]),
        .Q(reg_808[22]),
        .R(1'b0));
  FDRE \reg_808_reg[23] 
       (.C(ap_clk),
        .CE(reg_8080),
        .D(B_q0[23]),
        .Q(reg_808[23]),
        .R(1'b0));
  FDRE \reg_808_reg[24] 
       (.C(ap_clk),
        .CE(reg_8080),
        .D(B_q0[24]),
        .Q(reg_808[24]),
        .R(1'b0));
  FDRE \reg_808_reg[25] 
       (.C(ap_clk),
        .CE(reg_8080),
        .D(B_q0[25]),
        .Q(reg_808[25]),
        .R(1'b0));
  FDRE \reg_808_reg[26] 
       (.C(ap_clk),
        .CE(reg_8080),
        .D(B_q0[26]),
        .Q(reg_808[26]),
        .R(1'b0));
  FDRE \reg_808_reg[27] 
       (.C(ap_clk),
        .CE(reg_8080),
        .D(B_q0[27]),
        .Q(reg_808[27]),
        .R(1'b0));
  FDRE \reg_808_reg[28] 
       (.C(ap_clk),
        .CE(reg_8080),
        .D(B_q0[28]),
        .Q(reg_808[28]),
        .R(1'b0));
  FDRE \reg_808_reg[29] 
       (.C(ap_clk),
        .CE(reg_8080),
        .D(B_q0[29]),
        .Q(reg_808[29]),
        .R(1'b0));
  FDRE \reg_808_reg[30] 
       (.C(ap_clk),
        .CE(reg_8080),
        .D(B_q0[30]),
        .Q(reg_808[30]),
        .R(1'b0));
  FDRE \reg_808_reg[31] 
       (.C(ap_clk),
        .CE(reg_8080),
        .D(B_q0[31]),
        .Q(reg_808[31]),
        .R(1'b0));
  FDRE \reg_812_reg[0] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U8_n_1),
        .D(A_q0[0]),
        .Q(reg_812[0]),
        .R(1'b0));
  FDRE \reg_812_reg[10] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U8_n_1),
        .D(A_q0[10]),
        .Q(reg_812[10]),
        .R(1'b0));
  FDRE \reg_812_reg[11] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U8_n_1),
        .D(A_q0[11]),
        .Q(reg_812[11]),
        .R(1'b0));
  FDRE \reg_812_reg[12] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U8_n_1),
        .D(A_q0[12]),
        .Q(reg_812[12]),
        .R(1'b0));
  FDRE \reg_812_reg[13] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U8_n_1),
        .D(A_q0[13]),
        .Q(reg_812[13]),
        .R(1'b0));
  FDRE \reg_812_reg[14] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U8_n_1),
        .D(A_q0[14]),
        .Q(reg_812[14]),
        .R(1'b0));
  FDRE \reg_812_reg[15] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U8_n_1),
        .D(A_q0[15]),
        .Q(reg_812[15]),
        .R(1'b0));
  FDRE \reg_812_reg[16] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U8_n_1),
        .D(A_q0[16]),
        .Q(reg_812[16]),
        .R(1'b0));
  FDRE \reg_812_reg[1] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U8_n_1),
        .D(A_q0[1]),
        .Q(reg_812[1]),
        .R(1'b0));
  FDRE \reg_812_reg[2] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U8_n_1),
        .D(A_q0[2]),
        .Q(reg_812[2]),
        .R(1'b0));
  FDRE \reg_812_reg[3] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U8_n_1),
        .D(A_q0[3]),
        .Q(reg_812[3]),
        .R(1'b0));
  FDRE \reg_812_reg[4] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U8_n_1),
        .D(A_q0[4]),
        .Q(reg_812[4]),
        .R(1'b0));
  FDRE \reg_812_reg[5] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U8_n_1),
        .D(A_q0[5]),
        .Q(reg_812[5]),
        .R(1'b0));
  FDRE \reg_812_reg[6] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U8_n_1),
        .D(A_q0[6]),
        .Q(reg_812[6]),
        .R(1'b0));
  FDRE \reg_812_reg[7] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U8_n_1),
        .D(A_q0[7]),
        .Q(reg_812[7]),
        .R(1'b0));
  FDRE \reg_812_reg[8] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U8_n_1),
        .D(A_q0[8]),
        .Q(reg_812[8]),
        .R(1'b0));
  FDRE \reg_812_reg[9] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U8_n_1),
        .D(A_q0[9]),
        .Q(reg_812[9]),
        .R(1'b0));
  FDRE \reg_816_reg[17] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U8_n_1),
        .D(B_q0[17]),
        .Q(reg_816[17]),
        .R(1'b0));
  FDRE \reg_816_reg[18] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U8_n_1),
        .D(B_q0[18]),
        .Q(reg_816[18]),
        .R(1'b0));
  FDRE \reg_816_reg[19] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U8_n_1),
        .D(B_q0[19]),
        .Q(reg_816[19]),
        .R(1'b0));
  FDRE \reg_816_reg[20] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U8_n_1),
        .D(B_q0[20]),
        .Q(reg_816[20]),
        .R(1'b0));
  FDRE \reg_816_reg[21] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U8_n_1),
        .D(B_q0[21]),
        .Q(reg_816[21]),
        .R(1'b0));
  FDRE \reg_816_reg[22] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U8_n_1),
        .D(B_q0[22]),
        .Q(reg_816[22]),
        .R(1'b0));
  FDRE \reg_816_reg[23] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U8_n_1),
        .D(B_q0[23]),
        .Q(reg_816[23]),
        .R(1'b0));
  FDRE \reg_816_reg[24] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U8_n_1),
        .D(B_q0[24]),
        .Q(reg_816[24]),
        .R(1'b0));
  FDRE \reg_816_reg[25] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U8_n_1),
        .D(B_q0[25]),
        .Q(reg_816[25]),
        .R(1'b0));
  FDRE \reg_816_reg[26] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U8_n_1),
        .D(B_q0[26]),
        .Q(reg_816[26]),
        .R(1'b0));
  FDRE \reg_816_reg[27] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U8_n_1),
        .D(B_q0[27]),
        .Q(reg_816[27]),
        .R(1'b0));
  FDRE \reg_816_reg[28] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U8_n_1),
        .D(B_q0[28]),
        .Q(reg_816[28]),
        .R(1'b0));
  FDRE \reg_816_reg[29] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U8_n_1),
        .D(B_q0[29]),
        .Q(reg_816[29]),
        .R(1'b0));
  FDRE \reg_816_reg[30] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U8_n_1),
        .D(B_q0[30]),
        .Q(reg_816[30]),
        .R(1'b0));
  FDRE \reg_816_reg[31] 
       (.C(ap_clk),
        .CE(matrixmul_mul_32sbkb_U8_n_1),
        .D(B_q0[31]),
        .Q(reg_816[31]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF40)) 
    \reg_868[31]_i_1 
       (.I0(\icmp_ln10_reg_1915_pp0_iter1_reg_reg_n_1_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_1),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(matrixmul_mul_32sbkb_U11_n_35),
        .O(reg_8680));
  FDRE \reg_868_reg[0] 
       (.C(ap_clk),
        .CE(reg_8680),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0 [0]),
        .Q(reg_868[0]),
        .R(1'b0));
  FDRE \reg_868_reg[10] 
       (.C(ap_clk),
        .CE(reg_8680),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0 [10]),
        .Q(reg_868[10]),
        .R(1'b0));
  FDRE \reg_868_reg[11] 
       (.C(ap_clk),
        .CE(reg_8680),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0 [11]),
        .Q(reg_868[11]),
        .R(1'b0));
  FDRE \reg_868_reg[12] 
       (.C(ap_clk),
        .CE(reg_8680),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0 [12]),
        .Q(reg_868[12]),
        .R(1'b0));
  FDRE \reg_868_reg[13] 
       (.C(ap_clk),
        .CE(reg_8680),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0 [13]),
        .Q(reg_868[13]),
        .R(1'b0));
  FDRE \reg_868_reg[14] 
       (.C(ap_clk),
        .CE(reg_8680),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0 [14]),
        .Q(reg_868[14]),
        .R(1'b0));
  FDRE \reg_868_reg[15] 
       (.C(ap_clk),
        .CE(reg_8680),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0 [15]),
        .Q(reg_868[15]),
        .R(1'b0));
  FDRE \reg_868_reg[16] 
       (.C(ap_clk),
        .CE(reg_8680),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0 [16]),
        .Q(reg_868[16]),
        .R(1'b0));
  FDRE \reg_868_reg[17] 
       (.C(ap_clk),
        .CE(reg_8680),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0 [17]),
        .Q(reg_868[17]),
        .R(1'b0));
  FDRE \reg_868_reg[18] 
       (.C(ap_clk),
        .CE(reg_8680),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0 [18]),
        .Q(reg_868[18]),
        .R(1'b0));
  FDRE \reg_868_reg[19] 
       (.C(ap_clk),
        .CE(reg_8680),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0 [19]),
        .Q(reg_868[19]),
        .R(1'b0));
  FDRE \reg_868_reg[1] 
       (.C(ap_clk),
        .CE(reg_8680),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0 [1]),
        .Q(reg_868[1]),
        .R(1'b0));
  FDRE \reg_868_reg[20] 
       (.C(ap_clk),
        .CE(reg_8680),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0 [20]),
        .Q(reg_868[20]),
        .R(1'b0));
  FDRE \reg_868_reg[21] 
       (.C(ap_clk),
        .CE(reg_8680),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0 [21]),
        .Q(reg_868[21]),
        .R(1'b0));
  FDRE \reg_868_reg[22] 
       (.C(ap_clk),
        .CE(reg_8680),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0 [22]),
        .Q(reg_868[22]),
        .R(1'b0));
  FDRE \reg_868_reg[23] 
       (.C(ap_clk),
        .CE(reg_8680),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0 [23]),
        .Q(reg_868[23]),
        .R(1'b0));
  FDRE \reg_868_reg[24] 
       (.C(ap_clk),
        .CE(reg_8680),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0 [24]),
        .Q(reg_868[24]),
        .R(1'b0));
  FDRE \reg_868_reg[25] 
       (.C(ap_clk),
        .CE(reg_8680),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0 [25]),
        .Q(reg_868[25]),
        .R(1'b0));
  FDRE \reg_868_reg[26] 
       (.C(ap_clk),
        .CE(reg_8680),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0 [26]),
        .Q(reg_868[26]),
        .R(1'b0));
  FDRE \reg_868_reg[27] 
       (.C(ap_clk),
        .CE(reg_8680),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0 [27]),
        .Q(reg_868[27]),
        .R(1'b0));
  FDRE \reg_868_reg[28] 
       (.C(ap_clk),
        .CE(reg_8680),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0 [28]),
        .Q(reg_868[28]),
        .R(1'b0));
  FDRE \reg_868_reg[29] 
       (.C(ap_clk),
        .CE(reg_8680),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0 [29]),
        .Q(reg_868[29]),
        .R(1'b0));
  FDRE \reg_868_reg[2] 
       (.C(ap_clk),
        .CE(reg_8680),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0 [2]),
        .Q(reg_868[2]),
        .R(1'b0));
  FDRE \reg_868_reg[30] 
       (.C(ap_clk),
        .CE(reg_8680),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0 [30]),
        .Q(reg_868[30]),
        .R(1'b0));
  FDRE \reg_868_reg[31] 
       (.C(ap_clk),
        .CE(reg_8680),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0 [31]),
        .Q(reg_868[31]),
        .R(1'b0));
  FDRE \reg_868_reg[3] 
       (.C(ap_clk),
        .CE(reg_8680),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0 [3]),
        .Q(reg_868[3]),
        .R(1'b0));
  FDRE \reg_868_reg[4] 
       (.C(ap_clk),
        .CE(reg_8680),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0 [4]),
        .Q(reg_868[4]),
        .R(1'b0));
  FDRE \reg_868_reg[5] 
       (.C(ap_clk),
        .CE(reg_8680),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0 [5]),
        .Q(reg_868[5]),
        .R(1'b0));
  FDRE \reg_868_reg[6] 
       (.C(ap_clk),
        .CE(reg_8680),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0 [6]),
        .Q(reg_868[6]),
        .R(1'b0));
  FDRE \reg_868_reg[7] 
       (.C(ap_clk),
        .CE(reg_8680),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0 [7]),
        .Q(reg_868[7]),
        .R(1'b0));
  FDRE \reg_868_reg[8] 
       (.C(ap_clk),
        .CE(reg_8680),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0 [8]),
        .Q(reg_868[8]),
        .R(1'b0));
  FDRE \reg_868_reg[9] 
       (.C(ap_clk),
        .CE(reg_8680),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0 [9]),
        .Q(reg_868[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF00E000E000E0)) 
    \reg_872[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage20),
        .I1(ap_CS_fsm_pp0_stage28),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_1),
        .I5(add_ln16_19_reg_25260),
        .O(reg_8720));
  FDRE \reg_872_reg[0] 
       (.C(ap_clk),
        .CE(reg_8720),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_10 [0]),
        .Q(reg_872[0]),
        .R(1'b0));
  FDRE \reg_872_reg[10] 
       (.C(ap_clk),
        .CE(reg_8720),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_10 [10]),
        .Q(reg_872[10]),
        .R(1'b0));
  FDRE \reg_872_reg[11] 
       (.C(ap_clk),
        .CE(reg_8720),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_10 [11]),
        .Q(reg_872[11]),
        .R(1'b0));
  FDRE \reg_872_reg[12] 
       (.C(ap_clk),
        .CE(reg_8720),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_10 [12]),
        .Q(reg_872[12]),
        .R(1'b0));
  FDRE \reg_872_reg[13] 
       (.C(ap_clk),
        .CE(reg_8720),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_10 [13]),
        .Q(reg_872[13]),
        .R(1'b0));
  FDRE \reg_872_reg[14] 
       (.C(ap_clk),
        .CE(reg_8720),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_10 [14]),
        .Q(reg_872[14]),
        .R(1'b0));
  FDRE \reg_872_reg[15] 
       (.C(ap_clk),
        .CE(reg_8720),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_10 [15]),
        .Q(reg_872[15]),
        .R(1'b0));
  FDRE \reg_872_reg[16] 
       (.C(ap_clk),
        .CE(reg_8720),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_10 [16]),
        .Q(reg_872[16]),
        .R(1'b0));
  FDRE \reg_872_reg[17] 
       (.C(ap_clk),
        .CE(reg_8720),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_10 [17]),
        .Q(reg_872[17]),
        .R(1'b0));
  FDRE \reg_872_reg[18] 
       (.C(ap_clk),
        .CE(reg_8720),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_10 [18]),
        .Q(reg_872[18]),
        .R(1'b0));
  FDRE \reg_872_reg[19] 
       (.C(ap_clk),
        .CE(reg_8720),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_10 [19]),
        .Q(reg_872[19]),
        .R(1'b0));
  FDRE \reg_872_reg[1] 
       (.C(ap_clk),
        .CE(reg_8720),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_10 [1]),
        .Q(reg_872[1]),
        .R(1'b0));
  FDRE \reg_872_reg[20] 
       (.C(ap_clk),
        .CE(reg_8720),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_10 [20]),
        .Q(reg_872[20]),
        .R(1'b0));
  FDRE \reg_872_reg[21] 
       (.C(ap_clk),
        .CE(reg_8720),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_10 [21]),
        .Q(reg_872[21]),
        .R(1'b0));
  FDRE \reg_872_reg[22] 
       (.C(ap_clk),
        .CE(reg_8720),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_10 [22]),
        .Q(reg_872[22]),
        .R(1'b0));
  FDRE \reg_872_reg[23] 
       (.C(ap_clk),
        .CE(reg_8720),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_10 [23]),
        .Q(reg_872[23]),
        .R(1'b0));
  FDRE \reg_872_reg[24] 
       (.C(ap_clk),
        .CE(reg_8720),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_10 [24]),
        .Q(reg_872[24]),
        .R(1'b0));
  FDRE \reg_872_reg[25] 
       (.C(ap_clk),
        .CE(reg_8720),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_10 [25]),
        .Q(reg_872[25]),
        .R(1'b0));
  FDRE \reg_872_reg[26] 
       (.C(ap_clk),
        .CE(reg_8720),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_10 [26]),
        .Q(reg_872[26]),
        .R(1'b0));
  FDRE \reg_872_reg[27] 
       (.C(ap_clk),
        .CE(reg_8720),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_10 [27]),
        .Q(reg_872[27]),
        .R(1'b0));
  FDRE \reg_872_reg[28] 
       (.C(ap_clk),
        .CE(reg_8720),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_10 [28]),
        .Q(reg_872[28]),
        .R(1'b0));
  FDRE \reg_872_reg[29] 
       (.C(ap_clk),
        .CE(reg_8720),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_10 [29]),
        .Q(reg_872[29]),
        .R(1'b0));
  FDRE \reg_872_reg[2] 
       (.C(ap_clk),
        .CE(reg_8720),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_10 [2]),
        .Q(reg_872[2]),
        .R(1'b0));
  FDRE \reg_872_reg[30] 
       (.C(ap_clk),
        .CE(reg_8720),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_10 [30]),
        .Q(reg_872[30]),
        .R(1'b0));
  FDRE \reg_872_reg[31] 
       (.C(ap_clk),
        .CE(reg_8720),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_10 [31]),
        .Q(reg_872[31]),
        .R(1'b0));
  FDRE \reg_872_reg[3] 
       (.C(ap_clk),
        .CE(reg_8720),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_10 [3]),
        .Q(reg_872[3]),
        .R(1'b0));
  FDRE \reg_872_reg[4] 
       (.C(ap_clk),
        .CE(reg_8720),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_10 [4]),
        .Q(reg_872[4]),
        .R(1'b0));
  FDRE \reg_872_reg[5] 
       (.C(ap_clk),
        .CE(reg_8720),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_10 [5]),
        .Q(reg_872[5]),
        .R(1'b0));
  FDRE \reg_872_reg[6] 
       (.C(ap_clk),
        .CE(reg_8720),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_10 [6]),
        .Q(reg_872[6]),
        .R(1'b0));
  FDRE \reg_872_reg[7] 
       (.C(ap_clk),
        .CE(reg_8720),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_10 [7]),
        .Q(reg_872[7]),
        .R(1'b0));
  FDRE \reg_872_reg[8] 
       (.C(ap_clk),
        .CE(reg_8720),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_10 [8]),
        .Q(reg_872[8]),
        .R(1'b0));
  FDRE \reg_872_reg[9] 
       (.C(ap_clk),
        .CE(reg_8720),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_10 [9]),
        .Q(reg_872[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF00E000E000E0)) 
    \reg_876[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage21),
        .I1(ap_CS_fsm_pp0_stage29),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_1),
        .I5(add_ln16_21_reg_25310),
        .O(reg_8760));
  FDRE \reg_876_reg[0] 
       (.C(ap_clk),
        .CE(reg_8760),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_13 [0]),
        .Q(reg_876[0]),
        .R(1'b0));
  FDRE \reg_876_reg[10] 
       (.C(ap_clk),
        .CE(reg_8760),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_13 [10]),
        .Q(reg_876[10]),
        .R(1'b0));
  FDRE \reg_876_reg[11] 
       (.C(ap_clk),
        .CE(reg_8760),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_13 [11]),
        .Q(reg_876[11]),
        .R(1'b0));
  FDRE \reg_876_reg[12] 
       (.C(ap_clk),
        .CE(reg_8760),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_13 [12]),
        .Q(reg_876[12]),
        .R(1'b0));
  FDRE \reg_876_reg[13] 
       (.C(ap_clk),
        .CE(reg_8760),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_13 [13]),
        .Q(reg_876[13]),
        .R(1'b0));
  FDRE \reg_876_reg[14] 
       (.C(ap_clk),
        .CE(reg_8760),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_13 [14]),
        .Q(reg_876[14]),
        .R(1'b0));
  FDRE \reg_876_reg[15] 
       (.C(ap_clk),
        .CE(reg_8760),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_13 [15]),
        .Q(reg_876[15]),
        .R(1'b0));
  FDRE \reg_876_reg[16] 
       (.C(ap_clk),
        .CE(reg_8760),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_13 [16]),
        .Q(reg_876[16]),
        .R(1'b0));
  FDRE \reg_876_reg[17] 
       (.C(ap_clk),
        .CE(reg_8760),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_13 [17]),
        .Q(reg_876[17]),
        .R(1'b0));
  FDRE \reg_876_reg[18] 
       (.C(ap_clk),
        .CE(reg_8760),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_13 [18]),
        .Q(reg_876[18]),
        .R(1'b0));
  FDRE \reg_876_reg[19] 
       (.C(ap_clk),
        .CE(reg_8760),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_13 [19]),
        .Q(reg_876[19]),
        .R(1'b0));
  FDRE \reg_876_reg[1] 
       (.C(ap_clk),
        .CE(reg_8760),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_13 [1]),
        .Q(reg_876[1]),
        .R(1'b0));
  FDRE \reg_876_reg[20] 
       (.C(ap_clk),
        .CE(reg_8760),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_13 [20]),
        .Q(reg_876[20]),
        .R(1'b0));
  FDRE \reg_876_reg[21] 
       (.C(ap_clk),
        .CE(reg_8760),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_13 [21]),
        .Q(reg_876[21]),
        .R(1'b0));
  FDRE \reg_876_reg[22] 
       (.C(ap_clk),
        .CE(reg_8760),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_13 [22]),
        .Q(reg_876[22]),
        .R(1'b0));
  FDRE \reg_876_reg[23] 
       (.C(ap_clk),
        .CE(reg_8760),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_13 [23]),
        .Q(reg_876[23]),
        .R(1'b0));
  FDRE \reg_876_reg[24] 
       (.C(ap_clk),
        .CE(reg_8760),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_13 [24]),
        .Q(reg_876[24]),
        .R(1'b0));
  FDRE \reg_876_reg[25] 
       (.C(ap_clk),
        .CE(reg_8760),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_13 [25]),
        .Q(reg_876[25]),
        .R(1'b0));
  FDRE \reg_876_reg[26] 
       (.C(ap_clk),
        .CE(reg_8760),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_13 [26]),
        .Q(reg_876[26]),
        .R(1'b0));
  FDRE \reg_876_reg[27] 
       (.C(ap_clk),
        .CE(reg_8760),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_13 [27]),
        .Q(reg_876[27]),
        .R(1'b0));
  FDRE \reg_876_reg[28] 
       (.C(ap_clk),
        .CE(reg_8760),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_13 [28]),
        .Q(reg_876[28]),
        .R(1'b0));
  FDRE \reg_876_reg[29] 
       (.C(ap_clk),
        .CE(reg_8760),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_13 [29]),
        .Q(reg_876[29]),
        .R(1'b0));
  FDRE \reg_876_reg[2] 
       (.C(ap_clk),
        .CE(reg_8760),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_13 [2]),
        .Q(reg_876[2]),
        .R(1'b0));
  FDRE \reg_876_reg[30] 
       (.C(ap_clk),
        .CE(reg_8760),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_13 [30]),
        .Q(reg_876[30]),
        .R(1'b0));
  FDRE \reg_876_reg[31] 
       (.C(ap_clk),
        .CE(reg_8760),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_13 [31]),
        .Q(reg_876[31]),
        .R(1'b0));
  FDRE \reg_876_reg[3] 
       (.C(ap_clk),
        .CE(reg_8760),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_13 [3]),
        .Q(reg_876[3]),
        .R(1'b0));
  FDRE \reg_876_reg[4] 
       (.C(ap_clk),
        .CE(reg_8760),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_13 [4]),
        .Q(reg_876[4]),
        .R(1'b0));
  FDRE \reg_876_reg[5] 
       (.C(ap_clk),
        .CE(reg_8760),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_13 [5]),
        .Q(reg_876[5]),
        .R(1'b0));
  FDRE \reg_876_reg[6] 
       (.C(ap_clk),
        .CE(reg_8760),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_13 [6]),
        .Q(reg_876[6]),
        .R(1'b0));
  FDRE \reg_876_reg[7] 
       (.C(ap_clk),
        .CE(reg_8760),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_13 [7]),
        .Q(reg_876[7]),
        .R(1'b0));
  FDRE \reg_876_reg[8] 
       (.C(ap_clk),
        .CE(reg_8760),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_13 [8]),
        .Q(reg_876[8]),
        .R(1'b0));
  FDRE \reg_876_reg[9] 
       (.C(ap_clk),
        .CE(reg_8760),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_13 [9]),
        .Q(reg_876[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00E0)) 
    \reg_880[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage30),
        .I1(ap_CS_fsm_pp0_stage22),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .O(reg_8800));
  FDRE \reg_880_reg[0] 
       (.C(ap_clk),
        .CE(reg_8800),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_14 [0]),
        .Q(reg_880[0]),
        .R(1'b0));
  FDRE \reg_880_reg[10] 
       (.C(ap_clk),
        .CE(reg_8800),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_14 [10]),
        .Q(reg_880[10]),
        .R(1'b0));
  FDRE \reg_880_reg[11] 
       (.C(ap_clk),
        .CE(reg_8800),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_14 [11]),
        .Q(reg_880[11]),
        .R(1'b0));
  FDRE \reg_880_reg[12] 
       (.C(ap_clk),
        .CE(reg_8800),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_14 [12]),
        .Q(reg_880[12]),
        .R(1'b0));
  FDRE \reg_880_reg[13] 
       (.C(ap_clk),
        .CE(reg_8800),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_14 [13]),
        .Q(reg_880[13]),
        .R(1'b0));
  FDRE \reg_880_reg[14] 
       (.C(ap_clk),
        .CE(reg_8800),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_14 [14]),
        .Q(reg_880[14]),
        .R(1'b0));
  FDRE \reg_880_reg[15] 
       (.C(ap_clk),
        .CE(reg_8800),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_14 [15]),
        .Q(reg_880[15]),
        .R(1'b0));
  FDRE \reg_880_reg[16] 
       (.C(ap_clk),
        .CE(reg_8800),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_14 [16]),
        .Q(reg_880[16]),
        .R(1'b0));
  FDRE \reg_880_reg[17] 
       (.C(ap_clk),
        .CE(reg_8800),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_14 [17]),
        .Q(reg_880[17]),
        .R(1'b0));
  FDRE \reg_880_reg[18] 
       (.C(ap_clk),
        .CE(reg_8800),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_14 [18]),
        .Q(reg_880[18]),
        .R(1'b0));
  FDRE \reg_880_reg[19] 
       (.C(ap_clk),
        .CE(reg_8800),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_14 [19]),
        .Q(reg_880[19]),
        .R(1'b0));
  FDRE \reg_880_reg[1] 
       (.C(ap_clk),
        .CE(reg_8800),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_14 [1]),
        .Q(reg_880[1]),
        .R(1'b0));
  FDRE \reg_880_reg[20] 
       (.C(ap_clk),
        .CE(reg_8800),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_14 [20]),
        .Q(reg_880[20]),
        .R(1'b0));
  FDRE \reg_880_reg[21] 
       (.C(ap_clk),
        .CE(reg_8800),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_14 [21]),
        .Q(reg_880[21]),
        .R(1'b0));
  FDRE \reg_880_reg[22] 
       (.C(ap_clk),
        .CE(reg_8800),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_14 [22]),
        .Q(reg_880[22]),
        .R(1'b0));
  FDRE \reg_880_reg[23] 
       (.C(ap_clk),
        .CE(reg_8800),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_14 [23]),
        .Q(reg_880[23]),
        .R(1'b0));
  FDRE \reg_880_reg[24] 
       (.C(ap_clk),
        .CE(reg_8800),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_14 [24]),
        .Q(reg_880[24]),
        .R(1'b0));
  FDRE \reg_880_reg[25] 
       (.C(ap_clk),
        .CE(reg_8800),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_14 [25]),
        .Q(reg_880[25]),
        .R(1'b0));
  FDRE \reg_880_reg[26] 
       (.C(ap_clk),
        .CE(reg_8800),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_14 [26]),
        .Q(reg_880[26]),
        .R(1'b0));
  FDRE \reg_880_reg[27] 
       (.C(ap_clk),
        .CE(reg_8800),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_14 [27]),
        .Q(reg_880[27]),
        .R(1'b0));
  FDRE \reg_880_reg[28] 
       (.C(ap_clk),
        .CE(reg_8800),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_14 [28]),
        .Q(reg_880[28]),
        .R(1'b0));
  FDRE \reg_880_reg[29] 
       (.C(ap_clk),
        .CE(reg_8800),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_14 [29]),
        .Q(reg_880[29]),
        .R(1'b0));
  FDRE \reg_880_reg[2] 
       (.C(ap_clk),
        .CE(reg_8800),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_14 [2]),
        .Q(reg_880[2]),
        .R(1'b0));
  FDRE \reg_880_reg[30] 
       (.C(ap_clk),
        .CE(reg_8800),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_14 [30]),
        .Q(reg_880[30]),
        .R(1'b0));
  FDRE \reg_880_reg[31] 
       (.C(ap_clk),
        .CE(reg_8800),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_14 [31]),
        .Q(reg_880[31]),
        .R(1'b0));
  FDRE \reg_880_reg[3] 
       (.C(ap_clk),
        .CE(reg_8800),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_14 [3]),
        .Q(reg_880[3]),
        .R(1'b0));
  FDRE \reg_880_reg[4] 
       (.C(ap_clk),
        .CE(reg_8800),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_14 [4]),
        .Q(reg_880[4]),
        .R(1'b0));
  FDRE \reg_880_reg[5] 
       (.C(ap_clk),
        .CE(reg_8800),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_14 [5]),
        .Q(reg_880[5]),
        .R(1'b0));
  FDRE \reg_880_reg[6] 
       (.C(ap_clk),
        .CE(reg_8800),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_14 [6]),
        .Q(reg_880[6]),
        .R(1'b0));
  FDRE \reg_880_reg[7] 
       (.C(ap_clk),
        .CE(reg_8800),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_14 [7]),
        .Q(reg_880[7]),
        .R(1'b0));
  FDRE \reg_880_reg[8] 
       (.C(ap_clk),
        .CE(reg_8800),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_14 [8]),
        .Q(reg_880[8]),
        .R(1'b0));
  FDRE \reg_880_reg[9] 
       (.C(ap_clk),
        .CE(reg_8800),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_14 [9]),
        .Q(reg_880[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00C8)) 
    \reg_884[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage31),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage23),
        .I3(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .O(reg_8840));
  FDRE \reg_884_reg[0] 
       (.C(ap_clk),
        .CE(reg_8840),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_15 [0]),
        .Q(reg_884[0]),
        .R(1'b0));
  FDRE \reg_884_reg[10] 
       (.C(ap_clk),
        .CE(reg_8840),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_15 [10]),
        .Q(reg_884[10]),
        .R(1'b0));
  FDRE \reg_884_reg[11] 
       (.C(ap_clk),
        .CE(reg_8840),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_15 [11]),
        .Q(reg_884[11]),
        .R(1'b0));
  FDRE \reg_884_reg[12] 
       (.C(ap_clk),
        .CE(reg_8840),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_15 [12]),
        .Q(reg_884[12]),
        .R(1'b0));
  FDRE \reg_884_reg[13] 
       (.C(ap_clk),
        .CE(reg_8840),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_15 [13]),
        .Q(reg_884[13]),
        .R(1'b0));
  FDRE \reg_884_reg[14] 
       (.C(ap_clk),
        .CE(reg_8840),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_15 [14]),
        .Q(reg_884[14]),
        .R(1'b0));
  FDRE \reg_884_reg[15] 
       (.C(ap_clk),
        .CE(reg_8840),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_15 [15]),
        .Q(reg_884[15]),
        .R(1'b0));
  FDRE \reg_884_reg[16] 
       (.C(ap_clk),
        .CE(reg_8840),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_15 [16]),
        .Q(reg_884[16]),
        .R(1'b0));
  FDRE \reg_884_reg[17] 
       (.C(ap_clk),
        .CE(reg_8840),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_15 [17]),
        .Q(reg_884[17]),
        .R(1'b0));
  FDRE \reg_884_reg[18] 
       (.C(ap_clk),
        .CE(reg_8840),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_15 [18]),
        .Q(reg_884[18]),
        .R(1'b0));
  FDRE \reg_884_reg[19] 
       (.C(ap_clk),
        .CE(reg_8840),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_15 [19]),
        .Q(reg_884[19]),
        .R(1'b0));
  FDRE \reg_884_reg[1] 
       (.C(ap_clk),
        .CE(reg_8840),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_15 [1]),
        .Q(reg_884[1]),
        .R(1'b0));
  FDRE \reg_884_reg[20] 
       (.C(ap_clk),
        .CE(reg_8840),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_15 [20]),
        .Q(reg_884[20]),
        .R(1'b0));
  FDRE \reg_884_reg[21] 
       (.C(ap_clk),
        .CE(reg_8840),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_15 [21]),
        .Q(reg_884[21]),
        .R(1'b0));
  FDRE \reg_884_reg[22] 
       (.C(ap_clk),
        .CE(reg_8840),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_15 [22]),
        .Q(reg_884[22]),
        .R(1'b0));
  FDRE \reg_884_reg[23] 
       (.C(ap_clk),
        .CE(reg_8840),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_15 [23]),
        .Q(reg_884[23]),
        .R(1'b0));
  FDRE \reg_884_reg[24] 
       (.C(ap_clk),
        .CE(reg_8840),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_15 [24]),
        .Q(reg_884[24]),
        .R(1'b0));
  FDRE \reg_884_reg[25] 
       (.C(ap_clk),
        .CE(reg_8840),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_15 [25]),
        .Q(reg_884[25]),
        .R(1'b0));
  FDRE \reg_884_reg[26] 
       (.C(ap_clk),
        .CE(reg_8840),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_15 [26]),
        .Q(reg_884[26]),
        .R(1'b0));
  FDRE \reg_884_reg[27] 
       (.C(ap_clk),
        .CE(reg_8840),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_15 [27]),
        .Q(reg_884[27]),
        .R(1'b0));
  FDRE \reg_884_reg[28] 
       (.C(ap_clk),
        .CE(reg_8840),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_15 [28]),
        .Q(reg_884[28]),
        .R(1'b0));
  FDRE \reg_884_reg[29] 
       (.C(ap_clk),
        .CE(reg_8840),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_15 [29]),
        .Q(reg_884[29]),
        .R(1'b0));
  FDRE \reg_884_reg[2] 
       (.C(ap_clk),
        .CE(reg_8840),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_15 [2]),
        .Q(reg_884[2]),
        .R(1'b0));
  FDRE \reg_884_reg[30] 
       (.C(ap_clk),
        .CE(reg_8840),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_15 [30]),
        .Q(reg_884[30]),
        .R(1'b0));
  FDRE \reg_884_reg[31] 
       (.C(ap_clk),
        .CE(reg_8840),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_15 [31]),
        .Q(reg_884[31]),
        .R(1'b0));
  FDRE \reg_884_reg[3] 
       (.C(ap_clk),
        .CE(reg_8840),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_15 [3]),
        .Q(reg_884[3]),
        .R(1'b0));
  FDRE \reg_884_reg[4] 
       (.C(ap_clk),
        .CE(reg_8840),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_15 [4]),
        .Q(reg_884[4]),
        .R(1'b0));
  FDRE \reg_884_reg[5] 
       (.C(ap_clk),
        .CE(reg_8840),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_15 [5]),
        .Q(reg_884[5]),
        .R(1'b0));
  FDRE \reg_884_reg[6] 
       (.C(ap_clk),
        .CE(reg_8840),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_15 [6]),
        .Q(reg_884[6]),
        .R(1'b0));
  FDRE \reg_884_reg[7] 
       (.C(ap_clk),
        .CE(reg_8840),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_15 [7]),
        .Q(reg_884[7]),
        .R(1'b0));
  FDRE \reg_884_reg[8] 
       (.C(ap_clk),
        .CE(reg_8840),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_15 [8]),
        .Q(reg_884[8]),
        .R(1'b0));
  FDRE \reg_884_reg[9] 
       (.C(ap_clk),
        .CE(reg_8840),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_15 [9]),
        .Q(reg_884[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000F888)) 
    \reg_888[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage24),
        .I4(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .O(reg_8880));
  FDRE \reg_888_reg[0] 
       (.C(ap_clk),
        .CE(reg_8880),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_16 [0]),
        .Q(reg_888[0]),
        .R(1'b0));
  FDRE \reg_888_reg[10] 
       (.C(ap_clk),
        .CE(reg_8880),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_16 [10]),
        .Q(reg_888[10]),
        .R(1'b0));
  FDRE \reg_888_reg[11] 
       (.C(ap_clk),
        .CE(reg_8880),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_16 [11]),
        .Q(reg_888[11]),
        .R(1'b0));
  FDRE \reg_888_reg[12] 
       (.C(ap_clk),
        .CE(reg_8880),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_16 [12]),
        .Q(reg_888[12]),
        .R(1'b0));
  FDRE \reg_888_reg[13] 
       (.C(ap_clk),
        .CE(reg_8880),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_16 [13]),
        .Q(reg_888[13]),
        .R(1'b0));
  FDRE \reg_888_reg[14] 
       (.C(ap_clk),
        .CE(reg_8880),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_16 [14]),
        .Q(reg_888[14]),
        .R(1'b0));
  FDRE \reg_888_reg[15] 
       (.C(ap_clk),
        .CE(reg_8880),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_16 [15]),
        .Q(reg_888[15]),
        .R(1'b0));
  FDRE \reg_888_reg[16] 
       (.C(ap_clk),
        .CE(reg_8880),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_16 [16]),
        .Q(reg_888[16]),
        .R(1'b0));
  FDRE \reg_888_reg[17] 
       (.C(ap_clk),
        .CE(reg_8880),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_16 [17]),
        .Q(reg_888[17]),
        .R(1'b0));
  FDRE \reg_888_reg[18] 
       (.C(ap_clk),
        .CE(reg_8880),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_16 [18]),
        .Q(reg_888[18]),
        .R(1'b0));
  FDRE \reg_888_reg[19] 
       (.C(ap_clk),
        .CE(reg_8880),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_16 [19]),
        .Q(reg_888[19]),
        .R(1'b0));
  FDRE \reg_888_reg[1] 
       (.C(ap_clk),
        .CE(reg_8880),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_16 [1]),
        .Q(reg_888[1]),
        .R(1'b0));
  FDRE \reg_888_reg[20] 
       (.C(ap_clk),
        .CE(reg_8880),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_16 [20]),
        .Q(reg_888[20]),
        .R(1'b0));
  FDRE \reg_888_reg[21] 
       (.C(ap_clk),
        .CE(reg_8880),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_16 [21]),
        .Q(reg_888[21]),
        .R(1'b0));
  FDRE \reg_888_reg[22] 
       (.C(ap_clk),
        .CE(reg_8880),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_16 [22]),
        .Q(reg_888[22]),
        .R(1'b0));
  FDRE \reg_888_reg[23] 
       (.C(ap_clk),
        .CE(reg_8880),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_16 [23]),
        .Q(reg_888[23]),
        .R(1'b0));
  FDRE \reg_888_reg[24] 
       (.C(ap_clk),
        .CE(reg_8880),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_16 [24]),
        .Q(reg_888[24]),
        .R(1'b0));
  FDRE \reg_888_reg[25] 
       (.C(ap_clk),
        .CE(reg_8880),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_16 [25]),
        .Q(reg_888[25]),
        .R(1'b0));
  FDRE \reg_888_reg[26] 
       (.C(ap_clk),
        .CE(reg_8880),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_16 [26]),
        .Q(reg_888[26]),
        .R(1'b0));
  FDRE \reg_888_reg[27] 
       (.C(ap_clk),
        .CE(reg_8880),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_16 [27]),
        .Q(reg_888[27]),
        .R(1'b0));
  FDRE \reg_888_reg[28] 
       (.C(ap_clk),
        .CE(reg_8880),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_16 [28]),
        .Q(reg_888[28]),
        .R(1'b0));
  FDRE \reg_888_reg[29] 
       (.C(ap_clk),
        .CE(reg_8880),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_16 [29]),
        .Q(reg_888[29]),
        .R(1'b0));
  FDRE \reg_888_reg[2] 
       (.C(ap_clk),
        .CE(reg_8880),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_16 [2]),
        .Q(reg_888[2]),
        .R(1'b0));
  FDRE \reg_888_reg[30] 
       (.C(ap_clk),
        .CE(reg_8880),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_16 [30]),
        .Q(reg_888[30]),
        .R(1'b0));
  FDRE \reg_888_reg[31] 
       (.C(ap_clk),
        .CE(reg_8880),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_16 [31]),
        .Q(reg_888[31]),
        .R(1'b0));
  FDRE \reg_888_reg[3] 
       (.C(ap_clk),
        .CE(reg_8880),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_16 [3]),
        .Q(reg_888[3]),
        .R(1'b0));
  FDRE \reg_888_reg[4] 
       (.C(ap_clk),
        .CE(reg_8880),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_16 [4]),
        .Q(reg_888[4]),
        .R(1'b0));
  FDRE \reg_888_reg[5] 
       (.C(ap_clk),
        .CE(reg_8880),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_16 [5]),
        .Q(reg_888[5]),
        .R(1'b0));
  FDRE \reg_888_reg[6] 
       (.C(ap_clk),
        .CE(reg_8880),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_16 [6]),
        .Q(reg_888[6]),
        .R(1'b0));
  FDRE \reg_888_reg[7] 
       (.C(ap_clk),
        .CE(reg_8880),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_16 [7]),
        .Q(reg_888[7]),
        .R(1'b0));
  FDRE \reg_888_reg[8] 
       (.C(ap_clk),
        .CE(reg_8880),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_16 [8]),
        .Q(reg_888[8]),
        .R(1'b0));
  FDRE \reg_888_reg[9] 
       (.C(ap_clk),
        .CE(reg_8880),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_16 [9]),
        .Q(reg_888[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h40404040FF404040)) 
    \reg_892[31]_i_1 
       (.I0(\icmp_ln10_reg_1915_pp0_iter1_reg_reg_n_1_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage25),
        .I5(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .O(reg_8920));
  FDRE \reg_892_reg[0] 
       (.C(ap_clk),
        .CE(reg_8920),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_17 [0]),
        .Q(reg_892[0]),
        .R(1'b0));
  FDRE \reg_892_reg[10] 
       (.C(ap_clk),
        .CE(reg_8920),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_17 [10]),
        .Q(reg_892[10]),
        .R(1'b0));
  FDRE \reg_892_reg[11] 
       (.C(ap_clk),
        .CE(reg_8920),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_17 [11]),
        .Q(reg_892[11]),
        .R(1'b0));
  FDRE \reg_892_reg[12] 
       (.C(ap_clk),
        .CE(reg_8920),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_17 [12]),
        .Q(reg_892[12]),
        .R(1'b0));
  FDRE \reg_892_reg[13] 
       (.C(ap_clk),
        .CE(reg_8920),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_17 [13]),
        .Q(reg_892[13]),
        .R(1'b0));
  FDRE \reg_892_reg[14] 
       (.C(ap_clk),
        .CE(reg_8920),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_17 [14]),
        .Q(reg_892[14]),
        .R(1'b0));
  FDRE \reg_892_reg[15] 
       (.C(ap_clk),
        .CE(reg_8920),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_17 [15]),
        .Q(reg_892[15]),
        .R(1'b0));
  FDRE \reg_892_reg[16] 
       (.C(ap_clk),
        .CE(reg_8920),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_17 [16]),
        .Q(reg_892[16]),
        .R(1'b0));
  FDRE \reg_892_reg[17] 
       (.C(ap_clk),
        .CE(reg_8920),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_17 [17]),
        .Q(reg_892[17]),
        .R(1'b0));
  FDRE \reg_892_reg[18] 
       (.C(ap_clk),
        .CE(reg_8920),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_17 [18]),
        .Q(reg_892[18]),
        .R(1'b0));
  FDRE \reg_892_reg[19] 
       (.C(ap_clk),
        .CE(reg_8920),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_17 [19]),
        .Q(reg_892[19]),
        .R(1'b0));
  FDRE \reg_892_reg[1] 
       (.C(ap_clk),
        .CE(reg_8920),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_17 [1]),
        .Q(reg_892[1]),
        .R(1'b0));
  FDRE \reg_892_reg[20] 
       (.C(ap_clk),
        .CE(reg_8920),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_17 [20]),
        .Q(reg_892[20]),
        .R(1'b0));
  FDRE \reg_892_reg[21] 
       (.C(ap_clk),
        .CE(reg_8920),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_17 [21]),
        .Q(reg_892[21]),
        .R(1'b0));
  FDRE \reg_892_reg[22] 
       (.C(ap_clk),
        .CE(reg_8920),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_17 [22]),
        .Q(reg_892[22]),
        .R(1'b0));
  FDRE \reg_892_reg[23] 
       (.C(ap_clk),
        .CE(reg_8920),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_17 [23]),
        .Q(reg_892[23]),
        .R(1'b0));
  FDRE \reg_892_reg[24] 
       (.C(ap_clk),
        .CE(reg_8920),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_17 [24]),
        .Q(reg_892[24]),
        .R(1'b0));
  FDRE \reg_892_reg[25] 
       (.C(ap_clk),
        .CE(reg_8920),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_17 [25]),
        .Q(reg_892[25]),
        .R(1'b0));
  FDRE \reg_892_reg[26] 
       (.C(ap_clk),
        .CE(reg_8920),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_17 [26]),
        .Q(reg_892[26]),
        .R(1'b0));
  FDRE \reg_892_reg[27] 
       (.C(ap_clk),
        .CE(reg_8920),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_17 [27]),
        .Q(reg_892[27]),
        .R(1'b0));
  FDRE \reg_892_reg[28] 
       (.C(ap_clk),
        .CE(reg_8920),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_17 [28]),
        .Q(reg_892[28]),
        .R(1'b0));
  FDRE \reg_892_reg[29] 
       (.C(ap_clk),
        .CE(reg_8920),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_17 [29]),
        .Q(reg_892[29]),
        .R(1'b0));
  FDRE \reg_892_reg[2] 
       (.C(ap_clk),
        .CE(reg_8920),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_17 [2]),
        .Q(reg_892[2]),
        .R(1'b0));
  FDRE \reg_892_reg[30] 
       (.C(ap_clk),
        .CE(reg_8920),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_17 [30]),
        .Q(reg_892[30]),
        .R(1'b0));
  FDRE \reg_892_reg[31] 
       (.C(ap_clk),
        .CE(reg_8920),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_17 [31]),
        .Q(reg_892[31]),
        .R(1'b0));
  FDRE \reg_892_reg[3] 
       (.C(ap_clk),
        .CE(reg_8920),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_17 [3]),
        .Q(reg_892[3]),
        .R(1'b0));
  FDRE \reg_892_reg[4] 
       (.C(ap_clk),
        .CE(reg_8920),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_17 [4]),
        .Q(reg_892[4]),
        .R(1'b0));
  FDRE \reg_892_reg[5] 
       (.C(ap_clk),
        .CE(reg_8920),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_17 [5]),
        .Q(reg_892[5]),
        .R(1'b0));
  FDRE \reg_892_reg[6] 
       (.C(ap_clk),
        .CE(reg_8920),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_17 [6]),
        .Q(reg_892[6]),
        .R(1'b0));
  FDRE \reg_892_reg[7] 
       (.C(ap_clk),
        .CE(reg_8920),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_17 [7]),
        .Q(reg_892[7]),
        .R(1'b0));
  FDRE \reg_892_reg[8] 
       (.C(ap_clk),
        .CE(reg_8920),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_17 [8]),
        .Q(reg_892[8]),
        .R(1'b0));
  FDRE \reg_892_reg[9] 
       (.C(ap_clk),
        .CE(reg_8920),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_17 [9]),
        .Q(reg_892[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h08080808FF080808)) 
    \reg_896[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage26),
        .I2(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_1),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(\icmp_ln10_reg_1915_pp0_iter1_reg_reg_n_1_[0] ),
        .O(reg_8960));
  FDRE \reg_896_reg[0] 
       (.C(ap_clk),
        .CE(reg_8960),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_18 [0]),
        .Q(reg_896[0]),
        .R(1'b0));
  FDRE \reg_896_reg[10] 
       (.C(ap_clk),
        .CE(reg_8960),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_18 [10]),
        .Q(reg_896[10]),
        .R(1'b0));
  FDRE \reg_896_reg[11] 
       (.C(ap_clk),
        .CE(reg_8960),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_18 [11]),
        .Q(reg_896[11]),
        .R(1'b0));
  FDRE \reg_896_reg[12] 
       (.C(ap_clk),
        .CE(reg_8960),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_18 [12]),
        .Q(reg_896[12]),
        .R(1'b0));
  FDRE \reg_896_reg[13] 
       (.C(ap_clk),
        .CE(reg_8960),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_18 [13]),
        .Q(reg_896[13]),
        .R(1'b0));
  FDRE \reg_896_reg[14] 
       (.C(ap_clk),
        .CE(reg_8960),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_18 [14]),
        .Q(reg_896[14]),
        .R(1'b0));
  FDRE \reg_896_reg[15] 
       (.C(ap_clk),
        .CE(reg_8960),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_18 [15]),
        .Q(reg_896[15]),
        .R(1'b0));
  FDRE \reg_896_reg[16] 
       (.C(ap_clk),
        .CE(reg_8960),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_18 [16]),
        .Q(reg_896[16]),
        .R(1'b0));
  FDRE \reg_896_reg[17] 
       (.C(ap_clk),
        .CE(reg_8960),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_18 [17]),
        .Q(reg_896[17]),
        .R(1'b0));
  FDRE \reg_896_reg[18] 
       (.C(ap_clk),
        .CE(reg_8960),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_18 [18]),
        .Q(reg_896[18]),
        .R(1'b0));
  FDRE \reg_896_reg[19] 
       (.C(ap_clk),
        .CE(reg_8960),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_18 [19]),
        .Q(reg_896[19]),
        .R(1'b0));
  FDRE \reg_896_reg[1] 
       (.C(ap_clk),
        .CE(reg_8960),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_18 [1]),
        .Q(reg_896[1]),
        .R(1'b0));
  FDRE \reg_896_reg[20] 
       (.C(ap_clk),
        .CE(reg_8960),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_18 [20]),
        .Q(reg_896[20]),
        .R(1'b0));
  FDRE \reg_896_reg[21] 
       (.C(ap_clk),
        .CE(reg_8960),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_18 [21]),
        .Q(reg_896[21]),
        .R(1'b0));
  FDRE \reg_896_reg[22] 
       (.C(ap_clk),
        .CE(reg_8960),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_18 [22]),
        .Q(reg_896[22]),
        .R(1'b0));
  FDRE \reg_896_reg[23] 
       (.C(ap_clk),
        .CE(reg_8960),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_18 [23]),
        .Q(reg_896[23]),
        .R(1'b0));
  FDRE \reg_896_reg[24] 
       (.C(ap_clk),
        .CE(reg_8960),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_18 [24]),
        .Q(reg_896[24]),
        .R(1'b0));
  FDRE \reg_896_reg[25] 
       (.C(ap_clk),
        .CE(reg_8960),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_18 [25]),
        .Q(reg_896[25]),
        .R(1'b0));
  FDRE \reg_896_reg[26] 
       (.C(ap_clk),
        .CE(reg_8960),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_18 [26]),
        .Q(reg_896[26]),
        .R(1'b0));
  FDRE \reg_896_reg[27] 
       (.C(ap_clk),
        .CE(reg_8960),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_18 [27]),
        .Q(reg_896[27]),
        .R(1'b0));
  FDRE \reg_896_reg[28] 
       (.C(ap_clk),
        .CE(reg_8960),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_18 [28]),
        .Q(reg_896[28]),
        .R(1'b0));
  FDRE \reg_896_reg[29] 
       (.C(ap_clk),
        .CE(reg_8960),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_18 [29]),
        .Q(reg_896[29]),
        .R(1'b0));
  FDRE \reg_896_reg[2] 
       (.C(ap_clk),
        .CE(reg_8960),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_18 [2]),
        .Q(reg_896[2]),
        .R(1'b0));
  FDRE \reg_896_reg[30] 
       (.C(ap_clk),
        .CE(reg_8960),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_18 [30]),
        .Q(reg_896[30]),
        .R(1'b0));
  FDRE \reg_896_reg[31] 
       (.C(ap_clk),
        .CE(reg_8960),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_18 [31]),
        .Q(reg_896[31]),
        .R(1'b0));
  FDRE \reg_896_reg[3] 
       (.C(ap_clk),
        .CE(reg_8960),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_18 [3]),
        .Q(reg_896[3]),
        .R(1'b0));
  FDRE \reg_896_reg[4] 
       (.C(ap_clk),
        .CE(reg_8960),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_18 [4]),
        .Q(reg_896[4]),
        .R(1'b0));
  FDRE \reg_896_reg[5] 
       (.C(ap_clk),
        .CE(reg_8960),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_18 [5]),
        .Q(reg_896[5]),
        .R(1'b0));
  FDRE \reg_896_reg[6] 
       (.C(ap_clk),
        .CE(reg_8960),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_18 [6]),
        .Q(reg_896[6]),
        .R(1'b0));
  FDRE \reg_896_reg[7] 
       (.C(ap_clk),
        .CE(reg_8960),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_18 [7]),
        .Q(reg_896[7]),
        .R(1'b0));
  FDRE \reg_896_reg[8] 
       (.C(ap_clk),
        .CE(reg_8960),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_18 [8]),
        .Q(reg_896[8]),
        .R(1'b0));
  FDRE \reg_896_reg[9] 
       (.C(ap_clk),
        .CE(reg_8960),
        .D(\matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg__0_18 [9]),
        .Q(reg_896[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h99A99959)) 
    \select_ln16_1_reg_1951[0]_i_1 
       (.I0(\select_ln16_reg_1924[5]_i_4_n_1 ),
        .I1(\i_0_reg_734_reg_n_1_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_1),
        .I3(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .I4(select_ln16_1_reg_1951_reg[0]),
        .O(select_ln16_1_fu_938_p3[0]));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \select_ln16_1_reg_1951[1]_i_1 
       (.I0(select_ln16_1_reg_1951_reg[0]),
        .I1(\i_0_reg_734_reg_n_1_[0] ),
        .I2(\select_ln16_reg_1924[5]_i_4_n_1 ),
        .I3(\i_0_reg_734_reg_n_1_[1] ),
        .I4(matrixmul_mul_32sbkb_U19_n_1),
        .I5(select_ln16_1_reg_1951_reg[1]),
        .O(select_ln16_1_fu_938_p3[1]));
  LUT6 #(
    .INIT(64'h11100010EEEFFFEF)) 
    \select_ln16_1_reg_1951[2]_i_1 
       (.I0(\select_ln16_1_reg_1951[4]_i_4_n_1 ),
        .I1(\select_ln16_reg_1924[5]_i_4_n_1 ),
        .I2(\i_0_reg_734_reg_n_1_[0] ),
        .I3(matrixmul_mul_32sbkb_U19_n_1),
        .I4(select_ln16_1_reg_1951_reg[0]),
        .I5(\select_ln16_1_reg_1951[4]_i_6_n_1 ),
        .O(select_ln16_1_fu_938_p3[2]));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \select_ln16_1_reg_1951[3]_i_1 
       (.I0(\select_ln16_1_reg_1951[4]_i_6_n_1 ),
        .I1(\select_ln16_1_reg_1951[4]_i_5_n_1 ),
        .I2(\select_ln16_reg_1924[5]_i_4_n_1 ),
        .I3(\select_ln16_1_reg_1951[4]_i_4_n_1 ),
        .I4(\select_ln16_1_reg_1951[4]_i_3_n_1 ),
        .O(select_ln16_1_fu_938_p3[3]));
  LUT3 #(
    .INIT(8'h08)) 
    \select_ln16_1_reg_1951[4]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[33]_i_2_n_1 ),
        .O(select_ln16_1_reg_19510));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \select_ln16_1_reg_1951[4]_i_2 
       (.I0(\select_ln16_1_reg_1951[4]_i_3_n_1 ),
        .I1(\select_ln16_1_reg_1951[4]_i_4_n_1 ),
        .I2(\select_ln16_reg_1924[5]_i_4_n_1 ),
        .I3(\select_ln16_1_reg_1951[4]_i_5_n_1 ),
        .I4(\select_ln16_1_reg_1951[4]_i_6_n_1 ),
        .I5(\select_ln16_1_reg_1951[4]_i_7_n_1 ),
        .O(select_ln16_1_fu_938_p3[4]));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \select_ln16_1_reg_1951[4]_i_3 
       (.I0(select_ln16_1_reg_1951_reg[3]),
        .I1(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_1),
        .I4(\i_0_reg_734_reg_n_1_[3] ),
        .O(\select_ln16_1_reg_1951[4]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \select_ln16_1_reg_1951[4]_i_4 
       (.I0(select_ln16_1_reg_1951_reg[1]),
        .I1(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_1),
        .I4(\i_0_reg_734_reg_n_1_[1] ),
        .O(\select_ln16_1_reg_1951[4]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \select_ln16_1_reg_1951[4]_i_5 
       (.I0(select_ln16_1_reg_1951_reg[0]),
        .I1(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_1),
        .I4(\i_0_reg_734_reg_n_1_[0] ),
        .O(\select_ln16_1_reg_1951[4]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \select_ln16_1_reg_1951[4]_i_6 
       (.I0(select_ln16_1_reg_1951_reg[2]),
        .I1(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_1),
        .I4(\i_0_reg_734_reg_n_1_[2] ),
        .O(\select_ln16_1_reg_1951[4]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \select_ln16_1_reg_1951[4]_i_7 
       (.I0(select_ln16_1_reg_1951_reg[4]),
        .I1(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_1),
        .I4(\i_0_reg_734_reg_n_1_[4] ),
        .O(\select_ln16_1_reg_1951[4]_i_7_n_1 ));
  FDRE \select_ln16_1_reg_1951_reg[0] 
       (.C(ap_clk),
        .CE(select_ln16_1_reg_19510),
        .D(select_ln16_1_fu_938_p3[0]),
        .Q(select_ln16_1_reg_1951_reg[0]),
        .R(1'b0));
  FDRE \select_ln16_1_reg_1951_reg[1] 
       (.C(ap_clk),
        .CE(select_ln16_1_reg_19510),
        .D(select_ln16_1_fu_938_p3[1]),
        .Q(select_ln16_1_reg_1951_reg[1]),
        .R(1'b0));
  FDRE \select_ln16_1_reg_1951_reg[2] 
       (.C(ap_clk),
        .CE(select_ln16_1_reg_19510),
        .D(select_ln16_1_fu_938_p3[2]),
        .Q(select_ln16_1_reg_1951_reg[2]),
        .R(1'b0));
  FDRE \select_ln16_1_reg_1951_reg[3] 
       (.C(ap_clk),
        .CE(select_ln16_1_reg_19510),
        .D(select_ln16_1_fu_938_p3[3]),
        .Q(select_ln16_1_reg_1951_reg[3]),
        .R(1'b0));
  FDRE \select_ln16_1_reg_1951_reg[4] 
       (.C(ap_clk),
        .CE(select_ln16_1_reg_19510),
        .D(select_ln16_1_fu_938_p3[4]),
        .Q(select_ln16_1_reg_1951_reg[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEF20)) 
    \select_ln16_reg_1924[0]_i_1 
       (.I0(j_reg_2476[0]),
        .I1(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_1),
        .I3(j_0_reg_745[0]),
        .O(ap_phi_mux_j_0_phi_fu_749_p4[0]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \select_ln16_reg_1924[1]_i_1 
       (.I0(j_reg_2476[1]),
        .I1(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_1),
        .I3(j_0_reg_745[1]),
        .O(ap_phi_mux_j_0_phi_fu_749_p4[1]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \select_ln16_reg_1924[2]_i_1 
       (.I0(j_reg_2476[2]),
        .I1(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_1),
        .I3(j_0_reg_745[2]),
        .O(ap_phi_mux_j_0_phi_fu_749_p4[2]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \select_ln16_reg_1924[3]_i_1 
       (.I0(j_reg_2476[3]),
        .I1(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_1),
        .I4(j_0_reg_745[3]),
        .O(ap_phi_mux_j_0_phi_fu_749_p4[3]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \select_ln16_reg_1924[4]_i_1 
       (.I0(j_reg_2476[4]),
        .I1(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_1),
        .I3(j_0_reg_745[4]),
        .O(ap_phi_mux_j_0_phi_fu_749_p4[4]));
  LUT3 #(
    .INIT(8'h04)) 
    \select_ln16_reg_1924[5]_i_1 
       (.I0(\ap_CS_fsm[33]_i_2_n_1 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\select_ln16_reg_1924[5]_i_4_n_1 ),
        .O(select_ln16_reg_1924));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln16_reg_1924[5]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[33]_i_2_n_1 ),
        .O(select_ln16_reg_19240));
  LUT4 #(
    .INIT(16'hAEA2)) 
    \select_ln16_reg_1924[5]_i_3 
       (.I0(j_0_reg_745[5]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_1),
        .I2(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .I3(j_reg_2476[5]),
        .O(ap_phi_mux_j_0_phi_fu_749_p4[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    \select_ln16_reg_1924[5]_i_4 
       (.I0(ap_phi_mux_j_0_phi_fu_749_p4[3]),
        .I1(j_reg_2476[1]),
        .I2(matrixmul_mul_32sbkb_U19_n_1),
        .I3(j_0_reg_745[1]),
        .I4(\select_ln16_reg_1924[5]_i_5_n_1 ),
        .I5(\select_ln16_reg_1924[5]_i_6_n_1 ),
        .O(\select_ln16_reg_1924[5]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \select_ln16_reg_1924[5]_i_5 
       (.I0(j_0_reg_745[2]),
        .I1(j_reg_2476[2]),
        .I2(j_0_reg_745[0]),
        .I3(matrixmul_mul_32sbkb_U19_n_1),
        .I4(j_reg_2476[0]),
        .O(\select_ln16_reg_1924[5]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'hCCAFFFAF)) 
    \select_ln16_reg_1924[5]_i_6 
       (.I0(j_0_reg_745[4]),
        .I1(j_reg_2476[4]),
        .I2(j_0_reg_745[5]),
        .I3(matrixmul_mul_32sbkb_U19_n_1),
        .I4(j_reg_2476[5]),
        .O(\select_ln16_reg_1924[5]_i_6_n_1 ));
  FDRE \select_ln16_reg_1924_reg[0] 
       (.C(ap_clk),
        .CE(select_ln16_reg_19240),
        .D(ap_phi_mux_j_0_phi_fu_749_p4[0]),
        .Q(\select_ln16_reg_1924_reg_n_1_[0] ),
        .R(select_ln16_reg_1924));
  FDRE \select_ln16_reg_1924_reg[1] 
       (.C(ap_clk),
        .CE(select_ln16_reg_19240),
        .D(ap_phi_mux_j_0_phi_fu_749_p4[1]),
        .Q(\select_ln16_reg_1924_reg_n_1_[1] ),
        .R(select_ln16_reg_1924));
  FDRE \select_ln16_reg_1924_reg[2] 
       (.C(ap_clk),
        .CE(select_ln16_reg_19240),
        .D(ap_phi_mux_j_0_phi_fu_749_p4[2]),
        .Q(\select_ln16_reg_1924_reg_n_1_[2] ),
        .R(select_ln16_reg_1924));
  FDRE \select_ln16_reg_1924_reg[3] 
       (.C(ap_clk),
        .CE(select_ln16_reg_19240),
        .D(ap_phi_mux_j_0_phi_fu_749_p4[3]),
        .Q(\select_ln16_reg_1924_reg_n_1_[3] ),
        .R(select_ln16_reg_1924));
  FDRE \select_ln16_reg_1924_reg[4] 
       (.C(ap_clk),
        .CE(select_ln16_reg_19240),
        .D(ap_phi_mux_j_0_phi_fu_749_p4[4]),
        .Q(\select_ln16_reg_1924_reg_n_1_[4] ),
        .R(select_ln16_reg_1924));
  FDRE \select_ln16_reg_1924_reg[5] 
       (.C(ap_clk),
        .CE(select_ln16_reg_19240),
        .D(ap_phi_mux_j_0_phi_fu_749_p4[5]),
        .Q(\select_ln16_reg_1924_reg_n_1_[5] ),
        .R(select_ln16_reg_1924));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_reg_1957[9]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .O(add_ln16_31_reg_20030));
  FDRE \tmp_reg_1957_reg[5] 
       (.C(ap_clk),
        .CE(add_ln16_31_reg_20030),
        .D(select_ln16_1_reg_1951_reg[0]),
        .Q(data0[5]),
        .R(1'b0));
  FDRE \tmp_reg_1957_reg[6] 
       (.C(ap_clk),
        .CE(add_ln16_31_reg_20030),
        .D(select_ln16_1_reg_1951_reg[1]),
        .Q(data0[6]),
        .R(1'b0));
  FDRE \tmp_reg_1957_reg[7] 
       (.C(ap_clk),
        .CE(add_ln16_31_reg_20030),
        .D(select_ln16_1_reg_1951_reg[2]),
        .Q(data0[7]),
        .R(1'b0));
  FDRE \tmp_reg_1957_reg[8] 
       (.C(ap_clk),
        .CE(add_ln16_31_reg_20030),
        .D(select_ln16_1_reg_1951_reg[3]),
        .Q(data0[8]),
        .R(1'b0));
  FDRE \tmp_reg_1957_reg[9] 
       (.C(ap_clk),
        .CE(add_ln16_31_reg_20030),
        .D(select_ln16_1_reg_1951_reg[4]),
        .Q(data0[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \zext_ln16_5_reg_2140[5]_i_1 
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(\icmp_ln10_reg_1915_reg_n_1_[0] ),
        .O(mul_ln16_4_reg_21530));
  FDRE \zext_ln16_5_reg_2140_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln16_4_reg_21530),
        .D(\select_ln16_reg_1924_reg_n_1_[0] ),
        .Q(zext_ln16_5_reg_2140[0]),
        .R(1'b0));
  FDRE \zext_ln16_5_reg_2140_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln16_4_reg_21530),
        .D(\select_ln16_reg_1924_reg_n_1_[1] ),
        .Q(zext_ln16_5_reg_2140[1]),
        .R(1'b0));
  FDRE \zext_ln16_5_reg_2140_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln16_4_reg_21530),
        .D(\select_ln16_reg_1924_reg_n_1_[2] ),
        .Q(zext_ln16_5_reg_2140[2]),
        .R(1'b0));
  FDRE \zext_ln16_5_reg_2140_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln16_4_reg_21530),
        .D(\select_ln16_reg_1924_reg_n_1_[3] ),
        .Q(zext_ln16_5_reg_2140[3]),
        .R(1'b0));
  FDRE \zext_ln16_5_reg_2140_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln16_4_reg_21530),
        .D(\select_ln16_reg_1924_reg_n_1_[4] ),
        .Q(zext_ln16_5_reg_2140[4]),
        .R(1'b0));
  FDRE \zext_ln16_5_reg_2140_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln16_4_reg_21530),
        .D(\select_ln16_reg_1924_reg_n_1_[5] ),
        .Q(zext_ln16_5_reg_2140[5]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "matrixmul_AXILiteS_s_axi" *) 
module design_1_matrixmul_0_0_matrixmul_AXILiteS_s_axi
   (DOADO,
    DOBDO,
    \gen_write[1].mem_reg ,
    \gen_write[1].mem_reg_0 ,
    \gen_write[1].mem_reg_1 ,
    ap_rst_n_inv,
    A_q0,
    int_A_write_reg_0,
    \FSM_onehot_rstate_reg[1]_0 ,
    B,
    \gen_write[1].mem_reg_2 ,
    \gen_write[1].mem_reg_3 ,
    \gen_write[1].mem_reg_4 ,
    \gen_write[1].mem_reg_5 ,
    B_q0,
    int_B_write_reg_0,
    s_axi_AXILiteS_WVALID_0,
    \FSM_onehot_wstate_reg[1]_0 ,
    ap_enable_reg_pp0_iter0_reg,
    SR,
    D,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[31] ,
    \ap_CS_fsm_reg[17] ,
    s_axi_AXILiteS_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    s_axi_AXILiteS_RDATA,
    interrupt,
    s_axi_AXILiteS_RVALID,
    ap_clk,
    s_axi_AXILiteS_WDATA,
    Q,
    \gen_write[1].mem_reg_6 ,
    int_ap_ready_reg_0,
    \rdata_reg[31]_0 ,
    \rdata_reg[0]_0 ,
    \rdata_reg[1]_0 ,
    \rdata_reg[2]_0 ,
    \rdata_reg[3]_0 ,
    \rdata_reg[4]_0 ,
    \rdata_reg[5]_0 ,
    \rdata_reg[6]_0 ,
    \rdata_reg[7]_0 ,
    \rdata_reg[8]_0 ,
    \rdata_reg[9]_0 ,
    \rdata_reg[10]_0 ,
    \rdata_reg[11]_0 ,
    \rdata_reg[12]_0 ,
    \rdata_reg[13]_0 ,
    \rdata_reg[14]_0 ,
    \rdata_reg[15]_0 ,
    \rdata_reg[16]_0 ,
    \rdata_reg[17]_0 ,
    \rdata_reg[18]_0 ,
    \rdata_reg[19]_0 ,
    \rdata_reg[20]_0 ,
    \rdata_reg[21]_0 ,
    \rdata_reg[22]_0 ,
    \rdata_reg[23]_0 ,
    \rdata_reg[24]_0 ,
    \rdata_reg[25]_0 ,
    \rdata_reg[26]_0 ,
    \rdata_reg[27]_0 ,
    \rdata_reg[28]_0 ,
    \rdata_reg[29]_0 ,
    \rdata_reg[30]_0 ,
    \rdata_reg[31]_1 ,
    \reg_768_reg[31] ,
    buff0_reg,
    buff0_reg_0,
    buff0_reg_1,
    buff0_reg_2,
    buff0_reg_3,
    buff0_reg_4,
    buff0_reg_5,
    buff0_reg_6,
    buff0_reg_7,
    buff0_reg_8,
    buff0_reg_9,
    buff0_reg_10,
    buff0_reg_11,
    buff0_reg_12,
    buff0_reg_13,
    buff0_reg_14,
    buff0_reg_15,
    buff1_reg,
    buff1_reg_0,
    buff1_reg_1,
    buff1_reg_2,
    buff1_reg_3,
    buff1_reg_4,
    buff1_reg_5,
    buff1_reg_6,
    buff1_reg_7,
    buff1_reg_8,
    buff1_reg_9,
    buff1_reg_10,
    buff1_reg_11,
    buff1_reg_12,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_ARVALID,
    buff1_reg_13,
    \rdata_reg[31]_2 ,
    \rdata_reg[0]_i_4 ,
    \rdata_reg[1]_i_6 ,
    \rdata_reg[2]_i_4 ,
    \rdata_reg[3]_i_4 ,
    \rdata_reg[7]_i_4 ,
    buff1_reg_14,
    buff1_reg_15,
    buff1_reg_16,
    buff1_reg_17,
    buff1_reg_18,
    buff1_reg_19,
    buff1_reg_20,
    buff1_reg_21,
    buff1_reg_22,
    buff1_reg_23,
    buff1_reg_24,
    buff1_reg_25,
    buff1_reg_26,
    buff1_reg_27,
    buff1_reg_28,
    buff1_reg_29,
    buff1_reg_30,
    \reg_768_reg[17] ,
    \reg_768_reg[18] ,
    \reg_768_reg[19] ,
    \reg_768_reg[20] ,
    \reg_768_reg[21] ,
    \reg_768_reg[22] ,
    \reg_768_reg[23] ,
    \reg_768_reg[24] ,
    \reg_768_reg[25] ,
    \reg_768_reg[26] ,
    \reg_768_reg[27] ,
    \reg_768_reg[28] ,
    \reg_768_reg[29] ,
    \reg_768_reg[30] ,
    \reg_768_reg[31]_0 ,
    \rdata_reg[0]_i_4_0 ,
    \rdata_reg[0]_i_4_1 ,
    \rdata_reg[1]_i_6_0 ,
    \rdata_reg[2]_i_4_0 ,
    \rdata_reg[3]_i_4_0 ,
    \rdata[4]_i_2 ,
    \rdata[5]_i_2 ,
    \rdata[6]_i_2 ,
    \rdata_reg[7]_i_4_0 ,
    \rdata[8]_i_2 ,
    \rdata[9]_i_2 ,
    \rdata[10]_i_2 ,
    \rdata[11]_i_2 ,
    \rdata[12]_i_2 ,
    \rdata[13]_i_2 ,
    \rdata[14]_i_2 ,
    \rdata[15]_i_2 ,
    \rdata[16]_i_2 ,
    \rdata[17]_i_2 ,
    \rdata[18]_i_2 ,
    \rdata[19]_i_2 ,
    \rdata[20]_i_2 ,
    \rdata[21]_i_2 ,
    \rdata[22]_i_2 ,
    \rdata[23]_i_2 ,
    \rdata[24]_i_2 ,
    \rdata[25]_i_2 ,
    \rdata[26]_i_2 ,
    \rdata[27]_i_2 ,
    \rdata[28]_i_2 ,
    \rdata[29]_i_2 ,
    \rdata[30]_i_2 ,
    \rdata[31]_i_4 ,
    \gen_write[1].mem_reg_7 ,
    \gen_write[1].mem_reg_8 ,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWADDR,
    ap_enable_reg_pp0_iter0,
    ap_rst_n,
    \i_0_reg_734_reg[0] ,
    ap_enable_reg_pp0_iter0_reg_0,
    \gen_write[1].mem_reg_9 ,
    \gen_write[1].mem_reg_10 ,
    \gen_write[1].mem_reg_11 ,
    \gen_write[1].mem_reg_12 ,
    \gen_write[1].mem_reg_13 ,
    \gen_write[1].mem_reg_14 ,
    add_ln16_34_reg_2054,
    \gen_write[1].mem_reg_i_30 ,
    \gen_write[1].mem_reg_15 ,
    add_ln16_32_reg_2178,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_WSTRB,
    \rdata_reg[4]_1 ,
    \rdata_reg[5]_1 ,
    \rdata_reg[6]_1 ,
    \rdata_reg[8]_1 ,
    \rdata_reg[9]_1 ,
    \rdata_reg[10]_1 ,
    \rdata_reg[11]_1 ,
    \rdata_reg[12]_1 ,
    \rdata_reg[13]_1 ,
    \rdata_reg[14]_1 ,
    \rdata_reg[15]_1 ,
    \rdata_reg[16]_1 ,
    \rdata_reg[17]_1 ,
    \rdata_reg[18]_1 ,
    \rdata_reg[19]_1 ,
    \rdata_reg[20]_1 ,
    \rdata_reg[21]_1 ,
    \rdata_reg[22]_1 ,
    \rdata_reg[23]_1 ,
    \rdata_reg[24]_1 ,
    \rdata_reg[25]_1 ,
    \rdata_reg[26]_1 ,
    \rdata_reg[27]_1 ,
    \rdata_reg[28]_1 ,
    \rdata_reg[29]_1 ,
    \rdata_reg[30]_1 ,
    \rdata_reg[31]_3 ,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_BREADY);
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output [31:0]\gen_write[1].mem_reg ;
  output [31:0]\gen_write[1].mem_reg_0 ;
  output [31:0]\gen_write[1].mem_reg_1 ;
  output ap_rst_n_inv;
  output [30:0]A_q0;
  output int_A_write_reg_0;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [0:0]B;
  output [1:0]\gen_write[1].mem_reg_2 ;
  output [1:0]\gen_write[1].mem_reg_3 ;
  output [1:0]\gen_write[1].mem_reg_4 ;
  output [1:0]\gen_write[1].mem_reg_5 ;
  output [31:0]B_q0;
  output int_B_write_reg_0;
  output s_axi_AXILiteS_WVALID_0;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output ap_enable_reg_pp0_iter0_reg;
  output [0:0]SR;
  output [1:0]D;
  output \ap_CS_fsm_reg[1] ;
  output \ap_CS_fsm_reg[31] ;
  output \ap_CS_fsm_reg[17] ;
  output s_axi_AXILiteS_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output [31:0]s_axi_AXILiteS_RDATA;
  output interrupt;
  output s_axi_AXILiteS_RVALID;
  input ap_clk;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [9:0]Q;
  input [31:0]\gen_write[1].mem_reg_6 ;
  input [32:0]int_ap_ready_reg_0;
  input \rdata_reg[31]_0 ;
  input \rdata_reg[0]_0 ;
  input \rdata_reg[1]_0 ;
  input \rdata_reg[2]_0 ;
  input \rdata_reg[3]_0 ;
  input \rdata_reg[4]_0 ;
  input \rdata_reg[5]_0 ;
  input \rdata_reg[6]_0 ;
  input \rdata_reg[7]_0 ;
  input \rdata_reg[8]_0 ;
  input \rdata_reg[9]_0 ;
  input \rdata_reg[10]_0 ;
  input \rdata_reg[11]_0 ;
  input \rdata_reg[12]_0 ;
  input \rdata_reg[13]_0 ;
  input \rdata_reg[14]_0 ;
  input \rdata_reg[15]_0 ;
  input \rdata_reg[16]_0 ;
  input \rdata_reg[17]_0 ;
  input \rdata_reg[18]_0 ;
  input \rdata_reg[19]_0 ;
  input \rdata_reg[20]_0 ;
  input \rdata_reg[21]_0 ;
  input \rdata_reg[22]_0 ;
  input \rdata_reg[23]_0 ;
  input \rdata_reg[24]_0 ;
  input \rdata_reg[25]_0 ;
  input \rdata_reg[26]_0 ;
  input \rdata_reg[27]_0 ;
  input \rdata_reg[28]_0 ;
  input \rdata_reg[29]_0 ;
  input \rdata_reg[30]_0 ;
  input \rdata_reg[31]_1 ;
  input \reg_768_reg[31] ;
  input buff0_reg;
  input buff0_reg_0;
  input buff0_reg_1;
  input buff0_reg_2;
  input buff0_reg_3;
  input buff0_reg_4;
  input buff0_reg_5;
  input buff0_reg_6;
  input buff0_reg_7;
  input buff0_reg_8;
  input buff0_reg_9;
  input buff0_reg_10;
  input buff0_reg_11;
  input buff0_reg_12;
  input buff0_reg_13;
  input buff0_reg_14;
  input buff0_reg_15;
  input buff1_reg;
  input buff1_reg_0;
  input buff1_reg_1;
  input buff1_reg_2;
  input buff1_reg_3;
  input buff1_reg_4;
  input buff1_reg_5;
  input buff1_reg_6;
  input buff1_reg_7;
  input buff1_reg_8;
  input buff1_reg_9;
  input buff1_reg_10;
  input buff1_reg_11;
  input buff1_reg_12;
  input s_axi_AXILiteS_WVALID;
  input s_axi_AXILiteS_ARVALID;
  input buff1_reg_13;
  input \rdata_reg[31]_2 ;
  input \rdata_reg[0]_i_4 ;
  input \rdata_reg[1]_i_6 ;
  input \rdata_reg[2]_i_4 ;
  input \rdata_reg[3]_i_4 ;
  input \rdata_reg[7]_i_4 ;
  input buff1_reg_14;
  input buff1_reg_15;
  input buff1_reg_16;
  input buff1_reg_17;
  input buff1_reg_18;
  input buff1_reg_19;
  input buff1_reg_20;
  input buff1_reg_21;
  input buff1_reg_22;
  input buff1_reg_23;
  input buff1_reg_24;
  input buff1_reg_25;
  input buff1_reg_26;
  input buff1_reg_27;
  input buff1_reg_28;
  input buff1_reg_29;
  input buff1_reg_30;
  input \reg_768_reg[17] ;
  input \reg_768_reg[18] ;
  input \reg_768_reg[19] ;
  input \reg_768_reg[20] ;
  input \reg_768_reg[21] ;
  input \reg_768_reg[22] ;
  input \reg_768_reg[23] ;
  input \reg_768_reg[24] ;
  input \reg_768_reg[25] ;
  input \reg_768_reg[26] ;
  input \reg_768_reg[27] ;
  input \reg_768_reg[28] ;
  input \reg_768_reg[29] ;
  input \reg_768_reg[30] ;
  input \reg_768_reg[31]_0 ;
  input \rdata_reg[0]_i_4_0 ;
  input \rdata_reg[0]_i_4_1 ;
  input \rdata_reg[1]_i_6_0 ;
  input \rdata_reg[2]_i_4_0 ;
  input \rdata_reg[3]_i_4_0 ;
  input \rdata[4]_i_2 ;
  input \rdata[5]_i_2 ;
  input \rdata[6]_i_2 ;
  input \rdata_reg[7]_i_4_0 ;
  input \rdata[8]_i_2 ;
  input \rdata[9]_i_2 ;
  input \rdata[10]_i_2 ;
  input \rdata[11]_i_2 ;
  input \rdata[12]_i_2 ;
  input \rdata[13]_i_2 ;
  input \rdata[14]_i_2 ;
  input \rdata[15]_i_2 ;
  input \rdata[16]_i_2 ;
  input \rdata[17]_i_2 ;
  input \rdata[18]_i_2 ;
  input \rdata[19]_i_2 ;
  input \rdata[20]_i_2 ;
  input \rdata[21]_i_2 ;
  input \rdata[22]_i_2 ;
  input \rdata[23]_i_2 ;
  input \rdata[24]_i_2 ;
  input \rdata[25]_i_2 ;
  input \rdata[26]_i_2 ;
  input \rdata[27]_i_2 ;
  input \rdata[28]_i_2 ;
  input \rdata[29]_i_2 ;
  input \rdata[30]_i_2 ;
  input \rdata[31]_i_4 ;
  input \gen_write[1].mem_reg_7 ;
  input \gen_write[1].mem_reg_8 ;
  input s_axi_AXILiteS_AWVALID;
  input [13:0]s_axi_AXILiteS_AWADDR;
  input ap_enable_reg_pp0_iter0;
  input ap_rst_n;
  input \i_0_reg_734_reg[0] ;
  input ap_enable_reg_pp0_iter0_reg_0;
  input [6:0]\gen_write[1].mem_reg_9 ;
  input [5:0]\gen_write[1].mem_reg_10 ;
  input [5:0]\gen_write[1].mem_reg_11 ;
  input [6:0]\gen_write[1].mem_reg_12 ;
  input [4:0]\gen_write[1].mem_reg_13 ;
  input [4:0]\gen_write[1].mem_reg_14 ;
  input [6:0]add_ln16_34_reg_2054;
  input [6:0]\gen_write[1].mem_reg_i_30 ;
  input [6:0]\gen_write[1].mem_reg_15 ;
  input [6:0]add_ln16_32_reg_2178;
  input [13:0]s_axi_AXILiteS_ARADDR;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input \rdata_reg[4]_1 ;
  input \rdata_reg[5]_1 ;
  input \rdata_reg[6]_1 ;
  input \rdata_reg[8]_1 ;
  input \rdata_reg[9]_1 ;
  input \rdata_reg[10]_1 ;
  input \rdata_reg[11]_1 ;
  input \rdata_reg[12]_1 ;
  input \rdata_reg[13]_1 ;
  input \rdata_reg[14]_1 ;
  input \rdata_reg[15]_1 ;
  input \rdata_reg[16]_1 ;
  input \rdata_reg[17]_1 ;
  input \rdata_reg[18]_1 ;
  input \rdata_reg[19]_1 ;
  input \rdata_reg[20]_1 ;
  input \rdata_reg[21]_1 ;
  input \rdata_reg[22]_1 ;
  input \rdata_reg[23]_1 ;
  input \rdata_reg[24]_1 ;
  input \rdata_reg[25]_1 ;
  input \rdata_reg[26]_1 ;
  input \rdata_reg[27]_1 ;
  input \rdata_reg[28]_1 ;
  input \rdata_reg[29]_1 ;
  input \rdata_reg[30]_1 ;
  input \rdata_reg[31]_3 ;
  input s_axi_AXILiteS_RREADY;
  input s_axi_AXILiteS_BREADY;

  wire [30:0]A_q0;
  wire [0:0]B;
  wire [31:0]B_q0;
  wire [1:0]D;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire \FSM_onehot_rstate[1]_i_1_n_1 ;
  wire \FSM_onehot_rstate[1]_i_2_n_1 ;
  wire \FSM_onehot_rstate[2]_i_1_n_1 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_rstate_reg_n_1_[2] ;
  wire \FSM_onehot_wstate[1]_i_2_n_1 ;
  wire \FSM_onehot_wstate[2]_i_1_n_1 ;
  wire \FSM_onehot_wstate[3]_i_1_n_1 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [9:0]Q;
  wire [0:0]SR;
  wire [6:0]add_ln16_32_reg_2178;
  wire [6:0]add_ln16_34_reg_2054;
  wire \ap_CS_fsm_reg[17] ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[31] ;
  wire ap_NS_fsm145_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire aw_hs;
  wire buff0_reg;
  wire buff0_reg_0;
  wire buff0_reg_1;
  wire buff0_reg_10;
  wire buff0_reg_11;
  wire buff0_reg_12;
  wire buff0_reg_13;
  wire buff0_reg_14;
  wire buff0_reg_15;
  wire buff0_reg_2;
  wire buff0_reg_3;
  wire buff0_reg_4;
  wire buff0_reg_5;
  wire buff0_reg_6;
  wire buff0_reg_7;
  wire buff0_reg_8;
  wire buff0_reg_9;
  wire buff1_reg;
  wire buff1_reg_0;
  wire buff1_reg_1;
  wire buff1_reg_10;
  wire buff1_reg_11;
  wire buff1_reg_12;
  wire buff1_reg_13;
  wire buff1_reg_14;
  wire buff1_reg_15;
  wire buff1_reg_16;
  wire buff1_reg_17;
  wire buff1_reg_18;
  wire buff1_reg_19;
  wire buff1_reg_2;
  wire buff1_reg_20;
  wire buff1_reg_21;
  wire buff1_reg_22;
  wire buff1_reg_23;
  wire buff1_reg_24;
  wire buff1_reg_25;
  wire buff1_reg_26;
  wire buff1_reg_27;
  wire buff1_reg_28;
  wire buff1_reg_29;
  wire buff1_reg_3;
  wire buff1_reg_30;
  wire buff1_reg_4;
  wire buff1_reg_5;
  wire buff1_reg_6;
  wire buff1_reg_7;
  wire buff1_reg_8;
  wire buff1_reg_9;
  wire [7:1]data0;
  wire [31:0]\gen_write[1].mem_reg ;
  wire [31:0]\gen_write[1].mem_reg_0 ;
  wire [31:0]\gen_write[1].mem_reg_1 ;
  wire [5:0]\gen_write[1].mem_reg_10 ;
  wire [5:0]\gen_write[1].mem_reg_11 ;
  wire [6:0]\gen_write[1].mem_reg_12 ;
  wire [4:0]\gen_write[1].mem_reg_13 ;
  wire [4:0]\gen_write[1].mem_reg_14 ;
  wire [6:0]\gen_write[1].mem_reg_15 ;
  wire [1:0]\gen_write[1].mem_reg_2 ;
  wire [1:0]\gen_write[1].mem_reg_3 ;
  wire [1:0]\gen_write[1].mem_reg_4 ;
  wire [1:0]\gen_write[1].mem_reg_5 ;
  wire [31:0]\gen_write[1].mem_reg_6 ;
  wire \gen_write[1].mem_reg_7 ;
  wire \gen_write[1].mem_reg_8 ;
  wire [6:0]\gen_write[1].mem_reg_9 ;
  wire [6:0]\gen_write[1].mem_reg_i_30 ;
  wire \i_0_reg_734_reg[0] ;
  wire int_AB_n_70;
  wire int_AB_n_71;
  wire int_AB_n_72;
  wire int_AB_n_73;
  wire int_AB_n_74;
  wire [31:4]int_AB_q1;
  wire int_AB_read;
  wire int_AB_read_i_1_n_1;
  wire int_AB_write_i_1_n_1;
  wire int_AB_write_reg_n_1;
  wire [9:0]int_A_address1;
  wire int_A_n_132;
  wire int_A_n_133;
  wire int_A_n_134;
  wire int_A_n_135;
  wire int_A_n_136;
  wire int_A_n_137;
  wire int_A_n_138;
  wire int_A_n_139;
  wire [31:4]int_A_q1;
  wire int_A_read;
  wire int_A_read0;
  wire int_A_write_i_1_n_1;
  wire int_A_write_reg_0;
  wire int_A_write_reg_n_1;
  wire int_B_n_102;
  wire int_B_n_104;
  wire int_B_n_105;
  wire int_B_n_106;
  wire int_B_n_107;
  wire int_B_n_108;
  wire int_B_n_110;
  wire int_B_n_111;
  wire int_B_n_112;
  wire int_B_n_113;
  wire int_B_n_114;
  wire int_B_n_115;
  wire int_B_n_116;
  wire int_B_n_117;
  wire int_B_n_118;
  wire int_B_n_119;
  wire int_B_n_120;
  wire int_B_n_121;
  wire int_B_n_122;
  wire int_B_n_123;
  wire int_B_n_124;
  wire int_B_n_125;
  wire int_B_n_126;
  wire int_B_n_127;
  wire int_B_n_128;
  wire int_B_n_129;
  wire int_B_n_130;
  wire int_B_n_131;
  wire int_B_n_132;
  wire int_B_n_133;
  wire int_B_n_134;
  wire int_B_n_135;
  wire int_B_n_136;
  wire int_B_n_137;
  wire int_B_n_138;
  wire int_B_n_139;
  wire int_B_n_140;
  wire int_B_n_141;
  wire int_B_n_142;
  wire int_B_n_143;
  wire int_B_n_144;
  wire [7:0]int_B_q1;
  wire int_B_read;
  wire int_B_read0;
  wire int_B_write_i_1_n_1;
  wire int_B_write_reg_0;
  wire int_B_write_reg_n_1;
  wire int_ap_done1;
  wire int_ap_done_i_1_n_1;
  wire int_ap_done_i_3_n_1;
  wire [32:0]int_ap_ready_reg_0;
  wire int_ap_start1;
  wire int_ap_start_i_1_n_1;
  wire int_auto_restart_i_1_n_1;
  wire int_gie_i_1_n_1;
  wire int_gie_reg_n_1;
  wire \int_ier[0]_i_1_n_1 ;
  wire \int_ier[1]_i_1_n_1 ;
  wire \int_ier[1]_i_2_n_1 ;
  wire \int_ier[1]_i_3_n_1 ;
  wire \int_ier[1]_i_4_n_1 ;
  wire \int_ier_reg_n_1_[0] ;
  wire \int_ier_reg_n_1_[1] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_1 ;
  wire \int_isr[1]_i_1_n_1 ;
  wire \int_isr_reg_n_1_[0] ;
  wire interrupt;
  wire [9:0]p_0_in__0;
  wire p_1_in;
  wire \rdata[0]_i_2_n_1 ;
  wire \rdata[0]_i_5_n_1 ;
  wire \rdata[10]_i_2 ;
  wire \rdata[11]_i_2 ;
  wire \rdata[12]_i_2 ;
  wire \rdata[13]_i_2 ;
  wire \rdata[14]_i_2 ;
  wire \rdata[15]_i_2 ;
  wire \rdata[16]_i_2 ;
  wire \rdata[17]_i_2 ;
  wire \rdata[18]_i_2 ;
  wire \rdata[19]_i_2 ;
  wire \rdata[1]_i_2_n_1 ;
  wire \rdata[1]_i_3_n_1 ;
  wire \rdata[1]_i_7_n_1 ;
  wire \rdata[1]_i_8_n_1 ;
  wire \rdata[1]_i_9_n_1 ;
  wire \rdata[20]_i_2 ;
  wire \rdata[21]_i_2 ;
  wire \rdata[22]_i_2 ;
  wire \rdata[23]_i_2 ;
  wire \rdata[24]_i_2 ;
  wire \rdata[25]_i_2 ;
  wire \rdata[26]_i_2 ;
  wire \rdata[27]_i_2 ;
  wire \rdata[28]_i_2 ;
  wire \rdata[29]_i_2 ;
  wire \rdata[2]_i_2_n_1 ;
  wire \rdata[30]_i_2 ;
  wire \rdata[31]_i_1_n_1 ;
  wire \rdata[31]_i_2_n_1 ;
  wire \rdata[31]_i_4 ;
  wire \rdata[3]_i_2_n_1 ;
  wire \rdata[4]_i_2 ;
  wire \rdata[5]_i_2 ;
  wire \rdata[6]_i_2 ;
  wire \rdata[7]_i_2_n_1 ;
  wire \rdata[8]_i_2 ;
  wire \rdata[9]_i_2 ;
  wire \rdata_reg[0]_0 ;
  wire \rdata_reg[0]_i_4 ;
  wire \rdata_reg[0]_i_4_0 ;
  wire \rdata_reg[0]_i_4_1 ;
  wire \rdata_reg[10]_0 ;
  wire \rdata_reg[10]_1 ;
  wire \rdata_reg[11]_0 ;
  wire \rdata_reg[11]_1 ;
  wire \rdata_reg[12]_0 ;
  wire \rdata_reg[12]_1 ;
  wire \rdata_reg[13]_0 ;
  wire \rdata_reg[13]_1 ;
  wire \rdata_reg[14]_0 ;
  wire \rdata_reg[14]_1 ;
  wire \rdata_reg[15]_0 ;
  wire \rdata_reg[15]_1 ;
  wire \rdata_reg[16]_0 ;
  wire \rdata_reg[16]_1 ;
  wire \rdata_reg[17]_0 ;
  wire \rdata_reg[17]_1 ;
  wire \rdata_reg[18]_0 ;
  wire \rdata_reg[18]_1 ;
  wire \rdata_reg[19]_0 ;
  wire \rdata_reg[19]_1 ;
  wire \rdata_reg[1]_0 ;
  wire \rdata_reg[1]_i_6 ;
  wire \rdata_reg[1]_i_6_0 ;
  wire \rdata_reg[20]_0 ;
  wire \rdata_reg[20]_1 ;
  wire \rdata_reg[21]_0 ;
  wire \rdata_reg[21]_1 ;
  wire \rdata_reg[22]_0 ;
  wire \rdata_reg[22]_1 ;
  wire \rdata_reg[23]_0 ;
  wire \rdata_reg[23]_1 ;
  wire \rdata_reg[24]_0 ;
  wire \rdata_reg[24]_1 ;
  wire \rdata_reg[25]_0 ;
  wire \rdata_reg[25]_1 ;
  wire \rdata_reg[26]_0 ;
  wire \rdata_reg[26]_1 ;
  wire \rdata_reg[27]_0 ;
  wire \rdata_reg[27]_1 ;
  wire \rdata_reg[28]_0 ;
  wire \rdata_reg[28]_1 ;
  wire \rdata_reg[29]_0 ;
  wire \rdata_reg[29]_1 ;
  wire \rdata_reg[2]_0 ;
  wire \rdata_reg[2]_i_4 ;
  wire \rdata_reg[2]_i_4_0 ;
  wire \rdata_reg[30]_0 ;
  wire \rdata_reg[30]_1 ;
  wire \rdata_reg[31]_0 ;
  wire \rdata_reg[31]_1 ;
  wire \rdata_reg[31]_2 ;
  wire \rdata_reg[31]_3 ;
  wire \rdata_reg[3]_0 ;
  wire \rdata_reg[3]_i_4 ;
  wire \rdata_reg[3]_i_4_0 ;
  wire \rdata_reg[4]_0 ;
  wire \rdata_reg[4]_1 ;
  wire \rdata_reg[5]_0 ;
  wire \rdata_reg[5]_1 ;
  wire \rdata_reg[6]_0 ;
  wire \rdata_reg[6]_1 ;
  wire \rdata_reg[7]_0 ;
  wire \rdata_reg[7]_i_4 ;
  wire \rdata_reg[7]_i_4_0 ;
  wire \rdata_reg[8]_0 ;
  wire \rdata_reg[8]_1 ;
  wire \rdata_reg[9]_0 ;
  wire \rdata_reg[9]_1 ;
  wire \reg_768_reg[17] ;
  wire \reg_768_reg[18] ;
  wire \reg_768_reg[19] ;
  wire \reg_768_reg[20] ;
  wire \reg_768_reg[21] ;
  wire \reg_768_reg[22] ;
  wire \reg_768_reg[23] ;
  wire \reg_768_reg[24] ;
  wire \reg_768_reg[25] ;
  wire \reg_768_reg[26] ;
  wire \reg_768_reg[27] ;
  wire \reg_768_reg[28] ;
  wire \reg_768_reg[29] ;
  wire \reg_768_reg[30] ;
  wire \reg_768_reg[31] ;
  wire \reg_768_reg[31]_0 ;
  wire [13:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARVALID;
  wire [13:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire s_axi_AXILiteS_WVALID_0;
  wire \waddr_reg_n_1_[0] ;
  wire \waddr_reg_n_1_[12] ;
  wire \waddr_reg_n_1_[13] ;
  wire \waddr_reg_n_1_[1] ;

  LUT4 #(
    .INIT(16'h47F7)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(\FSM_onehot_rstate_reg_n_1_[2] ),
        .I3(\FSM_onehot_rstate[1]_i_2_n_1 ),
        .O(\FSM_onehot_rstate[1]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \FSM_onehot_rstate[1]_i_2 
       (.I0(int_B_read),
        .I1(int_A_read),
        .I2(int_AB_read),
        .I3(\FSM_onehot_rstate_reg_n_1_[2] ),
        .I4(s_axi_AXILiteS_RREADY),
        .O(\FSM_onehot_rstate[1]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFEAAAAFFFFAAAA)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(ar_hs),
        .I1(int_B_read),
        .I2(int_A_read),
        .I3(int_AB_read),
        .I4(\FSM_onehot_rstate_reg_n_1_[2] ),
        .I5(s_axi_AXILiteS_RREADY),
        .O(\FSM_onehot_rstate[2]_i_1_n_1 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_1 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_1 ),
        .Q(\FSM_onehot_rstate_reg_n_1_[2] ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h888BFF8B)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(s_axi_AXILiteS_BREADY),
        .I1(s_axi_AXILiteS_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .I4(s_axi_AXILiteS_AWVALID),
        .O(\FSM_onehot_wstate[1]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_AXILiteS_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_AXILiteS_BREADY),
        .I3(s_axi_AXILiteS_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_1 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_1 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_1 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_1 ),
        .Q(s_axi_AXILiteS_BVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(int_ap_ready_reg_0[32]),
        .I1(ap_start),
        .I2(int_ap_ready_reg_0[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(int_ap_ready_reg_0[31]),
        .I1(ap_start),
        .I2(int_ap_ready_reg_0[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hDDDDD00000000000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(int_ap_ready_reg_0[1]),
        .I1(ap_enable_reg_pp0_iter0_reg_0),
        .I2(ap_start),
        .I3(int_ap_ready_reg_0[0]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(\ap_CS_fsm_reg[1] ));
  LUT6 #(
    .INIT(64'hCCC5CCC000000000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_NS_fsm145_out),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(int_ap_ready_reg_0[31]),
        .I3(int_ap_ready_reg_0[22]),
        .I4(\gen_write[1].mem_reg_7 ),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_reg));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(int_ap_ready_reg_0[0]),
        .I1(ap_start),
        .O(ap_NS_fsm145_out));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h88880888)) 
    \indvar_flatten_reg_723[10]_i_1 
       (.I0(ap_start),
        .I1(int_ap_ready_reg_0[0]),
        .I2(\gen_write[1].mem_reg_7 ),
        .I3(int_ap_ready_reg_0[1]),
        .I4(\i_0_reg_734_reg[0] ),
        .O(SR));
  design_1_matrixmul_0_0_matrixmul_AXILiteS_s_axi_ram int_A
       (.ADDRARDADDR(int_A_address1),
        .A_q0(A_q0),
        .B(B),
        .D({int_A_n_135,int_A_n_136,int_A_n_137,int_A_n_138,int_A_n_139}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .\ap_CS_fsm_reg[10] (int_A_n_134),
        .\ap_CS_fsm_reg[23] (int_A_n_132),
        .\ap_CS_fsm_reg[24] (int_A_n_133),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ar_hs(ar_hs),
        .buff0_reg(buff0_reg),
        .buff0_reg_0(buff0_reg_0),
        .buff0_reg_1(buff0_reg_1),
        .buff0_reg_10(buff0_reg_10),
        .buff0_reg_11(buff0_reg_11),
        .buff0_reg_12(buff0_reg_12),
        .buff0_reg_13(buff0_reg_13),
        .buff0_reg_14(buff0_reg_14),
        .buff0_reg_15(buff0_reg_15),
        .buff0_reg_2(buff0_reg_2),
        .buff0_reg_3(buff0_reg_3),
        .buff0_reg_4(buff0_reg_4),
        .buff0_reg_5(buff0_reg_5),
        .buff0_reg_6(buff0_reg_6),
        .buff0_reg_7(buff0_reg_7),
        .buff0_reg_8(buff0_reg_8),
        .buff0_reg_9(buff0_reg_9),
        .buff1_reg(\reg_768_reg[31] ),
        .buff1_reg_0(buff1_reg),
        .buff1_reg_1(buff1_reg_0),
        .buff1_reg_10(buff1_reg_9),
        .buff1_reg_11(buff1_reg_10),
        .buff1_reg_12(buff1_reg_11),
        .buff1_reg_13(buff1_reg_12),
        .buff1_reg_14(buff1_reg_13),
        .buff1_reg_2(buff1_reg_1),
        .buff1_reg_3(buff1_reg_2),
        .buff1_reg_4(buff1_reg_3),
        .buff1_reg_5(buff1_reg_4),
        .buff1_reg_6(buff1_reg_5),
        .buff1_reg_7(buff1_reg_6),
        .buff1_reg_8(buff1_reg_7),
        .buff1_reg_9(buff1_reg_8),
        .\gen_write[1].mem_reg_0 ({int_A_q1[31:8],int_A_q1[6:4]}),
        .\gen_write[1].mem_reg_1 (\gen_write[1].mem_reg_2 ),
        .\gen_write[1].mem_reg_10 (int_B_n_102),
        .\gen_write[1].mem_reg_11 (\gen_write[1].mem_reg_13 ),
        .\gen_write[1].mem_reg_12 (\gen_write[1].mem_reg_14 ),
        .\gen_write[1].mem_reg_13 (int_B_n_113),
        .\gen_write[1].mem_reg_14 (int_B_n_116),
        .\gen_write[1].mem_reg_15 (\ap_CS_fsm_reg[31] ),
        .\gen_write[1].mem_reg_16 (int_B_n_110),
        .\gen_write[1].mem_reg_17 (int_B_n_105),
        .\gen_write[1].mem_reg_18 (\ap_CS_fsm_reg[17] ),
        .\gen_write[1].mem_reg_19 (int_B_n_112),
        .\gen_write[1].mem_reg_2 (\gen_write[1].mem_reg_3 ),
        .\gen_write[1].mem_reg_20 (int_B_n_111),
        .\gen_write[1].mem_reg_21 (int_B_n_114),
        .\gen_write[1].mem_reg_22 (int_B_n_117),
        .\gen_write[1].mem_reg_23 (int_B_n_106),
        .\gen_write[1].mem_reg_24 (int_B_n_115),
        .\gen_write[1].mem_reg_25 (int_A_write_reg_n_1),
        .\gen_write[1].mem_reg_3 (\gen_write[1].mem_reg_4 ),
        .\gen_write[1].mem_reg_4 (\gen_write[1].mem_reg_5 ),
        .\gen_write[1].mem_reg_5 (int_B_n_107),
        .\gen_write[1].mem_reg_6 (int_B_n_108),
        .\gen_write[1].mem_reg_7 (int_ap_ready_reg_0[31:1]),
        .\gen_write[1].mem_reg_8 (\gen_write[1].mem_reg_7 ),
        .\gen_write[1].mem_reg_9 (int_B_n_104),
        .int_A_read(int_A_read),
        .\rdata_reg[0] (\rdata_reg[0]_0 ),
        .\rdata_reg[0]_0 (\rdata[0]_i_2_n_1 ),
        .\rdata_reg[0]_1 (int_AB_n_70),
        .\rdata_reg[10] (\rdata_reg[10]_0 ),
        .\rdata_reg[11] (\rdata_reg[11]_0 ),
        .\rdata_reg[12] (\rdata_reg[12]_0 ),
        .\rdata_reg[13] (\rdata_reg[13]_0 ),
        .\rdata_reg[14] (\rdata_reg[14]_0 ),
        .\rdata_reg[15] (\rdata_reg[15]_0 ),
        .\rdata_reg[16] (\rdata_reg[16]_0 ),
        .\rdata_reg[17] (\rdata_reg[17]_0 ),
        .\rdata_reg[18] (\rdata_reg[18]_0 ),
        .\rdata_reg[19] (\rdata_reg[19]_0 ),
        .\rdata_reg[1] (\rdata_reg[1]_0 ),
        .\rdata_reg[1]_0 (\rdata[1]_i_2_n_1 ),
        .\rdata_reg[1]_1 (\rdata[1]_i_3_n_1 ),
        .\rdata_reg[1]_2 (int_AB_n_71),
        .\rdata_reg[20] (\rdata_reg[20]_0 ),
        .\rdata_reg[21] (\rdata_reg[21]_0 ),
        .\rdata_reg[22] (\rdata_reg[22]_0 ),
        .\rdata_reg[23] (\rdata_reg[23]_0 ),
        .\rdata_reg[24] (\rdata_reg[24]_0 ),
        .\rdata_reg[25] (\rdata_reg[25]_0 ),
        .\rdata_reg[26] (\rdata_reg[26]_0 ),
        .\rdata_reg[27] (\rdata_reg[27]_0 ),
        .\rdata_reg[28] (\rdata_reg[28]_0 ),
        .\rdata_reg[29] (\rdata_reg[29]_0 ),
        .\rdata_reg[2] (\rdata_reg[2]_0 ),
        .\rdata_reg[2]_0 (\rdata[2]_i_2_n_1 ),
        .\rdata_reg[2]_1 (int_AB_n_72),
        .\rdata_reg[30] (\rdata_reg[30]_0 ),
        .\rdata_reg[31] (\rdata_reg[31]_0 ),
        .\rdata_reg[31]_0 (\rdata_reg[31]_1 ),
        .\rdata_reg[3] (\rdata_reg[3]_0 ),
        .\rdata_reg[3]_0 (\rdata[3]_i_2_n_1 ),
        .\rdata_reg[3]_1 (int_AB_n_73),
        .\rdata_reg[4] (\rdata_reg[4]_0 ),
        .\rdata_reg[5] (\rdata_reg[5]_0 ),
        .\rdata_reg[6] (\rdata_reg[6]_0 ),
        .\rdata_reg[7] (\rdata_reg[7]_0 ),
        .\rdata_reg[7]_0 (\FSM_onehot_rstate_reg[1]_0 ),
        .\rdata_reg[7]_1 (\rdata[7]_i_2_n_1 ),
        .\rdata_reg[7]_2 (int_AB_n_74),
        .\rdata_reg[8] (\rdata_reg[8]_0 ),
        .\rdata_reg[9] (\rdata_reg[9]_0 ),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
  design_1_matrixmul_0_0_matrixmul_AXILiteS_s_axi_ram_40 int_AB
       (.ADDRARDADDR(int_A_address1),
        .Q(Q),
        .ap_clk(ap_clk),
        .\gen_write[1].mem_reg_0 (\gen_write[1].mem_reg_1 ),
        .\gen_write[1].mem_reg_1 ({int_AB_q1[31:8],int_AB_q1[6:4]}),
        .\gen_write[1].mem_reg_2 (\gen_write[1].mem_reg_6 ),
        .\gen_write[1].mem_reg_3 (int_ap_ready_reg_0[22]),
        .\gen_write[1].mem_reg_4 (\gen_write[1].mem_reg_7 ),
        .\gen_write[1].mem_reg_5 (\gen_write[1].mem_reg_8 ),
        .\gen_write[1].mem_reg_6 (\FSM_onehot_rstate_reg[1]_0 ),
        .\gen_write[1].mem_reg_7 (p_0_in__0),
        .\gen_write[1].mem_reg_8 (int_AB_write_reg_n_1),
        .int_B_q1({int_B_q1[7],int_B_q1[3:0]}),
        .int_B_read(int_B_read),
        .int_B_read_reg(int_AB_n_70),
        .int_B_read_reg_0(int_AB_n_71),
        .int_B_read_reg_1(int_AB_n_72),
        .int_B_read_reg_2(int_AB_n_73),
        .int_B_read_reg_3(int_AB_n_74),
        .\rdata[10]_i_2 (\rdata[10]_i_2 ),
        .\rdata[11]_i_2 (\rdata[11]_i_2 ),
        .\rdata[12]_i_2 (\rdata[12]_i_2 ),
        .\rdata[13]_i_2 (\rdata[13]_i_2 ),
        .\rdata[14]_i_2 (\rdata[14]_i_2 ),
        .\rdata[15]_i_2 (\rdata[15]_i_2 ),
        .\rdata[16]_i_2 (\rdata[16]_i_2 ),
        .\rdata[17]_i_2 (\rdata[17]_i_2 ),
        .\rdata[18]_i_2 (\rdata[18]_i_2 ),
        .\rdata[19]_i_2 (\rdata[19]_i_2 ),
        .\rdata[20]_i_2 (\rdata[20]_i_2 ),
        .\rdata[21]_i_2 (\rdata[21]_i_2 ),
        .\rdata[22]_i_2 (\rdata[22]_i_2 ),
        .\rdata[23]_i_2 (\rdata[23]_i_2 ),
        .\rdata[24]_i_2 (\rdata[24]_i_2 ),
        .\rdata[25]_i_2 (\rdata[25]_i_2 ),
        .\rdata[26]_i_2 (\rdata[26]_i_2 ),
        .\rdata[27]_i_2 (\rdata[27]_i_2 ),
        .\rdata[28]_i_2 (\rdata[28]_i_2 ),
        .\rdata[29]_i_2 (\rdata[29]_i_2 ),
        .\rdata[30]_i_2 (\rdata[30]_i_2 ),
        .\rdata[31]_i_4 (\rdata[31]_i_4 ),
        .\rdata[4]_i_2 (\rdata[4]_i_2 ),
        .\rdata[5]_i_2 (\rdata[5]_i_2 ),
        .\rdata[6]_i_2 (\rdata[6]_i_2 ),
        .\rdata[8]_i_2 (\rdata[8]_i_2 ),
        .\rdata[9]_i_2 (\rdata[9]_i_2 ),
        .\rdata_reg[0]_i_4_0 (\rdata_reg[0]_i_4_0 ),
        .\rdata_reg[0]_i_4_1 (\rdata_reg[0]_i_4_1 ),
        .\rdata_reg[1]_i_6_0 (\rdata_reg[1]_i_6_0 ),
        .\rdata_reg[2]_i_4_0 (\rdata_reg[2]_i_4_0 ),
        .\rdata_reg[3]_i_4_0 (\rdata_reg[3]_i_4_0 ),
        .\rdata_reg[7]_i_4_0 (\rdata_reg[7]_i_4_0 ),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR[11:2]),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    int_AB_read_i_1
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_AXILiteS_ARADDR[12]),
        .I3(s_axi_AXILiteS_ARADDR[13]),
        .O(int_AB_read_i_1_n_1));
  FDRE int_AB_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_AB_read_i_1_n_1),
        .Q(int_AB_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    int_AB_write_i_1
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_AXILiteS_AWVALID),
        .I2(s_axi_AXILiteS_AWADDR[12]),
        .I3(s_axi_AXILiteS_AWADDR[13]),
        .I4(s_axi_AXILiteS_WVALID),
        .I5(int_AB_write_reg_n_1),
        .O(int_AB_write_i_1_n_1));
  FDRE int_AB_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_AB_write_i_1_n_1),
        .Q(int_AB_write_reg_n_1),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h0080)) 
    int_A_read_i_1
       (.I0(s_axi_AXILiteS_ARADDR[12]),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(s_axi_AXILiteS_ARADDR[13]),
        .O(int_A_read0));
  FDRE int_A_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_read0),
        .Q(int_A_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    int_A_write_i_1
       (.I0(s_axi_AXILiteS_AWADDR[13]),
        .I1(s_axi_AXILiteS_AWVALID),
        .I2(\FSM_onehot_wstate_reg[1]_0 ),
        .I3(s_axi_AXILiteS_AWADDR[12]),
        .I4(s_axi_AXILiteS_WVALID),
        .I5(int_A_write_reg_n_1),
        .O(int_A_write_i_1_n_1));
  FDRE int_A_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_write_i_1_n_1),
        .Q(int_A_write_reg_n_1),
        .R(ap_rst_n_inv));
  design_1_matrixmul_0_0_matrixmul_AXILiteS_s_axi_ram_41 int_B
       (.ADDRARDADDR(int_A_address1),
        .B_q0(B_q0),
        .add_ln16_32_reg_2178(add_ln16_32_reg_2178),
        .add_ln16_34_reg_2054(add_ln16_34_reg_2054),
        .\ap_CS_fsm_reg[14] (int_B_n_110),
        .\ap_CS_fsm_reg[17] (\ap_CS_fsm_reg[17] ),
        .\ap_CS_fsm_reg[19] (int_B_n_117),
        .\ap_CS_fsm_reg[22] (int_B_n_107),
        .\ap_CS_fsm_reg[22]_0 (int_B_n_115),
        .\ap_CS_fsm_reg[25] (int_B_n_106),
        .\ap_CS_fsm_reg[28] (int_B_n_104),
        .\ap_CS_fsm_reg[28]_0 (int_B_n_105),
        .\ap_CS_fsm_reg[29] (int_B_n_102),
        .\ap_CS_fsm_reg[31] (\ap_CS_fsm_reg[31] ),
        .\ap_CS_fsm_reg[4] (int_B_n_114),
        .\ap_CS_fsm_reg[7] (int_B_n_113),
        .\ap_CS_fsm_reg[9] (int_B_n_112),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(int_B_n_108),
        .ap_enable_reg_pp0_iter0_reg_0(int_B_n_111),
        .ap_enable_reg_pp0_iter0_reg_1(int_B_n_116),
        .buff1_reg(buff1_reg_14),
        .buff1_reg_0(buff1_reg_15),
        .buff1_reg_1(buff1_reg_16),
        .buff1_reg_10(buff1_reg_25),
        .buff1_reg_11(buff1_reg_26),
        .buff1_reg_12(buff1_reg_27),
        .buff1_reg_13(buff1_reg_28),
        .buff1_reg_14(buff1_reg_29),
        .buff1_reg_15(buff1_reg_30),
        .buff1_reg_2(buff1_reg_17),
        .buff1_reg_3(buff1_reg_18),
        .buff1_reg_4(buff1_reg_19),
        .buff1_reg_5(buff1_reg_20),
        .buff1_reg_6(buff1_reg_21),
        .buff1_reg_7(buff1_reg_22),
        .buff1_reg_8(buff1_reg_23),
        .buff1_reg_9(buff1_reg_24),
        .\gen_write[1].mem_reg_0 (\gen_write[1].mem_reg ),
        .\gen_write[1].mem_reg_1 (\gen_write[1].mem_reg_0 ),
        .\gen_write[1].mem_reg_10 (\gen_write[1].mem_reg_15 ),
        .\gen_write[1].mem_reg_11 (int_B_write_reg_n_1),
        .\gen_write[1].mem_reg_2 (int_A_n_133),
        .\gen_write[1].mem_reg_3 (\gen_write[1].mem_reg_9 ),
        .\gen_write[1].mem_reg_4 (\gen_write[1].mem_reg_10 ),
        .\gen_write[1].mem_reg_5 (\gen_write[1].mem_reg_11 ),
        .\gen_write[1].mem_reg_6 (int_ap_ready_reg_0[31:1]),
        .\gen_write[1].mem_reg_7 (\gen_write[1].mem_reg_12 ),
        .\gen_write[1].mem_reg_8 (int_A_n_132),
        .\gen_write[1].mem_reg_9 (int_A_n_134),
        .\gen_write[1].mem_reg_i_25_0 (\gen_write[1].mem_reg_7 ),
        .\gen_write[1].mem_reg_i_30_0 (\gen_write[1].mem_reg_i_30 ),
        .int_A_read(int_A_read),
        .int_A_read_reg(int_B_n_118),
        .int_A_read_reg_0(int_B_n_119),
        .int_A_read_reg_1(int_B_n_120),
        .int_A_read_reg_10(int_B_n_129),
        .int_A_read_reg_11(int_B_n_130),
        .int_A_read_reg_12(int_B_n_131),
        .int_A_read_reg_13(int_B_n_132),
        .int_A_read_reg_14(int_B_n_133),
        .int_A_read_reg_15(int_B_n_134),
        .int_A_read_reg_16(int_B_n_135),
        .int_A_read_reg_17(int_B_n_136),
        .int_A_read_reg_18(int_B_n_137),
        .int_A_read_reg_19(int_B_n_138),
        .int_A_read_reg_2(int_B_n_121),
        .int_A_read_reg_20(int_B_n_139),
        .int_A_read_reg_21(int_B_n_140),
        .int_A_read_reg_22(int_B_n_141),
        .int_A_read_reg_23(int_B_n_142),
        .int_A_read_reg_24(int_B_n_143),
        .int_A_read_reg_25(int_B_n_144),
        .int_A_read_reg_3(int_B_n_122),
        .int_A_read_reg_4(int_B_n_123),
        .int_A_read_reg_5(int_B_n_124),
        .int_A_read_reg_6(int_B_n_125),
        .int_A_read_reg_7(int_B_n_126),
        .int_A_read_reg_8(int_B_n_127),
        .int_A_read_reg_9(int_B_n_128),
        .int_B_q1({int_B_q1[7],int_B_q1[3:0]}),
        .int_B_read(int_B_read),
        .\rdata_reg[0]_i_4 (\rdata_reg[0]_i_4 ),
        .\rdata_reg[10] (\rdata_reg[10]_1 ),
        .\rdata_reg[11] (\rdata_reg[11]_1 ),
        .\rdata_reg[12] (\rdata_reg[12]_1 ),
        .\rdata_reg[13] (\rdata_reg[13]_1 ),
        .\rdata_reg[14] (\rdata_reg[14]_1 ),
        .\rdata_reg[15] (\rdata_reg[15]_1 ),
        .\rdata_reg[16] (\rdata_reg[16]_1 ),
        .\rdata_reg[17] (\rdata_reg[17]_1 ),
        .\rdata_reg[18] (\rdata_reg[18]_1 ),
        .\rdata_reg[19] (\rdata_reg[19]_1 ),
        .\rdata_reg[1]_i_6 (\rdata_reg[1]_i_6 ),
        .\rdata_reg[20] (\rdata_reg[20]_1 ),
        .\rdata_reg[21] (\rdata_reg[21]_1 ),
        .\rdata_reg[22] (\rdata_reg[22]_1 ),
        .\rdata_reg[23] (\rdata_reg[23]_1 ),
        .\rdata_reg[24] (\rdata_reg[24]_1 ),
        .\rdata_reg[25] (\rdata_reg[25]_1 ),
        .\rdata_reg[26] (\rdata_reg[26]_1 ),
        .\rdata_reg[27] (\rdata_reg[27]_1 ),
        .\rdata_reg[28] (\rdata_reg[28]_1 ),
        .\rdata_reg[29] (\rdata_reg[29]_1 ),
        .\rdata_reg[2]_i_4 (\rdata_reg[2]_i_4 ),
        .\rdata_reg[30] (\rdata_reg[30]_1 ),
        .\rdata_reg[31] (\rdata_reg[31]_2 ),
        .\rdata_reg[31]_0 ({int_A_q1[31:8],int_A_q1[6:4]}),
        .\rdata_reg[31]_1 ({int_AB_q1[31:8],int_AB_q1[6:4]}),
        .\rdata_reg[31]_2 (\rdata_reg[31]_3 ),
        .\rdata_reg[3]_i_4 (\rdata_reg[3]_i_4 ),
        .\rdata_reg[4] (\rdata_reg[4]_1 ),
        .\rdata_reg[5] (\rdata_reg[5]_1 ),
        .\rdata_reg[6] (\rdata_reg[6]_1 ),
        .\rdata_reg[7]_i_4 (\rdata_reg[7]_i_4 ),
        .\rdata_reg[8] (\rdata_reg[8]_1 ),
        .\rdata_reg[9] (\rdata_reg[9]_1 ),
        .\reg_768_reg[17] (\reg_768_reg[17] ),
        .\reg_768_reg[18] (\reg_768_reg[18] ),
        .\reg_768_reg[19] (\reg_768_reg[19] ),
        .\reg_768_reg[20] (\reg_768_reg[20] ),
        .\reg_768_reg[21] (\reg_768_reg[21] ),
        .\reg_768_reg[22] (\reg_768_reg[22] ),
        .\reg_768_reg[23] (\reg_768_reg[23] ),
        .\reg_768_reg[24] (\reg_768_reg[24] ),
        .\reg_768_reg[25] (\reg_768_reg[25] ),
        .\reg_768_reg[26] (\reg_768_reg[26] ),
        .\reg_768_reg[27] (\reg_768_reg[27] ),
        .\reg_768_reg[28] (\reg_768_reg[28] ),
        .\reg_768_reg[29] (\reg_768_reg[29] ),
        .\reg_768_reg[30] (\reg_768_reg[30] ),
        .\reg_768_reg[31] (\reg_768_reg[31] ),
        .\reg_768_reg[31]_0 (\reg_768_reg[31]_0 ),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    int_B_read_i_1
       (.I0(s_axi_AXILiteS_ARADDR[12]),
        .I1(s_axi_AXILiteS_ARADDR[13]),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_AXILiteS_ARVALID),
        .O(int_B_read0));
  FDRE int_B_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_read0),
        .Q(int_B_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    int_B_write_i_1
       (.I0(s_axi_AXILiteS_AWADDR[12]),
        .I1(s_axi_AXILiteS_AWADDR[13]),
        .I2(s_axi_AXILiteS_AWVALID),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .I4(s_axi_AXILiteS_WVALID),
        .I5(int_B_write_reg_n_1),
        .O(int_B_write_i_1_n_1));
  FDRE int_B_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_write_i_1_n_1),
        .Q(int_B_write_reg_n_1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    int_ap_done_i_1
       (.I0(int_ap_ready_reg_0[32]),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(int_ap_done1),
        .I4(data0[1]),
        .O(int_ap_done_i_1_n_1));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    int_ap_done_i_2
       (.I0(int_ap_done_i_3_n_1),
        .I1(s_axi_AXILiteS_ARADDR[2]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(s_axi_AXILiteS_ARADDR[0]),
        .I4(s_axi_AXILiteS_ARADDR[1]),
        .I5(\rdata[1]_i_8_n_1 ),
        .O(int_ap_done1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    int_ap_done_i_3
       (.I0(s_axi_AXILiteS_ARADDR[13]),
        .I1(s_axi_AXILiteS_ARADDR[12]),
        .I2(s_axi_AXILiteS_ARADDR[9]),
        .I3(s_axi_AXILiteS_ARADDR[8]),
        .I4(s_axi_AXILiteS_ARADDR[11]),
        .I5(s_axi_AXILiteS_ARADDR[10]),
        .O(int_ap_done_i_3_n_1));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_1),
        .Q(data0[1]),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(int_ap_ready_reg_0[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(data0[2]),
        .R(ap_rst_n_inv));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_reg_0[32]),
        .Q(data0[3]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBBF888)) 
    int_ap_start_i_1
       (.I0(data0[7]),
        .I1(int_ap_ready_reg_0[32]),
        .I2(int_ap_start1),
        .I3(s_axi_AXILiteS_WDATA[0]),
        .I4(ap_start),
        .O(int_ap_start_i_1_n_1));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    int_ap_start_i_2
       (.I0(p_0_in__0[0]),
        .I1(\int_ier[1]_i_2_n_1 ),
        .I2(p_0_in__0[1]),
        .I3(s_axi_AXILiteS_WSTRB[0]),
        .O(int_ap_start1));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_1),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    int_auto_restart_i_1
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(int_ap_start1),
        .I2(data0[7]),
        .O(int_auto_restart_i_1_n_1));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_1),
        .Q(data0[7]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFFFFFF20000000)) 
    int_gie_i_1
       (.I0(\int_ier[1]_i_2_n_1 ),
        .I1(p_0_in__0[1]),
        .I2(s_axi_AXILiteS_WDATA[0]),
        .I3(s_axi_AXILiteS_WSTRB[0]),
        .I4(p_0_in__0[0]),
        .I5(int_gie_reg_n_1),
        .O(int_gie_i_1_n_1));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_1),
        .Q(int_gie_reg_n_1),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFF7FF00008000)) 
    \int_ier[0]_i_1 
       (.I0(p_0_in__0[1]),
        .I1(\int_ier[1]_i_2_n_1 ),
        .I2(s_axi_AXILiteS_WDATA[0]),
        .I3(s_axi_AXILiteS_WSTRB[0]),
        .I4(p_0_in__0[0]),
        .I5(\int_ier_reg_n_1_[0] ),
        .O(\int_ier[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF7FF00008000)) 
    \int_ier[1]_i_1 
       (.I0(p_0_in__0[1]),
        .I1(\int_ier[1]_i_2_n_1 ),
        .I2(s_axi_AXILiteS_WDATA[1]),
        .I3(s_axi_AXILiteS_WSTRB[0]),
        .I4(p_0_in__0[0]),
        .I5(\int_ier_reg_n_1_[1] ),
        .O(\int_ier[1]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \int_ier[1]_i_2 
       (.I0(\int_ier[1]_i_3_n_1 ),
        .I1(\int_ier[1]_i_4_n_1 ),
        .I2(p_0_in__0[7]),
        .I3(p_0_in__0[8]),
        .I4(p_0_in__0[5]),
        .I5(p_0_in__0[6]),
        .O(\int_ier[1]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \int_ier[1]_i_3 
       (.I0(s_axi_AXILiteS_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(\waddr_reg_n_1_[12] ),
        .I3(p_0_in__0[9]),
        .I4(\waddr_reg_n_1_[13] ),
        .I5(\waddr_reg_n_1_[0] ),
        .O(\int_ier[1]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \int_ier[1]_i_4 
       (.I0(p_0_in__0[3]),
        .I1(p_0_in__0[4]),
        .I2(\waddr_reg_n_1_[1] ),
        .I3(p_0_in__0[2]),
        .O(\int_ier[1]_i_4_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_1 ),
        .Q(\int_ier_reg_n_1_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_1 ),
        .Q(\int_ier_reg_n_1_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_1_[0] ),
        .I3(int_ap_ready_reg_0[32]),
        .I4(\int_isr_reg_n_1_[0] ),
        .O(\int_isr[0]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_AXILiteS_WSTRB[0]),
        .I1(p_0_in__0[1]),
        .I2(\int_ier[1]_i_2_n_1 ),
        .I3(p_0_in__0[0]),
        .O(int_isr6_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_1_[1] ),
        .I3(int_ap_ready_reg_0[32]),
        .I4(p_1_in),
        .O(\int_isr[1]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_1 ),
        .Q(\int_isr_reg_n_1_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_1 ),
        .Q(p_1_in),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(p_1_in),
        .I1(\int_isr_reg_n_1_[0] ),
        .I2(int_gie_reg_n_1),
        .O(interrupt));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \rdata[0]_i_2 
       (.I0(\rdata[0]_i_5_n_1 ),
        .I1(s_axi_AXILiteS_ARADDR[1]),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .I3(\rdata[1]_i_3_n_1 ),
        .O(\rdata[0]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_5 
       (.I0(\int_isr_reg_n_1_[0] ),
        .I1(int_gie_reg_n_1),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(\int_ier_reg_n_1_[0] ),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(ap_start),
        .O(\rdata[0]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[1]_i_2 
       (.I0(\rdata[1]_i_7_n_1 ),
        .I1(data0[1]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(\int_ier_reg_n_1_[1] ),
        .I4(s_axi_AXILiteS_ARADDR[2]),
        .I5(p_1_in),
        .O(\rdata[1]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rdata[1]_i_3 
       (.I0(s_axi_AXILiteS_ARADDR[12]),
        .I1(s_axi_AXILiteS_ARADDR[13]),
        .I2(\rdata[1]_i_8_n_1 ),
        .I3(\rdata[1]_i_9_n_1 ),
        .O(\rdata[1]_i_3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[1]_i_4 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .O(ar_hs));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rdata[1]_i_7 
       (.I0(s_axi_AXILiteS_ARADDR[1]),
        .I1(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[1]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rdata[1]_i_8 
       (.I0(s_axi_AXILiteS_ARADDR[6]),
        .I1(s_axi_AXILiteS_ARADDR[7]),
        .I2(s_axi_AXILiteS_ARADDR[4]),
        .I3(s_axi_AXILiteS_ARADDR[5]),
        .O(\rdata[1]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rdata[1]_i_9 
       (.I0(s_axi_AXILiteS_ARADDR[10]),
        .I1(s_axi_AXILiteS_ARADDR[11]),
        .I2(s_axi_AXILiteS_ARADDR[8]),
        .I3(s_axi_AXILiteS_ARADDR[9]),
        .O(\rdata[1]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \rdata[2]_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[0]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(s_axi_AXILiteS_ARADDR[2]),
        .I4(data0[2]),
        .I5(\rdata[1]_i_3_n_1 ),
        .O(\rdata[2]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .O(\rdata[31]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[31]_i_11 
       (.I0(int_B_write_reg_n_1),
        .I1(s_axi_AXILiteS_WVALID),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(int_B_write_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[31]_i_14 
       (.I0(int_A_write_reg_n_1),
        .I1(s_axi_AXILiteS_WVALID),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(int_A_write_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[31]_i_15 
       (.I0(s_axi_AXILiteS_WVALID),
        .I1(int_AB_write_reg_n_1),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(s_axi_AXILiteS_WVALID_0));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \rdata[31]_i_2 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(int_B_read),
        .I3(int_AB_read),
        .I4(int_A_read),
        .O(\rdata[31]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \rdata[3]_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[0]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(s_axi_AXILiteS_ARADDR[2]),
        .I4(data0[3]),
        .I5(\rdata[1]_i_3_n_1 ),
        .O(\rdata[3]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \rdata[7]_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[0]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(s_axi_AXILiteS_ARADDR[2]),
        .I4(data0[7]),
        .I5(\rdata[1]_i_3_n_1 ),
        .O(\rdata[7]_i_2_n_1 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_1 ),
        .D(int_A_n_139),
        .Q(s_axi_AXILiteS_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_1 ),
        .D(int_B_n_123),
        .Q(s_axi_AXILiteS_RDATA[10]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_1 ),
        .D(int_B_n_124),
        .Q(s_axi_AXILiteS_RDATA[11]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_1 ),
        .D(int_B_n_125),
        .Q(s_axi_AXILiteS_RDATA[12]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_1 ),
        .D(int_B_n_126),
        .Q(s_axi_AXILiteS_RDATA[13]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_1 ),
        .D(int_B_n_127),
        .Q(s_axi_AXILiteS_RDATA[14]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_1 ),
        .D(int_B_n_128),
        .Q(s_axi_AXILiteS_RDATA[15]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_1 ),
        .D(int_B_n_129),
        .Q(s_axi_AXILiteS_RDATA[16]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_1 ),
        .D(int_B_n_130),
        .Q(s_axi_AXILiteS_RDATA[17]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_1 ),
        .D(int_B_n_131),
        .Q(s_axi_AXILiteS_RDATA[18]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_1 ),
        .D(int_B_n_132),
        .Q(s_axi_AXILiteS_RDATA[19]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_1 ),
        .D(int_A_n_138),
        .Q(s_axi_AXILiteS_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_1 ),
        .D(int_B_n_133),
        .Q(s_axi_AXILiteS_RDATA[20]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_1 ),
        .D(int_B_n_134),
        .Q(s_axi_AXILiteS_RDATA[21]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_1 ),
        .D(int_B_n_135),
        .Q(s_axi_AXILiteS_RDATA[22]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_1 ),
        .D(int_B_n_136),
        .Q(s_axi_AXILiteS_RDATA[23]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_1 ),
        .D(int_B_n_137),
        .Q(s_axi_AXILiteS_RDATA[24]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_1 ),
        .D(int_B_n_138),
        .Q(s_axi_AXILiteS_RDATA[25]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_1 ),
        .D(int_B_n_139),
        .Q(s_axi_AXILiteS_RDATA[26]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_1 ),
        .D(int_B_n_140),
        .Q(s_axi_AXILiteS_RDATA[27]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_1 ),
        .D(int_B_n_141),
        .Q(s_axi_AXILiteS_RDATA[28]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_1 ),
        .D(int_B_n_142),
        .Q(s_axi_AXILiteS_RDATA[29]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_1 ),
        .D(int_A_n_137),
        .Q(s_axi_AXILiteS_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_1 ),
        .D(int_B_n_143),
        .Q(s_axi_AXILiteS_RDATA[30]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_1 ),
        .D(int_B_n_144),
        .Q(s_axi_AXILiteS_RDATA[31]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_1 ),
        .D(int_A_n_136),
        .Q(s_axi_AXILiteS_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_1 ),
        .D(int_B_n_118),
        .Q(s_axi_AXILiteS_RDATA[4]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_1 ),
        .D(int_B_n_119),
        .Q(s_axi_AXILiteS_RDATA[5]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_1 ),
        .D(int_B_n_120),
        .Q(s_axi_AXILiteS_RDATA[6]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_1 ),
        .D(int_A_n_135),
        .Q(s_axi_AXILiteS_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_1 ),
        .D(int_B_n_121),
        .Q(s_axi_AXILiteS_RDATA[8]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_1 ),
        .D(int_B_n_122),
        .Q(s_axi_AXILiteS_RDATA[9]),
        .R(\rdata[31]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    s_axi_AXILiteS_RVALID_INST_0
       (.I0(\FSM_onehot_rstate_reg_n_1_[2] ),
        .I1(int_AB_read),
        .I2(int_A_read),
        .I3(int_B_read),
        .O(s_axi_AXILiteS_RVALID));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[13]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_AXILiteS_AWVALID),
        .O(aw_hs));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[0]),
        .Q(\waddr_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[10] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[10]),
        .Q(p_0_in__0[8]),
        .R(1'b0));
  FDRE \waddr_reg[11] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[11]),
        .Q(p_0_in__0[9]),
        .R(1'b0));
  FDRE \waddr_reg[12] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[12]),
        .Q(\waddr_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \waddr_reg[13] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[13]),
        .Q(\waddr_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[1]),
        .Q(\waddr_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[2]),
        .Q(p_0_in__0[0]),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[3]),
        .Q(p_0_in__0[1]),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[4]),
        .Q(p_0_in__0[2]),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[5]),
        .Q(p_0_in__0[3]),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[6]),
        .Q(p_0_in__0[4]),
        .R(1'b0));
  FDRE \waddr_reg[7] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[7]),
        .Q(p_0_in__0[5]),
        .R(1'b0));
  FDRE \waddr_reg[8] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[8]),
        .Q(p_0_in__0[6]),
        .R(1'b0));
  FDRE \waddr_reg[9] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[9]),
        .Q(p_0_in__0[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "matrixmul_AXILiteS_s_axi_ram" *) 
module design_1_matrixmul_0_0_matrixmul_AXILiteS_s_axi_ram
   (DOADO,
    DOBDO,
    \gen_write[1].mem_reg_0 ,
    A_q0,
    B,
    \gen_write[1].mem_reg_1 ,
    \gen_write[1].mem_reg_2 ,
    \gen_write[1].mem_reg_3 ,
    \gen_write[1].mem_reg_4 ,
    \ap_CS_fsm_reg[23] ,
    \ap_CS_fsm_reg[24] ,
    \ap_CS_fsm_reg[10] ,
    D,
    ap_clk,
    ADDRARDADDR,
    s_axi_AXILiteS_WDATA,
    \rdata_reg[31] ,
    \rdata_reg[0] ,
    \rdata_reg[1] ,
    \rdata_reg[2] ,
    \rdata_reg[3] ,
    \rdata_reg[4] ,
    \rdata_reg[5] ,
    \rdata_reg[6] ,
    \rdata_reg[7] ,
    \rdata_reg[8] ,
    \rdata_reg[9] ,
    \rdata_reg[10] ,
    \rdata_reg[11] ,
    \rdata_reg[12] ,
    \rdata_reg[13] ,
    \rdata_reg[14] ,
    \rdata_reg[15] ,
    \rdata_reg[16] ,
    \rdata_reg[17] ,
    \rdata_reg[18] ,
    \rdata_reg[19] ,
    \rdata_reg[20] ,
    \rdata_reg[21] ,
    \rdata_reg[22] ,
    \rdata_reg[23] ,
    \rdata_reg[24] ,
    \rdata_reg[25] ,
    \rdata_reg[26] ,
    \rdata_reg[27] ,
    \rdata_reg[28] ,
    \rdata_reg[29] ,
    \rdata_reg[30] ,
    \rdata_reg[31]_0 ,
    buff1_reg,
    buff0_reg,
    buff0_reg_0,
    buff0_reg_1,
    buff0_reg_2,
    buff0_reg_3,
    buff0_reg_4,
    buff0_reg_5,
    buff0_reg_6,
    buff0_reg_7,
    buff0_reg_8,
    buff0_reg_9,
    buff0_reg_10,
    buff0_reg_11,
    buff0_reg_12,
    buff0_reg_13,
    buff0_reg_14,
    buff0_reg_15,
    buff1_reg_0,
    buff1_reg_1,
    buff1_reg_2,
    buff1_reg_3,
    buff1_reg_4,
    buff1_reg_5,
    buff1_reg_6,
    buff1_reg_7,
    buff1_reg_8,
    buff1_reg_9,
    buff1_reg_10,
    buff1_reg_11,
    buff1_reg_12,
    buff1_reg_13,
    buff1_reg_14,
    \gen_write[1].mem_reg_5 ,
    \gen_write[1].mem_reg_6 ,
    \gen_write[1].mem_reg_7 ,
    ap_enable_reg_pp0_iter0,
    \gen_write[1].mem_reg_8 ,
    \gen_write[1].mem_reg_9 ,
    \gen_write[1].mem_reg_10 ,
    \gen_write[1].mem_reg_11 ,
    \gen_write[1].mem_reg_12 ,
    \gen_write[1].mem_reg_13 ,
    \gen_write[1].mem_reg_14 ,
    \gen_write[1].mem_reg_15 ,
    \gen_write[1].mem_reg_16 ,
    \gen_write[1].mem_reg_17 ,
    \gen_write[1].mem_reg_18 ,
    \gen_write[1].mem_reg_19 ,
    \gen_write[1].mem_reg_20 ,
    \gen_write[1].mem_reg_21 ,
    \gen_write[1].mem_reg_22 ,
    \gen_write[1].mem_reg_23 ,
    \gen_write[1].mem_reg_24 ,
    \rdata_reg[0]_0 ,
    \rdata_reg[7]_0 ,
    s_axi_AXILiteS_ARVALID,
    int_A_read,
    \rdata_reg[0]_1 ,
    \rdata_reg[1]_0 ,
    \rdata_reg[1]_1 ,
    ar_hs,
    \rdata_reg[1]_2 ,
    \rdata_reg[2]_0 ,
    \rdata_reg[2]_1 ,
    \rdata_reg[3]_0 ,
    \rdata_reg[3]_1 ,
    \rdata_reg[7]_1 ,
    \rdata_reg[7]_2 ,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_WVALID,
    \gen_write[1].mem_reg_25 );
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output [26:0]\gen_write[1].mem_reg_0 ;
  output [30:0]A_q0;
  output [0:0]B;
  output [1:0]\gen_write[1].mem_reg_1 ;
  output [1:0]\gen_write[1].mem_reg_2 ;
  output [1:0]\gen_write[1].mem_reg_3 ;
  output [1:0]\gen_write[1].mem_reg_4 ;
  output \ap_CS_fsm_reg[23] ;
  output \ap_CS_fsm_reg[24] ;
  output \ap_CS_fsm_reg[10] ;
  output [4:0]D;
  input ap_clk;
  input [9:0]ADDRARDADDR;
  input [31:0]s_axi_AXILiteS_WDATA;
  input \rdata_reg[31] ;
  input \rdata_reg[0] ;
  input \rdata_reg[1] ;
  input \rdata_reg[2] ;
  input \rdata_reg[3] ;
  input \rdata_reg[4] ;
  input \rdata_reg[5] ;
  input \rdata_reg[6] ;
  input \rdata_reg[7] ;
  input \rdata_reg[8] ;
  input \rdata_reg[9] ;
  input \rdata_reg[10] ;
  input \rdata_reg[11] ;
  input \rdata_reg[12] ;
  input \rdata_reg[13] ;
  input \rdata_reg[14] ;
  input \rdata_reg[15] ;
  input \rdata_reg[16] ;
  input \rdata_reg[17] ;
  input \rdata_reg[18] ;
  input \rdata_reg[19] ;
  input \rdata_reg[20] ;
  input \rdata_reg[21] ;
  input \rdata_reg[22] ;
  input \rdata_reg[23] ;
  input \rdata_reg[24] ;
  input \rdata_reg[25] ;
  input \rdata_reg[26] ;
  input \rdata_reg[27] ;
  input \rdata_reg[28] ;
  input \rdata_reg[29] ;
  input \rdata_reg[30] ;
  input \rdata_reg[31]_0 ;
  input buff1_reg;
  input buff0_reg;
  input buff0_reg_0;
  input buff0_reg_1;
  input buff0_reg_2;
  input buff0_reg_3;
  input buff0_reg_4;
  input buff0_reg_5;
  input buff0_reg_6;
  input buff0_reg_7;
  input buff0_reg_8;
  input buff0_reg_9;
  input buff0_reg_10;
  input buff0_reg_11;
  input buff0_reg_12;
  input buff0_reg_13;
  input buff0_reg_14;
  input buff0_reg_15;
  input buff1_reg_0;
  input buff1_reg_1;
  input buff1_reg_2;
  input buff1_reg_3;
  input buff1_reg_4;
  input buff1_reg_5;
  input buff1_reg_6;
  input buff1_reg_7;
  input buff1_reg_8;
  input buff1_reg_9;
  input buff1_reg_10;
  input buff1_reg_11;
  input buff1_reg_12;
  input buff1_reg_13;
  input buff1_reg_14;
  input \gen_write[1].mem_reg_5 ;
  input \gen_write[1].mem_reg_6 ;
  input [30:0]\gen_write[1].mem_reg_7 ;
  input ap_enable_reg_pp0_iter0;
  input \gen_write[1].mem_reg_8 ;
  input \gen_write[1].mem_reg_9 ;
  input \gen_write[1].mem_reg_10 ;
  input [4:0]\gen_write[1].mem_reg_11 ;
  input [4:0]\gen_write[1].mem_reg_12 ;
  input \gen_write[1].mem_reg_13 ;
  input \gen_write[1].mem_reg_14 ;
  input \gen_write[1].mem_reg_15 ;
  input \gen_write[1].mem_reg_16 ;
  input \gen_write[1].mem_reg_17 ;
  input \gen_write[1].mem_reg_18 ;
  input \gen_write[1].mem_reg_19 ;
  input \gen_write[1].mem_reg_20 ;
  input \gen_write[1].mem_reg_21 ;
  input \gen_write[1].mem_reg_22 ;
  input \gen_write[1].mem_reg_23 ;
  input \gen_write[1].mem_reg_24 ;
  input \rdata_reg[0]_0 ;
  input \rdata_reg[7]_0 ;
  input s_axi_AXILiteS_ARVALID;
  input int_A_read;
  input \rdata_reg[0]_1 ;
  input \rdata_reg[1]_0 ;
  input \rdata_reg[1]_1 ;
  input ar_hs;
  input \rdata_reg[1]_2 ;
  input \rdata_reg[2]_0 ;
  input \rdata_reg[2]_1 ;
  input \rdata_reg[3]_0 ;
  input \rdata_reg[3]_1 ;
  input \rdata_reg[7]_1 ;
  input \rdata_reg[7]_2 ;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_WVALID;
  input \gen_write[1].mem_reg_25 ;

  wire [9:0]ADDRARDADDR;
  wire [30:0]A_q0;
  wire [0:0]B;
  wire [4:0]D;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire \ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[23] ;
  wire \ap_CS_fsm_reg[24] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ar_hs;
  wire buff0_reg;
  wire buff0_reg_0;
  wire buff0_reg_1;
  wire buff0_reg_10;
  wire buff0_reg_11;
  wire buff0_reg_12;
  wire buff0_reg_13;
  wire buff0_reg_14;
  wire buff0_reg_15;
  wire buff0_reg_2;
  wire buff0_reg_3;
  wire buff0_reg_4;
  wire buff0_reg_5;
  wire buff0_reg_6;
  wire buff0_reg_7;
  wire buff0_reg_8;
  wire buff0_reg_9;
  wire buff1_reg;
  wire buff1_reg_0;
  wire buff1_reg_1;
  wire buff1_reg_10;
  wire buff1_reg_11;
  wire buff1_reg_12;
  wire buff1_reg_13;
  wire buff1_reg_14;
  wire buff1_reg_2;
  wire buff1_reg_3;
  wire buff1_reg_4;
  wire buff1_reg_5;
  wire buff1_reg_6;
  wire buff1_reg_7;
  wire buff1_reg_8;
  wire buff1_reg_9;
  wire [26:0]\gen_write[1].mem_reg_0 ;
  wire [1:0]\gen_write[1].mem_reg_1 ;
  wire \gen_write[1].mem_reg_10 ;
  wire [4:0]\gen_write[1].mem_reg_11 ;
  wire [4:0]\gen_write[1].mem_reg_12 ;
  wire \gen_write[1].mem_reg_13 ;
  wire \gen_write[1].mem_reg_14 ;
  wire \gen_write[1].mem_reg_15 ;
  wire \gen_write[1].mem_reg_16 ;
  wire \gen_write[1].mem_reg_17 ;
  wire \gen_write[1].mem_reg_18 ;
  wire \gen_write[1].mem_reg_19 ;
  wire [1:0]\gen_write[1].mem_reg_2 ;
  wire \gen_write[1].mem_reg_20 ;
  wire \gen_write[1].mem_reg_21 ;
  wire \gen_write[1].mem_reg_22 ;
  wire \gen_write[1].mem_reg_23 ;
  wire \gen_write[1].mem_reg_24 ;
  wire \gen_write[1].mem_reg_25 ;
  wire [1:0]\gen_write[1].mem_reg_3 ;
  wire [1:0]\gen_write[1].mem_reg_4 ;
  wire \gen_write[1].mem_reg_5 ;
  wire \gen_write[1].mem_reg_6 ;
  wire [30:0]\gen_write[1].mem_reg_7 ;
  wire \gen_write[1].mem_reg_8 ;
  wire \gen_write[1].mem_reg_9 ;
  wire \gen_write[1].mem_reg_i_11__0_n_1 ;
  wire \gen_write[1].mem_reg_i_12__0_n_1 ;
  wire \gen_write[1].mem_reg_i_13__0_n_1 ;
  wire \gen_write[1].mem_reg_i_14__0_n_1 ;
  wire \gen_write[1].mem_reg_i_15_n_1 ;
  wire \gen_write[1].mem_reg_i_16__0_n_1 ;
  wire \gen_write[1].mem_reg_i_17_n_1 ;
  wire \gen_write[1].mem_reg_i_18__0_n_1 ;
  wire \gen_write[1].mem_reg_i_19_n_1 ;
  wire \gen_write[1].mem_reg_i_20_n_1 ;
  wire \gen_write[1].mem_reg_i_21_n_1 ;
  wire \gen_write[1].mem_reg_i_22_n_1 ;
  wire \gen_write[1].mem_reg_i_23_n_1 ;
  wire \gen_write[1].mem_reg_i_24_n_1 ;
  wire \gen_write[1].mem_reg_i_25__0_n_1 ;
  wire \gen_write[1].mem_reg_i_27__0_n_1 ;
  wire \gen_write[1].mem_reg_i_29_n_1 ;
  wire \gen_write[1].mem_reg_i_32__0_n_1 ;
  wire \gen_write[1].mem_reg_i_33_n_1 ;
  wire \gen_write[1].mem_reg_i_34_n_1 ;
  wire \gen_write[1].mem_reg_i_36__0_n_1 ;
  wire \gen_write[1].mem_reg_i_37__0_n_1 ;
  wire \gen_write[1].mem_reg_i_38__0_n_1 ;
  wire \gen_write[1].mem_reg_i_40_n_1 ;
  wire \gen_write[1].mem_reg_i_41__0_n_1 ;
  wire \gen_write[1].mem_reg_i_42_n_1 ;
  wire \gen_write[1].mem_reg_i_44__0_n_1 ;
  wire \gen_write[1].mem_reg_i_45__0_n_1 ;
  wire \gen_write[1].mem_reg_i_46_n_1 ;
  wire \gen_write[1].mem_reg_i_53__0_n_1 ;
  wire \gen_write[1].mem_reg_i_54__0_n_1 ;
  wire \gen_write[1].mem_reg_i_55_n_1 ;
  wire \gen_write[1].mem_reg_i_57__0_n_1 ;
  wire \gen_write[1].mem_reg_i_58_n_1 ;
  wire \gen_write[1].mem_reg_i_64_n_1 ;
  wire \gen_write[1].mem_reg_i_67__0_n_1 ;
  wire \gen_write[1].mem_reg_i_70_n_1 ;
  wire \gen_write[1].mem_reg_i_71_n_1 ;
  wire [7:0]int_A_q1;
  wire int_A_read;
  wire \rdata_reg[0] ;
  wire \rdata_reg[0]_0 ;
  wire \rdata_reg[0]_1 ;
  wire \rdata_reg[10] ;
  wire \rdata_reg[11] ;
  wire \rdata_reg[12] ;
  wire \rdata_reg[13] ;
  wire \rdata_reg[14] ;
  wire \rdata_reg[15] ;
  wire \rdata_reg[16] ;
  wire \rdata_reg[17] ;
  wire \rdata_reg[18] ;
  wire \rdata_reg[19] ;
  wire \rdata_reg[1] ;
  wire \rdata_reg[1]_0 ;
  wire \rdata_reg[1]_1 ;
  wire \rdata_reg[1]_2 ;
  wire \rdata_reg[20] ;
  wire \rdata_reg[21] ;
  wire \rdata_reg[22] ;
  wire \rdata_reg[23] ;
  wire \rdata_reg[24] ;
  wire \rdata_reg[25] ;
  wire \rdata_reg[26] ;
  wire \rdata_reg[27] ;
  wire \rdata_reg[28] ;
  wire \rdata_reg[29] ;
  wire \rdata_reg[2] ;
  wire \rdata_reg[2]_0 ;
  wire \rdata_reg[2]_1 ;
  wire \rdata_reg[30] ;
  wire \rdata_reg[31] ;
  wire \rdata_reg[31]_0 ;
  wire \rdata_reg[3] ;
  wire \rdata_reg[3]_0 ;
  wire \rdata_reg[3]_1 ;
  wire \rdata_reg[4] ;
  wire \rdata_reg[5] ;
  wire \rdata_reg[6] ;
  wire \rdata_reg[7] ;
  wire \rdata_reg[7]_0 ;
  wire \rdata_reg[7]_1 ;
  wire \rdata_reg[7]_2 ;
  wire \rdata_reg[8] ;
  wire \rdata_reg[9] ;
  wire s_axi_AXILiteS_ARVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_1
       (.I0(DOBDO[16]),
        .I1(buff1_reg),
        .I2(buff0_reg_15),
        .O(A_q0[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_10
       (.I0(DOBDO[7]),
        .I1(buff1_reg),
        .I2(buff0_reg_6),
        .O(A_q0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_11
       (.I0(DOBDO[6]),
        .I1(buff1_reg),
        .I2(buff0_reg_5),
        .O(A_q0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_12
       (.I0(DOBDO[5]),
        .I1(buff1_reg),
        .I2(buff0_reg_4),
        .O(A_q0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_13
       (.I0(DOBDO[4]),
        .I1(buff1_reg),
        .I2(buff0_reg_3),
        .O(A_q0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_14
       (.I0(DOBDO[3]),
        .I1(buff1_reg),
        .I2(buff0_reg_2),
        .O(A_q0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_15
       (.I0(DOBDO[2]),
        .I1(buff1_reg),
        .I2(buff0_reg_1),
        .O(A_q0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_16
       (.I0(DOBDO[1]),
        .I1(buff1_reg),
        .I2(buff0_reg_0),
        .O(A_q0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_17
       (.I0(DOBDO[0]),
        .I1(buff1_reg),
        .I2(buff0_reg),
        .O(A_q0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_2
       (.I0(DOBDO[15]),
        .I1(buff1_reg),
        .I2(buff0_reg_14),
        .O(A_q0[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_3
       (.I0(DOBDO[14]),
        .I1(buff1_reg),
        .I2(buff0_reg_13),
        .O(A_q0[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_4
       (.I0(DOBDO[13]),
        .I1(buff1_reg),
        .I2(buff0_reg_12),
        .O(A_q0[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_5
       (.I0(DOBDO[12]),
        .I1(buff1_reg),
        .I2(buff0_reg_11),
        .O(A_q0[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_6
       (.I0(DOBDO[11]),
        .I1(buff1_reg),
        .I2(buff0_reg_10),
        .O(A_q0[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_7
       (.I0(DOBDO[10]),
        .I1(buff1_reg),
        .I2(buff0_reg_9),
        .O(A_q0[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_8
       (.I0(DOBDO[9]),
        .I1(buff1_reg),
        .I2(buff0_reg_8),
        .O(A_q0[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_9
       (.I0(DOBDO[8]),
        .I1(buff1_reg),
        .I2(buff0_reg_7),
        .O(A_q0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff1_reg_i_1
       (.I0(DOBDO[31]),
        .I1(buff1_reg),
        .I2(buff1_reg_14),
        .O(B));
  LUT3 #(
    .INIT(8'hB8)) 
    buff1_reg_i_10
       (.I0(DOBDO[22]),
        .I1(buff1_reg),
        .I2(buff1_reg_5),
        .O(A_q0[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff1_reg_i_11
       (.I0(DOBDO[21]),
        .I1(buff1_reg),
        .I2(buff1_reg_4),
        .O(A_q0[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff1_reg_i_12
       (.I0(DOBDO[20]),
        .I1(buff1_reg),
        .I2(buff1_reg_3),
        .O(A_q0[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff1_reg_i_13
       (.I0(DOBDO[19]),
        .I1(buff1_reg),
        .I2(buff1_reg_2),
        .O(A_q0[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff1_reg_i_14
       (.I0(DOBDO[18]),
        .I1(buff1_reg),
        .I2(buff1_reg_1),
        .O(A_q0[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff1_reg_i_15
       (.I0(DOBDO[17]),
        .I1(buff1_reg),
        .I2(buff1_reg_0),
        .O(A_q0[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff1_reg_i_1__0
       (.I0(DOBDO[31]),
        .I1(buff1_reg),
        .I2(buff1_reg_14),
        .O(\gen_write[1].mem_reg_1 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff1_reg_i_1__1
       (.I0(DOBDO[31]),
        .I1(buff1_reg),
        .I2(buff1_reg_14),
        .O(\gen_write[1].mem_reg_1 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff1_reg_i_1__2
       (.I0(DOBDO[31]),
        .I1(buff1_reg),
        .I2(buff1_reg_14),
        .O(\gen_write[1].mem_reg_2 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff1_reg_i_1__3
       (.I0(DOBDO[31]),
        .I1(buff1_reg),
        .I2(buff1_reg_14),
        .O(\gen_write[1].mem_reg_2 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff1_reg_i_1__4
       (.I0(DOBDO[31]),
        .I1(buff1_reg),
        .I2(buff1_reg_14),
        .O(\gen_write[1].mem_reg_3 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff1_reg_i_1__5
       (.I0(DOBDO[31]),
        .I1(buff1_reg),
        .I2(buff1_reg_14),
        .O(\gen_write[1].mem_reg_3 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff1_reg_i_1__6
       (.I0(DOBDO[31]),
        .I1(buff1_reg),
        .I2(buff1_reg_14),
        .O(\gen_write[1].mem_reg_4 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff1_reg_i_1__7
       (.I0(DOBDO[31]),
        .I1(buff1_reg),
        .I2(buff1_reg_14),
        .O(\gen_write[1].mem_reg_4 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff1_reg_i_2
       (.I0(DOBDO[30]),
        .I1(buff1_reg),
        .I2(buff1_reg_13),
        .O(A_q0[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff1_reg_i_3
       (.I0(DOBDO[29]),
        .I1(buff1_reg),
        .I2(buff1_reg_12),
        .O(A_q0[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff1_reg_i_4
       (.I0(DOBDO[28]),
        .I1(buff1_reg),
        .I2(buff1_reg_11),
        .O(A_q0[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff1_reg_i_5
       (.I0(DOBDO[27]),
        .I1(buff1_reg),
        .I2(buff1_reg_10),
        .O(A_q0[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff1_reg_i_6
       (.I0(DOBDO[26]),
        .I1(buff1_reg),
        .I2(buff1_reg_9),
        .O(A_q0[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff1_reg_i_7
       (.I0(DOBDO[25]),
        .I1(buff1_reg),
        .I2(buff1_reg_8),
        .O(A_q0[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff1_reg_i_8
       (.I0(DOBDO[24]),
        .I1(buff1_reg),
        .I2(buff1_reg_7),
        .O(A_q0[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff1_reg_i_9
       (.I0(DOBDO[23]),
        .I1(buff1_reg),
        .I2(buff1_reg_6),
        .O(A_q0[23]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "int_A/gen_write[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_write[1].mem_reg 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gen_write[1].mem_reg_i_11__0_n_1 ,\gen_write[1].mem_reg_i_12__0_n_1 ,\gen_write[1].mem_reg_i_13__0_n_1 ,\gen_write[1].mem_reg_i_14__0_n_1 ,\gen_write[1].mem_reg_i_15_n_1 ,\gen_write[1].mem_reg_i_16__0_n_1 ,\gen_write[1].mem_reg_i_17_n_1 ,\gen_write[1].mem_reg_i_18__0_n_1 ,\gen_write[1].mem_reg_i_19_n_1 ,\gen_write[1].mem_reg_i_20_n_1 ,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ),
        .DIADI(s_axi_AXILiteS_WDATA),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .DOPADOP(\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ),
        .WEA({\gen_write[1].mem_reg_i_21_n_1 ,\gen_write[1].mem_reg_i_22_n_1 ,\gen_write[1].mem_reg_i_23_n_1 ,\gen_write[1].mem_reg_i_24_n_1 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_write[1].mem_reg_i_11__0 
       (.I0(\gen_write[1].mem_reg_11 [4]),
        .I1(\gen_write[1].mem_reg_i_25__0_n_1 ),
        .I2(\gen_write[1].mem_reg_12 [4]),
        .O(\gen_write[1].mem_reg_i_11__0_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_write[1].mem_reg_i_12__0 
       (.I0(\gen_write[1].mem_reg_11 [3]),
        .I1(\gen_write[1].mem_reg_i_25__0_n_1 ),
        .I2(\gen_write[1].mem_reg_12 [3]),
        .O(\gen_write[1].mem_reg_i_12__0_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_write[1].mem_reg_i_13__0 
       (.I0(\gen_write[1].mem_reg_11 [2]),
        .I1(\gen_write[1].mem_reg_i_25__0_n_1 ),
        .I2(\gen_write[1].mem_reg_12 [2]),
        .O(\gen_write[1].mem_reg_i_13__0_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_write[1].mem_reg_i_14__0 
       (.I0(\gen_write[1].mem_reg_11 [1]),
        .I1(\gen_write[1].mem_reg_i_25__0_n_1 ),
        .I2(\gen_write[1].mem_reg_12 [1]),
        .O(\gen_write[1].mem_reg_i_14__0_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_write[1].mem_reg_i_15 
       (.I0(\gen_write[1].mem_reg_11 [0]),
        .I1(\gen_write[1].mem_reg_i_25__0_n_1 ),
        .I2(\gen_write[1].mem_reg_12 [0]),
        .O(\gen_write[1].mem_reg_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFF2AFFFFFFFF)) 
    \gen_write[1].mem_reg_i_16__0 
       (.I0(\gen_write[1].mem_reg_5 ),
        .I1(\gen_write[1].mem_reg_i_27__0_n_1 ),
        .I2(\gen_write[1].mem_reg_22 ),
        .I3(\gen_write[1].mem_reg_i_29_n_1 ),
        .I4(\ap_CS_fsm_reg[23] ),
        .I5(\gen_write[1].mem_reg_10 ),
        .O(\gen_write[1].mem_reg_i_16__0_n_1 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \gen_write[1].mem_reg_i_17 
       (.I0(\gen_write[1].mem_reg_i_32__0_n_1 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\gen_write[1].mem_reg_7 [26]),
        .I3(\gen_write[1].mem_reg_i_33_n_1 ),
        .O(\gen_write[1].mem_reg_i_17_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF7FF77777777)) 
    \gen_write[1].mem_reg_i_18__0 
       (.I0(\gen_write[1].mem_reg_i_34_n_1 ),
        .I1(\gen_write[1].mem_reg_15 ),
        .I2(\gen_write[1].mem_reg_i_32__0_n_1 ),
        .I3(\gen_write[1].mem_reg_i_36__0_n_1 ),
        .I4(\gen_write[1].mem_reg_i_37__0_n_1 ),
        .I5(\gen_write[1].mem_reg_10 ),
        .O(\gen_write[1].mem_reg_i_18__0_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF800FFFF)) 
    \gen_write[1].mem_reg_i_19 
       (.I0(\gen_write[1].mem_reg_i_38__0_n_1 ),
        .I1(\gen_write[1].mem_reg_9 ),
        .I2(\gen_write[1].mem_reg_i_40_n_1 ),
        .I3(\gen_write[1].mem_reg_10 ),
        .I4(\gen_write[1].mem_reg_i_34_n_1 ),
        .I5(\gen_write[1].mem_reg_i_41__0_n_1 ),
        .O(\gen_write[1].mem_reg_i_19_n_1 ));
  LUT6 #(
    .INIT(64'h00000000FF04FFC4)) 
    \gen_write[1].mem_reg_i_20 
       (.I0(\gen_write[1].mem_reg_i_42_n_1 ),
        .I1(\gen_write[1].mem_reg_5 ),
        .I2(\gen_write[1].mem_reg_6 ),
        .I3(\gen_write[1].mem_reg_i_44__0_n_1 ),
        .I4(\gen_write[1].mem_reg_i_45__0_n_1 ),
        .I5(\gen_write[1].mem_reg_i_46_n_1 ),
        .O(\gen_write[1].mem_reg_i_20_n_1 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_21 
       (.I0(s_axi_AXILiteS_WSTRB[3]),
        .I1(s_axi_AXILiteS_WVALID),
        .I2(\gen_write[1].mem_reg_25 ),
        .O(\gen_write[1].mem_reg_i_21_n_1 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_22 
       (.I0(s_axi_AXILiteS_WSTRB[2]),
        .I1(s_axi_AXILiteS_WVALID),
        .I2(\gen_write[1].mem_reg_25 ),
        .O(\gen_write[1].mem_reg_i_22_n_1 ));
  LUT6 #(
    .INIT(64'h00000000000E0000)) 
    \gen_write[1].mem_reg_i_22__0 
       (.I0(\gen_write[1].mem_reg_7 [22]),
        .I1(\gen_write[1].mem_reg_7 [23]),
        .I2(\gen_write[1].mem_reg_7 [24]),
        .I3(\gen_write[1].mem_reg_7 [25]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\gen_write[1].mem_reg_7 [26]),
        .O(\ap_CS_fsm_reg[24] ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_23 
       (.I0(s_axi_AXILiteS_WSTRB[1]),
        .I1(s_axi_AXILiteS_WVALID),
        .I2(\gen_write[1].mem_reg_25 ),
        .O(\gen_write[1].mem_reg_i_23_n_1 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_24 
       (.I0(s_axi_AXILiteS_WSTRB[0]),
        .I1(s_axi_AXILiteS_WVALID),
        .I2(\gen_write[1].mem_reg_25 ),
        .O(\gen_write[1].mem_reg_i_24_n_1 ));
  LUT6 #(
    .INIT(64'h0808088800000000)) 
    \gen_write[1].mem_reg_i_25__0 
       (.I0(\gen_write[1].mem_reg_9 ),
        .I1(\gen_write[1].mem_reg_10 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\gen_write[1].mem_reg_7 [2]),
        .I4(\gen_write[1].mem_reg_7 [1]),
        .I5(\gen_write[1].mem_reg_13 ),
        .O(\gen_write[1].mem_reg_i_25__0_n_1 ));
  LUT5 #(
    .INIT(32'h55FF57FF)) 
    \gen_write[1].mem_reg_i_27__0 
       (.I0(\gen_write[1].mem_reg_18 ),
        .I1(\gen_write[1].mem_reg_7 [12]),
        .I2(\gen_write[1].mem_reg_7 [13]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\gen_write[1].mem_reg_7 [14]),
        .O(\gen_write[1].mem_reg_i_27__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_write[1].mem_reg_i_29 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\gen_write[1].mem_reg_7 [20]),
        .O(\gen_write[1].mem_reg_i_29_n_1 ));
  LUT5 #(
    .INIT(32'hFAFAFAEA)) 
    \gen_write[1].mem_reg_i_30__0 
       (.I0(\gen_write[1].mem_reg_17 ),
        .I1(\gen_write[1].mem_reg_7 [21]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\gen_write[1].mem_reg_7 [23]),
        .I4(\gen_write[1].mem_reg_7 [22]),
        .O(\ap_CS_fsm_reg[23] ));
  LUT5 #(
    .INIT(32'h00500040)) 
    \gen_write[1].mem_reg_i_32__0 
       (.I0(\ap_CS_fsm_reg[23] ),
        .I1(\gen_write[1].mem_reg_7 [18]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\gen_write[1].mem_reg_7 [20]),
        .I4(\gen_write[1].mem_reg_7 [19]),
        .O(\gen_write[1].mem_reg_i_32__0_n_1 ));
  LUT6 #(
    .INIT(64'hEFFF0F0FEF0F0F0F)) 
    \gen_write[1].mem_reg_i_33 
       (.I0(\gen_write[1].mem_reg_14 ),
        .I1(\gen_write[1].mem_reg_i_27__0_n_1 ),
        .I2(\gen_write[1].mem_reg_10 ),
        .I3(\gen_write[1].mem_reg_6 ),
        .I4(\gen_write[1].mem_reg_5 ),
        .I5(\gen_write[1].mem_reg_i_53__0_n_1 ),
        .O(\gen_write[1].mem_reg_i_33_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0777)) 
    \gen_write[1].mem_reg_i_34 
       (.I0(\gen_write[1].mem_reg_7 [0]),
        .I1(\gen_write[1].mem_reg_8 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\gen_write[1].mem_reg_7 [30]),
        .O(\gen_write[1].mem_reg_i_34_n_1 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBBF)) 
    \gen_write[1].mem_reg_i_36__0 
       (.I0(\gen_write[1].mem_reg_7 [26]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\gen_write[1].mem_reg_7 [25]),
        .I3(\gen_write[1].mem_reg_7 [24]),
        .I4(\gen_write[1].mem_reg_7 [23]),
        .I5(\gen_write[1].mem_reg_7 [22]),
        .O(\gen_write[1].mem_reg_i_36__0_n_1 ));
  LUT6 #(
    .INIT(64'hFF15000000000000)) 
    \gen_write[1].mem_reg_i_37__0 
       (.I0(\gen_write[1].mem_reg_i_54__0_n_1 ),
        .I1(\gen_write[1].mem_reg_7 [9]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\gen_write[1].mem_reg_i_55_n_1 ),
        .I4(\gen_write[1].mem_reg_16 ),
        .I5(\gen_write[1].mem_reg_5 ),
        .O(\gen_write[1].mem_reg_i_37__0_n_1 ));
  LUT6 #(
    .INIT(64'h1511151115111111)) 
    \gen_write[1].mem_reg_i_38__0 
       (.I0(\gen_write[1].mem_reg_7 [8]),
        .I1(\gen_write[1].mem_reg_i_57__0_n_1 ),
        .I2(\gen_write[1].mem_reg_i_58_n_1 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\gen_write[1].mem_reg_7 [3]),
        .I5(\gen_write[1].mem_reg_7 [2]),
        .O(\gen_write[1].mem_reg_i_38__0_n_1 ));
  LUT5 #(
    .INIT(32'hE000E0FF)) 
    \gen_write[1].mem_reg_i_40 
       (.I0(\gen_write[1].mem_reg_7 [17]),
        .I1(\gen_write[1].mem_reg_7 [16]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\gen_write[1].mem_reg_5 ),
        .I4(\ap_CS_fsm_reg[24] ),
        .O(\gen_write[1].mem_reg_i_40_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \gen_write[1].mem_reg_i_41__0 
       (.I0(\gen_write[1].mem_reg_7 [28]),
        .I1(\gen_write[1].mem_reg_7 [29]),
        .I2(\gen_write[1].mem_reg_7 [27]),
        .I3(ap_enable_reg_pp0_iter0),
        .O(\gen_write[1].mem_reg_i_41__0_n_1 ));
  LUT6 #(
    .INIT(64'h5700575700000000)) 
    \gen_write[1].mem_reg_i_42 
       (.I0(\gen_write[1].mem_reg_19 ),
        .I1(\gen_write[1].mem_reg_20 ),
        .I2(\gen_write[1].mem_reg_i_64_n_1 ),
        .I3(\gen_write[1].mem_reg_21 ),
        .I4(\gen_write[1].mem_reg_13 ),
        .I5(\ap_CS_fsm_reg[10] ),
        .O(\gen_write[1].mem_reg_i_42_n_1 ));
  LUT6 #(
    .INIT(64'hBABABAFFFFFFFFFF)) 
    \gen_write[1].mem_reg_i_44__0 
       (.I0(\gen_write[1].mem_reg_i_67__0_n_1 ),
        .I1(\gen_write[1].mem_reg_17 ),
        .I2(\gen_write[1].mem_reg_23 ),
        .I3(\gen_write[1].mem_reg_24 ),
        .I4(\ap_CS_fsm_reg[23] ),
        .I5(\gen_write[1].mem_reg_10 ),
        .O(\gen_write[1].mem_reg_i_44__0_n_1 ));
  LUT5 #(
    .INIT(32'h0A0AFA2A)) 
    \gen_write[1].mem_reg_i_45__0 
       (.I0(\gen_write[1].mem_reg_i_70_n_1 ),
        .I1(\gen_write[1].mem_reg_7 [15]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\gen_write[1].mem_reg_7 [16]),
        .I4(\gen_write[1].mem_reg_7 [17]),
        .O(\gen_write[1].mem_reg_i_45__0_n_1 ));
  LUT6 #(
    .INIT(64'h00B0B0B000A0A0A0)) 
    \gen_write[1].mem_reg_i_46 
       (.I0(\gen_write[1].mem_reg_7 [30]),
        .I1(\gen_write[1].mem_reg_7 [29]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\gen_write[1].mem_reg_7 [0]),
        .I4(\gen_write[1].mem_reg_8 ),
        .I5(\gen_write[1].mem_reg_7 [28]),
        .O(\gen_write[1].mem_reg_i_46_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_write[1].mem_reg_i_53__0 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\gen_write[1].mem_reg_7 [8]),
        .O(\gen_write[1].mem_reg_i_53__0_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0001FFFF)) 
    \gen_write[1].mem_reg_i_54__0 
       (.I0(\gen_write[1].mem_reg_7 [5]),
        .I1(\gen_write[1].mem_reg_7 [4]),
        .I2(\gen_write[1].mem_reg_7 [6]),
        .I3(\gen_write[1].mem_reg_7 [7]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\gen_write[1].mem_reg_7 [8]),
        .O(\gen_write[1].mem_reg_i_54__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \gen_write[1].mem_reg_i_55 
       (.I0(\gen_write[1].mem_reg_7 [11]),
        .I1(\gen_write[1].mem_reg_7 [10]),
        .I2(ap_enable_reg_pp0_iter0),
        .O(\gen_write[1].mem_reg_i_55_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \gen_write[1].mem_reg_i_57__0 
       (.I0(\gen_write[1].mem_reg_7 [6]),
        .I1(\gen_write[1].mem_reg_7 [7]),
        .I2(ap_enable_reg_pp0_iter0),
        .O(\gen_write[1].mem_reg_i_57__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \gen_write[1].mem_reg_i_58 
       (.I0(\gen_write[1].mem_reg_7 [5]),
        .I1(\gen_write[1].mem_reg_7 [4]),
        .I2(ap_enable_reg_pp0_iter0),
        .O(\gen_write[1].mem_reg_i_58_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_write[1].mem_reg_i_64 
       (.I0(\gen_write[1].mem_reg_7 [3]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\gen_write[1].mem_reg_7 [4]),
        .I3(\gen_write[1].mem_reg_7 [5]),
        .O(\gen_write[1].mem_reg_i_64_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \gen_write[1].mem_reg_i_66__0 
       (.I0(\gen_write[1].mem_reg_7 [8]),
        .I1(\gen_write[1].mem_reg_7 [7]),
        .I2(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm_reg[10] ));
  LUT3 #(
    .INIT(8'h20)) 
    \gen_write[1].mem_reg_i_67__0 
       (.I0(\gen_write[1].mem_reg_7 [25]),
        .I1(\gen_write[1].mem_reg_7 [26]),
        .I2(ap_enable_reg_pp0_iter0),
        .O(\gen_write[1].mem_reg_i_67__0_n_1 ));
  LUT5 #(
    .INIT(32'hCAFACAEA)) 
    \gen_write[1].mem_reg_i_70 
       (.I0(\gen_write[1].mem_reg_i_71_n_1 ),
        .I1(\gen_write[1].mem_reg_7 [14]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\gen_write[1].mem_reg_7 [13]),
        .I4(\gen_write[1].mem_reg_7 [12]),
        .O(\gen_write[1].mem_reg_i_70_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7737)) 
    \gen_write[1].mem_reg_i_71 
       (.I0(\gen_write[1].mem_reg_7 [11]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\gen_write[1].mem_reg_7 [9]),
        .I3(\gen_write[1].mem_reg_7 [10]),
        .O(\gen_write[1].mem_reg_i_71_n_1 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \rdata[0]_i_1 
       (.I0(\rdata_reg[0]_0 ),
        .I1(\rdata_reg[7]_0 ),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(int_A_q1[0]),
        .I4(int_A_read),
        .I5(\rdata_reg[0]_1 ),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[0]_i_3 
       (.I0(DOADO[0]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[0] ),
        .O(int_A_q1[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[10]_i_3 
       (.I0(DOADO[10]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[10] ),
        .O(\gen_write[1].mem_reg_0 [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[11]_i_3 
       (.I0(DOADO[11]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[11] ),
        .O(\gen_write[1].mem_reg_0 [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[12]_i_3 
       (.I0(DOADO[12]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[12] ),
        .O(\gen_write[1].mem_reg_0 [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[13]_i_3 
       (.I0(DOADO[13]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[13] ),
        .O(\gen_write[1].mem_reg_0 [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[14]_i_3 
       (.I0(DOADO[14]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[14] ),
        .O(\gen_write[1].mem_reg_0 [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[15]_i_3 
       (.I0(DOADO[15]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[15] ),
        .O(\gen_write[1].mem_reg_0 [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[16]_i_3 
       (.I0(DOADO[16]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[16] ),
        .O(\gen_write[1].mem_reg_0 [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[17]_i_3 
       (.I0(DOADO[17]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[17] ),
        .O(\gen_write[1].mem_reg_0 [12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[18]_i_3 
       (.I0(DOADO[18]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[18] ),
        .O(\gen_write[1].mem_reg_0 [13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[19]_i_3 
       (.I0(DOADO[19]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[19] ),
        .O(\gen_write[1].mem_reg_0 [14]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[1]_i_1 
       (.I0(\rdata_reg[1]_0 ),
        .I1(\rdata_reg[1]_1 ),
        .I2(ar_hs),
        .I3(int_A_q1[1]),
        .I4(int_A_read),
        .I5(\rdata_reg[1]_2 ),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[1]_i_5 
       (.I0(DOADO[1]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[1] ),
        .O(int_A_q1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[20]_i_3 
       (.I0(DOADO[20]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[20] ),
        .O(\gen_write[1].mem_reg_0 [15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[21]_i_3 
       (.I0(DOADO[21]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[21] ),
        .O(\gen_write[1].mem_reg_0 [16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[22]_i_3 
       (.I0(DOADO[22]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[22] ),
        .O(\gen_write[1].mem_reg_0 [17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[23]_i_3 
       (.I0(DOADO[23]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[23] ),
        .O(\gen_write[1].mem_reg_0 [18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[24]_i_3 
       (.I0(DOADO[24]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[24] ),
        .O(\gen_write[1].mem_reg_0 [19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[25]_i_3 
       (.I0(DOADO[25]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[25] ),
        .O(\gen_write[1].mem_reg_0 [20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[26]_i_3 
       (.I0(DOADO[26]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[26] ),
        .O(\gen_write[1].mem_reg_0 [21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[27]_i_3 
       (.I0(DOADO[27]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[27] ),
        .O(\gen_write[1].mem_reg_0 [22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[28]_i_3 
       (.I0(DOADO[28]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[28] ),
        .O(\gen_write[1].mem_reg_0 [23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[29]_i_3 
       (.I0(DOADO[29]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[29] ),
        .O(\gen_write[1].mem_reg_0 [24]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \rdata[2]_i_1 
       (.I0(\rdata_reg[2]_0 ),
        .I1(\rdata_reg[7]_0 ),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(int_A_q1[2]),
        .I4(int_A_read),
        .I5(\rdata_reg[2]_1 ),
        .O(D[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[2]_i_3 
       (.I0(DOADO[2]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[2] ),
        .O(int_A_q1[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[30]_i_3 
       (.I0(DOADO[30]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[30] ),
        .O(\gen_write[1].mem_reg_0 [25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[31]_i_5 
       (.I0(DOADO[31]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[31]_0 ),
        .O(\gen_write[1].mem_reg_0 [26]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \rdata[3]_i_1 
       (.I0(\rdata_reg[3]_0 ),
        .I1(\rdata_reg[7]_0 ),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(int_A_q1[3]),
        .I4(int_A_read),
        .I5(\rdata_reg[3]_1 ),
        .O(D[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[3]_i_3 
       (.I0(DOADO[3]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[3] ),
        .O(int_A_q1[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[4]_i_3 
       (.I0(DOADO[4]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[4] ),
        .O(\gen_write[1].mem_reg_0 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[5]_i_3 
       (.I0(DOADO[5]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[5] ),
        .O(\gen_write[1].mem_reg_0 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[6]_i_3 
       (.I0(DOADO[6]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[6] ),
        .O(\gen_write[1].mem_reg_0 [2]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \rdata[7]_i_1 
       (.I0(\rdata_reg[7]_1 ),
        .I1(\rdata_reg[7]_0 ),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(int_A_q1[7]),
        .I4(int_A_read),
        .I5(\rdata_reg[7]_2 ),
        .O(D[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[7]_i_3 
       (.I0(DOADO[7]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[7] ),
        .O(int_A_q1[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[8]_i_3 
       (.I0(DOADO[8]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[8] ),
        .O(\gen_write[1].mem_reg_0 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[9]_i_3 
       (.I0(DOADO[9]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[9] ),
        .O(\gen_write[1].mem_reg_0 [4]));
endmodule

(* ORIG_REF_NAME = "matrixmul_AXILiteS_s_axi_ram" *) 
module design_1_matrixmul_0_0_matrixmul_AXILiteS_s_axi_ram_40
   (\gen_write[1].mem_reg_0 ,
    ADDRARDADDR,
    \gen_write[1].mem_reg_1 ,
    int_B_read_reg,
    int_B_read_reg_0,
    int_B_read_reg_1,
    int_B_read_reg_2,
    int_B_read_reg_3,
    ap_clk,
    Q,
    s_axi_AXILiteS_WDATA,
    \gen_write[1].mem_reg_2 ,
    \rdata_reg[0]_i_4_0 ,
    \rdata_reg[0]_i_4_1 ,
    \rdata_reg[1]_i_6_0 ,
    \rdata_reg[2]_i_4_0 ,
    \rdata_reg[3]_i_4_0 ,
    \rdata[4]_i_2 ,
    \rdata[5]_i_2 ,
    \rdata[6]_i_2 ,
    \rdata_reg[7]_i_4_0 ,
    \rdata[8]_i_2 ,
    \rdata[9]_i_2 ,
    \rdata[10]_i_2 ,
    \rdata[11]_i_2 ,
    \rdata[12]_i_2 ,
    \rdata[13]_i_2 ,
    \rdata[14]_i_2 ,
    \rdata[15]_i_2 ,
    \rdata[16]_i_2 ,
    \rdata[17]_i_2 ,
    \rdata[18]_i_2 ,
    \rdata[19]_i_2 ,
    \rdata[20]_i_2 ,
    \rdata[21]_i_2 ,
    \rdata[22]_i_2 ,
    \rdata[23]_i_2 ,
    \rdata[24]_i_2 ,
    \rdata[25]_i_2 ,
    \rdata[26]_i_2 ,
    \rdata[27]_i_2 ,
    \rdata[28]_i_2 ,
    \rdata[29]_i_2 ,
    \rdata[30]_i_2 ,
    \rdata[31]_i_4 ,
    \gen_write[1].mem_reg_3 ,
    \gen_write[1].mem_reg_4 ,
    \gen_write[1].mem_reg_5 ,
    int_B_read,
    int_B_q1,
    s_axi_AXILiteS_ARADDR,
    \gen_write[1].mem_reg_6 ,
    s_axi_AXILiteS_ARVALID,
    \gen_write[1].mem_reg_7 ,
    s_axi_AXILiteS_WSTRB,
    \gen_write[1].mem_reg_8 ,
    s_axi_AXILiteS_WVALID);
  output [31:0]\gen_write[1].mem_reg_0 ;
  output [9:0]ADDRARDADDR;
  output [26:0]\gen_write[1].mem_reg_1 ;
  output int_B_read_reg;
  output int_B_read_reg_0;
  output int_B_read_reg_1;
  output int_B_read_reg_2;
  output int_B_read_reg_3;
  input ap_clk;
  input [9:0]Q;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [31:0]\gen_write[1].mem_reg_2 ;
  input \rdata_reg[0]_i_4_0 ;
  input \rdata_reg[0]_i_4_1 ;
  input \rdata_reg[1]_i_6_0 ;
  input \rdata_reg[2]_i_4_0 ;
  input \rdata_reg[3]_i_4_0 ;
  input \rdata[4]_i_2 ;
  input \rdata[5]_i_2 ;
  input \rdata[6]_i_2 ;
  input \rdata_reg[7]_i_4_0 ;
  input \rdata[8]_i_2 ;
  input \rdata[9]_i_2 ;
  input \rdata[10]_i_2 ;
  input \rdata[11]_i_2 ;
  input \rdata[12]_i_2 ;
  input \rdata[13]_i_2 ;
  input \rdata[14]_i_2 ;
  input \rdata[15]_i_2 ;
  input \rdata[16]_i_2 ;
  input \rdata[17]_i_2 ;
  input \rdata[18]_i_2 ;
  input \rdata[19]_i_2 ;
  input \rdata[20]_i_2 ;
  input \rdata[21]_i_2 ;
  input \rdata[22]_i_2 ;
  input \rdata[23]_i_2 ;
  input \rdata[24]_i_2 ;
  input \rdata[25]_i_2 ;
  input \rdata[26]_i_2 ;
  input \rdata[27]_i_2 ;
  input \rdata[28]_i_2 ;
  input \rdata[29]_i_2 ;
  input \rdata[30]_i_2 ;
  input \rdata[31]_i_4 ;
  input [0:0]\gen_write[1].mem_reg_3 ;
  input \gen_write[1].mem_reg_4 ;
  input \gen_write[1].mem_reg_5 ;
  input int_B_read;
  input [4:0]int_B_q1;
  input [9:0]s_axi_AXILiteS_ARADDR;
  input \gen_write[1].mem_reg_6 ;
  input s_axi_AXILiteS_ARVALID;
  input [9:0]\gen_write[1].mem_reg_7 ;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input \gen_write[1].mem_reg_8 ;
  input s_axi_AXILiteS_WVALID;

  wire [9:0]ADDRARDADDR;
  wire [9:0]Q;
  wire ap_clk;
  wire [31:0]\gen_write[1].mem_reg_0 ;
  wire [26:0]\gen_write[1].mem_reg_1 ;
  wire [31:0]\gen_write[1].mem_reg_2 ;
  wire [0:0]\gen_write[1].mem_reg_3 ;
  wire \gen_write[1].mem_reg_4 ;
  wire \gen_write[1].mem_reg_5 ;
  wire \gen_write[1].mem_reg_6 ;
  wire [9:0]\gen_write[1].mem_reg_7 ;
  wire \gen_write[1].mem_reg_8 ;
  wire \gen_write[1].mem_reg_i_1__0_n_1 ;
  wire \gen_write[1].mem_reg_i_2__0_n_1 ;
  wire \gen_write[1].mem_reg_i_3__0_n_1 ;
  wire \gen_write[1].mem_reg_i_4__0_n_1 ;
  wire \gen_write[1].mem_reg_i_5__0_n_1 ;
  wire [7:0]int_AB_q1;
  wire [4:0]int_B_q1;
  wire int_B_read;
  wire int_B_read_reg;
  wire int_B_read_reg_0;
  wire int_B_read_reg_1;
  wire int_B_read_reg_2;
  wire int_B_read_reg_3;
  wire \rdata[10]_i_2 ;
  wire \rdata[11]_i_2 ;
  wire \rdata[12]_i_2 ;
  wire \rdata[13]_i_2 ;
  wire \rdata[14]_i_2 ;
  wire \rdata[15]_i_2 ;
  wire \rdata[16]_i_2 ;
  wire \rdata[17]_i_2 ;
  wire \rdata[18]_i_2 ;
  wire \rdata[19]_i_2 ;
  wire \rdata[20]_i_2 ;
  wire \rdata[21]_i_2 ;
  wire \rdata[22]_i_2 ;
  wire \rdata[23]_i_2 ;
  wire \rdata[24]_i_2 ;
  wire \rdata[25]_i_2 ;
  wire \rdata[26]_i_2 ;
  wire \rdata[27]_i_2 ;
  wire \rdata[28]_i_2 ;
  wire \rdata[29]_i_2 ;
  wire \rdata[30]_i_2 ;
  wire \rdata[31]_i_4 ;
  wire \rdata[4]_i_2 ;
  wire \rdata[5]_i_2 ;
  wire \rdata[6]_i_2 ;
  wire \rdata[8]_i_2 ;
  wire \rdata[9]_i_2 ;
  wire \rdata_reg[0]_i_4_0 ;
  wire \rdata_reg[0]_i_4_1 ;
  wire \rdata_reg[1]_i_6_0 ;
  wire \rdata_reg[2]_i_4_0 ;
  wire \rdata_reg[3]_i_4_0 ;
  wire \rdata_reg[7]_i_4_0 ;
  wire [9:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_write[1].mem_reg_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "int_AB/gen_write[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_write[1].mem_reg 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ),
        .DIADI(s_axi_AXILiteS_WDATA),
        .DIBDI(\gen_write[1].mem_reg_2 ),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\gen_write[1].mem_reg_0 ),
        .DOBDO(\NLW_gen_write[1].mem_reg_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\gen_write[1].mem_reg_i_1__0_n_1 ),
        .INJECTDBITERR(\NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ),
        .WEA({\gen_write[1].mem_reg_i_2__0_n_1 ,\gen_write[1].mem_reg_i_3__0_n_1 ,\gen_write[1].mem_reg_i_4__0_n_1 ,\gen_write[1].mem_reg_i_5__0_n_1 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_write[1].mem_reg_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[9]),
        .I1(\gen_write[1].mem_reg_6 ),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(\gen_write[1].mem_reg_7 [9]),
        .O(ADDRARDADDR[9]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_write[1].mem_reg_i_10 
       (.I0(s_axi_AXILiteS_ARADDR[0]),
        .I1(\gen_write[1].mem_reg_6 ),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(\gen_write[1].mem_reg_7 [0]),
        .O(ADDRARDADDR[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \gen_write[1].mem_reg_i_1__0 
       (.I0(\gen_write[1].mem_reg_3 ),
        .I1(\gen_write[1].mem_reg_4 ),
        .I2(\gen_write[1].mem_reg_5 ),
        .O(\gen_write[1].mem_reg_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_write[1].mem_reg_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[8]),
        .I1(\gen_write[1].mem_reg_6 ),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(\gen_write[1].mem_reg_7 [8]),
        .O(ADDRARDADDR[8]));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_2__0 
       (.I0(s_axi_AXILiteS_WSTRB[3]),
        .I1(\gen_write[1].mem_reg_8 ),
        .I2(s_axi_AXILiteS_WVALID),
        .O(\gen_write[1].mem_reg_i_2__0_n_1 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_write[1].mem_reg_i_3 
       (.I0(s_axi_AXILiteS_ARADDR[7]),
        .I1(\gen_write[1].mem_reg_6 ),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(\gen_write[1].mem_reg_7 [7]),
        .O(ADDRARDADDR[7]));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_3__0 
       (.I0(s_axi_AXILiteS_WSTRB[2]),
        .I1(\gen_write[1].mem_reg_8 ),
        .I2(s_axi_AXILiteS_WVALID),
        .O(\gen_write[1].mem_reg_i_3__0_n_1 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_write[1].mem_reg_i_4 
       (.I0(s_axi_AXILiteS_ARADDR[6]),
        .I1(\gen_write[1].mem_reg_6 ),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(\gen_write[1].mem_reg_7 [6]),
        .O(ADDRARDADDR[6]));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_4__0 
       (.I0(s_axi_AXILiteS_WSTRB[1]),
        .I1(\gen_write[1].mem_reg_8 ),
        .I2(s_axi_AXILiteS_WVALID),
        .O(\gen_write[1].mem_reg_i_4__0_n_1 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_write[1].mem_reg_i_5 
       (.I0(s_axi_AXILiteS_ARADDR[5]),
        .I1(\gen_write[1].mem_reg_6 ),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(\gen_write[1].mem_reg_7 [5]),
        .O(ADDRARDADDR[5]));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_5__0 
       (.I0(s_axi_AXILiteS_WSTRB[0]),
        .I1(\gen_write[1].mem_reg_8 ),
        .I2(s_axi_AXILiteS_WVALID),
        .O(\gen_write[1].mem_reg_i_5__0_n_1 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_write[1].mem_reg_i_6 
       (.I0(s_axi_AXILiteS_ARADDR[4]),
        .I1(\gen_write[1].mem_reg_6 ),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(\gen_write[1].mem_reg_7 [4]),
        .O(ADDRARDADDR[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_write[1].mem_reg_i_7 
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(\gen_write[1].mem_reg_6 ),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(\gen_write[1].mem_reg_7 [3]),
        .O(ADDRARDADDR[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_write[1].mem_reg_i_8 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(\gen_write[1].mem_reg_6 ),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(\gen_write[1].mem_reg_7 [2]),
        .O(ADDRARDADDR[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_write[1].mem_reg_i_9 
       (.I0(s_axi_AXILiteS_ARADDR[1]),
        .I1(\gen_write[1].mem_reg_6 ),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(\gen_write[1].mem_reg_7 [1]),
        .O(ADDRARDADDR[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[0]_i_7 
       (.I0(\gen_write[1].mem_reg_0 [0]),
        .I1(\rdata_reg[0]_i_4_0 ),
        .I2(\rdata_reg[0]_i_4_1 ),
        .O(int_AB_q1[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[10]_i_5 
       (.I0(\gen_write[1].mem_reg_0 [10]),
        .I1(\rdata_reg[0]_i_4_0 ),
        .I2(\rdata[10]_i_2 ),
        .O(\gen_write[1].mem_reg_1 [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[11]_i_5 
       (.I0(\gen_write[1].mem_reg_0 [11]),
        .I1(\rdata_reg[0]_i_4_0 ),
        .I2(\rdata[11]_i_2 ),
        .O(\gen_write[1].mem_reg_1 [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[12]_i_5 
       (.I0(\gen_write[1].mem_reg_0 [12]),
        .I1(\rdata_reg[0]_i_4_0 ),
        .I2(\rdata[12]_i_2 ),
        .O(\gen_write[1].mem_reg_1 [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[13]_i_5 
       (.I0(\gen_write[1].mem_reg_0 [13]),
        .I1(\rdata_reg[0]_i_4_0 ),
        .I2(\rdata[13]_i_2 ),
        .O(\gen_write[1].mem_reg_1 [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[14]_i_5 
       (.I0(\gen_write[1].mem_reg_0 [14]),
        .I1(\rdata_reg[0]_i_4_0 ),
        .I2(\rdata[14]_i_2 ),
        .O(\gen_write[1].mem_reg_1 [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[15]_i_5 
       (.I0(\gen_write[1].mem_reg_0 [15]),
        .I1(\rdata_reg[0]_i_4_0 ),
        .I2(\rdata[15]_i_2 ),
        .O(\gen_write[1].mem_reg_1 [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[16]_i_5 
       (.I0(\gen_write[1].mem_reg_0 [16]),
        .I1(\rdata_reg[0]_i_4_0 ),
        .I2(\rdata[16]_i_2 ),
        .O(\gen_write[1].mem_reg_1 [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[17]_i_5 
       (.I0(\gen_write[1].mem_reg_0 [17]),
        .I1(\rdata_reg[0]_i_4_0 ),
        .I2(\rdata[17]_i_2 ),
        .O(\gen_write[1].mem_reg_1 [12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[18]_i_5 
       (.I0(\gen_write[1].mem_reg_0 [18]),
        .I1(\rdata_reg[0]_i_4_0 ),
        .I2(\rdata[18]_i_2 ),
        .O(\gen_write[1].mem_reg_1 [13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[19]_i_5 
       (.I0(\gen_write[1].mem_reg_0 [19]),
        .I1(\rdata_reg[0]_i_4_0 ),
        .I2(\rdata[19]_i_2 ),
        .O(\gen_write[1].mem_reg_1 [14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[1]_i_11 
       (.I0(\gen_write[1].mem_reg_0 [1]),
        .I1(\rdata_reg[0]_i_4_0 ),
        .I2(\rdata_reg[1]_i_6_0 ),
        .O(int_AB_q1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[20]_i_5 
       (.I0(\gen_write[1].mem_reg_0 [20]),
        .I1(\rdata_reg[0]_i_4_0 ),
        .I2(\rdata[20]_i_2 ),
        .O(\gen_write[1].mem_reg_1 [15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[21]_i_5 
       (.I0(\gen_write[1].mem_reg_0 [21]),
        .I1(\rdata_reg[0]_i_4_0 ),
        .I2(\rdata[21]_i_2 ),
        .O(\gen_write[1].mem_reg_1 [16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[22]_i_5 
       (.I0(\gen_write[1].mem_reg_0 [22]),
        .I1(\rdata_reg[0]_i_4_0 ),
        .I2(\rdata[22]_i_2 ),
        .O(\gen_write[1].mem_reg_1 [17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[23]_i_5 
       (.I0(\gen_write[1].mem_reg_0 [23]),
        .I1(\rdata_reg[0]_i_4_0 ),
        .I2(\rdata[23]_i_2 ),
        .O(\gen_write[1].mem_reg_1 [18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[24]_i_5 
       (.I0(\gen_write[1].mem_reg_0 [24]),
        .I1(\rdata_reg[0]_i_4_0 ),
        .I2(\rdata[24]_i_2 ),
        .O(\gen_write[1].mem_reg_1 [19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[25]_i_5 
       (.I0(\gen_write[1].mem_reg_0 [25]),
        .I1(\rdata_reg[0]_i_4_0 ),
        .I2(\rdata[25]_i_2 ),
        .O(\gen_write[1].mem_reg_1 [20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[26]_i_5 
       (.I0(\gen_write[1].mem_reg_0 [26]),
        .I1(\rdata_reg[0]_i_4_0 ),
        .I2(\rdata[26]_i_2 ),
        .O(\gen_write[1].mem_reg_1 [21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[27]_i_5 
       (.I0(\gen_write[1].mem_reg_0 [27]),
        .I1(\rdata_reg[0]_i_4_0 ),
        .I2(\rdata[27]_i_2 ),
        .O(\gen_write[1].mem_reg_1 [22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[28]_i_5 
       (.I0(\gen_write[1].mem_reg_0 [28]),
        .I1(\rdata_reg[0]_i_4_0 ),
        .I2(\rdata[28]_i_2 ),
        .O(\gen_write[1].mem_reg_1 [23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[29]_i_5 
       (.I0(\gen_write[1].mem_reg_0 [29]),
        .I1(\rdata_reg[0]_i_4_0 ),
        .I2(\rdata[29]_i_2 ),
        .O(\gen_write[1].mem_reg_1 [24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[2]_i_6 
       (.I0(\gen_write[1].mem_reg_0 [2]),
        .I1(\rdata_reg[0]_i_4_0 ),
        .I2(\rdata_reg[2]_i_4_0 ),
        .O(int_AB_q1[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[30]_i_5 
       (.I0(\gen_write[1].mem_reg_0 [30]),
        .I1(\rdata_reg[0]_i_4_0 ),
        .I2(\rdata[30]_i_2 ),
        .O(\gen_write[1].mem_reg_1 [25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[31]_i_8 
       (.I0(\gen_write[1].mem_reg_0 [31]),
        .I1(\rdata_reg[0]_i_4_0 ),
        .I2(\rdata[31]_i_4 ),
        .O(\gen_write[1].mem_reg_1 [26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[3]_i_6 
       (.I0(\gen_write[1].mem_reg_0 [3]),
        .I1(\rdata_reg[0]_i_4_0 ),
        .I2(\rdata_reg[3]_i_4_0 ),
        .O(int_AB_q1[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[4]_i_5 
       (.I0(\gen_write[1].mem_reg_0 [4]),
        .I1(\rdata_reg[0]_i_4_0 ),
        .I2(\rdata[4]_i_2 ),
        .O(\gen_write[1].mem_reg_1 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[5]_i_5 
       (.I0(\gen_write[1].mem_reg_0 [5]),
        .I1(\rdata_reg[0]_i_4_0 ),
        .I2(\rdata[5]_i_2 ),
        .O(\gen_write[1].mem_reg_1 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[6]_i_5 
       (.I0(\gen_write[1].mem_reg_0 [6]),
        .I1(\rdata_reg[0]_i_4_0 ),
        .I2(\rdata[6]_i_2 ),
        .O(\gen_write[1].mem_reg_1 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[7]_i_6 
       (.I0(\gen_write[1].mem_reg_0 [7]),
        .I1(\rdata_reg[0]_i_4_0 ),
        .I2(\rdata_reg[7]_i_4_0 ),
        .O(int_AB_q1[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[8]_i_5 
       (.I0(\gen_write[1].mem_reg_0 [8]),
        .I1(\rdata_reg[0]_i_4_0 ),
        .I2(\rdata[8]_i_2 ),
        .O(\gen_write[1].mem_reg_1 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[9]_i_5 
       (.I0(\gen_write[1].mem_reg_0 [9]),
        .I1(\rdata_reg[0]_i_4_0 ),
        .I2(\rdata[9]_i_2 ),
        .O(\gen_write[1].mem_reg_1 [4]));
  MUXF7 \rdata_reg[0]_i_4 
       (.I0(int_AB_q1[0]),
        .I1(int_B_q1[0]),
        .O(int_B_read_reg),
        .S(int_B_read));
  MUXF7 \rdata_reg[1]_i_6 
       (.I0(int_AB_q1[1]),
        .I1(int_B_q1[1]),
        .O(int_B_read_reg_0),
        .S(int_B_read));
  MUXF7 \rdata_reg[2]_i_4 
       (.I0(int_AB_q1[2]),
        .I1(int_B_q1[2]),
        .O(int_B_read_reg_1),
        .S(int_B_read));
  MUXF7 \rdata_reg[3]_i_4 
       (.I0(int_AB_q1[3]),
        .I1(int_B_q1[3]),
        .O(int_B_read_reg_2),
        .S(int_B_read));
  MUXF7 \rdata_reg[7]_i_4 
       (.I0(int_AB_q1[7]),
        .I1(int_B_q1[4]),
        .O(int_B_read_reg_3),
        .S(int_B_read));
endmodule

(* ORIG_REF_NAME = "matrixmul_AXILiteS_s_axi_ram" *) 
module design_1_matrixmul_0_0_matrixmul_AXILiteS_s_axi_ram_41
   (\gen_write[1].mem_reg_0 ,
    \gen_write[1].mem_reg_1 ,
    int_B_q1,
    B_q0,
    \ap_CS_fsm_reg[29] ,
    \ap_CS_fsm_reg[31] ,
    \ap_CS_fsm_reg[28] ,
    \ap_CS_fsm_reg[28]_0 ,
    \ap_CS_fsm_reg[25] ,
    \ap_CS_fsm_reg[22] ,
    ap_enable_reg_pp0_iter0_reg,
    \ap_CS_fsm_reg[17] ,
    \ap_CS_fsm_reg[14] ,
    ap_enable_reg_pp0_iter0_reg_0,
    \ap_CS_fsm_reg[9] ,
    \ap_CS_fsm_reg[7] ,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[22]_0 ,
    ap_enable_reg_pp0_iter0_reg_1,
    \ap_CS_fsm_reg[19] ,
    int_A_read_reg,
    int_A_read_reg_0,
    int_A_read_reg_1,
    int_A_read_reg_2,
    int_A_read_reg_3,
    int_A_read_reg_4,
    int_A_read_reg_5,
    int_A_read_reg_6,
    int_A_read_reg_7,
    int_A_read_reg_8,
    int_A_read_reg_9,
    int_A_read_reg_10,
    int_A_read_reg_11,
    int_A_read_reg_12,
    int_A_read_reg_13,
    int_A_read_reg_14,
    int_A_read_reg_15,
    int_A_read_reg_16,
    int_A_read_reg_17,
    int_A_read_reg_18,
    int_A_read_reg_19,
    int_A_read_reg_20,
    int_A_read_reg_21,
    int_A_read_reg_22,
    int_A_read_reg_23,
    int_A_read_reg_24,
    int_A_read_reg_25,
    ap_clk,
    ADDRARDADDR,
    s_axi_AXILiteS_WDATA,
    \rdata_reg[31] ,
    \rdata_reg[0]_i_4 ,
    \rdata_reg[1]_i_6 ,
    \rdata_reg[2]_i_4 ,
    \rdata_reg[3]_i_4 ,
    \rdata_reg[7]_i_4 ,
    \reg_768_reg[31] ,
    buff1_reg,
    buff1_reg_0,
    buff1_reg_1,
    buff1_reg_2,
    buff1_reg_3,
    buff1_reg_4,
    buff1_reg_5,
    buff1_reg_6,
    buff1_reg_7,
    buff1_reg_8,
    buff1_reg_9,
    buff1_reg_10,
    buff1_reg_11,
    buff1_reg_12,
    buff1_reg_13,
    buff1_reg_14,
    buff1_reg_15,
    \reg_768_reg[17] ,
    \reg_768_reg[18] ,
    \reg_768_reg[19] ,
    \reg_768_reg[20] ,
    \reg_768_reg[21] ,
    \reg_768_reg[22] ,
    \reg_768_reg[23] ,
    \reg_768_reg[24] ,
    \reg_768_reg[25] ,
    \reg_768_reg[26] ,
    \reg_768_reg[27] ,
    \reg_768_reg[28] ,
    \reg_768_reg[29] ,
    \reg_768_reg[30] ,
    \reg_768_reg[31]_0 ,
    \gen_write[1].mem_reg_2 ,
    \gen_write[1].mem_reg_3 ,
    \gen_write[1].mem_reg_4 ,
    \gen_write[1].mem_reg_5 ,
    \gen_write[1].mem_reg_6 ,
    ap_enable_reg_pp0_iter0,
    \gen_write[1].mem_reg_7 ,
    \gen_write[1].mem_reg_i_25_0 ,
    \gen_write[1].mem_reg_8 ,
    add_ln16_34_reg_2054,
    \gen_write[1].mem_reg_i_30_0 ,
    \gen_write[1].mem_reg_9 ,
    \gen_write[1].mem_reg_10 ,
    add_ln16_32_reg_2178,
    int_A_read,
    \rdata_reg[31]_0 ,
    \rdata_reg[4] ,
    int_B_read,
    \rdata_reg[31]_1 ,
    \rdata_reg[5] ,
    \rdata_reg[6] ,
    \rdata_reg[8] ,
    \rdata_reg[9] ,
    \rdata_reg[10] ,
    \rdata_reg[11] ,
    \rdata_reg[12] ,
    \rdata_reg[13] ,
    \rdata_reg[14] ,
    \rdata_reg[15] ,
    \rdata_reg[16] ,
    \rdata_reg[17] ,
    \rdata_reg[18] ,
    \rdata_reg[19] ,
    \rdata_reg[20] ,
    \rdata_reg[21] ,
    \rdata_reg[22] ,
    \rdata_reg[23] ,
    \rdata_reg[24] ,
    \rdata_reg[25] ,
    \rdata_reg[26] ,
    \rdata_reg[27] ,
    \rdata_reg[28] ,
    \rdata_reg[29] ,
    \rdata_reg[30] ,
    \rdata_reg[31]_2 ,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_WVALID,
    \gen_write[1].mem_reg_11 );
  output [31:0]\gen_write[1].mem_reg_0 ;
  output [31:0]\gen_write[1].mem_reg_1 ;
  output [4:0]int_B_q1;
  output [31:0]B_q0;
  output \ap_CS_fsm_reg[29] ;
  output \ap_CS_fsm_reg[31] ;
  output \ap_CS_fsm_reg[28] ;
  output \ap_CS_fsm_reg[28]_0 ;
  output \ap_CS_fsm_reg[25] ;
  output \ap_CS_fsm_reg[22] ;
  output ap_enable_reg_pp0_iter0_reg;
  output \ap_CS_fsm_reg[17] ;
  output \ap_CS_fsm_reg[14] ;
  output ap_enable_reg_pp0_iter0_reg_0;
  output \ap_CS_fsm_reg[9] ;
  output \ap_CS_fsm_reg[7] ;
  output \ap_CS_fsm_reg[4] ;
  output \ap_CS_fsm_reg[22]_0 ;
  output ap_enable_reg_pp0_iter0_reg_1;
  output \ap_CS_fsm_reg[19] ;
  output int_A_read_reg;
  output int_A_read_reg_0;
  output int_A_read_reg_1;
  output int_A_read_reg_2;
  output int_A_read_reg_3;
  output int_A_read_reg_4;
  output int_A_read_reg_5;
  output int_A_read_reg_6;
  output int_A_read_reg_7;
  output int_A_read_reg_8;
  output int_A_read_reg_9;
  output int_A_read_reg_10;
  output int_A_read_reg_11;
  output int_A_read_reg_12;
  output int_A_read_reg_13;
  output int_A_read_reg_14;
  output int_A_read_reg_15;
  output int_A_read_reg_16;
  output int_A_read_reg_17;
  output int_A_read_reg_18;
  output int_A_read_reg_19;
  output int_A_read_reg_20;
  output int_A_read_reg_21;
  output int_A_read_reg_22;
  output int_A_read_reg_23;
  output int_A_read_reg_24;
  output int_A_read_reg_25;
  input ap_clk;
  input [9:0]ADDRARDADDR;
  input [31:0]s_axi_AXILiteS_WDATA;
  input \rdata_reg[31] ;
  input \rdata_reg[0]_i_4 ;
  input \rdata_reg[1]_i_6 ;
  input \rdata_reg[2]_i_4 ;
  input \rdata_reg[3]_i_4 ;
  input \rdata_reg[7]_i_4 ;
  input \reg_768_reg[31] ;
  input buff1_reg;
  input buff1_reg_0;
  input buff1_reg_1;
  input buff1_reg_2;
  input buff1_reg_3;
  input buff1_reg_4;
  input buff1_reg_5;
  input buff1_reg_6;
  input buff1_reg_7;
  input buff1_reg_8;
  input buff1_reg_9;
  input buff1_reg_10;
  input buff1_reg_11;
  input buff1_reg_12;
  input buff1_reg_13;
  input buff1_reg_14;
  input buff1_reg_15;
  input \reg_768_reg[17] ;
  input \reg_768_reg[18] ;
  input \reg_768_reg[19] ;
  input \reg_768_reg[20] ;
  input \reg_768_reg[21] ;
  input \reg_768_reg[22] ;
  input \reg_768_reg[23] ;
  input \reg_768_reg[24] ;
  input \reg_768_reg[25] ;
  input \reg_768_reg[26] ;
  input \reg_768_reg[27] ;
  input \reg_768_reg[28] ;
  input \reg_768_reg[29] ;
  input \reg_768_reg[30] ;
  input \reg_768_reg[31]_0 ;
  input \gen_write[1].mem_reg_2 ;
  input [6:0]\gen_write[1].mem_reg_3 ;
  input [5:0]\gen_write[1].mem_reg_4 ;
  input [5:0]\gen_write[1].mem_reg_5 ;
  input [30:0]\gen_write[1].mem_reg_6 ;
  input ap_enable_reg_pp0_iter0;
  input [6:0]\gen_write[1].mem_reg_7 ;
  input \gen_write[1].mem_reg_i_25_0 ;
  input \gen_write[1].mem_reg_8 ;
  input [6:0]add_ln16_34_reg_2054;
  input [6:0]\gen_write[1].mem_reg_i_30_0 ;
  input \gen_write[1].mem_reg_9 ;
  input [6:0]\gen_write[1].mem_reg_10 ;
  input [6:0]add_ln16_32_reg_2178;
  input int_A_read;
  input [26:0]\rdata_reg[31]_0 ;
  input \rdata_reg[4] ;
  input int_B_read;
  input [26:0]\rdata_reg[31]_1 ;
  input \rdata_reg[5] ;
  input \rdata_reg[6] ;
  input \rdata_reg[8] ;
  input \rdata_reg[9] ;
  input \rdata_reg[10] ;
  input \rdata_reg[11] ;
  input \rdata_reg[12] ;
  input \rdata_reg[13] ;
  input \rdata_reg[14] ;
  input \rdata_reg[15] ;
  input \rdata_reg[16] ;
  input \rdata_reg[17] ;
  input \rdata_reg[18] ;
  input \rdata_reg[19] ;
  input \rdata_reg[20] ;
  input \rdata_reg[21] ;
  input \rdata_reg[22] ;
  input \rdata_reg[23] ;
  input \rdata_reg[24] ;
  input \rdata_reg[25] ;
  input \rdata_reg[26] ;
  input \rdata_reg[27] ;
  input \rdata_reg[28] ;
  input \rdata_reg[29] ;
  input \rdata_reg[30] ;
  input \rdata_reg[31]_2 ;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_WVALID;
  input \gen_write[1].mem_reg_11 ;

  wire [9:0]ADDRARDADDR;
  wire [31:0]B_q0;
  wire [6:0]add_ln16_32_reg_2178;
  wire [6:0]add_ln16_34_reg_2054;
  wire \ap_CS_fsm_reg[14] ;
  wire \ap_CS_fsm_reg[17] ;
  wire \ap_CS_fsm_reg[19] ;
  wire \ap_CS_fsm_reg[22] ;
  wire \ap_CS_fsm_reg[22]_0 ;
  wire \ap_CS_fsm_reg[25] ;
  wire \ap_CS_fsm_reg[28] ;
  wire \ap_CS_fsm_reg[28]_0 ;
  wire \ap_CS_fsm_reg[29] ;
  wire \ap_CS_fsm_reg[31] ;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter0_reg_1;
  wire buff1_reg;
  wire buff1_reg_0;
  wire buff1_reg_1;
  wire buff1_reg_10;
  wire buff1_reg_11;
  wire buff1_reg_12;
  wire buff1_reg_13;
  wire buff1_reg_14;
  wire buff1_reg_15;
  wire buff1_reg_2;
  wire buff1_reg_3;
  wire buff1_reg_4;
  wire buff1_reg_5;
  wire buff1_reg_6;
  wire buff1_reg_7;
  wire buff1_reg_8;
  wire buff1_reg_9;
  wire [31:0]\gen_write[1].mem_reg_0 ;
  wire [31:0]\gen_write[1].mem_reg_1 ;
  wire [6:0]\gen_write[1].mem_reg_10 ;
  wire \gen_write[1].mem_reg_11 ;
  wire \gen_write[1].mem_reg_2 ;
  wire [6:0]\gen_write[1].mem_reg_3 ;
  wire [5:0]\gen_write[1].mem_reg_4 ;
  wire [5:0]\gen_write[1].mem_reg_5 ;
  wire [30:0]\gen_write[1].mem_reg_6 ;
  wire [6:0]\gen_write[1].mem_reg_7 ;
  wire \gen_write[1].mem_reg_8 ;
  wire \gen_write[1].mem_reg_9 ;
  wire \gen_write[1].mem_reg_i_100_n_1 ;
  wire \gen_write[1].mem_reg_i_101_n_1 ;
  wire \gen_write[1].mem_reg_i_102_n_1 ;
  wire \gen_write[1].mem_reg_i_103_n_1 ;
  wire \gen_write[1].mem_reg_i_104_n_1 ;
  wire \gen_write[1].mem_reg_i_105_n_1 ;
  wire \gen_write[1].mem_reg_i_106_n_1 ;
  wire \gen_write[1].mem_reg_i_107_n_1 ;
  wire \gen_write[1].mem_reg_i_108_n_1 ;
  wire \gen_write[1].mem_reg_i_109_n_1 ;
  wire \gen_write[1].mem_reg_i_10__0_n_1 ;
  wire \gen_write[1].mem_reg_i_110_n_1 ;
  wire \gen_write[1].mem_reg_i_111_n_1 ;
  wire \gen_write[1].mem_reg_i_112_n_1 ;
  wire \gen_write[1].mem_reg_i_113_n_1 ;
  wire \gen_write[1].mem_reg_i_114_n_1 ;
  wire \gen_write[1].mem_reg_i_115_n_1 ;
  wire \gen_write[1].mem_reg_i_11_n_1 ;
  wire \gen_write[1].mem_reg_i_12_n_1 ;
  wire \gen_write[1].mem_reg_i_13_n_1 ;
  wire \gen_write[1].mem_reg_i_14_n_1 ;
  wire \gen_write[1].mem_reg_i_15__0_n_1 ;
  wire \gen_write[1].mem_reg_i_16_n_1 ;
  wire \gen_write[1].mem_reg_i_17__0_n_1 ;
  wire \gen_write[1].mem_reg_i_18_n_1 ;
  wire \gen_write[1].mem_reg_i_19__0_n_1 ;
  wire \gen_write[1].mem_reg_i_1__1_n_1 ;
  wire \gen_write[1].mem_reg_i_20__0_n_1 ;
  wire \gen_write[1].mem_reg_i_21__0_n_1 ;
  wire \gen_write[1].mem_reg_i_23__0_n_1 ;
  wire \gen_write[1].mem_reg_i_24__0_n_1 ;
  wire \gen_write[1].mem_reg_i_25_0 ;
  wire \gen_write[1].mem_reg_i_25_n_1 ;
  wire \gen_write[1].mem_reg_i_26__0_n_1 ;
  wire \gen_write[1].mem_reg_i_27_n_1 ;
  wire \gen_write[1].mem_reg_i_28_n_1 ;
  wire \gen_write[1].mem_reg_i_29__0_n_1 ;
  wire \gen_write[1].mem_reg_i_2__1_n_1 ;
  wire [6:0]\gen_write[1].mem_reg_i_30_0 ;
  wire \gen_write[1].mem_reg_i_30_n_1 ;
  wire \gen_write[1].mem_reg_i_31_n_1 ;
  wire \gen_write[1].mem_reg_i_32_n_1 ;
  wire \gen_write[1].mem_reg_i_33__0_n_1 ;
  wire \gen_write[1].mem_reg_i_34__0_n_1 ;
  wire \gen_write[1].mem_reg_i_35_n_1 ;
  wire \gen_write[1].mem_reg_i_36_n_1 ;
  wire \gen_write[1].mem_reg_i_37_n_1 ;
  wire \gen_write[1].mem_reg_i_38_n_1 ;
  wire \gen_write[1].mem_reg_i_39_n_1 ;
  wire \gen_write[1].mem_reg_i_3__1_n_1 ;
  wire \gen_write[1].mem_reg_i_40__0_n_1 ;
  wire \gen_write[1].mem_reg_i_41_n_1 ;
  wire \gen_write[1].mem_reg_i_42__0_n_1 ;
  wire \gen_write[1].mem_reg_i_43__0_n_1 ;
  wire \gen_write[1].mem_reg_i_44_n_1 ;
  wire \gen_write[1].mem_reg_i_45_n_1 ;
  wire \gen_write[1].mem_reg_i_46__0_n_1 ;
  wire \gen_write[1].mem_reg_i_47_n_1 ;
  wire \gen_write[1].mem_reg_i_48__0_n_1 ;
  wire \gen_write[1].mem_reg_i_48_n_1 ;
  wire \gen_write[1].mem_reg_i_49__0_n_1 ;
  wire \gen_write[1].mem_reg_i_4__1_n_1 ;
  wire \gen_write[1].mem_reg_i_50_n_1 ;
  wire \gen_write[1].mem_reg_i_51__0_n_1 ;
  wire \gen_write[1].mem_reg_i_51_n_1 ;
  wire \gen_write[1].mem_reg_i_52_n_1 ;
  wire \gen_write[1].mem_reg_i_53_n_1 ;
  wire \gen_write[1].mem_reg_i_54_n_1 ;
  wire \gen_write[1].mem_reg_i_55__0_n_1 ;
  wire \gen_write[1].mem_reg_i_56_n_1 ;
  wire \gen_write[1].mem_reg_i_57_n_1 ;
  wire \gen_write[1].mem_reg_i_58__0_n_1 ;
  wire \gen_write[1].mem_reg_i_59__0_n_1 ;
  wire \gen_write[1].mem_reg_i_59_n_1 ;
  wire \gen_write[1].mem_reg_i_5__1_n_1 ;
  wire \gen_write[1].mem_reg_i_60__0_n_1 ;
  wire \gen_write[1].mem_reg_i_60_n_1 ;
  wire \gen_write[1].mem_reg_i_61__0_n_1 ;
  wire \gen_write[1].mem_reg_i_61_n_1 ;
  wire \gen_write[1].mem_reg_i_62__0_n_1 ;
  wire \gen_write[1].mem_reg_i_63__0_n_1 ;
  wire \gen_write[1].mem_reg_i_64__0_n_1 ;
  wire \gen_write[1].mem_reg_i_65_n_1 ;
  wire \gen_write[1].mem_reg_i_66_n_1 ;
  wire \gen_write[1].mem_reg_i_67_n_1 ;
  wire \gen_write[1].mem_reg_i_68__0_n_1 ;
  wire \gen_write[1].mem_reg_i_69__0_n_1 ;
  wire \gen_write[1].mem_reg_i_6__0_n_1 ;
  wire \gen_write[1].mem_reg_i_70__0_n_1 ;
  wire \gen_write[1].mem_reg_i_71__0_n_1 ;
  wire \gen_write[1].mem_reg_i_72_n_1 ;
  wire \gen_write[1].mem_reg_i_73_n_1 ;
  wire \gen_write[1].mem_reg_i_74_n_1 ;
  wire \gen_write[1].mem_reg_i_75_n_1 ;
  wire \gen_write[1].mem_reg_i_76_n_1 ;
  wire \gen_write[1].mem_reg_i_77_n_1 ;
  wire \gen_write[1].mem_reg_i_78_n_1 ;
  wire \gen_write[1].mem_reg_i_79_n_1 ;
  wire \gen_write[1].mem_reg_i_7__0_n_1 ;
  wire \gen_write[1].mem_reg_i_80_n_1 ;
  wire \gen_write[1].mem_reg_i_81_n_1 ;
  wire \gen_write[1].mem_reg_i_82_n_1 ;
  wire \gen_write[1].mem_reg_i_83_n_1 ;
  wire \gen_write[1].mem_reg_i_84_n_1 ;
  wire \gen_write[1].mem_reg_i_85_n_1 ;
  wire \gen_write[1].mem_reg_i_86_n_1 ;
  wire \gen_write[1].mem_reg_i_87_n_1 ;
  wire \gen_write[1].mem_reg_i_88_n_1 ;
  wire \gen_write[1].mem_reg_i_89_n_1 ;
  wire \gen_write[1].mem_reg_i_8__0_n_1 ;
  wire \gen_write[1].mem_reg_i_90_n_1 ;
  wire \gen_write[1].mem_reg_i_91_n_1 ;
  wire \gen_write[1].mem_reg_i_92_n_1 ;
  wire \gen_write[1].mem_reg_i_93_n_1 ;
  wire \gen_write[1].mem_reg_i_94_n_1 ;
  wire \gen_write[1].mem_reg_i_95_n_1 ;
  wire \gen_write[1].mem_reg_i_96_n_1 ;
  wire \gen_write[1].mem_reg_i_97_n_1 ;
  wire \gen_write[1].mem_reg_i_98_n_1 ;
  wire \gen_write[1].mem_reg_i_99_n_1 ;
  wire \gen_write[1].mem_reg_i_9__0_n_1 ;
  wire int_A_read;
  wire int_A_read_reg;
  wire int_A_read_reg_0;
  wire int_A_read_reg_1;
  wire int_A_read_reg_10;
  wire int_A_read_reg_11;
  wire int_A_read_reg_12;
  wire int_A_read_reg_13;
  wire int_A_read_reg_14;
  wire int_A_read_reg_15;
  wire int_A_read_reg_16;
  wire int_A_read_reg_17;
  wire int_A_read_reg_18;
  wire int_A_read_reg_19;
  wire int_A_read_reg_2;
  wire int_A_read_reg_20;
  wire int_A_read_reg_21;
  wire int_A_read_reg_22;
  wire int_A_read_reg_23;
  wire int_A_read_reg_24;
  wire int_A_read_reg_25;
  wire int_A_read_reg_3;
  wire int_A_read_reg_4;
  wire int_A_read_reg_5;
  wire int_A_read_reg_6;
  wire int_A_read_reg_7;
  wire int_A_read_reg_8;
  wire int_A_read_reg_9;
  wire [4:0]int_B_q1;
  wire int_B_read;
  wire \rdata[10]_i_2_n_1 ;
  wire \rdata[11]_i_2_n_1 ;
  wire \rdata[12]_i_2_n_1 ;
  wire \rdata[13]_i_2_n_1 ;
  wire \rdata[14]_i_2_n_1 ;
  wire \rdata[15]_i_2_n_1 ;
  wire \rdata[16]_i_2_n_1 ;
  wire \rdata[17]_i_2_n_1 ;
  wire \rdata[18]_i_2_n_1 ;
  wire \rdata[19]_i_2_n_1 ;
  wire \rdata[20]_i_2_n_1 ;
  wire \rdata[21]_i_2_n_1 ;
  wire \rdata[22]_i_2_n_1 ;
  wire \rdata[23]_i_2_n_1 ;
  wire \rdata[24]_i_2_n_1 ;
  wire \rdata[25]_i_2_n_1 ;
  wire \rdata[26]_i_2_n_1 ;
  wire \rdata[27]_i_2_n_1 ;
  wire \rdata[28]_i_2_n_1 ;
  wire \rdata[29]_i_2_n_1 ;
  wire \rdata[30]_i_2_n_1 ;
  wire \rdata[31]_i_4_n_1 ;
  wire \rdata[4]_i_2_n_1 ;
  wire \rdata[5]_i_2_n_1 ;
  wire \rdata[6]_i_2_n_1 ;
  wire \rdata[8]_i_2_n_1 ;
  wire \rdata[9]_i_2_n_1 ;
  wire \rdata_reg[0]_i_4 ;
  wire \rdata_reg[10] ;
  wire \rdata_reg[11] ;
  wire \rdata_reg[12] ;
  wire \rdata_reg[13] ;
  wire \rdata_reg[14] ;
  wire \rdata_reg[15] ;
  wire \rdata_reg[16] ;
  wire \rdata_reg[17] ;
  wire \rdata_reg[18] ;
  wire \rdata_reg[19] ;
  wire \rdata_reg[1]_i_6 ;
  wire \rdata_reg[20] ;
  wire \rdata_reg[21] ;
  wire \rdata_reg[22] ;
  wire \rdata_reg[23] ;
  wire \rdata_reg[24] ;
  wire \rdata_reg[25] ;
  wire \rdata_reg[26] ;
  wire \rdata_reg[27] ;
  wire \rdata_reg[28] ;
  wire \rdata_reg[29] ;
  wire \rdata_reg[2]_i_4 ;
  wire \rdata_reg[30] ;
  wire \rdata_reg[31] ;
  wire [26:0]\rdata_reg[31]_0 ;
  wire [26:0]\rdata_reg[31]_1 ;
  wire \rdata_reg[31]_2 ;
  wire \rdata_reg[3]_i_4 ;
  wire \rdata_reg[4] ;
  wire \rdata_reg[5] ;
  wire \rdata_reg[6] ;
  wire \rdata_reg[7]_i_4 ;
  wire \rdata_reg[8] ;
  wire \rdata_reg[9] ;
  wire \reg_768_reg[17] ;
  wire \reg_768_reg[18] ;
  wire \reg_768_reg[19] ;
  wire \reg_768_reg[20] ;
  wire \reg_768_reg[21] ;
  wire \reg_768_reg[22] ;
  wire \reg_768_reg[23] ;
  wire \reg_768_reg[24] ;
  wire \reg_768_reg[25] ;
  wire \reg_768_reg[26] ;
  wire \reg_768_reg[27] ;
  wire \reg_768_reg[28] ;
  wire \reg_768_reg[29] ;
  wire \reg_768_reg[30] ;
  wire \reg_768_reg[31] ;
  wire \reg_768_reg[31]_0 ;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hB8)) 
    \B_load_30_reg_2466[17]_i_1 
       (.I0(\gen_write[1].mem_reg_1 [17]),
        .I1(\reg_768_reg[31] ),
        .I2(\reg_768_reg[17] ),
        .O(B_q0[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_load_30_reg_2466[18]_i_1 
       (.I0(\gen_write[1].mem_reg_1 [18]),
        .I1(\reg_768_reg[31] ),
        .I2(\reg_768_reg[18] ),
        .O(B_q0[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_load_30_reg_2466[19]_i_1 
       (.I0(\gen_write[1].mem_reg_1 [19]),
        .I1(\reg_768_reg[31] ),
        .I2(\reg_768_reg[19] ),
        .O(B_q0[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_load_30_reg_2466[20]_i_1 
       (.I0(\gen_write[1].mem_reg_1 [20]),
        .I1(\reg_768_reg[31] ),
        .I2(\reg_768_reg[20] ),
        .O(B_q0[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_load_30_reg_2466[21]_i_1 
       (.I0(\gen_write[1].mem_reg_1 [21]),
        .I1(\reg_768_reg[31] ),
        .I2(\reg_768_reg[21] ),
        .O(B_q0[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_load_30_reg_2466[22]_i_1 
       (.I0(\gen_write[1].mem_reg_1 [22]),
        .I1(\reg_768_reg[31] ),
        .I2(\reg_768_reg[22] ),
        .O(B_q0[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_load_30_reg_2466[23]_i_1 
       (.I0(\gen_write[1].mem_reg_1 [23]),
        .I1(\reg_768_reg[31] ),
        .I2(\reg_768_reg[23] ),
        .O(B_q0[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_load_30_reg_2466[24]_i_1 
       (.I0(\gen_write[1].mem_reg_1 [24]),
        .I1(\reg_768_reg[31] ),
        .I2(\reg_768_reg[24] ),
        .O(B_q0[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_load_30_reg_2466[25]_i_1 
       (.I0(\gen_write[1].mem_reg_1 [25]),
        .I1(\reg_768_reg[31] ),
        .I2(\reg_768_reg[25] ),
        .O(B_q0[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_load_30_reg_2466[26]_i_1 
       (.I0(\gen_write[1].mem_reg_1 [26]),
        .I1(\reg_768_reg[31] ),
        .I2(\reg_768_reg[26] ),
        .O(B_q0[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_load_30_reg_2466[27]_i_1 
       (.I0(\gen_write[1].mem_reg_1 [27]),
        .I1(\reg_768_reg[31] ),
        .I2(\reg_768_reg[27] ),
        .O(B_q0[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_load_30_reg_2466[28]_i_1 
       (.I0(\gen_write[1].mem_reg_1 [28]),
        .I1(\reg_768_reg[31] ),
        .I2(\reg_768_reg[28] ),
        .O(B_q0[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_load_30_reg_2466[29]_i_1 
       (.I0(\gen_write[1].mem_reg_1 [29]),
        .I1(\reg_768_reg[31] ),
        .I2(\reg_768_reg[29] ),
        .O(B_q0[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_load_30_reg_2466[30]_i_1 
       (.I0(\gen_write[1].mem_reg_1 [30]),
        .I1(\reg_768_reg[31] ),
        .I2(\reg_768_reg[30] ),
        .O(B_q0[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_load_30_reg_2466[31]_i_1 
       (.I0(\gen_write[1].mem_reg_1 [31]),
        .I1(\reg_768_reg[31] ),
        .I2(\reg_768_reg[31]_0 ),
        .O(B_q0[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_18
       (.I0(\gen_write[1].mem_reg_1 [16]),
        .I1(\reg_768_reg[31] ),
        .I2(buff1_reg_15),
        .O(B_q0[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_19
       (.I0(\gen_write[1].mem_reg_1 [15]),
        .I1(\reg_768_reg[31] ),
        .I2(buff1_reg_14),
        .O(B_q0[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_20
       (.I0(\gen_write[1].mem_reg_1 [14]),
        .I1(\reg_768_reg[31] ),
        .I2(buff1_reg_13),
        .O(B_q0[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_21
       (.I0(\gen_write[1].mem_reg_1 [13]),
        .I1(\reg_768_reg[31] ),
        .I2(buff1_reg_12),
        .O(B_q0[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_22
       (.I0(\gen_write[1].mem_reg_1 [12]),
        .I1(\reg_768_reg[31] ),
        .I2(buff1_reg_11),
        .O(B_q0[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_23
       (.I0(\gen_write[1].mem_reg_1 [11]),
        .I1(\reg_768_reg[31] ),
        .I2(buff1_reg_10),
        .O(B_q0[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_24
       (.I0(\gen_write[1].mem_reg_1 [10]),
        .I1(\reg_768_reg[31] ),
        .I2(buff1_reg_9),
        .O(B_q0[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_25
       (.I0(\gen_write[1].mem_reg_1 [9]),
        .I1(\reg_768_reg[31] ),
        .I2(buff1_reg_8),
        .O(B_q0[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_26
       (.I0(\gen_write[1].mem_reg_1 [8]),
        .I1(\reg_768_reg[31] ),
        .I2(buff1_reg_7),
        .O(B_q0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_27
       (.I0(\gen_write[1].mem_reg_1 [7]),
        .I1(\reg_768_reg[31] ),
        .I2(buff1_reg_6),
        .O(B_q0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_28
       (.I0(\gen_write[1].mem_reg_1 [6]),
        .I1(\reg_768_reg[31] ),
        .I2(buff1_reg_5),
        .O(B_q0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_29
       (.I0(\gen_write[1].mem_reg_1 [5]),
        .I1(\reg_768_reg[31] ),
        .I2(buff1_reg_4),
        .O(B_q0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_30
       (.I0(\gen_write[1].mem_reg_1 [4]),
        .I1(\reg_768_reg[31] ),
        .I2(buff1_reg_3),
        .O(B_q0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_31
       (.I0(\gen_write[1].mem_reg_1 [3]),
        .I1(\reg_768_reg[31] ),
        .I2(buff1_reg_2),
        .O(B_q0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_32
       (.I0(\gen_write[1].mem_reg_1 [2]),
        .I1(\reg_768_reg[31] ),
        .I2(buff1_reg_1),
        .O(B_q0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_33
       (.I0(\gen_write[1].mem_reg_1 [1]),
        .I1(\reg_768_reg[31] ),
        .I2(buff1_reg_0),
        .O(B_q0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_34
       (.I0(\gen_write[1].mem_reg_1 [0]),
        .I1(\reg_768_reg[31] ),
        .I2(buff1_reg),
        .O(B_q0[0]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "int_B/gen_write[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_write[1].mem_reg 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gen_write[1].mem_reg_i_1__1_n_1 ,\gen_write[1].mem_reg_i_2__1_n_1 ,\gen_write[1].mem_reg_i_3__1_n_1 ,\gen_write[1].mem_reg_i_4__1_n_1 ,\gen_write[1].mem_reg_i_5__1_n_1 ,\gen_write[1].mem_reg_i_6__0_n_1 ,\gen_write[1].mem_reg_i_7__0_n_1 ,\gen_write[1].mem_reg_i_8__0_n_1 ,\gen_write[1].mem_reg_i_9__0_n_1 ,\gen_write[1].mem_reg_i_10__0_n_1 ,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ),
        .DIADI(s_axi_AXILiteS_WDATA),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\gen_write[1].mem_reg_0 ),
        .DOBDO(\gen_write[1].mem_reg_1 ),
        .DOPADOP(\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ),
        .WEA({\gen_write[1].mem_reg_i_11_n_1 ,\gen_write[1].mem_reg_i_12_n_1 ,\gen_write[1].mem_reg_i_13_n_1 ,\gen_write[1].mem_reg_i_14_n_1 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFF4F4444444F44)) 
    \gen_write[1].mem_reg_i_100 
       (.I0(\ap_CS_fsm_reg[19] ),
        .I1(\gen_write[1].mem_reg_7 [0]),
        .I2(\gen_write[1].mem_reg_i_110_n_1 ),
        .I3(\gen_write[1].mem_reg_4 [0]),
        .I4(\gen_write[1].mem_reg_i_107_n_1 ),
        .I5(\gen_write[1].mem_reg_3 [0]),
        .O(\gen_write[1].mem_reg_i_100_n_1 ));
  LUT6 #(
    .INIT(64'h0000D0DDDDDDD0DD)) 
    \gen_write[1].mem_reg_i_101 
       (.I0(\gen_write[1].mem_reg_10 [0]),
        .I1(\gen_write[1].mem_reg_i_55__0_n_1 ),
        .I2(\gen_write[1].mem_reg_i_109_n_1 ),
        .I3(add_ln16_32_reg_2178[0]),
        .I4(ap_enable_reg_pp0_iter0_reg_1),
        .I5(\gen_write[1].mem_reg_7 [0]),
        .O(\gen_write[1].mem_reg_i_101_n_1 ));
  LUT6 #(
    .INIT(64'hE0E0F0C020200000)) 
    \gen_write[1].mem_reg_i_102 
       (.I0(\gen_write[1].mem_reg_10 [0]),
        .I1(\gen_write[1].mem_reg_6 [8]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\gen_write[1].mem_reg_6 [6]),
        .I4(\gen_write[1].mem_reg_6 [7]),
        .I5(\gen_write[1].mem_reg_4 [0]),
        .O(\gen_write[1].mem_reg_i_102_n_1 ));
  LUT6 #(
    .INIT(64'h0DDDDDDDFFFFFFFF)) 
    \gen_write[1].mem_reg_i_103 
       (.I0(\gen_write[1].mem_reg_4 [0]),
        .I1(\gen_write[1].mem_reg_i_72_n_1 ),
        .I2(add_ln16_34_reg_2054[0]),
        .I3(\gen_write[1].mem_reg_6 [5]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm_reg[9] ),
        .O(\gen_write[1].mem_reg_i_103_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h3777)) 
    \gen_write[1].mem_reg_i_104 
       (.I0(\gen_write[1].mem_reg_6 [14]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\gen_write[1].mem_reg_6 [13]),
        .I3(add_ln16_32_reg_2178[6]),
        .O(\gen_write[1].mem_reg_i_104_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \gen_write[1].mem_reg_i_105 
       (.I0(add_ln16_32_reg_2178[5]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\gen_write[1].mem_reg_6 [13]),
        .I3(\gen_write[1].mem_reg_6 [14]),
        .O(\gen_write[1].mem_reg_i_105_n_1 ));
  LUT3 #(
    .INIT(8'hBF)) 
    \gen_write[1].mem_reg_i_106 
       (.I0(\gen_write[1].mem_reg_6 [17]),
        .I1(\gen_write[1].mem_reg_6 [16]),
        .I2(ap_enable_reg_pp0_iter0),
        .O(\gen_write[1].mem_reg_i_106_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_write[1].mem_reg_i_107 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\gen_write[1].mem_reg_6 [17]),
        .O(\gen_write[1].mem_reg_i_107_n_1 ));
  LUT3 #(
    .INIT(8'hBF)) 
    \gen_write[1].mem_reg_i_108 
       (.I0(\gen_write[1].mem_reg_6 [14]),
        .I1(\gen_write[1].mem_reg_6 [13]),
        .I2(ap_enable_reg_pp0_iter0),
        .O(\gen_write[1].mem_reg_i_108_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_write[1].mem_reg_i_109 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\gen_write[1].mem_reg_6 [13]),
        .O(\gen_write[1].mem_reg_i_109_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEAAAAAAAA)) 
    \gen_write[1].mem_reg_i_10__0 
       (.I0(\gen_write[1].mem_reg_i_51_n_1 ),
        .I1(\gen_write[1].mem_reg_i_52_n_1 ),
        .I2(\ap_CS_fsm_reg[28] ),
        .I3(\gen_write[1].mem_reg_i_53_n_1 ),
        .I4(\gen_write[1].mem_reg_i_54_n_1 ),
        .I5(\ap_CS_fsm_reg[29] ),
        .O(\gen_write[1].mem_reg_i_10__0_n_1 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_11 
       (.I0(s_axi_AXILiteS_WSTRB[3]),
        .I1(s_axi_AXILiteS_WVALID),
        .I2(\gen_write[1].mem_reg_11 ),
        .O(\gen_write[1].mem_reg_i_11_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_write[1].mem_reg_i_110 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\gen_write[1].mem_reg_6 [16]),
        .O(\gen_write[1].mem_reg_i_110_n_1 ));
  LUT6 #(
    .INIT(64'h1111111100001101)) 
    \gen_write[1].mem_reg_i_111 
       (.I0(\gen_write[1].mem_reg_6 [25]),
        .I1(\gen_write[1].mem_reg_6 [23]),
        .I2(\gen_write[1].mem_reg_6 [19]),
        .I3(\gen_write[1].mem_reg_6 [20]),
        .I4(\gen_write[1].mem_reg_6 [21]),
        .I5(\gen_write[1].mem_reg_6 [22]),
        .O(\gen_write[1].mem_reg_i_111_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_write[1].mem_reg_i_112 
       (.I0(\gen_write[1].mem_reg_6 [26]),
        .I1(\gen_write[1].mem_reg_6 [25]),
        .I2(\gen_write[1].mem_reg_6 [24]),
        .O(\gen_write[1].mem_reg_i_112_n_1 ));
  LUT6 #(
    .INIT(64'h0DDDDDDDFFFFFFFF)) 
    \gen_write[1].mem_reg_i_113 
       (.I0(\gen_write[1].mem_reg_4 [2]),
        .I1(\gen_write[1].mem_reg_i_72_n_1 ),
        .I2(add_ln16_34_reg_2054[2]),
        .I3(\gen_write[1].mem_reg_6 [5]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm_reg[9] ),
        .O(\gen_write[1].mem_reg_i_113_n_1 ));
  LUT6 #(
    .INIT(64'hE0E0F0C020200000)) 
    \gen_write[1].mem_reg_i_114 
       (.I0(\gen_write[1].mem_reg_10 [2]),
        .I1(\gen_write[1].mem_reg_6 [8]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\gen_write[1].mem_reg_6 [6]),
        .I4(\gen_write[1].mem_reg_6 [7]),
        .I5(\gen_write[1].mem_reg_4 [2]),
        .O(\gen_write[1].mem_reg_i_114_n_1 ));
  LUT6 #(
    .INIT(64'h0000D0DDDDDDD0DD)) 
    \gen_write[1].mem_reg_i_115 
       (.I0(\gen_write[1].mem_reg_10 [2]),
        .I1(\gen_write[1].mem_reg_i_55__0_n_1 ),
        .I2(\gen_write[1].mem_reg_i_109_n_1 ),
        .I3(add_ln16_32_reg_2178[2]),
        .I4(ap_enable_reg_pp0_iter0_reg_1),
        .I5(\gen_write[1].mem_reg_7 [2]),
        .O(\gen_write[1].mem_reg_i_115_n_1 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_12 
       (.I0(s_axi_AXILiteS_WSTRB[2]),
        .I1(s_axi_AXILiteS_WVALID),
        .I2(\gen_write[1].mem_reg_11 ),
        .O(\gen_write[1].mem_reg_i_12_n_1 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_13 
       (.I0(s_axi_AXILiteS_WSTRB[1]),
        .I1(s_axi_AXILiteS_WVALID),
        .I2(\gen_write[1].mem_reg_11 ),
        .O(\gen_write[1].mem_reg_i_13_n_1 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_14 
       (.I0(s_axi_AXILiteS_WSTRB[0]),
        .I1(s_axi_AXILiteS_WVALID),
        .I2(\gen_write[1].mem_reg_11 ),
        .O(\gen_write[1].mem_reg_i_14_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_write[1].mem_reg_i_15__0 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\gen_write[1].mem_reg_6 [19]),
        .O(\gen_write[1].mem_reg_i_15__0_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000FF01FF)) 
    \gen_write[1].mem_reg_i_16 
       (.I0(\gen_write[1].mem_reg_6 [20]),
        .I1(\gen_write[1].mem_reg_6 [22]),
        .I2(\gen_write[1].mem_reg_6 [23]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\gen_write[1].mem_reg_6 [21]),
        .I5(\ap_CS_fsm_reg[28]_0 ),
        .O(\gen_write[1].mem_reg_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h08AA)) 
    \gen_write[1].mem_reg_i_17__0 
       (.I0(\ap_CS_fsm_reg[22] ),
        .I1(\ap_CS_fsm_reg[17] ),
        .I2(\gen_write[1].mem_reg_i_55__0_n_1 ),
        .I3(\gen_write[1].mem_reg_i_56_n_1 ),
        .O(\gen_write[1].mem_reg_i_17__0_n_1 ));
  LUT6 #(
    .INIT(64'h0F5FDF5FFF5FDF5F)) 
    \gen_write[1].mem_reg_i_18 
       (.I0(\ap_CS_fsm_reg[31] ),
        .I1(\gen_write[1].mem_reg_6 [27]),
        .I2(\gen_write[1].mem_reg_i_51__0_n_1 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\gen_write[1].mem_reg_6 [30]),
        .I5(\gen_write[1].mem_reg_4 [5]),
        .O(\gen_write[1].mem_reg_i_18_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hE0A0)) 
    \gen_write[1].mem_reg_i_19__0 
       (.I0(\gen_write[1].mem_reg_6 [26]),
        .I1(\gen_write[1].mem_reg_5 [5]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\gen_write[1].mem_reg_6 [25]),
        .O(\gen_write[1].mem_reg_i_19__0_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF2F0000)) 
    \gen_write[1].mem_reg_i_1__1 
       (.I0(\gen_write[1].mem_reg_5 [5]),
        .I1(\gen_write[1].mem_reg_i_15__0_n_1 ),
        .I2(\gen_write[1].mem_reg_i_16_n_1 ),
        .I3(\gen_write[1].mem_reg_i_17__0_n_1 ),
        .I4(\ap_CS_fsm_reg[29] ),
        .I5(\gen_write[1].mem_reg_i_18_n_1 ),
        .O(\gen_write[1].mem_reg_i_1__1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFEFAFFFFFEFFF)) 
    \gen_write[1].mem_reg_i_20__0 
       (.I0(\gen_write[1].mem_reg_8 ),
        .I1(\gen_write[1].mem_reg_5 [5]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\gen_write[1].mem_reg_6 [19]),
        .I4(\gen_write[1].mem_reg_6 [20]),
        .I5(\gen_write[1].mem_reg_6 [18]),
        .O(\gen_write[1].mem_reg_i_20__0_n_1 ));
  LUT6 #(
    .INIT(64'h7555777700000000)) 
    \gen_write[1].mem_reg_i_21__0 
       (.I0(\gen_write[1].mem_reg_i_57_n_1 ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_enable_reg_pp0_iter0_reg_0),
        .I3(add_ln16_34_reg_2054[6]),
        .I4(\ap_CS_fsm_reg[9] ),
        .I5(\ap_CS_fsm_reg[22] ),
        .O(\gen_write[1].mem_reg_i_21__0_n_1 ));
  LUT6 #(
    .INIT(64'h0404444004004440)) 
    \gen_write[1].mem_reg_i_23__0 
       (.I0(\gen_write[1].mem_reg_6 [26]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\gen_write[1].mem_reg_6 [25]),
        .I3(\gen_write[1].mem_reg_6 [24]),
        .I4(\gen_write[1].mem_reg_5 [5]),
        .I5(\gen_write[1].mem_reg_6 [21]),
        .O(\gen_write[1].mem_reg_i_23__0_n_1 ));
  LUT6 #(
    .INIT(64'h0800F8000F00FF00)) 
    \gen_write[1].mem_reg_i_24__0 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\gen_write[1].mem_reg_6 [8]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg[22] ),
        .I4(\gen_write[1].mem_reg_i_58__0_n_1 ),
        .I5(\gen_write[1].mem_reg_i_59__0_n_1 ),
        .O(\gen_write[1].mem_reg_i_24__0_n_1 ));
  LUT6 #(
    .INIT(64'h0FBFFFBF0F3FFF3F)) 
    \gen_write[1].mem_reg_i_25 
       (.I0(\gen_write[1].mem_reg_3 [6]),
        .I1(\ap_CS_fsm_reg[31] ),
        .I2(\gen_write[1].mem_reg_i_51__0_n_1 ),
        .I3(\gen_write[1].mem_reg_i_60__0_n_1 ),
        .I4(\gen_write[1].mem_reg_4 [5]),
        .I5(\gen_write[1].mem_reg_i_61_n_1 ),
        .O(\gen_write[1].mem_reg_i_25_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000F1F)) 
    \gen_write[1].mem_reg_i_26 
       (.I0(\gen_write[1].mem_reg_6 [20]),
        .I1(\gen_write[1].mem_reg_6 [18]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\gen_write[1].mem_reg_6 [19]),
        .I4(\gen_write[1].mem_reg_i_48_n_1 ),
        .I5(\ap_CS_fsm_reg[28]_0 ),
        .O(\ap_CS_fsm_reg[22] ));
  LUT6 #(
    .INIT(64'hFF5D0000FFFFFFFF)) 
    \gen_write[1].mem_reg_i_26__0 
       (.I0(\gen_write[1].mem_reg_i_62__0_n_1 ),
        .I1(\ap_CS_fsm_reg[14] ),
        .I2(\gen_write[1].mem_reg_i_63__0_n_1 ),
        .I3(\gen_write[1].mem_reg_i_64__0_n_1 ),
        .I4(\ap_CS_fsm_reg[22] ),
        .I5(\ap_CS_fsm_reg[29] ),
        .O(\gen_write[1].mem_reg_i_26__0_n_1 ));
  LUT6 #(
    .INIT(64'hFAFEAAAAFFFEAAAA)) 
    \gen_write[1].mem_reg_i_27 
       (.I0(\gen_write[1].mem_reg_i_48_n_1 ),
        .I1(\gen_write[1].mem_reg_6 [18]),
        .I2(\gen_write[1].mem_reg_6 [20]),
        .I3(\gen_write[1].mem_reg_6 [19]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\gen_write[1].mem_reg_5 [5]),
        .O(\gen_write[1].mem_reg_i_27_n_1 ));
  LUT6 #(
    .INIT(64'hAAAAFEAAFFAAEEAA)) 
    \gen_write[1].mem_reg_i_28 
       (.I0(\ap_CS_fsm_reg[28]_0 ),
        .I1(\gen_write[1].mem_reg_6 [22]),
        .I2(\gen_write[1].mem_reg_6 [21]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\gen_write[1].mem_reg_6 [23]),
        .I5(\gen_write[1].mem_reg_5 [5]),
        .O(\gen_write[1].mem_reg_i_28_n_1 ));
  LUT4 #(
    .INIT(16'hFFBF)) 
    \gen_write[1].mem_reg_i_28__0 
       (.I0(\gen_write[1].mem_reg_6 [17]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\gen_write[1].mem_reg_6 [15]),
        .I3(\gen_write[1].mem_reg_6 [16]),
        .O(\ap_CS_fsm_reg[19] ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hB0F0B0A0)) 
    \gen_write[1].mem_reg_i_29__0 
       (.I0(\gen_write[1].mem_reg_6 [26]),
        .I1(\gen_write[1].mem_reg_5 [5]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\gen_write[1].mem_reg_6 [25]),
        .I4(\gen_write[1].mem_reg_6 [24]),
        .O(\gen_write[1].mem_reg_i_29__0_n_1 ));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \gen_write[1].mem_reg_i_2__1 
       (.I0(\gen_write[1].mem_reg_i_18_n_1 ),
        .I1(\gen_write[1].mem_reg_i_19__0_n_1 ),
        .I2(\gen_write[1].mem_reg_i_20__0_n_1 ),
        .I3(\gen_write[1].mem_reg_i_21__0_n_1 ),
        .I4(\ap_CS_fsm_reg[29] ),
        .O(\gen_write[1].mem_reg_i_2__1_n_1 ));
  LUT6 #(
    .INIT(64'h20AA2020AAAAAAAA)) 
    \gen_write[1].mem_reg_i_30 
       (.I0(\ap_CS_fsm_reg[28] ),
        .I1(\gen_write[1].mem_reg_9 ),
        .I2(\gen_write[1].mem_reg_10 [6]),
        .I3(\gen_write[1].mem_reg_i_65_n_1 ),
        .I4(\ap_CS_fsm_reg[7] ),
        .I5(\gen_write[1].mem_reg_i_66_n_1 ),
        .O(\gen_write[1].mem_reg_i_30_n_1 ));
  LUT6 #(
    .INIT(64'h00000000E200E2FF)) 
    \gen_write[1].mem_reg_i_31 
       (.I0(\gen_write[1].mem_reg_i_67_n_1 ),
        .I1(\gen_write[1].mem_reg_i_60__0_n_1 ),
        .I2(\gen_write[1].mem_reg_4 [5]),
        .I3(\gen_write[1].mem_reg_i_51__0_n_1 ),
        .I4(\gen_write[1].mem_reg_7 [6]),
        .I5(\ap_CS_fsm_reg[29] ),
        .O(\gen_write[1].mem_reg_i_31_n_1 ));
  LUT6 #(
    .INIT(64'h0C0C0C0C0C0C0C4C)) 
    \gen_write[1].mem_reg_i_31__0 
       (.I0(\gen_write[1].mem_reg_6 [27]),
        .I1(\gen_write[1].mem_reg_i_51__0_n_1 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\gen_write[1].mem_reg_6 [30]),
        .I4(\gen_write[1].mem_reg_6 [29]),
        .I5(\gen_write[1].mem_reg_6 [28]),
        .O(\ap_CS_fsm_reg[29] ));
  LUT6 #(
    .INIT(64'h00F0FFF077F055F0)) 
    \gen_write[1].mem_reg_i_32 
       (.I0(\gen_write[1].mem_reg_i_68__0_n_1 ),
        .I1(\ap_CS_fsm_reg[31] ),
        .I2(\gen_write[1].mem_reg_7 [5]),
        .I3(\gen_write[1].mem_reg_i_51__0_n_1 ),
        .I4(\gen_write[1].mem_reg_4 [5]),
        .I5(\gen_write[1].mem_reg_i_60__0_n_1 ),
        .O(\gen_write[1].mem_reg_i_32_n_1 ));
  LUT6 #(
    .INIT(64'h20AAAAAA20AA20AA)) 
    \gen_write[1].mem_reg_i_33__0 
       (.I0(\ap_CS_fsm_reg[22] ),
        .I1(\gen_write[1].mem_reg_i_69__0_n_1 ),
        .I2(\ap_CS_fsm_reg[14] ),
        .I3(\gen_write[1].mem_reg_i_70__0_n_1 ),
        .I4(\gen_write[1].mem_reg_i_71__0_n_1 ),
        .I5(\ap_CS_fsm_reg[17] ),
        .O(\gen_write[1].mem_reg_i_33__0_n_1 ));
  LUT6 #(
    .INIT(64'hC0404040C0000000)) 
    \gen_write[1].mem_reg_i_34__0 
       (.I0(\gen_write[1].mem_reg_i_72_n_1 ),
        .I1(\ap_CS_fsm_reg[9] ),
        .I2(\ap_CS_fsm_reg[28] ),
        .I3(add_ln16_34_reg_2054[5]),
        .I4(ap_enable_reg_pp0_iter0_reg_0),
        .I5(\gen_write[1].mem_reg_4 [5]),
        .O(\gen_write[1].mem_reg_i_34__0_n_1 ));
  LUT6 #(
    .INIT(64'h88800080AAAAAAAA)) 
    \gen_write[1].mem_reg_i_35 
       (.I0(\ap_CS_fsm_reg[28] ),
        .I1(\ap_CS_fsm_reg[7] ),
        .I2(\gen_write[1].mem_reg_i_30_0 [5]),
        .I3(\ap_CS_fsm_reg[4] ),
        .I4(\gen_write[1].mem_reg_4 [5]),
        .I5(\gen_write[1].mem_reg_i_73_n_1 ),
        .O(\gen_write[1].mem_reg_i_35_n_1 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \gen_write[1].mem_reg_i_35__0 
       (.I0(\gen_write[1].mem_reg_6 [29]),
        .I1(\gen_write[1].mem_reg_6 [28]),
        .I2(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm_reg[31] ));
  LUT6 #(
    .INIT(64'hBABBBABAAAAAAAAA)) 
    \gen_write[1].mem_reg_i_36 
       (.I0(\gen_write[1].mem_reg_i_74_n_1 ),
        .I1(\ap_CS_fsm_reg[28]_0 ),
        .I2(\gen_write[1].mem_reg_i_75_n_1 ),
        .I3(\ap_CS_fsm_reg[25] ),
        .I4(\gen_write[1].mem_reg_4 [5]),
        .I5(\gen_write[1].mem_reg_i_27_n_1 ),
        .O(\gen_write[1].mem_reg_i_36_n_1 ));
  LUT6 #(
    .INIT(64'hFC0C5C5C5C5C5C5C)) 
    \gen_write[1].mem_reg_i_37 
       (.I0(\gen_write[1].mem_reg_i_76_n_1 ),
        .I1(\gen_write[1].mem_reg_7 [4]),
        .I2(\gen_write[1].mem_reg_i_51__0_n_1 ),
        .I3(\gen_write[1].mem_reg_4 [4]),
        .I4(\gen_write[1].mem_reg_6 [30]),
        .I5(ap_enable_reg_pp0_iter0),
        .O(\gen_write[1].mem_reg_i_37_n_1 ));
  LUT6 #(
    .INIT(64'h00000000222AAA2A)) 
    \gen_write[1].mem_reg_i_38 
       (.I0(\gen_write[1].mem_reg_i_77_n_1 ),
        .I1(\ap_CS_fsm_reg[7] ),
        .I2(\gen_write[1].mem_reg_i_30_0 [4]),
        .I3(\ap_CS_fsm_reg[4] ),
        .I4(\gen_write[1].mem_reg_4 [4]),
        .I5(\gen_write[1].mem_reg_i_78_n_1 ),
        .O(\gen_write[1].mem_reg_i_38_n_1 ));
  LUT6 #(
    .INIT(64'h20AA2020AAAAAAAA)) 
    \gen_write[1].mem_reg_i_39 
       (.I0(\ap_CS_fsm_reg[22] ),
        .I1(\gen_write[1].mem_reg_i_79_n_1 ),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\gen_write[1].mem_reg_i_56_n_1 ),
        .I4(\gen_write[1].mem_reg_4 [4]),
        .I5(\gen_write[1].mem_reg_i_80_n_1 ),
        .O(\gen_write[1].mem_reg_i_39_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \gen_write[1].mem_reg_i_39__0 
       (.I0(\ap_CS_fsm_reg[28]_0 ),
        .I1(\gen_write[1].mem_reg_i_48_n_1 ),
        .I2(\gen_write[1].mem_reg_i_59_n_1 ),
        .I3(\ap_CS_fsm_reg[17] ),
        .I4(\gen_write[1].mem_reg_i_60_n_1 ),
        .I5(\gen_write[1].mem_reg_i_61__0_n_1 ),
        .O(\ap_CS_fsm_reg[28] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEF0000)) 
    \gen_write[1].mem_reg_i_3__1 
       (.I0(\gen_write[1].mem_reg_2 ),
        .I1(\gen_write[1].mem_reg_i_23__0_n_1 ),
        .I2(\gen_write[1].mem_reg_i_20__0_n_1 ),
        .I3(\gen_write[1].mem_reg_i_24__0_n_1 ),
        .I4(\ap_CS_fsm_reg[29] ),
        .I5(\gen_write[1].mem_reg_i_25_n_1 ),
        .O(\gen_write[1].mem_reg_i_3__1_n_1 ));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \gen_write[1].mem_reg_i_40__0 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\gen_write[1].mem_reg_4 [4]),
        .I2(\gen_write[1].mem_reg_i_81_n_1 ),
        .I3(\gen_write[1].mem_reg_i_82_n_1 ),
        .I4(\gen_write[1].mem_reg_5 [4]),
        .O(\gen_write[1].mem_reg_i_40__0_n_1 ));
  LUT6 #(
    .INIT(64'hFC0C5C5C5C5C5C5C)) 
    \gen_write[1].mem_reg_i_41 
       (.I0(\gen_write[1].mem_reg_i_83_n_1 ),
        .I1(\gen_write[1].mem_reg_7 [3]),
        .I2(\gen_write[1].mem_reg_i_51__0_n_1 ),
        .I3(\gen_write[1].mem_reg_4 [3]),
        .I4(\gen_write[1].mem_reg_6 [30]),
        .I5(ap_enable_reg_pp0_iter0),
        .O(\gen_write[1].mem_reg_i_41_n_1 ));
  LUT6 #(
    .INIT(64'h00000000222AAA2A)) 
    \gen_write[1].mem_reg_i_42__0 
       (.I0(\gen_write[1].mem_reg_i_84_n_1 ),
        .I1(\ap_CS_fsm_reg[7] ),
        .I2(\gen_write[1].mem_reg_i_30_0 [3]),
        .I3(\ap_CS_fsm_reg[4] ),
        .I4(\gen_write[1].mem_reg_4 [3]),
        .I5(\gen_write[1].mem_reg_i_85_n_1 ),
        .O(\gen_write[1].mem_reg_i_42__0_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFAAA8FFFFFFFF)) 
    \gen_write[1].mem_reg_i_43 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\gen_write[1].mem_reg_6 [9]),
        .I2(\gen_write[1].mem_reg_6 [11]),
        .I3(\gen_write[1].mem_reg_6 [10]),
        .I4(\gen_write[1].mem_reg_i_60_n_1 ),
        .I5(\ap_CS_fsm_reg[17] ),
        .O(ap_enable_reg_pp0_iter0_reg));
  LUT6 #(
    .INIT(64'hB0BB0000FFFFFFFF)) 
    \gen_write[1].mem_reg_i_43__0 
       (.I0(\gen_write[1].mem_reg_i_86_n_1 ),
        .I1(\ap_CS_fsm_reg[17] ),
        .I2(\gen_write[1].mem_reg_i_56_n_1 ),
        .I3(\gen_write[1].mem_reg_4 [3]),
        .I4(\gen_write[1].mem_reg_i_87_n_1 ),
        .I5(\ap_CS_fsm_reg[22] ),
        .O(\gen_write[1].mem_reg_i_43__0_n_1 ));
  LUT5 #(
    .INIT(32'h04550404)) 
    \gen_write[1].mem_reg_i_44 
       (.I0(\ap_CS_fsm_reg[22] ),
        .I1(\gen_write[1].mem_reg_4 [3]),
        .I2(\gen_write[1].mem_reg_i_81_n_1 ),
        .I3(\gen_write[1].mem_reg_i_82_n_1 ),
        .I4(\gen_write[1].mem_reg_5 [3]),
        .O(\gen_write[1].mem_reg_i_44_n_1 ));
  LUT6 #(
    .INIT(64'hFC0C5C5C5C5C5C5C)) 
    \gen_write[1].mem_reg_i_45 
       (.I0(\gen_write[1].mem_reg_i_88_n_1 ),
        .I1(\gen_write[1].mem_reg_7 [2]),
        .I2(\gen_write[1].mem_reg_i_51__0_n_1 ),
        .I3(\gen_write[1].mem_reg_4 [2]),
        .I4(\gen_write[1].mem_reg_6 [30]),
        .I5(ap_enable_reg_pp0_iter0),
        .O(\gen_write[1].mem_reg_i_45_n_1 ));
  LUT6 #(
    .INIT(64'hFF0F333355553333)) 
    \gen_write[1].mem_reg_i_46__0 
       (.I0(\gen_write[1].mem_reg_i_89_n_1 ),
        .I1(\gen_write[1].mem_reg_i_90_n_1 ),
        .I2(\gen_write[1].mem_reg_i_91_n_1 ),
        .I3(\gen_write[1].mem_reg_i_92_n_1 ),
        .I4(\ap_CS_fsm_reg[22] ),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(\gen_write[1].mem_reg_i_46__0_n_1 ));
  LUT6 #(
    .INIT(64'hFC5C5C5C0C5C5C5C)) 
    \gen_write[1].mem_reg_i_47 
       (.I0(\gen_write[1].mem_reg_i_93_n_1 ),
        .I1(\gen_write[1].mem_reg_7 [1]),
        .I2(\gen_write[1].mem_reg_i_51__0_n_1 ),
        .I3(\gen_write[1].mem_reg_6 [30]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\gen_write[1].mem_reg_4 [1]),
        .O(\gen_write[1].mem_reg_i_47_n_1 ));
  LUT5 #(
    .INIT(32'h00AA02AA)) 
    \gen_write[1].mem_reg_i_47__0 
       (.I0(\ap_CS_fsm_reg[9] ),
        .I1(\gen_write[1].mem_reg_6 [5]),
        .I2(\gen_write[1].mem_reg_6 [4]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\gen_write[1].mem_reg_6 [3]),
        .O(\ap_CS_fsm_reg[7] ));
  LUT4 #(
    .INIT(16'hF0E0)) 
    \gen_write[1].mem_reg_i_48 
       (.I0(\gen_write[1].mem_reg_6 [22]),
        .I1(\gen_write[1].mem_reg_6 [23]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\gen_write[1].mem_reg_6 [21]),
        .O(\gen_write[1].mem_reg_i_48_n_1 ));
  LUT6 #(
    .INIT(64'h00000000222AAA2A)) 
    \gen_write[1].mem_reg_i_48__0 
       (.I0(\gen_write[1].mem_reg_i_94_n_1 ),
        .I1(\ap_CS_fsm_reg[7] ),
        .I2(\gen_write[1].mem_reg_i_30_0 [1]),
        .I3(\ap_CS_fsm_reg[4] ),
        .I4(\gen_write[1].mem_reg_4 [1]),
        .I5(\gen_write[1].mem_reg_i_95_n_1 ),
        .O(\gen_write[1].mem_reg_i_48__0_n_1 ));
  LUT4 #(
    .INIT(16'hCCC8)) 
    \gen_write[1].mem_reg_i_49 
       (.I0(\gen_write[1].mem_reg_6 [26]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\gen_write[1].mem_reg_6 [25]),
        .I3(\gen_write[1].mem_reg_6 [24]),
        .O(\ap_CS_fsm_reg[28]_0 ));
  LUT6 #(
    .INIT(64'h45004545FFFFFFFF)) 
    \gen_write[1].mem_reg_i_49__0 
       (.I0(\gen_write[1].mem_reg_i_96_n_1 ),
        .I1(\gen_write[1].mem_reg_i_56_n_1 ),
        .I2(\gen_write[1].mem_reg_4 [1]),
        .I3(\gen_write[1].mem_reg_i_97_n_1 ),
        .I4(\ap_CS_fsm_reg[17] ),
        .I5(\ap_CS_fsm_reg[22] ),
        .O(\gen_write[1].mem_reg_i_49__0_n_1 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFAE)) 
    \gen_write[1].mem_reg_i_4__1 
       (.I0(\gen_write[1].mem_reg_i_26__0_n_1 ),
        .I1(\gen_write[1].mem_reg_i_27_n_1 ),
        .I2(\gen_write[1].mem_reg_i_28_n_1 ),
        .I3(\gen_write[1].mem_reg_i_29__0_n_1 ),
        .I4(\gen_write[1].mem_reg_i_30_n_1 ),
        .I5(\gen_write[1].mem_reg_i_31_n_1 ),
        .O(\gen_write[1].mem_reg_i_4__1_n_1 ));
  LUT5 #(
    .INIT(32'h04550404)) 
    \gen_write[1].mem_reg_i_50 
       (.I0(\ap_CS_fsm_reg[22] ),
        .I1(\gen_write[1].mem_reg_4 [1]),
        .I2(\gen_write[1].mem_reg_i_81_n_1 ),
        .I3(\gen_write[1].mem_reg_i_82_n_1 ),
        .I4(\gen_write[1].mem_reg_5 [1]),
        .O(\gen_write[1].mem_reg_i_50_n_1 ));
  LUT4 #(
    .INIT(16'h3337)) 
    \gen_write[1].mem_reg_i_50__0 
       (.I0(\gen_write[1].mem_reg_6 [15]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\gen_write[1].mem_reg_6 [16]),
        .I3(\gen_write[1].mem_reg_6 [17]),
        .O(\ap_CS_fsm_reg[17] ));
  LUT6 #(
    .INIT(64'hFC0C5C5C5C5C5C5C)) 
    \gen_write[1].mem_reg_i_51 
       (.I0(\gen_write[1].mem_reg_i_98_n_1 ),
        .I1(\gen_write[1].mem_reg_7 [0]),
        .I2(\gen_write[1].mem_reg_i_51__0_n_1 ),
        .I3(\gen_write[1].mem_reg_4 [0]),
        .I4(\gen_write[1].mem_reg_6 [30]),
        .I5(ap_enable_reg_pp0_iter0),
        .O(\gen_write[1].mem_reg_i_51_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_write[1].mem_reg_i_51__0 
       (.I0(\gen_write[1].mem_reg_i_25_0 ),
        .I1(\gen_write[1].mem_reg_6 [0]),
        .O(\gen_write[1].mem_reg_i_51__0_n_1 ));
  LUT6 #(
    .INIT(64'h8A88AAAA8A888A88)) 
    \gen_write[1].mem_reg_i_52 
       (.I0(\gen_write[1].mem_reg_i_99_n_1 ),
        .I1(\gen_write[1].mem_reg_i_100_n_1 ),
        .I2(\gen_write[1].mem_reg_i_101_n_1 ),
        .I3(\ap_CS_fsm_reg[17] ),
        .I4(\gen_write[1].mem_reg_i_56_n_1 ),
        .I5(\gen_write[1].mem_reg_4 [0]),
        .O(\gen_write[1].mem_reg_i_52_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_write[1].mem_reg_i_52__0 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\gen_write[1].mem_reg_6 [14]),
        .O(ap_enable_reg_pp0_iter0_reg_1));
  LUT6 #(
    .INIT(64'hFFFFA808FFFFFFFF)) 
    \gen_write[1].mem_reg_i_53 
       (.I0(\ap_CS_fsm_reg[7] ),
        .I1(\gen_write[1].mem_reg_i_30_0 [0]),
        .I2(\ap_CS_fsm_reg[4] ),
        .I3(\gen_write[1].mem_reg_4 [0]),
        .I4(\gen_write[1].mem_reg_i_102_n_1 ),
        .I5(\gen_write[1].mem_reg_i_103_n_1 ),
        .O(\gen_write[1].mem_reg_i_53_n_1 ));
  LUT5 #(
    .INIT(32'h04550404)) 
    \gen_write[1].mem_reg_i_54 
       (.I0(\ap_CS_fsm_reg[22] ),
        .I1(\gen_write[1].mem_reg_4 [0]),
        .I2(\gen_write[1].mem_reg_i_81_n_1 ),
        .I3(\gen_write[1].mem_reg_i_82_n_1 ),
        .I4(\gen_write[1].mem_reg_5 [0]),
        .O(\gen_write[1].mem_reg_i_54_n_1 ));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \gen_write[1].mem_reg_i_55__0 
       (.I0(\gen_write[1].mem_reg_6 [12]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\gen_write[1].mem_reg_6 [14]),
        .I3(\gen_write[1].mem_reg_6 [13]),
        .O(\gen_write[1].mem_reg_i_55__0_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF5557FFFFFFFF)) 
    \gen_write[1].mem_reg_i_56 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\gen_write[1].mem_reg_6 [9]),
        .I2(\gen_write[1].mem_reg_6 [11]),
        .I3(\gen_write[1].mem_reg_6 [10]),
        .I4(\gen_write[1].mem_reg_i_60_n_1 ),
        .I5(\ap_CS_fsm_reg[17] ),
        .O(\gen_write[1].mem_reg_i_56_n_1 ));
  LUT5 #(
    .INIT(32'h00AA02AA)) 
    \gen_write[1].mem_reg_i_56__0 
       (.I0(\ap_CS_fsm_reg[17] ),
        .I1(\gen_write[1].mem_reg_6 [12]),
        .I2(\gen_write[1].mem_reg_6 [13]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\gen_write[1].mem_reg_6 [14]),
        .O(\ap_CS_fsm_reg[14] ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F03070)) 
    \gen_write[1].mem_reg_i_57 
       (.I0(\gen_write[1].mem_reg_6 [11]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm_reg[17] ),
        .I3(\gen_write[1].mem_reg_6 [12]),
        .I4(\gen_write[1].mem_reg_6 [13]),
        .I5(\gen_write[1].mem_reg_6 [14]),
        .O(\gen_write[1].mem_reg_i_57_n_1 ));
  LUT6 #(
    .INIT(64'h55CC55CCFFCC0CCC)) 
    \gen_write[1].mem_reg_i_58__0 
       (.I0(\gen_write[1].mem_reg_3 [6]),
        .I1(\gen_write[1].mem_reg_i_104_n_1 ),
        .I2(\gen_write[1].mem_reg_6 [15]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\gen_write[1].mem_reg_6 [16]),
        .I5(\gen_write[1].mem_reg_6 [17]),
        .O(\gen_write[1].mem_reg_i_58__0_n_1 ));
  LUT4 #(
    .INIT(16'h3337)) 
    \gen_write[1].mem_reg_i_59 
       (.I0(\gen_write[1].mem_reg_6 [19]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\gen_write[1].mem_reg_6 [18]),
        .I3(\gen_write[1].mem_reg_6 [20]),
        .O(\gen_write[1].mem_reg_i_59_n_1 ));
  LUT6 #(
    .INIT(64'h4F4F4F7FFFFFFFFF)) 
    \gen_write[1].mem_reg_i_59__0 
       (.I0(add_ln16_34_reg_2054[5]),
        .I1(\gen_write[1].mem_reg_6 [5]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\gen_write[1].mem_reg_6 [4]),
        .I4(\gen_write[1].mem_reg_6 [3]),
        .I5(\ap_CS_fsm_reg[9] ),
        .O(\gen_write[1].mem_reg_i_59__0_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \gen_write[1].mem_reg_i_5__1 
       (.I0(\gen_write[1].mem_reg_i_32_n_1 ),
        .I1(\gen_write[1].mem_reg_i_33__0_n_1 ),
        .I2(\gen_write[1].mem_reg_i_34__0_n_1 ),
        .I3(\gen_write[1].mem_reg_i_35_n_1 ),
        .I4(\gen_write[1].mem_reg_i_36_n_1 ),
        .I5(\ap_CS_fsm_reg[29] ),
        .O(\gen_write[1].mem_reg_i_5__1_n_1 ));
  LUT4 #(
    .INIT(16'hCCC8)) 
    \gen_write[1].mem_reg_i_60 
       (.I0(\gen_write[1].mem_reg_6 [14]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\gen_write[1].mem_reg_6 [13]),
        .I3(\gen_write[1].mem_reg_6 [12]),
        .O(\gen_write[1].mem_reg_i_60_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_write[1].mem_reg_i_60__0 
       (.I0(\gen_write[1].mem_reg_6 [30]),
        .I1(ap_enable_reg_pp0_iter0),
        .O(\gen_write[1].mem_reg_i_60__0_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_write[1].mem_reg_i_61 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\gen_write[1].mem_reg_6 [27]),
        .O(\gen_write[1].mem_reg_i_61_n_1 ));
  LUT4 #(
    .INIT(16'hFE00)) 
    \gen_write[1].mem_reg_i_61__0 
       (.I0(\gen_write[1].mem_reg_6 [10]),
        .I1(\gen_write[1].mem_reg_6 [11]),
        .I2(\gen_write[1].mem_reg_6 [9]),
        .I3(ap_enable_reg_pp0_iter0),
        .O(\gen_write[1].mem_reg_i_61__0_n_1 ));
  LUT4 #(
    .INIT(16'h01FF)) 
    \gen_write[1].mem_reg_i_62 
       (.I0(\gen_write[1].mem_reg_6 [7]),
        .I1(\gen_write[1].mem_reg_6 [6]),
        .I2(\gen_write[1].mem_reg_6 [8]),
        .I3(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm_reg[9] ));
  LUT6 #(
    .INIT(64'h15001515FFFFFFFF)) 
    \gen_write[1].mem_reg_i_62__0 
       (.I0(\gen_write[1].mem_reg_i_105_n_1 ),
        .I1(ap_enable_reg_pp0_iter0_reg_1),
        .I2(\gen_write[1].mem_reg_7 [6]),
        .I3(\gen_write[1].mem_reg_i_55__0_n_1 ),
        .I4(\gen_write[1].mem_reg_10 [6]),
        .I5(\ap_CS_fsm_reg[17] ),
        .O(\gen_write[1].mem_reg_i_62__0_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_write[1].mem_reg_i_63 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\gen_write[1].mem_reg_6 [5]),
        .O(ap_enable_reg_pp0_iter0_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \gen_write[1].mem_reg_i_63__0 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\gen_write[1].mem_reg_6 [10]),
        .I2(\gen_write[1].mem_reg_6 [11]),
        .I3(\gen_write[1].mem_reg_4 [5]),
        .O(\gen_write[1].mem_reg_i_63__0_n_1 ));
  LUT6 #(
    .INIT(64'hFFF800000F080000)) 
    \gen_write[1].mem_reg_i_64__0 
       (.I0(\gen_write[1].mem_reg_6 [15]),
        .I1(\gen_write[1].mem_reg_7 [6]),
        .I2(\gen_write[1].mem_reg_6 [17]),
        .I3(\gen_write[1].mem_reg_6 [16]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\gen_write[1].mem_reg_3 [5]),
        .O(\gen_write[1].mem_reg_i_64__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h07FF)) 
    \gen_write[1].mem_reg_i_65 
       (.I0(\gen_write[1].mem_reg_i_30_0 [6]),
        .I1(\gen_write[1].mem_reg_6 [1]),
        .I2(\gen_write[1].mem_reg_6 [2]),
        .I3(ap_enable_reg_pp0_iter0),
        .O(\gen_write[1].mem_reg_i_65_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \gen_write[1].mem_reg_i_65__0 
       (.I0(\gen_write[1].mem_reg_6 [2]),
        .I1(\gen_write[1].mem_reg_6 [1]),
        .I2(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm_reg[4] ));
  LUT5 #(
    .INIT(32'h57FFDFFF)) 
    \gen_write[1].mem_reg_i_66 
       (.I0(\ap_CS_fsm_reg[9] ),
        .I1(\gen_write[1].mem_reg_6 [5]),
        .I2(\gen_write[1].mem_reg_6 [4]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(add_ln16_34_reg_2054[5]),
        .O(\gen_write[1].mem_reg_i_66_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h00BFFFFF)) 
    \gen_write[1].mem_reg_i_67 
       (.I0(\gen_write[1].mem_reg_6 [28]),
        .I1(\gen_write[1].mem_reg_6 [27]),
        .I2(\gen_write[1].mem_reg_3 [5]),
        .I3(\gen_write[1].mem_reg_6 [29]),
        .I4(ap_enable_reg_pp0_iter0),
        .O(\gen_write[1].mem_reg_i_67_n_1 ));
  LUT4 #(
    .INIT(16'hA0E0)) 
    \gen_write[1].mem_reg_i_68 
       (.I0(\gen_write[1].mem_reg_6 [23]),
        .I1(\gen_write[1].mem_reg_6 [21]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\gen_write[1].mem_reg_6 [22]),
        .O(\ap_CS_fsm_reg[25] ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    \gen_write[1].mem_reg_i_68__0 
       (.I0(\gen_write[1].mem_reg_3 [5]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\gen_write[1].mem_reg_6 [27]),
        .I3(\gen_write[1].mem_reg_6 [29]),
        .I4(\gen_write[1].mem_reg_6 [28]),
        .O(\gen_write[1].mem_reg_i_68__0_n_1 ));
  LUT3 #(
    .INIT(8'hBF)) 
    \gen_write[1].mem_reg_i_69 
       (.I0(\gen_write[1].mem_reg_6 [20]),
        .I1(\gen_write[1].mem_reg_6 [19]),
        .I2(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm_reg[22]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h3C37FFFF)) 
    \gen_write[1].mem_reg_i_69__0 
       (.I0(\gen_write[1].mem_reg_6 [9]),
        .I1(\gen_write[1].mem_reg_4 [5]),
        .I2(\gen_write[1].mem_reg_6 [11]),
        .I3(\gen_write[1].mem_reg_6 [10]),
        .I4(ap_enable_reg_pp0_iter0),
        .O(\gen_write[1].mem_reg_i_69__0_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFAEAAAAAAAA)) 
    \gen_write[1].mem_reg_i_6__0 
       (.I0(\gen_write[1].mem_reg_i_37_n_1 ),
        .I1(\ap_CS_fsm_reg[28] ),
        .I2(\gen_write[1].mem_reg_i_38_n_1 ),
        .I3(\gen_write[1].mem_reg_i_39_n_1 ),
        .I4(\gen_write[1].mem_reg_i_40__0_n_1 ),
        .I5(\ap_CS_fsm_reg[29] ),
        .O(\gen_write[1].mem_reg_i_6__0_n_1 ));
  LUT6 #(
    .INIT(64'h0000DD0DDD0DDD0D)) 
    \gen_write[1].mem_reg_i_70__0 
       (.I0(\gen_write[1].mem_reg_7 [5]),
        .I1(\ap_CS_fsm_reg[19] ),
        .I2(\gen_write[1].mem_reg_4 [5]),
        .I3(\gen_write[1].mem_reg_i_106_n_1 ),
        .I4(\gen_write[1].mem_reg_3 [5]),
        .I5(\gen_write[1].mem_reg_i_107_n_1 ),
        .O(\gen_write[1].mem_reg_i_70__0_n_1 ));
  LUT6 #(
    .INIT(64'h0DDD0DDD00000DDD)) 
    \gen_write[1].mem_reg_i_71__0 
       (.I0(\gen_write[1].mem_reg_10 [5]),
        .I1(\gen_write[1].mem_reg_i_55__0_n_1 ),
        .I2(\gen_write[1].mem_reg_7 [5]),
        .I3(ap_enable_reg_pp0_iter0_reg_1),
        .I4(add_ln16_32_reg_2178[5]),
        .I5(\gen_write[1].mem_reg_i_108_n_1 ),
        .O(\gen_write[1].mem_reg_i_71__0_n_1 ));
  LUT4 #(
    .INIT(16'hAFBF)) 
    \gen_write[1].mem_reg_i_72 
       (.I0(\gen_write[1].mem_reg_6 [5]),
        .I1(\gen_write[1].mem_reg_6 [4]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\gen_write[1].mem_reg_6 [3]),
        .O(\gen_write[1].mem_reg_i_72_n_1 ));
  LUT6 #(
    .INIT(64'h1F1F0F3FDFDFFFFF)) 
    \gen_write[1].mem_reg_i_73 
       (.I0(\gen_write[1].mem_reg_10 [5]),
        .I1(\gen_write[1].mem_reg_6 [8]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\gen_write[1].mem_reg_6 [6]),
        .I4(\gen_write[1].mem_reg_6 [7]),
        .I5(\gen_write[1].mem_reg_4 [5]),
        .O(\gen_write[1].mem_reg_i_73_n_1 ));
  LUT6 #(
    .INIT(64'hC0C8CCC800000C00)) 
    \gen_write[1].mem_reg_i_74 
       (.I0(\gen_write[1].mem_reg_6 [24]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\gen_write[1].mem_reg_6 [26]),
        .I3(\gen_write[1].mem_reg_6 [25]),
        .I4(\gen_write[1].mem_reg_5 [5]),
        .I5(\gen_write[1].mem_reg_4 [5]),
        .O(\gen_write[1].mem_reg_i_74_n_1 ));
  LUT6 #(
    .INIT(64'h4400540044555555)) 
    \gen_write[1].mem_reg_i_75 
       (.I0(\gen_write[1].mem_reg_5 [5]),
        .I1(\gen_write[1].mem_reg_6 [23]),
        .I2(\gen_write[1].mem_reg_6 [21]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\gen_write[1].mem_reg_6 [22]),
        .I5(\ap_CS_fsm_reg[22]_0 ),
        .O(\gen_write[1].mem_reg_i_75_n_1 ));
  LUT6 #(
    .INIT(64'h0007FFFFFFF7FFFF)) 
    \gen_write[1].mem_reg_i_76 
       (.I0(\gen_write[1].mem_reg_6 [27]),
        .I1(\gen_write[1].mem_reg_3 [4]),
        .I2(\gen_write[1].mem_reg_6 [29]),
        .I3(\gen_write[1].mem_reg_6 [28]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\gen_write[1].mem_reg_4 [4]),
        .O(\gen_write[1].mem_reg_i_76_n_1 ));
  LUT6 #(
    .INIT(64'h0DDDDDDDFFFFFFFF)) 
    \gen_write[1].mem_reg_i_77 
       (.I0(\gen_write[1].mem_reg_4 [4]),
        .I1(\gen_write[1].mem_reg_i_72_n_1 ),
        .I2(add_ln16_34_reg_2054[4]),
        .I3(\gen_write[1].mem_reg_6 [5]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm_reg[9] ),
        .O(\gen_write[1].mem_reg_i_77_n_1 ));
  LUT6 #(
    .INIT(64'hE0E0F0C020200000)) 
    \gen_write[1].mem_reg_i_78 
       (.I0(\gen_write[1].mem_reg_10 [4]),
        .I1(\gen_write[1].mem_reg_6 [8]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\gen_write[1].mem_reg_6 [6]),
        .I4(\gen_write[1].mem_reg_6 [7]),
        .I5(\gen_write[1].mem_reg_4 [4]),
        .O(\gen_write[1].mem_reg_i_78_n_1 ));
  LUT6 #(
    .INIT(64'h0000D0DDDDDDD0DD)) 
    \gen_write[1].mem_reg_i_79 
       (.I0(\gen_write[1].mem_reg_10 [4]),
        .I1(\gen_write[1].mem_reg_i_55__0_n_1 ),
        .I2(\gen_write[1].mem_reg_i_109_n_1 ),
        .I3(add_ln16_32_reg_2178[4]),
        .I4(ap_enable_reg_pp0_iter0_reg_1),
        .I5(\gen_write[1].mem_reg_7 [4]),
        .O(\gen_write[1].mem_reg_i_79_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFAEFFAAAAAAAA)) 
    \gen_write[1].mem_reg_i_7__0 
       (.I0(\gen_write[1].mem_reg_i_41_n_1 ),
        .I1(\ap_CS_fsm_reg[28] ),
        .I2(\gen_write[1].mem_reg_i_42__0_n_1 ),
        .I3(\gen_write[1].mem_reg_i_43__0_n_1 ),
        .I4(\gen_write[1].mem_reg_i_44_n_1 ),
        .I5(\ap_CS_fsm_reg[29] ),
        .O(\gen_write[1].mem_reg_i_7__0_n_1 ));
  LUT6 #(
    .INIT(64'h0000D0DDDDDDD0DD)) 
    \gen_write[1].mem_reg_i_80 
       (.I0(\gen_write[1].mem_reg_7 [4]),
        .I1(\ap_CS_fsm_reg[19] ),
        .I2(\gen_write[1].mem_reg_i_110_n_1 ),
        .I3(\gen_write[1].mem_reg_4 [4]),
        .I4(\gen_write[1].mem_reg_i_107_n_1 ),
        .I5(\gen_write[1].mem_reg_3 [4]),
        .O(\gen_write[1].mem_reg_i_80_n_1 ));
  LUT5 #(
    .INIT(32'h000001FF)) 
    \gen_write[1].mem_reg_i_81 
       (.I0(\gen_write[1].mem_reg_6 [22]),
        .I1(\gen_write[1].mem_reg_6 [18]),
        .I2(\gen_write[1].mem_reg_6 [20]),
        .I3(\gen_write[1].mem_reg_i_111_n_1 ),
        .I4(\gen_write[1].mem_reg_i_112_n_1 ),
        .O(\gen_write[1].mem_reg_i_81_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hFFF2)) 
    \gen_write[1].mem_reg_i_82 
       (.I0(\gen_write[1].mem_reg_6 [24]),
        .I1(\gen_write[1].mem_reg_6 [25]),
        .I2(\gen_write[1].mem_reg_6 [26]),
        .I3(\gen_write[1].mem_reg_i_111_n_1 ),
        .O(\gen_write[1].mem_reg_i_82_n_1 ));
  LUT6 #(
    .INIT(64'h0007FFFFFFF7FFFF)) 
    \gen_write[1].mem_reg_i_83 
       (.I0(\gen_write[1].mem_reg_6 [27]),
        .I1(\gen_write[1].mem_reg_3 [3]),
        .I2(\gen_write[1].mem_reg_6 [29]),
        .I3(\gen_write[1].mem_reg_6 [28]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\gen_write[1].mem_reg_4 [3]),
        .O(\gen_write[1].mem_reg_i_83_n_1 ));
  LUT6 #(
    .INIT(64'h0DDDDDDDFFFFFFFF)) 
    \gen_write[1].mem_reg_i_84 
       (.I0(\gen_write[1].mem_reg_4 [3]),
        .I1(\gen_write[1].mem_reg_i_72_n_1 ),
        .I2(add_ln16_34_reg_2054[3]),
        .I3(\gen_write[1].mem_reg_6 [5]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm_reg[9] ),
        .O(\gen_write[1].mem_reg_i_84_n_1 ));
  LUT6 #(
    .INIT(64'hE0E0F0C020200000)) 
    \gen_write[1].mem_reg_i_85 
       (.I0(\gen_write[1].mem_reg_10 [3]),
        .I1(\gen_write[1].mem_reg_6 [8]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\gen_write[1].mem_reg_6 [6]),
        .I4(\gen_write[1].mem_reg_6 [7]),
        .I5(\gen_write[1].mem_reg_4 [3]),
        .O(\gen_write[1].mem_reg_i_85_n_1 ));
  LUT6 #(
    .INIT(64'h0DDD0DDD00000DDD)) 
    \gen_write[1].mem_reg_i_86 
       (.I0(add_ln16_32_reg_2178[3]),
        .I1(\gen_write[1].mem_reg_i_108_n_1 ),
        .I2(\gen_write[1].mem_reg_7 [3]),
        .I3(ap_enable_reg_pp0_iter0_reg_1),
        .I4(\gen_write[1].mem_reg_10 [3]),
        .I5(\gen_write[1].mem_reg_i_55__0_n_1 ),
        .O(\gen_write[1].mem_reg_i_86_n_1 ));
  LUT6 #(
    .INIT(64'h0000D0DDDDDDD0DD)) 
    \gen_write[1].mem_reg_i_87 
       (.I0(\gen_write[1].mem_reg_7 [3]),
        .I1(\ap_CS_fsm_reg[19] ),
        .I2(\gen_write[1].mem_reg_i_110_n_1 ),
        .I3(\gen_write[1].mem_reg_4 [3]),
        .I4(\gen_write[1].mem_reg_i_107_n_1 ),
        .I5(\gen_write[1].mem_reg_3 [3]),
        .O(\gen_write[1].mem_reg_i_87_n_1 ));
  LUT6 #(
    .INIT(64'h0007FFFFFFF7FFFF)) 
    \gen_write[1].mem_reg_i_88 
       (.I0(\gen_write[1].mem_reg_6 [27]),
        .I1(\gen_write[1].mem_reg_3 [2]),
        .I2(\gen_write[1].mem_reg_6 [29]),
        .I3(\gen_write[1].mem_reg_6 [28]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\gen_write[1].mem_reg_4 [2]),
        .O(\gen_write[1].mem_reg_i_88_n_1 ));
  LUT6 #(
    .INIT(64'h00000000222AAA2A)) 
    \gen_write[1].mem_reg_i_89 
       (.I0(\gen_write[1].mem_reg_i_113_n_1 ),
        .I1(\ap_CS_fsm_reg[7] ),
        .I2(\gen_write[1].mem_reg_i_30_0 [2]),
        .I3(\ap_CS_fsm_reg[4] ),
        .I4(\gen_write[1].mem_reg_4 [2]),
        .I5(\gen_write[1].mem_reg_i_114_n_1 ),
        .O(\gen_write[1].mem_reg_i_89_n_1 ));
  MUXF7 \gen_write[1].mem_reg_i_8__0 
       (.I0(\gen_write[1].mem_reg_i_45_n_1 ),
        .I1(\gen_write[1].mem_reg_i_46__0_n_1 ),
        .O(\gen_write[1].mem_reg_i_8__0_n_1 ),
        .S(\ap_CS_fsm_reg[29] ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \gen_write[1].mem_reg_i_90 
       (.I0(\gen_write[1].mem_reg_5 [2]),
        .I1(\gen_write[1].mem_reg_i_82_n_1 ),
        .I2(\gen_write[1].mem_reg_i_81_n_1 ),
        .I3(\gen_write[1].mem_reg_4 [2]),
        .O(\gen_write[1].mem_reg_i_90_n_1 ));
  LUT5 #(
    .INIT(32'h8AAAFFFF)) 
    \gen_write[1].mem_reg_i_91 
       (.I0(\gen_write[1].mem_reg_i_56_n_1 ),
        .I1(\gen_write[1].mem_reg_6 [17]),
        .I2(\gen_write[1].mem_reg_6 [16]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\gen_write[1].mem_reg_4 [2]),
        .O(\gen_write[1].mem_reg_i_91_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \gen_write[1].mem_reg_i_92 
       (.I0(\gen_write[1].mem_reg_i_115_n_1 ),
        .I1(\ap_CS_fsm_reg[17] ),
        .I2(\gen_write[1].mem_reg_7 [2]),
        .I3(\ap_CS_fsm_reg[19] ),
        .I4(\gen_write[1].mem_reg_3 [2]),
        .I5(\gen_write[1].mem_reg_i_107_n_1 ),
        .O(\gen_write[1].mem_reg_i_92_n_1 ));
  LUT6 #(
    .INIT(64'h0007FFFFFFF7FFFF)) 
    \gen_write[1].mem_reg_i_93 
       (.I0(\gen_write[1].mem_reg_6 [27]),
        .I1(\gen_write[1].mem_reg_3 [1]),
        .I2(\gen_write[1].mem_reg_6 [29]),
        .I3(\gen_write[1].mem_reg_6 [28]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\gen_write[1].mem_reg_4 [1]),
        .O(\gen_write[1].mem_reg_i_93_n_1 ));
  LUT6 #(
    .INIT(64'h0DDDDDDDFFFFFFFF)) 
    \gen_write[1].mem_reg_i_94 
       (.I0(\gen_write[1].mem_reg_4 [1]),
        .I1(\gen_write[1].mem_reg_i_72_n_1 ),
        .I2(add_ln16_34_reg_2054[1]),
        .I3(\gen_write[1].mem_reg_6 [5]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm_reg[9] ),
        .O(\gen_write[1].mem_reg_i_94_n_1 ));
  LUT6 #(
    .INIT(64'hE0E0F0C020200000)) 
    \gen_write[1].mem_reg_i_95 
       (.I0(\gen_write[1].mem_reg_10 [1]),
        .I1(\gen_write[1].mem_reg_6 [8]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\gen_write[1].mem_reg_6 [6]),
        .I4(\gen_write[1].mem_reg_6 [7]),
        .I5(\gen_write[1].mem_reg_4 [1]),
        .O(\gen_write[1].mem_reg_i_95_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF4F4444444F44)) 
    \gen_write[1].mem_reg_i_96 
       (.I0(\ap_CS_fsm_reg[19] ),
        .I1(\gen_write[1].mem_reg_7 [1]),
        .I2(\gen_write[1].mem_reg_i_110_n_1 ),
        .I3(\gen_write[1].mem_reg_4 [1]),
        .I4(\gen_write[1].mem_reg_i_107_n_1 ),
        .I5(\gen_write[1].mem_reg_3 [1]),
        .O(\gen_write[1].mem_reg_i_96_n_1 ));
  LUT6 #(
    .INIT(64'h0000D0DDDDDDD0DD)) 
    \gen_write[1].mem_reg_i_97 
       (.I0(\gen_write[1].mem_reg_10 [1]),
        .I1(\gen_write[1].mem_reg_i_55__0_n_1 ),
        .I2(\gen_write[1].mem_reg_i_109_n_1 ),
        .I3(add_ln16_32_reg_2178[1]),
        .I4(ap_enable_reg_pp0_iter0_reg_1),
        .I5(\gen_write[1].mem_reg_7 [1]),
        .O(\gen_write[1].mem_reg_i_97_n_1 ));
  LUT6 #(
    .INIT(64'h0007FFFFFFF7FFFF)) 
    \gen_write[1].mem_reg_i_98 
       (.I0(\gen_write[1].mem_reg_6 [27]),
        .I1(\gen_write[1].mem_reg_3 [0]),
        .I2(\gen_write[1].mem_reg_6 [29]),
        .I3(\gen_write[1].mem_reg_6 [28]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\gen_write[1].mem_reg_4 [0]),
        .O(\gen_write[1].mem_reg_i_98_n_1 ));
  LUT6 #(
    .INIT(64'h1010101010100010)) 
    \gen_write[1].mem_reg_i_99 
       (.I0(\ap_CS_fsm_reg[28]_0 ),
        .I1(\gen_write[1].mem_reg_i_48_n_1 ),
        .I2(\gen_write[1].mem_reg_i_59_n_1 ),
        .I3(\ap_CS_fsm_reg[17] ),
        .I4(\gen_write[1].mem_reg_i_60_n_1 ),
        .I5(\gen_write[1].mem_reg_i_61__0_n_1 ),
        .O(\gen_write[1].mem_reg_i_99_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFAEFFAAAAAAAA)) 
    \gen_write[1].mem_reg_i_9__0 
       (.I0(\gen_write[1].mem_reg_i_47_n_1 ),
        .I1(\ap_CS_fsm_reg[28] ),
        .I2(\gen_write[1].mem_reg_i_48__0_n_1 ),
        .I3(\gen_write[1].mem_reg_i_49__0_n_1 ),
        .I4(\gen_write[1].mem_reg_i_50_n_1 ),
        .I5(\ap_CS_fsm_reg[29] ),
        .O(\gen_write[1].mem_reg_i_9__0_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[0]_i_8 
       (.I0(\gen_write[1].mem_reg_0 [0]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[0]_i_4 ),
        .O(int_B_q1[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[10]_i_2 
       (.I0(\gen_write[1].mem_reg_0 [10]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[10] ),
        .I3(int_B_read),
        .I4(\rdata_reg[31]_1 [5]),
        .O(\rdata[10]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[11]_i_2 
       (.I0(\gen_write[1].mem_reg_0 [11]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[11] ),
        .I3(int_B_read),
        .I4(\rdata_reg[31]_1 [6]),
        .O(\rdata[11]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[12]_i_2 
       (.I0(\gen_write[1].mem_reg_0 [12]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[12] ),
        .I3(int_B_read),
        .I4(\rdata_reg[31]_1 [7]),
        .O(\rdata[12]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[13]_i_2 
       (.I0(\gen_write[1].mem_reg_0 [13]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[13] ),
        .I3(int_B_read),
        .I4(\rdata_reg[31]_1 [8]),
        .O(\rdata[13]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[14]_i_2 
       (.I0(\gen_write[1].mem_reg_0 [14]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[14] ),
        .I3(int_B_read),
        .I4(\rdata_reg[31]_1 [9]),
        .O(\rdata[14]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[15]_i_2 
       (.I0(\gen_write[1].mem_reg_0 [15]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[15] ),
        .I3(int_B_read),
        .I4(\rdata_reg[31]_1 [10]),
        .O(\rdata[15]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[16]_i_2 
       (.I0(\gen_write[1].mem_reg_0 [16]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[16] ),
        .I3(int_B_read),
        .I4(\rdata_reg[31]_1 [11]),
        .O(\rdata[16]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[17]_i_2 
       (.I0(\gen_write[1].mem_reg_0 [17]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[17] ),
        .I3(int_B_read),
        .I4(\rdata_reg[31]_1 [12]),
        .O(\rdata[17]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[18]_i_2 
       (.I0(\gen_write[1].mem_reg_0 [18]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[18] ),
        .I3(int_B_read),
        .I4(\rdata_reg[31]_1 [13]),
        .O(\rdata[18]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[19]_i_2 
       (.I0(\gen_write[1].mem_reg_0 [19]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[19] ),
        .I3(int_B_read),
        .I4(\rdata_reg[31]_1 [14]),
        .O(\rdata[19]_i_2_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[1]_i_12 
       (.I0(\gen_write[1].mem_reg_0 [1]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[1]_i_6 ),
        .O(int_B_q1[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[20]_i_2 
       (.I0(\gen_write[1].mem_reg_0 [20]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[20] ),
        .I3(int_B_read),
        .I4(\rdata_reg[31]_1 [15]),
        .O(\rdata[20]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[21]_i_2 
       (.I0(\gen_write[1].mem_reg_0 [21]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[21] ),
        .I3(int_B_read),
        .I4(\rdata_reg[31]_1 [16]),
        .O(\rdata[21]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[22]_i_2 
       (.I0(\gen_write[1].mem_reg_0 [22]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[22] ),
        .I3(int_B_read),
        .I4(\rdata_reg[31]_1 [17]),
        .O(\rdata[22]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[23]_i_2 
       (.I0(\gen_write[1].mem_reg_0 [23]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[23] ),
        .I3(int_B_read),
        .I4(\rdata_reg[31]_1 [18]),
        .O(\rdata[23]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[24]_i_2 
       (.I0(\gen_write[1].mem_reg_0 [24]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[24] ),
        .I3(int_B_read),
        .I4(\rdata_reg[31]_1 [19]),
        .O(\rdata[24]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[25]_i_2 
       (.I0(\gen_write[1].mem_reg_0 [25]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[25] ),
        .I3(int_B_read),
        .I4(\rdata_reg[31]_1 [20]),
        .O(\rdata[25]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[26]_i_2 
       (.I0(\gen_write[1].mem_reg_0 [26]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[26] ),
        .I3(int_B_read),
        .I4(\rdata_reg[31]_1 [21]),
        .O(\rdata[26]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[27]_i_2 
       (.I0(\gen_write[1].mem_reg_0 [27]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[27] ),
        .I3(int_B_read),
        .I4(\rdata_reg[31]_1 [22]),
        .O(\rdata[27]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[28]_i_2 
       (.I0(\gen_write[1].mem_reg_0 [28]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[28] ),
        .I3(int_B_read),
        .I4(\rdata_reg[31]_1 [23]),
        .O(\rdata[28]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[29]_i_2 
       (.I0(\gen_write[1].mem_reg_0 [29]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[29] ),
        .I3(int_B_read),
        .I4(\rdata_reg[31]_1 [24]),
        .O(\rdata[29]_i_2_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[2]_i_7 
       (.I0(\gen_write[1].mem_reg_0 [2]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[2]_i_4 ),
        .O(int_B_q1[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[30]_i_2 
       (.I0(\gen_write[1].mem_reg_0 [30]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[30] ),
        .I3(int_B_read),
        .I4(\rdata_reg[31]_1 [25]),
        .O(\rdata[30]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[31]_i_4 
       (.I0(\gen_write[1].mem_reg_0 [31]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[31]_2 ),
        .I3(int_B_read),
        .I4(\rdata_reg[31]_1 [26]),
        .O(\rdata[31]_i_4_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[3]_i_7 
       (.I0(\gen_write[1].mem_reg_0 [3]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[3]_i_4 ),
        .O(int_B_q1[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[4]_i_2 
       (.I0(\gen_write[1].mem_reg_0 [4]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[4] ),
        .I3(int_B_read),
        .I4(\rdata_reg[31]_1 [0]),
        .O(\rdata[4]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[5]_i_2 
       (.I0(\gen_write[1].mem_reg_0 [5]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[5] ),
        .I3(int_B_read),
        .I4(\rdata_reg[31]_1 [1]),
        .O(\rdata[5]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[6]_i_2 
       (.I0(\gen_write[1].mem_reg_0 [6]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[6] ),
        .I3(int_B_read),
        .I4(\rdata_reg[31]_1 [2]),
        .O(\rdata[6]_i_2_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[7]_i_7 
       (.I0(\gen_write[1].mem_reg_0 [7]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[7]_i_4 ),
        .O(int_B_q1[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[8]_i_2 
       (.I0(\gen_write[1].mem_reg_0 [8]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[8] ),
        .I3(int_B_read),
        .I4(\rdata_reg[31]_1 [3]),
        .O(\rdata[8]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[9]_i_2 
       (.I0(\gen_write[1].mem_reg_0 [9]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[9] ),
        .I3(int_B_read),
        .I4(\rdata_reg[31]_1 [4]),
        .O(\rdata[9]_i_2_n_1 ));
  MUXF7 \rdata_reg[10]_i_1 
       (.I0(\rdata[10]_i_2_n_1 ),
        .I1(\rdata_reg[31]_0 [5]),
        .O(int_A_read_reg_4),
        .S(int_A_read));
  MUXF7 \rdata_reg[11]_i_1 
       (.I0(\rdata[11]_i_2_n_1 ),
        .I1(\rdata_reg[31]_0 [6]),
        .O(int_A_read_reg_5),
        .S(int_A_read));
  MUXF7 \rdata_reg[12]_i_1 
       (.I0(\rdata[12]_i_2_n_1 ),
        .I1(\rdata_reg[31]_0 [7]),
        .O(int_A_read_reg_6),
        .S(int_A_read));
  MUXF7 \rdata_reg[13]_i_1 
       (.I0(\rdata[13]_i_2_n_1 ),
        .I1(\rdata_reg[31]_0 [8]),
        .O(int_A_read_reg_7),
        .S(int_A_read));
  MUXF7 \rdata_reg[14]_i_1 
       (.I0(\rdata[14]_i_2_n_1 ),
        .I1(\rdata_reg[31]_0 [9]),
        .O(int_A_read_reg_8),
        .S(int_A_read));
  MUXF7 \rdata_reg[15]_i_1 
       (.I0(\rdata[15]_i_2_n_1 ),
        .I1(\rdata_reg[31]_0 [10]),
        .O(int_A_read_reg_9),
        .S(int_A_read));
  MUXF7 \rdata_reg[16]_i_1 
       (.I0(\rdata[16]_i_2_n_1 ),
        .I1(\rdata_reg[31]_0 [11]),
        .O(int_A_read_reg_10),
        .S(int_A_read));
  MUXF7 \rdata_reg[17]_i_1 
       (.I0(\rdata[17]_i_2_n_1 ),
        .I1(\rdata_reg[31]_0 [12]),
        .O(int_A_read_reg_11),
        .S(int_A_read));
  MUXF7 \rdata_reg[18]_i_1 
       (.I0(\rdata[18]_i_2_n_1 ),
        .I1(\rdata_reg[31]_0 [13]),
        .O(int_A_read_reg_12),
        .S(int_A_read));
  MUXF7 \rdata_reg[19]_i_1 
       (.I0(\rdata[19]_i_2_n_1 ),
        .I1(\rdata_reg[31]_0 [14]),
        .O(int_A_read_reg_13),
        .S(int_A_read));
  MUXF7 \rdata_reg[20]_i_1 
       (.I0(\rdata[20]_i_2_n_1 ),
        .I1(\rdata_reg[31]_0 [15]),
        .O(int_A_read_reg_14),
        .S(int_A_read));
  MUXF7 \rdata_reg[21]_i_1 
       (.I0(\rdata[21]_i_2_n_1 ),
        .I1(\rdata_reg[31]_0 [16]),
        .O(int_A_read_reg_15),
        .S(int_A_read));
  MUXF7 \rdata_reg[22]_i_1 
       (.I0(\rdata[22]_i_2_n_1 ),
        .I1(\rdata_reg[31]_0 [17]),
        .O(int_A_read_reg_16),
        .S(int_A_read));
  MUXF7 \rdata_reg[23]_i_1 
       (.I0(\rdata[23]_i_2_n_1 ),
        .I1(\rdata_reg[31]_0 [18]),
        .O(int_A_read_reg_17),
        .S(int_A_read));
  MUXF7 \rdata_reg[24]_i_1 
       (.I0(\rdata[24]_i_2_n_1 ),
        .I1(\rdata_reg[31]_0 [19]),
        .O(int_A_read_reg_18),
        .S(int_A_read));
  MUXF7 \rdata_reg[25]_i_1 
       (.I0(\rdata[25]_i_2_n_1 ),
        .I1(\rdata_reg[31]_0 [20]),
        .O(int_A_read_reg_19),
        .S(int_A_read));
  MUXF7 \rdata_reg[26]_i_1 
       (.I0(\rdata[26]_i_2_n_1 ),
        .I1(\rdata_reg[31]_0 [21]),
        .O(int_A_read_reg_20),
        .S(int_A_read));
  MUXF7 \rdata_reg[27]_i_1 
       (.I0(\rdata[27]_i_2_n_1 ),
        .I1(\rdata_reg[31]_0 [22]),
        .O(int_A_read_reg_21),
        .S(int_A_read));
  MUXF7 \rdata_reg[28]_i_1 
       (.I0(\rdata[28]_i_2_n_1 ),
        .I1(\rdata_reg[31]_0 [23]),
        .O(int_A_read_reg_22),
        .S(int_A_read));
  MUXF7 \rdata_reg[29]_i_1 
       (.I0(\rdata[29]_i_2_n_1 ),
        .I1(\rdata_reg[31]_0 [24]),
        .O(int_A_read_reg_23),
        .S(int_A_read));
  MUXF7 \rdata_reg[30]_i_1 
       (.I0(\rdata[30]_i_2_n_1 ),
        .I1(\rdata_reg[31]_0 [25]),
        .O(int_A_read_reg_24),
        .S(int_A_read));
  MUXF7 \rdata_reg[31]_i_3 
       (.I0(\rdata[31]_i_4_n_1 ),
        .I1(\rdata_reg[31]_0 [26]),
        .O(int_A_read_reg_25),
        .S(int_A_read));
  MUXF7 \rdata_reg[4]_i_1 
       (.I0(\rdata[4]_i_2_n_1 ),
        .I1(\rdata_reg[31]_0 [0]),
        .O(int_A_read_reg),
        .S(int_A_read));
  MUXF7 \rdata_reg[5]_i_1 
       (.I0(\rdata[5]_i_2_n_1 ),
        .I1(\rdata_reg[31]_0 [1]),
        .O(int_A_read_reg_0),
        .S(int_A_read));
  MUXF7 \rdata_reg[6]_i_1 
       (.I0(\rdata[6]_i_2_n_1 ),
        .I1(\rdata_reg[31]_0 [2]),
        .O(int_A_read_reg_1),
        .S(int_A_read));
  MUXF7 \rdata_reg[8]_i_1 
       (.I0(\rdata[8]_i_2_n_1 ),
        .I1(\rdata_reg[31]_0 [3]),
        .O(int_A_read_reg_2),
        .S(int_A_read));
  MUXF7 \rdata_reg[9]_i_1 
       (.I0(\rdata[9]_i_2_n_1 ),
        .I1(\rdata_reg[31]_0 [4]),
        .O(int_A_read_reg_3),
        .S(int_A_read));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32sbkb" *) 
module design_1_matrixmul_0_0_matrixmul_mul_32sbkb
   (D,
    reg_7840,
    reg_7720,
    ap_clk,
    A_q0,
    B_q0,
    buff1_reg,
    Q,
    buff2_reg);
  output [31:0]D;
  input reg_7840;
  input reg_7720;
  input ap_clk;
  input [30:0]A_q0;
  input [16:0]B_q0;
  input [1:0]buff1_reg;
  input [14:0]Q;
  input [16:0]buff2_reg;

  wire [30:0]A_q0;
  wire [16:0]B_q0;
  wire [31:0]D;
  wire [14:0]Q;
  wire ap_clk;
  wire [1:0]buff1_reg;
  wire [16:0]buff2_reg;
  wire reg_7720;
  wire reg_7840;

  design_1_matrixmul_0_0_matrixmul_mul_32sbkb_MulnS_0_39 matrixmul_mul_32sbkb_MulnS_0_U
       (.A_q0(A_q0),
        .B_q0(B_q0),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .buff1_reg_0(buff1_reg),
        .buff2_reg_0(buff2_reg),
        .reg_7720(reg_7720),
        .reg_7840(reg_7840));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32sbkb" *) 
module design_1_matrixmul_0_0_matrixmul_mul_32sbkb_0
   (\icmp_ln10_reg_1915_reg[0] ,
    D,
    E,
    ap_clk,
    A_q0,
    B_q0,
    buff1_reg,
    Q,
    buff2_reg,
    buff1_reg_0,
    buff1_reg_1,
    ap_enable_reg_pp0_iter0);
  output \icmp_ln10_reg_1915_reg[0] ;
  output [31:0]D;
  input [0:0]E;
  input ap_clk;
  input [30:0]A_q0;
  input [16:0]B_q0;
  input [0:0]buff1_reg;
  input [14:0]Q;
  input [16:0]buff2_reg;
  input buff1_reg_0;
  input [3:0]buff1_reg_1;
  input ap_enable_reg_pp0_iter0;

  wire [30:0]A_q0;
  wire [16:0]B_q0;
  wire [31:0]D;
  wire [0:0]E;
  wire [14:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [0:0]buff1_reg;
  wire buff1_reg_0;
  wire [3:0]buff1_reg_1;
  wire [16:0]buff2_reg;
  wire \icmp_ln10_reg_1915_reg[0] ;

  design_1_matrixmul_0_0_matrixmul_mul_32sbkb_MulnS_0_38 matrixmul_mul_32sbkb_MulnS_0_U
       (.A_q0(A_q0),
        .B_q0(B_q0),
        .D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff1_reg_0(buff1_reg),
        .buff1_reg_1(buff1_reg_0),
        .buff1_reg_2(buff1_reg_1),
        .buff2_reg_0(buff2_reg),
        .\icmp_ln10_reg_1915_reg[0] (\icmp_ln10_reg_1915_reg[0] ));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32sbkb" *) 
module design_1_matrixmul_0_0_matrixmul_mul_32sbkb_1
   (reg_7760,
    reg_7720,
    D,
    \icmp_ln10_reg_1915_reg[0] ,
    ap_clk,
    A_q0,
    B_q0,
    buff1_reg,
    Q,
    buff2_reg,
    buff1_reg_0,
    buff1_reg_1,
    ap_enable_reg_pp0_iter0);
  output reg_7760;
  output reg_7720;
  output [31:0]D;
  output \icmp_ln10_reg_1915_reg[0] ;
  input ap_clk;
  input [30:0]A_q0;
  input [16:0]B_q0;
  input [1:0]buff1_reg;
  input [14:0]Q;
  input [16:0]buff2_reg;
  input [6:0]buff1_reg_0;
  input buff1_reg_1;
  input ap_enable_reg_pp0_iter0;

  wire [30:0]A_q0;
  wire [16:0]B_q0;
  wire [31:0]D;
  wire [14:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [1:0]buff1_reg;
  wire [6:0]buff1_reg_0;
  wire buff1_reg_1;
  wire [16:0]buff2_reg;
  wire \icmp_ln10_reg_1915_reg[0] ;
  wire reg_7720;
  wire reg_7760;

  design_1_matrixmul_0_0_matrixmul_mul_32sbkb_MulnS_0_37 matrixmul_mul_32sbkb_MulnS_0_U
       (.A_q0(A_q0),
        .B_q0(B_q0),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff1_reg_0(buff1_reg),
        .buff1_reg_1(buff1_reg_0),
        .buff1_reg_2(buff1_reg_1),
        .buff2_reg_0(buff2_reg),
        .\icmp_ln10_reg_1915_reg[0] (\icmp_ln10_reg_1915_reg[0] ),
        .reg_7720(reg_7720),
        .reg_7760(reg_7760));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32sbkb" *) 
module design_1_matrixmul_0_0_matrixmul_mul_32sbkb_10
   (E,
    D,
    buff1_reg,
    ap_clk,
    A_q0,
    B_q0,
    buff1_reg_0,
    Q,
    buff2_reg,
    buff1_reg_1,
    ap_enable_reg_pp0_iter0,
    buff1_reg_2);
  output [0:0]E;
  output [31:0]D;
  input [0:0]buff1_reg;
  input ap_clk;
  input [30:0]A_q0;
  input [16:0]B_q0;
  input [0:0]buff1_reg_0;
  input [14:0]Q;
  input [16:0]buff2_reg;
  input [2:0]buff1_reg_1;
  input ap_enable_reg_pp0_iter0;
  input buff1_reg_2;

  wire [30:0]A_q0;
  wire [16:0]B_q0;
  wire [31:0]D;
  wire [0:0]E;
  wire [14:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [0:0]buff1_reg;
  wire [0:0]buff1_reg_0;
  wire [2:0]buff1_reg_1;
  wire buff1_reg_2;
  wire [16:0]buff2_reg;

  design_1_matrixmul_0_0_matrixmul_mul_32sbkb_MulnS_0_28 matrixmul_mul_32sbkb_MulnS_0_U
       (.A_q0(A_q0),
        .B_q0(B_q0),
        .D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff1_reg_0(buff1_reg),
        .buff1_reg_1(buff1_reg_0),
        .buff1_reg_2(buff1_reg_1),
        .buff1_reg_3(buff1_reg_2),
        .buff2_reg_0(buff2_reg));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32sbkb" *) 
module design_1_matrixmul_0_0_matrixmul_mul_32sbkb_11
   (A_load_31_reg_25160,
    D,
    buff0_reg,
    ap_clk,
    A_q0,
    B_q0,
    B,
    Q,
    buff2_reg,
    buff1_reg,
    buff1_reg_0,
    buff1_reg_1);
  output A_load_31_reg_25160;
  output [31:0]D;
  input buff0_reg;
  input ap_clk;
  input [30:0]A_q0;
  input [16:0]B_q0;
  input [0:0]B;
  input [14:0]Q;
  input [16:0]buff2_reg;
  input [0:0]buff1_reg;
  input buff1_reg_0;
  input buff1_reg_1;

  wire A_load_31_reg_25160;
  wire [30:0]A_q0;
  wire [0:0]B;
  wire [16:0]B_q0;
  wire [31:0]D;
  wire [14:0]Q;
  wire ap_clk;
  wire buff0_reg;
  wire [0:0]buff1_reg;
  wire buff1_reg_0;
  wire buff1_reg_1;
  wire [16:0]buff2_reg;

  design_1_matrixmul_0_0_matrixmul_mul_32sbkb_MulnS_0_27 matrixmul_mul_32sbkb_MulnS_0_U
       (.A_load_31_reg_25160(A_load_31_reg_25160),
        .A_q0(A_q0),
        .B(B),
        .B_q0(B_q0),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .buff0_reg_0(buff0_reg),
        .buff1_reg_0(buff1_reg),
        .buff1_reg_1(buff1_reg_0),
        .buff1_reg_2(buff1_reg_1),
        .buff2_reg_0(buff2_reg));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32sbkb" *) 
module design_1_matrixmul_0_0_matrixmul_mul_32sbkb_12
   (\icmp_ln10_reg_1915_reg[0] ,
    D,
    E,
    ap_clk,
    A_q0,
    B_q0,
    buff1_reg,
    Q,
    buff2_reg,
    buff1_reg_0,
    buff1_reg_1,
    ap_enable_reg_pp0_iter0);
  output [0:0]\icmp_ln10_reg_1915_reg[0] ;
  output [31:0]D;
  input [0:0]E;
  input ap_clk;
  input [30:0]A_q0;
  input [16:0]B_q0;
  input [1:0]buff1_reg;
  input [14:0]Q;
  input [16:0]buff2_reg;
  input buff1_reg_0;
  input [0:0]buff1_reg_1;
  input ap_enable_reg_pp0_iter0;

  wire [30:0]A_q0;
  wire [16:0]B_q0;
  wire [31:0]D;
  wire [0:0]E;
  wire [14:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [1:0]buff1_reg;
  wire buff1_reg_0;
  wire [0:0]buff1_reg_1;
  wire [16:0]buff2_reg;
  wire [0:0]\icmp_ln10_reg_1915_reg[0] ;

  design_1_matrixmul_0_0_matrixmul_mul_32sbkb_MulnS_0_26 matrixmul_mul_32sbkb_MulnS_0_U
       (.A_q0(A_q0),
        .B_q0(B_q0),
        .D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff1_reg_0(buff1_reg),
        .buff1_reg_1(buff1_reg_0),
        .buff1_reg_2(buff1_reg_1),
        .buff2_reg_0(buff2_reg),
        .\icmp_ln10_reg_1915_reg[0] (\icmp_ln10_reg_1915_reg[0] ));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32sbkb" *) 
module design_1_matrixmul_0_0_matrixmul_mul_32sbkb_13
   (E,
    D,
    buff1_reg,
    ap_clk,
    A_q0,
    B_q0,
    buff1_reg_0,
    Q,
    buff2_reg,
    buff0_reg,
    ap_enable_reg_pp0_iter0,
    buff0_reg_0);
  output [0:0]E;
  output [31:0]D;
  input [0:0]buff1_reg;
  input ap_clk;
  input [30:0]A_q0;
  input [16:0]B_q0;
  input [0:0]buff1_reg_0;
  input [14:0]Q;
  input [16:0]buff2_reg;
  input buff0_reg;
  input ap_enable_reg_pp0_iter0;
  input [3:0]buff0_reg_0;

  wire [30:0]A_q0;
  wire [16:0]B_q0;
  wire [31:0]D;
  wire [0:0]E;
  wire [14:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire buff0_reg;
  wire [3:0]buff0_reg_0;
  wire [0:0]buff1_reg;
  wire [0:0]buff1_reg_0;
  wire [16:0]buff2_reg;

  design_1_matrixmul_0_0_matrixmul_mul_32sbkb_MulnS_0_25 matrixmul_mul_32sbkb_MulnS_0_U
       (.A_q0(A_q0),
        .B_q0(B_q0),
        .D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff0_reg_0(buff0_reg),
        .buff0_reg_1(buff0_reg_0),
        .buff1_reg_0(buff1_reg),
        .buff1_reg_1(buff1_reg_0),
        .buff2_reg_0(buff2_reg));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32sbkb" *) 
module design_1_matrixmul_0_0_matrixmul_mul_32sbkb_14
   (D,
    reg_7600,
    reg_8040,
    ap_clk,
    A_q0,
    B_q0,
    buff1_reg,
    Q,
    buff2_reg);
  output [31:0]D;
  input reg_7600;
  input reg_8040;
  input ap_clk;
  input [30:0]A_q0;
  input [16:0]B_q0;
  input [0:0]buff1_reg;
  input [14:0]Q;
  input [16:0]buff2_reg;

  wire [30:0]A_q0;
  wire [16:0]B_q0;
  wire [31:0]D;
  wire [14:0]Q;
  wire ap_clk;
  wire [0:0]buff1_reg;
  wire [16:0]buff2_reg;
  wire reg_7600;
  wire reg_8040;

  design_1_matrixmul_0_0_matrixmul_mul_32sbkb_MulnS_0_24 matrixmul_mul_32sbkb_MulnS_0_U
       (.A_q0(A_q0),
        .B_q0(B_q0),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .buff1_reg_0(buff1_reg),
        .buff2_reg_0(buff2_reg),
        .reg_7600(reg_7600),
        .reg_8040(reg_8040));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32sbkb" *) 
module design_1_matrixmul_0_0_matrixmul_mul_32sbkb_15
   (E,
    \ap_CS_fsm_reg[24] ,
    D,
    ap_clk,
    A_q0,
    B_q0,
    buff1_reg,
    Q,
    buff2_reg,
    buff0_reg,
    ap_enable_reg_pp0_iter0,
    buff0_reg_0);
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[24] ;
  output [31:0]D;
  input ap_clk;
  input [30:0]A_q0;
  input [16:0]B_q0;
  input [0:0]buff1_reg;
  input [14:0]Q;
  input [16:0]buff2_reg;
  input [4:0]buff0_reg;
  input ap_enable_reg_pp0_iter0;
  input buff0_reg_0;

  wire [30:0]A_q0;
  wire [16:0]B_q0;
  wire [31:0]D;
  wire [0:0]E;
  wire [14:0]Q;
  wire [0:0]\ap_CS_fsm_reg[24] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [4:0]buff0_reg;
  wire buff0_reg_0;
  wire [0:0]buff1_reg;
  wire [16:0]buff2_reg;

  design_1_matrixmul_0_0_matrixmul_mul_32sbkb_MulnS_0_23 matrixmul_mul_32sbkb_MulnS_0_U
       (.A_q0(A_q0),
        .B_q0(B_q0),
        .D(D),
        .E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[24] (\ap_CS_fsm_reg[24] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff0_reg_0(buff0_reg),
        .buff0_reg_1(buff0_reg_0),
        .buff1_reg_0(buff1_reg),
        .buff2_reg_0(buff2_reg));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32sbkb" *) 
module design_1_matrixmul_0_0_matrixmul_mul_32sbkb_16
   (D,
    reg_7760,
    reg_7560,
    ap_clk,
    A_q0,
    B_q0,
    buff1_reg,
    Q,
    buff2_reg);
  output [31:0]D;
  input reg_7760;
  input reg_7560;
  input ap_clk;
  input [30:0]A_q0;
  input [16:0]B_q0;
  input [0:0]buff1_reg;
  input [14:0]Q;
  input [16:0]buff2_reg;

  wire [30:0]A_q0;
  wire [16:0]B_q0;
  wire [31:0]D;
  wire [14:0]Q;
  wire ap_clk;
  wire [0:0]buff1_reg;
  wire [16:0]buff2_reg;
  wire reg_7560;
  wire reg_7760;

  design_1_matrixmul_0_0_matrixmul_mul_32sbkb_MulnS_0_22 matrixmul_mul_32sbkb_MulnS_0_U
       (.A_q0(A_q0),
        .B_q0(B_q0),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .buff1_reg_0(buff1_reg),
        .buff2_reg_0(buff2_reg),
        .reg_7560(reg_7560),
        .reg_7760(reg_7760));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32sbkb" *) 
module design_1_matrixmul_0_0_matrixmul_mul_32sbkb_17
   (D,
    E,
    buff1_reg,
    ap_clk,
    A_q0,
    B_q0,
    buff1_reg_0,
    Q,
    buff2_reg);
  output [31:0]D;
  input [0:0]E;
  input [0:0]buff1_reg;
  input ap_clk;
  input [30:0]A_q0;
  input [16:0]B_q0;
  input [0:0]buff1_reg_0;
  input [14:0]Q;
  input [16:0]buff2_reg;

  wire [30:0]A_q0;
  wire [16:0]B_q0;
  wire [31:0]D;
  wire [0:0]E;
  wire [14:0]Q;
  wire ap_clk;
  wire [0:0]buff1_reg;
  wire [0:0]buff1_reg_0;
  wire [16:0]buff2_reg;

  design_1_matrixmul_0_0_matrixmul_mul_32sbkb_MulnS_0_21 matrixmul_mul_32sbkb_MulnS_0_U
       (.A_q0(A_q0),
        .B_q0(B_q0),
        .D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .buff1_reg_0(buff1_reg),
        .buff1_reg_1(buff1_reg_0),
        .buff2_reg_0(buff2_reg));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32sbkb" *) 
module design_1_matrixmul_0_0_matrixmul_mul_32sbkb_18
   (E,
    D,
    ap_clk,
    A_q0,
    B_q0,
    buff1_reg,
    Q,
    buff2_reg,
    buff1_reg_0,
    ap_enable_reg_pp0_iter0,
    buff1_reg_1);
  output [0:0]E;
  output [31:0]D;
  input ap_clk;
  input [30:0]A_q0;
  input [16:0]B_q0;
  input [0:0]buff1_reg;
  input [14:0]Q;
  input [16:0]buff2_reg;
  input buff1_reg_0;
  input ap_enable_reg_pp0_iter0;
  input [1:0]buff1_reg_1;

  wire [30:0]A_q0;
  wire [16:0]B_q0;
  wire [31:0]D;
  wire [0:0]E;
  wire [14:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [0:0]buff1_reg;
  wire buff1_reg_0;
  wire [1:0]buff1_reg_1;
  wire [16:0]buff2_reg;

  design_1_matrixmul_0_0_matrixmul_mul_32sbkb_MulnS_0_20 matrixmul_mul_32sbkb_MulnS_0_U
       (.A_q0(A_q0),
        .B_q0(B_q0),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff1_reg_0(buff1_reg),
        .buff1_reg_1(buff1_reg_0),
        .buff1_reg_2(buff1_reg_1),
        .buff2_reg_0(buff2_reg),
        .\icmp_ln10_reg_1915_reg[0] (E));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32sbkb" *) 
module design_1_matrixmul_0_0_matrixmul_mul_32sbkb_19
   (reg_7600,
    reg_7560,
    D,
    ap_clk,
    A_q0,
    B_q0,
    buff1_reg,
    Q,
    buff2_reg,
    buff1_reg_0,
    buff1_reg_1,
    ap_enable_reg_pp0_iter0);
  output reg_7600;
  output reg_7560;
  output [31:0]D;
  input ap_clk;
  input [30:0]A_q0;
  input [16:0]B_q0;
  input [0:0]buff1_reg;
  input [14:0]Q;
  input [16:0]buff2_reg;
  input [4:0]buff1_reg_0;
  input buff1_reg_1;
  input ap_enable_reg_pp0_iter0;

  wire [30:0]A_q0;
  wire [16:0]B_q0;
  wire [31:0]D;
  wire [14:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [0:0]buff1_reg;
  wire [4:0]buff1_reg_0;
  wire buff1_reg_1;
  wire [16:0]buff2_reg;
  wire reg_7560;
  wire reg_7600;

  design_1_matrixmul_0_0_matrixmul_mul_32sbkb_MulnS_0 matrixmul_mul_32sbkb_MulnS_0_U
       (.A_q0(A_q0),
        .B_q0(B_q0),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff1_reg_0(buff1_reg),
        .buff1_reg_1(buff1_reg_0),
        .buff1_reg_2(buff1_reg_1),
        .buff2_reg_0(buff2_reg),
        .reg_7560(reg_7560),
        .reg_7600(reg_7600));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32sbkb" *) 
module design_1_matrixmul_0_0_matrixmul_mul_32sbkb_2
   (reg_7840,
    \icmp_ln10_reg_1915_reg[0] ,
    D,
    ap_clk,
    A_q0,
    B_q0,
    buff1_reg,
    Q,
    buff2_reg,
    buff1_reg_0,
    buff1_reg_1,
    ap_enable_reg_pp0_iter0);
  output reg_7840;
  output \icmp_ln10_reg_1915_reg[0] ;
  output [31:0]D;
  input ap_clk;
  input [30:0]A_q0;
  input [16:0]B_q0;
  input [0:0]buff1_reg;
  input [14:0]Q;
  input [16:0]buff2_reg;
  input [7:0]buff1_reg_0;
  input buff1_reg_1;
  input ap_enable_reg_pp0_iter0;

  wire [30:0]A_q0;
  wire [16:0]B_q0;
  wire [31:0]D;
  wire [14:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [0:0]buff1_reg;
  wire [7:0]buff1_reg_0;
  wire buff1_reg_1;
  wire [16:0]buff2_reg;
  wire \icmp_ln10_reg_1915_reg[0] ;
  wire reg_7840;

  design_1_matrixmul_0_0_matrixmul_mul_32sbkb_MulnS_0_36 matrixmul_mul_32sbkb_MulnS_0_U
       (.A_q0(A_q0),
        .B_q0(B_q0),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff1_reg_0(buff1_reg),
        .buff1_reg_1(buff1_reg_0),
        .buff1_reg_2(buff1_reg_1),
        .buff2_reg_0(buff2_reg),
        .\icmp_ln10_reg_1915_reg[0] (\icmp_ln10_reg_1915_reg[0] ),
        .reg_7840(reg_7840));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32sbkb" *) 
module design_1_matrixmul_0_0_matrixmul_mul_32sbkb_3
   (D,
    E,
    buff1_reg,
    ap_clk,
    A_q0,
    B_q0,
    buff1_reg_0,
    Q,
    buff2_reg);
  output [31:0]D;
  input [0:0]E;
  input [0:0]buff1_reg;
  input ap_clk;
  input [30:0]A_q0;
  input [16:0]B_q0;
  input [0:0]buff1_reg_0;
  input [14:0]Q;
  input [16:0]buff2_reg;

  wire [30:0]A_q0;
  wire [16:0]B_q0;
  wire [31:0]D;
  wire [0:0]E;
  wire [14:0]Q;
  wire ap_clk;
  wire [0:0]buff1_reg;
  wire [0:0]buff1_reg_0;
  wire [16:0]buff2_reg;

  design_1_matrixmul_0_0_matrixmul_mul_32sbkb_MulnS_0_35 matrixmul_mul_32sbkb_MulnS_0_U
       (.A_q0(A_q0),
        .B_q0(B_q0),
        .D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .buff1_reg_0(buff1_reg),
        .buff1_reg_1(buff1_reg_0),
        .buff2_reg_0(buff2_reg));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32sbkb" *) 
module design_1_matrixmul_0_0_matrixmul_mul_32sbkb_4
   (D,
    reg_7600,
    reg_7720,
    ap_clk,
    A_q0,
    B_q0,
    buff1_reg,
    Q,
    buff2_reg);
  output [31:0]D;
  input reg_7600;
  input reg_7720;
  input ap_clk;
  input [30:0]A_q0;
  input [16:0]B_q0;
  input [0:0]buff1_reg;
  input [14:0]Q;
  input [16:0]buff2_reg;

  wire [30:0]A_q0;
  wire [16:0]B_q0;
  wire [31:0]D;
  wire [14:0]Q;
  wire ap_clk;
  wire [0:0]buff1_reg;
  wire [16:0]buff2_reg;
  wire reg_7600;
  wire reg_7720;

  design_1_matrixmul_0_0_matrixmul_mul_32sbkb_MulnS_0_34 matrixmul_mul_32sbkb_MulnS_0_U
       (.A_q0(A_q0),
        .B_q0(B_q0),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .buff1_reg_0(buff1_reg),
        .buff2_reg_0(buff2_reg),
        .reg_7600(reg_7600),
        .reg_7720(reg_7720));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32sbkb" *) 
module design_1_matrixmul_0_0_matrixmul_mul_32sbkb_5
   (reg_7960,
    D,
    E,
    ap_clk,
    A_q0,
    B_q0,
    buff1_reg,
    Q,
    buff2_reg,
    buff1_reg_0,
    buff1_reg_1,
    ap_enable_reg_pp0_iter0);
  output reg_7960;
  output [31:0]D;
  input [0:0]E;
  input ap_clk;
  input [30:0]A_q0;
  input [16:0]B_q0;
  input [1:0]buff1_reg;
  input [14:0]Q;
  input [16:0]buff2_reg;
  input [3:0]buff1_reg_0;
  input buff1_reg_1;
  input ap_enable_reg_pp0_iter0;

  wire [30:0]A_q0;
  wire [16:0]B_q0;
  wire [31:0]D;
  wire [0:0]E;
  wire [14:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [1:0]buff1_reg;
  wire [3:0]buff1_reg_0;
  wire buff1_reg_1;
  wire [16:0]buff2_reg;
  wire reg_7960;

  design_1_matrixmul_0_0_matrixmul_mul_32sbkb_MulnS_0_33 matrixmul_mul_32sbkb_MulnS_0_U
       (.A_q0(A_q0),
        .B_q0(B_q0),
        .D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff1_reg_0(buff1_reg),
        .buff1_reg_1(buff1_reg_0),
        .buff1_reg_2(buff1_reg_1),
        .buff2_reg_0(buff2_reg),
        .reg_7960(reg_7960));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32sbkb" *) 
module design_1_matrixmul_0_0_matrixmul_mul_32sbkb_6
   (D,
    reg_7760,
    E,
    ap_clk,
    A_q0,
    B_q0,
    buff1_reg,
    Q,
    buff2_reg);
  output [31:0]D;
  input reg_7760;
  input [0:0]E;
  input ap_clk;
  input [30:0]A_q0;
  input [16:0]B_q0;
  input [0:0]buff1_reg;
  input [14:0]Q;
  input [16:0]buff2_reg;

  wire [30:0]A_q0;
  wire [16:0]B_q0;
  wire [31:0]D;
  wire [0:0]E;
  wire [14:0]Q;
  wire ap_clk;
  wire [0:0]buff1_reg;
  wire [16:0]buff2_reg;
  wire reg_7760;

  design_1_matrixmul_0_0_matrixmul_mul_32sbkb_MulnS_0_32 matrixmul_mul_32sbkb_MulnS_0_U
       (.A_q0(A_q0),
        .B_q0(B_q0),
        .D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .buff1_reg_0(buff1_reg),
        .buff2_reg_0(buff2_reg),
        .reg_7760(reg_7760));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32sbkb" *) 
module design_1_matrixmul_0_0_matrixmul_mul_32sbkb_7
   (reg_8000,
    reg_8040,
    D,
    ap_clk,
    A_q0,
    B_q0,
    buff1_reg,
    Q,
    buff2_reg,
    buff1_reg_0,
    buff1_reg_1,
    ap_enable_reg_pp0_iter0);
  output reg_8000;
  output reg_8040;
  output [31:0]D;
  input ap_clk;
  input [30:0]A_q0;
  input [16:0]B_q0;
  input [0:0]buff1_reg;
  input [14:0]Q;
  input [16:0]buff2_reg;
  input [5:0]buff1_reg_0;
  input buff1_reg_1;
  input ap_enable_reg_pp0_iter0;

  wire [30:0]A_q0;
  wire [16:0]B_q0;
  wire [31:0]D;
  wire [14:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [0:0]buff1_reg;
  wire [5:0]buff1_reg_0;
  wire buff1_reg_1;
  wire [16:0]buff2_reg;
  wire reg_8000;
  wire reg_8040;

  design_1_matrixmul_0_0_matrixmul_mul_32sbkb_MulnS_0_31 matrixmul_mul_32sbkb_MulnS_0_U
       (.A_q0(A_q0),
        .B_q0(B_q0),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff1_reg_0(buff1_reg),
        .buff1_reg_1(buff1_reg_0),
        .buff1_reg_2(buff1_reg_1),
        .buff2_reg_0(buff2_reg),
        .reg_8000(reg_8000),
        .reg_8040(reg_8040));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32sbkb" *) 
module design_1_matrixmul_0_0_matrixmul_mul_32sbkb_8
   (E,
    D,
    reg_8040,
    ap_clk,
    A_q0,
    B_q0,
    buff1_reg,
    Q,
    buff2_reg,
    buff0_reg,
    buff0_reg_0,
    ap_enable_reg_pp0_iter0);
  output [0:0]E;
  output [31:0]D;
  input reg_8040;
  input ap_clk;
  input [30:0]A_q0;
  input [16:0]B_q0;
  input [0:0]buff1_reg;
  input [14:0]Q;
  input [16:0]buff2_reg;
  input buff0_reg;
  input [0:0]buff0_reg_0;
  input ap_enable_reg_pp0_iter0;

  wire [30:0]A_q0;
  wire [16:0]B_q0;
  wire [31:0]D;
  wire [0:0]E;
  wire [14:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire buff0_reg;
  wire [0:0]buff0_reg_0;
  wire [0:0]buff1_reg;
  wire [16:0]buff2_reg;
  wire reg_8040;

  design_1_matrixmul_0_0_matrixmul_mul_32sbkb_MulnS_0_30 matrixmul_mul_32sbkb_MulnS_0_U
       (.A_q0(A_q0),
        .B_q0(B_q0),
        .D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff0_reg_0(buff0_reg),
        .buff0_reg_1(buff0_reg_0),
        .buff1_reg_0(buff1_reg),
        .buff2_reg_0(buff2_reg),
        .reg_8040(reg_8040));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32sbkb" *) 
module design_1_matrixmul_0_0_matrixmul_mul_32sbkb_9
   (\icmp_ln10_reg_1915_reg[0] ,
    D,
    E,
    ap_clk,
    A_q0,
    B_q0,
    B,
    Q,
    buff2_reg,
    buff1_reg,
    buff1_reg_0,
    buff1_reg_1);
  output \icmp_ln10_reg_1915_reg[0] ;
  output [31:0]D;
  input [0:0]E;
  input ap_clk;
  input [30:0]A_q0;
  input [16:0]B_q0;
  input [0:0]B;
  input [14:0]Q;
  input [16:0]buff2_reg;
  input buff1_reg;
  input [0:0]buff1_reg_0;
  input buff1_reg_1;

  wire [30:0]A_q0;
  wire [0:0]B;
  wire [16:0]B_q0;
  wire [31:0]D;
  wire [0:0]E;
  wire [14:0]Q;
  wire ap_clk;
  wire buff1_reg;
  wire [0:0]buff1_reg_0;
  wire buff1_reg_1;
  wire [16:0]buff2_reg;
  wire \icmp_ln10_reg_1915_reg[0] ;

  design_1_matrixmul_0_0_matrixmul_mul_32sbkb_MulnS_0_29 matrixmul_mul_32sbkb_MulnS_0_U
       (.A_q0(A_q0),
        .B(B),
        .B_q0(B_q0),
        .D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .buff1_reg_0(buff1_reg),
        .buff1_reg_1(buff1_reg_0),
        .buff1_reg_2(buff1_reg_1),
        .buff2_reg_0(buff2_reg),
        .\icmp_ln10_reg_1915_reg[0] (\icmp_ln10_reg_1915_reg[0] ));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32sbkb_MulnS_0" *) 
module design_1_matrixmul_0_0_matrixmul_mul_32sbkb_MulnS_0
   (reg_7600,
    reg_7560,
    D,
    ap_clk,
    A_q0,
    B_q0,
    buff1_reg_0,
    Q,
    buff2_reg_0,
    buff1_reg_1,
    buff1_reg_2,
    ap_enable_reg_pp0_iter0);
  output reg_7600;
  output reg_7560;
  output [31:0]D;
  input ap_clk;
  input [30:0]A_q0;
  input [16:0]B_q0;
  input [0:0]buff1_reg_0;
  input [14:0]Q;
  input [16:0]buff2_reg_0;
  input [4:0]buff1_reg_1;
  input buff1_reg_2;
  input ap_enable_reg_pp0_iter0;

  wire [30:0]A_q0;
  wire [16:0]B_q0;
  wire [31:0]D;
  wire [14:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_154;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire [0:0]buff1_reg_0;
  wire [4:0]buff1_reg_1;
  wire buff1_reg_2;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_154;
  wire \buff1_reg_n_1_[0] ;
  wire \buff1_reg_n_1_[10] ;
  wire \buff1_reg_n_1_[11] ;
  wire \buff1_reg_n_1_[12] ;
  wire \buff1_reg_n_1_[13] ;
  wire \buff1_reg_n_1_[14] ;
  wire \buff1_reg_n_1_[15] ;
  wire \buff1_reg_n_1_[16] ;
  wire \buff1_reg_n_1_[1] ;
  wire \buff1_reg_n_1_[2] ;
  wire \buff1_reg_n_1_[3] ;
  wire \buff1_reg_n_1_[4] ;
  wire \buff1_reg_n_1_[5] ;
  wire \buff1_reg_n_1_[6] ;
  wire \buff1_reg_n_1_[7] ;
  wire \buff1_reg_n_1_[8] ;
  wire \buff1_reg_n_1_[9] ;
  wire [16:0]buff2_reg_0;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire reg_7560;
  wire reg_7600;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,A_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(reg_7600),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(reg_7560),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0F0F00000F0E0000)) 
    buff0_reg_i_1__2
       (.I0(buff1_reg_1[0]),
        .I1(buff1_reg_1[1]),
        .I2(buff1_reg_2),
        .I3(buff1_reg_1[2]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(buff1_reg_1[3]),
        .O(reg_7600));
  LUT5 #(
    .INIT(32'h0000FE00)) 
    buff0_reg_i_2__2
       (.I0(buff1_reg_1[4]),
        .I1(buff1_reg_1[0]),
        .I2(buff1_reg_1[1]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(buff1_reg_2),
        .O(reg_7560));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff1_reg_0,buff1_reg_0,buff1_reg_0,buff1_reg_0,A_q0[30:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(reg_7600),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(reg_7560),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154}),
        .PCOUT({buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_106),
        .Q(\buff1_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_1_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff2_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[14],Q[14],Q[14],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,D[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[0] ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[10] ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[11] ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[12] ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[13] ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[14] ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[15] ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[16] ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[1] ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[2] ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[3] ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[4] ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[5] ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[6] ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[7] ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[8] ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[9] ),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32sbkb_MulnS_0" *) 
module design_1_matrixmul_0_0_matrixmul_mul_32sbkb_MulnS_0_20
   (\icmp_ln10_reg_1915_reg[0] ,
    D,
    ap_clk,
    A_q0,
    B_q0,
    buff1_reg_0,
    Q,
    buff2_reg_0,
    buff1_reg_1,
    ap_enable_reg_pp0_iter0,
    buff1_reg_2);
  output \icmp_ln10_reg_1915_reg[0] ;
  output [31:0]D;
  input ap_clk;
  input [30:0]A_q0;
  input [16:0]B_q0;
  input [0:0]buff1_reg_0;
  input [14:0]Q;
  input [16:0]buff2_reg_0;
  input buff1_reg_1;
  input ap_enable_reg_pp0_iter0;
  input [1:0]buff1_reg_2;

  wire [30:0]A_q0;
  wire [16:0]B_q0;
  wire [31:0]D;
  wire [14:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_154;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire [0:0]buff1_reg_0;
  wire buff1_reg_1;
  wire [1:0]buff1_reg_2;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_154;
  wire \buff1_reg_n_1_[0] ;
  wire \buff1_reg_n_1_[10] ;
  wire \buff1_reg_n_1_[11] ;
  wire \buff1_reg_n_1_[12] ;
  wire \buff1_reg_n_1_[13] ;
  wire \buff1_reg_n_1_[14] ;
  wire \buff1_reg_n_1_[15] ;
  wire \buff1_reg_n_1_[16] ;
  wire \buff1_reg_n_1_[1] ;
  wire \buff1_reg_n_1_[2] ;
  wire \buff1_reg_n_1_[3] ;
  wire \buff1_reg_n_1_[4] ;
  wire \buff1_reg_n_1_[5] ;
  wire \buff1_reg_n_1_[6] ;
  wire \buff1_reg_n_1_[7] ;
  wire \buff1_reg_n_1_[8] ;
  wire \buff1_reg_n_1_[9] ;
  wire [16:0]buff2_reg_0;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire \icmp_ln10_reg_1915_reg[0] ;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,A_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\icmp_ln10_reg_1915_reg[0] ),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\icmp_ln10_reg_1915_reg[0] ),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'h4440)) 
    buff0_reg_i_1__8
       (.I0(buff1_reg_1),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(buff1_reg_2[1]),
        .I3(buff1_reg_2[0]),
        .O(\icmp_ln10_reg_1915_reg[0] ));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff1_reg_0,buff1_reg_0,buff1_reg_0,buff1_reg_0,A_q0[30:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\icmp_ln10_reg_1915_reg[0] ),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\icmp_ln10_reg_1915_reg[0] ),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154}),
        .PCOUT({buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_106),
        .Q(\buff1_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_1_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff2_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[14],Q[14],Q[14],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,D[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[0] ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[10] ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[11] ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[12] ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[13] ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[14] ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[15] ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[16] ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[1] ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[2] ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[3] ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[4] ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[5] ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[6] ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[7] ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[8] ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[9] ),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32sbkb_MulnS_0" *) 
module design_1_matrixmul_0_0_matrixmul_mul_32sbkb_MulnS_0_21
   (D,
    E,
    buff1_reg_0,
    ap_clk,
    A_q0,
    B_q0,
    buff1_reg_1,
    Q,
    buff2_reg_0);
  output [31:0]D;
  input [0:0]E;
  input [0:0]buff1_reg_0;
  input ap_clk;
  input [30:0]A_q0;
  input [16:0]B_q0;
  input [0:0]buff1_reg_1;
  input [14:0]Q;
  input [16:0]buff2_reg_0;

  wire [30:0]A_q0;
  wire [16:0]B_q0;
  wire [31:0]D;
  wire [0:0]E;
  wire [14:0]Q;
  wire ap_clk;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_154;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire [0:0]buff1_reg_0;
  wire [0:0]buff1_reg_1;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_154;
  wire \buff1_reg_n_1_[0] ;
  wire \buff1_reg_n_1_[10] ;
  wire \buff1_reg_n_1_[11] ;
  wire \buff1_reg_n_1_[12] ;
  wire \buff1_reg_n_1_[13] ;
  wire \buff1_reg_n_1_[14] ;
  wire \buff1_reg_n_1_[15] ;
  wire \buff1_reg_n_1_[16] ;
  wire \buff1_reg_n_1_[1] ;
  wire \buff1_reg_n_1_[2] ;
  wire \buff1_reg_n_1_[3] ;
  wire \buff1_reg_n_1_[4] ;
  wire \buff1_reg_n_1_[5] ;
  wire \buff1_reg_n_1_[6] ;
  wire \buff1_reg_n_1_[7] ;
  wire \buff1_reg_n_1_[8] ;
  wire \buff1_reg_n_1_[9] ;
  wire [16:0]buff2_reg_0;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,A_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff1_reg_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff1_reg_1,buff1_reg_1,buff1_reg_1,buff1_reg_1,A_q0[30:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff1_reg_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154}),
        .PCOUT({buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_106),
        .Q(\buff1_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_1_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff2_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[14],Q[14],Q[14],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,D[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[0] ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[10] ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[11] ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[12] ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[13] ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[14] ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[15] ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[16] ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[1] ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[2] ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[3] ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[4] ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[5] ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[6] ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[7] ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[8] ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[9] ),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32sbkb_MulnS_0" *) 
module design_1_matrixmul_0_0_matrixmul_mul_32sbkb_MulnS_0_22
   (D,
    reg_7760,
    reg_7560,
    ap_clk,
    A_q0,
    B_q0,
    buff1_reg_0,
    Q,
    buff2_reg_0);
  output [31:0]D;
  input reg_7760;
  input reg_7560;
  input ap_clk;
  input [30:0]A_q0;
  input [16:0]B_q0;
  input [0:0]buff1_reg_0;
  input [14:0]Q;
  input [16:0]buff2_reg_0;

  wire [30:0]A_q0;
  wire [16:0]B_q0;
  wire [31:0]D;
  wire [14:0]Q;
  wire ap_clk;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_154;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire [0:0]buff1_reg_0;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_154;
  wire \buff1_reg_n_1_[0] ;
  wire \buff1_reg_n_1_[10] ;
  wire \buff1_reg_n_1_[11] ;
  wire \buff1_reg_n_1_[12] ;
  wire \buff1_reg_n_1_[13] ;
  wire \buff1_reg_n_1_[14] ;
  wire \buff1_reg_n_1_[15] ;
  wire \buff1_reg_n_1_[16] ;
  wire \buff1_reg_n_1_[1] ;
  wire \buff1_reg_n_1_[2] ;
  wire \buff1_reg_n_1_[3] ;
  wire \buff1_reg_n_1_[4] ;
  wire \buff1_reg_n_1_[5] ;
  wire \buff1_reg_n_1_[6] ;
  wire \buff1_reg_n_1_[7] ;
  wire \buff1_reg_n_1_[8] ;
  wire \buff1_reg_n_1_[9] ;
  wire [16:0]buff2_reg_0;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire reg_7560;
  wire reg_7760;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,A_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(reg_7760),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(reg_7560),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff1_reg_0,buff1_reg_0,buff1_reg_0,buff1_reg_0,A_q0[30:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(reg_7760),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(reg_7560),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154}),
        .PCOUT({buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_106),
        .Q(\buff1_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_1_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff2_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[14],Q[14],Q[14],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,D[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[0] ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[10] ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[11] ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[12] ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[13] ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[14] ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[15] ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[16] ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[1] ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[2] ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[3] ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[4] ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[5] ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[6] ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[7] ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[8] ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[9] ),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32sbkb_MulnS_0" *) 
module design_1_matrixmul_0_0_matrixmul_mul_32sbkb_MulnS_0_23
   (E,
    \ap_CS_fsm_reg[24] ,
    D,
    ap_clk,
    A_q0,
    B_q0,
    buff1_reg_0,
    Q,
    buff2_reg_0,
    buff0_reg_0,
    ap_enable_reg_pp0_iter0,
    buff0_reg_1);
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[24] ;
  output [31:0]D;
  input ap_clk;
  input [30:0]A_q0;
  input [16:0]B_q0;
  input [0:0]buff1_reg_0;
  input [14:0]Q;
  input [16:0]buff2_reg_0;
  input [4:0]buff0_reg_0;
  input ap_enable_reg_pp0_iter0;
  input buff0_reg_1;

  wire [30:0]A_q0;
  wire [16:0]B_q0;
  wire [31:0]D;
  wire [0:0]E;
  wire [14:0]Q;
  wire [0:0]\ap_CS_fsm_reg[24] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [4:0]buff0_reg_0;
  wire buff0_reg_1;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_154;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire [0:0]buff1_reg_0;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_154;
  wire \buff1_reg_n_1_[0] ;
  wire \buff1_reg_n_1_[10] ;
  wire \buff1_reg_n_1_[11] ;
  wire \buff1_reg_n_1_[12] ;
  wire \buff1_reg_n_1_[13] ;
  wire \buff1_reg_n_1_[14] ;
  wire \buff1_reg_n_1_[15] ;
  wire \buff1_reg_n_1_[16] ;
  wire \buff1_reg_n_1_[1] ;
  wire \buff1_reg_n_1_[2] ;
  wire \buff1_reg_n_1_[3] ;
  wire \buff1_reg_n_1_[4] ;
  wire \buff1_reg_n_1_[5] ;
  wire \buff1_reg_n_1_[6] ;
  wire \buff1_reg_n_1_[7] ;
  wire \buff1_reg_n_1_[8] ;
  wire \buff1_reg_n_1_[9] ;
  wire [16:0]buff2_reg_0;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,A_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\ap_CS_fsm_reg[24] ),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h5500550055005400)) 
    buff0_reg_i_1__9
       (.I0(buff0_reg_1),
        .I1(buff0_reg_0[4]),
        .I2(buff0_reg_0[3]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(buff0_reg_0[2]),
        .I5(buff0_reg_0[0]),
        .O(E));
  LUT4 #(
    .INIT(16'h00C8)) 
    buff0_reg_i_2__0
       (.I0(buff0_reg_0[4]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(buff0_reg_0[1]),
        .I3(buff0_reg_1),
        .O(\ap_CS_fsm_reg[24] ));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff1_reg_0,buff1_reg_0,buff1_reg_0,buff1_reg_0,A_q0[30:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\ap_CS_fsm_reg[24] ),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154}),
        .PCOUT({buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_106),
        .Q(\buff1_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_1_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff2_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[14],Q[14],Q[14],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,D[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[0] ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[10] ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[11] ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[12] ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[13] ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[14] ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[15] ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[16] ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[1] ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[2] ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[3] ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[4] ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[5] ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[6] ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[7] ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[8] ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[9] ),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32sbkb_MulnS_0" *) 
module design_1_matrixmul_0_0_matrixmul_mul_32sbkb_MulnS_0_24
   (D,
    reg_7600,
    reg_8040,
    ap_clk,
    A_q0,
    B_q0,
    buff1_reg_0,
    Q,
    buff2_reg_0);
  output [31:0]D;
  input reg_7600;
  input reg_8040;
  input ap_clk;
  input [30:0]A_q0;
  input [16:0]B_q0;
  input [0:0]buff1_reg_0;
  input [14:0]Q;
  input [16:0]buff2_reg_0;

  wire [30:0]A_q0;
  wire [16:0]B_q0;
  wire [31:0]D;
  wire [14:0]Q;
  wire ap_clk;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_154;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire [0:0]buff1_reg_0;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_154;
  wire \buff1_reg_n_1_[0] ;
  wire \buff1_reg_n_1_[10] ;
  wire \buff1_reg_n_1_[11] ;
  wire \buff1_reg_n_1_[12] ;
  wire \buff1_reg_n_1_[13] ;
  wire \buff1_reg_n_1_[14] ;
  wire \buff1_reg_n_1_[15] ;
  wire \buff1_reg_n_1_[16] ;
  wire \buff1_reg_n_1_[1] ;
  wire \buff1_reg_n_1_[2] ;
  wire \buff1_reg_n_1_[3] ;
  wire \buff1_reg_n_1_[4] ;
  wire \buff1_reg_n_1_[5] ;
  wire \buff1_reg_n_1_[6] ;
  wire \buff1_reg_n_1_[7] ;
  wire \buff1_reg_n_1_[8] ;
  wire \buff1_reg_n_1_[9] ;
  wire [16:0]buff2_reg_0;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire reg_7600;
  wire reg_8040;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,A_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(reg_7600),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(reg_8040),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff1_reg_0,buff1_reg_0,buff1_reg_0,buff1_reg_0,A_q0[30:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(reg_7600),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(reg_8040),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154}),
        .PCOUT({buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_106),
        .Q(\buff1_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_1_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff2_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[14],Q[14],Q[14],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,D[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[0] ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[10] ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[11] ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[12] ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[13] ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[14] ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[15] ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[16] ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[1] ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[2] ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[3] ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[4] ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[5] ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[6] ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[7] ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[8] ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[9] ),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32sbkb_MulnS_0" *) 
module design_1_matrixmul_0_0_matrixmul_mul_32sbkb_MulnS_0_25
   (E,
    D,
    buff1_reg_0,
    ap_clk,
    A_q0,
    B_q0,
    buff1_reg_1,
    Q,
    buff2_reg_0,
    buff0_reg_0,
    ap_enable_reg_pp0_iter0,
    buff0_reg_1);
  output [0:0]E;
  output [31:0]D;
  input [0:0]buff1_reg_0;
  input ap_clk;
  input [30:0]A_q0;
  input [16:0]B_q0;
  input [0:0]buff1_reg_1;
  input [14:0]Q;
  input [16:0]buff2_reg_0;
  input buff0_reg_0;
  input ap_enable_reg_pp0_iter0;
  input [3:0]buff0_reg_1;

  wire [30:0]A_q0;
  wire [16:0]B_q0;
  wire [31:0]D;
  wire [0:0]E;
  wire [14:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire buff0_reg_0;
  wire [3:0]buff0_reg_1;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_154;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire [0:0]buff1_reg_0;
  wire [0:0]buff1_reg_1;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_154;
  wire \buff1_reg_n_1_[0] ;
  wire \buff1_reg_n_1_[10] ;
  wire \buff1_reg_n_1_[11] ;
  wire \buff1_reg_n_1_[12] ;
  wire \buff1_reg_n_1_[13] ;
  wire \buff1_reg_n_1_[14] ;
  wire \buff1_reg_n_1_[15] ;
  wire \buff1_reg_n_1_[16] ;
  wire \buff1_reg_n_1_[1] ;
  wire \buff1_reg_n_1_[2] ;
  wire \buff1_reg_n_1_[3] ;
  wire \buff1_reg_n_1_[4] ;
  wire \buff1_reg_n_1_[5] ;
  wire \buff1_reg_n_1_[6] ;
  wire \buff1_reg_n_1_[7] ;
  wire \buff1_reg_n_1_[8] ;
  wire \buff1_reg_n_1_[9] ;
  wire [16:0]buff2_reg_0;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,A_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff1_reg_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    buff0_reg_i_1__7
       (.I0(buff0_reg_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(buff0_reg_1[1]),
        .I3(buff0_reg_1[3]),
        .I4(buff0_reg_1[2]),
        .I5(buff0_reg_1[0]),
        .O(E));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff1_reg_1,buff1_reg_1,buff1_reg_1,buff1_reg_1,A_q0[30:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff1_reg_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154}),
        .PCOUT({buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_106),
        .Q(\buff1_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_1_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff2_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[14],Q[14],Q[14],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,D[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[0] ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[10] ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[11] ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[12] ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[13] ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[14] ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[15] ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[16] ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[1] ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[2] ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[3] ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[4] ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[5] ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[6] ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[7] ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[8] ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[9] ),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32sbkb_MulnS_0" *) 
module design_1_matrixmul_0_0_matrixmul_mul_32sbkb_MulnS_0_26
   (\icmp_ln10_reg_1915_reg[0] ,
    D,
    E,
    ap_clk,
    A_q0,
    B_q0,
    buff1_reg_0,
    Q,
    buff2_reg_0,
    buff1_reg_1,
    buff1_reg_2,
    ap_enable_reg_pp0_iter0);
  output [0:0]\icmp_ln10_reg_1915_reg[0] ;
  output [31:0]D;
  input [0:0]E;
  input ap_clk;
  input [30:0]A_q0;
  input [16:0]B_q0;
  input [1:0]buff1_reg_0;
  input [14:0]Q;
  input [16:0]buff2_reg_0;
  input buff1_reg_1;
  input [0:0]buff1_reg_2;
  input ap_enable_reg_pp0_iter0;

  wire [30:0]A_q0;
  wire [16:0]B_q0;
  wire [31:0]D;
  wire [0:0]E;
  wire [14:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_154;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire [1:0]buff1_reg_0;
  wire buff1_reg_1;
  wire [0:0]buff1_reg_2;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_154;
  wire \buff1_reg_n_1_[0] ;
  wire \buff1_reg_n_1_[10] ;
  wire \buff1_reg_n_1_[11] ;
  wire \buff1_reg_n_1_[12] ;
  wire \buff1_reg_n_1_[13] ;
  wire \buff1_reg_n_1_[14] ;
  wire \buff1_reg_n_1_[15] ;
  wire \buff1_reg_n_1_[16] ;
  wire \buff1_reg_n_1_[1] ;
  wire \buff1_reg_n_1_[2] ;
  wire \buff1_reg_n_1_[3] ;
  wire \buff1_reg_n_1_[4] ;
  wire \buff1_reg_n_1_[5] ;
  wire \buff1_reg_n_1_[6] ;
  wire \buff1_reg_n_1_[7] ;
  wire \buff1_reg_n_1_[8] ;
  wire \buff1_reg_n_1_[9] ;
  wire [16:0]buff2_reg_0;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire [0:0]\icmp_ln10_reg_1915_reg[0] ;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,A_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\icmp_ln10_reg_1915_reg[0] ),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff1_reg_0[1],buff1_reg_0,buff1_reg_0[0],A_q0[30:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\icmp_ln10_reg_1915_reg[0] ),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154}),
        .PCOUT({buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_106),
        .Q(\buff1_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_1_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff2_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[14],Q[14],Q[14],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,D[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[0] ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[10] ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[11] ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[12] ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[13] ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[14] ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[15] ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[16] ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[1] ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[2] ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[3] ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[4] ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[5] ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[6] ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[7] ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[8] ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[9] ),
        .Q(D[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    \j_reg_2476[5]_i_1 
       (.I0(buff1_reg_1),
        .I1(buff1_reg_2),
        .I2(ap_enable_reg_pp0_iter0),
        .O(\icmp_ln10_reg_1915_reg[0] ));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32sbkb_MulnS_0" *) 
module design_1_matrixmul_0_0_matrixmul_mul_32sbkb_MulnS_0_27
   (A_load_31_reg_25160,
    D,
    buff0_reg_0,
    ap_clk,
    A_q0,
    B_q0,
    B,
    Q,
    buff2_reg_0,
    buff1_reg_0,
    buff1_reg_1,
    buff1_reg_2);
  output A_load_31_reg_25160;
  output [31:0]D;
  input buff0_reg_0;
  input ap_clk;
  input [30:0]A_q0;
  input [16:0]B_q0;
  input [0:0]B;
  input [14:0]Q;
  input [16:0]buff2_reg_0;
  input [0:0]buff1_reg_0;
  input buff1_reg_1;
  input buff1_reg_2;

  wire A_load_31_reg_25160;
  wire [30:0]A_q0;
  wire [0:0]B;
  wire [16:0]B_q0;
  wire [31:0]D;
  wire [14:0]Q;
  wire ap_clk;
  wire buff0_reg_0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_154;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire [0:0]buff1_reg_0;
  wire buff1_reg_1;
  wire buff1_reg_2;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_154;
  wire \buff1_reg_n_1_[0] ;
  wire \buff1_reg_n_1_[10] ;
  wire \buff1_reg_n_1_[11] ;
  wire \buff1_reg_n_1_[12] ;
  wire \buff1_reg_n_1_[13] ;
  wire \buff1_reg_n_1_[14] ;
  wire \buff1_reg_n_1_[15] ;
  wire \buff1_reg_n_1_[16] ;
  wire \buff1_reg_n_1_[1] ;
  wire \buff1_reg_n_1_[2] ;
  wire \buff1_reg_n_1_[3] ;
  wire \buff1_reg_n_1_[4] ;
  wire \buff1_reg_n_1_[5] ;
  wire \buff1_reg_n_1_[6] ;
  wire \buff1_reg_n_1_[7] ;
  wire \buff1_reg_n_1_[8] ;
  wire \buff1_reg_n_1_[9] ;
  wire [16:0]buff2_reg_0;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,A_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff0_reg_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(A_load_31_reg_25160),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h08)) 
    buff0_reg_i_1__1
       (.I0(buff1_reg_0),
        .I1(buff1_reg_1),
        .I2(buff1_reg_2),
        .O(A_load_31_reg_25160));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B,B,B,B,A_q0[30:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff0_reg_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(A_load_31_reg_25160),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154}),
        .PCOUT({buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_106),
        .Q(\buff1_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_1_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff2_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[14],Q[14],Q[14],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,D[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[0] ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[10] ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[11] ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[12] ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[13] ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[14] ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[15] ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[16] ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[1] ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[2] ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[3] ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[4] ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[5] ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[6] ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[7] ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[8] ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[9] ),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32sbkb_MulnS_0" *) 
module design_1_matrixmul_0_0_matrixmul_mul_32sbkb_MulnS_0_28
   (E,
    D,
    buff1_reg_0,
    ap_clk,
    A_q0,
    B_q0,
    buff1_reg_1,
    Q,
    buff2_reg_0,
    buff1_reg_2,
    ap_enable_reg_pp0_iter0,
    buff1_reg_3);
  output [0:0]E;
  output [31:0]D;
  input [0:0]buff1_reg_0;
  input ap_clk;
  input [30:0]A_q0;
  input [16:0]B_q0;
  input [0:0]buff1_reg_1;
  input [14:0]Q;
  input [16:0]buff2_reg_0;
  input [2:0]buff1_reg_2;
  input ap_enable_reg_pp0_iter0;
  input buff1_reg_3;

  wire [30:0]A_q0;
  wire [16:0]B_q0;
  wire [31:0]D;
  wire [0:0]E;
  wire [14:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_154;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire [0:0]buff1_reg_0;
  wire [0:0]buff1_reg_1;
  wire [2:0]buff1_reg_2;
  wire buff1_reg_3;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_154;
  wire \buff1_reg_n_1_[0] ;
  wire \buff1_reg_n_1_[10] ;
  wire \buff1_reg_n_1_[11] ;
  wire \buff1_reg_n_1_[12] ;
  wire \buff1_reg_n_1_[13] ;
  wire \buff1_reg_n_1_[14] ;
  wire \buff1_reg_n_1_[15] ;
  wire \buff1_reg_n_1_[16] ;
  wire \buff1_reg_n_1_[1] ;
  wire \buff1_reg_n_1_[2] ;
  wire \buff1_reg_n_1_[3] ;
  wire \buff1_reg_n_1_[4] ;
  wire \buff1_reg_n_1_[5] ;
  wire \buff1_reg_n_1_[6] ;
  wire \buff1_reg_n_1_[7] ;
  wire \buff1_reg_n_1_[8] ;
  wire \buff1_reg_n_1_[9] ;
  wire [16:0]buff2_reg_0;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,A_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff1_reg_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h0000FE00)) 
    buff0_reg_i_1__5
       (.I0(buff1_reg_2[0]),
        .I1(buff1_reg_2[1]),
        .I2(buff1_reg_2[2]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(buff1_reg_3),
        .O(E));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff1_reg_1,buff1_reg_1,buff1_reg_1,buff1_reg_1,A_q0[30:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff1_reg_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154}),
        .PCOUT({buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_106),
        .Q(\buff1_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_1_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff2_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[14],Q[14],Q[14],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,D[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[0] ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[10] ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[11] ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[12] ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[13] ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[14] ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[15] ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[16] ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[1] ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[2] ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[3] ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[4] ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[5] ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[6] ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[7] ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[8] ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[9] ),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32sbkb_MulnS_0" *) 
module design_1_matrixmul_0_0_matrixmul_mul_32sbkb_MulnS_0_29
   (\icmp_ln10_reg_1915_reg[0] ,
    D,
    E,
    ap_clk,
    A_q0,
    B_q0,
    B,
    Q,
    buff2_reg_0,
    buff1_reg_0,
    buff1_reg_1,
    buff1_reg_2);
  output \icmp_ln10_reg_1915_reg[0] ;
  output [31:0]D;
  input [0:0]E;
  input ap_clk;
  input [30:0]A_q0;
  input [16:0]B_q0;
  input [0:0]B;
  input [14:0]Q;
  input [16:0]buff2_reg_0;
  input buff1_reg_0;
  input [0:0]buff1_reg_1;
  input buff1_reg_2;

  wire [30:0]A_q0;
  wire [0:0]B;
  wire [16:0]B_q0;
  wire [31:0]D;
  wire [0:0]E;
  wire [14:0]Q;
  wire ap_clk;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_154;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire buff1_reg_0;
  wire [0:0]buff1_reg_1;
  wire buff1_reg_2;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_154;
  wire \buff1_reg_n_1_[0] ;
  wire \buff1_reg_n_1_[10] ;
  wire \buff1_reg_n_1_[11] ;
  wire \buff1_reg_n_1_[12] ;
  wire \buff1_reg_n_1_[13] ;
  wire \buff1_reg_n_1_[14] ;
  wire \buff1_reg_n_1_[15] ;
  wire \buff1_reg_n_1_[16] ;
  wire \buff1_reg_n_1_[1] ;
  wire \buff1_reg_n_1_[2] ;
  wire \buff1_reg_n_1_[3] ;
  wire \buff1_reg_n_1_[4] ;
  wire \buff1_reg_n_1_[5] ;
  wire \buff1_reg_n_1_[6] ;
  wire \buff1_reg_n_1_[7] ;
  wire \buff1_reg_n_1_[8] ;
  wire \buff1_reg_n_1_[9] ;
  wire [16:0]buff2_reg_0;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire \icmp_ln10_reg_1915_reg[0] ;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,A_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\icmp_ln10_reg_1915_reg[0] ),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B,B,B,B,A_q0[30:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\icmp_ln10_reg_1915_reg[0] ),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154}),
        .PCOUT({buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_106),
        .Q(\buff1_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_1_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff2_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[14],Q[14],Q[14],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,D[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[0] ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[10] ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[11] ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[12] ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[13] ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[14] ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[15] ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[16] ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[1] ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[2] ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[3] ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[4] ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[5] ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[6] ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[7] ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[8] ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[9] ),
        .Q(D[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    \indvar_flatten_reg_723[10]_i_2 
       (.I0(buff1_reg_0),
        .I1(buff1_reg_1),
        .I2(buff1_reg_2),
        .O(\icmp_ln10_reg_1915_reg[0] ));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32sbkb_MulnS_0" *) 
module design_1_matrixmul_0_0_matrixmul_mul_32sbkb_MulnS_0_30
   (E,
    D,
    reg_8040,
    ap_clk,
    A_q0,
    B_q0,
    buff1_reg_0,
    Q,
    buff2_reg_0,
    buff0_reg_0,
    buff0_reg_1,
    ap_enable_reg_pp0_iter0);
  output [0:0]E;
  output [31:0]D;
  input reg_8040;
  input ap_clk;
  input [30:0]A_q0;
  input [16:0]B_q0;
  input [0:0]buff1_reg_0;
  input [14:0]Q;
  input [16:0]buff2_reg_0;
  input buff0_reg_0;
  input [0:0]buff0_reg_1;
  input ap_enable_reg_pp0_iter0;

  wire [30:0]A_q0;
  wire [16:0]B_q0;
  wire [31:0]D;
  wire [0:0]E;
  wire [14:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire buff0_reg_0;
  wire [0:0]buff0_reg_1;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_154;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire [0:0]buff1_reg_0;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_154;
  wire \buff1_reg_n_1_[0] ;
  wire \buff1_reg_n_1_[10] ;
  wire \buff1_reg_n_1_[11] ;
  wire \buff1_reg_n_1_[12] ;
  wire \buff1_reg_n_1_[13] ;
  wire \buff1_reg_n_1_[14] ;
  wire \buff1_reg_n_1_[15] ;
  wire \buff1_reg_n_1_[16] ;
  wire \buff1_reg_n_1_[1] ;
  wire \buff1_reg_n_1_[2] ;
  wire \buff1_reg_n_1_[3] ;
  wire \buff1_reg_n_1_[4] ;
  wire \buff1_reg_n_1_[5] ;
  wire \buff1_reg_n_1_[6] ;
  wire \buff1_reg_n_1_[7] ;
  wire \buff1_reg_n_1_[8] ;
  wire \buff1_reg_n_1_[9] ;
  wire [16:0]buff2_reg_0;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire reg_8040;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,A_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(reg_8040),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h40)) 
    buff0_reg_i_1__6
       (.I0(buff0_reg_0),
        .I1(buff0_reg_1),
        .I2(ap_enable_reg_pp0_iter0),
        .O(E));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff1_reg_0,buff1_reg_0,buff1_reg_0,buff1_reg_0,A_q0[30:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(reg_8040),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154}),
        .PCOUT({buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_106),
        .Q(\buff1_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_1_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff2_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[14],Q[14],Q[14],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,D[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[0] ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[10] ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[11] ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[12] ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[13] ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[14] ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[15] ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[16] ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[1] ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[2] ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[3] ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[4] ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[5] ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[6] ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[7] ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[8] ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[9] ),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32sbkb_MulnS_0" *) 
module design_1_matrixmul_0_0_matrixmul_mul_32sbkb_MulnS_0_31
   (reg_8000,
    reg_8040,
    D,
    ap_clk,
    A_q0,
    B_q0,
    buff1_reg_0,
    Q,
    buff2_reg_0,
    buff1_reg_1,
    buff1_reg_2,
    ap_enable_reg_pp0_iter0);
  output reg_8000;
  output reg_8040;
  output [31:0]D;
  input ap_clk;
  input [30:0]A_q0;
  input [16:0]B_q0;
  input [0:0]buff1_reg_0;
  input [14:0]Q;
  input [16:0]buff2_reg_0;
  input [5:0]buff1_reg_1;
  input buff1_reg_2;
  input ap_enable_reg_pp0_iter0;

  wire [30:0]A_q0;
  wire [16:0]B_q0;
  wire [31:0]D;
  wire [14:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_154;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire [0:0]buff1_reg_0;
  wire [5:0]buff1_reg_1;
  wire buff1_reg_2;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_154;
  wire \buff1_reg_n_1_[0] ;
  wire \buff1_reg_n_1_[10] ;
  wire \buff1_reg_n_1_[11] ;
  wire \buff1_reg_n_1_[12] ;
  wire \buff1_reg_n_1_[13] ;
  wire \buff1_reg_n_1_[14] ;
  wire \buff1_reg_n_1_[15] ;
  wire \buff1_reg_n_1_[16] ;
  wire \buff1_reg_n_1_[1] ;
  wire \buff1_reg_n_1_[2] ;
  wire \buff1_reg_n_1_[3] ;
  wire \buff1_reg_n_1_[4] ;
  wire \buff1_reg_n_1_[5] ;
  wire \buff1_reg_n_1_[6] ;
  wire \buff1_reg_n_1_[7] ;
  wire \buff1_reg_n_1_[8] ;
  wire \buff1_reg_n_1_[9] ;
  wire [16:0]buff2_reg_0;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire reg_8000;
  wire reg_8040;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,A_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(reg_8000),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(reg_8040),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h33003200)) 
    buff0_reg_i_1__4
       (.I0(buff1_reg_1[0]),
        .I1(buff1_reg_2),
        .I2(buff1_reg_1[2]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(buff1_reg_1[4]),
        .O(reg_8000));
  LUT6 #(
    .INIT(64'h0F0F00000F0E0000)) 
    buff0_reg_i_2__1
       (.I0(buff1_reg_1[3]),
        .I1(buff1_reg_1[5]),
        .I2(buff1_reg_2),
        .I3(buff1_reg_1[2]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(buff1_reg_1[1]),
        .O(reg_8040));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff1_reg_0,buff1_reg_0,buff1_reg_0,buff1_reg_0,A_q0[30:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(reg_8000),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(reg_8040),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154}),
        .PCOUT({buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_106),
        .Q(\buff1_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_1_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff2_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[14],Q[14],Q[14],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,D[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[0] ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[10] ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[11] ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[12] ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[13] ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[14] ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[15] ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[16] ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[1] ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[2] ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[3] ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[4] ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[5] ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[6] ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[7] ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[8] ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[9] ),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32sbkb_MulnS_0" *) 
module design_1_matrixmul_0_0_matrixmul_mul_32sbkb_MulnS_0_32
   (D,
    reg_7760,
    E,
    ap_clk,
    A_q0,
    B_q0,
    buff1_reg_0,
    Q,
    buff2_reg_0);
  output [31:0]D;
  input reg_7760;
  input [0:0]E;
  input ap_clk;
  input [30:0]A_q0;
  input [16:0]B_q0;
  input [0:0]buff1_reg_0;
  input [14:0]Q;
  input [16:0]buff2_reg_0;

  wire [30:0]A_q0;
  wire [16:0]B_q0;
  wire [31:0]D;
  wire [0:0]E;
  wire [14:0]Q;
  wire ap_clk;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_154;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire [0:0]buff1_reg_0;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_154;
  wire \buff1_reg_n_1_[0] ;
  wire \buff1_reg_n_1_[10] ;
  wire \buff1_reg_n_1_[11] ;
  wire \buff1_reg_n_1_[12] ;
  wire \buff1_reg_n_1_[13] ;
  wire \buff1_reg_n_1_[14] ;
  wire \buff1_reg_n_1_[15] ;
  wire \buff1_reg_n_1_[16] ;
  wire \buff1_reg_n_1_[1] ;
  wire \buff1_reg_n_1_[2] ;
  wire \buff1_reg_n_1_[3] ;
  wire \buff1_reg_n_1_[4] ;
  wire \buff1_reg_n_1_[5] ;
  wire \buff1_reg_n_1_[6] ;
  wire \buff1_reg_n_1_[7] ;
  wire \buff1_reg_n_1_[8] ;
  wire \buff1_reg_n_1_[9] ;
  wire [16:0]buff2_reg_0;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire reg_7760;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,A_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(reg_7760),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff1_reg_0,buff1_reg_0,buff1_reg_0,buff1_reg_0,A_q0[30:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(reg_7760),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154}),
        .PCOUT({buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_106),
        .Q(\buff1_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_1_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff2_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[14],Q[14],Q[14],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,D[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[0] ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[10] ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[11] ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[12] ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[13] ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[14] ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[15] ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[16] ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[1] ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[2] ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[3] ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[4] ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[5] ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[6] ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[7] ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[8] ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[9] ),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32sbkb_MulnS_0" *) 
module design_1_matrixmul_0_0_matrixmul_mul_32sbkb_MulnS_0_33
   (reg_7960,
    D,
    E,
    ap_clk,
    A_q0,
    B_q0,
    buff1_reg_0,
    Q,
    buff2_reg_0,
    buff1_reg_1,
    buff1_reg_2,
    ap_enable_reg_pp0_iter0);
  output reg_7960;
  output [31:0]D;
  input [0:0]E;
  input ap_clk;
  input [30:0]A_q0;
  input [16:0]B_q0;
  input [1:0]buff1_reg_0;
  input [14:0]Q;
  input [16:0]buff2_reg_0;
  input [3:0]buff1_reg_1;
  input buff1_reg_2;
  input ap_enable_reg_pp0_iter0;

  wire [30:0]A_q0;
  wire [16:0]B_q0;
  wire [31:0]D;
  wire [0:0]E;
  wire [14:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_154;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire [1:0]buff1_reg_0;
  wire [3:0]buff1_reg_1;
  wire buff1_reg_2;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_154;
  wire \buff1_reg_n_1_[0] ;
  wire \buff1_reg_n_1_[10] ;
  wire \buff1_reg_n_1_[11] ;
  wire \buff1_reg_n_1_[12] ;
  wire \buff1_reg_n_1_[13] ;
  wire \buff1_reg_n_1_[14] ;
  wire \buff1_reg_n_1_[15] ;
  wire \buff1_reg_n_1_[16] ;
  wire \buff1_reg_n_1_[1] ;
  wire \buff1_reg_n_1_[2] ;
  wire \buff1_reg_n_1_[3] ;
  wire \buff1_reg_n_1_[4] ;
  wire \buff1_reg_n_1_[5] ;
  wire \buff1_reg_n_1_[6] ;
  wire \buff1_reg_n_1_[7] ;
  wire \buff1_reg_n_1_[8] ;
  wire \buff1_reg_n_1_[9] ;
  wire [16:0]buff2_reg_0;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire reg_7960;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,A_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(reg_7960),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0F0F00000F0E0000)) 
    buff0_reg_i_2__3
       (.I0(buff1_reg_1[2]),
        .I1(buff1_reg_1[3]),
        .I2(buff1_reg_2),
        .I3(buff1_reg_1[0]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(buff1_reg_1[1]),
        .O(reg_7960));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff1_reg_0[1],buff1_reg_0,buff1_reg_0[0],A_q0[30:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(reg_7960),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154}),
        .PCOUT({buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_106),
        .Q(\buff1_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_1_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff2_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[14],Q[14],Q[14],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,D[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[0] ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[10] ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[11] ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[12] ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[13] ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[14] ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[15] ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[16] ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[1] ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[2] ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[3] ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[4] ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[5] ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[6] ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[7] ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[8] ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[9] ),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32sbkb_MulnS_0" *) 
module design_1_matrixmul_0_0_matrixmul_mul_32sbkb_MulnS_0_34
   (D,
    reg_7600,
    reg_7720,
    ap_clk,
    A_q0,
    B_q0,
    buff1_reg_0,
    Q,
    buff2_reg_0);
  output [31:0]D;
  input reg_7600;
  input reg_7720;
  input ap_clk;
  input [30:0]A_q0;
  input [16:0]B_q0;
  input [0:0]buff1_reg_0;
  input [14:0]Q;
  input [16:0]buff2_reg_0;

  wire [30:0]A_q0;
  wire [16:0]B_q0;
  wire [31:0]D;
  wire [14:0]Q;
  wire ap_clk;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_154;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire [0:0]buff1_reg_0;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_154;
  wire \buff1_reg_n_1_[0] ;
  wire \buff1_reg_n_1_[10] ;
  wire \buff1_reg_n_1_[11] ;
  wire \buff1_reg_n_1_[12] ;
  wire \buff1_reg_n_1_[13] ;
  wire \buff1_reg_n_1_[14] ;
  wire \buff1_reg_n_1_[15] ;
  wire \buff1_reg_n_1_[16] ;
  wire \buff1_reg_n_1_[1] ;
  wire \buff1_reg_n_1_[2] ;
  wire \buff1_reg_n_1_[3] ;
  wire \buff1_reg_n_1_[4] ;
  wire \buff1_reg_n_1_[5] ;
  wire \buff1_reg_n_1_[6] ;
  wire \buff1_reg_n_1_[7] ;
  wire \buff1_reg_n_1_[8] ;
  wire \buff1_reg_n_1_[9] ;
  wire [16:0]buff2_reg_0;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire reg_7600;
  wire reg_7720;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,A_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(reg_7600),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(reg_7720),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff1_reg_0,buff1_reg_0,buff1_reg_0,buff1_reg_0,A_q0[30:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(reg_7600),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(reg_7720),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154}),
        .PCOUT({buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_106),
        .Q(\buff1_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_1_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff2_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[14],Q[14],Q[14],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,D[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[0] ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[10] ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[11] ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[12] ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[13] ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[14] ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[15] ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[16] ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[1] ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[2] ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[3] ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[4] ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[5] ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[6] ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[7] ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[8] ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[9] ),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32sbkb_MulnS_0" *) 
module design_1_matrixmul_0_0_matrixmul_mul_32sbkb_MulnS_0_35
   (D,
    E,
    buff1_reg_0,
    ap_clk,
    A_q0,
    B_q0,
    buff1_reg_1,
    Q,
    buff2_reg_0);
  output [31:0]D;
  input [0:0]E;
  input [0:0]buff1_reg_0;
  input ap_clk;
  input [30:0]A_q0;
  input [16:0]B_q0;
  input [0:0]buff1_reg_1;
  input [14:0]Q;
  input [16:0]buff2_reg_0;

  wire [30:0]A_q0;
  wire [16:0]B_q0;
  wire [31:0]D;
  wire [0:0]E;
  wire [14:0]Q;
  wire ap_clk;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_154;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire [0:0]buff1_reg_0;
  wire [0:0]buff1_reg_1;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_154;
  wire \buff1_reg_n_1_[0] ;
  wire \buff1_reg_n_1_[10] ;
  wire \buff1_reg_n_1_[11] ;
  wire \buff1_reg_n_1_[12] ;
  wire \buff1_reg_n_1_[13] ;
  wire \buff1_reg_n_1_[14] ;
  wire \buff1_reg_n_1_[15] ;
  wire \buff1_reg_n_1_[16] ;
  wire \buff1_reg_n_1_[1] ;
  wire \buff1_reg_n_1_[2] ;
  wire \buff1_reg_n_1_[3] ;
  wire \buff1_reg_n_1_[4] ;
  wire \buff1_reg_n_1_[5] ;
  wire \buff1_reg_n_1_[6] ;
  wire \buff1_reg_n_1_[7] ;
  wire \buff1_reg_n_1_[8] ;
  wire \buff1_reg_n_1_[9] ;
  wire [16:0]buff2_reg_0;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,A_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff1_reg_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff1_reg_1,buff1_reg_1,buff1_reg_1,buff1_reg_1,A_q0[30:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff1_reg_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154}),
        .PCOUT({buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_106),
        .Q(\buff1_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_1_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff2_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[14],Q[14],Q[14],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,D[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[0] ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[10] ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[11] ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[12] ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[13] ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[14] ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[15] ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[16] ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[1] ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[2] ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[3] ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[4] ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[5] ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[6] ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[7] ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[8] ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[9] ),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32sbkb_MulnS_0" *) 
module design_1_matrixmul_0_0_matrixmul_mul_32sbkb_MulnS_0_36
   (reg_7840,
    \icmp_ln10_reg_1915_reg[0] ,
    D,
    ap_clk,
    A_q0,
    B_q0,
    buff1_reg_0,
    Q,
    buff2_reg_0,
    buff1_reg_1,
    buff1_reg_2,
    ap_enable_reg_pp0_iter0);
  output reg_7840;
  output \icmp_ln10_reg_1915_reg[0] ;
  output [31:0]D;
  input ap_clk;
  input [30:0]A_q0;
  input [16:0]B_q0;
  input [0:0]buff1_reg_0;
  input [14:0]Q;
  input [16:0]buff2_reg_0;
  input [7:0]buff1_reg_1;
  input buff1_reg_2;
  input ap_enable_reg_pp0_iter0;

  wire [30:0]A_q0;
  wire [16:0]B_q0;
  wire [31:0]D;
  wire [14:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire buff0_reg_i_3__0_n_1;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_154;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire [0:0]buff1_reg_0;
  wire [7:0]buff1_reg_1;
  wire buff1_reg_2;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_154;
  wire \buff1_reg_n_1_[0] ;
  wire \buff1_reg_n_1_[10] ;
  wire \buff1_reg_n_1_[11] ;
  wire \buff1_reg_n_1_[12] ;
  wire \buff1_reg_n_1_[13] ;
  wire \buff1_reg_n_1_[14] ;
  wire \buff1_reg_n_1_[15] ;
  wire \buff1_reg_n_1_[16] ;
  wire \buff1_reg_n_1_[1] ;
  wire \buff1_reg_n_1_[2] ;
  wire \buff1_reg_n_1_[3] ;
  wire \buff1_reg_n_1_[4] ;
  wire \buff1_reg_n_1_[5] ;
  wire \buff1_reg_n_1_[6] ;
  wire \buff1_reg_n_1_[7] ;
  wire \buff1_reg_n_1_[8] ;
  wire \buff1_reg_n_1_[9] ;
  wire [16:0]buff2_reg_0;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire \icmp_ln10_reg_1915_reg[0] ;
  wire reg_7840;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,A_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(reg_7840),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\icmp_ln10_reg_1915_reg[0] ),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0F0F00000F0E0000)) 
    buff0_reg_i_1__0
       (.I0(buff1_reg_1[4]),
        .I1(buff1_reg_1[6]),
        .I2(buff1_reg_2),
        .I3(buff1_reg_1[2]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(buff1_reg_1[0]),
        .O(reg_7840));
  LUT5 #(
    .INIT(32'h54005555)) 
    buff0_reg_i_2__6
       (.I0(buff1_reg_2),
        .I1(buff1_reg_1[3]),
        .I2(buff1_reg_1[2]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(buff0_reg_i_3__0_n_1),
        .O(\icmp_ln10_reg_1915_reg[0] ));
  LUT4 #(
    .INIT(16'h01FF)) 
    buff0_reg_i_3__0
       (.I0(buff1_reg_1[7]),
        .I1(buff1_reg_1[5]),
        .I2(buff1_reg_1[1]),
        .I3(ap_enable_reg_pp0_iter0),
        .O(buff0_reg_i_3__0_n_1));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff1_reg_0,buff1_reg_0,buff1_reg_0,buff1_reg_0,A_q0[30:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(reg_7840),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\icmp_ln10_reg_1915_reg[0] ),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154}),
        .PCOUT({buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_106),
        .Q(\buff1_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_1_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff2_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[14],Q[14],Q[14],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,D[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[0] ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[10] ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[11] ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[12] ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[13] ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[14] ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[15] ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[16] ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[1] ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[2] ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[3] ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[4] ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[5] ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[6] ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[7] ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[8] ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[9] ),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32sbkb_MulnS_0" *) 
module design_1_matrixmul_0_0_matrixmul_mul_32sbkb_MulnS_0_37
   (reg_7760,
    reg_7720,
    D,
    \icmp_ln10_reg_1915_reg[0] ,
    ap_clk,
    A_q0,
    B_q0,
    buff1_reg_0,
    Q,
    buff2_reg_0,
    buff1_reg_1,
    buff1_reg_2,
    ap_enable_reg_pp0_iter0);
  output reg_7760;
  output reg_7720;
  output [31:0]D;
  output \icmp_ln10_reg_1915_reg[0] ;
  input ap_clk;
  input [30:0]A_q0;
  input [16:0]B_q0;
  input [1:0]buff1_reg_0;
  input [14:0]Q;
  input [16:0]buff2_reg_0;
  input [6:0]buff1_reg_1;
  input buff1_reg_2;
  input ap_enable_reg_pp0_iter0;

  wire [30:0]A_q0;
  wire [16:0]B_q0;
  wire [31:0]D;
  wire [14:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_154;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire [1:0]buff1_reg_0;
  wire [6:0]buff1_reg_1;
  wire buff1_reg_2;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_154;
  wire \buff1_reg_n_1_[0] ;
  wire \buff1_reg_n_1_[10] ;
  wire \buff1_reg_n_1_[11] ;
  wire \buff1_reg_n_1_[12] ;
  wire \buff1_reg_n_1_[13] ;
  wire \buff1_reg_n_1_[14] ;
  wire \buff1_reg_n_1_[15] ;
  wire \buff1_reg_n_1_[16] ;
  wire \buff1_reg_n_1_[1] ;
  wire \buff1_reg_n_1_[2] ;
  wire \buff1_reg_n_1_[3] ;
  wire \buff1_reg_n_1_[4] ;
  wire \buff1_reg_n_1_[5] ;
  wire \buff1_reg_n_1_[6] ;
  wire \buff1_reg_n_1_[7] ;
  wire \buff1_reg_n_1_[8] ;
  wire \buff1_reg_n_1_[9] ;
  wire [16:0]buff2_reg_0;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire \icmp_ln10_reg_1915_reg[0] ;
  wire reg_7720;
  wire reg_7760;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,A_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(reg_7760),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(reg_7720),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0F0F00000F0E0000)) 
    buff0_reg_i_1__3
       (.I0(buff1_reg_1[0]),
        .I1(buff1_reg_1[1]),
        .I2(buff1_reg_2),
        .I3(buff1_reg_1[3]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(buff1_reg_1[5]),
        .O(reg_7760));
  LUT6 #(
    .INIT(64'hBABABABABABABAAA)) 
    buff0_reg_i_2__4
       (.I0(\icmp_ln10_reg_1915_reg[0] ),
        .I1(buff1_reg_2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(buff1_reg_1[1]),
        .I4(buff1_reg_1[0]),
        .I5(buff1_reg_1[2]),
        .O(reg_7720));
  LUT4 #(
    .INIT(16'h4440)) 
    buff0_reg_i_3__1
       (.I0(buff1_reg_2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(buff1_reg_1[6]),
        .I3(buff1_reg_1[4]),
        .O(\icmp_ln10_reg_1915_reg[0] ));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff1_reg_0[1],buff1_reg_0,buff1_reg_0[0],A_q0[30:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(reg_7760),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(reg_7720),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154}),
        .PCOUT({buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_106),
        .Q(\buff1_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_1_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff2_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[14],Q[14],Q[14],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,D[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[0] ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[10] ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[11] ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[12] ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[13] ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[14] ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[15] ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[16] ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[1] ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[2] ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[3] ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[4] ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[5] ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[6] ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[7] ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[8] ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[9] ),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32sbkb_MulnS_0" *) 
module design_1_matrixmul_0_0_matrixmul_mul_32sbkb_MulnS_0_38
   (\icmp_ln10_reg_1915_reg[0] ,
    D,
    E,
    ap_clk,
    A_q0,
    B_q0,
    buff1_reg_0,
    Q,
    buff2_reg_0,
    buff1_reg_1,
    buff1_reg_2,
    ap_enable_reg_pp0_iter0);
  output \icmp_ln10_reg_1915_reg[0] ;
  output [31:0]D;
  input [0:0]E;
  input ap_clk;
  input [30:0]A_q0;
  input [16:0]B_q0;
  input [0:0]buff1_reg_0;
  input [14:0]Q;
  input [16:0]buff2_reg_0;
  input buff1_reg_1;
  input [3:0]buff1_reg_2;
  input ap_enable_reg_pp0_iter0;

  wire [30:0]A_q0;
  wire [16:0]B_q0;
  wire [31:0]D;
  wire [0:0]E;
  wire [14:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_154;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire [0:0]buff1_reg_0;
  wire buff1_reg_1;
  wire [3:0]buff1_reg_2;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_154;
  wire \buff1_reg_n_1_[0] ;
  wire \buff1_reg_n_1_[10] ;
  wire \buff1_reg_n_1_[11] ;
  wire \buff1_reg_n_1_[12] ;
  wire \buff1_reg_n_1_[13] ;
  wire \buff1_reg_n_1_[14] ;
  wire \buff1_reg_n_1_[15] ;
  wire \buff1_reg_n_1_[16] ;
  wire \buff1_reg_n_1_[1] ;
  wire \buff1_reg_n_1_[2] ;
  wire \buff1_reg_n_1_[3] ;
  wire \buff1_reg_n_1_[4] ;
  wire \buff1_reg_n_1_[5] ;
  wire \buff1_reg_n_1_[6] ;
  wire \buff1_reg_n_1_[7] ;
  wire \buff1_reg_n_1_[8] ;
  wire \buff1_reg_n_1_[9] ;
  wire [16:0]buff2_reg_0;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire \icmp_ln10_reg_1915_reg[0] ;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,A_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\icmp_ln10_reg_1915_reg[0] ),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h5500550055005400)) 
    buff0_reg_i_2__5
       (.I0(buff1_reg_1),
        .I1(buff1_reg_2[3]),
        .I2(buff1_reg_2[2]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(buff1_reg_2[1]),
        .I5(buff1_reg_2[0]),
        .O(\icmp_ln10_reg_1915_reg[0] ));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff1_reg_0,buff1_reg_0,buff1_reg_0,buff1_reg_0,A_q0[30:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\icmp_ln10_reg_1915_reg[0] ),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154}),
        .PCOUT({buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_106),
        .Q(\buff1_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_1_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff2_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[14],Q[14],Q[14],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,D[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[0] ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[10] ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[11] ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[12] ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[13] ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[14] ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[15] ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[16] ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[1] ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[2] ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[3] ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[4] ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[5] ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[6] ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[7] ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[8] ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[9] ),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32sbkb_MulnS_0" *) 
module design_1_matrixmul_0_0_matrixmul_mul_32sbkb_MulnS_0_39
   (D,
    reg_7840,
    reg_7720,
    ap_clk,
    A_q0,
    B_q0,
    buff1_reg_0,
    Q,
    buff2_reg_0);
  output [31:0]D;
  input reg_7840;
  input reg_7720;
  input ap_clk;
  input [30:0]A_q0;
  input [16:0]B_q0;
  input [1:0]buff1_reg_0;
  input [14:0]Q;
  input [16:0]buff2_reg_0;

  wire [30:0]A_q0;
  wire [16:0]B_q0;
  wire [31:0]D;
  wire [14:0]Q;
  wire ap_clk;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_154;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire [1:0]buff1_reg_0;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_154;
  wire \buff1_reg_n_1_[0] ;
  wire \buff1_reg_n_1_[10] ;
  wire \buff1_reg_n_1_[11] ;
  wire \buff1_reg_n_1_[12] ;
  wire \buff1_reg_n_1_[13] ;
  wire \buff1_reg_n_1_[14] ;
  wire \buff1_reg_n_1_[15] ;
  wire \buff1_reg_n_1_[16] ;
  wire \buff1_reg_n_1_[1] ;
  wire \buff1_reg_n_1_[2] ;
  wire \buff1_reg_n_1_[3] ;
  wire \buff1_reg_n_1_[4] ;
  wire \buff1_reg_n_1_[5] ;
  wire \buff1_reg_n_1_[6] ;
  wire \buff1_reg_n_1_[7] ;
  wire \buff1_reg_n_1_[8] ;
  wire \buff1_reg_n_1_[9] ;
  wire [16:0]buff2_reg_0;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire reg_7720;
  wire reg_7840;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,A_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(reg_7840),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(reg_7720),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff1_reg_0[1],buff1_reg_0,buff1_reg_0[0],A_q0[30:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(reg_7840),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(reg_7720),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154}),
        .PCOUT({buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_106),
        .Q(\buff1_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_1_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff2_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[14],Q[14],Q[14],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,D[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[0] ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[10] ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[11] ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[12] ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[13] ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[14] ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[15] ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[16] ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[1] ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[2] ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[3] ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[4] ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[5] ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[6] ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[7] ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[8] ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_1_[9] ),
        .Q(D[9]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
