#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x562d09b26360 .scope module, "tb_Multiplicador" "tb_Multiplicador" 2 3;
 .timescale -9 -12;
v0x562d09b4e9b0_0 .var "Clock", 0 0;
v0x562d09b4ea70_0 .var "Multiplicador", 7 0;
v0x562d09b4eb30_0 .var "Multiplicando", 7 0;
v0x562d09b4ebd0_0 .net "Producto", 16 0, L_0x562d09b4f0f0;  1 drivers
v0x562d09b4ece0_0 .net "Ready", 0 0, v0x562d09b47050_0;  1 drivers
v0x562d09b4ee20_0 .var "Reset", 0 0;
v0x562d09b4ef10_0 .var "Start", 0 0;
E_0x562d09b01f90 .event negedge, v0x562d09b25820_0;
S_0x562d09b0ac20 .scope module, "DUT" "Multiplicador_KCA" 2 15, 3 4 0, S_0x562d09b26360;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Start"
    .port_info 1 /INPUT 1 "Clock"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 8 "Multiplicando"
    .port_info 4 /INPUT 8 "Multiplicador"
    .port_info 5 /OUTPUT 17 "Producto"
    .port_info 6 /OUTPUT 1 "Ready"
v0x562d09b4de10_0 .net "Add_regs", 0 0, v0x562d09b21ad0_0;  1 drivers
v0x562d09b4ded0_0 .net "Clock", 0 0, v0x562d09b4e9b0_0;  1 drivers
v0x562d09b4df90_0 .net "Decr_P", 0 0, v0x562d09b1fed0_0;  1 drivers
v0x562d09b4e080_0 .net "Load_regs", 0 0, v0x562d09b46da0_0;  1 drivers
v0x562d09b4e170_0 .net "Multiplicador", 7 0, v0x562d09b4ea70_0;  1 drivers
v0x562d09b4e2b0_0 .net "Multiplicando", 7 0, v0x562d09b4eb30_0;  1 drivers
v0x562d09b4e3a0_0 .net "Producto", 16 0, L_0x562d09b4f0f0;  alias, 1 drivers
v0x562d09b4e460_0 .net "Q0", 0 0, L_0x562d09b4f220;  1 drivers
v0x562d09b4e550_0 .net "Ready", 0 0, v0x562d09b47050_0;  alias, 1 drivers
v0x562d09b4e680_0 .net "Reset", 0 0, v0x562d09b4ee20_0;  1 drivers
v0x562d09b4e720_0 .net "Shift_regs", 0 0, v0x562d09b471d0_0;  1 drivers
v0x562d09b4e7c0_0 .net "Start", 0 0, v0x562d09b4ef10_0;  1 drivers
v0x562d09b4e860_0 .net "Zero", 0 0, v0x562d09b4db50_0;  1 drivers
S_0x562d09b0ae50 .scope module, "TheController" "Controller" 3 22, 4 4 0, S_0x562d09b0ac20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Clock"
    .port_info 1 /INPUT 1 "Reset"
    .port_info 2 /INPUT 1 "Start"
    .port_info 3 /INPUT 1 "Q0"
    .port_info 4 /INPUT 1 "Zero"
    .port_info 5 /OUTPUT 1 "Ready"
    .port_info 6 /OUTPUT 1 "Load_regs"
    .port_info 7 /OUTPUT 1 "Shift_regs"
    .port_info 8 /OUTPUT 1 "Add_regs"
    .port_info 9 /OUTPUT 1 "Decr_P"
P_0x562d09afe2c0 .param/l "ADD" 0 4 15, C4<011>;
P_0x562d09afe300 .param/l "DECR" 0 4 15, C4<101>;
P_0x562d09afe340 .param/l "LOAD_DATA" 0 4 15, C4<001>;
P_0x562d09afe380 .param/l "Q0_ONE" 0 4 15, C4<010>;
P_0x562d09afe3c0 .param/l "READY" 0 4 15, C4<111>;
P_0x562d09afe400 .param/l "SHIFT" 0 4 15, C4<100>;
P_0x562d09afe440 .param/l "SLEEP" 0 4 15, C4<000>;
P_0x562d09afe480 .param/l "ZERO" 0 4 15, C4<110>;
v0x562d09b21ad0_0 .var "Add_regs", 0 0;
v0x562d09b25820_0 .net "Clock", 0 0, v0x562d09b4e9b0_0;  alias, 1 drivers
v0x562d09b23790_0 .var "Current_State", 2 0;
v0x562d09b1fed0_0 .var "Decr_P", 0 0;
v0x562d09b46da0_0 .var "Load_regs", 0 0;
v0x562d09b46eb0_0 .var "Next_State", 2 0;
v0x562d09b46f90_0 .net "Q0", 0 0, L_0x562d09b4f220;  alias, 1 drivers
v0x562d09b47050_0 .var "Ready", 0 0;
v0x562d09b47110_0 .net "Reset", 0 0, v0x562d09b4ee20_0;  alias, 1 drivers
v0x562d09b471d0_0 .var "Shift_regs", 0 0;
v0x562d09b47290_0 .net "Start", 0 0, v0x562d09b4ef10_0;  alias, 1 drivers
v0x562d09b47350_0 .net "Zero", 0 0, v0x562d09b4db50_0;  alias, 1 drivers
E_0x562d09b021a0 .event edge, v0x562d09b23790_0;
E_0x562d09b02580 .event edge, v0x562d09b23790_0, v0x562d09b47290_0, v0x562d09b46f90_0, v0x562d09b47350_0;
E_0x562d09b292c0 .event posedge, v0x562d09b25820_0;
S_0x562d09b47550 .scope module, "TheDatapath" "Datapath" 3 36, 5 3 0, S_0x562d09b0ac20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "Load_regs"
    .port_info 2 /INPUT 1 "Shift_regs"
    .port_info 3 /INPUT 1 "Add_regs"
    .port_info 4 /INPUT 1 "Decr_P"
    .port_info 5 /INPUT 8 "Multiplicando"
    .port_info 6 /INPUT 8 "Multiplicador"
    .port_info 7 /OUTPUT 17 "Producto"
    .port_info 8 /OUTPUT 1 "Zero"
    .port_info 9 /OUTPUT 1 "Q_Cero"
P_0x562d09b476f0 .param/l "ANCHO" 0 5 3, +C4<00000000000000000000000000001000>;
v0x562d09b4ce80_0 .net "Add_regs", 0 0, v0x562d09b21ad0_0;  alias, 1 drivers
v0x562d09b4cf70_0 .net "Contador", 3 0, v0x562d09b4ab60_0;  1 drivers
v0x562d09b4d040_0 .var "Control", 3 0;
v0x562d09b4d110_0 .net "Decr_P", 0 0, v0x562d09b1fed0_0;  alias, 1 drivers
v0x562d09b4d1e0_0 .net "Load_regs", 0 0, v0x562d09b46da0_0;  alias, 1 drivers
v0x562d09b4d280_0 .net "Multiplicador", 7 0, v0x562d09b4ea70_0;  alias, 1 drivers
v0x562d09b4d350_0 .net "Multiplicando", 7 0, v0x562d09b4eb30_0;  alias, 1 drivers
v0x562d09b4d420_0 .net "OUT_REGA_IN_SUMA", 7 0, v0x562d09b48670_0;  1 drivers
v0x562d09b4d510_0 .net "OUT_REGB_IN_SUMA", 7 0, v0x562d09b498f0_0;  1 drivers
v0x562d09b4d640_0 .net "OUT_REGQ", 7 0, v0x562d09b4be60_0;  1 drivers
v0x562d09b4d730_0 .net "OUT_SUMADOR_IN_REGA", 7 0, v0x562d09b4cc10_0;  1 drivers
v0x562d09b4d840_0 .net "Producto", 16 0, L_0x562d09b4f0f0;  alias, 1 drivers
v0x562d09b4d920_0 .net "Q_Cero", 0 0, L_0x562d09b4f220;  alias, 1 drivers
v0x562d09b4d9c0_0 .net "Shift_regs", 0 0, v0x562d09b471d0_0;  alias, 1 drivers
v0x562d09b4da60_0 .net "Suma_MSB", 0 0, v0x562d09b4cb20_0;  1 drivers
v0x562d09b4db50_0 .var "Zero", 0 0;
v0x562d09b4dbf0_0 .net "clk", 0 0, v0x562d09b4e9b0_0;  alias, 1 drivers
o0x7f4a13a64558 .functor BUFZ 1, C4<z>; HiZ drive
v0x562d09b4dc90_0 .net "rst", 0 0, o0x7f4a13a64558;  0 drivers
E_0x562d09b296d0 .event edge, v0x562d09b4ab60_0;
E_0x562d09b478b0 .event edge, v0x562d09b21ad0_0, v0x562d09b471d0_0, v0x562d09b1fed0_0, v0x562d09b46da0_0;
L_0x562d09b4f000 .part v0x562d09b48670_0, 0, 1;
L_0x562d09b4f0f0 .concat [ 8 8 1 0], v0x562d09b4be60_0, v0x562d09b48670_0, v0x562d09b4cb20_0;
L_0x562d09b4f220 .part v0x562d09b4be60_0, 0, 1;
S_0x562d09b47920 .scope module, "REGISTRO_A" "RegistroUniversal" 5 34, 6 3 0, S_0x562d09b47550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 4 "Control"
    .port_info 3 /INPUT 1 "InHaciaDerecha"
    .port_info 4 /INPUT 8 "ResultadoSuma"
    .port_info 5 /INPUT 8 "EntradaParalela"
    .port_info 6 /OUTPUT 8 "Salida"
P_0x562d09b47b10 .param/l "ANCHO" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x562d09b47b50 .param/l "Add_regs" 0 6 13, C4<1000>;
P_0x562d09b47b90 .param/l "Decr_P" 0 6 14, C4<0010>;
P_0x562d09b47bd0 .param/l "Load_regs" 0 6 14, C4<0001>;
P_0x562d09b47c10 .param/l "Memoria" 0 6 12, C4<0000>;
P_0x562d09b47c50 .param/l "Shift_regs" 0 6 13, C4<0100>;
v0x562d09b48310_0 .net "Control", 3 0, v0x562d09b4d040_0;  1 drivers
L_0x7f4a13a1b060 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x562d09b48410_0 .net "EntradaParalela", 7 0, L_0x7f4a13a1b060;  1 drivers
v0x562d09b484f0_0 .net "InHaciaDerecha", 0 0, v0x562d09b4cb20_0;  alias, 1 drivers
v0x562d09b48590_0 .net "ResultadoSuma", 7 0, v0x562d09b4cc10_0;  alias, 1 drivers
v0x562d09b48670_0 .var "Salida", 7 0;
v0x562d09b487a0_0 .net "clk", 0 0, v0x562d09b4e9b0_0;  alias, 1 drivers
v0x562d09b48840_0 .var "next_state", 7 0;
v0x562d09b48900_0 .net "rst", 0 0, o0x7f4a13a64558;  alias, 0 drivers
v0x562d09b489c0_0 .var "state", 7 0;
E_0x562d09b48030 .event edge, v0x562d09b489c0_0;
S_0x562d09b48090 .scope generate, "genblk1" "genblk1" 6 22, 6 22 0, S_0x562d09b47920;
 .timescale -9 -12;
E_0x562d09b48280/0 .event edge, v0x562d09b48310_0, v0x562d09b489c0_0, v0x562d09b48590_0, v0x562d09b484f0_0;
E_0x562d09b48280/1 .event edge, v0x562d09b48410_0;
E_0x562d09b48280 .event/or E_0x562d09b48280/0, E_0x562d09b48280/1;
S_0x562d09b48bc0 .scope module, "REGISTRO_B" "RegistroUniversal" 5 54, 6 3 0, S_0x562d09b47550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 4 "Control"
    .port_info 3 /INPUT 1 "InHaciaDerecha"
    .port_info 4 /INPUT 8 "ResultadoSuma"
    .port_info 5 /INPUT 8 "EntradaParalela"
    .port_info 6 /OUTPUT 8 "Salida"
P_0x562d09b48d60 .param/l "ANCHO" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x562d09b48da0 .param/l "Add_regs" 0 6 13, C4<1000>;
P_0x562d09b48de0 .param/l "Decr_P" 0 6 14, C4<0010>;
P_0x562d09b48e20 .param/l "Load_regs" 0 6 14, C4<0001>;
P_0x562d09b48e60 .param/l "Memoria" 0 6 12, C4<0000>;
P_0x562d09b48ea0 .param/l "Shift_regs" 0 6 13, C4<0100>;
L_0x7f4a13a1b0a8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x562d09b49590_0 .net "Control", 3 0, L_0x7f4a13a1b0a8;  1 drivers
v0x562d09b49690_0 .net "EntradaParalela", 7 0, v0x562d09b4eb30_0;  alias, 1 drivers
L_0x7f4a13a1b0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562d09b49770_0 .net "InHaciaDerecha", 0 0, L_0x7f4a13a1b0f0;  1 drivers
L_0x7f4a13a1b138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x562d09b49810_0 .net "ResultadoSuma", 7 0, L_0x7f4a13a1b138;  1 drivers
v0x562d09b498f0_0 .var "Salida", 7 0;
v0x562d09b49a20_0 .net "clk", 0 0, v0x562d09b4e9b0_0;  alias, 1 drivers
v0x562d09b49b10_0 .var "next_state", 7 0;
v0x562d09b49bf0_0 .net "rst", 0 0, o0x7f4a13a64558;  alias, 0 drivers
v0x562d09b49c90_0 .var "state", 7 0;
E_0x562d09b492b0 .event edge, v0x562d09b49c90_0;
S_0x562d09b49310 .scope generate, "genblk1" "genblk1" 6 22, 6 22 0, S_0x562d09b48bc0;
 .timescale -9 -12;
E_0x562d09b49500/0 .event edge, v0x562d09b49590_0, v0x562d09b49c90_0, v0x562d09b49810_0, v0x562d09b49770_0;
E_0x562d09b49500/1 .event edge, v0x562d09b49690_0;
E_0x562d09b49500 .event/or E_0x562d09b49500/0, E_0x562d09b49500/1;
S_0x562d09b49e70 .scope module, "REGISTRO_P" "RegistroUniversal" 5 64, 6 3 0, S_0x562d09b47550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 4 "Control"
    .port_info 3 /INPUT 1 "InHaciaDerecha"
    .port_info 4 /INPUT 4 "ResultadoSuma"
    .port_info 5 /INPUT 4 "EntradaParalela"
    .port_info 6 /OUTPUT 4 "Salida"
P_0x562d09b49ff0 .param/l "ANCHO" 0 6 3, +C4<000000000000000000000000000000100>;
P_0x562d09b4a030 .param/l "Add_regs" 0 6 13, C4<1000>;
P_0x562d09b4a070 .param/l "Decr_P" 0 6 14, C4<0010>;
P_0x562d09b4a0b0 .param/l "Load_regs" 0 6 14, C4<0001>;
P_0x562d09b4a0f0 .param/l "Memoria" 0 6 12, C4<0000>;
P_0x562d09b4a130 .param/l "Shift_regs" 0 6 13, C4<0100>;
v0x562d09b4a810_0 .net "Control", 3 0, v0x562d09b4d040_0;  alias, 1 drivers
L_0x7f4a13a1b210 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x562d09b4a8f0_0 .net "EntradaParalela", 3 0, L_0x7f4a13a1b210;  1 drivers
L_0x7f4a13a1b180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562d09b4a9b0_0 .net "InHaciaDerecha", 0 0, L_0x7f4a13a1b180;  1 drivers
L_0x7f4a13a1b1c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x562d09b4aa80_0 .net "ResultadoSuma", 3 0, L_0x7f4a13a1b1c8;  1 drivers
v0x562d09b4ab60_0 .var "Salida", 3 0;
v0x562d09b4ac90_0 .net "clk", 0 0, v0x562d09b4e9b0_0;  alias, 1 drivers
v0x562d09b4ad30_0 .var "next_state", 3 0;
v0x562d09b4ae10_0 .net "rst", 0 0, o0x7f4a13a64558;  alias, 0 drivers
v0x562d09b4af00_0 .var "state", 3 0;
E_0x562d09b4a540 .event edge, v0x562d09b4af00_0;
S_0x562d09b4a5a0 .scope generate, "genblk2" "genblk2" 6 22, 6 22 0, S_0x562d09b49e70;
 .timescale -9 -12;
E_0x562d09b4a790 .event edge, v0x562d09b48310_0, v0x562d09b4af00_0, v0x562d09b4a8f0_0;
S_0x562d09b4b100 .scope module, "REGISTRO_Q" "RegistroUniversal" 5 44, 6 3 0, S_0x562d09b47550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 4 "Control"
    .port_info 3 /INPUT 1 "InHaciaDerecha"
    .port_info 4 /INPUT 8 "ResultadoSuma"
    .port_info 5 /INPUT 8 "EntradaParalela"
    .port_info 6 /OUTPUT 8 "Salida"
P_0x562d09b4b280 .param/l "ANCHO" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x562d09b4b2c0 .param/l "Add_regs" 0 6 13, C4<1000>;
P_0x562d09b4b300 .param/l "Decr_P" 0 6 14, C4<0010>;
P_0x562d09b4b340 .param/l "Load_regs" 0 6 14, C4<0001>;
P_0x562d09b4b380 .param/l "Memoria" 0 6 12, C4<0000>;
P_0x562d09b4b3c0 .param/l "Shift_regs" 0 6 13, C4<0100>;
v0x562d09b4bad0_0 .net "Control", 3 0, v0x562d09b4d040_0;  alias, 1 drivers
v0x562d09b4bc00_0 .net "EntradaParalela", 7 0, v0x562d09b4ea70_0;  alias, 1 drivers
v0x562d09b4bce0_0 .net "InHaciaDerecha", 0 0, L_0x562d09b4f000;  1 drivers
v0x562d09b4bd80_0 .net "ResultadoSuma", 7 0, v0x562d09b4be60_0;  alias, 1 drivers
v0x562d09b4be60_0 .var "Salida", 7 0;
v0x562d09b4bf70_0 .net "clk", 0 0, v0x562d09b4e9b0_0;  alias, 1 drivers
v0x562d09b4c010_0 .var "next_state", 7 0;
v0x562d09b4c0d0_0 .net "rst", 0 0, o0x7f4a13a64558;  alias, 0 drivers
v0x562d09b4c170_0 .var "state", 7 0;
E_0x562d09b4b7f0 .event edge, v0x562d09b4c170_0;
S_0x562d09b4b850 .scope generate, "genblk1" "genblk1" 6 22, 6 22 0, S_0x562d09b4b100;
 .timescale -9 -12;
E_0x562d09b4ba40/0 .event edge, v0x562d09b48310_0, v0x562d09b4c170_0, v0x562d09b4bd80_0, v0x562d09b4bce0_0;
E_0x562d09b4ba40/1 .event edge, v0x562d09b4bc00_0;
E_0x562d09b4ba40 .event/or E_0x562d09b4ba40/0, E_0x562d09b4ba40/1;
S_0x562d09b4c400 .scope module, "SUMA" "Sumador" 5 32, 7 3 0, S_0x562d09b47550;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /INPUT 4 "Control"
    .port_info 4 /OUTPUT 8 "sum"
    .port_info 5 /OUTPUT 1 "cout"
P_0x562d09b4c580 .param/l "ANCHO" 0 7 3, +C4<00000000000000000000000000001000>;
v0x562d09b4c7e0_0 .net "Control", 3 0, v0x562d09b4d040_0;  alias, 1 drivers
v0x562d09b4c8c0_0 .net "a", 7 0, v0x562d09b48670_0;  alias, 1 drivers
v0x562d09b4c980_0 .net "b", 7 0, v0x562d09b498f0_0;  alias, 1 drivers
L_0x7f4a13a1b018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562d09b4ca80_0 .net "cin", 0 0, L_0x7f4a13a1b018;  1 drivers
v0x562d09b4cb20_0 .var "cout", 0 0;
v0x562d09b4cc10_0 .var "sum", 7 0;
v0x562d09b4cce0_0 .var "sumita", 8 0;
E_0x562d09b4c750 .event edge, v0x562d09b48670_0, v0x562d09b498f0_0, v0x562d09b48310_0, v0x562d09b4cce0_0;
    .scope S_0x562d09b0ae50;
T_0 ;
    %wait E_0x562d09b292c0;
    %load/vec4 v0x562d09b47110_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x562d09b23790_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x562d09b46eb0_0;
    %assign/vec4 v0x562d09b23790_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x562d09b0ae50;
T_1 ;
    %wait E_0x562d09b02580;
    %load/vec4 v0x562d09b23790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x562d09b46eb0_0, 0, 3;
    %jmp T_1.9;
T_1.0 ;
    %load/vec4 v0x562d09b47290_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x562d09b46eb0_0, 0, 3;
T_1.10 ;
    %jmp T_1.9;
T_1.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x562d09b46eb0_0, 0, 3;
    %jmp T_1.9;
T_1.2 ;
    %load/vec4 v0x562d09b46f90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x562d09b46eb0_0, 0, 3;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x562d09b46eb0_0, 0, 3;
T_1.13 ;
    %jmp T_1.9;
T_1.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x562d09b46eb0_0, 0, 3;
    %jmp T_1.9;
T_1.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x562d09b46eb0_0, 0, 3;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x562d09b46eb0_0, 0, 3;
    %jmp T_1.9;
T_1.6 ;
    %load/vec4 v0x562d09b47350_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x562d09b46eb0_0, 0, 3;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x562d09b46eb0_0, 0, 3;
T_1.15 ;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x562d09b46eb0_0, 0, 3;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x562d09b0ae50;
T_2 ;
    %wait E_0x562d09b021a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d09b46da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d09b471d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d09b21ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d09b1fed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d09b47050_0, 0, 1;
    %load/vec4 v0x562d09b23790_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d09b46da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d09b47050_0, 0, 1;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d09b21ad0_0, 0, 1;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d09b471d0_0, 0, 1;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d09b1fed0_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d09b47050_0, 0, 1;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x562d09b4c400;
T_3 ;
    %wait E_0x562d09b4c750;
    %load/vec4 v0x562d09b4c8c0_0;
    %pad/u 9;
    %load/vec4 v0x562d09b4c980_0;
    %pad/u 9;
    %add;
    %store/vec4 v0x562d09b4cce0_0, 0, 9;
    %load/vec4 v0x562d09b4c7e0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x562d09b4cce0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x562d09b4cc10_0, 0, 8;
    %load/vec4 v0x562d09b4cce0_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0x562d09b4cb20_0, 0, 1;
T_3.0 ;
    %load/vec4 v0x562d09b4c7e0_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x562d09b4cc10_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d09b4cb20_0, 0, 1;
T_3.2 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x562d09b48090;
T_4 ;
    %wait E_0x562d09b48280;
    %load/vec4 v0x562d09b48310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %load/vec4 v0x562d09b489c0_0;
    %store/vec4 v0x562d09b48840_0, 0, 8;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v0x562d09b489c0_0;
    %store/vec4 v0x562d09b48840_0, 0, 8;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v0x562d09b48590_0;
    %store/vec4 v0x562d09b48840_0, 0, 8;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x562d09b484f0_0;
    %load/vec4 v0x562d09b489c0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x562d09b48840_0, 0, 8;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0x562d09b489c0_0;
    %store/vec4 v0x562d09b48840_0, 0, 8;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0x562d09b48410_0;
    %store/vec4 v0x562d09b48840_0, 0, 8;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x562d09b47920;
T_5 ;
    %wait E_0x562d09b292c0;
    %load/vec4 v0x562d09b48900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x562d09b489c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x562d09b48840_0;
    %assign/vec4 v0x562d09b489c0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x562d09b47920;
T_6 ;
    %wait E_0x562d09b48030;
    %load/vec4 v0x562d09b489c0_0;
    %store/vec4 v0x562d09b48670_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x562d09b4b850;
T_7 ;
    %wait E_0x562d09b4ba40;
    %load/vec4 v0x562d09b4bad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %load/vec4 v0x562d09b4c170_0;
    %store/vec4 v0x562d09b4c010_0, 0, 8;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v0x562d09b4c170_0;
    %store/vec4 v0x562d09b4c010_0, 0, 8;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v0x562d09b4bd80_0;
    %store/vec4 v0x562d09b4c010_0, 0, 8;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x562d09b4bce0_0;
    %load/vec4 v0x562d09b4c170_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x562d09b4c010_0, 0, 8;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0x562d09b4c170_0;
    %store/vec4 v0x562d09b4c010_0, 0, 8;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0x562d09b4bc00_0;
    %store/vec4 v0x562d09b4c010_0, 0, 8;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x562d09b4b100;
T_8 ;
    %wait E_0x562d09b292c0;
    %load/vec4 v0x562d09b4c0d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x562d09b4c170_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x562d09b4c010_0;
    %assign/vec4 v0x562d09b4c170_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x562d09b4b100;
T_9 ;
    %wait E_0x562d09b4b7f0;
    %load/vec4 v0x562d09b4c170_0;
    %store/vec4 v0x562d09b4be60_0, 0, 8;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x562d09b49310;
T_10 ;
    %wait E_0x562d09b49500;
    %load/vec4 v0x562d09b49590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %load/vec4 v0x562d09b49c90_0;
    %store/vec4 v0x562d09b49b10_0, 0, 8;
    %jmp T_10.6;
T_10.0 ;
    %load/vec4 v0x562d09b49c90_0;
    %store/vec4 v0x562d09b49b10_0, 0, 8;
    %jmp T_10.6;
T_10.1 ;
    %load/vec4 v0x562d09b49810_0;
    %store/vec4 v0x562d09b49b10_0, 0, 8;
    %jmp T_10.6;
T_10.2 ;
    %load/vec4 v0x562d09b49770_0;
    %load/vec4 v0x562d09b49c90_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x562d09b49b10_0, 0, 8;
    %jmp T_10.6;
T_10.3 ;
    %load/vec4 v0x562d09b49c90_0;
    %store/vec4 v0x562d09b49b10_0, 0, 8;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v0x562d09b49690_0;
    %store/vec4 v0x562d09b49b10_0, 0, 8;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x562d09b48bc0;
T_11 ;
    %wait E_0x562d09b292c0;
    %load/vec4 v0x562d09b49bf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x562d09b49c90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x562d09b49b10_0;
    %assign/vec4 v0x562d09b49c90_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x562d09b48bc0;
T_12 ;
    %wait E_0x562d09b492b0;
    %load/vec4 v0x562d09b49c90_0;
    %store/vec4 v0x562d09b498f0_0, 0, 8;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x562d09b4a5a0;
T_13 ;
    %wait E_0x562d09b4a790;
    %load/vec4 v0x562d09b4a810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %load/vec4 v0x562d09b4af00_0;
    %store/vec4 v0x562d09b4ad30_0, 0, 4;
    %jmp T_13.6;
T_13.0 ;
    %load/vec4 v0x562d09b4af00_0;
    %store/vec4 v0x562d09b4ad30_0, 0, 4;
    %jmp T_13.6;
T_13.1 ;
    %load/vec4 v0x562d09b4af00_0;
    %store/vec4 v0x562d09b4ad30_0, 0, 4;
    %jmp T_13.6;
T_13.2 ;
    %load/vec4 v0x562d09b4af00_0;
    %store/vec4 v0x562d09b4ad30_0, 0, 4;
    %jmp T_13.6;
T_13.3 ;
    %load/vec4 v0x562d09b4af00_0;
    %subi 1, 0, 4;
    %store/vec4 v0x562d09b4ad30_0, 0, 4;
    %jmp T_13.6;
T_13.4 ;
    %load/vec4 v0x562d09b4a8f0_0;
    %store/vec4 v0x562d09b4ad30_0, 0, 4;
    %jmp T_13.6;
T_13.6 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x562d09b49e70;
T_14 ;
    %wait E_0x562d09b292c0;
    %load/vec4 v0x562d09b4ae10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x562d09b4af00_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x562d09b4ad30_0;
    %assign/vec4 v0x562d09b4af00_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x562d09b49e70;
T_15 ;
    %wait E_0x562d09b4a540;
    %load/vec4 v0x562d09b4af00_0;
    %store/vec4 v0x562d09b4ab60_0, 0, 4;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x562d09b47550;
T_16 ;
    %wait E_0x562d09b478b0;
    %load/vec4 v0x562d09b4ce80_0;
    %load/vec4 v0x562d09b4d9c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562d09b4d110_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562d09b4d1e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x562d09b4d040_0, 0, 4;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x562d09b47550;
T_17 ;
    %wait E_0x562d09b296d0;
    %load/vec4 v0x562d09b4cf70_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d09b4db50_0, 0, 1;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d09b4db50_0, 0, 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x562d09b26360;
T_18 ;
    %vpi_call 2 23 "$dumpfile", "Multiplicador.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x562d09b26360 {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x562d09b26360;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d09b4e9b0_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x562d09b26360;
T_20 ;
    %delay 5000, 0;
    %load/vec4 v0x562d09b4e9b0_0;
    %inv;
    %store/vec4 v0x562d09b4e9b0_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0x562d09b26360;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d09b4ee20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d09b4ef10_0, 0, 1;
    %pushi/vec4 215, 0, 8;
    %store/vec4 v0x562d09b4ea70_0, 0, 8;
    %pushi/vec4 223, 0, 8;
    %store/vec4 v0x562d09b4eb30_0, 0, 8;
    %wait E_0x562d09b01f90;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d09b4ee20_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d09b4ef10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d09b4ef10_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 199, 0, 8;
    %store/vec4 v0x562d09b4ea70_0, 0, 8;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x562d09b4eb30_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d09b4ef10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d09b4ef10_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 57 "$finish" {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "tb_Multiplicador.v";
    "Multiplicador.v";
    "Controller.v";
    "Datapath.v";
    "RegistroUniversal.v";
    "Sumador.v";
