INFO: [VRFC 10-163] Analyzing VHDL file "P:/IUP/Projekty/Laby/IUP_Laby/TIMERS/TIMERS.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "P:/IUP/Projekty/Laby/IUP_Laby/TIMERS/TIMERS.srcs/sources_1/new/f_divider_normal.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'f_divider_normal'
INFO: [VRFC 10-163] Analyzing VHDL file "P:/IUP/Projekty/Laby/IUP_Laby/TIMERS/TIMERS.srcs/sim_1/new/tb_freq_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_freq_div'
