-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_gemm_stage_0 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    v0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    v0_ce0 : OUT STD_LOGIC;
    v0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    v1_ce0 : OUT STD_LOGIC;
    v1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    v1_ce1 : OUT STD_LOGIC;
    v1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    v2_0_0_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    v2_0_0_0_ce0 : OUT STD_LOGIC;
    v2_0_0_0_we0 : OUT STD_LOGIC;
    v2_0_0_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    v2_0_0_0_full_n : IN STD_LOGIC;
    v2_0_0_0_write : OUT STD_LOGIC );
end;


architecture behav of top_gemm_stage_0 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal trunc_ln31_fu_116_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln31_reg_143 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln25_fu_104_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_cast_fu_125_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_cast_reg_148 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal c_row_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal c_row_ce0 : STD_LOGIC;
    signal c_row_we0 : STD_LOGIC;
    signal c_row_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal c_row_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal c_row_ce1 : STD_LOGIC;
    signal c_row_we1 : STD_LOGIC;
    signal c_row_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_ap_start : STD_LOGIC;
    signal grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_ap_done : STD_LOGIC;
    signal grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_ap_idle : STD_LOGIC;
    signal grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_ap_ready : STD_LOGIC;
    signal grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_c_row_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_c_row_ce0 : STD_LOGIC;
    signal grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_c_row_we0 : STD_LOGIC;
    signal grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_c_row_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_ap_start : STD_LOGIC;
    signal grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_ap_done : STD_LOGIC;
    signal grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_ap_idle : STD_LOGIC;
    signal grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_ap_ready : STD_LOGIC;
    signal grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_ce0 : STD_LOGIC;
    signal grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_we0 : STD_LOGIC;
    signal grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_ce1 : STD_LOGIC;
    signal grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_we1 : STD_LOGIC;
    signal grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_v0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_v0_ce0 : STD_LOGIC;
    signal grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_v1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_v1_ce0 : STD_LOGIC;
    signal grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_v1_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_v1_ce1 : STD_LOGIC;
    signal grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_ap_start : STD_LOGIC;
    signal grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_ap_done : STD_LOGIC;
    signal grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_ap_idle : STD_LOGIC;
    signal grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_ap_ready : STD_LOGIC;
    signal grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_c_row_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_c_row_ce0 : STD_LOGIC;
    signal grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_v2_0_0_0_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_v2_0_0_0_ce0 : STD_LOGIC;
    signal grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_v2_0_0_0_we0 : STD_LOGIC;
    signal grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_v2_0_0_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_v2_0_0_0_write : STD_LOGIC;
    signal grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal i_fu_50 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln25_fu_110_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component top_gemm_stage_0_Pipeline_VITIS_LOOP_27_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        c_row_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        c_row_ce0 : OUT STD_LOGIC;
        c_row_we0 : OUT STD_LOGIC;
        c_row_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component top_gemm_stage_0_Pipeline_l_S_k_0_k IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        c_row_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        c_row_ce0 : OUT STD_LOGIC;
        c_row_we0 : OUT STD_LOGIC;
        c_row_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        c_row_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        c_row_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        c_row_ce1 : OUT STD_LOGIC;
        c_row_we1 : OUT STD_LOGIC;
        c_row_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        c_row_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln31 : IN STD_LOGIC_VECTOR (11 downto 0);
        v0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        v0_ce0 : OUT STD_LOGIC;
        v0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        v1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        v1_ce0 : OUT STD_LOGIC;
        v1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        v1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        v1_ce1 : OUT STD_LOGIC;
        v1_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component top_gemm_stage_0_Pipeline_VITIS_LOOP_46_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        c_row_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        c_row_ce0 : OUT STD_LOGIC;
        c_row_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        v2_0_0_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        v2_0_0_0_ce0 : OUT STD_LOGIC;
        v2_0_0_0_we0 : OUT STD_LOGIC;
        v2_0_0_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        v2_0_0_0_full_n : IN STD_LOGIC;
        v2_0_0_0_write : OUT STD_LOGIC );
    end component;


    component top_gemm_stage_0_c_row IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    c_row_U : component top_gemm_stage_0_c_row
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => c_row_address0,
        ce0 => c_row_ce0,
        we0 => c_row_we0,
        d0 => c_row_d0,
        q0 => c_row_q0,
        address1 => grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_address1,
        ce1 => c_row_ce1,
        we1 => c_row_we1,
        d1 => grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_d1,
        q1 => c_row_q1);

    grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74 : component top_gemm_stage_0_Pipeline_VITIS_LOOP_27_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_ap_start,
        ap_done => grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_ap_done,
        ap_idle => grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_ap_idle,
        ap_ready => grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_ap_ready,
        c_row_address0 => grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_c_row_address0,
        c_row_ce0 => grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_c_row_ce0,
        c_row_we0 => grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_c_row_we0,
        c_row_d0 => grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_c_row_d0);

    grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79 : component top_gemm_stage_0_Pipeline_l_S_k_0_k
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_ap_start,
        ap_done => grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_ap_done,
        ap_idle => grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_ap_idle,
        ap_ready => grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_ap_ready,
        c_row_address0 => grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_address0,
        c_row_ce0 => grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_ce0,
        c_row_we0 => grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_we0,
        c_row_d0 => grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_d0,
        c_row_q0 => c_row_q0,
        c_row_address1 => grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_address1,
        c_row_ce1 => grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_ce1,
        c_row_we1 => grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_we1,
        c_row_d1 => grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_d1,
        c_row_q1 => c_row_q1,
        zext_ln31 => tmp_cast_reg_148,
        v0_address0 => grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_v0_address0,
        v0_ce0 => grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_v0_ce0,
        v0_q0 => v0_q0,
        v1_address0 => grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_v1_address0,
        v1_ce0 => grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_v1_ce0,
        v1_q0 => v1_q0,
        v1_address1 => grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_v1_address1,
        v1_ce1 => grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_v1_ce1,
        v1_q1 => v1_q1);

    grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89 : component top_gemm_stage_0_Pipeline_VITIS_LOOP_46_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_ap_start,
        ap_done => grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_ap_done,
        ap_idle => grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_ap_idle,
        ap_ready => grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_ap_ready,
        c_row_address0 => grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_c_row_address0,
        c_row_ce0 => grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_c_row_ce0,
        c_row_q0 => c_row_q0,
        v2_0_0_0_address0 => grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_v2_0_0_0_address0,
        v2_0_0_0_ce0 => grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_v2_0_0_0_ce0,
        v2_0_0_0_we0 => grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_v2_0_0_0_we0,
        v2_0_0_0_d0 => grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_v2_0_0_0_d0,
        v2_0_0_0_full_n => v2_0_0_0_full_n,
        v2_0_0_0_write => grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_v2_0_0_0_write);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln25_fu_104_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln25_fu_104_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_ap_ready = ap_const_logic_1)) then 
                    grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_ap_ready = ap_const_logic_1)) then 
                    grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_ap_ready = ap_const_logic_1)) then 
                    grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_fu_50_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_fu_50 <= ap_const_lv7_0;
            elsif (((icmp_ln25_fu_104_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                i_fu_50 <= add_ln25_fu_110_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                    tmp_cast_reg_148(11 downto 6) <= tmp_cast_fu_125_p3(11 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln25_fu_104_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                trunc_ln31_reg_143 <= trunc_ln31_fu_116_p1;
            end if;
        end if;
    end process;
    tmp_cast_reg_148(5 downto 0) <= "000000";

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, v2_0_0_0_full_n, ap_CS_fsm_state2, icmp_ln25_fu_104_p2, grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_ap_done, grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_ap_done, grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state8)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln25_fu_104_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                if (((v2_0_0_0_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    add_ln25_fu_110_p2 <= std_logic_vector(unsigned(i_fu_50) + unsigned(ap_const_lv7_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);

    ap_ST_fsm_state1_blk_assign_proc : process(real_start, ap_done_reg)
    begin
        if (((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_ap_done)
    begin
        if ((grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_ap_done)
    begin
        if ((grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_ap_done)
    begin
        if ((grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state8_blk_assign_proc : process(v2_0_0_0_full_n)
    begin
        if ((v2_0_0_0_full_n = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, icmp_ln25_fu_104_p2)
    begin
        if (((icmp_ln25_fu_104_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (real_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;

    c_row_address0_assign_proc : process(grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_c_row_address0, grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_address0, grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_c_row_address0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            c_row_address0 <= grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_c_row_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            c_row_address0 <= grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            c_row_address0 <= grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_c_row_address0;
        else 
            c_row_address0 <= "XXXXXX";
        end if; 
    end process;


    c_row_ce0_assign_proc : process(grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_c_row_ce0, grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_ce0, grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_c_row_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            c_row_ce0 <= grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_c_row_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            c_row_ce0 <= grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            c_row_ce0 <= grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_c_row_ce0;
        else 
            c_row_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    c_row_ce1_assign_proc : process(grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_ce1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            c_row_ce1 <= grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_ce1;
        else 
            c_row_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    c_row_d0_assign_proc : process(grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_c_row_d0, grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_d0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            c_row_d0 <= grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            c_row_d0 <= grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_c_row_d0;
        else 
            c_row_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    c_row_we0_assign_proc : process(grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_c_row_we0, grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_we0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            c_row_we0 <= grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            c_row_we0 <= grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_c_row_we0;
        else 
            c_row_we0 <= ap_const_logic_0;
        end if; 
    end process;


    c_row_we1_assign_proc : process(grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_we1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            c_row_we1 <= grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_we1;
        else 
            c_row_we1 <= ap_const_logic_0;
        end if; 
    end process;

    grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_ap_start <= grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_ap_start_reg;
    grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_ap_start <= grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_ap_start_reg;
    grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_ap_start <= grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_ap_start_reg;
    icmp_ln25_fu_104_p2 <= "1" when (i_fu_50 = ap_const_lv7_40) else "0";

    internal_ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln25_fu_104_p2)
    begin
        if (((icmp_ln25_fu_104_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_cast_fu_125_p3 <= (trunc_ln31_reg_143 & ap_const_lv6_0);
    trunc_ln31_fu_116_p1 <= i_fu_50(6 - 1 downto 0);
    v0_address0 <= grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_v0_address0;
    v0_ce0 <= grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_v0_ce0;
    v1_address0 <= grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_v1_address0;
    v1_address1 <= grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_v1_address1;
    v1_ce0 <= grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_v1_ce0;
    v1_ce1 <= grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_v1_ce1;
    v2_0_0_0_address0 <= grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_v2_0_0_0_address0;

    v2_0_0_0_ce0_assign_proc : process(grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_v2_0_0_0_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            v2_0_0_0_ce0 <= grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_v2_0_0_0_ce0;
        else 
            v2_0_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    v2_0_0_0_d0 <= grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_v2_0_0_0_d0;

    v2_0_0_0_we0_assign_proc : process(grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_v2_0_0_0_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            v2_0_0_0_we0 <= grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_v2_0_0_0_we0;
        else 
            v2_0_0_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v2_0_0_0_write_assign_proc : process(v2_0_0_0_full_n, grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_v2_0_0_0_write, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8)
    begin
        if (((v2_0_0_0_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            v2_0_0_0_write <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            v2_0_0_0_write <= grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_v2_0_0_0_write;
        else 
            v2_0_0_0_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
