[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 100000
Simulation Instructions: 100000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
DEADLOCK! CPU 0 cycle 3161
[cpu0_IFETCH] entry:   0 instr_id: 1011 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2613
[cpu0_IFETCH] entry:   1 instr_id: 1012 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2613
[cpu0_IFETCH] entry:   2 instr_id: 1013 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2613
[cpu0_IFETCH] entry:   3 instr_id: 1014 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2614
[cpu0_IFETCH] entry:   4 instr_id: 1015 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2614
[cpu0_IFETCH] entry:   5 instr_id: 1016 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2615
[cpu0_IFETCH] entry:   6 instr_id: 1017 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2615
[cpu0_IFETCH] entry:   7 instr_id: 1018 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2615
[cpu0_IFETCH] entry:   8 instr_id: 1019 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2615
[cpu0_IFETCH] entry:   9 instr_id: 1020 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2615
[cpu0_IFETCH] entry:  10 instr_id: 1021 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2615
[cpu0_IFETCH] entry:  11 instr_id: 1022 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2616
[cpu0_IFETCH] entry:  12 instr_id: 1023 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2616
[cpu0_IFETCH] entry:  13 instr_id: 1024 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2617
[cpu0_IFETCH] entry:  14 instr_id: 1025 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2617
[cpu0_IFETCH] entry:  15 instr_id: 1026 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2617
[cpu0_IFETCH] entry:  16 instr_id: 1027 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2617
[cpu0_IFETCH] entry:  17 instr_id: 1028 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2617
[cpu0_IFETCH] entry:  18 instr_id: 1029 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2617
[cpu0_IFETCH] entry:  19 instr_id: 1030 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2618
[cpu0_IFETCH] entry:  20 instr_id: 1031 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2618
[cpu0_IFETCH] entry:  21 instr_id: 1032 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2619
[cpu0_IFETCH] entry:  22 instr_id: 1033 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2619
[cpu0_IFETCH] entry:  23 instr_id: 1034 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2619
[cpu0_IFETCH] entry:  24 instr_id: 1035 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2619
[cpu0_IFETCH] entry:  25 instr_id: 1036 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2619
[cpu0_IFETCH] entry:  26 instr_id: 1037 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2619
[cpu0_IFETCH] entry:  27 instr_id: 1038 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2620
[cpu0_IFETCH] entry:  28 instr_id: 1039 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2620
[cpu0_IFETCH] entry:  29 instr_id: 1040 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2621
[cpu0_IFETCH] entry:  30 instr_id: 1041 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2621
[cpu0_IFETCH] entry:  31 instr_id: 1042 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2621
[cpu0_IFETCH] entry:  32 instr_id: 1043 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2621
[cpu0_IFETCH] entry:  33 instr_id: 1044 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2621
[cpu0_IFETCH] entry:  34 instr_id: 1045 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2621
[cpu0_IFETCH] entry:  35 instr_id: 1046 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2622
[cpu0_IFETCH] entry:  36 instr_id: 1047 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2622
[cpu0_IFETCH] entry:  37 instr_id: 1048 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2623
[cpu0_IFETCH] entry:  38 instr_id: 1049 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2623
[cpu0_IFETCH] entry:  39 instr_id: 1050 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2623
[cpu0_IFETCH] entry:  40 instr_id: 1051 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2623
[cpu0_IFETCH] entry:  41 instr_id: 1052 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2623
[cpu0_IFETCH] entry:  42 instr_id: 1053 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2623
[cpu0_IFETCH] entry:  43 instr_id: 1054 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2624
[cpu0_IFETCH] entry:  44 instr_id: 1055 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2624
[cpu0_IFETCH] entry:  45 instr_id: 1056 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2624
[cpu0_IFETCH] entry:  46 instr_id: 1057 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2624
[cpu0_IFETCH] entry:  47 instr_id: 1058 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2623
[cpu0_IFETCH] entry:  48 instr_id: 1059 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2623
[cpu0_IFETCH] entry:  49 instr_id: 1060 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2624
[cpu0_IFETCH] entry:  50 instr_id: 1061 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2624
[cpu0_IFETCH] entry:  51 instr_id: 1062 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2624
[cpu0_IFETCH] entry:  52 instr_id: 1063 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2624
[cpu0_IFETCH] entry:  53 instr_id: 1064 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2624
[cpu0_IFETCH] entry:  54 instr_id: 1065 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2624
[cpu0_IFETCH] entry:  55 instr_id: 1066 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2625
[cpu0_IFETCH] entry:  56 instr_id: 1067 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2625
[cpu0_IFETCH] entry:  57 instr_id: 1068 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2625
[cpu0_IFETCH] entry:  58 instr_id: 1069 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2625
[cpu0_IFETCH] entry:  59 instr_id: 1070 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2625
[cpu0_IFETCH] entry:  60 instr_id: 1071 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2625
[cpu0_IFETCH] entry:  61 instr_id: 1072 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2626
[cpu0_IFETCH] entry:  62 instr_id: 1073 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2626
[cpu0_IFETCH] entry:  63 instr_id: 1074 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2626

cpu0_DECODE empty

[cpu0_DISPATCH] entry:   0 instr_id: 947 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2605
[cpu0_DISPATCH] entry:   1 instr_id: 948 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2605
[cpu0_DISPATCH] entry:   2 instr_id: 949 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2606
[cpu0_DISPATCH] entry:   3 instr_id: 950 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2606
[cpu0_DISPATCH] entry:   4 instr_id: 951 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2606
[cpu0_DISPATCH] entry:   5 instr_id: 952 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2606
[cpu0_DISPATCH] entry:   6 instr_id: 953 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2606
[cpu0_DISPATCH] entry:   7 instr_id: 954 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2607
[cpu0_DISPATCH] entry:   8 instr_id: 955 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2607
[cpu0_DISPATCH] entry:   9 instr_id: 956 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2607
[cpu0_DISPATCH] entry:  10 instr_id: 957 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2607
[cpu0_DISPATCH] entry:  11 instr_id: 958 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2607
[cpu0_DISPATCH] entry:  12 instr_id: 959 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2608
[cpu0_DISPATCH] entry:  13 instr_id: 960 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2608
[cpu0_DISPATCH] entry:  14 instr_id: 961 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2608
[cpu0_DISPATCH] entry:  15 instr_id: 962 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2608
[cpu0_DISPATCH] entry:  16 instr_id: 963 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2608
[cpu0_DISPATCH] entry:  17 instr_id: 964 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2609
[cpu0_DISPATCH] entry:  18 instr_id: 965 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2609
[cpu0_DISPATCH] entry:  19 instr_id: 966 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2609
[cpu0_DISPATCH] entry:  20 instr_id: 967 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2609
[cpu0_DISPATCH] entry:  21 instr_id: 968 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2609
[cpu0_DISPATCH] entry:  22 instr_id: 969 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2610
[cpu0_DISPATCH] entry:  23 instr_id: 970 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2610
[cpu0_DISPATCH] entry:  24 instr_id: 971 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2610
[cpu0_DISPATCH] entry:  25 instr_id: 972 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2610
[cpu0_DISPATCH] entry:  26 instr_id: 973 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2610
[cpu0_DISPATCH] entry:  27 instr_id: 974 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2611
[cpu0_DISPATCH] entry:  28 instr_id: 975 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2611
[cpu0_DISPATCH] entry:  29 instr_id: 976 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2611
[cpu0_DISPATCH] entry:  30 instr_id: 977 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 2611
[cpu0_DISPATCH] entry:  31 instr_id: 978 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2611

[cpu0_ROB] entry:   0 instr_id: 595 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2145
[cpu0_ROB] entry:   1 instr_id: 596 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2145
[cpu0_ROB] entry:   2 instr_id: 597 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2146
[cpu0_ROB] entry:   3 instr_id: 598 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2146
[cpu0_ROB] entry:   4 instr_id: 599 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2146
[cpu0_ROB] entry:   5 instr_id: 600 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2146
[cpu0_ROB] entry:   6 instr_id: 601 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2147
[cpu0_ROB] entry:   7 instr_id: 602 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2147
[cpu0_ROB] entry:   8 instr_id: 603 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2147
[cpu0_ROB] entry:   9 instr_id: 604 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2147
[cpu0_ROB] entry:  10 instr_id: 605 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2148
[cpu0_ROB] entry:  11 instr_id: 606 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2148
[cpu0_ROB] entry:  12 instr_id: 607 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2148
[cpu0_ROB] entry:  13 instr_id: 608 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2148
[cpu0_ROB] entry:  14 instr_id: 609 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2149
[cpu0_ROB] entry:  15 instr_id: 610 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2526
[cpu0_ROB] entry:  16 instr_id: 611 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2526
[cpu0_ROB] entry:  17 instr_id: 612 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2526
[cpu0_ROB] entry:  18 instr_id: 613 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2528
[cpu0_ROB] entry:  19 instr_id: 614 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2528
[cpu0_ROB] entry:  20 instr_id: 615 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2528
[cpu0_ROB] entry:  21 instr_id: 616 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2528
[cpu0_ROB] entry:  22 instr_id: 617 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2529
[cpu0_ROB] entry:  23 instr_id: 618 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2529
[cpu0_ROB] entry:  24 instr_id: 619 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2529
[cpu0_ROB] entry:  25 instr_id: 620 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2529
[cpu0_ROB] entry:  26 instr_id: 621 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2530
[cpu0_ROB] entry:  27 instr_id: 622 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2530
[cpu0_ROB] entry:  28 instr_id: 623 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2530
[cpu0_ROB] entry:  29 instr_id: 624 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2530
[cpu0_ROB] entry:  30 instr_id: 625 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2531
[cpu0_ROB] entry:  31 instr_id: 626 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2531
[cpu0_ROB] entry:  32 instr_id: 627 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2531
[cpu0_ROB] entry:  33 instr_id: 628 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2531
[cpu0_ROB] entry:  34 instr_id: 629 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2533
[cpu0_ROB] entry:  35 instr_id: 630 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2533
[cpu0_ROB] entry:  36 instr_id: 631 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2533
[cpu0_ROB] entry:  37 instr_id: 632 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2533
[cpu0_ROB] entry:  38 instr_id: 633 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2535
[cpu0_ROB] entry:  39 instr_id: 634 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2535
[cpu0_ROB] entry:  40 instr_id: 635 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2535
[cpu0_ROB] entry:  41 instr_id: 636 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2535
[cpu0_ROB] entry:  42 instr_id: 637 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2536
[cpu0_ROB] entry:  43 instr_id: 638 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2536
[cpu0_ROB] entry:  44 instr_id: 639 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2536
[cpu0_ROB] entry:  45 instr_id: 640 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2536
[cpu0_ROB] entry:  46 instr_id: 641 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2537
[cpu0_ROB] entry:  47 instr_id: 642 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2537
[cpu0_ROB] entry:  48 instr_id: 643 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2537
[cpu0_ROB] entry:  49 instr_id: 644 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2537
[cpu0_ROB] entry:  50 instr_id: 645 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2538
[cpu0_ROB] entry:  51 instr_id: 646 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2538
[cpu0_ROB] entry:  52 instr_id: 647 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2538
[cpu0_ROB] entry:  53 instr_id: 648 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2538
[cpu0_ROB] entry:  54 instr_id: 649 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2539
[cpu0_ROB] entry:  55 instr_id: 650 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2539
[cpu0_ROB] entry:  56 instr_id: 651 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2539
[cpu0_ROB] entry:  57 instr_id: 652 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2539
[cpu0_ROB] entry:  58 instr_id: 653 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2540
[cpu0_ROB] entry:  59 instr_id: 654 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2540
[cpu0_ROB] entry:  60 instr_id: 655 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2540
[cpu0_ROB] entry:  61 instr_id: 656 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2540
[cpu0_ROB] entry:  62 instr_id: 657 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2541
[cpu0_ROB] entry:  63 instr_id: 658 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2541
[cpu0_ROB] entry:  64 instr_id: 659 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2541
[cpu0_ROB] entry:  65 instr_id: 660 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2541
[cpu0_ROB] entry:  66 instr_id: 661 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2542
[cpu0_ROB] entry:  67 instr_id: 662 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2542
[cpu0_ROB] entry:  68 instr_id: 663 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2542
[cpu0_ROB] entry:  69 instr_id: 664 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2542
[cpu0_ROB] entry:  70 instr_id: 665 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2543
[cpu0_ROB] entry:  71 instr_id: 666 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2543
[cpu0_ROB] entry:  72 instr_id: 667 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2543
[cpu0_ROB] entry:  73 instr_id: 668 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2543
[cpu0_ROB] entry:  74 instr_id: 669 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2544
[cpu0_ROB] entry:  75 instr_id: 670 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2544
[cpu0_ROB] entry:  76 instr_id: 671 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2544
[cpu0_ROB] entry:  77 instr_id: 672 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2544
[cpu0_ROB] entry:  78 instr_id: 673 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2545
[cpu0_ROB] entry:  79 instr_id: 674 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2545
[cpu0_ROB] entry:  80 instr_id: 675 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2545
[cpu0_ROB] entry:  81 instr_id: 676 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2545
[cpu0_ROB] entry:  82 instr_id: 677 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2546
[cpu0_ROB] entry:  83 instr_id: 678 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2546
[cpu0_ROB] entry:  84 instr_id: 679 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2546
[cpu0_ROB] entry:  85 instr_id: 680 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2546
[cpu0_ROB] entry:  86 instr_id: 681 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2547
[cpu0_ROB] entry:  87 instr_id: 682 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2547
[cpu0_ROB] entry:  88 instr_id: 683 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2547
[cpu0_ROB] entry:  89 instr_id: 684 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2547
[cpu0_ROB] entry:  90 instr_id: 685 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2548
[cpu0_ROB] entry:  91 instr_id: 686 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2548
[cpu0_ROB] entry:  92 instr_id: 687 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2548
[cpu0_ROB] entry:  93 instr_id: 688 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2548
[cpu0_ROB] entry:  94 instr_id: 689 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2549
[cpu0_ROB] entry:  95 instr_id: 690 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2549
[cpu0_ROB] entry:  96 instr_id: 691 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2549
[cpu0_ROB] entry:  97 instr_id: 692 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2549
[cpu0_ROB] entry:  98 instr_id: 693 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2550
[cpu0_ROB] entry:  99 instr_id: 694 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2550
[cpu0_ROB] entry: 100 instr_id: 695 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2550
[cpu0_ROB] entry: 101 instr_id: 696 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2550
[cpu0_ROB] entry: 102 instr_id: 697 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2551
[cpu0_ROB] entry: 103 instr_id: 698 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2551
[cpu0_ROB] entry: 104 instr_id: 699 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2551
[cpu0_ROB] entry: 105 instr_id: 700 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2551
[cpu0_ROB] entry: 106 instr_id: 701 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2552
[cpu0_ROB] entry: 107 instr_id: 702 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2552
[cpu0_ROB] entry: 108 instr_id: 703 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2552
[cpu0_ROB] entry: 109 instr_id: 704 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2552
[cpu0_ROB] entry: 110 instr_id: 705 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2553
[cpu0_ROB] entry: 111 instr_id: 706 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2571
[cpu0_ROB] entry: 112 instr_id: 707 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2571
[cpu0_ROB] entry: 113 instr_id: 708 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2571
[cpu0_ROB] entry: 114 instr_id: 709 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2571
[cpu0_ROB] entry: 115 instr_id: 710 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2572
[cpu0_ROB] entry: 116 instr_id: 711 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2572
[cpu0_ROB] entry: 117 instr_id: 712 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2572
[cpu0_ROB] entry: 118 instr_id: 713 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2572
[cpu0_ROB] entry: 119 instr_id: 714 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2573
[cpu0_ROB] entry: 120 instr_id: 715 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2573
[cpu0_ROB] entry: 121 instr_id: 716 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2573
[cpu0_ROB] entry: 122 instr_id: 717 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2573
[cpu0_ROB] entry: 123 instr_id: 718 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2574
[cpu0_ROB] entry: 124 instr_id: 719 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2574
[cpu0_ROB] entry: 125 instr_id: 720 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2574
[cpu0_ROB] entry: 126 instr_id: 721 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2574
[cpu0_ROB] entry: 127 instr_id: 722 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2575
[cpu0_ROB] entry: 128 instr_id: 723 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2575
[cpu0_ROB] entry: 129 instr_id: 724 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2575
[cpu0_ROB] entry: 130 instr_id: 725 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2575
[cpu0_ROB] entry: 131 instr_id: 726 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2576
[cpu0_ROB] entry: 132 instr_id: 727 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2576
[cpu0_ROB] entry: 133 instr_id: 728 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2576
[cpu0_ROB] entry: 134 instr_id: 729 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2576
[cpu0_ROB] entry: 135 instr_id: 730 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2577
[cpu0_ROB] entry: 136 instr_id: 731 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2577
[cpu0_ROB] entry: 137 instr_id: 732 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2577
[cpu0_ROB] entry: 138 instr_id: 733 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2577
[cpu0_ROB] entry: 139 instr_id: 734 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2578
[cpu0_ROB] entry: 140 instr_id: 735 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2578
[cpu0_ROB] entry: 141 instr_id: 736 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2578
[cpu0_ROB] entry: 142 instr_id: 737 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2578
[cpu0_ROB] entry: 143 instr_id: 738 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2579
[cpu0_ROB] entry: 144 instr_id: 739 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2579
[cpu0_ROB] entry: 145 instr_id: 740 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2579
[cpu0_ROB] entry: 146 instr_id: 741 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2579
[cpu0_ROB] entry: 147 instr_id: 742 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2580
[cpu0_ROB] entry: 148 instr_id: 743 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2580
[cpu0_ROB] entry: 149 instr_id: 744 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2580
[cpu0_ROB] entry: 150 instr_id: 745 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2580
[cpu0_ROB] entry: 151 instr_id: 746 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2581
[cpu0_ROB] entry: 152 instr_id: 747 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2581
[cpu0_ROB] entry: 153 instr_id: 748 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2581
[cpu0_ROB] entry: 154 instr_id: 749 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2581
[cpu0_ROB] entry: 155 instr_id: 750 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2582
[cpu0_ROB] entry: 156 instr_id: 751 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2582
[cpu0_ROB] entry: 157 instr_id: 752 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2582
[cpu0_ROB] entry: 158 instr_id: 753 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2582
[cpu0_ROB] entry: 159 instr_id: 754 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2583
[cpu0_ROB] entry: 160 instr_id: 755 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2583
[cpu0_ROB] entry: 161 instr_id: 756 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2583
[cpu0_ROB] entry: 162 instr_id: 757 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2583
[cpu0_ROB] entry: 163 instr_id: 758 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2584
[cpu0_ROB] entry: 164 instr_id: 759 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2584
[cpu0_ROB] entry: 165 instr_id: 760 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2584
[cpu0_ROB] entry: 166 instr_id: 761 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2584
[cpu0_ROB] entry: 167 instr_id: 762 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2585
[cpu0_ROB] entry: 168 instr_id: 763 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2585
[cpu0_ROB] entry: 169 instr_id: 764 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2585
[cpu0_ROB] entry: 170 instr_id: 765 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2585
[cpu0_ROB] entry: 171 instr_id: 766 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2586
[cpu0_ROB] entry: 172 instr_id: 767 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2586
[cpu0_ROB] entry: 173 instr_id: 768 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2586
[cpu0_ROB] entry: 174 instr_id: 769 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2586
[cpu0_ROB] entry: 175 instr_id: 770 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2587
[cpu0_ROB] entry: 176 instr_id: 771 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2587
[cpu0_ROB] entry: 177 instr_id: 772 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2587
[cpu0_ROB] entry: 178 instr_id: 773 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2587
[cpu0_ROB] entry: 179 instr_id: 774 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2588
[cpu0_ROB] entry: 180 instr_id: 775 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2596
[cpu0_ROB] entry: 181 instr_id: 776 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2596
[cpu0_ROB] entry: 182 instr_id: 777 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2596
[cpu0_ROB] entry: 183 instr_id: 778 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2596
[cpu0_ROB] entry: 184 instr_id: 779 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2597
[cpu0_ROB] entry: 185 instr_id: 780 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2597
[cpu0_ROB] entry: 186 instr_id: 781 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2597
[cpu0_ROB] entry: 187 instr_id: 782 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2597
[cpu0_ROB] entry: 188 instr_id: 783 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2598
[cpu0_ROB] entry: 189 instr_id: 784 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2598
[cpu0_ROB] entry: 190 instr_id: 785 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2598
[cpu0_ROB] entry: 191 instr_id: 786 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2598
[cpu0_ROB] entry: 192 instr_id: 787 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2599
[cpu0_ROB] entry: 193 instr_id: 788 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2599
[cpu0_ROB] entry: 194 instr_id: 789 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2599
[cpu0_ROB] entry: 195 instr_id: 790 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2599
[cpu0_ROB] entry: 196 instr_id: 791 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2600
[cpu0_ROB] entry: 197 instr_id: 792 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2600
[cpu0_ROB] entry: 198 instr_id: 793 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2600
[cpu0_ROB] entry: 199 instr_id: 794 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2600
[cpu0_ROB] entry: 200 instr_id: 795 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2601
[cpu0_ROB] entry: 201 instr_id: 796 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2601
[cpu0_ROB] entry: 202 instr_id: 797 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2601
[cpu0_ROB] entry: 203 instr_id: 798 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2601
[cpu0_ROB] entry: 204 instr_id: 799 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2602
[cpu0_ROB] entry: 205 instr_id: 800 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2602
[cpu0_ROB] entry: 206 instr_id: 801 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2602
[cpu0_ROB] entry: 207 instr_id: 802 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2602
[cpu0_ROB] entry: 208 instr_id: 803 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2603
[cpu0_ROB] entry: 209 instr_id: 804 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2603
[cpu0_ROB] entry: 210 instr_id: 805 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2608
[cpu0_ROB] entry: 211 instr_id: 806 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2608
[cpu0_ROB] entry: 212 instr_id: 807 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2608
[cpu0_ROB] entry: 213 instr_id: 808 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2608
[cpu0_ROB] entry: 214 instr_id: 809 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2609
[cpu0_ROB] entry: 215 instr_id: 810 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2609
[cpu0_ROB] entry: 216 instr_id: 811 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2609
[cpu0_ROB] entry: 217 instr_id: 812 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2609
[cpu0_ROB] entry: 218 instr_id: 813 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2610
[cpu0_ROB] entry: 219 instr_id: 814 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2610
[cpu0_ROB] entry: 220 instr_id: 815 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2610
[cpu0_ROB] entry: 221 instr_id: 816 fetch_issued: false fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2610
[cpu0_ROB] entry: 222 instr_id: 817 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2611
[cpu0_ROB] entry: 223 instr_id: 818 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2611
[cpu0_ROB] entry: 224 instr_id: 819 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2611
[cpu0_ROB] entry: 225 instr_id: 820 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2611
[cpu0_ROB] entry: 226 instr_id: 821 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2612
[cpu0_ROB] entry: 227 instr_id: 822 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2612
[cpu0_ROB] entry: 228 instr_id: 823 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2612
[cpu0_ROB] entry: 229 instr_id: 824 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2612
[cpu0_ROB] entry: 230 instr_id: 825 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2613
[cpu0_ROB] entry: 231 instr_id: 826 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2613
[cpu0_ROB] entry: 232 instr_id: 827 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2613
[cpu0_ROB] entry: 233 instr_id: 828 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2613
[cpu0_ROB] entry: 234 instr_id: 829 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2614
[cpu0_ROB] entry: 235 instr_id: 830 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2614
[cpu0_ROB] entry: 236 instr_id: 831 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2614
[cpu0_ROB] entry: 237 instr_id: 832 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2614
[cpu0_ROB] entry: 238 instr_id: 833 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2615
[cpu0_ROB] entry: 239 instr_id: 834 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2615
[cpu0_ROB] entry: 240 instr_id: 835 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2615
[cpu0_ROB] entry: 241 instr_id: 836 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2615
[cpu0_ROB] entry: 242 instr_id: 837 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2616
[cpu0_ROB] entry: 243 instr_id: 838 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2616
[cpu0_ROB] entry: 244 instr_id: 839 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2616
[cpu0_ROB] entry: 245 instr_id: 840 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2616
[cpu0_ROB] entry: 246 instr_id: 841 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2617
[cpu0_ROB] entry: 247 instr_id: 842 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2617
[cpu0_ROB] entry: 248 instr_id: 843 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2617
[cpu0_ROB] entry: 249 instr_id: 844 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2617
[cpu0_ROB] entry: 250 instr_id: 845 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2618
[cpu0_ROB] entry: 251 instr_id: 846 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2618
[cpu0_ROB] entry: 252 instr_id: 847 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2618
[cpu0_ROB] entry: 253 instr_id: 848 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2618
[cpu0_ROB] entry: 254 instr_id: 849 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2619
[cpu0_ROB] entry: 255 instr_id: 850 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2619
[cpu0_ROB] entry: 256 instr_id: 851 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2619
[cpu0_ROB] entry: 257 instr_id: 852 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2619
[cpu0_ROB] entry: 258 instr_id: 853 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2620
[cpu0_ROB] entry: 259 instr_id: 854 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2620
[cpu0_ROB] entry: 260 instr_id: 855 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2620
[cpu0_ROB] entry: 261 instr_id: 856 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2620
[cpu0_ROB] entry: 262 instr_id: 857 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2621
[cpu0_ROB] entry: 263 instr_id: 858 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2621
[cpu0_ROB] entry: 264 instr_id: 859 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2621
[cpu0_ROB] entry: 265 instr_id: 860 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2621
[cpu0_ROB] entry: 266 instr_id: 861 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2622
[cpu0_ROB] entry: 267 instr_id: 862 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2622
[cpu0_ROB] entry: 268 instr_id: 863 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2622
[cpu0_ROB] entry: 269 instr_id: 864 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2622
[cpu0_ROB] entry: 270 instr_id: 865 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2623
[cpu0_ROB] entry: 271 instr_id: 866 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2623
[cpu0_ROB] entry: 272 instr_id: 867 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2623
[cpu0_ROB] entry: 273 instr_id: 868 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2623
[cpu0_ROB] entry: 274 instr_id: 869 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2624
[cpu0_ROB] entry: 275 instr_id: 870 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2624
[cpu0_ROB] entry: 276 instr_id: 871 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2624
[cpu0_ROB] entry: 277 instr_id: 872 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2624
[cpu0_ROB] entry: 278 instr_id: 873 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2625
[cpu0_ROB] entry: 279 instr_id: 874 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2625
[cpu0_ROB] entry: 280 instr_id: 875 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2625
[cpu0_ROB] entry: 281 instr_id: 876 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2625
[cpu0_ROB] entry: 282 instr_id: 877 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2626
[cpu0_ROB] entry: 283 instr_id: 878 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2626
[cpu0_ROB] entry: 284 instr_id: 879 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2626
[cpu0_ROB] entry: 285 instr_id: 880 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2626
[cpu0_ROB] entry: 286 instr_id: 881 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2627
[cpu0_ROB] entry: 287 instr_id: 882 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2627
[cpu0_ROB] entry: 288 instr_id: 883 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2627
[cpu0_ROB] entry: 289 instr_id: 884 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2627
[cpu0_ROB] entry: 290 instr_id: 885 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2628
[cpu0_ROB] entry: 291 instr_id: 886 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2628
[cpu0_ROB] entry: 292 instr_id: 887 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2628
[cpu0_ROB] entry: 293 instr_id: 888 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2628
[cpu0_ROB] entry: 294 instr_id: 889 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2629
[cpu0_ROB] entry: 295 instr_id: 890 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2629
[cpu0_ROB] entry: 296 instr_id: 891 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2637
[cpu0_ROB] entry: 297 instr_id: 892 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2637
[cpu0_ROB] entry: 298 instr_id: 893 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2637
[cpu0_ROB] entry: 299 instr_id: 894 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2637
[cpu0_ROB] entry: 300 instr_id: 895 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2638
[cpu0_ROB] entry: 301 instr_id: 896 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2638
[cpu0_ROB] entry: 302 instr_id: 897 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2638
[cpu0_ROB] entry: 303 instr_id: 898 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2638
[cpu0_ROB] entry: 304 instr_id: 899 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2639
[cpu0_ROB] entry: 305 instr_id: 900 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2639
[cpu0_ROB] entry: 306 instr_id: 901 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2639
[cpu0_ROB] entry: 307 instr_id: 902 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2639
[cpu0_ROB] entry: 308 instr_id: 903 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2640
[cpu0_ROB] entry: 309 instr_id: 904 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2640
[cpu0_ROB] entry: 310 instr_id: 905 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2640
[cpu0_ROB] entry: 311 instr_id: 906 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2640
[cpu0_ROB] entry: 312 instr_id: 907 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2641
[cpu0_ROB] entry: 313 instr_id: 908 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2641
[cpu0_ROB] entry: 314 instr_id: 909 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2641
[cpu0_ROB] entry: 315 instr_id: 910 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2641
[cpu0_ROB] entry: 316 instr_id: 911 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2642
[cpu0_ROB] entry: 317 instr_id: 912 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2642
[cpu0_ROB] entry: 318 instr_id: 913 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2642
[cpu0_ROB] entry: 319 instr_id: 914 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2642
[cpu0_ROB] entry: 320 instr_id: 915 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2643
[cpu0_ROB] entry: 321 instr_id: 916 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2643
[cpu0_ROB] entry: 322 instr_id: 917 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2643
[cpu0_ROB] entry: 323 instr_id: 918 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2651
[cpu0_ROB] entry: 324 instr_id: 919 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2651
[cpu0_ROB] entry: 325 instr_id: 920 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2651
[cpu0_ROB] entry: 326 instr_id: 921 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2651
[cpu0_ROB] entry: 327 instr_id: 922 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2652
[cpu0_ROB] entry: 328 instr_id: 923 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2652
[cpu0_ROB] entry: 329 instr_id: 924 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2652
[cpu0_ROB] entry: 330 instr_id: 925 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2652
[cpu0_ROB] entry: 331 instr_id: 926 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2653
[cpu0_ROB] entry: 332 instr_id: 927 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2653
[cpu0_ROB] entry: 333 instr_id: 928 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2653
[cpu0_ROB] entry: 334 instr_id: 929 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2653
[cpu0_ROB] entry: 335 instr_id: 930 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2654
[cpu0_ROB] entry: 336 instr_id: 931 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2654
[cpu0_ROB] entry: 337 instr_id: 932 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2654
[cpu0_ROB] entry: 338 instr_id: 933 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2654
[cpu0_ROB] entry: 339 instr_id: 934 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2655
[cpu0_ROB] entry: 340 instr_id: 935 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2655
[cpu0_ROB] entry: 341 instr_id: 936 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2655
[cpu0_ROB] entry: 342 instr_id: 937 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2655
[cpu0_ROB] entry: 343 instr_id: 938 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2656
[cpu0_ROB] entry: 344 instr_id: 939 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2656
[cpu0_ROB] entry: 345 instr_id: 940 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: false num_reg_dependent: 0 num_mem_ops: 1 event: 2656
[cpu0_ROB] entry: 346 instr_id: 941 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2656
[cpu0_ROB] entry: 347 instr_id: 942 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2657
[cpu0_ROB] entry: 348 instr_id: 943 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2657
[cpu0_ROB] entry: 349 instr_id: 944 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2657
[cpu0_ROB] entry: 350 instr_id: 945 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2657
[cpu0_ROB] entry: 351 instr_id: 946 fetch_issued: true fetch_completed: true scheduled: true executed: true completed: true num_reg_dependent: 0 num_mem_ops: 0 event: 2658

Frontend Register Allocation Table        Backend Register Allocation Table
Arch reg:   0    Phys reg:  -1            Arch reg:   0    Phys reg:  -1
Arch reg:   1    Phys reg:  -1            Arch reg:   1    Phys reg:  -1
Arch reg:   2    Phys reg:  -1            Arch reg:   2    Phys reg:  -1
Arch reg:   3    Phys reg:  -1            Arch reg:   3    Phys reg:  -1
Arch reg:   4    Phys reg:  -1            Arch reg:   4    Phys reg:  -1
Arch reg:   5    Phys reg:  -1            Arch reg:   5    Phys reg:  -1
Arch reg:   6    Phys reg:  -1            Arch reg:   6    Phys reg:  -1
Arch reg:   7    Phys reg:  -1            Arch reg:   7    Phys reg:  -1
Arch reg:   8    Phys reg:  -1            Arch reg:   8    Phys reg:  -1
Arch reg:   9    Phys reg:  -1            Arch reg:   9    Phys reg:  -1
Arch reg:  10    Phys reg:  -1            Arch reg:  10    Phys reg:  -1
Arch reg:  11    Phys reg:  -1            Arch reg:  11    Phys reg:  -1
Arch reg:  12    Phys reg:  -1            Arch reg:  12    Phys reg:  -1
Arch reg:  13    Phys reg:  -1            Arch reg:  13    Phys reg:  -1
Arch reg:  14    Phys reg:  -1            Arch reg:  14    Phys reg:  -1
Arch reg:  15    Phys reg:  -1            Arch reg:  15    Phys reg:  -1
Arch reg:  16    Phys reg:  -1            Arch reg:  16    Phys reg:  -1
Arch reg:  17    Phys reg:  -1            Arch reg:  17    Phys reg:  -1
Arch reg:  18    Phys reg:  -1            Arch reg:  18    Phys reg:  -1
Arch reg:  19    Phys reg:  -1            Arch reg:  19    Phys reg:  -1
Arch reg:  20    Phys reg:  -1            Arch reg:  20    Phys reg:  -1
Arch reg:  21    Phys reg:  -1            Arch reg:  21    Phys reg:  -1
Arch reg:  22    Phys reg:  -1            Arch reg:  22    Phys reg:  -1
Arch reg:  23    Phys reg:  -1            Arch reg:  23    Phys reg:  -1
Arch reg:  24    Phys reg:  -1            Arch reg:  24    Phys reg:  -1
Arch reg:  25    Phys reg:  -1            Arch reg:  25    Phys reg:  -1
Arch reg:  26    Phys reg:  -1            Arch reg:  26    Phys reg:  -1
Arch reg:  27    Phys reg:  -1            Arch reg:  27    Phys reg:  -1
Arch reg:  28    Phys reg:  -1            Arch reg:  28    Phys reg:  -1
Arch reg:  29    Phys reg:  -1            Arch reg:  29    Phys reg:  -1
Arch reg:  30    Phys reg:  -1            Arch reg:  30    Phys reg:  -1
Arch reg:  31    Phys reg:  -1            Arch reg:  31    Phys reg:  -1
Arch reg:  32    Phys reg:  -1            Arch reg:  32    Phys reg:  -1
Arch reg:  33    Phys reg:  -1            Arch reg:  33    Phys reg:  -1
Arch reg:  34    Phys reg:  -1            Arch reg:  34    Phys reg:  -1
Arch reg:  35    Phys reg:  -1            Arch reg:  35    Phys reg:  -1
Arch reg:  36    Phys reg:  -1            Arch reg:  36    Phys reg:  -1
Arch reg:  37    Phys reg:  -1            Arch reg:  37    Phys reg:  -1
Arch reg:  38    Phys reg:  -1            Arch reg:  38    Phys reg:  -1
Arch reg:  39    Phys reg:  -1            Arch reg:  39    Phys reg:  -1
Arch reg:  40    Phys reg:  -1            Arch reg:  40    Phys reg:  -1
Arch reg:  41    Phys reg:  -1            Arch reg:  41    Phys reg:  -1
Arch reg:  42    Phys reg:  -1            Arch reg:  42    Phys reg:  -1
Arch reg:  43    Phys reg:  -1            Arch reg:  43    Phys reg:  -1
Arch reg:  44    Phys reg:  -1            Arch reg:  44    Phys reg:  -1
Arch reg:  45    Phys reg:  -1            Arch reg:  45    Phys reg:  -1
Arch reg:  46    Phys reg:  -1            Arch reg:  46    Phys reg:  -1
Arch reg:  47    Phys reg:  -1            Arch reg:  47    Phys reg:  -1
Arch reg:  48    Phys reg:  -1            Arch reg:  48    Phys reg:  -1
Arch reg:  49    Phys reg:  -1            Arch reg:  49    Phys reg:  -1
Arch reg:  50    Phys reg:  -1            Arch reg:  50    Phys reg:  -1
Arch reg:  51    Phys reg:  -1            Arch reg:  51    Phys reg:  -1
Arch reg:  52    Phys reg:  -1            Arch reg:  52    Phys reg:  -1
Arch reg:  53    Phys reg:  -1            Arch reg:  53    Phys reg:  -1
Arch reg:  54    Phys reg:  -1            Arch reg:  54    Phys reg:  -1
Arch reg:  55    Phys reg:  -1            Arch reg:  55    Phys reg:  -1
Arch reg:  56    Phys reg:  -1            Arch reg:  56    Phys reg:  -1
Arch reg:  57    Phys reg:  -1            Arch reg:  57    Phys reg:  -1
Arch reg:  58    Phys reg:  -1            Arch reg:  58    Phys reg:  -1
Arch reg:  59    Phys reg:  -1            Arch reg:  59    Phys reg:  -1
Arch reg:  60    Phys reg:  -1            Arch reg:  60    Phys reg:  -1
Arch reg:  61    Phys reg:  -1            Arch reg:  61    Phys reg:  -1
Arch reg:  62    Phys reg:  -1            Arch reg:  62    Phys reg:  -1
Arch reg:  63    Phys reg:  -1            Arch reg:  63    Phys reg:  -1
Arch reg:  64    Phys reg:  -1            Arch reg:  64    Phys reg:  -1
Arch reg:  65    Phys reg:  -1            Arch reg:  65    Phys reg:  -1
Arch reg:  66    Phys reg:  -1            Arch reg:  66    Phys reg:  -1
Arch reg:  67    Phys reg:  -1            Arch reg:  67    Phys reg:  -1
Arch reg:  68    Phys reg:  -1            Arch reg:  68    Phys reg:  -1
Arch reg:  69    Phys reg:  -1            Arch reg:  69    Phys reg:  -1
Arch reg:  70    Phys reg:  -1            Arch reg:  70    Phys reg:  -1
Arch reg:  71    Phys reg:  -1            Arch reg:  71    Phys reg:  -1
Arch reg:  72    Phys reg:  -1            Arch reg:  72    Phys reg:  -1
Arch reg:  73    Phys reg:  -1            Arch reg:  73    Phys reg:  -1
Arch reg:  74    Phys reg:  -1            Arch reg:  74    Phys reg:  -1
Arch reg:  75    Phys reg:  -1            Arch reg:  75    Phys reg:  -1
Arch reg:  76    Phys reg:  -1            Arch reg:  76    Phys reg:  -1
Arch reg:  77    Phys reg:  -1            Arch reg:  77    Phys reg:  -1
Arch reg:  78    Phys reg:  -1            Arch reg:  78    Phys reg:  -1
Arch reg:  79    Phys reg:  -1            Arch reg:  79    Phys reg:  -1
Arch reg:  80    Phys reg:  -1            Arch reg:  80    Phys reg:  -1
Arch reg:  81    Phys reg:  -1            Arch reg:  81    Phys reg:  -1
Arch reg:  82    Phys reg:  -1            Arch reg:  82    Phys reg:  -1
Arch reg:  83    Phys reg:  -1            Arch reg:  83    Phys reg:  -1
Arch reg:  84    Phys reg:  -1            Arch reg:  84    Phys reg:  -1
Arch reg:  85    Phys reg:  -1            Arch reg:  85    Phys reg:  -1
Arch reg:  86    Phys reg:  -1            Arch reg:  86    Phys reg:  -1
Arch reg:  87    Phys reg:  -1            Arch reg:  87    Phys reg:  -1
Arch reg:  88    Phys reg:  -1            Arch reg:  88    Phys reg:  -1
Arch reg:  89    Phys reg:  -1            Arch reg:  89    Phys reg:  -1
Arch reg:  90    Phys reg:  -1            Arch reg:  90    Phys reg:  -1
Arch reg:  91    Phys reg:  -1            Arch reg:  91    Phys reg:  -1
Arch reg:  92    Phys reg:  -1            Arch reg:  92    Phys reg:  -1
Arch reg:  93    Phys reg:  -1            Arch reg:  93    Phys reg:  -1
Arch reg:  94    Phys reg:  -1            Arch reg:  94    Phys reg:  -1
Arch reg:  95    Phys reg:  -1            Arch reg:  95    Phys reg:  -1
Arch reg:  96    Phys reg:  -1            Arch reg:  96    Phys reg:  -1
Arch reg:  97    Phys reg:  -1            Arch reg:  97    Phys reg:  -1
Arch reg:  98    Phys reg:  -1            Arch reg:  98    Phys reg:  -1
Arch reg:  99    Phys reg:  -1            Arch reg:  99    Phys reg:  -1
Arch reg: 100    Phys reg:  -1            Arch reg: 100    Phys reg:  -1
Arch reg: 101    Phys reg:  -1            Arch reg: 101    Phys reg:  -1
Arch reg: 102    Phys reg:  -1            Arch reg: 102    Phys reg:  -1
Arch reg: 103    Phys reg:  -1            Arch reg: 103    Phys reg:  -1
Arch reg: 104    Phys reg:  -1            Arch reg: 104    Phys reg:  -1
Arch reg: 105    Phys reg:  -1            Arch reg: 105    Phys reg:  -1
Arch reg: 106    Phys reg:  -1            Arch reg: 106    Phys reg:  -1
Arch reg: 107    Phys reg:  -1            Arch reg: 107    Phys reg:  -1
Arch reg: 108    Phys reg:  -1            Arch reg: 108    Phys reg:  -1
Arch reg: 109    Phys reg:  -1            Arch reg: 109    Phys reg:  -1
Arch reg: 110    Phys reg:  -1            Arch reg: 110    Phys reg:  -1
Arch reg: 111    Phys reg:  -1            Arch reg: 111    Phys reg:  -1
Arch reg: 112    Phys reg:  -1            Arch reg: 112    Phys reg:  -1
Arch reg: 113    Phys reg:  -1            Arch reg: 113    Phys reg:  -1
Arch reg: 114    Phys reg:  -1            Arch reg: 114    Phys reg:  -1
Arch reg: 115    Phys reg:  -1            Arch reg: 115    Phys reg:  -1
Arch reg: 116    Phys reg:  -1            Arch reg: 116    Phys reg:  -1
Arch reg: 117    Phys reg:  -1            Arch reg: 117    Phys reg:  -1
Arch reg: 118    Phys reg:  -1            Arch reg: 118    Phys reg:  -1
Arch reg: 119    Phys reg:  -1            Arch reg: 119    Phys reg:  -1
Arch reg: 120    Phys reg:  -1            Arch reg: 120    Phys reg:  -1
Arch reg: 121    Phys reg:  -1            Arch reg: 121    Phys reg:  -1
Arch reg: 122    Phys reg:  -1            Arch reg: 122    Phys reg:  -1
Arch reg: 123    Phys reg:  -1            Arch reg: 123    Phys reg:  -1
Arch reg: 124    Phys reg:  -1            Arch reg: 124    Phys reg:  -1
Arch reg: 125    Phys reg:  -1            Arch reg: 125    Phys reg:  -1
Arch reg: 126    Phys reg:  -1            Arch reg: 126    Phys reg:  -1
Arch reg: 127    Phys reg:  -1            Arch reg: 127    Phys reg:  -1
Arch reg: 128    Phys reg:  -1            Arch reg: 128    Phys reg:  -1
Arch reg: 129    Phys reg:  -1            Arch reg: 129    Phys reg:  -1
Arch reg: 130    Phys reg:  -1            Arch reg: 130    Phys reg:  -1
Arch reg: 131    Phys reg:  -1            Arch reg: 131    Phys reg:  -1
Arch reg: 132    Phys reg:  -1            Arch reg: 132    Phys reg:  -1
Arch reg: 133    Phys reg:  -1            Arch reg: 133    Phys reg:  -1
Arch reg: 134    Phys reg:  -1            Arch reg: 134    Phys reg:  -1
Arch reg: 135    Phys reg:  -1            Arch reg: 135    Phys reg:  -1
Arch reg: 136    Phys reg:  -1            Arch reg: 136    Phys reg:  -1
Arch reg: 137    Phys reg:  -1            Arch reg: 137    Phys reg:  -1
Arch reg: 138    Phys reg:  -1            Arch reg: 138    Phys reg:  -1
Arch reg: 139    Phys reg:  -1            Arch reg: 139    Phys reg:  -1
Arch reg: 140    Phys reg:  -1            Arch reg: 140    Phys reg:  -1
Arch reg: 141    Phys reg:  -1            Arch reg: 141    Phys reg:  -1
Arch reg: 142    Phys reg:  -1            Arch reg: 142    Phys reg:  -1
Arch reg: 143    Phys reg:  -1            Arch reg: 143    Phys reg:  -1
Arch reg: 144    Phys reg:  -1            Arch reg: 144    Phys reg:  -1
Arch reg: 145    Phys reg:  -1            Arch reg: 145    Phys reg:  -1
Arch reg: 146    Phys reg:  -1            Arch reg: 146    Phys reg:  -1
Arch reg: 147    Phys reg:  -1            Arch reg: 147    Phys reg:  -1
Arch reg: 148    Phys reg:  -1            Arch reg: 148    Phys reg:  -1
Arch reg: 149    Phys reg:  -1            Arch reg: 149    Phys reg:  -1
Arch reg: 150    Phys reg:  -1            Arch reg: 150    Phys reg:  -1
Arch reg: 151    Phys reg:  -1            Arch reg: 151    Phys reg:  -1
Arch reg: 152    Phys reg:  -1            Arch reg: 152    Phys reg:  -1
Arch reg: 153    Phys reg:  -1            Arch reg: 153    Phys reg:  -1
Arch reg: 154    Phys reg:  -1            Arch reg: 154    Phys reg:  -1
Arch reg: 155    Phys reg:  -1            Arch reg: 155    Phys reg:  -1
Arch reg: 156    Phys reg:  -1            Arch reg: 156    Phys reg:  -1
Arch reg: 157    Phys reg:  -1            Arch reg: 157    Phys reg:  -1
Arch reg: 158    Phys reg:  -1            Arch reg: 158    Phys reg:  -1
Arch reg: 159    Phys reg:  -1            Arch reg: 159    Phys reg:  -1
Arch reg: 160    Phys reg:  -1            Arch reg: 160    Phys reg:  -1
Arch reg: 161    Phys reg:  -1            Arch reg: 161    Phys reg:  -1
Arch reg: 162    Phys reg:  -1            Arch reg: 162    Phys reg:  -1
Arch reg: 163    Phys reg:  -1            Arch reg: 163    Phys reg:  -1
Arch reg: 164    Phys reg:  -1            Arch reg: 164    Phys reg:  -1
Arch reg: 165    Phys reg:  -1            Arch reg: 165    Phys reg:  -1
Arch reg: 166    Phys reg:  -1            Arch reg: 166    Phys reg:  -1
Arch reg: 167    Phys reg:  -1            Arch reg: 167    Phys reg:  -1
Arch reg: 168    Phys reg:  -1            Arch reg: 168    Phys reg:  -1
Arch reg: 169    Phys reg:  -1            Arch reg: 169    Phys reg:  -1
Arch reg: 170    Phys reg:  -1            Arch reg: 170    Phys reg:  -1
Arch reg: 171    Phys reg:  -1            Arch reg: 171    Phys reg:  -1
Arch reg: 172    Phys reg:  -1            Arch reg: 172    Phys reg:  -1
Arch reg: 173    Phys reg:  -1            Arch reg: 173    Phys reg:  -1
Arch reg: 174    Phys reg:  -1            Arch reg: 174    Phys reg:  -1
Arch reg: 175    Phys reg:  -1            Arch reg: 175    Phys reg:  -1
Arch reg: 176    Phys reg:  -1            Arch reg: 176    Phys reg:  -1
Arch reg: 177    Phys reg:  -1            Arch reg: 177    Phys reg:  -1
Arch reg: 178    Phys reg:  -1            Arch reg: 178    Phys reg:  -1
Arch reg: 179    Phys reg:  -1            Arch reg: 179    Phys reg:  -1
Arch reg: 180    Phys reg:  -1            Arch reg: 180    Phys reg:  -1
Arch reg: 181    Phys reg:  -1            Arch reg: 181    Phys reg:  -1
Arch reg: 182    Phys reg:  -1            Arch reg: 182    Phys reg:  -1
Arch reg: 183    Phys reg:  -1            Arch reg: 183    Phys reg:  -1
Arch reg: 184    Phys reg:  -1            Arch reg: 184    Phys reg:  -1
Arch reg: 185    Phys reg:  -1            Arch reg: 185    Phys reg:  -1
Arch reg: 186    Phys reg:  -1            Arch reg: 186    Phys reg:  -1
Arch reg: 187    Phys reg:  -1            Arch reg: 187    Phys reg:  -1
Arch reg: 188    Phys reg:  -1            Arch reg: 188    Phys reg:  -1
Arch reg: 189    Phys reg:  -1            Arch reg: 189    Phys reg:  -1
Arch reg: 190    Phys reg:  -1            Arch reg: 190    Phys reg:  -1
Arch reg: 191    Phys reg:  -1            Arch reg: 191    Phys reg:  -1
Arch reg: 192    Phys reg:  -1            Arch reg: 192    Phys reg:  -1
Arch reg: 193    Phys reg:  -1            Arch reg: 193    Phys reg:  -1
Arch reg: 194    Phys reg:  -1            Arch reg: 194    Phys reg:  -1
Arch reg: 195    Phys reg:  -1            Arch reg: 195    Phys reg:  -1
Arch reg: 196    Phys reg:  -1            Arch reg: 196    Phys reg:  -1
Arch reg: 197    Phys reg:  -1            Arch reg: 197    Phys reg:  -1
Arch reg: 198    Phys reg:  -1            Arch reg: 198    Phys reg:  -1
Arch reg: 199    Phys reg:  -1            Arch reg: 199    Phys reg:  -1
Arch reg: 200    Phys reg:  -1            Arch reg: 200    Phys reg:  -1
Arch reg: 201    Phys reg:  -1            Arch reg: 201    Phys reg:  -1
Arch reg: 202    Phys reg:  -1            Arch reg: 202    Phys reg:  -1
Arch reg: 203    Phys reg:  -1            Arch reg: 203    Phys reg:  -1
Arch reg: 204    Phys reg:  -1            Arch reg: 204    Phys reg:  -1
Arch reg: 205    Phys reg:  -1            Arch reg: 205    Phys reg:  -1
Arch reg: 206    Phys reg:  -1            Arch reg: 206    Phys reg:  -1
Arch reg: 207    Phys reg:  -1            Arch reg: 207    Phys reg:  -1
Arch reg: 208    Phys reg:  -1            Arch reg: 208    Phys reg:  -1
Arch reg: 209    Phys reg:  -1            Arch reg: 209    Phys reg:  -1
Arch reg: 210    Phys reg:  -1            Arch reg: 210    Phys reg:  -1
Arch reg: 211    Phys reg:  -1            Arch reg: 211    Phys reg:  -1
Arch reg: 212    Phys reg:  -1            Arch reg: 212    Phys reg:  -1
Arch reg: 213    Phys reg:  -1            Arch reg: 213    Phys reg:  -1
Arch reg: 214    Phys reg:  -1            Arch reg: 214    Phys reg:  -1
Arch reg: 215    Phys reg:  -1            Arch reg: 215    Phys reg:  -1
Arch reg: 216    Phys reg:  -1            Arch reg: 216    Phys reg:  -1
Arch reg: 217    Phys reg:  -1            Arch reg: 217    Phys reg:  -1
Arch reg: 218    Phys reg:  -1            Arch reg: 218    Phys reg:  -1
Arch reg: 219    Phys reg:  -1            Arch reg: 219    Phys reg:  -1
Arch reg: 220    Phys reg:  -1            Arch reg: 220    Phys reg:  -1
Arch reg: 221    Phys reg:  -1            Arch reg: 221    Phys reg:  -1
Arch reg: 222    Phys reg:  -1            Arch reg: 222    Phys reg:  -1
Arch reg: 223    Phys reg:  -1            Arch reg: 223    Phys reg:  -1
Arch reg: 224    Phys reg:  -1            Arch reg: 224    Phys reg:  -1
Arch reg: 225    Phys reg:  -1            Arch reg: 225    Phys reg:  -1
Arch reg: 226    Phys reg:  -1            Arch reg: 226    Phys reg:  -1
Arch reg: 227    Phys reg:  -1            Arch reg: 227    Phys reg:  -1
Arch reg: 228    Phys reg:  -1            Arch reg: 228    Phys reg:  -1
Arch reg: 229    Phys reg:  -1            Arch reg: 229    Phys reg:  -1
Arch reg: 230    Phys reg:  -1            Arch reg: 230    Phys reg:  -1
Arch reg: 231    Phys reg:  -1            Arch reg: 231    Phys reg:  -1
Arch reg: 232    Phys reg:  -1            Arch reg: 232    Phys reg:  -1
Arch reg: 233    Phys reg:  -1            Arch reg: 233    Phys reg:  -1
Arch reg: 234    Phys reg:  -1            Arch reg: 234    Phys reg:  -1
Arch reg: 235    Phys reg:  -1            Arch reg: 235    Phys reg:  -1
Arch reg: 236    Phys reg:  -1            Arch reg: 236    Phys reg:  -1
Arch reg: 237    Phys reg:  -1            Arch reg: 237    Phys reg:  -1
Arch reg: 238    Phys reg:  -1            Arch reg: 238    Phys reg:  -1
Arch reg: 239    Phys reg:  -1            Arch reg: 239    Phys reg:  -1
Arch reg: 240    Phys reg:  -1            Arch reg: 240    Phys reg:  -1
Arch reg: 241    Phys reg:  -1            Arch reg: 241    Phys reg:  -1
Arch reg: 242    Phys reg:  -1            Arch reg: 242    Phys reg:  -1
Arch reg: 243    Phys reg:  -1            Arch reg: 243    Phys reg:  -1
Arch reg: 244    Phys reg:  -1            Arch reg: 244    Phys reg:  -1
Arch reg: 245    Phys reg:  -1            Arch reg: 245    Phys reg:  -1
Arch reg: 246    Phys reg:  -1            Arch reg: 246    Phys reg:  -1
Arch reg: 247    Phys reg:  -1            Arch reg: 247    Phys reg:  -1
Arch reg: 248    Phys reg:  -1            Arch reg: 248    Phys reg:  -1
Arch reg: 249    Phys reg:  -1            Arch reg: 249    Phys reg:  -1
Arch reg: 250    Phys reg:  -1            Arch reg: 250    Phys reg:  -1
Arch reg: 251    Phys reg:  -1            Arch reg: 251    Phys reg:  -1
Arch reg: 252    Phys reg:  -1            Arch reg: 252    Phys reg:  -1
Arch reg: 253    Phys reg:  -1            Arch reg: 253    Phys reg:  -1
Arch reg: 254    Phys reg:  -1            Arch reg: 254    Phys reg:  -1
Arch reg: 255    Phys reg:  -1            Arch reg: 255    Phys reg:  -1

Physical Register File
Phys reg:   0	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:   1	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:   2	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:   3	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:   4	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:   5	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:   6	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:   7	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:   8	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:   9	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  10	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  11	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  12	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  13	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  14	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  15	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  16	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  17	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  18	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  19	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  20	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  21	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  22	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  23	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  24	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  25	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  26	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  27	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  28	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  29	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  30	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  31	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  32	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  33	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  34	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  35	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  36	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  37	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  38	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  39	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  40	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  41	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  42	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  43	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  44	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  45	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  46	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  47	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  48	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  49	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  50	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  51	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  52	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  53	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  54	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  55	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  56	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  57	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  58	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  59	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  60	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  61	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  62	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  63	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  64	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  65	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  66	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  67	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  68	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  69	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  70	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  71	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  72	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  73	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  74	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  75	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  76	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  77	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  78	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  79	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  80	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  81	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  82	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  83	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  84	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  85	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  86	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  87	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  88	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  89	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  90	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  91	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  92	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  93	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  94	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  95	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  96	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  97	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  98	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  99	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 100	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 101	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 102	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 103	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 104	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 105	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 106	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 107	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 108	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 109	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 110	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 111	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 112	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 113	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 114	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 115	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 116	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 117	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 118	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 119	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 120	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 121	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 122	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 123	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 124	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 125	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 126	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 127	 Arch reg:   0	 Producer: 0	 Valid: false	 Busy: false

[cpu0_LQ] entry:   0 empty
[cpu0_LQ] entry:   1 empty
[cpu0_LQ] entry:   2 empty
[cpu0_LQ] entry:   3 empty
[cpu0_LQ] entry:   4 empty
[cpu0_LQ] entry:   5 empty
[cpu0_LQ] entry:   6 empty
[cpu0_LQ] entry:   7 empty
[cpu0_LQ] entry:   8 empty
[cpu0_LQ] entry:   9 empty
[cpu0_LQ] entry:  10 empty
[cpu0_LQ] entry:  11 empty
[cpu0_LQ] entry:  12 empty
[cpu0_LQ] entry:  13 empty
[cpu0_LQ] entry:  14 empty
[cpu0_LQ] entry:  15 empty
[cpu0_LQ] entry:  16 empty
[cpu0_LQ] entry:  17 empty
[cpu0_LQ] entry:  18 empty
[cpu0_LQ] entry:  19 empty
[cpu0_LQ] entry:  20 empty
[cpu0_LQ] entry:  21 empty
[cpu0_LQ] entry:  22 empty
[cpu0_LQ] entry:  23 empty
[cpu0_LQ] entry:  24 empty
[cpu0_LQ] entry:  25 empty
[cpu0_LQ] entry:  26 empty
[cpu0_LQ] entry:  27 empty
[cpu0_LQ] entry:  28 empty
[cpu0_LQ] entry:  29 empty
[cpu0_LQ] entry:  30 empty
[cpu0_LQ] entry:  31 empty
[cpu0_LQ] entry:  32 empty
[cpu0_LQ] entry:  33 empty
[cpu0_LQ] entry:  34 empty
[cpu0_LQ] entry:  35 empty
[cpu0_LQ] entry:  36 empty
[cpu0_LQ] entry:  37 empty
[cpu0_LQ] entry:  38 empty
[cpu0_LQ] entry:  39 empty
[cpu0_LQ] entry:  40 empty
[cpu0_LQ] entry:  41 empty
[cpu0_LQ] entry:  42 empty
[cpu0_LQ] entry:  43 empty
[cpu0_LQ] entry:  44 empty
[cpu0_LQ] entry:  45 empty
[cpu0_LQ] entry:  46 empty
[cpu0_LQ] entry:  47 empty
[cpu0_LQ] entry:  48 empty
[cpu0_LQ] entry:  49 empty
[cpu0_LQ] entry:  50 empty
[cpu0_LQ] entry:  51 empty
[cpu0_LQ] entry:  52 empty
[cpu0_LQ] entry:  53 empty
[cpu0_LQ] entry:  54 empty
[cpu0_LQ] entry:  55 empty
[cpu0_LQ] entry:  56 empty
[cpu0_LQ] entry:  57 empty
[cpu0_LQ] entry:  58 empty
[cpu0_LQ] entry:  59 empty
[cpu0_LQ] entry:  60 empty
[cpu0_LQ] entry:  61 empty
[cpu0_LQ] entry:  62 empty
[cpu0_LQ] entry:  63 empty
[cpu0_LQ] entry:  64 empty
[cpu0_LQ] entry:  65 empty
[cpu0_LQ] entry:  66 empty
[cpu0_LQ] entry:  67 empty
[cpu0_LQ] entry:  68 empty
[cpu0_LQ] entry:  69 empty
[cpu0_LQ] entry:  70 empty
[cpu0_LQ] entry:  71 empty
[cpu0_LQ] entry:  72 empty
[cpu0_LQ] entry:  73 empty
[cpu0_LQ] entry:  74 empty
[cpu0_LQ] entry:  75 empty
[cpu0_LQ] entry:  76 empty
[cpu0_LQ] entry:  77 empty
[cpu0_LQ] entry:  78 empty
[cpu0_LQ] entry:  79 empty
[cpu0_LQ] entry:  80 empty
[cpu0_LQ] entry:  81 empty
[cpu0_LQ] entry:  82 empty
[cpu0_LQ] entry:  83 empty
[cpu0_LQ] entry:  84 empty
[cpu0_LQ] entry:  85 empty
[cpu0_LQ] entry:  86 empty
[cpu0_LQ] entry:  87 empty
[cpu0_LQ] entry:  88 empty
[cpu0_LQ] entry:  89 empty
[cpu0_LQ] entry:  90 empty
[cpu0_LQ] entry:  91 empty
[cpu0_LQ] entry:  92 empty
[cpu0_LQ] entry:  93 empty
[cpu0_LQ] entry:  94 empty
[cpu0_LQ] entry:  95 empty
[cpu0_LQ] entry:  96 empty
[cpu0_LQ] entry:  97 empty
[cpu0_LQ] entry:  98 empty
[cpu0_LQ] entry:  99 empty
[cpu0_LQ] entry: 100 empty
[cpu0_LQ] entry: 101 empty
[cpu0_LQ] entry: 102 empty
[cpu0_LQ] entry: 103 empty
[cpu0_LQ] entry: 104 empty
[cpu0_LQ] entry: 105 empty
[cpu0_LQ] entry: 106 empty
[cpu0_LQ] entry: 107 empty
[cpu0_LQ] entry: 108 empty
[cpu0_LQ] entry: 109 empty
[cpu0_LQ] entry: 110 empty
[cpu0_LQ] entry: 111 empty
[cpu0_LQ] entry: 112 empty
[cpu0_LQ] entry: 113 empty
[cpu0_LQ] entry: 114 empty
[cpu0_LQ] entry: 115 empty
[cpu0_LQ] entry: 116 empty
[cpu0_LQ] entry: 117 empty
[cpu0_LQ] entry: 118 empty
[cpu0_LQ] entry: 119 empty
[cpu0_LQ] entry: 120 empty
[cpu0_LQ] entry: 121 empty
[cpu0_LQ] entry: 122 empty
[cpu0_LQ] entry: 123 empty
[cpu0_LQ] entry: 124 empty
[cpu0_LQ] entry: 125 empty
[cpu0_LQ] entry: 126 empty
[cpu0_LQ] entry: 127 empty

[cpu0_SQ] entry:   0 instr_id: 612 address: 0xd3dc6a20 fetch_issued: true event_cycle: 2526 LQ waiting: []
[cpu0_SQ] entry:   1 instr_id: 614 address: 0xd3dc6a18 fetch_issued: true event_cycle: 2528 LQ waiting: []
[cpu0_SQ] entry:   2 instr_id: 616 address: 0xd3dc6a10 fetch_issued: true event_cycle: 2528 LQ waiting: []
[cpu0_SQ] entry:   3 instr_id: 618 address: 0xd3dc6a08 fetch_issued: true event_cycle: 2529 LQ waiting: []
[cpu0_SQ] entry:   4 instr_id: 621 address: 0xd3dc6e38 fetch_issued: true event_cycle: 2530 LQ waiting: []
[cpu0_SQ] entry:   5 instr_id: 627 address: 0xd3dc6a60 fetch_issued: true event_cycle: 2531 LQ waiting: []
[cpu0_SQ] entry:   6 instr_id: 628 address: 0xb6bd55b8 fetch_issued: true event_cycle: 2531 LQ waiting: []
[cpu0_SQ] entry:   7 instr_id: 638 address: 0xd3dc7ddc fetch_issued: true event_cycle: 2536 LQ waiting: []
[cpu0_SQ] entry:   8 instr_id: 644 address: 0xd3dc7de0 fetch_issued: true event_cycle: 2537 LQ waiting: []
[cpu0_SQ] entry:   9 instr_id: 648 address: 0xd3dc7de8 fetch_issued: true event_cycle: 2538 LQ waiting: []
[cpu0_SQ] entry:  10 instr_id: 649 address: 0xd3dc7de4 fetch_issued: true event_cycle: 2539 LQ waiting: []
[cpu0_SQ] entry:  11 instr_id: 652 address: 0xd3dc7df0 fetch_issued: true event_cycle: 2539 LQ waiting: []
[cpu0_SQ] entry:  12 instr_id: 654 address: 0xd3dc7df8 fetch_issued: true event_cycle: 2540 LQ waiting: []
[cpu0_SQ] entry:  13 instr_id: 659 address: 0xd3dc7ad8 fetch_issued: true event_cycle: 2541 LQ waiting: []
[cpu0_SQ] entry:  14 instr_id: 660 address: 0xd3dc6a40 fetch_issued: true event_cycle: 2541 LQ waiting: []
[cpu0_SQ] entry:  15 instr_id: 661 address: 0xd3dc7e40 fetch_issued: true event_cycle: 2542 LQ waiting: []
[cpu0_SQ] entry:  16 instr_id: 662 address: 0xb6bd55b8 fetch_issued: true event_cycle: 2542 LQ waiting: []
[cpu0_SQ] entry:  17 instr_id: 664 address: 0xb6bd55b0 fetch_issued: true event_cycle: 2543 LQ waiting: []
[cpu0_SQ] entry:  18 instr_id: 666 address: 0xb6bd55a8 fetch_issued: true event_cycle: 2543 LQ waiting: []
[cpu0_SQ] entry:  19 instr_id: 670 address: 0xd3dc6a40 fetch_issued: true event_cycle: 2544 LQ waiting: []
[cpu0_SQ] entry:  20 instr_id: 671 address: 0xb6bd5578 fetch_issued: true event_cycle: 2544 LQ waiting: []
[cpu0_SQ] entry:  21 instr_id: 672 address: 0xb6bd5570 fetch_issued: true event_cycle: 2545 LQ waiting: []
[cpu0_SQ] entry:  22 instr_id: 676 address: 0xb6bd5568 fetch_issued: true event_cycle: 2545 LQ waiting: []
[cpu0_SQ] entry:  23 instr_id: 677 address: 0xb6bd5560 fetch_issued: true event_cycle: 2546 LQ waiting: []
[cpu0_SQ] entry:  24 instr_id: 678 address: 0xb6bd5558 fetch_issued: true event_cycle: 2546 LQ waiting: []
[cpu0_SQ] entry:  25 instr_id: 681 address: 0xd3dc6a78 fetch_issued: true event_cycle: 2547 LQ waiting: []
[cpu0_SQ] entry:  26 instr_id: 682 address: 0xd3dc6a80 fetch_issued: true event_cycle: 2547 LQ waiting: []
[cpu0_SQ] entry:  27 instr_id: 686 address: 0xd3dc82d0 fetch_issued: true event_cycle: 2548 LQ waiting: []

Last Value Predictor Stats:
  Total predictions: 48
  Correct: 2
  Incorrect: 116
  Squashes: 8
  Accuracy: 4.17%
cpu0_STLB_MSHR empty

cpu0_STLB_tags empty

cpu0_STLB_translation empty

cpu0_STLB_RQ empty

cpu0_STLB_WQ empty

cpu0_STLB_PQ empty

cpu0_STLB_RQ empty

cpu0_STLB_WQ empty

cpu0_STLB_PQ empty

cpu0_STLB_RQ empty

cpu0_STLB_WQ empty

cpu0_STLB_PQ empty

cpu0_L2C_MSHR empty

cpu0_L2C_tags empty

cpu0_L2C_translation empty

cpu0_L2C_RQ empty

cpu0_L2C_WQ empty

cpu0_L2C_PQ empty

cpu0_L2C_RQ empty

cpu0_L2C_WQ empty

cpu0_L2C_PQ empty

cpu0_L1I_MSHR empty

cpu0_L1I_tags empty

cpu0_L1I_translation empty

cpu0_L1I_RQ empty

cpu0_L1I_WQ empty

cpu0_L1I_PQ empty

cpu0_L1D_MSHR empty

cpu0_L1D_tags empty

cpu0_L1D_translation empty

cpu0_L1D_RQ empty

cpu0_L1D_WQ empty

cpu0_L1D_PQ empty

cpu0_L1D_RQ empty

cpu0_L1D_WQ empty

cpu0_L1D_PQ empty

cpu0_ITLB_MSHR empty

cpu0_ITLB_tags empty

cpu0_ITLB_translation empty

cpu0_ITLB_RQ empty

cpu0_ITLB_WQ empty

cpu0_ITLB_PQ empty

cpu0_DTLB_MSHR empty

cpu0_DTLB_tags empty

cpu0_DTLB_translation empty

cpu0_DTLB_RQ empty

cpu0_DTLB_WQ empty

cpu0_DTLB_PQ empty

LLC_MSHR empty

LLC_tags empty

LLC_translation empty

LLC_RQ empty

LLC_WQ empty

LLC_PQ empty

cpu0_PTW_MSHR empty

DRAM Channel 0
[RQ] entry:   0 empty
[RQ] entry:   1 empty
[RQ] entry:   2 empty
[RQ] entry:   3 empty
[RQ] entry:   4 empty
[RQ] entry:   5 empty
[RQ] entry:   6 empty
[RQ] entry:   7 empty
[RQ] entry:   8 empty
[RQ] entry:   9 empty
[RQ] entry:  10 empty
[RQ] entry:  11 empty
[RQ] entry:  12 empty
[RQ] entry:  13 empty
[RQ] entry:  14 empty
[RQ] entry:  15 empty
[RQ] entry:  16 empty
[RQ] entry:  17 empty
[RQ] entry:  18 empty
[RQ] entry:  19 empty
[RQ] entry:  20 empty
[RQ] entry:  21 empty
[RQ] entry:  22 empty
[RQ] entry:  23 empty
[RQ] entry:  24 empty
[RQ] entry:  25 empty
[RQ] entry:  26 empty
[RQ] entry:  27 empty
[RQ] entry:  28 empty
[RQ] entry:  29 empty
[RQ] entry:  30 empty
[RQ] entry:  31 empty
[RQ] entry:  32 empty
[RQ] entry:  33 empty
[RQ] entry:  34 empty
[RQ] entry:  35 empty
[RQ] entry:  36 empty
[RQ] entry:  37 empty
[RQ] entry:  38 empty
[RQ] entry:  39 empty
[RQ] entry:  40 empty
[RQ] entry:  41 empty
[RQ] entry:  42 empty
[RQ] entry:  43 empty
[RQ] entry:  44 empty
[RQ] entry:  45 empty
[RQ] entry:  46 empty
[RQ] entry:  47 empty
[RQ] entry:  48 