{"filename": "vc-intrinsics-0.23.1-2-aarch64.pkg.tar.xz", "name": "vc-intrinsics", "base": "vc-intrinsics", "version": "0.23.1-2", "desc": "Set of new intrinsics on top of core LLVM IR instructions that represent SIMD semantics of a program targeting GPU", "csize": "137036", "isize": "862481", "md5sum": "17742902d6f23ebc33293d099f6e3f5d", "sha256sum": "da2789821f4019d36c0e8964a520c7732dd8ee69b2fedc2aaf67d4950f4a7b21", "pgpsig": "iQIzBAABCAAdFiEEaLNTfzmjE7PldNBndxk/FSvb5qYFAmj3b+YACgkQdxk/FSvb5qYnuA/+PcGyRXHqTAgo8ZMRh8DQ9CZQAFJYQ5v1k01s2Ipqf3Wa9c7riFJTv9g75MRTU1u1VGS0fhvEcaOjU99J3jGW0rOybXZCvSGKqKUogmqjl6OUgVCrBoItLCcSO35FvVf3D3usN9C5I6jwQK6xwUIOV6fhyWZKhWAox0FNTTl4dg2nJ66XlbuOQSGshPkm3qawyi2hSBDphBipjDh4XLkCk87oDFQyrgJtdMPMahSvkfZurGHfChAm+uUfUN9+JLyCy4cawNs7NixL4p0RROTJz7l++/su+9GO+DriA8lgUiSuh6asGAoRSNeAIeVPPZdhaoPyCplEnrZlf9NbwMsERUfFo2iy4gHGvlClz5EPDBf9aV4LPNEHru0l/sDKujSBaag5Jq4cmkJBE/osuFNJ2YHYvKDEX3WOfc6nZ6JvtJ0jpu7l8uVvWxPYecJJHZSPmuuW+9Kr0KZAftF1T6soo3wCYKtzvc0oVJTTt1HIJfzhKTwG2jOw/FL/3oeKvLkzWMxJGv652iqh9ZLOwLIFlX+tZ6tDL+zniL/Q8mUKpFKj/MK1RE0EMDNPT/u2DcdAYRhjnoy9PJ/XU3qSOamLRNzPPWVxDD22g+zBX+Usv3TpT+aohp//S4uEnit5Wdxws9yNDAdSOGFRGltgnoOAIow8dW6EseB+AnW+3il3DFw=", "url": "https://github.com/intel/vc-intrinsics", "license": "MIT", "arch": "aarch64", "builddate": "1761046468", "packager": "Arch Linux ARM Build System <builder+rock@archlinuxarm.org>"}