{
  "project": {
    "name": "ECG-FPGA-Classifier",
    "version": "1.0.0-baseline",
    "description": "ECG心电信号分类器 - MIT-BIH数据训练 + FPGA硬件部署",
    "created": "2025-07-18",
    "baseline_commit": "71bc0ac0024592cfed38af956c3c4469affaba1f",
    "baseline_branch": "baseline-stable"
  },
  "core_files": {
    "main_program": "main.py",
    "fpga_classifier": "FPGA/hls_source/classifier.cpp",
    "neural_weights": "FPGA/hls_source/weights.h",
    "project_report": "PROJECT_REPORT.md",
    "safety_status": "PROJECT_SAFETY_STATUS.md",
    "development_guide": "DEVELOPMENT_WORKFLOW.md"
  },
  "data": {
    "source": "MIT-BIH Arrhythmia Database",
    "records_count": 48,
    "data_directory": "data/",
    "key_records": ["100", "101", "102", "103", "104", "105"]
  },
  "model": {
    "accuracy": "99.08%",
    "features": "46-dimensional (36 wavelet + 10 time-domain)",
    "classes": 6,
    "architecture": "46→256→128→64→6",
    "framework": "TensorFlow/Keras"
  },
  "fpga": {
    "target": "Xilinx Zynq-7020",
    "tools": "Vivado 2024.1.2 + Vitis HLS",
    "interface": "AXI3 compatible",
    "implementation": "Fixed-point manual design"
  },
  "development": {
    "main_branch": "fpga",
    "stable_branch": "baseline-stable", 
    "backup_branches": ["main", "version_1"],
    "safety_check": "project_safety_check.py"
  },
  "backup_strategy": {
    "local_git": true,
    "safety_reports": true,
    "multiple_branches": true,
    "tag_versions": true
  }
}
