

================================================================
== Vitis HLS Report for 'spmv_ellpack_Pipeline_ellpack_2'
================================================================
* Date:           Sun May 18 05:47:34 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.330 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4107|     4107|  20.535 us|  20.535 us|  4107|  4107|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ellpack_2  |     4105|     4105|        14|          4|          1|  1024|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       71|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    11|      769|      807|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      116|    -|
|Register             |        -|     -|      566|       96|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    11|     1335|     1090|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |dadd_64ns_64ns_64_5_full_dsp_1_U1  |dadd_64ns_64ns_64_5_full_dsp_1  |        0|   3|  457|  698|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U2   |dmul_64ns_64ns_64_5_max_dsp_1   |        0|   8|  312|  109|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|  11|  769|  807|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_161_p2   |         +|   0|  0|  18|          11|           1|
    |add_ln16_fu_171_p2   |         +|   0|  0|  27|          20|          20|
    |icmp_ln15_fu_155_p2  |      icmp|   0|  0|  12|          11|          12|
    |ifzero_fu_182_p2     |      icmp|   0|  0|  12|          11|          12|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  71|          54|          47|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  26|          5|    1|          5|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1              |   9|          2|   11|         22|
    |ap_sig_allocacmp_sum_1_load       |   9|          2|   64|        128|
    |j_fu_56                           |   9|          2|   11|         22|
    |sum_1_fu_52                       |   9|          2|   64|        128|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 116|         25|  157|        317|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |Si_reg_286                        |  64|   0|   64|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |icmp_ln15_reg_238                 |   1|   0|    1|          0|
    |ifzero_reg_252                    |   1|   0|    1|          0|
    |j_fu_56                           |  11|   0|   11|          0|
    |nzval_load_reg_266                |  64|   0|   64|          0|
    |out_r_addr_reg_233                |  10|   0|   10|          0|
    |sum_1_fu_52                       |  64|   0|   64|          0|
    |sum_2_reg_296                     |  64|   0|   64|          0|
    |vec_load_reg_271                  |  64|   0|   64|          0|
    |zext_ln16_reg_242                 |  20|   0|   64|         44|
    |icmp_ln15_reg_238                 |  64|  32|    1|          0|
    |ifzero_reg_252                    |  64|  32|    1|          0|
    |out_r_addr_reg_233                |  64|  32|   10|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 566|  96|  430|         44|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+----------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  spmv_ellpack_Pipeline_ellpack_2|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  spmv_ellpack_Pipeline_ellpack_2|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  spmv_ellpack_Pipeline_ellpack_2|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  spmv_ellpack_Pipeline_ellpack_2|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  spmv_ellpack_Pipeline_ellpack_2|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  spmv_ellpack_Pipeline_ellpack_2|  return value|
|sum             |   in|   64|     ap_none|                              sum|        scalar|
|out_r_address0  |  out|   10|   ap_memory|                            out_r|         array|
|out_r_ce0       |  out|    1|   ap_memory|                            out_r|         array|
|out_r_we0       |  out|    1|   ap_memory|                            out_r|         array|
|out_r_d0        |  out|   64|   ap_memory|                            out_r|         array|
|zext_ln13       |   in|   10|     ap_none|                        zext_ln13|        scalar|
|tmp_1           |   in|   20|     ap_none|                            tmp_1|        scalar|
|nzval_address0  |  out|   20|   ap_memory|                            nzval|         array|
|nzval_ce0       |  out|    1|   ap_memory|                            nzval|         array|
|nzval_q0        |   in|   64|   ap_memory|                            nzval|         array|
|cols_address0   |  out|   20|   ap_memory|                             cols|         array|
|cols_ce0        |  out|    1|   ap_memory|                             cols|         array|
|cols_q0         |   in|   32|   ap_memory|                             cols|         array|
|vec_address0    |  out|   10|   ap_memory|                              vec|         array|
|vec_ce0         |  out|    1|   ap_memory|                              vec|         array|
|vec_q0          |   in|   64|   ap_memory|                              vec|         array|
+----------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 4, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.05>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sum_1 = alloca i32 1"   --->   Operation 17 'alloca' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 18 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_1_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %tmp_1"   --->   Operation 19 'read' 'tmp_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln13_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %zext_ln13"   --->   Operation 20 'read' 'zext_ln13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sum_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %sum"   --->   Operation 21 'read' 'sum_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln13_cast = zext i10 %zext_ln13_read"   --->   Operation 22 'zext' 'zext_ln13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vec, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %nzval, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln0 = store i11 0, i11 %j"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %sum_read, i64 %sum_1"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%j_1 = load i11 %j" [spmv_ellpack.c:15]   --->   Operation 30 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%out_r_addr = getelementptr i64 %out_r, i64 0, i64 %zext_ln13_cast" [spmv_ellpack.c:14]   --->   Operation 31 'getelementptr' 'out_r_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 32 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.61ns)   --->   "%icmp_ln15 = icmp_eq  i11 %j_1, i11 1024" [spmv_ellpack.c:15]   --->   Operation 33 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.73ns)   --->   "%add_ln15 = add i11 %j_1, i11 1" [spmv_ellpack.c:15]   --->   Operation 35 'add' 'add_ln15' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %for.inc.split, void %for.inc16.exitStub" [spmv_ellpack.c:15]   --->   Operation 36 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%j_cast = zext i11 %j_1" [spmv_ellpack.c:15]   --->   Operation 37 'zext' 'j_cast' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.80ns)   --->   "%add_ln16 = add i20 %j_cast, i20 %tmp_1_read" [spmv_ellpack.c:16]   --->   Operation 38 'add' 'add_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i20 %add_ln16" [spmv_ellpack.c:16]   --->   Operation 39 'zext' 'zext_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%cols_addr = getelementptr i32 %cols, i64 0, i64 %zext_ln16" [spmv_ellpack.c:16]   --->   Operation 40 'getelementptr' 'cols_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (1.24ns)   --->   "%cols_load = load i20 %cols_addr" [spmv_ellpack.c:16]   --->   Operation 41 'load' 'cols_load' <Predicate = (!icmp_ln15)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1048576> <RAM>
ST_1 : Operation 42 [1/1] (0.61ns)   --->   "%ifzero = icmp_eq  i11 %add_ln15, i11 1024" [spmv_ellpack.c:15]   --->   Operation 42 'icmp' 'ifzero' <Predicate = (!icmp_ln15)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %ifzero, void %ifFalse, void %ifTrue" [spmv_ellpack.c:15]   --->   Operation 43 'br' 'br_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln15 = store i11 %add_ln15, i11 %j" [spmv_ellpack.c:15]   --->   Operation 44 'store' 'store_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.98>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%nzval_addr = getelementptr i64 %nzval, i64 0, i64 %zext_ln16" [spmv_ellpack.c:16]   --->   Operation 45 'getelementptr' 'nzval_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (2.98ns)   --->   "%nzval_load = load i20 %nzval_addr" [spmv_ellpack.c:16]   --->   Operation 46 'load' 'nzval_load' <Predicate = (!icmp_ln15)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1048576> <RAM>
ST_2 : Operation 47 [1/2] (1.24ns)   --->   "%cols_load = load i20 %cols_addr" [spmv_ellpack.c:16]   --->   Operation 47 'load' 'cols_load' <Predicate = (!icmp_ln15)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1048576> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i32 %cols_load" [spmv_ellpack.c:16]   --->   Operation 48 'zext' 'zext_ln16_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%vec_addr = getelementptr i64 %vec, i64 0, i64 %zext_ln16_1" [spmv_ellpack.c:16]   --->   Operation 49 'getelementptr' 'vec_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (1.20ns)   --->   "%vec_load = load i10 %vec_addr" [spmv_ellpack.c:16]   --->   Operation 50 'load' 'vec_load' <Predicate = (!icmp_ln15)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 2.98>
ST_3 : Operation 51 [1/2] (2.98ns)   --->   "%nzval_load = load i20 %nzval_addr" [spmv_ellpack.c:16]   --->   Operation 51 'load' 'nzval_load' <Predicate = (!icmp_ln15)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1048576> <RAM>
ST_3 : Operation 52 [1/2] (1.20ns)   --->   "%vec_load = load i10 %vec_addr" [spmv_ellpack.c:16]   --->   Operation 52 'load' 'vec_load' <Predicate = (!icmp_ln15)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 3.33>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast i64 %nzval_load" [spmv_ellpack.c:16]   --->   Operation 53 'bitcast' 'bitcast_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%bitcast_ln16_1 = bitcast i64 %vec_load" [spmv_ellpack.c:16]   --->   Operation 54 'bitcast' 'bitcast_ln16_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 55 [5/5] (3.33ns)   --->   "%Si = dmul i64 %bitcast_ln16, i64 %bitcast_ln16_1" [spmv_ellpack.c:16]   --->   Operation 55 'dmul' 'Si' <Predicate = (!icmp_ln15)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.33>
ST_5 : Operation 56 [4/5] (3.33ns)   --->   "%Si = dmul i64 %bitcast_ln16, i64 %bitcast_ln16_1" [spmv_ellpack.c:16]   --->   Operation 56 'dmul' 'Si' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.33>
ST_6 : Operation 57 [3/5] (3.33ns)   --->   "%Si = dmul i64 %bitcast_ln16, i64 %bitcast_ln16_1" [spmv_ellpack.c:16]   --->   Operation 57 'dmul' 'Si' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.33>
ST_7 : Operation 58 [2/5] (3.33ns)   --->   "%Si = dmul i64 %bitcast_ln16, i64 %bitcast_ln16_1" [spmv_ellpack.c:16]   --->   Operation 58 'dmul' 'Si' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.33>
ST_8 : Operation 59 [1/5] (3.33ns)   --->   "%Si = dmul i64 %bitcast_ln16, i64 %bitcast_ln16_1" [spmv_ellpack.c:16]   --->   Operation 59 'dmul' 'Si' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.89>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%sum_1_load = load i64 %sum_1" [spmv_ellpack.c:17]   --->   Operation 60 'load' 'sum_1_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [5/5] (2.89ns)   --->   "%sum_2 = dadd i64 %sum_1_load, i64 %Si" [spmv_ellpack.c:17]   --->   Operation 61 'dadd' 'sum_2' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.89>
ST_10 : Operation 62 [4/5] (2.89ns)   --->   "%sum_2 = dadd i64 %sum_1_load, i64 %Si" [spmv_ellpack.c:17]   --->   Operation 62 'dadd' 'sum_2' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 72 'ret' 'ret_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.89>
ST_11 : Operation 63 [3/5] (2.89ns)   --->   "%sum_2 = dadd i64 %sum_1_load, i64 %Si" [spmv_ellpack.c:17]   --->   Operation 63 'dadd' 'sum_2' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.89>
ST_12 : Operation 64 [2/5] (2.89ns)   --->   "%sum_2 = dadd i64 %sum_1_load, i64 %Si" [spmv_ellpack.c:17]   --->   Operation 64 'dadd' 'sum_2' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.28>
ST_13 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [spmv_ellpack.c:10]   --->   Operation 65 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 66 [1/5] (2.89ns)   --->   "%sum_2 = dadd i64 %sum_1_load, i64 %Si" [spmv_ellpack.c:17]   --->   Operation 66 'dadd' 'sum_2' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 67 [1/1] (0.38ns)   --->   "%store_ln17 = store i64 %sum_2, i64 %sum_1" [spmv_ellpack.c:17]   --->   Operation 67 'store' 'store_ln17' <Predicate = true> <Delay = 0.38>
ST_13 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 68 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 1.20>
ST_14 : Operation 69 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast i64 %sum_2" [spmv_ellpack.c:19]   --->   Operation 69 'bitcast' 'bitcast_ln19' <Predicate = (ifzero)> <Delay = 0.00>
ST_14 : Operation 70 [1/1] (1.20ns)   --->   "%store_ln19 = store i64 %bitcast_ln19, i10 %out_r_addr" [spmv_ellpack.c:19]   --->   Operation 70 'store' 'store_ln19' <Predicate = (ifzero)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_14 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 71 'br' 'br_ln0' <Predicate = (ifzero)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sum]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ zext_ln13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nzval]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ vec]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum_1             (alloca           ) [ 011111111111110]
j                 (alloca           ) [ 010000000000000]
tmp_1_read        (read             ) [ 000000000000000]
zext_ln13_read    (read             ) [ 000000000000000]
sum_read          (read             ) [ 000000000000000]
zext_ln13_cast    (zext             ) [ 000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000]
store_ln0         (store            ) [ 000000000000000]
store_ln0         (store            ) [ 000000000000000]
br_ln0            (br               ) [ 000000000000000]
j_1               (load             ) [ 000000000000000]
out_r_addr        (getelementptr    ) [ 011111111111111]
specpipeline_ln0  (specpipeline     ) [ 000000000000000]
icmp_ln15         (icmp             ) [ 011111111110000]
empty             (speclooptripcount) [ 000000000000000]
add_ln15          (add              ) [ 000000000000000]
br_ln15           (br               ) [ 000000000000000]
j_cast            (zext             ) [ 000000000000000]
add_ln16          (add              ) [ 000000000000000]
zext_ln16         (zext             ) [ 001000000000000]
cols_addr         (getelementptr    ) [ 001000000000000]
ifzero            (icmp             ) [ 011111111111111]
br_ln15           (br               ) [ 000000000000000]
store_ln15        (store            ) [ 000000000000000]
nzval_addr        (getelementptr    ) [ 000100000000000]
cols_load         (load             ) [ 000000000000000]
zext_ln16_1       (zext             ) [ 000000000000000]
vec_addr          (getelementptr    ) [ 000100000000000]
nzval_load        (load             ) [ 000010000000000]
vec_load          (load             ) [ 000010000000000]
bitcast_ln16      (bitcast          ) [ 011111111000000]
bitcast_ln16_1    (bitcast          ) [ 011111111000000]
Si                (dmul             ) [ 011110000111110]
sum_1_load        (load             ) [ 011110000011110]
specloopname_ln10 (specloopname     ) [ 000000000000000]
sum_2             (dadd             ) [ 001000000000001]
store_ln17        (store            ) [ 000000000000000]
br_ln0            (br               ) [ 000000000000000]
bitcast_ln19      (bitcast          ) [ 000000000000000]
store_ln19        (store            ) [ 000000000000000]
br_ln0            (br               ) [ 000000000000000]
ret_ln0           (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sum">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln13">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln13"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tmp_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="nzval">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nzval"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cols">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="vec">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i20"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="sum_1_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_1/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="j_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="tmp_1_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="20" slack="0"/>
<pin id="62" dir="0" index="1" bw="20" slack="0"/>
<pin id="63" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="zext_ln13_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="10" slack="0"/>
<pin id="68" dir="0" index="1" bw="10" slack="0"/>
<pin id="69" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln13_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="sum_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="out_r_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="10" slack="0"/>
<pin id="82" dir="1" index="3" bw="10" slack="13"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_r_addr/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="cols_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="20" slack="0"/>
<pin id="89" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cols_addr/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="20" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cols_load/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="nzval_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="20" slack="1"/>
<pin id="102" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="nzval_addr/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="20" slack="0"/>
<pin id="107" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nzval_load/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="vec_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="64" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="32" slack="0"/>
<pin id="115" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vec_addr/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="10" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vec_load/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln19_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="10" slack="13"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/14 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="64" slack="0"/>
<pin id="131" dir="0" index="1" bw="64" slack="1"/>
<pin id="132" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="sum_2/9 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="64" slack="0"/>
<pin id="135" dir="0" index="1" bw="64" slack="0"/>
<pin id="136" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="Si/4 "/>
</bind>
</comp>

<comp id="137" class="1004" name="zext_ln13_cast_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="10" slack="0"/>
<pin id="139" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_cast/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln0_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="11" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln0_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="0"/>
<pin id="149" dir="0" index="1" bw="64" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="j_1_load_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="11" slack="0"/>
<pin id="154" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="icmp_ln15_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="11" slack="0"/>
<pin id="157" dir="0" index="1" bw="11" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="add_ln15_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="11" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="j_cast_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="11" slack="0"/>
<pin id="169" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="add_ln16_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="11" slack="0"/>
<pin id="173" dir="0" index="1" bw="20" slack="0"/>
<pin id="174" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln16_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="20" slack="0"/>
<pin id="179" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="ifzero_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="11" slack="0"/>
<pin id="184" dir="0" index="1" bw="11" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ifzero/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln15_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="11" slack="0"/>
<pin id="190" dir="0" index="1" bw="11" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="zext_ln16_1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_1/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="bitcast_ln16_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="1"/>
<pin id="200" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln16/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="bitcast_ln16_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="1"/>
<pin id="204" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln16_1/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="sum_1_load_load_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="8"/>
<pin id="208" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_1_load/9 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln17_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="0" index="1" bw="64" slack="12"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/13 "/>
</bind>
</comp>

<comp id="215" class="1004" name="bitcast_ln19_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="64" slack="1"/>
<pin id="217" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19/14 "/>
</bind>
</comp>

<comp id="219" class="1005" name="sum_1_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="0"/>
<pin id="221" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

<comp id="226" class="1005" name="j_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="11" slack="0"/>
<pin id="228" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="233" class="1005" name="out_r_addr_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="10" slack="13"/>
<pin id="235" dir="1" index="1" bw="10" slack="13"/>
</pin_list>
<bind>
<opset="out_r_addr "/>
</bind>
</comp>

<comp id="238" class="1005" name="icmp_ln15_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln15 "/>
</bind>
</comp>

<comp id="242" class="1005" name="zext_ln16_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="1"/>
<pin id="244" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln16 "/>
</bind>
</comp>

<comp id="247" class="1005" name="cols_addr_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="20" slack="1"/>
<pin id="249" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="cols_addr "/>
</bind>
</comp>

<comp id="252" class="1005" name="ifzero_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="13"/>
<pin id="254" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ifzero "/>
</bind>
</comp>

<comp id="256" class="1005" name="nzval_addr_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="20" slack="1"/>
<pin id="258" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="nzval_addr "/>
</bind>
</comp>

<comp id="261" class="1005" name="vec_addr_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="10" slack="1"/>
<pin id="263" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="vec_addr "/>
</bind>
</comp>

<comp id="266" class="1005" name="nzval_load_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="1"/>
<pin id="268" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="nzval_load "/>
</bind>
</comp>

<comp id="271" class="1005" name="vec_load_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="64" slack="1"/>
<pin id="273" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="vec_load "/>
</bind>
</comp>

<comp id="276" class="1005" name="bitcast_ln16_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="1"/>
<pin id="278" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln16 "/>
</bind>
</comp>

<comp id="281" class="1005" name="bitcast_ln16_1_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="1"/>
<pin id="283" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln16_1 "/>
</bind>
</comp>

<comp id="286" class="1005" name="Si_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="1"/>
<pin id="288" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="Si "/>
</bind>
</comp>

<comp id="291" class="1005" name="sum_1_load_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="1"/>
<pin id="293" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sum_1_load "/>
</bind>
</comp>

<comp id="296" class="1005" name="sum_2_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="1"/>
<pin id="298" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sum_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="14" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="34" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="34" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="34" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="12" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="34" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="140"><net_src comp="66" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="146"><net_src comp="32" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="72" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="159"><net_src comp="152" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="40" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="152" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="46" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="152" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="60" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="180"><net_src comp="171" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="186"><net_src comp="161" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="40" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="161" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="92" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="201"><net_src comp="198" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="205"><net_src comp="202" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="209"><net_src comp="206" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="214"><net_src comp="129" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="215" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="222"><net_src comp="52" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="224"><net_src comp="219" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="225"><net_src comp="219" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="229"><net_src comp="56" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="232"><net_src comp="226" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="236"><net_src comp="78" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="241"><net_src comp="155" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="177" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="250"><net_src comp="85" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="255"><net_src comp="182" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="98" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="264"><net_src comp="111" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="269"><net_src comp="105" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="274"><net_src comp="118" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="279"><net_src comp="198" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="284"><net_src comp="202" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="289"><net_src comp="133" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="294"><net_src comp="206" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="299"><net_src comp="129" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="215" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {14 }
	Port: nzval | {}
	Port: cols | {}
	Port: vec | {}
 - Input state : 
	Port: spmv_ellpack_Pipeline_ellpack_2 : sum | {1 }
	Port: spmv_ellpack_Pipeline_ellpack_2 : out_r | {}
	Port: spmv_ellpack_Pipeline_ellpack_2 : zext_ln13 | {1 }
	Port: spmv_ellpack_Pipeline_ellpack_2 : tmp_1 | {1 }
	Port: spmv_ellpack_Pipeline_ellpack_2 : nzval | {2 3 }
	Port: spmv_ellpack_Pipeline_ellpack_2 : cols | {1 2 }
	Port: spmv_ellpack_Pipeline_ellpack_2 : vec | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_1 : 1
		out_r_addr : 1
		icmp_ln15 : 2
		add_ln15 : 2
		br_ln15 : 3
		j_cast : 2
		add_ln16 : 3
		zext_ln16 : 4
		cols_addr : 5
		cols_load : 6
		ifzero : 3
		br_ln15 : 4
		store_ln15 : 3
	State 2
		nzval_load : 1
		zext_ln16_1 : 1
		vec_addr : 2
		vec_load : 3
	State 3
	State 4
		Si : 1
	State 5
	State 6
	State 7
	State 8
	State 9
		sum_2 : 1
	State 10
	State 11
	State 12
	State 13
		store_ln17 : 1
	State 14
		store_ln19 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   dadd   |         grp_fu_129        |    3    |   457   |   698   |
|----------|---------------------------|---------|---------|---------|
|   dmul   |         grp_fu_133        |    8    |   312   |   109   |
|----------|---------------------------|---------|---------|---------|
|    add   |      add_ln15_fu_161      |    0    |    0    |    18   |
|          |      add_ln16_fu_171      |    0    |    0    |    27   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |      icmp_ln15_fu_155     |    0    |    0    |    11   |
|          |       ifzero_fu_182       |    0    |    0    |    11   |
|----------|---------------------------|---------|---------|---------|
|          |   tmp_1_read_read_fu_60   |    0    |    0    |    0    |
|   read   | zext_ln13_read_read_fu_66 |    0    |    0    |    0    |
|          |    sum_read_read_fu_72    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |   zext_ln13_cast_fu_137   |    0    |    0    |    0    |
|   zext   |       j_cast_fu_167       |    0    |    0    |    0    |
|          |      zext_ln16_fu_177     |    0    |    0    |    0    |
|          |     zext_ln16_1_fu_193    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    11   |   769   |   874   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      Si_reg_286      |   64   |
|bitcast_ln16_1_reg_281|   64   |
| bitcast_ln16_reg_276 |   64   |
|   cols_addr_reg_247  |   20   |
|   icmp_ln15_reg_238  |    1   |
|    ifzero_reg_252    |    1   |
|       j_reg_226      |   11   |
|  nzval_addr_reg_256  |   20   |
|  nzval_load_reg_266  |   64   |
|  out_r_addr_reg_233  |   10   |
|  sum_1_load_reg_291  |   64   |
|     sum_1_reg_219    |   64   |
|     sum_2_reg_296    |   64   |
|   vec_addr_reg_261   |   10   |
|   vec_load_reg_271   |   64   |
|   zext_ln16_reg_242  |   64   |
+----------------------+--------+
|         Total        |   649  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_92 |  p0  |   2  |  20  |   40   ||    9    |
| grp_access_fu_105 |  p0  |   2  |  20  |   40   ||    9    |
| grp_access_fu_118 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_129    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_133    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_133    |  p1  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   484  ||  2.322  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |   769  |   874  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   54   |
|  Register |    -   |    -   |   649  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    2   |  1418  |   928  |
+-----------+--------+--------+--------+--------+
