#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Fri Nov 24 15:43:13 2017
# Process ID: 7712
# Current directory: C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.runs/synth_1
# Command line: vivado.exe -log display_34.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source display_34.tcl
# Log file: C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.runs/synth_1/display_34.vds
# Journal file: C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source display_34.tcl -notrace
Command: synth_design -top display_34 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7872 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 333.789 ; gain = 94.195
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'display_34' [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/display_34.vhd:56]
	Parameter lw bound to: 10 - type: integer 
	Parameter dl bound to: 50 - type: integer 
	Parameter dh bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'segment_decoder_34' declared at 'C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/segment_decoder_34.vhd:34' bound to instance 'decodificador' of component 'segment_decoder_34' [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/display_34.vhd:76]
INFO: [Synth 8-638] synthesizing module 'segment_decoder_34' [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/segment_decoder_34.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'segment_decoder_34' (1#1) [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/segment_decoder_34.vhd:41]
WARNING: [Synth 8-614] signal 'posx' is read in the process but is not in the sensitivity list [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/display_34.vhd:81]
WARNING: [Synth 8-614] signal 'posy' is read in the process but is not in the sensitivity list [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/display_34.vhd:81]
WARNING: [Synth 8-614] signal 'segments' is read in the process but is not in the sensitivity list [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/display_34.vhd:81]
WARNING: [Synth 8-614] signal 'vcount' is read in the process but is not in the sensitivity list [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/display_34.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'display_34' (2#1) [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/display_34.vhd:56]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 375.246 ; gain = 135.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 375.246 ; gain = 135.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 375.246 ; gain = 135.652
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/display_34.vhd:383]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/display_34.vhd:379]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/display_34.vhd:365]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/display_34.vhd:361]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/display_34.vhd:348]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/display_34.vhd:344]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/display_34.vhd:326]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/display_34.vhd:322]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/display_34.vhd:434]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/display_34.vhd:433]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/display_34.vhd:434]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/display_34.vhd:433]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/display_34.vhd:434]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/display_34.vhd:433]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 406.656 ; gain = 167.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |display_34__GB0 |           1|     16907|
|2     |display_34__GB1 |           1|      9302|
|3     |display_34__GB2 |           1|     15038|
|4     |display_34__GB3 |           1|     10945|
|5     |display_34__GB4 |           1|     13323|
+------+----------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 11    
	   2 Input     32 Bit       Adders := 11    
	   2 Input     31 Bit       Adders := 15    
	   3 Input     13 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 61    
+---Muxes : 
	  38 Input     34 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     31 Bit        Muxes := 15    
	   2 Input     12 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 15    
	  18 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module display_34 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 11    
	   2 Input     32 Bit       Adders := 11    
	   2 Input     31 Bit       Adders := 15    
	   3 Input     13 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 61    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     31 Bit        Muxes := 15    
	   2 Input     12 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 15    
	  18 Input      1 Bit        Muxes := 1     
Module segment_decoder_34 
Detailed RTL Component Info : 
+---Muxes : 
	  38 Input     34 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/display_34.vhd:433]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 584.348 ; gain = 344.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |display_34__GB0 |           1|      8539|
|2     |display_34__GB1 |           1|      4976|
|3     |display_34__GB2 |           1|      7686|
|4     |display_34__GB3 |           1|      5295|
|5     |display_34__GB4 |           1|      7206|
+------+----------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 584.348 ; gain = 344.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |display_34__GB0 |           1|      8539|
|2     |display_34__GB1 |           1|      4976|
|3     |display_34__GB2 |           1|      7686|
|4     |display_34__GB3 |           1|      5295|
|5     |display_34__GB4 |           1|      7206|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 584.348 ; gain = 344.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 584.348 ; gain = 344.754
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 584.348 ; gain = 344.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 584.348 ; gain = 344.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 584.348 ; gain = 344.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 584.348 ; gain = 344.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 584.348 ; gain = 344.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |  3910|
|2     |LUT1   |   972|
|3     |LUT2   |  1118|
|4     |LUT3   |  6085|
|5     |LUT4   |   801|
|6     |LUT5   |  5827|
|7     |LUT6   |   443|
|8     |MUXF7  |     7|
|9     |IBUF   |    94|
|10    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       | 19258|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 584.348 ; gain = 344.754
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 584.348 ; gain = 344.754
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 584.348 ; gain = 344.754
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4011 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'display_34' is not ideal for floorplanning, since the cellview 'display_34' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 649.137 ; gain = 411.602
INFO: [Common 17-1381] The checkpoint 'C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.runs/synth_1/display_34.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file display_34_utilization_synth.rpt -pb display_34_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.179 . Memory (MB): peak = 649.137 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov 24 15:44:09 2017...
