# Development status

**Version**: Minimal AVR1 Core

**Supported by**: AT90S1200, ATtiny11, ATtiny12, ATtiny15, ATtiny28

**Instructions**:

* **Arithmetic**: [x]`ADD`, [x]`ADC`, [x]`SUB`, [x]`SUBI`, [x]`SBC`, [x]`SBCI`, [x]`AND`, [x]`ANDI`, [x]`OR`, [x]`ORI`, [x]`EOR`, `COM`, `NEG`, `SBR`, `CBR`, `INC`, `DEC`, `TST`, `CLR`, `SER`

* **Branches**: `RJMP`, `RCALL`, `RET`, `RETI`, `CPSE`, `CP`, `CPC`, `CPI`, `SBRC`, `SBRS`, `SBIC`, `SBIS`, `BRBS`, `BRBC`, `BREQ`, `BRNE`, `BRCS`, `BRCC`, `BRSH`, `BRLO`, `BRMI`, `BRPL`, `BRGE`, `BRLT`, `BRHS`, `BRHC`, `BRTS`, `BRTC`, `BRVS`, `BRVC`, `BRIE`, `BRID`,

* **Transfers**: `LD`, `ST`, `MOV`, `LDI`, `IN`, `OUT`, `LPM`

* **Bitwise**: `SBI`, `CBI`, `LSL`, `LSR`, `ROL`, `ROR`, `ASR`, `SWAP`, `BSET`, `BCLR`, `BST`, `BLD`, `SEC`, `CLC`, `SEN`, `CLN`, `SEZ`, `CLZ`, `SEI`, `CLI`, `SES`, `CLS`, `SEV`, `CLV`, `SET`, `CLT`, `SEH`, `CLH`, `NOP`, `SLEEP`, `WDR`