###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Mon Jan 18 14:52:21 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T2[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T2[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.163
  Slack Time                    0.363
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.004
     = Beginpoint Arrival Time            0.014
     +---------------------------------------------------------------------------------------+ 
     | Instance |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |          |                    |                  |       |       |  Time   |   Time   | 
     |----------+--------------------+------------------+-------+-------+---------+----------| 
     |          | in_BUS1_S3_T2[0] v |                  | 0.009 |       |   0.014 |   -0.349 | 
     | sb_1b/U4 |                    | AOI22D0BWP40     | 0.009 | 0.000 |   0.014 |   -0.349 | 
     | sb_1b/U4 | A2 v -> ZN ^       | AOI22D0BWP40     | 0.027 | 0.021 |   0.035 |   -0.328 | 
     | sb_1b/U6 |                    | AOI22D0BWP40     | 0.027 | 0.000 |   0.035 |   -0.328 | 
     | sb_1b/U6 | B1 ^ -> ZN v       | AOI22D0BWP40     | 0.038 | 0.036 |   0.070 |   -0.292 | 
     | sb_1b/U7 |                    | CKMUX2D1BWP40    | 0.038 | 0.000 |   0.070 |   -0.292 | 
     | sb_1b/U7 | I0 v -> Z v        | CKMUX2D1BWP40    | 0.088 | 0.091 |   0.161 |   -0.201 | 
     | sb_1b    | out_1_2[0] v       | sb_unq2          |       |       |   0.163 |   -0.200 | 
     |          |                    | pe_tile_new_unq1 | 0.088 | 0.001 |   0.163 |   -0.200 | 
     +---------------------------------------------------------------------------------------+ 
Path 2: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S2_T1[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S1_T1[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.170
  Slack Time                    0.370
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.017
     +----------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |           |                    |                  |       |       |  Time   |   Time   | 
     |-----------+--------------------+------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S1_T1[0] v |                  | 0.013 |       |   0.017 |   -0.353 | 
     | sb_1b/U45 |                    | AOI22D0BWP40     | 0.013 | 0.001 |   0.018 |   -0.352 | 
     | sb_1b/U45 | B1 v -> ZN ^       | AOI22D0BWP40     | 0.024 | 0.025 |   0.043 |   -0.328 | 
     | sb_1b/U38 |                    | AOI22D0BWP40     | 0.024 | 0.000 |   0.043 |   -0.328 | 
     | sb_1b/U38 | A2 ^ -> ZN v       | AOI22D0BWP40     | 0.040 | 0.033 |   0.076 |   -0.294 | 
     | sb_1b/U39 |                    | CKMUX2D1BWP40    | 0.040 | 0.000 |   0.076 |   -0.294 | 
     | sb_1b/U39 | I0 v -> Z v        | CKMUX2D1BWP40    | 0.091 | 0.093 |   0.169 |   -0.201 | 
     | sb_1b     | out_2_1[0] v       | sb_unq2          |       |       |   0.170 |   -0.200 | 
     |           |                    | pe_tile_new_unq1 | 0.091 | 0.001 |   0.170 |   -0.200 | 
     +----------------------------------------------------------------------------------------+ 
Path 3: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T1[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T1[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.172
  Slack Time                    0.372
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time            0.015
     +----------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |           |                    |                  |       |       |  Time   |   Time   | 
     |-----------+--------------------+------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S3_T1[0] v |                  | 0.010 |       |   0.015 |   -0.357 | 
     | sb_1b/U9  |                    | AOI22D0BWP40     | 0.010 | 0.000 |   0.015 |   -0.357 | 
     | sb_1b/U9  | A2 v -> ZN ^       | AOI22D0BWP40     | 0.033 | 0.025 |   0.040 |   -0.332 | 
     | sb_1b/U11 |                    | AOI22D0BWP40     | 0.033 | 0.000 |   0.040 |   -0.332 | 
     | sb_1b/U11 | B1 ^ -> ZN v       | AOI22D0BWP40     | 0.040 | 0.039 |   0.078 |   -0.294 | 
     | sb_1b/U12 |                    | CKMUX2D1BWP40    | 0.040 | 0.000 |   0.078 |   -0.294 | 
     | sb_1b/U12 | I0 v -> Z v        | CKMUX2D1BWP40    | 0.086 | 0.092 |   0.171 |   -0.201 | 
     | sb_1b     | out_1_1[0] v       | sb_unq2          |       |       |   0.172 |   -0.200 | 
     |           |                    | pe_tile_new_unq1 | 0.086 | 0.001 |   0.172 |   -0.200 | 
     +----------------------------------------------------------------------------------------+ 
Path 4: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T4[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S2_T4[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.174
  Slack Time                    0.374
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.018
     +-----------------------------------------------------------------------------------------+ 
     |  Instance  |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |            |                    |                  |       |       |  Time   |   Time   | 
     |------------+--------------------+------------------+-------+-------+---------+----------| 
     |            | in_BUS1_S2_T4[0] v |                  | 0.013 |       |   0.018 |   -0.357 | 
     | sb_1b/U56  |                    | AOI22D0BWP40     | 0.013 | 0.000 |   0.018 |   -0.357 | 
     | sb_1b/U56  | A2 v -> ZN ^       | AOI22D0BWP40     | 0.029 | 0.023 |   0.041 |   -0.333 | 
     | sb_1b/U58  |                    | AOI22D0BWP40     | 0.029 | 0.000 |   0.041 |   -0.333 | 
     | sb_1b/U58  | B1 ^ -> ZN v       | AOI22D0BWP40     | 0.055 | 0.040 |   0.081 |   -0.294 | 
     | sb_1b/U123 |                    | CKMUX2D1BWP40    | 0.055 | 0.000 |   0.081 |   -0.294 | 
     | sb_1b/U123 | I0 v -> Z v        | CKMUX2D1BWP40    | 0.079 | 0.092 |   0.173 |   -0.201 | 
     | sb_1b      | out_3_4[0] v       | sb_unq2          |       |       |   0.174 |   -0.200 | 
     |            |                    | pe_tile_new_unq1 | 0.079 | 0.001 |   0.174 |   -0.200 | 
     +-----------------------------------------------------------------------------------------+ 
Path 5: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S2_T0[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T0[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.174
  Slack Time                    0.374
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time            0.015
     +----------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |           |                    |                  |       |       |  Time   |   Time   | 
     |-----------+--------------------+------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S3_T0[0] v |                  | 0.010 |       |   0.015 |   -0.359 | 
     | sb_1b/U42 |                    | AOI22D0BWP40     | 0.010 | 0.000 |   0.015 |   -0.359 | 
     | sb_1b/U42 | A2 v -> ZN ^       | AOI22D0BWP40     | 0.028 | 0.022 |   0.037 |   -0.337 | 
     | sb_1b/U44 |                    | AOI22D0BWP40     | 0.028 | 0.000 |   0.037 |   -0.337 | 
     | sb_1b/U44 | B1 ^ -> ZN v       | AOI22D0BWP40     | 0.046 | 0.039 |   0.076 |   -0.299 | 
     | sb_1b/U46 |                    | CKMUX2D1BWP40    | 0.046 | 0.000 |   0.076 |   -0.299 | 
     | sb_1b/U46 | I0 v -> Z v        | CKMUX2D1BWP40    | 0.092 | 0.098 |   0.173 |   -0.201 | 
     | sb_1b     | out_2_0[0] v       | sb_unq2          |       |       |   0.174 |   -0.200 | 
     |           |                    | pe_tile_new_unq1 | 0.092 | 0.001 |   0.174 |   -0.200 | 
     +----------------------------------------------------------------------------------------+ 
Path 6: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T0[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T0[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.175
  Slack Time                    0.375
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time            0.015
     +-----------------------------------------------------------------------------------------+ 
     |  Instance  |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |            |                    |                  |       |       |  Time   |   Time   | 
     |------------+--------------------+------------------+-------+-------+---------+----------| 
     |            | in_BUS1_S3_T0[0] v |                  | 0.010 |       |   0.015 |   -0.360 | 
     | sb_1b/U74  |                    | AOI22D0BWP40     | 0.010 | 0.000 |   0.015 |   -0.360 | 
     | sb_1b/U74  | A2 v -> ZN ^       | AOI22D0BWP40     | 0.026 | 0.021 |   0.036 |   -0.339 | 
     | sb_1b/U77  |                    | AOI22D0BWP40     | 0.026 | 0.000 |   0.036 |   -0.339 | 
     | sb_1b/U77  | B1 ^ -> ZN v       | AOI22D0BWP40     | 0.072 | 0.046 |   0.082 |   -0.293 | 
     | sb_1b/U126 |                    | CKMUX2D1BWP40    | 0.072 | 0.000 |   0.082 |   -0.293 | 
     | sb_1b/U126 | I0 v -> Z v        | CKMUX2D1BWP40    | 0.072 | 0.093 |   0.175 |   -0.201 | 
     | sb_1b      | out_0_0[0] v       | sb_unq2          |       |       |   0.175 |   -0.200 | 
     |            |                    | pe_tile_new_unq1 | 0.072 | 0.001 |   0.175 |   -0.200 | 
     +-----------------------------------------------------------------------------------------+ 
Path 7: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T4[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S2_T4[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.179
  Slack Time                    0.379
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.018
     +----------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |           |                    |                  |       |       |  Time   |   Time   | 
     |-----------+--------------------+------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S2_T4[0] v |                  | 0.013 |       |   0.018 |   -0.361 | 
     | sb_1b/U55 |                    | AOI22D0BWP40     | 0.013 | 0.000 |   0.018 |   -0.361 | 
     | sb_1b/U55 | B1 v -> ZN ^       | AOI22D0BWP40     | 0.028 | 0.027 |   0.045 |   -0.334 | 
     | sb_1b/U26 |                    | AOI22D0BWP40     | 0.028 | 0.000 |   0.045 |   -0.334 | 
     | sb_1b/U26 | A2 ^ -> ZN v       | AOI22D0BWP40     | 0.043 | 0.034 |   0.079 |   -0.300 | 
     | sb_1b/U27 |                    | CKMUX2D1BWP40    | 0.043 | 0.000 |   0.079 |   -0.300 | 
     | sb_1b/U27 | I0 v -> Z v        | CKMUX2D1BWP40    | 0.092 | 0.097 |   0.176 |   -0.203 | 
     | sb_1b     | out_1_4[0] v       | sb_unq2          |       |       |   0.179 |   -0.200 | 
     |           |                    | pe_tile_new_unq1 | 0.092 | 0.003 |   0.179 |   -0.200 | 
     +----------------------------------------------------------------------------------------+ 
Path 8: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T0[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S2_T0[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.180
  Slack Time                    0.380
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.017
     +----------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |           |                    |                  |       |       |  Time   |   Time   | 
     |-----------+--------------------+------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S2_T0[0] v |                  | 0.012 |       |   0.017 |   -0.363 | 
     | sb_1b/U75 |                    | AOI22D0BWP40     | 0.012 | 0.000 |   0.017 |   -0.363 | 
     | sb_1b/U75 | B1 v -> ZN ^       | AOI22D0BWP40     | 0.027 | 0.026 |   0.043 |   -0.337 | 
     | sb_1b/U16 |                    | AOI22D0BWP40     | 0.027 | 0.000 |   0.043 |   -0.337 | 
     | sb_1b/U16 | A2 ^ -> ZN v       | AOI22D0BWP40     | 0.056 | 0.039 |   0.082 |   -0.298 | 
     | sb_1b/U17 |                    | CKMUX2D1BWP40    | 0.056 | 0.000 |   0.082 |   -0.298 | 
     | sb_1b/U17 | I0 v -> Z v        | CKMUX2D1BWP40    | 0.086 | 0.096 |   0.179 |   -0.201 | 
     | sb_1b     | out_1_0[0] v       | sb_unq2          |       |       |   0.180 |   -0.200 | 
     |           |                    | pe_tile_new_unq1 | 0.086 | 0.001 |   0.180 |   -0.200 | 
     +----------------------------------------------------------------------------------------+ 
Path 9: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[8] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T1[8]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.180
  Slack Time                    0.380
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     +---------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |       Cell       |  Slew |  Delay | Arrival | Required | 
     |              |                     |                  |       |        |  Time   |   Time   | 
     |--------------+---------------------+------------------+-------+--------+---------+----------| 
     |              | in_BUS16_S0_T1[8] v |                  | 0.016 |        |   0.019 |   -0.361 | 
     | sb_wide/U985 |                     | AOI22D0BWP40     | 0.017 | -0.001 |   0.018 |   -0.362 | 
     | sb_wide/U985 | A1 v -> ZN ^        | AOI22D0BWP40     | 0.027 |  0.022 |   0.040 |   -0.340 | 
     | sb_wide/U986 |                     | ND2D0BWP40       | 0.027 |  0.000 |   0.040 |   -0.340 | 
     | sb_wide/U986 | A2 ^ -> ZN v        | ND2D0BWP40       | 0.037 |  0.031 |   0.072 |   -0.309 | 
     | sb_wide/U987 |                     | AO22D2BWP40      | 0.037 |  0.000 |   0.072 |   -0.309 | 
     | sb_wide/U987 | B2 v -> Z v         | AO22D2BWP40      | 0.101 |  0.105 |   0.176 |   -0.204 | 
     | sb_wide      | out_1_1[8] v        | sb_unq1          |       |        |   0.180 |   -0.200 | 
     |              |                     | pe_tile_new_unq1 | 0.102 |  0.004 |   0.180 |   -0.200 | 
     +---------------------------------------------------------------------------------------------+ 
Path 10: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T3[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T3[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.184
  Slack Time                    0.384
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time            0.015
     +----------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |           |                    |                  |       |       |  Time   |   Time   | 
     |-----------+--------------------+------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S3_T3[0] v |                  | 0.010 |       |   0.015 |   -0.369 | 
     | sb_1b/U19 |                    | AOI22D0BWP40     | 0.010 | 0.000 |   0.015 |   -0.369 | 
     | sb_1b/U19 | A2 v -> ZN ^       | AOI22D0BWP40     | 0.035 | 0.026 |   0.041 |   -0.344 | 
     | sb_1b/U21 |                    | AOI22D0BWP40     | 0.035 | 0.000 |   0.041 |   -0.344 | 
     | sb_1b/U21 | B1 ^ -> ZN v       | AOI22D0BWP40     | 0.055 | 0.046 |   0.086 |   -0.298 | 
     | sb_1b/U22 |                    | CKMUX2D1BWP40    | 0.055 | 0.000 |   0.086 |   -0.298 | 
     | sb_1b/U22 | I0 v -> Z v        | CKMUX2D1BWP40    | 0.087 | 0.097 |   0.183 |   -0.201 | 
     | sb_1b     | out_1_3[0] v       | sb_unq2          |       |       |   0.184 |   -0.200 | 
     |           |                    | pe_tile_new_unq1 | 0.087 | 0.001 |   0.184 |   -0.200 | 
     +----------------------------------------------------------------------------------------+ 
Path 11: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S2_T2[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T2[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.187
  Slack Time                    0.387
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.004
     = Beginpoint Arrival Time            0.014
     +----------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |           |                    |                  |       |       |  Time   |   Time   | 
     |-----------+--------------------+------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S3_T2[0] v |                  | 0.009 |       |   0.014 |   -0.373 | 
     | sb_1b/U29 |                    | AOI22D0BWP40     | 0.009 | 0.000 |   0.014 |   -0.373 | 
     | sb_1b/U29 | A2 v -> ZN ^       | AOI22D0BWP40     | 0.038 | 0.023 |   0.037 |   -0.350 | 
     | sb_1b/U32 |                    | AOI22D0BWP40     | 0.038 | 0.000 |   0.037 |   -0.350 | 
     | sb_1b/U32 | B1 ^ -> ZN v       | AOI22D0BWP40     | 0.062 | 0.048 |   0.085 |   -0.303 | 
     | sb_1b/U33 |                    | CKMUX2D1BWP40    | 0.062 | 0.000 |   0.085 |   -0.303 | 
     | sb_1b/U33 | I0 v -> Z v        | CKMUX2D1BWP40    | 0.091 | 0.101 |   0.186 |   -0.201 | 
     | sb_1b     | out_2_2[0] v       | sb_unq2          |       |       |   0.187 |   -0.200 | 
     |           |                    | pe_tile_new_unq1 | 0.091 | 0.001 |   0.187 |   -0.200 | 
     +----------------------------------------------------------------------------------------+ 
Path 12: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S2_T3[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T3[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.190
  Slack Time                    0.390
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time            0.015
     +-----------------------------------------------------------------------------------------+ 
     |  Instance  |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |            |                    |                  |       |       |  Time   |   Time   | 
     |------------+--------------------+------------------+-------+-------+---------+----------| 
     |            | in_BUS1_S3_T3[0] v |                  | 0.010 |       |   0.015 |   -0.375 | 
     | sb_1b/U244 |                    | AOI22D0BWP40     | 0.010 | 0.000 |   0.015 |   -0.375 | 
     | sb_1b/U244 | A2 v -> ZN ^       | AOI22D0BWP40     | 0.043 | 0.025 |   0.040 |   -0.350 | 
     | sb_1b/U246 |                    | AOI22D0BWP40     | 0.043 | 0.000 |   0.040 |   -0.350 | 
     | sb_1b/U246 | B1 ^ -> ZN v       | AOI22D0BWP40     | 0.052 | 0.046 |   0.086 |   -0.304 | 
     | sb_1b/U247 |                    | CKMUX2D1BWP40    | 0.052 | 0.000 |   0.086 |   -0.304 | 
     | sb_1b/U247 | I0 v -> Z v        | CKMUX2D1BWP40    | 0.101 | 0.102 |   0.188 |   -0.202 | 
     | sb_1b      | out_2_3[0] v       | sb_unq2          |       |       |   0.190 |   -0.200 | 
     |            |                    | pe_tile_new_unq1 | 0.101 | 0.002 |   0.190 |   -0.200 | 
     +-----------------------------------------------------------------------------------------+ 
Path 13: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T0[15] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[15]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.192
  Slack Time                    0.392
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.018
     +----------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc          |       Cell       |  Slew | Delay | Arrival | Required | 
     |               |                      |                  |       |       |  Time   |   Time   | 
     |---------------+----------------------+------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S0_T0[15] v |                  | 0.015 |       |   0.018 |   -0.374 | 
     | sb_wide/U1407 |                      | AOI22D0BWP40     | 0.015 | 0.001 |   0.019 |   -0.373 | 
     | sb_wide/U1407 | A1 v -> ZN ^         | AOI22D0BWP40     | 0.025 | 0.020 |   0.040 |   -0.352 | 
     | sb_wide/U1408 |                      | ND2D0BWP40       | 0.025 | 0.000 |   0.040 |   -0.352 | 
     | sb_wide/U1408 | A2 ^ -> ZN v         | ND2D0BWP40       | 0.049 | 0.038 |   0.078 |   -0.314 | 
     | sb_wide/U1409 |                      | AO22D2BWP40      | 0.049 | 0.000 |   0.078 |   -0.314 | 
     | sb_wide/U1409 | B2 v -> Z v          | AO22D2BWP40      | 0.101 | 0.111 |   0.190 |   -0.203 | 
     | sb_wide       | out_1_0[15] v        | sb_unq1          |       |       |   0.192 |   -0.200 | 
     |               |                      | pe_tile_new_unq1 | 0.101 | 0.003 |   0.192 |   -0.200 | 
     +----------------------------------------------------------------------------------------------+ 
Path 14: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[2] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T1[2]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.193
  Slack Time                    0.393
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     +---------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |               |                     |                  |       |       |  Time   |   Time   | 
     |---------------+---------------------+------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S0_T1[2] v |                  | 0.017 |       |   0.019 |   -0.374 | 
     | sb_wide/U1185 |                     | AOI22D0BWP40     | 0.018 | 0.002 |   0.021 |   -0.372 | 
     | sb_wide/U1185 | A1 v -> ZN ^        | AOI22D0BWP40     | 0.025 | 0.021 |   0.042 |   -0.352 | 
     | sb_wide/U1186 |                     | ND2D0BWP40       | 0.025 | 0.000 |   0.042 |   -0.352 | 
     | sb_wide/U1186 | A2 ^ -> ZN v        | ND2D0BWP40       | 0.051 | 0.039 |   0.081 |   -0.313 | 
     | sb_wide/U1187 |                     | AO22D2BWP40      | 0.051 | 0.000 |   0.081 |   -0.313 | 
     | sb_wide/U1187 | B2 v -> Z v         | AO22D2BWP40      | 0.098 | 0.110 |   0.191 |   -0.202 | 
     | sb_wide       | out_1_1[2] v        | sb_unq1          |       |       |   0.193 |   -0.200 | 
     |               |                     | pe_tile_new_unq1 | 0.098 | 0.002 |   0.193 |   -0.200 | 
     +---------------------------------------------------------------------------------------------+ 
Path 15: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[3] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T1[3]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.197
  Slack Time                    0.397
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     +---------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |               |                     |                  |       |       |  Time   |   Time   | 
     |---------------+---------------------+------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S0_T1[3] v |                  | 0.016 |       |   0.019 |   -0.378 | 
     | sb_wide/U1220 |                     | AOI22D0BWP40     | 0.017 | 0.002 |   0.021 |   -0.376 | 
     | sb_wide/U1220 | A1 v -> ZN ^        | AOI22D0BWP40     | 0.026 | 0.021 |   0.042 |   -0.354 | 
     | sb_wide/U1221 |                     | ND2D0BWP40       | 0.026 | 0.000 |   0.042 |   -0.354 | 
     | sb_wide/U1221 | A2 ^ -> ZN v        | ND2D0BWP40       | 0.053 | 0.041 |   0.083 |   -0.313 | 
     | sb_wide/U1222 |                     | AO22D2BWP40      | 0.053 | 0.000 |   0.083 |   -0.313 | 
     | sb_wide/U1222 | B2 v -> Z v         | AO22D2BWP40      | 0.101 | 0.110 |   0.193 |   -0.203 | 
     | sb_wide       | out_1_1[3] v        | sb_unq1          |       |       |   0.197 |   -0.200 | 
     |               |                     | pe_tile_new_unq1 | 0.101 | 0.003 |   0.197 |   -0.200 | 
     +---------------------------------------------------------------------------------------------+ 
Path 16: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[5] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T0[5]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.197
  Slack Time                    0.397
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.018
     +---------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |       Cell       |  Slew |  Delay | Arrival | Required | 
     |              |                     |                  |       |        |  Time   |   Time   | 
     |--------------+---------------------+------------------+-------+--------+---------+----------| 
     |              | in_BUS16_S1_T0[5] v |                  | 0.013 |        |   0.018 |   -0.380 | 
     | sb_wide/U578 |                     | AOI22D0BWP40     | 0.013 | -0.001 |   0.017 |   -0.380 | 
     | sb_wide/U578 | A1 v -> ZN ^        | AOI22D0BWP40     | 0.037 |  0.025 |   0.042 |   -0.355 | 
     | sb_wide/U579 |                     | ND2D1BWP40       | 0.037 |  0.000 |   0.042 |   -0.355 | 
     | sb_wide/U579 | A2 ^ -> ZN v        | ND2D1BWP40       | 0.058 |  0.040 |   0.082 |   -0.315 | 
     | sb_wide/U580 |                     | AO22D2BWP40      | 0.058 |  0.000 |   0.082 |   -0.315 | 
     | sb_wide/U580 | B2 v -> Z v         | AO22D2BWP40      | 0.102 |  0.110 |   0.192 |   -0.205 | 
     | sb_wide      | out_0_0[5] v        | sb_unq1          |       |        |   0.197 |   -0.200 | 
     |              |                     | pe_tile_new_unq1 | 0.102 |  0.005 |   0.197 |   -0.200 | 
     +---------------------------------------------------------------------------------------------+ 
Path 17: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[9] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T1[9]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.198
  Slack Time                    0.398
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     +---------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |               |                     |                  |       |       |  Time   |   Time   | 
     |---------------+---------------------+------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S0_T1[9] v |                  | 0.016 |       |   0.019 |   -0.379 | 
     | sb_wide/U1025 |                     | AOI22D0BWP40     | 0.017 | 0.002 |   0.021 |   -0.377 | 
     | sb_wide/U1025 | A1 v -> ZN ^        | AOI22D0BWP40     | 0.024 | 0.020 |   0.041 |   -0.357 | 
     | sb_wide/U1026 |                     | ND2D0BWP40       | 0.024 | 0.000 |   0.041 |   -0.357 | 
     | sb_wide/U1026 | A2 ^ -> ZN v        | ND2D0BWP40       | 0.060 | 0.042 |   0.082 |   -0.315 | 
     | sb_wide/U1027 |                     | AO22D2BWP40      | 0.060 | 0.000 |   0.082 |   -0.315 | 
     | sb_wide/U1027 | B2 v -> Z v         | AO22D2BWP40      | 0.101 | 0.112 |   0.194 |   -0.204 | 
     | sb_wide       | out_1_1[9] v        | sb_unq1          |       |       |   0.198 |   -0.200 | 
     |               |                     | pe_tile_new_unq1 | 0.101 | 0.004 |   0.198 |   -0.200 | 
     +---------------------------------------------------------------------------------------------+ 
Path 18: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[2] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T0[2]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.198
  Slack Time                    0.398
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.018
     +--------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |              |                     |                  |       |       |  Time   |   Time   | 
     |--------------+---------------------+------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S1_T0[2] v |                  | 0.013 |       |   0.018 |   -0.380 | 
     | sb_wide/U418 |                     | AOI22D0BWP40     | 0.013 | 0.001 |   0.019 |   -0.379 | 
     | sb_wide/U418 | A1 v -> ZN ^        | AOI22D0BWP40     | 0.041 | 0.023 |   0.042 |   -0.356 | 
     | sb_wide/U420 |                     | ND2D1BWP40       | 0.041 | 0.000 |   0.042 |   -0.356 | 
     | sb_wide/U420 | A2 ^ -> ZN v        | ND2D1BWP40       | 0.057 | 0.041 |   0.083 |   -0.315 | 
     | sb_wide/U421 |                     | AO22D2BWP40      | 0.057 | 0.000 |   0.083 |   -0.315 | 
     | sb_wide/U421 | B2 v -> Z v         | AO22D2BWP40      | 0.102 | 0.111 |   0.194 |   -0.204 | 
     | sb_wide      | out_0_0[2] v        | sb_unq1          |       |       |   0.198 |   -0.200 | 
     |              |                     | pe_tile_new_unq1 | 0.102 | 0.004 |   0.198 |   -0.200 | 
     +--------------------------------------------------------------------------------------------+ 
Path 19: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[5] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T1[5]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.199
  Slack Time                    0.399
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     +---------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |               |                     |                  |       |       |  Time   |   Time   | 
     |---------------+---------------------+------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S0_T1[5] v |                  | 0.017 |       |   0.019 |   -0.379 | 
     | sb_wide/U1395 |                     | AOI22D0BWP40     | 0.018 | 0.002 |   0.021 |   -0.377 | 
     | sb_wide/U1395 | A1 v -> ZN ^        | AOI22D0BWP40     | 0.029 | 0.023 |   0.044 |   -0.354 | 
     | sb_wide/U1396 |                     | ND2D0BWP40       | 0.029 | 0.000 |   0.044 |   -0.354 | 
     | sb_wide/U1396 | A2 ^ -> ZN v        | ND2D0BWP40       | 0.057 | 0.039 |   0.083 |   -0.315 | 
     | sb_wide/U1397 |                     | AO22D2BWP40      | 0.057 | 0.000 |   0.083 |   -0.315 | 
     | sb_wide/U1397 | B2 v -> Z v         | AO22D2BWP40      | 0.098 | 0.112 |   0.196 |   -0.203 | 
     | sb_wide       | out_1_1[5] v        | sb_unq1          |       |       |   0.199 |   -0.200 | 
     |               |                     | pe_tile_new_unq1 | 0.098 | 0.003 |   0.199 |   -0.200 | 
     +---------------------------------------------------------------------------------------------+ 
Path 20: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T4[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T4[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.199
  Slack Time                    0.399
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     +-----------------------------------------------------------------------------------------+ 
     |  Instance  |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |            |                    |                  |       |       |  Time   |   Time   | 
     |------------+--------------------+------------------+-------+-------+---------+----------| 
     |            | in_BUS1_S3_T4[0] v |                  | 0.011 |       |   0.016 |   -0.383 | 
     | sb_1b/U85  |                    | AOI22D0BWP40     | 0.011 | 0.000 |   0.016 |   -0.383 | 
     | sb_1b/U85  | A2 v -> ZN ^       | AOI22D0BWP40     | 0.027 | 0.021 |   0.037 |   -0.361 | 
     | sb_1b/U87  |                    | AOI22D0BWP40     | 0.027 | 0.000 |   0.037 |   -0.361 | 
     | sb_1b/U87  | B1 ^ -> ZN v       | AOI22D0BWP40     | 0.053 | 0.041 |   0.079 |   -0.320 | 
     | sb_1b/U128 |                    | MUX2D0BWP40      | 0.053 | 0.000 |   0.079 |   -0.320 | 
     | sb_1b/U128 | I0 v -> Z v        | MUX2D0BWP40      | 0.124 | 0.119 |   0.198 |   -0.200 | 
     | sb_1b      | out_0_4[0] v       | sb_unq2          |       |       |   0.199 |   -0.200 | 
     |            |                    | pe_tile_new_unq1 | 0.124 | 0.000 |   0.199 |   -0.200 | 
     +-----------------------------------------------------------------------------------------+ 
Path 21: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S2_T4[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T4[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.199
  Slack Time                    0.399
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     +----------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |           |                    |                  |       |       |  Time   |   Time   | 
     |-----------+--------------------+------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S3_T4[0] v |                  | 0.011 |       |   0.016 |   -0.383 | 
     | sb_1b/U48 |                    | AOI22D0BWP40     | 0.011 | 0.000 |   0.016 |   -0.383 | 
     | sb_1b/U48 | A2 v -> ZN ^       | AOI22D0BWP40     | 0.034 | 0.025 |   0.041 |   -0.358 | 
     | sb_1b/U51 |                    | AOI22D0BWP40     | 0.034 | 0.000 |   0.041 |   -0.358 | 
     | sb_1b/U51 | B1 ^ -> ZN v       | AOI22D0BWP40     | 0.073 | 0.049 |   0.090 |   -0.309 | 
     | sb_1b/U52 |                    | CKMUX2D1BWP40    | 0.073 | 0.000 |   0.090 |   -0.309 | 
     | sb_1b/U52 | I0 v -> Z v        | CKMUX2D1BWP40    | 0.105 | 0.107 |   0.197 |   -0.202 | 
     | sb_1b     | out_2_4[0] v       | sb_unq2          |       |       |   0.199 |   -0.200 | 
     |           |                    | pe_tile_new_unq1 | 0.105 | 0.002 |   0.199 |   -0.200 | 
     +----------------------------------------------------------------------------------------+ 
Path 22: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T0[6]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.199
  Slack Time                    0.399
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.018
     +---------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |       Cell       |  Slew |  Delay | Arrival | Required | 
     |              |                     |                  |       |        |  Time   |   Time   | 
     |--------------+---------------------+------------------+-------+--------+---------+----------| 
     |              | in_BUS16_S1_T0[6] v |                  | 0.013 |        |   0.018 |   -0.381 | 
     | sb_wide/U620 |                     | AOI22D0BWP40     | 0.013 | -0.001 |   0.017 |   -0.382 | 
     | sb_wide/U620 | A1 v -> ZN ^        | AOI22D0BWP40     | 0.027 |  0.021 |   0.038 |   -0.361 | 
     | sb_wide/U621 |                     | ND2D1BWP40       | 0.027 |  0.000 |   0.038 |   -0.361 | 
     | sb_wide/U621 | A2 ^ -> ZN v        | ND2D1BWP40       | 0.058 |  0.044 |   0.081 |   -0.318 | 
     | sb_wide/U622 |                     | AO22D2BWP40      | 0.058 |  0.000 |   0.081 |   -0.318 | 
     | sb_wide/U622 | B2 v -> Z v         | AO22D2BWP40      | 0.106 |  0.112 |   0.193 |   -0.206 | 
     | sb_wide      | out_0_0[6] v        | sb_unq1          |       |        |   0.199 |   -0.200 | 
     |              |                     | pe_tile_new_unq1 | 0.106 |  0.006 |   0.199 |   -0.200 | 
     +---------------------------------------------------------------------------------------------+ 
Path 23: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T0[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.199
  Slack Time                    0.399
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.018
     +--------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |              |                     |                  |       |       |  Time   |   Time   | 
     |--------------+---------------------+------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S1_T0[0] v |                  | 0.014 |       |   0.018 |   -0.382 | 
     | sb_wide/U280 |                     | AOI22D0BWP40     | 0.014 | 0.000 |   0.018 |   -0.381 | 
     | sb_wide/U280 | A1 v -> ZN ^        | AOI22D0BWP40     | 0.041 | 0.027 |   0.045 |   -0.354 | 
     | sb_wide/U282 |                     | ND2D1BWP40       | 0.041 | 0.000 |   0.045 |   -0.354 | 
     | sb_wide/U282 | A2 ^ -> ZN v        | ND2D1BWP40       | 0.056 | 0.040 |   0.085 |   -0.314 | 
     | sb_wide/U283 |                     | AO22D2BWP40      | 0.056 | 0.000 |   0.085 |   -0.314 | 
     | sb_wide/U283 | B2 v -> Z v         | AO22D2BWP40      | 0.101 | 0.110 |   0.195 |   -0.204 | 
     | sb_wide      | out_0_0[0] v        | sb_unq1          |       |       |   0.199 |   -0.200 | 
     |              |                     | pe_tile_new_unq1 | 0.101 | 0.004 |   0.199 |   -0.200 | 
     +--------------------------------------------------------------------------------------------+ 
Path 24: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T1[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.199
  Slack Time                    0.399
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     +---------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |               |                     |                  |       |       |  Time   |   Time   | 
     |---------------+---------------------+------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S0_T1[1] v |                  | 0.016 |       |   0.019 |   -0.381 | 
     | sb_wide/U1150 |                     | AOI22D0BWP40     | 0.017 | 0.000 |   0.019 |   -0.380 | 
     | sb_wide/U1150 | A1 v -> ZN ^        | AOI22D0BWP40     | 0.030 | 0.023 |   0.042 |   -0.357 | 
     | sb_wide/U1151 |                     | ND2D0BWP40       | 0.030 | 0.000 |   0.042 |   -0.357 | 
     | sb_wide/U1151 | A2 ^ -> ZN v        | ND2D0BWP40       | 0.054 | 0.042 |   0.085 |   -0.315 | 
     | sb_wide/U1152 |                     | AO22D2BWP40      | 0.054 | 0.000 |   0.085 |   -0.315 | 
     | sb_wide/U1152 | B2 v -> Z v         | AO22D2BWP40      | 0.103 | 0.111 |   0.196 |   -0.204 | 
     | sb_wide       | out_1_1[1] v        | sb_unq1          |       |       |   0.199 |   -0.200 | 
     |               |                     | pe_tile_new_unq1 | 0.103 | 0.004 |   0.199 |   -0.200 | 
     +---------------------------------------------------------------------------------------------+ 
Path 25: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[9] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T2[9]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.201
  Slack Time                    0.401
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     +--------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |              |                     |                  |       |       |  Time   |   Time   | 
     |--------------+---------------------+------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S2_T2[9] v |                  | 0.016 |       |   0.019 |   -0.382 | 
     | sb_wide/U136 |                     | AOI22D0BWP40     | 0.016 | 0.001 |   0.020 |   -0.381 | 
     | sb_wide/U136 | B2 v -> ZN ^        | AOI22D0BWP40     | 0.032 | 0.031 |   0.050 |   -0.350 | 
     | sb_wide/U140 |                     | ND2D0BWP40       | 0.032 | 0.000 |   0.050 |   -0.350 | 
     | sb_wide/U140 | A1 ^ -> ZN v        | ND2D0BWP40       | 0.039 | 0.033 |   0.083 |   -0.317 | 
     | sb_wide/U142 |                     | AO22D2BWP40      | 0.039 | 0.000 |   0.083 |   -0.317 | 
     | sb_wide/U142 | B2 v -> Z v         | AO22D2BWP40      | 0.124 | 0.105 |   0.189 |   -0.212 | 
     | sb_wide      | out_3_2[9] v        | sb_unq1          |       |       |   0.201 |   -0.200 | 
     |              |                     | pe_tile_new_unq1 | 0.126 | 0.012 |   0.201 |   -0.200 | 
     +--------------------------------------------------------------------------------------------+ 
Path 26: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T1[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S1_T1[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.201
  Slack Time                    0.401
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.017
     +-----------------------------------------------------------------------------------------+ 
     |  Instance  |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |            |                    |                  |       |       |  Time   |   Time   | 
     |------------+--------------------+------------------+-------+-------+---------+----------| 
     |            | in_BUS1_S1_T1[0] v |                  | 0.013 |       |   0.017 |   -0.383 | 
     | sb_1b/U104 |                    | AOI22D0BWP40     | 0.013 | 0.001 |   0.018 |   -0.382 | 
     | sb_1b/U104 | B1 v -> ZN ^       | AOI22D0BWP40     | 0.024 | 0.025 |   0.043 |   -0.358 | 
     | sb_1b/U107 |                    | AOI22D0BWP40     | 0.024 | 0.000 |   0.043 |   -0.358 | 
     | sb_1b/U107 | A2 ^ -> ZN v       | AOI22D0BWP40     | 0.041 | 0.033 |   0.076 |   -0.324 | 
     | sb_1b/U132 |                    | MUX2D0BWP40      | 0.041 | 0.000 |   0.076 |   -0.324 | 
     | sb_1b/U132 | I0 v -> Z v        | MUX2D0BWP40      | 0.137 | 0.123 |   0.199 |   -0.201 | 
     | sb_1b      | out_3_1[0] v       | sb_unq2          |       |       |   0.201 |   -0.200 | 
     |            |                    | pe_tile_new_unq1 | 0.137 | 0.001 |   0.201 |   -0.200 | 
     +-----------------------------------------------------------------------------------------+ 
Path 27: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[4] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T1[4]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.201
  Slack Time                    0.401
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     +---------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |               |                     |                  |       |       |  Time   |   Time   | 
     |---------------+---------------------+------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S0_T1[4] v |                  | 0.017 |       |   0.019 |   -0.382 | 
     | sb_wide/U1255 |                     | AOI22D0BWP40     | 0.018 | 0.003 |   0.022 |   -0.379 | 
     | sb_wide/U1255 | A1 v -> ZN ^        | AOI22D0BWP40     | 0.022 | 0.019 |   0.041 |   -0.360 | 
     | sb_wide/U1256 |                     | ND2D0BWP40       | 0.022 | 0.000 |   0.041 |   -0.360 | 
     | sb_wide/U1256 | A2 ^ -> ZN v        | ND2D0BWP40       | 0.060 | 0.044 |   0.085 |   -0.316 | 
     | sb_wide/U1257 |                     | AO22D2BWP40      | 0.060 | 0.000 |   0.085 |   -0.316 | 
     | sb_wide/U1257 | B2 v -> Z v         | AO22D2BWP40      | 0.099 | 0.113 |   0.198 |   -0.203 | 
     | sb_wide       | out_1_1[4] v        | sb_unq1          |       |       |   0.201 |   -0.200 | 
     |               |                     | pe_tile_new_unq1 | 0.099 | 0.003 |   0.201 |   -0.200 | 
     +---------------------------------------------------------------------------------------------+ 
Path 28: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[3] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T0[3]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.201
  Slack Time                    0.401
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.017
     +--------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |              |                     |                  |       |       |  Time   |   Time   | 
     |--------------+---------------------+------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S1_T0[3] v |                  | 0.013 |       |   0.017 |   -0.384 | 
     | sb_wide/U466 |                     | AOI22D0BWP40     | 0.013 | 0.000 |   0.018 |   -0.384 | 
     | sb_wide/U466 | A1 v -> ZN ^        | AOI22D0BWP40     | 0.036 | 0.026 |   0.044 |   -0.358 | 
     | sb_wide/U467 |                     | ND2D1BWP40       | 0.036 | 0.000 |   0.044 |   -0.358 | 
     | sb_wide/U467 | A2 ^ -> ZN v        | ND2D1BWP40       | 0.067 | 0.042 |   0.085 |   -0.316 | 
     | sb_wide/U468 |                     | AO22D2BWP40      | 0.067 | 0.000 |   0.085 |   -0.316 | 
     | sb_wide/U468 | B2 v -> Z v         | AO22D2BWP40      | 0.099 | 0.112 |   0.198 |   -0.204 | 
     | sb_wide      | out_0_0[3] v        | sb_unq1          |       |       |   0.201 |   -0.200 | 
     |              |                     | pe_tile_new_unq1 | 0.099 | 0.004 |   0.201 |   -0.200 | 
     +--------------------------------------------------------------------------------------------+ 
Path 29: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T1[6]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.202
  Slack Time                    0.402
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     +---------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |               |                     |                  |       |       |  Time   |   Time   | 
     |---------------+---------------------+------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S0_T1[6] v |                  | 0.017 |       |   0.019 |   -0.383 | 
     | sb_wide/U1360 |                     | AOI22D0BWP40     | 0.018 | 0.001 |   0.021 |   -0.381 | 
     | sb_wide/U1360 | A1 v -> ZN ^        | AOI22D0BWP40     | 0.025 | 0.021 |   0.041 |   -0.360 | 
     | sb_wide/U1361 |                     | ND2D0BWP40       | 0.025 | 0.000 |   0.041 |   -0.360 | 
     | sb_wide/U1361 | A2 ^ -> ZN v        | ND2D0BWP40       | 0.072 | 0.040 |   0.082 |   -0.320 | 
     | sb_wide/U1362 |                     | AO22D2BWP40      | 0.072 | 0.000 |   0.082 |   -0.320 | 
     | sb_wide/U1362 | B2 v -> Z v         | AO22D2BWP40      | 0.103 | 0.116 |   0.198 |   -0.204 | 
     | sb_wide       | out_1_1[6] v        | sb_unq1          |       |       |   0.202 |   -0.200 | 
     |               |                     | pe_tile_new_unq1 | 0.103 | 0.003 |   0.202 |   -0.200 | 
     +---------------------------------------------------------------------------------------------+ 
Path 30: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T0[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.203
  Slack Time                    0.403
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.018
     +---------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |               |                     |                  |       |       |  Time   |   Time   | 
     |---------------+---------------------+------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S0_T0[1] v |                  | 0.015 |       |   0.018 |   -0.384 | 
     | sb_wide/U1146 |                     | AOI22D0BWP40     | 0.015 | 0.001 |   0.019 |   -0.383 | 
     | sb_wide/U1146 | A1 v -> ZN ^        | AOI22D0BWP40     | 0.034 | 0.026 |   0.045 |   -0.357 | 
     | sb_wide/U1147 |                     | ND2D0BWP40       | 0.034 | 0.000 |   0.045 |   -0.357 | 
     | sb_wide/U1147 | A2 ^ -> ZN v        | ND2D0BWP40       | 0.056 | 0.041 |   0.086 |   -0.317 | 
     | sb_wide/U1148 |                     | AO22D2BWP40      | 0.056 | 0.000 |   0.086 |   -0.317 | 
     | sb_wide/U1148 | B2 v -> Z v         | AO22D2BWP40      | 0.102 | 0.114 |   0.200 |   -0.203 | 
     | sb_wide       | out_1_0[1] v        | sb_unq1          |       |       |   0.203 |   -0.200 | 
     |               |                     | pe_tile_new_unq1 | 0.102 | 0.003 |   0.203 |   -0.200 | 
     +---------------------------------------------------------------------------------------------+ 
Path 31: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T1[6]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.203
  Slack Time                    0.403
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.018
     +--------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |              |                     |                  |       |       |  Time   |   Time   | 
     |--------------+---------------------+------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S1_T1[6] v |                  | 0.013 |       |   0.018 |   -0.385 | 
     | sb_wide/U612 |                     | AOI22D0BWP40     | 0.013 | 0.000 |   0.018 |   -0.385 | 
     | sb_wide/U612 | A1 v -> ZN ^        | AOI22D0BWP40     | 0.027 | 0.021 |   0.039 |   -0.364 | 
     | sb_wide/U613 |                     | ND2D1BWP40       | 0.027 | 0.000 |   0.039 |   -0.364 | 
     | sb_wide/U613 | A2 ^ -> ZN v        | ND2D1BWP40       | 0.094 | 0.039 |   0.078 |   -0.325 | 
     | sb_wide/U614 |                     | AO22D2BWP40      | 0.094 | 0.001 |   0.079 |   -0.324 | 
     | sb_wide/U614 | B2 v -> Z v         | AO22D2BWP40      | 0.099 | 0.120 |   0.199 |   -0.203 | 
     | sb_wide      | out_0_1[6] v        | sb_unq1          |       |       |   0.203 |   -0.200 | 
     |              |                     | pe_tile_new_unq1 | 0.099 | 0.003 |   0.203 |   -0.200 | 
     +--------------------------------------------------------------------------------------------+ 
Path 32: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T2[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T2[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.203
  Slack Time                    0.403
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.004
     = Beginpoint Arrival Time            0.014
     +-----------------------------------------------------------------------------------------+ 
     |  Instance  |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |            |                    |                  |       |       |  Time   |   Time   | 
     |------------+--------------------+------------------+-------+-------+---------+----------| 
     |            | in_BUS1_S3_T2[0] v |                  | 0.009 |       |   0.014 |   -0.389 | 
     | sb_1b/U95  |                    | AOI22D0BWP40     | 0.009 | 0.000 |   0.014 |   -0.389 | 
     | sb_1b/U95  | A2 v -> ZN ^       | AOI22D0BWP40     | 0.026 | 0.020 |   0.034 |   -0.369 | 
     | sb_1b/U97  |                    | AOI22D0BWP40     | 0.026 | 0.000 |   0.034 |   -0.369 | 
     | sb_1b/U97  | B1 ^ -> ZN v       | AOI22D0BWP40     | 0.063 | 0.047 |   0.081 |   -0.322 | 
     | sb_1b/U130 |                    | MUX2D0BWP40      | 0.063 | 0.000 |   0.081 |   -0.322 | 
     | sb_1b/U130 | I0 v -> Z v        | MUX2D0BWP40      | 0.124 | 0.122 |   0.203 |   -0.200 | 
     | sb_1b      | out_0_2[0] v       | sb_unq2          |       |       |   0.203 |   -0.200 | 
     |            |                    | pe_tile_new_unq1 | 0.124 | 0.000 |   0.203 |   -0.200 | 
     +-----------------------------------------------------------------------------------------+ 
Path 33: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[10] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T0[10]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.203
  Slack Time                    0.403
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.017
     +---------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |       Cell       |  Slew | Delay | Arrival | Required | 
     |              |                      |                  |       |       |  Time   |   Time   | 
     |--------------+----------------------+------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S1_T0[10] v |                  | 0.012 |       |   0.017 |   -0.386 | 
     | sb_wide/U703 |                      | AOI22D0BWP40     | 0.012 | 0.000 |   0.017 |   -0.386 | 
     | sb_wide/U703 | A1 v -> ZN ^         | AOI22D0BWP40     | 0.041 | 0.029 |   0.047 |   -0.357 | 
     | sb_wide/U705 |                      | ND2D1BWP40       | 0.041 | 0.000 |   0.047 |   -0.357 | 
     | sb_wide/U705 | A2 ^ -> ZN v         | ND2D1BWP40       | 0.051 | 0.042 |   0.088 |   -0.315 | 
     | sb_wide/U706 |                      | AO22D2BWP40      | 0.051 | 0.000 |   0.088 |   -0.315 | 
     | sb_wide/U706 | B2 v -> Z v          | AO22D2BWP40      | 0.105 | 0.109 |   0.197 |   -0.206 | 
     | sb_wide      | out_0_0[10] v        | sb_unq1          |       |       |   0.203 |   -0.200 | 
     |              |                      | pe_tile_new_unq1 | 0.105 | 0.006 |   0.203 |   -0.200 | 
     +---------------------------------------------------------------------------------------------+ 
Path 34: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T3[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S1_T3[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.203
  Slack Time                    0.403
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.017
     +-----------------------------------------------------------------------------------------+ 
     |  Instance  |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |            |                    |                  |       |       |  Time   |   Time   | 
     |------------+--------------------+------------------+-------+-------+---------+----------| 
     |            | in_BUS1_S1_T3[0] v |                  | 0.012 |       |   0.017 |   -0.387 | 
     | sb_1b/U79  |                    | AOI22D0BWP40     | 0.012 | 0.000 |   0.017 |   -0.386 | 
     | sb_1b/U79  | B1 v -> ZN ^       | AOI22D0BWP40     | 0.027 | 0.026 |   0.043 |   -0.360 | 
     | sb_1b/U82  |                    | AOI22D0BWP40     | 0.027 | 0.000 |   0.043 |   -0.360 | 
     | sb_1b/U82  | A2 ^ -> ZN v       | AOI22D0BWP40     | 0.050 | 0.036 |   0.079 |   -0.325 | 
     | sb_1b/U127 |                    | MUX2D0BWP40      | 0.050 | 0.000 |   0.079 |   -0.325 | 
     | sb_1b/U127 | I0 v -> Z v        | MUX2D0BWP40      | 0.133 | 0.124 |   0.203 |   -0.201 | 
     | sb_1b      | out_3_3[0] v       | sb_unq2          |       |       |   0.203 |   -0.200 | 
     |            |                    | pe_tile_new_unq1 | 0.133 | 0.001 |   0.203 |   -0.200 | 
     +-----------------------------------------------------------------------------------------+ 
Path 35: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[7] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T2[7]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.204
  Slack Time                    0.404
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     +--------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |              |                     |                  |       |       |  Time   |   Time   | 
     |--------------+---------------------+------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S2_T2[7] v |                  | 0.016 |       |   0.019 |   -0.385 | 
     | sb_wide/U665 |                     | AOI22D0BWP40     | 0.017 | 0.001 |   0.020 |   -0.384 | 
     | sb_wide/U665 | B2 v -> ZN ^        | AOI22D0BWP40     | 0.036 | 0.031 |   0.051 |   -0.352 | 
     | sb_wide/U667 |                     | ND2D0BWP40       | 0.036 | 0.000 |   0.051 |   -0.352 | 
     | sb_wide/U667 | A1 ^ -> ZN v        | ND2D0BWP40       | 0.044 | 0.037 |   0.088 |   -0.315 | 
     | sb_wide/U668 |                     | AO22D2BWP40      | 0.044 | 0.000 |   0.088 |   -0.315 | 
     | sb_wide/U668 | B2 v -> Z v         | AO22D2BWP40      | 0.119 | 0.106 |   0.194 |   -0.209 | 
     | sb_wide      | out_3_2[7] v        | sb_unq1          |       |       |   0.204 |   -0.200 | 
     |              |                     | pe_tile_new_unq1 | 0.120 | 0.009 |   0.204 |   -0.200 | 
     +--------------------------------------------------------------------------------------------+ 
Path 36: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T2[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S1_T2[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.204
  Slack Time                    0.404
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.017
     +-----------------------------------------------------------------------------------------+ 
     |  Instance  |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |            |                    |                  |       |       |  Time   |   Time   | 
     |------------+--------------------+------------------+-------+-------+---------+----------| 
     |            | in_BUS1_S1_T2[0] v |                  | 0.012 |       |   0.017 |   -0.387 | 
     | sb_1b/U61  |                    | AOI22D0BWP40     | 0.012 | 0.000 |   0.017 |   -0.387 | 
     | sb_1b/U61  | B1 v -> ZN ^       | AOI22D0BWP40     | 0.029 | 0.027 |   0.044 |   -0.360 | 
     | sb_1b/U64  |                    | AOI22D0BWP40     | 0.029 | 0.000 |   0.044 |   -0.360 | 
     | sb_1b/U64  | A2 ^ -> ZN v       | AOI22D0BWP40     | 0.050 | 0.038 |   0.083 |   -0.321 | 
     | sb_1b/U124 |                    | MUX2D0BWP40      | 0.050 | 0.000 |   0.083 |   -0.321 | 
     | sb_1b/U124 | I0 v -> Z v        | MUX2D0BWP40      | 0.132 | 0.121 |   0.203 |   -0.201 | 
     | sb_1b      | out_3_2[0] v       | sb_unq2          |       |       |   0.204 |   -0.200 | 
     |            |                    | pe_tile_new_unq1 | 0.132 | 0.001 |   0.204 |   -0.200 | 
     +-----------------------------------------------------------------------------------------+ 
Path 37: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[2] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T4[2]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.204
  Slack Time                    0.404
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     +---------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |               |                     |                  |       |       |  Time   |   Time   | 
     |---------------+---------------------+------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S0_T4[2] v |                  | 0.016 |       |   0.019 |   -0.386 | 
     | sb_wide/U1173 |                     | AOI22D0BWP40     | 0.016 | 0.000 |   0.019 |   -0.386 | 
     | sb_wide/U1173 | A1 v -> ZN ^        | AOI22D0BWP40     | 0.034 | 0.026 |   0.044 |   -0.360 | 
     | sb_wide/U1174 |                     | ND2D1BWP40       | 0.034 | 0.000 |   0.044 |   -0.360 | 
     | sb_wide/U1174 | A2 ^ -> ZN v        | ND2D1BWP40       | 0.055 | 0.041 |   0.085 |   -0.319 | 
     | sb_wide/U1175 |                     | AO22D2BWP40      | 0.055 | 0.000 |   0.085 |   -0.319 | 
     | sb_wide/U1175 | B2 v -> Z v         | AO22D2BWP40      | 0.109 | 0.112 |   0.197 |   -0.207 | 
     | sb_wide       | out_1_4[2] v        | sb_unq1          |       |       |   0.204 |   -0.200 | 
     |               |                     | pe_tile_new_unq1 | 0.110 | 0.007 |   0.204 |   -0.200 | 
     +---------------------------------------------------------------------------------------------+ 
Path 38: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T4[6]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.204
  Slack Time                    0.404
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.018
     +----------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc         |       Cell       |  Slew |  Delay | Arrival | Required | 
     |               |                     |                  |       |        |  Time   |   Time   | 
     |---------------+---------------------+------------------+-------+--------+---------+----------| 
     |               | in_BUS16_S0_T4[6] v |                  | 0.015 |        |   0.018 |   -0.386 | 
     | sb_wide/U1348 |                     | AOI22D0BWP40     | 0.016 | -0.000 |   0.018 |   -0.386 | 
     | sb_wide/U1348 | A1 v -> ZN ^        | AOI22D0BWP40     | 0.031 |  0.024 |   0.042 |   -0.362 | 
     | sb_wide/U1349 |                     | ND2D1BWP40       | 0.031 |  0.000 |   0.042 |   -0.362 | 
     | sb_wide/U1349 | A2 ^ -> ZN v        | ND2D1BWP40       | 0.064 |  0.041 |   0.083 |   -0.321 | 
     | sb_wide/U1350 |                     | AO22D2BWP40      | 0.064 |  0.000 |   0.084 |   -0.321 | 
     | sb_wide/U1350 | B2 v -> Z v         | AO22D2BWP40      | 0.108 |  0.114 |   0.197 |   -0.207 | 
     | sb_wide       | out_1_4[6] v        | sb_unq1          |       |        |   0.204 |   -0.200 | 
     |               |                     | pe_tile_new_unq1 | 0.108 |  0.007 |   0.204 |   -0.200 | 
     +----------------------------------------------------------------------------------------------+ 
Path 39: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[11] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T4[11]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.205
  Slack Time                    0.405
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     +----------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc          |       Cell       |  Slew | Delay | Arrival | Required | 
     |               |                      |                  |       |       |  Time   |   Time   | 
     |---------------+----------------------+------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S0_T4[11] v |                  | 0.016 |       |   0.019 |   -0.386 | 
     | sb_wide/U1068 |                      | AOI22D0BWP40     | 0.017 | 0.001 |   0.020 |   -0.385 | 
     | sb_wide/U1068 | A1 v -> ZN ^         | AOI22D0BWP40     | 0.033 | 0.026 |   0.045 |   -0.359 | 
     | sb_wide/U1069 |                      | ND2D1BWP40       | 0.033 | 0.000 |   0.045 |   -0.359 | 
     | sb_wide/U1069 | A2 ^ -> ZN v         | ND2D1BWP40       | 0.060 | 0.037 |   0.082 |   -0.322 | 
     | sb_wide/U1070 |                      | AO22D2BWP40      | 0.060 | 0.000 |   0.082 |   -0.322 | 
     | sb_wide/U1070 | B2 v -> Z v          | AO22D2BWP40      | 0.112 | 0.115 |   0.197 |   -0.208 | 
     | sb_wide       | out_1_4[11] v        | sb_unq1          |       |       |   0.205 |   -0.200 | 
     |               |                      | pe_tile_new_unq1 | 0.113 | 0.008 |   0.205 |   -0.200 | 
     +----------------------------------------------------------------------------------------------+ 
Path 40: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[7] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T1[7]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.205
  Slack Time                    0.405
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     +---------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |               |                     |                  |       |       |  Time   |   Time   | 
     |---------------+---------------------+------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S0_T1[7] v |                  | 0.016 |       |   0.019 |   -0.386 | 
     | sb_wide/U1325 |                     | AOI22D0BWP40     | 0.017 | 0.001 |   0.020 |   -0.385 | 
     | sb_wide/U1325 | A1 v -> ZN ^        | AOI22D0BWP40     | 0.029 | 0.021 |   0.042 |   -0.363 | 
     | sb_wide/U1326 |                     | ND2D0BWP40       | 0.029 | 0.000 |   0.042 |   -0.363 | 
     | sb_wide/U1326 | A2 ^ -> ZN v        | ND2D0BWP40       | 0.075 | 0.044 |   0.086 |   -0.319 | 
     | sb_wide/U1327 |                     | AO22D2BWP40      | 0.075 | 0.000 |   0.086 |   -0.319 | 
     | sb_wide/U1327 | B2 v -> Z v         | AO22D2BWP40      | 0.097 | 0.116 |   0.203 |   -0.202 | 
     | sb_wide       | out_1_1[7] v        | sb_unq1          |       |       |   0.205 |   -0.200 | 
     |               |                     | pe_tile_new_unq1 | 0.097 | 0.002 |   0.205 |   -0.200 | 
     +---------------------------------------------------------------------------------------------+ 
Path 41: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[14] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T1[14]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.205
  Slack Time                    0.405
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     +---------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |       Cell       |  Slew | Delay | Arrival | Required | 
     |              |                      |                  |       |       |  Time   |   Time   | 
     |--------------+----------------------+------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S0_T1[14] v |                  | 0.016 |       |   0.019 |   -0.387 | 
     | sb_wide/U945 |                      | AOI22D0BWP40     | 0.017 | 0.001 |   0.020 |   -0.385 | 
     | sb_wide/U945 | A1 v -> ZN ^         | AOI22D0BWP40     | 0.032 | 0.025 |   0.045 |   -0.360 | 
     | sb_wide/U946 |                      | ND2D0BWP40       | 0.032 | 0.000 |   0.045 |   -0.360 | 
     | sb_wide/U946 | A2 ^ -> ZN v         | ND2D0BWP40       | 0.061 | 0.045 |   0.090 |   -0.316 | 
     | sb_wide/U947 |                      | AO22D2BWP40      | 0.061 | 0.000 |   0.090 |   -0.316 | 
     | sb_wide/U947 | B2 v -> Z v          | AO22D2BWP40      | 0.098 | 0.113 |   0.203 |   -0.202 | 
     | sb_wide      | out_1_1[14] v        | sb_unq1          |       |       |   0.205 |   -0.200 | 
     |              |                      | pe_tile_new_unq1 | 0.098 | 0.002 |   0.205 |   -0.200 | 
     +---------------------------------------------------------------------------------------------+ 
Path 42: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[11] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T1[11]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.206
  Slack Time                    0.406
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     +----------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc          |       Cell       |  Slew | Delay | Arrival | Required | 
     |               |                      |                  |       |       |  Time   |   Time   | 
     |---------------+----------------------+------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S0_T1[11] v |                  | 0.016 |       |   0.019 |   -0.387 | 
     | sb_wide/U1060 |                      | AOI22D0BWP40     | 0.017 | 0.001 |   0.019 |   -0.386 | 
     | sb_wide/U1060 | A1 v -> ZN ^         | AOI22D0BWP40     | 0.036 | 0.024 |   0.044 |   -0.362 | 
     | sb_wide/U1061 |                      | ND2D0BWP40       | 0.036 | 0.000 |   0.044 |   -0.362 | 
     | sb_wide/U1061 | A2 ^ -> ZN v         | ND2D0BWP40       | 0.058 | 0.046 |   0.090 |   -0.316 | 
     | sb_wide/U1062 |                      | AO22D2BWP40      | 0.058 | 0.000 |   0.090 |   -0.316 | 
     | sb_wide/U1062 | B2 v -> Z v          | AO22D2BWP40      | 0.103 | 0.112 |   0.201 |   -0.204 | 
     | sb_wide       | out_2_1[11] v        | sb_unq1          |       |       |   0.206 |   -0.200 | 
     |               |                      | pe_tile_new_unq1 | 0.103 | 0.004 |   0.206 |   -0.200 | 
     +----------------------------------------------------------------------------------------------+ 
Path 43: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T2[8] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T2[8]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.206
  Slack Time                    0.406
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.020
     +--------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |              |                     |                  |       |       |  Time   |   Time   | 
     |--------------+---------------------+------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S0_T2[8] v |                  | 0.018 |       |   0.020 |   -0.387 | 
     | sb_wide/U997 |                     | AOI22D0BWP40     | 0.019 | 0.002 |   0.022 |   -0.384 | 
     | sb_wide/U997 | A1 v -> ZN ^        | AOI22D0BWP40     | 0.030 | 0.023 |   0.046 |   -0.361 | 
     | sb_wide/U998 |                     | ND2D0BWP40       | 0.030 | 0.000 |   0.046 |   -0.361 | 
     | sb_wide/U998 | A2 ^ -> ZN v        | ND2D0BWP40       | 0.065 | 0.040 |   0.086 |   -0.321 | 
     | sb_wide/U999 |                     | AO22D2BWP40      | 0.065 | 0.000 |   0.086 |   -0.321 | 
     | sb_wide/U999 | B2 v -> Z v         | AO22D2BWP40      | 0.108 | 0.115 |   0.200 |   -0.206 | 
     | sb_wide      | out_2_2[8] v        | sb_unq1          |       |       |   0.206 |   -0.200 | 
     |              |                     | pe_tile_new_unq1 | 0.108 | 0.006 |   0.206 |   -0.200 | 
     +--------------------------------------------------------------------------------------------+ 
Path 44: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[12] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[12]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.207
  Slack Time                    0.407
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.020
     +---------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |       Cell       |  Slew | Delay | Arrival | Required | 
     |              |                      |                  |       |       |  Time   |   Time   | 
     |--------------+----------------------+------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S3_T1[12] v |                  | 0.019 |       |   0.020 |   -0.387 | 
     | sb_wide/U479 |                      | AOI22D0BWP40     | 0.020 | 0.002 |   0.022 |   -0.384 | 
     | sb_wide/U479 | B1 v -> ZN ^         | AOI22D0BWP40     | 0.029 | 0.030 |   0.052 |   -0.355 | 
     | sb_wide/U908 |                      | ND2D0BWP40       | 0.029 | 0.000 |   0.052 |   -0.355 | 
     | sb_wide/U908 | A1 ^ -> ZN v         | ND2D0BWP40       | 0.058 | 0.041 |   0.092 |   -0.314 | 
     | sb_wide/U909 |                      | AO22D2BWP40      | 0.058 | 0.000 |   0.092 |   -0.314 | 
     | sb_wide/U909 | B2 v -> Z v          | AO22D2BWP40      | 0.097 | 0.112 |   0.204 |   -0.202 | 
     | sb_wide      | out_2_1[12] v        | sb_unq1          |       |       |   0.207 |   -0.200 | 
     |              |                      | pe_tile_new_unq1 | 0.097 | 0.002 |   0.207 |   -0.200 | 
     +---------------------------------------------------------------------------------------------+ 
Path 45: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[11] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T1[11]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.207
  Slack Time                    0.407
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     +----------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc          |       Cell       |  Slew | Delay | Arrival | Required | 
     |               |                      |                  |       |       |  Time   |   Time   | 
     |---------------+----------------------+------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S0_T1[11] v |                  | 0.016 |       |   0.019 |   -0.388 | 
     | sb_wide/U1080 |                      | AOI22D0BWP40     | 0.017 | 0.000 |   0.019 |   -0.388 | 
     | sb_wide/U1080 | A1 v -> ZN ^         | AOI22D0BWP40     | 0.027 | 0.022 |   0.042 |   -0.365 | 
     | sb_wide/U1081 |                      | ND2D0BWP40       | 0.027 | 0.000 |   0.042 |   -0.365 | 
     | sb_wide/U1081 | A2 ^ -> ZN v         | ND2D0BWP40       | 0.065 | 0.048 |   0.089 |   -0.318 | 
     | sb_wide/U1082 |                      | AO22D2BWP40      | 0.065 | 0.000 |   0.089 |   -0.318 | 
     | sb_wide/U1082 | B2 v -> Z v          | AO22D2BWP40      | 0.102 | 0.114 |   0.203 |   -0.204 | 
     | sb_wide       | out_1_1[11] v        | sb_unq1          |       |       |   0.207 |   -0.200 | 
     |               |                      | pe_tile_new_unq1 | 0.102 | 0.004 |   0.207 |   -0.200 | 
     +----------------------------------------------------------------------------------------------+ 
Path 46: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T0[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[6]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.207
  Slack Time                    0.407
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.018
     +----------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc         |       Cell       |  Slew |  Delay | Arrival | Required | 
     |               |                     |                  |       |        |  Time   |   Time   | 
     |---------------+---------------------+------------------+-------+--------+---------+----------| 
     |               | in_BUS16_S0_T0[6] v |                  | 0.015 |        |   0.018 |   -0.389 | 
     | sb_wide/U1356 |                     | AOI22D0BWP40     | 0.015 | -0.000 |   0.018 |   -0.389 | 
     | sb_wide/U1356 | A1 v -> ZN ^        | AOI22D0BWP40     | 0.032 |  0.024 |   0.042 |   -0.365 | 
     | sb_wide/U1357 |                     | ND2D0BWP40       | 0.032 |  0.000 |   0.042 |   -0.365 | 
     | sb_wide/U1357 | A2 ^ -> ZN v        | ND2D0BWP40       | 0.073 |  0.044 |   0.086 |   -0.321 | 
     | sb_wide/U1358 |                     | AO22D2BWP40      | 0.073 |  0.000 |   0.086 |   -0.321 | 
     | sb_wide/U1358 | B2 v -> Z v         | AO22D2BWP40      | 0.104 |  0.118 |   0.204 |   -0.203 | 
     | sb_wide       | out_1_0[6] v        | sb_unq1          |       |        |   0.207 |   -0.200 | 
     |               |                     | pe_tile_new_unq1 | 0.104 |  0.003 |   0.207 |   -0.200 | 
     +----------------------------------------------------------------------------------------------+ 
Path 47: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[14] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[14]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.208
  Slack Time                    0.408
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.020
     +---------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |       Cell       |  Slew | Delay | Arrival | Required | 
     |              |                      |                  |       |       |  Time   |   Time   | 
     |--------------+----------------------+------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S3_T1[14] v |                  | 0.021 |       |   0.020 |   -0.388 | 
     | sb_wide/U964 |                      | AOI22D0BWP40     | 0.024 | 0.003 |   0.023 |   -0.384 | 
     | sb_wide/U964 | B2 v -> ZN ^         | AOI22D0BWP40     | 0.031 | 0.034 |   0.058 |   -0.350 | 
     | sb_wide/U966 |                      | ND2D0BWP40       | 0.031 | 0.000 |   0.058 |   -0.350 | 
     | sb_wide/U966 | A1 ^ -> ZN v         | ND2D0BWP40       | 0.048 | 0.038 |   0.096 |   -0.312 | 
     | sb_wide/U967 |                      | AO22D2BWP40      | 0.048 | 0.000 |   0.096 |   -0.312 | 
     | sb_wide/U967 | B2 v -> Z v          | AO22D2BWP40      | 0.102 | 0.109 |   0.204 |   -0.203 | 
     | sb_wide      | out_2_1[14] v        | sb_unq1          |       |       |   0.208 |   -0.200 | 
     |              |                      | pe_tile_new_unq1 | 0.102 | 0.003 |   0.208 |   -0.200 | 
     +---------------------------------------------------------------------------------------------+ 
Path 48: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T1[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S2_T1[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.208
  Slack Time                    0.408
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.017
     +-----------------------------------------------------------------------------------------+ 
     |  Instance  |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |            |                    |                  |       |       |  Time   |   Time   | 
     |------------+--------------------+------------------+-------+-------+---------+----------| 
     |            | in_BUS1_S2_T1[0] v |                  | 0.012 |       |   0.017 |   -0.391 | 
     | sb_1b/U99  |                    | AOI22D0BWP40     | 0.012 | 0.000 |   0.017 |   -0.391 | 
     | sb_1b/U99  | B1 v -> ZN ^       | AOI22D0BWP40     | 0.028 | 0.027 |   0.044 |   -0.363 | 
     | sb_1b/U102 |                    | AOI22D0BWP40     | 0.028 | 0.000 |   0.044 |   -0.363 | 
     | sb_1b/U102 | A2 ^ -> ZN v       | AOI22D0BWP40     | 0.058 | 0.042 |   0.086 |   -0.322 | 
     | sb_1b/U131 |                    | MUX2D0BWP40      | 0.058 | 0.000 |   0.086 |   -0.322 | 
     | sb_1b/U131 | I0 v -> Z v        | MUX2D0BWP40      | 0.125 | 0.121 |   0.207 |   -0.200 | 
     | sb_1b      | out_0_1[0] v       | sb_unq2          |       |       |   0.208 |   -0.200 | 
     |            |                    | pe_tile_new_unq1 | 0.125 | 0.000 |   0.208 |   -0.200 | 
     +-----------------------------------------------------------------------------------------+ 
Path 49: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T0[10] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[10]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.208
  Slack Time                    0.408
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.018
     +----------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc          |       Cell       |  Slew | Delay | Arrival | Required | 
     |               |                      |                  |       |       |  Time   |   Time   | 
     |---------------+----------------------+------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S0_T0[10] v |                  | 0.015 |       |   0.018 |   -0.390 | 
     | sb_wide/U1286 |                      | AOI22D0BWP40     | 0.015 | 0.000 |   0.019 |   -0.389 | 
     | sb_wide/U1286 | A1 v -> ZN ^         | AOI22D0BWP40     | 0.026 | 0.021 |   0.040 |   -0.368 | 
     | sb_wide/U1287 |                      | ND2D0BWP40       | 0.026 | 0.000 |   0.040 |   -0.368 | 
     | sb_wide/U1287 | A2 ^ -> ZN v         | ND2D0BWP40       | 0.069 | 0.048 |   0.088 |   -0.320 | 
     | sb_wide/U1288 |                      | AO22D2BWP40      | 0.069 | 0.000 |   0.088 |   -0.320 | 
     | sb_wide/U1288 | B2 v -> Z v          | AO22D2BWP40      | 0.101 | 0.117 |   0.205 |   -0.203 | 
     | sb_wide       | out_1_0[10] v        | sb_unq1          |       |       |   0.208 |   -0.200 | 
     |               |                      | pe_tile_new_unq1 | 0.101 | 0.003 |   0.208 |   -0.200 | 
     +----------------------------------------------------------------------------------------------+ 
Path 50: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T0[8] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[8]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.209
  Slack Time                    0.409
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.018
     +--------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |              |                     |                  |       |       |  Time   |   Time   | 
     |--------------+---------------------+------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S0_T0[8] v |                  | 0.015 |       |   0.018 |   -0.390 | 
     | sb_wide/U981 |                     | AOI22D0BWP40     | 0.015 | 0.001 |   0.019 |   -0.389 | 
     | sb_wide/U981 | A1 v -> ZN ^        | AOI22D0BWP40     | 0.035 | 0.025 |   0.044 |   -0.365 | 
     | sb_wide/U982 |                     | ND2D0BWP40       | 0.035 | 0.000 |   0.044 |   -0.365 | 
     | sb_wide/U982 | A2 ^ -> ZN v        | ND2D0BWP40       | 0.062 | 0.047 |   0.091 |   -0.318 | 
     | sb_wide/U983 |                     | AO22D2BWP40      | 0.062 | 0.000 |   0.091 |   -0.318 | 
     | sb_wide/U983 | B2 v -> Z v         | AO22D2BWP40      | 0.105 | 0.115 |   0.206 |   -0.203 | 
     | sb_wide      | out_1_0[8] v        | sb_unq1          |       |       |   0.209 |   -0.200 | 
     |              |                     | pe_tile_new_unq1 | 0.105 | 0.003 |   0.209 |   -0.200 | 
     +--------------------------------------------------------------------------------------------+ 

