
*** Running vivado
    with args -log design_1_blk_mem_gen_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_blk_mem_gen_1_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_blk_mem_gen_1_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1172.355 ; gain = 236.980 ; free physical = 6029 ; free virtual = 27008
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_1_0' [/home/tansei/Desktop/cpu/2017/1stcore/cpu1/cpu2.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_0/synth/design_1_blk_mem_gen_1_0.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'design_1_blk_mem_gen_1_0' (11#1) [/home/tansei/Desktop/cpu/2017/1stcore/cpu1/cpu2.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_0/synth/design_1_blk_mem_gen_1_0.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:03:43 ; elapsed = 00:03:44 . Memory (MB): peak = 1590.766 ; gain = 655.391 ; free physical = 5912 ; free virtual = 26893
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:44 ; elapsed = 00:03:45 . Memory (MB): peak = 1590.766 ; gain = 655.391 ; free physical = 5915 ; free virtual = 26895
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1914.387 ; gain = 3.004 ; free physical = 5619 ; free virtual = 26600
Finished Constraint Validation : Time (s): cpu = 00:03:58 ; elapsed = 00:03:59 . Memory (MB): peak = 1914.387 ; gain = 979.012 ; free physical = 5617 ; free virtual = 26598
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:58 ; elapsed = 00:03:59 . Memory (MB): peak = 1914.387 ; gain = 979.012 ; free physical = 5617 ; free virtual = 26598
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:58 ; elapsed = 00:03:59 . Memory (MB): peak = 1914.387 ; gain = 979.012 ; free physical = 5617 ; free virtual = 26598
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:05 ; elapsed = 00:04:06 . Memory (MB): peak = 1914.387 ; gain = 979.012 ; free physical = 5620 ; free virtual = 26600
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:08 ; elapsed = 00:04:09 . Memory (MB): peak = 1914.391 ; gain = 979.016 ; free physical = 5614 ; free virtual = 26595
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:15 ; elapsed = 00:04:17 . Memory (MB): peak = 1950.062 ; gain = 1014.688 ; free physical = 5576 ; free virtual = 26557
Finished Timing Optimization : Time (s): cpu = 00:04:17 ; elapsed = 00:04:18 . Memory (MB): peak = 1993.062 ; gain = 1057.688 ; free physical = 5533 ; free virtual = 26514
Finished Technology Mapping : Time (s): cpu = 00:04:18 ; elapsed = 00:04:19 . Memory (MB): peak = 2046.836 ; gain = 1111.461 ; free physical = 5479 ; free virtual = 26459
Finished IO Insertion : Time (s): cpu = 00:04:18 ; elapsed = 00:04:20 . Memory (MB): peak = 2046.840 ; gain = 1111.465 ; free physical = 5479 ; free virtual = 26459
Finished Renaming Generated Instances : Time (s): cpu = 00:04:18 ; elapsed = 00:04:20 . Memory (MB): peak = 2046.840 ; gain = 1111.465 ; free physical = 5479 ; free virtual = 26459
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:19 ; elapsed = 00:04:21 . Memory (MB): peak = 2046.840 ; gain = 1111.465 ; free physical = 5479 ; free virtual = 26459
Finished Renaming Generated Ports : Time (s): cpu = 00:04:20 ; elapsed = 00:04:21 . Memory (MB): peak = 2046.840 ; gain = 1111.465 ; free physical = 5479 ; free virtual = 26459
Finished Handling Custom Attributes : Time (s): cpu = 00:04:20 ; elapsed = 00:04:21 . Memory (MB): peak = 2046.840 ; gain = 1111.465 ; free physical = 5479 ; free virtual = 26459
Finished Renaming Generated Nets : Time (s): cpu = 00:04:20 ; elapsed = 00:04:21 . Memory (MB): peak = 2046.840 ; gain = 1111.465 ; free physical = 5479 ; free virtual = 26459

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT3       |     8|
|2     |LUT4       |   184|
|3     |LUT5       |    40|
|4     |LUT6       |   928|
|5     |MUXF7      |   464|
|6     |MUXF8      |   216|
|7     |RAMB36E2   |   384|
|8     |RAMB36E2_1 |    40|
|9     |RAMB36E2_2 |    40|
|10    |FDRE       |    23|
|11    |FDSE       |    40|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:04:20 ; elapsed = 00:04:21 . Memory (MB): peak = 2046.840 ; gain = 1111.465 ; free physical = 5479 ; free virtual = 26459
synth_design: Time (s): cpu = 00:04:22 ; elapsed = 00:04:23 . Memory (MB): peak = 2059.355 ; gain = 1007.469 ; free physical = 5469 ; free virtual = 26449
