#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Nov 24 16:47:51 2019
# Process ID: 9648
# Current directory: E:/vivado_workspace/20190930_test/WRA_NOCORE/V3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9024 E:\vivado_workspace\20190930_test\WRA_NOCORE\V3\V3.xpr
# Log file: E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/vivado.log
# Journal file: E:/vivado_workspace/20190930_test/WRA_NOCORE/V3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/vivado_workspace/imagedata_ok/3/imagedata.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'blk_mem_gfgt' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'blk_mem_gfgt' (customized with software release 2018.1) has a different revision in the IP Catalog. * Current project part 'xc7a100tcsg324-1' and the part 'xc7a200tfbg484-1' used to customize the IP 'blk_mem_gfgt' do not match.
WARNING: [IP_Flow 19-2162] IP 'block_ram' is locked:
* Current project part 'xc7a100tcsg324-1' and the part 'xc7a200tfbg484-1' used to customize the IP 'block_ram' do not match.
WARNING: [IP_Flow 19-2162] IP 'dist_mem_gen_2' is locked:
* Current project part 'xc7a100tcsg324-1' and the part 'xc7a200tfbg484-1' used to customize the IP 'dist_mem_gen_2' do not match.
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* Current project part 'xc7a100tcsg324-1' and the part 'xc7a200tfbg484-1' used to customize the IP 'clk_wiz_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'dist_mem_gen_1' is locked:
* IP definition 'Distributed Memory Generator (8.0)' for IP 'dist_mem_gen_1' (customized with software release 2018.1) has a different revision in the IP Catalog. * Current project part 'xc7a100tcsg324-1' and the part 'xc7a200tfbg484-1' used to customize the IP 'dist_mem_gen_1' do not match.
WARNING: [IP_Flow 19-2162] IP 'dist_mem_gen_0' is locked:
* Current project part 'xc7a100tcsg324-1' and the part 'xc7a200tfbg484-1' used to customize the IP 'dist_mem_gen_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'blk_mem' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'blk_mem' (customized with software release 2018.1) has a different revision in the IP Catalog. * Current project part 'xc7a100tcsg324-1' and the part 'xc7a200tfbg484-1' used to customize the IP 'blk_mem' do not match.
WARNING: [IP_Flow 19-2162] IP 'mult' is locked:
* IP definition 'Multiplier (12.0)' for IP 'mult' (customized with software release 2018.1) has a different revision in the IP Catalog. * Current project part 'xc7a100tcsg324-1' and the part 'xc7a200tfbg484-1' used to customize the IP 'mult' do not match.
WARNING: [IP_Flow 19-2162] IP 'instrmemory' is locked:
* IP definition 'Distributed Memory Generator (8.0)' for IP 'instrmemory' (customized with software release 2018.1) has a different revision in the IP Catalog. * Current project part 'xc7a100tcsg324-1' and the part 'xc7a200tfbg484-1' used to customize the IP 'instrmemory' do not match.
WARNING: [IP_Flow 19-2162] IP 'DataFIFO' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'DataFIFO' (customized with software release 2018.1) has a different revision in the IP Catalog. * Current project part 'xc7a100tcsg324-1' and the part 'xc7a200tfbg484-1' used to customize the IP 'DataFIFO' do not match.
WARNING: [IP_Flow 19-2162] IP 'FilterRam' is locked:
* IP definition 'Distributed Memory Generator (8.0)' for IP 'FilterRam' (customized with software release 2018.1) has a different revision in the IP Catalog. * Current project part 'xc7a100tcsg324-1' and the part 'xc7a200tfbg484-1' used to customize the IP 'FilterRam' do not match.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 845.293 ; gain = 195.770
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files e:/vivado_workspace/20190930_test/Project/AT421-MN-80001-r0p0-02rel0/filterdata.coe] -no_script -reset -force -quiet
remove_files  e:/vivado_workspace/20190930_test/Project/AT421-MN-80001-r0p0-02rel0/filterdata.coe
export_ip_user_files -of_objects  [get_files E:/vivado_workspace/imagedata_ok/3/imagedata.coe] -no_script -reset -force -quiet
remove_files  E:/vivado_workspace/imagedata_ok/3/imagedata.coe
WARNING: [Vivado 12-4144] IP run blk_mem_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4144] IP run mult_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4144] IP run instrmemory_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4144] IP run DataFIFO_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4144] IP run FilterRam_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4172] The following IPs are either missing output products or output products are not up-to-date. Since these IPs are locked, no update to the output products cant be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/blk_mem_gfgt_1/blk_mem_gfgt.xci

synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/blk_mem/blk_mem.xci
E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/mult/mult.xci
E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/instrmemory/instrmemory.xci
E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/DataFIFO/DataFIFO.xci
E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/FilterRam/FilterRam.xci
E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/blk_mem_gfgt_1/blk_mem_gfgt.xci

WARNING: [IP_Flow 19-2162] IP 'blk_mem_gfgt' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'blk_mem_gfgt' (customized with software release 2018.1) has a different revision in the IP Catalog. * Current project part 'xc7a100tcsg324-1' and the part 'xc7a200tfbg484-1' used to customize the IP 'blk_mem_gfgt' do not match.
WARNING: [IP_Flow 19-2162] IP 'block_ram' is locked:
* Current project part 'xc7a100tcsg324-1' and the part 'xc7a200tfbg484-1' used to customize the IP 'block_ram' do not match.
WARNING: [IP_Flow 19-2162] IP 'dist_mem_gen_2' is locked:
* Current project part 'xc7a100tcsg324-1' and the part 'xc7a200tfbg484-1' used to customize the IP 'dist_mem_gen_2' do not match.
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* Current project part 'xc7a100tcsg324-1' and the part 'xc7a200tfbg484-1' used to customize the IP 'clk_wiz_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'dist_mem_gen_1' is locked:
* IP definition 'Distributed Memory Generator (8.0)' for IP 'dist_mem_gen_1' (customized with software release 2018.1) has a different revision in the IP Catalog. * Current project part 'xc7a100tcsg324-1' and the part 'xc7a200tfbg484-1' used to customize the IP 'dist_mem_gen_1' do not match.
WARNING: [IP_Flow 19-2162] IP 'dist_mem_gen_0' is locked:
* Current project part 'xc7a100tcsg324-1' and the part 'xc7a200tfbg484-1' used to customize the IP 'dist_mem_gen_0' do not match.
Top: top
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [Synth 8-6901] identifier 'InBuAddrWidth' is used before its declaration [E:/vivado_workspace/20190930_test/WRA_NOCORE/Buffer_Exchanger.v:14]
WARNING: [Synth 8-6901] identifier 'InBuAddrWidth' is used before its declaration [E:/vivado_workspace/20190930_test/WRA_NOCORE/Buffer_Grain_16_32_32bit.v:4]
WARNING: [Synth 8-6901] identifier 'InBuLineoutDW' is used before its declaration [E:/vivado_workspace/20190930_test/WRA_NOCORE/Buffer_Grain_16_32_32bit.v:7]
WARNING: [Synth 8-6901] identifier 'OutDaWidth' is used before its declaration [E:/vivado_workspace/20190930_test/WRA_NOCORE/DSP16.v:7]
WARNING: [Synth 8-6901] identifier 'OutDaWidth' is used before its declaration [E:/vivado_workspace/20190930_test/WRA_NOCORE/DSP16_lut.v:7]
WARNING: [Synth 8-6901] identifier 'InBuAddrWidth' is used before its declaration [E:/vivado_workspace/20190930_test/WRA_NOCORE/Ram_Grain_32_32bit.v:8]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1293.531 ; gain = 173.051
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/new/top_identify.v:3]
	Parameter MEM_DATA_BITS bound to: 64 - type: integer 
	Parameter ADDR_BITS bound to: 27 - type: integer 
	Parameter BUSRT_BITS bound to: 10 - type: integer 
	Parameter SLAVE_ADDR bound to: 7'b0111100 
	Parameter BIT_CTRL bound to: 1'b1 
	Parameter CLK_FREQ bound to: 26'b01011111010111100001000000 
	Parameter I2C_FREQ bound to: 18'b111101000010010000 
	Parameter CMOS_H_PIXEL bound to: 24'b000000000000001010000000 
	Parameter CMOS_V_PIXEL bound to: 24'b000000000000000111100000 
	Parameter NUM_ROW bound to: 1'b1 
	Parameter NUM_COL bound to: 3'b100 
	Parameter H_PIXEL bound to: 10'b1010000000 
	Parameter V_PIXEL bound to: 9'b111100000 
	Parameter DEPBIT bound to: 4'b1011 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/new/top_identify.v:229]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/new/top_identify.v:230]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_1' [e:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.v:71]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_1_clk_wiz' [e:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [E:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (1#1) [E:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [E:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61199]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 9 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 9 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 36 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (2#1) [E:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61199]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_1_clk_wiz' (3#1) [e:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_1' (4#1) [e:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.v:71]
INFO: [Synth 8-6157] synthesizing module 'i2c_ov5640_rgb565_cfg' [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/new/i2c_ov5640_rgb565_cfg.v:3]
	Parameter CMOS_H_PIXEL bound to: 24'b000000000000001010000000 
	Parameter CMOS_V_PIXEL bound to: 24'b000000000000000111100000 
	Parameter REG_NUM bound to: 8'b11111000 
	Parameter TOTAL_H_PIXEL bound to: 24'b000000000000011101000000 
	Parameter TOTAL_V_PIXEL bound to: 24'b000000000000001111011000 
INFO: [Synth 8-6155] done synthesizing module 'i2c_ov5640_rgb565_cfg' (5#1) [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/new/i2c_ov5640_rgb565_cfg.v:3]
INFO: [Synth 8-6157] synthesizing module 'i2c_dri' [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/new/i2c_dri.v:3]
	Parameter SLAVE_ADDR bound to: 7'b0111100 
	Parameter CLK_FREQ bound to: 26'b01011111010111100001000000 
	Parameter I2C_FREQ bound to: 18'b111101000010010000 
	Parameter st_idle bound to: 8'b00000001 
	Parameter st_sladdr bound to: 8'b00000010 
	Parameter st_addr16 bound to: 8'b00000100 
	Parameter st_addr8 bound to: 8'b00001000 
	Parameter st_data_wr bound to: 8'b00010000 
	Parameter st_addr_rd bound to: 8'b00100000 
	Parameter st_data_rd bound to: 8'b01000000 
	Parameter st_stop bound to: 8'b10000000 
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/new/i2c_dri.v:175]
INFO: [Synth 8-6155] done synthesizing module 'i2c_dri' (6#1) [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/new/i2c_dri.v:3]
INFO: [Synth 8-6157] synthesizing module 'image_process_new' [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/new/image_process_new.v:1]
INFO: [Synth 8-638] synthesizing module 'block_ram1' [e:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/block_ram1/synth/block_ram1.vhd:69]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 7200 - type: integer 
	Parameter C_HAS_CLK bound to: 1 - type: integer 
	Parameter C_HAS_D bound to: 1 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 1 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: no_coe_file_loaded - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 0 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 16 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_13' declared at 'e:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/block_ram1/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_13' [e:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/block_ram1/synth/block_ram1.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'block_ram1' (10#1) [e:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/block_ram1/synth/block_ram1.vhd:69]
WARNING: [Synth 8-689] width (14) of port connection 'a' does not match port width (13) of module 'block_ram1' [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/new/image_process_new.v:188]
WARNING: [Synth 8-6014] Unused sequential element rden_reg was removed.  [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/new/image_process_new.v:184]
WARNING: [Synth 8-3848] Net FIFO_COUNT in module/entity image_process_new does not have driver. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/new/image_process_new.v:21]
INFO: [Synth 8-6155] done synthesizing module 'image_process_new' (11#1) [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/new/image_process_new.v:1]
WARNING: [Synth 8-689] width (10) of port connection 'gray_word1_index' does not match port width (11) of module 'image_process_new' [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/new/top_identify.v:267]
WARNING: [Synth 8-7023] instance 'inst_image' of module 'image_process_new' has 18 connections declared, but only 10 given [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/new/top_identify.v:255]
INFO: [Synth 8-6157] synthesizing module 'WRA_NOCORE' [E:/vivado_workspace/20190930_test/WRA_NOCORE/WRA_NOCORE.v:19]
INFO: [Synth 8-6157] synthesizing module 'DataFIFO' [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/.Xil/Vivado-9648-GENGLONGFEI/realtime/DataFIFO_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DataFIFO' (12#1) [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/.Xil/Vivado-9648-GENGLONGFEI/realtime/DataFIFO_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'FilterRam' [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/.Xil/Vivado-9648-GENGLONGFEI/realtime/FilterRam_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FilterRam' (13#1) [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/.Xil/Vivado-9648-GENGLONGFEI/realtime/FilterRam_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'a' does not match port width (8) of module 'FilterRam' [E:/vivado_workspace/20190930_test/WRA_NOCORE/WRA_NOCORE.v:97]
INFO: [Synth 8-6157] synthesizing module 'FSM_Top' [E:/vivado_workspace/20190930_test/WRA_NOCORE/FSM_Top.v:19]
	Parameter IDLE bound to: 4'b0000 
	Parameter READINSTR bound to: 4'b0001 
	Parameter DECODE bound to: 4'b0010 
	Parameter LOADDATA bound to: 4'b0011 
	Parameter STARTWRA bound to: 4'b0100 
	Parameter RUNWRA bound to: 4'b0101 
	Parameter READRESULT bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'FSM_Top' (14#1) [E:/vivado_workspace/20190930_test/WRA_NOCORE/FSM_Top.v:19]
INFO: [Synth 8-6157] synthesizing module 'ProgramCnt' [E:/vivado_workspace/20190930_test/WRA_NOCORE/ProgramCnt.v:19]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCnt' (15#1) [E:/vivado_workspace/20190930_test/WRA_NOCORE/ProgramCnt.v:19]
INFO: [Synth 8-6157] synthesizing module 'InstrMem' [E:/vivado_workspace/20190930_test/WRA_NOCORE/InstrMem.v:19]
INFO: [Synth 8-6157] synthesizing module 'instrmemory' [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/.Xil/Vivado-9648-GENGLONGFEI/realtime/instrmemory_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'instrmemory' (16#1) [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/.Xil/Vivado-9648-GENGLONGFEI/realtime/instrmemory_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'InstrMem' (17#1) [E:/vivado_workspace/20190930_test/WRA_NOCORE/InstrMem.v:19]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [E:/vivado_workspace/20190930_test/WRA_NOCORE/Decoder.v:39]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (18#1) [E:/vivado_workspace/20190930_test/WRA_NOCORE/Decoder.v:39]
INFO: [Synth 8-6157] synthesizing module 'ReadResult' [E:/vivado_workspace/20190930_test/WRA_NOCORE/ReadResult.v:19]
	Parameter WRABoundLOW_BASE bound to: 16'b0100000000000000 
INFO: [Synth 8-226] default block is never used [E:/vivado_workspace/20190930_test/WRA_NOCORE/ReadResult.v:130]
INFO: [Synth 8-226] default block is never used [E:/vivado_workspace/20190930_test/WRA_NOCORE/ReadResult.v:151]
INFO: [Synth 8-6155] done synthesizing module 'ReadResult' (19#1) [E:/vivado_workspace/20190930_test/WRA_NOCORE/ReadResult.v:19]
INFO: [Synth 8-6157] synthesizing module 'DMA_WRA' [E:/vivado_workspace/20190930_test/WRA_NOCORE/DMA_WRA.v:19]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register data_cnt_reg in module DMA_WRA. [E:/vivado_workspace/20190930_test/WRA_NOCORE/DMA_WRA.v:68]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register filter_cnt_reg in module DMA_WRA. [E:/vivado_workspace/20190930_test/WRA_NOCORE/DMA_WRA.v:82]
INFO: [Synth 8-6155] done synthesizing module 'DMA_WRA' (20#1) [E:/vivado_workspace/20190930_test/WRA_NOCORE/DMA_WRA.v:19]
INFO: [Synth 8-6157] synthesizing module 'WRA_Top' [E:/vivado_workspace/20190930_test/WRA_NOCORE/WRA_Top.v:2]
INFO: [Synth 8-6157] synthesizing module 'Input_Buffer' [E:/vivado_workspace/20190930_test/WRA_NOCORE/Input_Buffer.v:6]
	Parameter InBuAddrWidth bound to: 8 - type: integer 
	Parameter InBuLineoutDW bound to: 128 - type: integer 
	Parameter ShareStackDep bound to: 32 - type: integer 
	Parameter NonShStackDep bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Buffer_Grain_16_32_32bit' [E:/vivado_workspace/20190930_test/WRA_NOCORE/Buffer_Grain_16_32_32bit.v:2]
	Parameter InBuAddrWidth bound to: 8 - type: integer 
	Parameter InBuLineoutDW bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Ram_Grain_32_32bit' [E:/vivado_workspace/20190930_test/WRA_NOCORE/Ram_Grain_32_32bit.v:5]
	Parameter InBuAddrWidth bound to: 8 - type: integer 
	Parameter ram_depth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Ram_Grain_32_32bit' (21#1) [E:/vivado_workspace/20190930_test/WRA_NOCORE/Ram_Grain_32_32bit.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Buffer_Grain_16_32_32bit' (22#1) [E:/vivado_workspace/20190930_test/WRA_NOCORE/Buffer_Grain_16_32_32bit.v:2]
WARNING: [Synth 8-3848] Net stack[15] in module/entity Input_Buffer does not have driver. [E:/vivado_workspace/20190930_test/WRA_NOCORE/Input_Buffer.v:142]
WARNING: [Synth 8-3848] Net stack[14] in module/entity Input_Buffer does not have driver. [E:/vivado_workspace/20190930_test/WRA_NOCORE/Input_Buffer.v:142]
WARNING: [Synth 8-3848] Net stack[13] in module/entity Input_Buffer does not have driver. [E:/vivado_workspace/20190930_test/WRA_NOCORE/Input_Buffer.v:142]
WARNING: [Synth 8-3848] Net stack1[7] in module/entity Input_Buffer does not have driver. [E:/vivado_workspace/20190930_test/WRA_NOCORE/Input_Buffer.v:143]
INFO: [Synth 8-6155] done synthesizing module 'Input_Buffer' (23#1) [E:/vivado_workspace/20190930_test/WRA_NOCORE/Input_Buffer.v:6]
WARNING: [Synth 8-689] width (12) of port connection 'a' does not match port width (8) of module 'Input_Buffer' [E:/vivado_workspace/20190930_test/WRA_NOCORE/WRA_Top.v:48]
INFO: [Synth 8-6157] synthesizing module 'Input_Trans' [E:/vivado_workspace/20190930_test/WRA_NOCORE/Input_Trans.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Input_Trans' (24#1) [E:/vivado_workspace/20190930_test/WRA_NOCORE/Input_Trans.v:2]
INFO: [Synth 8-6157] synthesizing module 'BtInB_Buffer' [E:/vivado_workspace/20190930_test/WRA_NOCORE/BtInB_Buffer.v:2]
	Parameter BankDaDep bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'blk_mem' [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/.Xil/Vivado-9648-GENGLONGFEI/realtime/blk_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem' (25#1) [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/.Xil/Vivado-9648-GENGLONGFEI/realtime/blk_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BtInB_Buffer' (26#1) [E:/vivado_workspace/20190930_test/WRA_NOCORE/BtInB_Buffer.v:2]
INFO: [Synth 8-6157] synthesizing module 'GFGt_Ram' [E:/vivado_workspace/20190930_test/WRA_NOCORE/GFGt_Ram.v:2]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gfgt' [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/.Xil/Vivado-9648-GENGLONGFEI/realtime/blk_mem_gfgt_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gfgt' (27#1) [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/.Xil/Vivado-9648-GENGLONGFEI/realtime/blk_mem_gfgt_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'GFGt_Ram' (28#1) [E:/vivado_workspace/20190930_test/WRA_NOCORE/GFGt_Ram.v:2]
INFO: [Synth 8-6157] synthesizing module 'DSP16_16' [E:/vivado_workspace/20190930_test/WRA_NOCORE/DSP16_16.v:2]
INFO: [Synth 8-6157] synthesizing module 'DSP16_lut' [E:/vivado_workspace/20190930_test/WRA_NOCORE/DSP16_lut.v:2]
	Parameter OutDaWidth bound to: 176 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mult_lut' [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/.Xil/Vivado-9648-GENGLONGFEI/realtime/mult_lut_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_lut' (29#1) [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/.Xil/Vivado-9648-GENGLONGFEI/realtime/mult_lut_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DSP16_lut' (30#1) [E:/vivado_workspace/20190930_test/WRA_NOCORE/DSP16_lut.v:2]
INFO: [Synth 8-6157] synthesizing module 'DSP16' [E:/vivado_workspace/20190930_test/WRA_NOCORE/DSP16.v:2]
	Parameter OutDaWidth bound to: 176 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mult' [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/.Xil/Vivado-9648-GENGLONGFEI/realtime/mult_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult' (31#1) [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/.Xil/Vivado-9648-GENGLONGFEI/realtime/mult_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DSP16' (32#1) [E:/vivado_workspace/20190930_test/WRA_NOCORE/DSP16.v:2]
INFO: [Synth 8-6155] done synthesizing module 'DSP16_16' (33#1) [E:/vivado_workspace/20190930_test/WRA_NOCORE/DSP16_16.v:2]
INFO: [Synth 8-6157] synthesizing module 'Channel_Accumu1_16' [E:/vivado_workspace/20190930_test/WRA_NOCORE/Channel_Accumu1_16.v:2]
	Parameter St1OutWidth bound to: 192 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Sign_Add' [E:/vivado_workspace/20190930_test/WRA_NOCORE/Sign_Add.v:1]
	Parameter width1 bound to: 11 - type: integer 
	Parameter width2 bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Sign_Add' (34#1) [E:/vivado_workspace/20190930_test/WRA_NOCORE/Sign_Add.v:1]
INFO: [Synth 8-6157] synthesizing module 'Sign_Add__parameterized0' [E:/vivado_workspace/20190930_test/WRA_NOCORE/Sign_Add.v:1]
	Parameter width1 bound to: 12 - type: integer 
	Parameter width2 bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Sign_Add__parameterized0' (34#1) [E:/vivado_workspace/20190930_test/WRA_NOCORE/Sign_Add.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Channel_Accumu1_16' (35#1) [E:/vivado_workspace/20190930_test/WRA_NOCORE/Channel_Accumu1_16.v:2]
INFO: [Synth 8-6157] synthesizing module 'Channel_Accumulator' [E:/vivado_workspace/20190930_test/WRA_NOCORE/Channel_Accumulator.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Channel_Accumulator' (36#1) [E:/vivado_workspace/20190930_test/WRA_NOCORE/Channel_Accumulator.v:3]
WARNING: [Synth 8-7023] instance 'Channel_Accumulator2' of module 'Channel_Accumulator' has 8 connections declared, but only 7 given [E:/vivado_workspace/20190930_test/WRA_NOCORE/WRA_Top.v:231]
WARNING: [Synth 8-7023] instance 'Channel_Accumulator3' of module 'Channel_Accumulator' has 8 connections declared, but only 7 given [E:/vivado_workspace/20190930_test/WRA_NOCORE/WRA_Top.v:241]
WARNING: [Synth 8-7023] instance 'Channel_Accumulator4' of module 'Channel_Accumulator' has 8 connections declared, but only 7 given [E:/vivado_workspace/20190930_test/WRA_NOCORE/WRA_Top.v:251]
INFO: [Synth 8-6157] synthesizing module 'Output_Trans' [E:/vivado_workspace/20190930_test/WRA_NOCORE/Output_Trans.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Output_Trans' (37#1) [E:/vivado_workspace/20190930_test/WRA_NOCORE/Output_Trans.v:2]
INFO: [Synth 8-6157] synthesizing module 'Buffer_Exchanger' [E:/vivado_workspace/20190930_test/WRA_NOCORE/Buffer_Exchanger.v:4]
	Parameter InBuAddrWidth bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Buffer_Exchanger' (38#1) [E:/vivado_workspace/20190930_test/WRA_NOCORE/Buffer_Exchanger.v:4]
INFO: [Synth 8-6157] synthesizing module 'WRA_ctl' [E:/vivado_workspace/20190930_test/WRA_NOCORE/WRA_ctl.v:7]
INFO: [Synth 8-6155] done synthesizing module 'WRA_ctl' (39#1) [E:/vivado_workspace/20190930_test/WRA_NOCORE/WRA_ctl.v:7]
INFO: [Synth 8-6155] done synthesizing module 'WRA_Top' (40#1) [E:/vivado_workspace/20190930_test/WRA_NOCORE/WRA_Top.v:2]
WARNING: [Synth 8-689] width (8) of port connection 'NInch_D_PInch_op' does not match port width (5) of module 'WRA_Top' [E:/vivado_workspace/20190930_test/WRA_NOCORE/WRA_NOCORE.v:191]
WARNING: [Synth 8-689] width (8) of port connection 'NOuch_D_POuch_op' does not match port width (5) of module 'WRA_Top' [E:/vivado_workspace/20190930_test/WRA_NOCORE/WRA_NOCORE.v:192]
INFO: [Synth 8-6155] done synthesizing module 'WRA_NOCORE' (41#1) [E:/vivado_workspace/20190930_test/WRA_NOCORE/WRA_NOCORE.v:19]
INFO: [Synth 8-6157] synthesizing module 'seg_display' [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/new/seg_display.v:3]
INFO: [Synth 8-6155] done synthesizing module 'seg_display' (42#1) [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/new/seg_display.v:3]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'inst_image'. This will prevent further optimization [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/new/top_identify.v:255]
INFO: [Synth 8-6155] done synthesizing module 'top' (43#1) [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/new/top_identify.v:3]
WARNING: [Synth 8-3917] design top has port cmos_rst_n driven by constant 1
WARNING: [Synth 8-3331] design WRA_ctl has unconnected port numslideV_op[4]
WARNING: [Synth 8-3331] design WRA_ctl has unconnected port numslideV_op[3]
WARNING: [Synth 8-3331] design WRA_ctl has unconnected port numslideV_op[2]
WARNING: [Synth 8-3331] design WRA_ctl has unconnected port numslideV_op[1]
WARNING: [Synth 8-3331] design WRA_ctl has unconnected port numslideV_op[0]
WARNING: [Synth 8-3331] design Buffer_Exchanger has unconnected port numslideH_op[8]
WARNING: [Synth 8-3331] design Buffer_Exchanger has unconnected port numslideH_op[7]
WARNING: [Synth 8-3331] design Buffer_Exchanger has unconnected port numslideH_op[6]
WARNING: [Synth 8-3331] design Buffer_Exchanger has unconnected port numslideH_op[5]
WARNING: [Synth 8-3331] design Buffer_Exchanger has unconnected port numslideH_op[4]
WARNING: [Synth 8-3331] design Buffer_Exchanger has unconnected port numslideH_op[3]
WARNING: [Synth 8-3331] design Buffer_Exchanger has unconnected port numslideH_op[2]
WARNING: [Synth 8-3331] design Buffer_Exchanger has unconnected port numslideH_op[1]
WARNING: [Synth 8-3331] design Buffer_Exchanger has unconnected port numslideH_op[0]
WARNING: [Synth 8-3331] design Output_Trans has unconnected port clk
WARNING: [Synth 8-3331] design Sign_Add__parameterized0 has unconnected port A[191]
WARNING: [Synth 8-3331] design Sign_Add__parameterized0 has unconnected port A[179]
WARNING: [Synth 8-3331] design Sign_Add__parameterized0 has unconnected port A[167]
WARNING: [Synth 8-3331] design Sign_Add__parameterized0 has unconnected port A[155]
WARNING: [Synth 8-3331] design Sign_Add__parameterized0 has unconnected port A[143]
WARNING: [Synth 8-3331] design Sign_Add__parameterized0 has unconnected port A[131]
WARNING: [Synth 8-3331] design Sign_Add__parameterized0 has unconnected port A[119]
WARNING: [Synth 8-3331] design Sign_Add__parameterized0 has unconnected port A[107]
WARNING: [Synth 8-3331] design Sign_Add__parameterized0 has unconnected port A[95]
WARNING: [Synth 8-3331] design Sign_Add__parameterized0 has unconnected port A[83]
WARNING: [Synth 8-3331] design Sign_Add__parameterized0 has unconnected port A[71]
WARNING: [Synth 8-3331] design Sign_Add__parameterized0 has unconnected port A[59]
WARNING: [Synth 8-3331] design Sign_Add__parameterized0 has unconnected port A[47]
WARNING: [Synth 8-3331] design Sign_Add__parameterized0 has unconnected port A[35]
WARNING: [Synth 8-3331] design Sign_Add__parameterized0 has unconnected port A[23]
WARNING: [Synth 8-3331] design Sign_Add__parameterized0 has unconnected port A[11]
WARNING: [Synth 8-3331] design Sign_Add__parameterized0 has unconnected port B[191]
WARNING: [Synth 8-3331] design Sign_Add__parameterized0 has unconnected port B[179]
WARNING: [Synth 8-3331] design Sign_Add__parameterized0 has unconnected port B[167]
WARNING: [Synth 8-3331] design Sign_Add__parameterized0 has unconnected port B[155]
WARNING: [Synth 8-3331] design Sign_Add__parameterized0 has unconnected port B[143]
WARNING: [Synth 8-3331] design Sign_Add__parameterized0 has unconnected port B[131]
WARNING: [Synth 8-3331] design Sign_Add__parameterized0 has unconnected port B[119]
WARNING: [Synth 8-3331] design Sign_Add__parameterized0 has unconnected port B[107]
WARNING: [Synth 8-3331] design Sign_Add__parameterized0 has unconnected port B[95]
WARNING: [Synth 8-3331] design Sign_Add__parameterized0 has unconnected port B[83]
WARNING: [Synth 8-3331] design Sign_Add__parameterized0 has unconnected port B[71]
WARNING: [Synth 8-3331] design Sign_Add__parameterized0 has unconnected port B[59]
WARNING: [Synth 8-3331] design Sign_Add__parameterized0 has unconnected port B[47]
WARNING: [Synth 8-3331] design Sign_Add__parameterized0 has unconnected port B[35]
WARNING: [Synth 8-3331] design Sign_Add__parameterized0 has unconnected port B[23]
WARNING: [Synth 8-3331] design Sign_Add__parameterized0 has unconnected port B[11]
WARNING: [Synth 8-3331] design GFGt_Ram has unconnected port a[15]
WARNING: [Synth 8-3331] design GFGt_Ram has unconnected port a[14]
WARNING: [Synth 8-3331] design GFGt_Ram has unconnected port a[13]
WARNING: [Synth 8-3331] design GFGt_Ram has unconnected port a[12]
WARNING: [Synth 8-3331] design Input_Trans has unconnected port clk
WARNING: [Synth 8-3331] design Input_Trans has unconnected port rst
WARNING: [Synth 8-3331] design Input_Trans has unconnected port fixpoint_op[1]
WARNING: [Synth 8-3331] design Input_Trans has unconnected port fixpoint_op[0]
WARNING: [Synth 8-3331] design Ram_Grain_32_32bit has unconnected port a[7]
WARNING: [Synth 8-3331] design Ram_Grain_32_32bit has unconnected port a[6]
WARNING: [Synth 8-3331] design Ram_Grain_32_32bit has unconnected port stride_op
WARNING: [Synth 8-3331] design Input_Buffer has unconnected port ex_we[31]
WARNING: [Synth 8-3331] design Input_Buffer has unconnected port ex_we[30]
WARNING: [Synth 8-3331] design Input_Buffer has unconnected port ex_we[29]
WARNING: [Synth 8-3331] design Input_Buffer has unconnected port ex_we[28]
WARNING: [Synth 8-3331] design Input_Buffer has unconnected port ex_we_padding[31]
WARNING: [Synth 8-3331] design Input_Buffer has unconnected port ex_we_padding[30]
WARNING: [Synth 8-3331] design Input_Buffer has unconnected port ex_we_padding[29]
WARNING: [Synth 8-3331] design Input_Buffer has unconnected port ex_we_padding[28]
WARNING: [Synth 8-3331] design WRA_Top has unconnected port a[11]
WARNING: [Synth 8-3331] design WRA_Top has unconnected port a[10]
WARNING: [Synth 8-3331] design WRA_Top has unconnected port a[9]
WARNING: [Synth 8-3331] design WRA_Top has unconnected port a[8]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[63]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[62]
WARNING: [Synth 8-3331] design spram has unconnected port qspo[15]
WARNING: [Synth 8-3331] design spram has unconnected port qspo[14]
WARNING: [Synth 8-3331] design spram has unconnected port qspo[13]
WARNING: [Synth 8-3331] design spram has unconnected port qspo[12]
WARNING: [Synth 8-3331] design spram has unconnected port qspo[11]
WARNING: [Synth 8-3331] design spram has unconnected port qspo[10]
WARNING: [Synth 8-3331] design spram has unconnected port qspo[9]
WARNING: [Synth 8-3331] design spram has unconnected port qspo[8]
WARNING: [Synth 8-3331] design spram has unconnected port qspo[7]
WARNING: [Synth 8-3331] design spram has unconnected port qspo[6]
WARNING: [Synth 8-3331] design spram has unconnected port qspo[5]
WARNING: [Synth 8-3331] design spram has unconnected port qspo[4]
WARNING: [Synth 8-3331] design spram has unconnected port qspo[3]
WARNING: [Synth 8-3331] design spram has unconnected port qspo[2]
WARNING: [Synth 8-3331] design spram has unconnected port qspo[1]
WARNING: [Synth 8-3331] design spram has unconnected port qspo[0]
WARNING: [Synth 8-3331] design spram has unconnected port i_ce
WARNING: [Synth 8-3331] design spram has unconnected port qspo_ce
WARNING: [Synth 8-3331] design spram has unconnected port qspo_rst
WARNING: [Synth 8-3331] design spram has unconnected port qspo_srst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[15]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[14]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[13]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[12]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[11]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[10]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[9]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[8]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1393.566 ; gain = 273.086
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1417.395 ; gain = 296.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1417.395 ; gain = 296.914
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/DataFIFO/DataFIFO.dcp' for cell 'WRA_NOCORE0/DataFIFO0'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/FilterRam/FilterRam.dcp' for cell 'WRA_NOCORE0/FilterRam0'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/instrmemory/instrmemory.dcp' for cell 'WRA_NOCORE0/InstrMem0/instrmemory0'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/blk_mem/blk_mem.dcp' for cell 'WRA_NOCORE0/WRA_Top0/BtInB_Buffer0/blk_mem0'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/blk_mem_gfgt_1/blk_mem_gfgt.dcp' for cell 'WRA_NOCORE0/WRA_Top0/GFGt_Ram0/blk_mem_gfgt1'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/mult_lut/mult_lut.dcp' for cell 'WRA_NOCORE0/WRA_Top0/DSP16_1/DSP16_1/mult1'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/mult/mult.dcp' for cell 'WRA_NOCORE0/WRA_Top0/DSP16_1/DSP16_2/mult1'
INFO: [Netlist 29-17] Analyzing 2365 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'pll/inst'
Finished Parsing XDC File [e:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'pll/inst'
Parsing XDC File [e:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'pll/inst'
Finished Parsing XDC File [e:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'pll/inst'
Parsing XDC File [e:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/DataFIFO/DataFIFO.xdc] for cell 'WRA_NOCORE0/DataFIFO0/U0'
Finished Parsing XDC File [e:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/DataFIFO/DataFIFO.xdc] for cell 'WRA_NOCORE0/DataFIFO0/U0'
Parsing XDC File [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc]
WARNING: [Vivado 12-584] No ports matched 'cmos_d[2]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'cmos_d[7]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[1]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:121]
WARNING: [Vivado 12-584] No ports matched 'vga_vs'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:122]
WARNING: [Vivado 12-584] No ports matched 'vga_hs'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:124]
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[9]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:125]
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[3]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:126]
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[8]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:128]
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[2]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:129]
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[4]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:132]
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[10]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:133]
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[7]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:134]
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[5]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:135]
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[11]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:136]
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[0]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:137]
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[6]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:138]
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[6]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:139]
WARNING: [Vivado 12-584] No ports matched 'vga_vs'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:140]
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[0]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:142]
WARNING: [Vivado 12-584] No ports matched 'vga_hs'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:143]
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[9]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:144]
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[3]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:146]
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[8]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:149]
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[2]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:151]
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[11]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:153]
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[5]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:154]
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[4]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:157]
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[10]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:159]
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[7]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:160]
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[1]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:161]
Finished Parsing XDC File [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1713.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 752 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 576 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 168 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:46 ; elapsed = 00:00:41 . Memory (MB): peak = 1713.594 ; gain = 593.113
107 Infos, 161 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:52 . Memory (MB): peak = 1713.594 ; gain = 828.172
reset_run blk_mem_synth_1
reset_run mult_synth_1
reset_run instrmemory_synth_1
reset_run DataFIFO_synth_1
reset_run FilterRam_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/blk_mem_gfgt_1/blk_mem_gfgt.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run blk_mem_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run mult_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run instrmemory_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run DataFIFO_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run FilterRam_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/blk_mem/blk_mem.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/mult/mult.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/instrmemory/instrmemory.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/DataFIFO/DataFIFO.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/FilterRam/FilterRam.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/blk_mem_gfgt_1/blk_mem_gfgt.xci

WARNING: [Project 1-576] IP 'E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/blk_mem/blk_mem.xci' in run blk_mem_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/mult/mult.xci' in run mult_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/instrmemory/instrmemory.xci' in run instrmemory_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/DataFIFO/DataFIFO.xci' in run DataFIFO_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/FilterRam/FilterRam.xci' in run FilterRam_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
[Sun Nov 24 17:30:50 2019] Launched blk_mem_synth_1, mult_synth_1, instrmemory_synth_1, DataFIFO_synth_1, FilterRam_synth_1...
Run output will be captured here:
blk_mem_synth_1: E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/blk_mem_synth_1/runme.log
mult_synth_1: E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/mult_synth_1/runme.log
instrmemory_synth_1: E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/instrmemory_synth_1/runme.log
DataFIFO_synth_1: E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/DataFIFO_synth_1/runme.log
FilterRam_synth_1: E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/FilterRam_synth_1/runme.log
[Sun Nov 24 17:30:51 2019] Launched synth_1...
Run output will be captured here: E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/DataFIFO/DataFIFO.dcp' for cell 'WRA_NOCORE0/DataFIFO0'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/FilterRam/FilterRam.dcp' for cell 'WRA_NOCORE0/FilterRam0'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/instrmemory/instrmemory.dcp' for cell 'WRA_NOCORE0/InstrMem0/instrmemory0'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/blk_mem/blk_mem.dcp' for cell 'WRA_NOCORE0/WRA_Top0/BtInB_Buffer0/blk_mem0'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/mult_lut/mult_lut.dcp' for cell 'WRA_NOCORE0/WRA_Top0/DSP16_1/DSP16_1/mult1'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/mult/mult.dcp' for cell 'WRA_NOCORE0/WRA_Top0/DSP16_1/DSP16_2/mult1'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/blk_mem_gfgt_1/blk_mem_gfgt.dcp' for cell 'WRA_NOCORE0/WRA_Top0/GFGt_Ram0/blk_mem_gfgt1'
INFO: [Netlist 29-17] Analyzing 9100 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 7 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'pll/inst'
Finished Parsing XDC File [e:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'pll/inst'
Parsing XDC File [e:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'pll/inst'
Finished Parsing XDC File [e:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'pll/inst'
Parsing XDC File [e:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/DataFIFO/DataFIFO.xdc] for cell 'WRA_NOCORE0/DataFIFO0/U0'
Finished Parsing XDC File [e:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/DataFIFO/DataFIFO.xdc] for cell 'WRA_NOCORE0/DataFIFO0/U0'
Parsing XDC File [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc]
WARNING: [Vivado 12-584] No ports matched 'cmos_d[2]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cmos_d[7]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[1]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_vs'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_hs'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[9]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[3]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[8]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[2]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[4]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[10]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[7]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[5]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[11]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[0]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[6]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[6]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_vs'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[0]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_hs'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[9]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[3]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[8]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[2]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:151]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:151]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[11]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[5]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:154]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:154]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[4]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[10]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[7]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_rgb[1]'. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/constrs_1/new/xdc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2033.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4352 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 1024 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 3136 instances
  RAM32X1S => RAM32X1S (RAMS32): 16 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 168 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 2084.156 ; gain = 370.563
report_power -name {power_1}
Command: report_power -name power_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:27 ; elapsed = 00:01:02 . Memory (MB): peak = 2960.211 ; gain = 858.039
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3136.270 ; gain = 104.758
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 24 17:53:15 2019...
