

================================================================
== Vitis HLS Report for 'node3'
================================================================
* Date:           Mon Oct  7 15:43:13 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_k3mm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.705 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   570026|   570026|  1.898 ms|  1.898 ms|  570026|  570026|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- loop16_loop17_loop18  |   570024|   570024|        26|          1|          1|  570000|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     3|        -|        -|    -|
|Expression           |        -|     -|        0|      426|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    60|     5532|     3312|    -|
|Memory               |       96|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|       99|    -|
|Register             |        -|     -|     3077|      608|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       96|    63|     8609|     4445|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        7|     2|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        2|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U1   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U2   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U3   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U4   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U5   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U6   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U7   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U8   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U9   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U10  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U11  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U12  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U13   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U14   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U15   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U16   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U17   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U18   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U19   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U20   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U21   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U22   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U23   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U24   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  60| 5532| 3312|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_5ns_7ns_7ns_12_4_1_U26  |mac_muladd_5ns_7ns_7ns_12_4_1  |  i0 * i1 + i2|
    |mac_muladd_5ns_8ns_8ns_13_4_1_U27  |mac_muladd_5ns_8ns_8ns_13_4_1  |  i0 * i1 + i2|
    |mac_muladd_7ns_8ns_8ns_15_4_1_U25  |mac_muladd_7ns_8ns_8ns_15_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    +---------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v49_U    |node3_v49_RAM_AUTO_1R1W  |       16|  0|   0|    0|  5700|   32|     1|       182400|
    |v49_1_U  |node3_v49_RAM_AUTO_1R1W  |       16|  0|   0|    0|  5700|   32|     1|       182400|
    |v49_2_U  |node3_v49_RAM_AUTO_1R1W  |       16|  0|   0|    0|  5700|   32|     1|       182400|
    |v49_3_U  |node3_v49_RAM_AUTO_1R1W  |       16|  0|   0|    0|  5700|   32|     1|       182400|
    |v49_4_U  |node3_v49_RAM_AUTO_1R1W  |       16|  0|   0|    0|  5700|   32|     1|       182400|
    |v49_5_U  |node3_v49_RAM_AUTO_1R1W  |       16|  0|   0|    0|  5700|   32|     1|       182400|
    +---------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                         |       96|  0|   0|    0| 34200|  192|     6|      1094400|
    +---------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln151_1_fu_627_p2               |         +|   0|  0|  27|          20|           1|
    |add_ln151_fu_767_p2                 |         +|   0|  0|  15|           8|           1|
    |add_ln152_1_fu_639_p2               |         +|   0|  0|  19|          12|           1|
    |add_ln152_fu_698_p2                 |         +|   0|  0|  14|           7|           1|
    |add_ln153_fu_745_p2                 |         +|   0|  0|  12|           5|           1|
    |and_ln151_fu_692_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state26_pp0_stage0_iter25  |       and|   0|  0|   2|           1|           1|
    |ap_condition_frp_pvb_no_bkwd_prs    |       and|   0|  0|   2|           1|           1|
    |ap_condition_frp_pvb_pf_start       |       and|   0|  0|   2|           1|           1|
    |pf_all_done                         |       and|   0|  0|   2|           1|           1|
    |pf_sync_continue                    |       and|   0|  0|   2|           1|           1|
    |cmp34_fu_787_p2                     |      icmp|   0|  0|  14|           7|           1|
    |cmp60_1_fu_735_p2                   |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln151_fu_621_p2                |      icmp|   0|  0|  27|          20|          20|
    |icmp_ln152_fu_633_p2                |      icmp|   0|  0|  19|          12|          12|
    |icmp_ln153_fu_686_p2                |      icmp|   0|  0|  12|           5|           3|
    |or_ln151_fu_676_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln152_1_fu_710_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln152_fu_704_p2                  |        or|   0|  0|   2|           1|           1|
    |add504144515869_fu_920_p3           |    select|   0|  0|  32|           1|          32|
    |add50_11646496067_fu_925_p3         |    select|   0|  0|  32|           1|          32|
    |add50_2535671_fu_915_p3             |    select|   0|  0|  32|           1|          32|
    |add50_36265_fu_930_p3               |    select|   0|  0|  32|           1|          32|
    |add50_473_fu_910_p3                 |    select|   0|  0|  32|           1|          32|
    |select_ln151_1_fu_773_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln151_fu_669_p3              |    select|   0|  0|   7|           1|           1|
    |select_ln152_1_fu_723_p3            |    select|   0|  0|   7|           1|           7|
    |select_ln152_2_fu_645_p3            |    select|   0|  0|  12|           1|           1|
    |select_ln152_fu_715_p3              |    select|   0|  0|   5|           1|           1|
    |v58_5_fu_903_p3                     |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln151_fu_681_p2                 |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 426|         125|         239|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_sig_allocacmp_indvar_flatten18_load  |   9|          2|   20|         40|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   12|         24|
    |ap_sig_allocacmp_v50_load               |   9|          2|    8|         16|
    |ap_sig_allocacmp_v51_load               |   9|          2|    7|         14|
    |ap_sig_allocacmp_v52_load               |   9|          2|    5|         10|
    |indvar_flatten18_fu_126                 |   9|          2|   20|         40|
    |indvar_flatten_fu_118                   |   9|          2|   12|         24|
    |real_start                              |   9|          2|    1|          2|
    |v50_fu_122                              |   9|          2|    8|         16|
    |v51_fu_114                              |   9|          2|    7|         14|
    |v52_fu_110                              |   9|          2|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  99|         22|  105|        210|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+----+----+-----+-----------+
    |                        Name                       | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------+----+----+-----+-----------+
    |add504144515869_reg_1479                           |  32|   0|   32|          0|
    |add50_11646496067_reg_1484                         |  32|   0|   32|          0|
    |add50_2535671_reg_1474                             |  32|   0|   32|          0|
    |add50_36265_reg_1489                               |  32|   0|   32|          0|
    |add50_473_reg_1469                                 |  32|   0|   32|          0|
    |add_ln164_reg_1163                                 |  13|   0|   13|          0|
    |ap_CS_fsm                                          |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter9_reg   |   1|   0|    1|          0|
    |ap_done_reg                                        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                   |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg                         |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter2_reg                         |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter3_reg                         |   1|   0|    1|          0|
    |cmp34_reg_1094                                     |   1|   0|    1|          0|
    |cmp60_1_reg_1065                                   |   1|   0|    1|          0|
    |icmp_ln151_reg_1032                                |   1|   0|    1|          0|
    |icmp_ln152_reg_1036                                |   1|   0|    1|          0|
    |indvar_flatten18_fu_126                            |  20|   0|   20|          0|
    |indvar_flatten_fu_118                              |  12|   0|   12|          0|
    |or_ln152_reg_1045                                  |   1|   0|    1|          0|
    |pf_all_done                                        |   1|   0|    1|          0|
    |select_ln151_1_reg_1079                            |   8|   0|    8|          0|
    |select_ln152_1_reg_1054                            |   7|   0|    7|          0|
    |select_ln152_1_reg_1054_pp0_iter2_reg              |   7|   0|    7|          0|
    |select_ln152_reg_1049                              |   5|   0|    5|          0|
    |start_once_reg                                     |   1|   0|    1|          0|
    |tmp_reg_1464                                       |  32|   0|   32|          0|
    |v49_1_addr_reg_1264                                |  13|   0|   13|          0|
    |v49_2_addr_reg_1270                                |  13|   0|   13|          0|
    |v49_3_addr_reg_1276                                |  13|   0|   13|          0|
    |v49_4_addr_reg_1282                                |  13|   0|   13|          0|
    |v49_5_addr_reg_1288                                |  13|   0|   13|          0|
    |v49_addr_reg_1258                                  |  13|   0|   13|          0|
    |v50_fu_122                                         |   8|   0|    8|          0|
    |v51_fu_114                                         |   7|   0|    7|          0|
    |v52_fu_110                                         |   5|   0|    5|          0|
    |v57_1_reg_1213                                     |  32|   0|   32|          0|
    |v58_11_reg_1329                                    |  32|   0|   32|          0|
    |v58_12_reg_1334                                    |  32|   0|   32|          0|
    |v58_13_reg_1339                                    |  32|   0|   32|          0|
    |v58_14_reg_1344                                    |  32|   0|   32|          0|
    |v58_5_reg_1459                                     |  32|   0|   32|          0|
    |v58_reg_1324                                       |  32|   0|   32|          0|
    |v59_10_reg_1354                                    |  32|   0|   32|          0|
    |v59_11_reg_1514                                    |  32|   0|   32|          0|
    |v59_1_reg_1300                                     |  32|   0|   32|          0|
    |v59_2_reg_1306                                     |  32|   0|   32|          0|
    |v59_3_reg_1312                                     |  32|   0|   32|          0|
    |v59_4_reg_1318                                     |  32|   0|   32|          0|
    |v59_5_reg_1349                                     |  32|   0|   32|          0|
    |v59_6_reg_1494                                     |  32|   0|   32|          0|
    |v59_7_reg_1499                                     |  32|   0|   32|          0|
    |v59_8_reg_1504                                     |  32|   0|   32|          0|
    |v59_9_reg_1509                                     |  32|   0|   32|          0|
    |v59_reg_1294                                       |  32|   0|   32|          0|
    |v60_10_reg_1531                                    |  32|   0|   32|          0|
    |v60_11_reg_1537                                    |  32|   0|   32|          0|
    |v60_12_reg_1543                                    |  32|   0|   32|          0|
    |v60_13_reg_1549                                    |  32|   0|   32|          0|
    |v60_14_reg_1519                                    |  32|   0|   32|          0|
    |v60_14_reg_1519_pp0_iter24_reg                     |  32|   0|   32|          0|
    |v60_5_reg_1439                                     |  32|   0|   32|          0|
    |v60_6_reg_1444                                     |  32|   0|   32|          0|
    |v60_7_reg_1449                                     |  32|   0|   32|          0|
    |v60_8_reg_1454                                     |  32|   0|   32|          0|
    |v60_9_reg_1525                                     |  32|   0|   32|          0|
    |v60_reg_1434                                       |  32|   0|   32|          0|
    |v62_0_0_load_reg_1168                              |  32|   0|   32|          0|
    |v62_0_1_load_reg_1384                              |  32|   0|   32|          0|
    |v62_1_0_load_reg_1173                              |  32|   0|   32|          0|
    |v62_1_1_load_reg_1389                              |  32|   0|   32|          0|
    |v62_2_0_load_reg_1178                              |  32|   0|   32|          0|
    |v62_2_1_load_reg_1394                              |  32|   0|   32|          0|
    |v62_3_0_load_reg_1183                              |  32|   0|   32|          0|
    |v62_3_1_load_reg_1399                              |  32|   0|   32|          0|
    |v62_4_0_load_reg_1188                              |  32|   0|   32|          0|
    |v62_4_1_load_reg_1404                              |  32|   0|   32|          0|
    |v62_5_0_load_reg_1193                              |  32|   0|   32|          0|
    |v62_5_1_load_reg_1198                              |  32|   0|   32|          0|
    |v63_0_load3_fu_134                                 |  32|   0|   32|          0|
    |v63_1_load1_fu_130                                 |  32|   0|   32|          0|
    |zext_ln159_2_reg_1119                              |  12|   0|   64|         52|
    |add_ln164_reg_1163                                 |  64|  32|   13|          0|
    |cmp34_reg_1094                                     |  64|  32|    1|          0|
    |cmp60_1_reg_1065                                   |  64|  32|    1|          0|
    |icmp_ln151_reg_1032                                |  64|  32|    1|          0|
    |icmp_ln152_reg_1036                                |  64|  32|    1|          0|
    |or_ln152_reg_1045                                  |  64|  32|    1|          0|
    |v49_1_addr_reg_1264                                |  64|  32|   13|          0|
    |v49_2_addr_reg_1270                                |  64|  32|   13|          0|
    |v49_3_addr_reg_1276                                |  64|  32|   13|          0|
    |v49_4_addr_reg_1282                                |  64|  32|   13|          0|
    |v49_5_addr_reg_1288                                |  64|  32|   13|          0|
    |v49_addr_reg_1258                                  |  64|  32|   13|          0|
    |v57_1_reg_1213                                     |  64|  32|   32|          0|
    |v59_1_reg_1300                                     |  64|  32|   32|          0|
    |v59_2_reg_1306                                     |  64|  32|   32|          0|
    |v59_3_reg_1312                                     |  64|  32|   32|          0|
    |v59_4_reg_1318                                     |  64|  32|   32|          0|
    |v59_reg_1294                                       |  64|  32|   32|          0|
    |zext_ln159_2_reg_1119                              |  64|  32|   64|         52|
    +---------------------------------------------------+----+----+-----+-----------+
    |Total                                              |3077| 608| 2265|        104|
    +---------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|         node3|  return value|
|start_full_n          |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|         node3|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|         node3|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|         node3|  return value|
|start_out             |  out|    1|  ap_ctrl_hs|         node3|  return value|
|start_write           |  out|    1|  ap_ctrl_hs|         node3|  return value|
|v69_0_din             |  out|   32|     ap_fifo|         v69_0|       pointer|
|v69_0_num_data_valid  |   in|   14|     ap_fifo|         v69_0|       pointer|
|v69_0_fifo_cap        |   in|   14|     ap_fifo|         v69_0|       pointer|
|v69_0_full_n          |   in|    1|     ap_fifo|         v69_0|       pointer|
|v69_0_write           |  out|    1|     ap_fifo|         v69_0|       pointer|
|v69_1_din             |  out|   32|     ap_fifo|         v69_1|       pointer|
|v69_1_num_data_valid  |   in|   14|     ap_fifo|         v69_1|       pointer|
|v69_1_fifo_cap        |   in|   14|     ap_fifo|         v69_1|       pointer|
|v69_1_full_n          |   in|    1|     ap_fifo|         v69_1|       pointer|
|v69_1_write           |  out|    1|     ap_fifo|         v69_1|       pointer|
|v69_2_din             |  out|   32|     ap_fifo|         v69_2|       pointer|
|v69_2_num_data_valid  |   in|   14|     ap_fifo|         v69_2|       pointer|
|v69_2_fifo_cap        |   in|   14|     ap_fifo|         v69_2|       pointer|
|v69_2_full_n          |   in|    1|     ap_fifo|         v69_2|       pointer|
|v69_2_write           |  out|    1|     ap_fifo|         v69_2|       pointer|
|v69_3_din             |  out|   32|     ap_fifo|         v69_3|       pointer|
|v69_3_num_data_valid  |   in|   14|     ap_fifo|         v69_3|       pointer|
|v69_3_fifo_cap        |   in|   14|     ap_fifo|         v69_3|       pointer|
|v69_3_full_n          |   in|    1|     ap_fifo|         v69_3|       pointer|
|v69_3_write           |  out|    1|     ap_fifo|         v69_3|       pointer|
|v69_4_din             |  out|   32|     ap_fifo|         v69_4|       pointer|
|v69_4_num_data_valid  |   in|   14|     ap_fifo|         v69_4|       pointer|
|v69_4_fifo_cap        |   in|   14|     ap_fifo|         v69_4|       pointer|
|v69_4_full_n          |   in|    1|     ap_fifo|         v69_4|       pointer|
|v69_4_write           |  out|    1|     ap_fifo|         v69_4|       pointer|
|v69_5_din             |  out|   32|     ap_fifo|         v69_5|       pointer|
|v69_5_num_data_valid  |   in|   14|     ap_fifo|         v69_5|       pointer|
|v69_5_fifo_cap        |   in|   14|     ap_fifo|         v69_5|       pointer|
|v69_5_full_n          |   in|    1|     ap_fifo|         v69_5|       pointer|
|v69_5_write           |  out|    1|     ap_fifo|         v69_5|       pointer|
|v62_0_0_address0      |  out|   12|   ap_memory|       v62_0_0|         array|
|v62_0_0_ce0           |  out|    1|   ap_memory|       v62_0_0|         array|
|v62_0_0_q0            |   in|   32|   ap_memory|       v62_0_0|         array|
|v62_0_1_address0      |  out|   12|   ap_memory|       v62_0_1|         array|
|v62_0_1_ce0           |  out|    1|   ap_memory|       v62_0_1|         array|
|v62_0_1_q0            |   in|   32|   ap_memory|       v62_0_1|         array|
|v62_1_0_address0      |  out|   12|   ap_memory|       v62_1_0|         array|
|v62_1_0_ce0           |  out|    1|   ap_memory|       v62_1_0|         array|
|v62_1_0_q0            |   in|   32|   ap_memory|       v62_1_0|         array|
|v62_1_1_address0      |  out|   12|   ap_memory|       v62_1_1|         array|
|v62_1_1_ce0           |  out|    1|   ap_memory|       v62_1_1|         array|
|v62_1_1_q0            |   in|   32|   ap_memory|       v62_1_1|         array|
|v62_2_0_address0      |  out|   12|   ap_memory|       v62_2_0|         array|
|v62_2_0_ce0           |  out|    1|   ap_memory|       v62_2_0|         array|
|v62_2_0_q0            |   in|   32|   ap_memory|       v62_2_0|         array|
|v62_2_1_address0      |  out|   12|   ap_memory|       v62_2_1|         array|
|v62_2_1_ce0           |  out|    1|   ap_memory|       v62_2_1|         array|
|v62_2_1_q0            |   in|   32|   ap_memory|       v62_2_1|         array|
|v62_3_0_address0      |  out|   12|   ap_memory|       v62_3_0|         array|
|v62_3_0_ce0           |  out|    1|   ap_memory|       v62_3_0|         array|
|v62_3_0_q0            |   in|   32|   ap_memory|       v62_3_0|         array|
|v62_3_1_address0      |  out|   12|   ap_memory|       v62_3_1|         array|
|v62_3_1_ce0           |  out|    1|   ap_memory|       v62_3_1|         array|
|v62_3_1_q0            |   in|   32|   ap_memory|       v62_3_1|         array|
|v62_4_0_address0      |  out|   12|   ap_memory|       v62_4_0|         array|
|v62_4_0_ce0           |  out|    1|   ap_memory|       v62_4_0|         array|
|v62_4_0_q0            |   in|   32|   ap_memory|       v62_4_0|         array|
|v62_4_1_address0      |  out|   12|   ap_memory|       v62_4_1|         array|
|v62_4_1_ce0           |  out|    1|   ap_memory|       v62_4_1|         array|
|v62_4_1_q0            |   in|   32|   ap_memory|       v62_4_1|         array|
|v62_5_0_address0      |  out|   12|   ap_memory|       v62_5_0|         array|
|v62_5_0_ce0           |  out|    1|   ap_memory|       v62_5_0|         array|
|v62_5_0_q0            |   in|   32|   ap_memory|       v62_5_0|         array|
|v62_5_1_address0      |  out|   12|   ap_memory|       v62_5_1|         array|
|v62_5_1_ce0           |  out|    1|   ap_memory|       v62_5_1|         array|
|v62_5_1_q0            |   in|   32|   ap_memory|       v62_5_1|         array|
|v63_0_address0        |  out|   15|   ap_memory|         v63_0|         array|
|v63_0_ce0             |  out|    1|   ap_memory|         v63_0|         array|
|v63_0_q0              |   in|   32|   ap_memory|         v63_0|         array|
|v63_1_address0        |  out|   15|   ap_memory|         v63_1|         array|
|v63_1_ce0             |  out|    1|   ap_memory|         v63_1|         array|
|v63_1_q0              |   in|   32|   ap_memory|         v63_1|         array|
+----------------------+-----+-----+------------+--------------+--------------+

