###############################################################
#  Generated by:      Cadence Innovus 18.10-p002_1
#  OS:                Linux x86_64(Host ID c125m-16.EECS.Berkeley.EDU)
#  Generated on:      Mon Dec 14 16:54:20 2020
#  Design:            riscv_top
#  Command:           opt_design -post_route -setup -hold
###############################################################
Path 1: MET (93.011 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[9][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[9][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+  134.500 (P)    0.000 (I)
            Arrival:=  894.163        0.000

              Setup:-   16.652
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  777.511
       Launch Clock:=    0.000
          Data Path:+  684.500
              Slack:=   93.011
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  60.500 |  60.700 | 
     | FE_PHN1770_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                             |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM   |     11 |  59.800 |  78.100 | 138.800 | 
     | FE_PHN1414_reset                               |       |       |  R   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                            |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     55 |  73.500 |  83.600 | 222.400 | 
     | cpu/FE_OFN0_reset                              |       |       |  R   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y           |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 173.000 | 117.000 | 339.400 | 
     | cpu/stage1/regfile/FE_DBTN92_reset             |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     75 | 186.100 | 109.200 | 448.600 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset   |       |       |  F   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     68 | 177.300 | 107.400 | 556.000 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset   |       |       |  F   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g76371/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |     12 | 148.700 | 128.500 | 684.500 | 
     | cpu/stage1/regfile/n_112                       |       |       |  R   | (net)                  |     12 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[9][26]/D            |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |     12 | 227.500 |   0.600 | 684.500 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 34.000 | 806.063 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00122/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 26.100 | 37.700 | 843.763 | 
     | cpu/stage1/regfile/CTS_62                          |       |           |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST17/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 27.300 | 11.200 | 854.963 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_56                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00069/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 10.000 | 39.200 | 894.163 | 
     | cpu/stage1/regfile/CTS_57                          |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[9][26]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 46.700 | 10.500 | 894.163 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET (95.017 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[8][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[8][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+  136.500 (P)    0.000 (I)
            Arrival:=  896.163        0.000

              Setup:-   16.646
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  779.517
       Launch Clock:=    0.000
          Data Path:+  684.500
              Slack:=   95.017
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  60.500 |  60.700 | 
     | FE_PHN1770_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                             |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM   |     11 |  59.800 |  78.100 | 138.800 | 
     | FE_PHN1414_reset                               |       |       |  R   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                            |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     55 |  73.500 |  83.600 | 222.400 | 
     | cpu/FE_OFN0_reset                              |       |       |  R   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y           |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 173.000 | 117.000 | 339.400 | 
     | cpu/stage1/regfile/FE_DBTN92_reset             |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     75 | 186.100 | 109.200 | 448.600 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset   |       |       |  F   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     68 | 177.300 | 107.400 | 556.000 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset   |       |       |  F   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g76371/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |     12 | 148.700 | 128.500 | 684.500 | 
     | cpu/stage1/regfile/n_112                       |       |       |  R   | (net)                  |     12 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[8][26]/D            |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |     12 | 227.500 |   0.600 | 684.500 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 34.200 | 806.263 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00120/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 26.100 | 37.500 | 843.763 | 
     | cpu/stage1/regfile/CTS_41                          |       |           |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST16/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 28.700 | 12.400 | 856.163 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_37                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00072/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 12.200 | 40.000 | 896.163 | 
     | cpu/stage1/regfile/CTS_38                          |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[8][26]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 48.200 | 10.800 | 896.163 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET (95.933 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[15][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[15][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+  138.900 (P)    0.000 (I)
            Arrival:=  898.563        0.000

              Setup:-   16.630
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  781.933
       Launch Clock:=    0.000
          Data Path:+  686.000
              Slack:=   95.933
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  60.500 |  60.700 | 
     | FE_PHN1770_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                             |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM   |     11 |  59.800 |  78.100 | 138.800 | 
     | FE_PHN1414_reset                               |       |       |  R   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                            |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     55 |  73.500 |  83.600 | 222.400 | 
     | cpu/FE_OFN0_reset                              |       |       |  R   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y           |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 173.000 | 117.000 | 339.400 | 
     | cpu/stage1/regfile/FE_DBTN92_reset             |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     75 | 186.100 | 109.200 | 448.600 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset   |       |       |  F   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     68 | 177.300 | 107.400 | 556.000 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset   |       |       |  F   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g76371/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |     12 | 148.700 | 130.000 | 686.000 | 
     | cpu/stage1/regfile/n_112                       |       |       |  R   | (net)                  |     12 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[15][26]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |     12 | 227.500 |   2.100 | 686.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 34.200 | 806.263 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00120/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 26.100 | 37.200 | 843.463 | 
     | cpu/stage1/regfile/CTS_41                          |       |           |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 28.600 | 11.600 | 855.063 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_33                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00051/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 10.600 | 43.500 | 898.563 | 
     | cpu/stage1/regfile/CTS_34                          |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[15][26]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 52.500 |  8.200 | 898.563 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET (97.631 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[5][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[5][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+  140.000 (P)    0.000 (I)
            Arrival:=  899.663        0.000

              Setup:-   16.632
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  783.031
       Launch Clock:=    0.000
          Data Path:+  685.400
              Slack:=   97.631
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  60.500 |  60.700 | 
     | FE_PHN1770_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                             |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM   |     11 |  59.800 |  78.100 | 138.800 | 
     | FE_PHN1414_reset                               |       |       |  R   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                            |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     55 |  73.500 |  83.600 | 222.400 | 
     | cpu/FE_OFN0_reset                              |       |       |  R   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y           |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 173.000 | 117.000 | 339.400 | 
     | cpu/stage1/regfile/FE_DBTN92_reset             |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     75 | 186.100 | 109.200 | 448.600 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset   |       |       |  F   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     68 | 177.300 | 107.400 | 556.000 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset   |       |       |  F   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g76371/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |     12 | 148.700 | 129.400 | 685.400 | 
     | cpu/stage1/regfile/n_112                       |       |       |  R   | (net)                  |     12 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[5][26]/D            |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |     12 | 227.500 |   1.500 | 685.400 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 33.400 | 805.463 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00118/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |      9 | 26.000 | 37.700 | 843.163 | 
     | cpu/stage1/regfile/CTS_20                          |       |           |  R   | (net)                 |      9 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST13/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 26.800 | 13.100 | 856.263 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_16                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00081/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 13.500 | 43.400 | 899.663 | 
     | cpu/stage1/regfile/CTS_17                          |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[5][26]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 52.800 |  8.000 | 899.663 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET (98.035 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[20][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[20][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+  139.600 (P)    0.000 (I)
            Arrival:=  899.263        0.000

              Setup:-   16.628
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  782.635
       Launch Clock:=    0.000
          Data Path:+  684.600
              Slack:=   98.035
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  60.500 |  60.700 | 
     | FE_PHN1770_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                             |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM   |     11 |  59.800 |  78.100 | 138.800 | 
     | FE_PHN1414_reset                               |       |       |  R   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                            |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     55 |  73.500 |  83.600 | 222.400 | 
     | cpu/FE_OFN0_reset                              |       |       |  R   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y           |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 173.000 | 117.000 | 339.400 | 
     | cpu/stage1/regfile/FE_DBTN92_reset             |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     75 | 186.100 | 109.200 | 448.600 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset   |       |       |  F   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     68 | 177.300 | 107.400 | 556.000 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset   |       |       |  F   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g76371/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |     12 | 148.700 | 128.600 | 684.600 | 
     | cpu/stage1/regfile/n_112                       |       |       |  R   | (net)                  |     12 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[20][26]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |     12 | 227.500 |   0.700 | 684.600 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 34.000 | 806.063 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00122/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 26.100 | 35.900 | 841.963 | 
     | cpu/stage1/regfile/CTS_62                          |       |           |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST28/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 26.900 | 13.800 | 855.763 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_48                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00036/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 14.800 | 43.500 | 899.263 | 
     | cpu/stage1/regfile/CTS_49                          |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[20][26]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 53.600 | 13.800 | 899.263 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET (99.347 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[21][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[21][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+  141.200 (P)    0.000 (I)
            Arrival:=  900.863        0.000

              Setup:-   16.616
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  784.247
       Launch Clock:=    0.000
          Data Path:+  684.900
              Slack:=   99.347
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  60.500 |  60.700 | 
     | FE_PHN1770_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                             |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM   |     11 |  59.800 |  78.100 | 138.800 | 
     | FE_PHN1414_reset                               |       |       |  R   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                            |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     55 |  73.500 |  83.600 | 222.400 | 
     | cpu/FE_OFN0_reset                              |       |       |  R   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y           |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 173.000 | 117.000 | 339.400 | 
     | cpu/stage1/regfile/FE_DBTN92_reset             |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     75 | 186.100 | 109.200 | 448.600 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset   |       |       |  F   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     68 | 177.300 | 107.400 | 556.000 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset   |       |       |  F   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g76371/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |     12 | 148.700 | 128.900 | 684.900 | 
     | cpu/stage1/regfile/n_112                       |       |       |  R   | (net)                  |     12 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[21][26]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |     12 | 227.500 |   1.000 | 684.900 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 34.200 | 806.263 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00120/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 26.100 | 37.300 | 843.563 | 
     | cpu/stage1/regfile/CTS_41                          |       |           |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST29/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 28.700 | 13.100 | 856.663 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_29                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00033/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 13.500 | 44.200 | 900.863 | 
     | cpu/stage1/regfile/CTS_30                          |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[21][26]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 56.600 | 15.100 | 900.863 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET (100.138 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[16][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[16][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+  141.500 (P)    0.000 (I)
            Arrival:=  901.163        0.000

              Setup:-   16.625
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  784.538
       Launch Clock:=    0.000
          Data Path:+  684.400
              Slack:=  100.138
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  60.500 |  60.700 | 
     | FE_PHN1770_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                             |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM   |     11 |  59.800 |  78.100 | 138.800 | 
     | FE_PHN1414_reset                               |       |       |  R   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                            |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     55 |  73.500 |  83.600 | 222.400 | 
     | cpu/FE_OFN0_reset                              |       |       |  R   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y           |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 173.000 | 117.000 | 339.400 | 
     | cpu/stage1/regfile/FE_DBTN92_reset             |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     75 | 186.100 | 109.200 | 448.600 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset   |       |       |  F   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     68 | 177.300 | 107.400 | 556.000 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset   |       |       |  F   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g76371/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |     12 | 148.700 | 128.400 | 684.400 | 
     | cpu/stage1/regfile/n_112                       |       |       |  R   | (net)                  |     12 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[16][26]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |     12 | 227.500 |   0.500 | 684.400 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 34.000 | 806.063 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00122/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 26.100 | 36.900 | 842.963 | 
     | cpu/stage1/regfile/CTS_62                          |       |           |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST24/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 27.200 | 15.400 | 858.363 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_50                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00048/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 17.800 | 42.800 | 901.163 | 
     | cpu/stage1/regfile/CTS_51                          |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[16][26]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 51.700 |  9.000 | 901.163 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET (100.347 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[7][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[7][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+  142.800 (P)    0.000 (I)
            Arrival:=  902.463        0.000

              Setup:-   16.616
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  785.847
       Launch Clock:=    0.000
          Data Path:+  685.500
              Slack:=  100.347
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  60.500 |  60.700 | 
     | FE_PHN1770_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                             |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM   |     11 |  59.800 |  78.100 | 138.800 | 
     | FE_PHN1414_reset                               |       |       |  R   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                            |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     55 |  73.500 |  83.600 | 222.400 | 
     | cpu/FE_OFN0_reset                              |       |       |  R   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y           |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 173.000 | 117.000 | 339.400 | 
     | cpu/stage1/regfile/FE_DBTN92_reset             |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     75 | 186.100 | 109.200 | 448.600 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset   |       |       |  F   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     68 | 177.300 | 107.400 | 556.000 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset   |       |       |  F   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g76371/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |     12 | 148.700 | 129.500 | 685.500 | 
     | cpu/stage1/regfile/n_112                       |       |       |  R   | (net)                  |     12 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[7][26]/D            |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |     12 | 227.500 |   1.600 | 685.500 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 34.200 | 806.263 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00120/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 26.100 | 37.300 | 843.563 | 
     | cpu/stage1/regfile/CTS_41                          |       |           |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST15/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 28.600 | 11.700 | 855.263 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_39                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00075/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 10.900 | 47.200 | 902.463 | 
     | cpu/stage1/regfile/CTS_40                          |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[7][26]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 56.600 |  8.700 | 902.463 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET (100.826 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[19][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[19][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+  143.600 (P)    0.000 (I)
            Arrival:=  903.263        0.000

              Setup:-   16.637
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  786.626
       Launch Clock:=    0.000
          Data Path:+  685.800
              Slack:=  100.826
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  60.500 |  60.700 | 
     | FE_PHN1770_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                             |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM   |     11 |  59.800 |  78.100 | 138.800 | 
     | FE_PHN1414_reset                               |       |       |  R   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                            |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     55 |  73.500 |  83.600 | 222.400 | 
     | cpu/FE_OFN0_reset                              |       |       |  R   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y           |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 173.000 | 117.000 | 339.400 | 
     | cpu/stage1/regfile/FE_DBTN92_reset             |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     75 | 186.100 | 109.200 | 448.600 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset   |       |       |  F   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     68 | 177.300 | 107.400 | 556.000 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset   |       |       |  F   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g76371/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |     12 | 148.700 | 129.800 | 685.800 | 
     | cpu/stage1/regfile/n_112                       |       |       |  R   | (net)                  |     12 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[19][26]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |     12 | 227.500 |   1.900 | 685.800 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 33.400 | 805.463 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00118/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |      9 | 26.000 | 37.400 | 842.863 | 
     | cpu/stage1/regfile/CTS_20                          |       |           |  R   | (net)                 |      9 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST27/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 26.800 | 13.900 | 856.763 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_8                           |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00039/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 15.000 | 46.500 | 903.263 | 
     | cpu/stage1/regfile/CTS_9                           |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[19][26]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 51.200 |  6.300 | 903.263 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET (101.532 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[2][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[2][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+  142.800 (P)    0.000 (I)
            Arrival:=  902.463        0.000

              Setup:-   16.631
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  785.832
       Launch Clock:=    0.000
          Data Path:+  684.300
              Slack:=  101.532
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  60.500 |  60.700 | 
     | FE_PHN1770_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                             |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM   |     11 |  59.800 |  78.100 | 138.800 | 
     | FE_PHN1414_reset                               |       |       |  R   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                            |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     55 |  73.500 |  83.600 | 222.400 | 
     | cpu/FE_OFN0_reset                              |       |       |  R   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y           |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 173.000 | 117.000 | 339.400 | 
     | cpu/stage1/regfile/FE_DBTN92_reset             |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     75 | 186.100 | 109.200 | 448.600 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset   |       |       |  F   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     68 | 177.300 | 107.400 | 556.000 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset   |       |       |  F   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g76371/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |     12 | 148.700 | 128.300 | 684.300 | 
     | cpu/stage1/regfile/n_112                       |       |       |  R   | (net)                  |     12 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[2][26]/D            |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |     12 | 227.500 |   0.400 | 684.300 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 34.000 | 806.063 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00122/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 26.100 | 34.700 | 840.763 | 
     | cpu/stage1/regfile/CTS_62                          |       |           |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST10/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 26.600 | 15.600 | 856.363 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_58                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00090/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 18.200 | 46.100 | 902.463 | 
     | cpu/stage1/regfile/CTS_59                          |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[2][26]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 53.000 |  8.400 | 902.463 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET (102.143 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[22][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[22][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+  144.800 (P)    0.000 (I)
            Arrival:=  904.463        0.000

              Setup:-   16.620
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  787.843
       Launch Clock:=    0.000
          Data Path:+  685.700
              Slack:=  102.143
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  60.500 |  60.700 | 
     | FE_PHN1770_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                             |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM   |     11 |  59.800 |  78.100 | 138.800 | 
     | FE_PHN1414_reset                               |       |       |  R   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                            |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     55 |  73.500 |  83.600 | 222.400 | 
     | cpu/FE_OFN0_reset                              |       |       |  R   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y           |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 173.000 | 117.000 | 339.400 | 
     | cpu/stage1/regfile/FE_DBTN92_reset             |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     75 | 186.100 | 109.200 | 448.600 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset   |       |       |  F   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     68 | 177.300 | 107.400 | 556.000 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset   |       |       |  F   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g76371/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |     12 | 148.700 | 129.700 | 685.700 | 
     | cpu/stage1/regfile/n_112                       |       |       |  R   | (net)                  |     12 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[22][26]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |     12 | 227.500 |   1.800 | 685.700 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 34.200 | 806.263 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00120/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 26.100 | 37.000 | 843.263 | 
     | cpu/stage1/regfile/CTS_41                          |       |           |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST30/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 28.600 | 12.800 | 856.063 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_27                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00030/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 12.900 | 48.400 | 904.463 | 
     | cpu/stage1/regfile/CTS_28                          |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[22][26]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 55.400 |  8.700 | 904.463 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET (102.229 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[24][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[24][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+  143.700 (P)    0.000 (I)
            Arrival:=  903.363        0.000

              Setup:-   16.634
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  786.729
       Launch Clock:=    0.000
          Data Path:+  684.500
              Slack:=  102.229
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  60.500 |  60.700 | 
     | FE_PHN1770_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                             |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM   |     11 |  59.800 |  78.100 | 138.800 | 
     | FE_PHN1414_reset                               |       |       |  R   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                            |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     55 |  73.500 |  83.600 | 222.400 | 
     | cpu/FE_OFN0_reset                              |       |       |  R   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y           |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 173.000 | 117.000 | 339.400 | 
     | cpu/stage1/regfile/FE_DBTN92_reset             |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     75 | 186.100 | 109.200 | 448.600 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset   |       |       |  F   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     68 | 177.300 | 107.400 | 556.000 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset   |       |       |  F   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g76371/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |     12 | 148.700 | 128.500 | 684.500 | 
     | cpu/stage1/regfile/n_112                       |       |       |  R   | (net)                  |     12 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[24][26]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |     12 | 227.500 |   0.600 | 684.500 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 34.000 | 806.063 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00122/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 26.100 | 37.800 | 843.863 | 
     | cpu/stage1/regfile/CTS_62                          |       |           |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST32/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 27.300 | 11.900 | 855.763 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_46                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00024/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 11.500 | 47.600 | 903.363 | 
     | cpu/stage1/regfile/CTS_47                          |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[24][26]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 51.800 |  8.000 | 903.363 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET (114.479 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[14][29]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[14][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+  131.900 (P)    0.000 (I)
            Arrival:=  891.563        0.000

              Setup:-   13.684
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  777.879
       Launch Clock:=    0.000
          Data Path:+  663.400
              Slack:=  114.479
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  60.500 |  60.700 | 
     | FE_PHN1770_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                             |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM   |     11 |  59.800 |  78.100 | 138.800 | 
     | FE_PHN1414_reset                               |       |       |  R   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                            |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     55 |  73.500 |  83.600 | 222.400 | 
     | cpu/FE_OFN0_reset                              |       |       |  R   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y           |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 173.000 | 117.000 | 339.400 | 
     | cpu/stage1/regfile/FE_DBTN92_reset             |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     75 | 186.100 | 109.200 | 448.600 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset   |       |       |  F   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     68 | 177.300 | 104.400 | 553.000 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset   |       |       |  F   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g76393/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |      8 | 148.500 | 110.400 | 663.400 | 
     | cpu/stage1/regfile/n_109                       |       |       |  R   | (net)                  |      8 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[14][29]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |      8 | 185.100 |   2.300 | 663.400 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 33.400 | 805.463 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00118/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |      9 | 26.000 | 36.400 | 841.863 | 
     | cpu/stage1/regfile/CTS_20                          |       |           |  R   | (net)                 |      9 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST22/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 26.600 | 11.200 | 853.063 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_12                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00054/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 10.000 | 38.500 | 891.563 | 
     | cpu/stage1/regfile/CTS_13                          |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[14][29]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 54.200 |  7.100 | 891.563 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET (115.669 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[14][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[14][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+  131.400 (P)    0.000 (I)
            Arrival:=  891.063        0.000

              Setup:-   15.394
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  775.669
       Launch Clock:=    0.000
          Data Path:+  660.000
              Slack:=  115.669
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  60.500 |  60.700 | 
     | FE_PHN1770_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                             |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM   |     11 |  59.800 |  78.100 | 138.800 | 
     | FE_PHN1414_reset                               |       |       |  R   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                            |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     55 |  73.500 |  83.600 | 222.400 | 
     | cpu/FE_OFN0_reset                              |       |       |  R   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y           |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 173.000 | 117.000 | 339.400 | 
     | cpu/stage1/regfile/FE_DBTN92_reset             |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     75 | 186.100 | 109.200 | 448.600 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset   |       |       |  F   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     68 | 177.300 |  91.200 | 539.800 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset   |       |       |  F   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g76553/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |     10 | 143.500 | 120.200 | 660.000 | 
     | cpu/stage1/regfile/n_87                        |       |       |  R   | (net)                  |     10 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[14][15]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |     10 | 209.900 |   1.900 | 660.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 33.400 | 805.463 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00118/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |      9 | 26.000 | 36.400 | 841.863 | 
     | cpu/stage1/regfile/CTS_20                          |       |           |  R   | (net)                 |      9 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST22/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 26.600 | 11.200 | 853.063 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_12                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00054/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 10.000 | 38.000 | 891.063 | 
     | cpu/stage1/regfile/CTS_13                          |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[14][15]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 54.800 |  6.600 | 891.063 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET (115.880 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[27][29]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[27][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+  132.800 (P)    0.000 (I)
            Arrival:=  892.463        0.000

              Setup:-   13.683
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  778.780
       Launch Clock:=    0.000
          Data Path:+  662.900
              Slack:=  115.880
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  60.500 |  60.700 | 
     | FE_PHN1770_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                             |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM   |     11 |  59.800 |  78.100 | 138.800 | 
     | FE_PHN1414_reset                               |       |       |  R   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                            |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     55 |  73.500 |  83.600 | 222.400 | 
     | cpu/FE_OFN0_reset                              |       |       |  R   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y           |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 173.000 | 117.000 | 339.400 | 
     | cpu/stage1/regfile/FE_DBTN92_reset             |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     75 | 186.100 | 109.200 | 448.600 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset   |       |       |  F   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     68 | 177.300 | 104.400 | 553.000 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset   |       |       |  F   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g76393/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |      8 | 148.500 | 109.900 | 662.900 | 
     | cpu/stage1/regfile/n_109                       |       |       |  R   | (net)                  |      8 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[27][29]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |      8 | 185.200 |   1.800 | 662.900 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 33.400 | 805.463 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00118/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |      9 | 26.000 | 32.900 | 838.363 | 
     | cpu/stage1/regfile/CTS_20                          |       |           |  R   | (net)                 |      9 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST35/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 24.600 | 12.500 | 850.863 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_4                           |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00015/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 12.500 | 41.600 | 892.463 | 
     | cpu/stage1/regfile/CTS_5                           |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[27][29]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 53.500 | 13.300 | 892.463 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET (116.723 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST12/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST12/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+   83.100 (P)    0.000 (I)
            Arrival:=  842.763        0.000

 Clock Gating Setup:-   34.940
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  707.823
       Launch Clock:=    0.000
          Data Path:+  591.100
              Slack:=  116.723
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                    |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                              |       | reset |  F   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                              |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  69.700 |  69.900 | 
     | FE_PHN1770_reset                                   |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                                 |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM   |     11 |  48.900 |  74.200 | 144.100 | 
     | FE_PHN1414_reset                                   |       |       |  F   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                                |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     55 |  64.400 |  73.300 | 217.400 | 
     | cpu/FE_OFN0_reset                                  |       |       |  F   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y               |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     39 | 131.200 | 133.100 | 350.500 | 
     | cpu/stage1/regfile/FE_DBTN92_reset                 |       |       |  R   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     75 | 240.600 | 116.300 | 466.800 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset       |       |       |  R   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     68 | 234.600 |  87.000 | 553.800 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset       |       |       |  R   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g72727/Y                        |       | B->Y  |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 189.700 |  37.300 | 591.100 | 
     | cpu/stage1/regfile/n_1623                          |       |       |  F   | (net)                  |      1 |         |         |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST12/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL     |      1 |  76.400 |   0.400 | 591.100 | 
     | IC_INST/ENA                                        |       |       |      |                        |        |         |         |         | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 33.400 | 805.463 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00118/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |      9 | 26.000 | 37.300 | 842.763 | 
     | cpu/stage1/regfile/CTS_20                          |       |      |  R   | (net)                 |      9 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST12/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |      9 | 26.800 |  5.600 | 842.763 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET (117.844 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[14][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[14][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+  132.000 (P)    0.000 (I)
            Arrival:=  891.663        0.000

              Setup:-   12.919
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  778.745
       Launch Clock:=    0.000
          Data Path:+  660.900
              Slack:=  117.844
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  60.500 |  60.700 | 
     | FE_PHN1770_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                             |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM   |     11 |  59.800 |  78.100 | 138.800 | 
     | FE_PHN1414_reset                               |       |       |  R   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                            |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     55 |  73.500 |  83.600 | 222.400 | 
     | cpu/FE_OFN0_reset                              |       |       |  R   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y           |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 173.000 | 117.000 | 339.400 | 
     | cpu/stage1/regfile/FE_DBTN92_reset             |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     75 | 186.100 | 109.200 | 448.600 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset   |       |       |  F   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     68 | 177.300 | 107.300 | 555.900 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset   |       |       |  F   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g76806/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |      8 | 148.600 | 105.000 | 660.900 | 
     | cpu/stage1/regfile/n_47                        |       |       |  R   | (net)                  |      8 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[14][26]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |      8 | 174.000 |   1.700 | 660.900 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 33.400 | 805.463 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00118/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |      9 | 26.000 | 36.400 | 841.863 | 
     | cpu/stage1/regfile/CTS_20                          |       |           |  R   | (net)                 |      9 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST22/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 26.600 | 11.200 | 853.063 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_12                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00054/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 10.000 | 38.600 | 891.663 | 
     | cpu/stage1/regfile/CTS_13                          |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[14][26]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 54.200 |  7.200 | 891.663 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET (119.371 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[8][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[8][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+  135.100 (P)    0.000 (I)
            Arrival:=  894.763        0.000

              Setup:-   15.392
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  779.371
       Launch Clock:=    0.000
          Data Path:+  660.000
              Slack:=  119.371
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  60.500 |  60.700 | 
     | FE_PHN1770_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                             |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM   |     11 |  59.800 |  78.100 | 138.800 | 
     | FE_PHN1414_reset                               |       |       |  R   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                            |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     55 |  73.500 |  83.600 | 222.400 | 
     | cpu/FE_OFN0_reset                              |       |       |  R   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y           |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 173.000 | 117.000 | 339.400 | 
     | cpu/stage1/regfile/FE_DBTN92_reset             |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     75 | 186.100 | 109.200 | 448.600 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset   |       |       |  F   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     68 | 177.300 |  91.200 | 539.800 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset   |       |       |  F   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g76553/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |     10 | 143.500 | 120.200 | 660.000 | 
     | cpu/stage1/regfile/n_87                        |       |       |  R   | (net)                  |     10 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[8][15]/D            |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |     10 | 209.900 |   1.900 | 660.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 34.200 | 806.263 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00120/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 26.100 | 37.500 | 843.763 | 
     | cpu/stage1/regfile/CTS_41                          |       |           |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST16/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 28.700 | 12.400 | 856.163 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_37                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00072/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 12.200 | 38.600 | 894.763 | 
     | cpu/stage1/regfile/CTS_38                          |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[8][15]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 48.100 |  9.400 | 894.763 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET (119.472 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[16][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[16][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+  135.300 (P)    0.000 (I)
            Arrival:=  894.963        0.000

              Setup:-   15.391
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  779.572
       Launch Clock:=    0.000
          Data Path:+  660.100
              Slack:=  119.472
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  60.500 |  60.700 | 
     | FE_PHN1770_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                             |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM   |     11 |  59.800 |  78.100 | 138.800 | 
     | FE_PHN1414_reset                               |       |       |  R   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                            |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     55 |  73.500 |  83.600 | 222.400 | 
     | cpu/FE_OFN0_reset                              |       |       |  R   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y           |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 173.000 | 117.000 | 339.400 | 
     | cpu/stage1/regfile/FE_DBTN92_reset             |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     75 | 186.100 | 109.200 | 448.600 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset   |       |       |  F   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     68 | 177.300 |  91.200 | 539.800 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset   |       |       |  F   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g76553/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |     10 | 143.500 | 120.300 | 660.100 | 
     | cpu/stage1/regfile/n_87                        |       |       |  R   | (net)                  |     10 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[16][15]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |     10 | 209.900 |   2.000 | 660.100 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 34.000 | 806.063 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00122/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 26.100 | 36.900 | 842.963 | 
     | cpu/stage1/regfile/CTS_62                          |       |           |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST24/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 27.200 | 15.400 | 858.363 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_50                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00048/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 17.800 | 36.600 | 894.963 | 
     | cpu/stage1/regfile/CTS_51                          |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[16][15]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 46.300 |  2.800 | 894.963 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET (119.480 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[23][29]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[23][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+  139.700 (P)    0.000 (I)
            Arrival:=  899.363        0.000

              Setup:-   14.083
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  785.280
       Launch Clock:=    0.000
          Data Path:+  665.800
              Slack:=  119.480
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  60.500 |  60.700 | 
     | FE_PHN1770_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                             |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM   |     11 |  59.800 |  78.100 | 138.800 | 
     | FE_PHN1414_reset                               |       |       |  R   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                            |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     55 |  73.500 |  83.600 | 222.400 | 
     | cpu/FE_OFN0_reset                              |       |       |  R   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y           |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 173.000 | 117.000 | 339.400 | 
     | cpu/stage1/regfile/FE_DBTN92_reset             |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     75 | 186.100 | 109.200 | 448.600 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset   |       |       |  F   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     68 | 177.300 | 104.100 | 552.700 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset   |       |       |  F   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g76228/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |      9 | 148.500 | 113.100 | 665.800 | 
     | cpu/stage1/regfile/n_133                       |       |       |  R   | (net)                  |      9 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[23][29]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |      9 | 191.000 |   1.900 | 665.800 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 34.200 | 806.263 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00120/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 26.100 | 36.900 | 843.163 | 
     | cpu/stage1/regfile/CTS_41                          |       |           |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST31/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 28.600 | 13.000 | 856.163 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_25                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00027/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 13.200 | 43.200 | 899.363 | 
     | cpu/stage1/regfile/CTS_26                          |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[23][29]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 53.200 | 13.900 | 899.363 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET (119.694 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[4][29]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[4][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+  139.600 (P)    0.000 (I)
            Arrival:=  899.263        0.000

              Setup:-   14.069
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  785.194
       Launch Clock:=    0.000
          Data Path:+  665.500
              Slack:=  119.694
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  60.500 |  60.700 | 
     | FE_PHN1770_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                             |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM   |     11 |  59.800 |  78.100 | 138.800 | 
     | FE_PHN1414_reset                               |       |       |  R   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                            |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     55 |  73.500 |  83.600 | 222.400 | 
     | cpu/FE_OFN0_reset                              |       |       |  R   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y           |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 173.000 | 117.000 | 339.400 | 
     | cpu/stage1/regfile/FE_DBTN92_reset             |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     75 | 186.100 | 109.200 | 448.600 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset   |       |       |  F   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     68 | 177.300 | 104.100 | 552.700 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset   |       |       |  F   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g76228/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |      9 | 148.500 | 112.800 | 665.500 | 
     | cpu/stage1/regfile/n_133                       |       |       |  R   | (net)                  |      9 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[4][29]/D            |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |      9 | 191.000 |   1.600 | 665.500 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 33.400 | 805.463 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00118/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |      9 | 26.000 | 37.300 | 842.763 | 
     | cpu/stage1/regfile/CTS_20                          |       |           |  R   | (net)                 |      9 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST12/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 26.800 | 12.000 | 854.763 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_18                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00084/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 11.500 | 44.500 | 899.263 | 
     | cpu/stage1/regfile/CTS_19                          |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[4][29]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 50.500 |  5.500 | 899.263 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET (120.216 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[9][29]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[9][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+  135.800 (P)    0.000 (I)
            Arrival:=  895.463        0.000

              Setup:-   13.647
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  781.816
       Launch Clock:=    0.000
          Data Path:+  661.600
              Slack:=  120.216
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  60.500 |  60.700 | 
     | FE_PHN1770_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                             |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM   |     11 |  59.800 |  78.100 | 138.800 | 
     | FE_PHN1414_reset                               |       |       |  R   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                            |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     55 |  73.500 |  83.600 | 222.400 | 
     | cpu/FE_OFN0_reset                              |       |       |  R   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y           |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 173.000 | 117.000 | 339.400 | 
     | cpu/stage1/regfile/FE_DBTN92_reset             |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     75 | 186.100 | 109.200 | 448.600 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset   |       |       |  F   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     68 | 177.300 | 104.400 | 553.000 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset   |       |       |  F   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g76393/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |      8 | 148.500 | 108.600 | 661.600 | 
     | cpu/stage1/regfile/n_109                       |       |       |  R   | (net)                  |      8 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[9][29]/D            |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |      8 | 185.200 |   0.500 | 661.600 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 34.000 | 806.063 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00122/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 26.100 | 37.700 | 843.763 | 
     | cpu/stage1/regfile/CTS_62                          |       |           |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST17/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 27.300 | 11.200 | 854.963 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_56                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00069/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 10.000 | 40.500 | 895.463 | 
     | cpu/stage1/regfile/CTS_57                          |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[9][29]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 47.800 | 11.800 | 895.463 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET (120.511 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[8][29]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[8][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+  139.200 (P)    0.000 (I)
            Arrival:=  898.863        0.000

              Setup:-   14.052
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  784.811
       Launch Clock:=    0.000
          Data Path:+  664.300
              Slack:=  120.511
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  60.500 |  60.700 | 
     | FE_PHN1770_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                             |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM   |     11 |  59.800 |  78.100 | 138.800 | 
     | FE_PHN1414_reset                               |       |       |  R   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                            |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     55 |  73.500 |  83.600 | 222.400 | 
     | cpu/FE_OFN0_reset                              |       |       |  R   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y           |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 173.000 | 117.000 | 339.400 | 
     | cpu/stage1/regfile/FE_DBTN92_reset             |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     75 | 186.100 | 109.200 | 448.600 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset   |       |       |  F   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     68 | 177.300 | 104.100 | 552.700 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset   |       |       |  F   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g76228/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |      9 | 148.500 | 111.600 | 664.300 | 
     | cpu/stage1/regfile/n_133                       |       |       |  R   | (net)                  |      9 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[8][29]/D            |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |      9 | 190.800 |   0.400 | 664.300 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 34.200 | 806.263 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00120/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 26.100 | 37.500 | 843.763 | 
     | cpu/stage1/regfile/CTS_41                          |       |           |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST16/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 28.700 | 12.400 | 856.163 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_37                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00072/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 12.200 | 42.700 | 898.863 | 
     | cpu/stage1/regfile/CTS_38                          |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[8][29]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 49.600 | 13.500 | 898.863 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET (120.893 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+   83.800 (P)    0.000 (I)
            Arrival:=  843.463        0.000

 Clock Gating Setup:-   33.770
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  709.693
       Launch Clock:=    0.000
          Data Path:+  588.800
              Slack:=  120.893
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                    |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                              |       | reset |  F   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                              |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  69.700 |  69.900 | 
     | FE_PHN1770_reset                                   |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                                 |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM   |     11 |  48.900 |  74.200 | 144.100 | 
     | FE_PHN1414_reset                                   |       |       |  F   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                                |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     55 |  64.400 |  73.300 | 217.400 | 
     | cpu/FE_OFN0_reset                                  |       |       |  F   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y               |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     39 | 131.200 | 133.100 | 350.500 | 
     | cpu/stage1/regfile/FE_DBTN92_reset                 |       |       |  R   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     75 | 240.600 | 116.300 | 466.800 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset       |       |       |  R   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     68 | 234.600 |  90.100 | 556.900 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset       |       |       |  R   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g72733/Y                        |       | B->Y  |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 191.200 |  31.900 | 588.800 | 
     | cpu/stage1/regfile/n_1612                          |       |       |  F   | (net)                  |      1 |         |         |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL     |      1 |  70.200 |   0.300 | 588.800 | 
     | IC_INST/ENA                                        |       |       |      |                        |        |         |         |         | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 34.200 | 806.263 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00120/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 26.100 | 37.200 | 843.463 | 
     | cpu/stage1/regfile/CTS_41                          |       |      |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     10 | 28.600 |  4.800 | 843.463 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET (121.513 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST21/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST21/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+   83.900 (P)    0.000 (I)
            Arrival:=  843.563        0.000

 Clock Gating Setup:-   33.450
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  710.113
       Launch Clock:=    0.000
          Data Path:+  588.600
              Slack:=  121.513
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                    |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                              |       | reset |  F   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                              |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  69.700 |  69.900 | 
     | FE_PHN1770_reset                                   |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                                 |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM   |     11 |  48.900 |  74.200 | 144.100 | 
     | FE_PHN1414_reset                                   |       |       |  F   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                                |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     55 |  64.400 |  73.300 | 217.400 | 
     | cpu/FE_OFN0_reset                                  |       |       |  F   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y               |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     39 | 131.200 | 133.100 | 350.500 | 
     | cpu/stage1/regfile/FE_DBTN92_reset                 |       |       |  R   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     75 | 240.600 | 116.300 | 466.800 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset       |       |       |  R   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     68 | 234.600 |  91.600 | 558.400 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset       |       |       |  R   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g72831/Y                        |       | B->Y  |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 191.900 |  30.200 | 588.600 | 
     | cpu/stage1/regfile/n_1614                          |       |       |  F   | (net)                  |      1 |         |         |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST21/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL     |      1 |  68.600 |   0.200 | 588.600 | 
     | IC_INST/ENA                                        |       |       |      |                        |        |         |         |         | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 34.200 | 806.263 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00120/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 26.100 | 37.300 | 843.563 | 
     | cpu/stage1/regfile/CTS_41                          |       |      |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST21/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     10 | 28.700 |  4.900 | 843.563 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET (121.815 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[25][29]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[25][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+  140.500 (P)    0.000 (I)
            Arrival:=  900.163        0.000

              Setup:-   14.048
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  786.115
       Launch Clock:=    0.000
          Data Path:+  664.300
              Slack:=  121.815
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  60.500 |  60.700 | 
     | FE_PHN1770_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                             |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM   |     11 |  59.800 |  78.100 | 138.800 | 
     | FE_PHN1414_reset                               |       |       |  R   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                            |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     55 |  73.500 |  83.600 | 222.400 | 
     | cpu/FE_OFN0_reset                              |       |       |  R   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y           |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 173.000 | 117.000 | 339.400 | 
     | cpu/stage1/regfile/FE_DBTN92_reset             |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     75 | 186.100 | 109.200 | 448.600 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset   |       |       |  F   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     68 | 177.300 | 104.100 | 552.700 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset   |       |       |  F   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g76228/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |      9 | 148.500 | 111.600 | 664.300 | 
     | cpu/stage1/regfile/n_133                       |       |       |  R   | (net)                  |      9 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[25][29]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |      9 | 190.800 |   0.400 | 664.300 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 34.200 | 806.263 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00120/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 26.100 | 37.500 | 843.763 | 
     | cpu/stage1/regfile/CTS_41                          |       |           |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST33/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 28.700 | 11.600 | 855.363 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_23                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00021/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 10.700 | 44.800 | 900.163 | 
     | cpu/stage1/regfile/CTS_24                          |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[25][29]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 50.600 | 10.400 | 900.163 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET (122.070 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[4][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[4][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+  138.000 (P)    0.000 (I)
            Arrival:=  897.663        0.000

              Setup:-   15.393
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  782.270
       Launch Clock:=    0.000
          Data Path:+  660.200
              Slack:=  122.070
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  60.500 |  60.700 | 
     | FE_PHN1770_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                             |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM   |     11 |  59.800 |  78.100 | 138.800 | 
     | FE_PHN1414_reset                               |       |       |  R   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                            |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     55 |  73.500 |  83.600 | 222.400 | 
     | cpu/FE_OFN0_reset                              |       |       |  R   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y           |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 173.000 | 117.000 | 339.400 | 
     | cpu/stage1/regfile/FE_DBTN92_reset             |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     75 | 186.100 | 109.200 | 448.600 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset   |       |       |  F   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     68 | 177.300 |  91.200 | 539.800 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset   |       |       |  F   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g76553/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |     10 | 143.500 | 120.400 | 660.200 | 
     | cpu/stage1/regfile/n_87                        |       |       |  R   | (net)                  |     10 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[4][15]/D            |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |     10 | 209.900 |   2.100 | 660.200 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 33.400 | 805.463 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00118/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |      9 | 26.000 | 37.300 | 842.763 | 
     | cpu/stage1/regfile/CTS_20                          |       |           |  R   | (net)                 |      9 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST12/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 26.800 | 12.000 | 854.763 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_18                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00084/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 11.500 | 42.900 | 897.663 | 
     | cpu/stage1/regfile/CTS_19                          |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[4][15]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 51.400 |  3.900 | 897.663 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET (122.397 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[29][29]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[29][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+  141.300 (P)    0.000 (I)
            Arrival:=  900.963        0.000

              Setup:-   14.066
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  786.897
       Launch Clock:=    0.000
          Data Path:+  664.500
              Slack:=  122.397
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  60.500 |  60.700 | 
     | FE_PHN1770_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                             |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM   |     11 |  59.800 |  78.100 | 138.800 | 
     | FE_PHN1414_reset                               |       |       |  R   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                            |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     55 |  73.500 |  83.600 | 222.400 | 
     | cpu/FE_OFN0_reset                              |       |       |  R   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y           |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 173.000 | 117.000 | 339.400 | 
     | cpu/stage1/regfile/FE_DBTN92_reset             |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     75 | 186.100 | 109.200 | 448.600 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset   |       |       |  F   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     68 | 177.300 | 104.100 | 552.700 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset   |       |       |  F   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g76228/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |      9 | 148.500 | 111.800 | 664.500 | 
     | cpu/stage1/regfile/n_133                       |       |       |  R   | (net)                  |      9 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[29][29]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |      9 | 190.800 |   0.600 | 664.500 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 34.000 | 806.063 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00122/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 26.100 | 36.200 | 842.263 | 
     | cpu/stage1/regfile/CTS_62                          |       |           |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST37/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 27.000 | 12.600 | 854.863 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_43                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00009/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 12.800 | 46.100 | 900.963 | 
     | cpu/stage1/regfile/CTS_42                          |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[29][29]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 52.900 |  5.900 | 900.963 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET (122.493 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[6][29]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[6][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+  139.900 (P)    0.000 (I)
            Arrival:=  899.563        0.000

              Setup:-   13.670
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  785.893
       Launch Clock:=    0.000
          Data Path:+  663.400
              Slack:=  122.493
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  60.500 |  60.700 | 
     | FE_PHN1770_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                             |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM   |     11 |  59.800 |  78.100 | 138.800 | 
     | FE_PHN1414_reset                               |       |       |  R   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                            |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     55 |  73.500 |  83.600 | 222.400 | 
     | cpu/FE_OFN0_reset                              |       |       |  R   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y           |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 173.000 | 117.000 | 339.400 | 
     | cpu/stage1/regfile/FE_DBTN92_reset             |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     75 | 186.100 | 109.200 | 448.600 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset   |       |       |  F   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     68 | 177.300 | 104.400 | 553.000 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset   |       |       |  F   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g76393/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |      8 | 148.500 | 110.400 | 663.400 | 
     | cpu/stage1/regfile/n_109                       |       |       |  R   | (net)                  |      8 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[6][29]/D            |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |      8 | 185.100 |   2.300 | 663.400 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 30.600 | 802.663 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 24.600 | 38.800 | 841.463 | 
     | CTS_3                                              |       |           |  R   | (net)                 |      4 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST14/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 34.800 | 12.600 | 854.063 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_64                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00078/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 12.500 | 45.500 | 899.563 | 
     | cpu/stage1/regfile/CTS_63                          |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[6][29]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 53.000 |  4.600 | 899.563 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET (122.670 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[6][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[6][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+  138.400 (P)    0.000 (I)
            Arrival:=  898.063        0.000

              Setup:-   15.393
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  782.670
       Launch Clock:=    0.000
          Data Path:+  660.000
              Slack:=  122.670
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  60.500 |  60.700 | 
     | FE_PHN1770_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                             |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM   |     11 |  59.800 |  78.100 | 138.800 | 
     | FE_PHN1414_reset                               |       |       |  R   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                            |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     55 |  73.500 |  83.600 | 222.400 | 
     | cpu/FE_OFN0_reset                              |       |       |  R   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y           |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 173.000 | 117.000 | 339.400 | 
     | cpu/stage1/regfile/FE_DBTN92_reset             |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     75 | 186.100 | 109.200 | 448.600 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset   |       |       |  F   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     68 | 177.300 |  91.200 | 539.800 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset   |       |       |  F   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g76553/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |     10 | 143.500 | 120.200 | 660.000 | 
     | cpu/stage1/regfile/n_87                        |       |       |  R   | (net)                  |     10 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[6][15]/D            |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |     10 | 209.900 |   1.900 | 660.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 30.600 | 802.663 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 24.600 | 38.800 | 841.463 | 
     | CTS_3                                              |       |           |  R   | (net)                 |      4 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST14/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 34.800 | 12.600 | 854.063 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_64                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00078/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 12.500 | 44.000 | 898.063 | 
     | cpu/stage1/regfile/CTS_63                          |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[6][15]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 53.000 |  3.100 | 898.063 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET (122.784 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST37/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST37/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+   82.600 (P)    0.000 (I)
            Arrival:=  842.263        0.000

 Clock Gating Setup:-   33.579
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  708.684
       Launch Clock:=    0.000
          Data Path:+  585.900
              Slack:=  122.784
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                    |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                              |       | reset |  F   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                              |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  69.700 |  69.900 | 
     | FE_PHN1770_reset                                   |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                                 |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM   |     11 |  48.900 |  74.200 | 144.100 | 
     | FE_PHN1414_reset                                   |       |       |  F   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                                |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     55 |  64.400 |  73.300 | 217.400 | 
     | cpu/FE_OFN0_reset                                  |       |       |  F   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y               |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     39 | 131.200 | 133.100 | 350.500 | 
     | cpu/stage1/regfile/FE_DBTN92_reset                 |       |       |  R   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     75 | 240.600 | 116.300 | 466.800 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset       |       |       |  R   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     68 | 234.600 |  87.000 | 553.800 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset       |       |       |  R   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g72755/Y                        |       | B->Y  |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 189.700 |  32.100 | 585.900 | 
     | cpu/stage1/regfile/n_1598                          |       |       |  F   | (net)                  |      1 |         |         |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST37/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL     |      1 |  70.200 |   0.300 | 585.900 | 
     | IC_INST/ENA                                        |       |       |      |                        |        |         |         |         | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 34.000 | 806.063 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00122/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 26.100 | 36.200 | 842.263 | 
     | cpu/stage1/regfile/CTS_62                          |       |      |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST37/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     10 | 27.000 |  3.600 | 842.263 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET (122.843 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[27][5]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[27][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+  133.200 (P)    0.000 (I)
            Arrival:=  892.863        0.000

              Setup:-   14.120
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  778.743
       Launch Clock:=    0.000
          Data Path:+  655.900
              Slack:=  122.843
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  60.500 |  60.700 | 
     | FE_PHN1770_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                             |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM   |     11 |  59.800 |  78.100 | 138.800 | 
     | FE_PHN1414_reset                               |       |       |  R   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                            |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     55 |  73.500 |  83.600 | 222.400 | 
     | cpu/FE_OFN0_reset                              |       |       |  R   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y           |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 173.000 | 117.000 | 339.400 | 
     | cpu/stage1/regfile/FE_DBTN92_reset             |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     75 | 186.100 | 109.200 | 448.600 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset   |       |       |  F   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     68 | 177.300 |  94.300 | 542.900 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset   |       |       |  F   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g76640/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |      9 | 146.300 | 113.000 | 655.900 | 
     | cpu/stage1/regfile/n_76                        |       |       |  R   | (net)                  |      9 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[27][5]/D            |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |      9 | 191.500 |   2.300 | 655.900 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 33.400 | 805.463 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00118/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |      9 | 26.000 | 32.900 | 838.363 | 
     | cpu/stage1/regfile/CTS_20                          |       |           |  R   | (net)                 |      9 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST35/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 24.600 | 12.500 | 850.863 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_4                           |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00015/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 12.500 | 42.000 | 892.863 | 
     | cpu/stage1/regfile/CTS_5                           |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[27][5]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 53.900 | 13.700 | 892.863 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET (122.873 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST39/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST39/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+   83.900 (P)    0.000 (I)
            Arrival:=  843.563        0.000

 Clock Gating Setup:-   33.590
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  709.973
       Launch Clock:=    0.000
          Data Path:+  587.100
              Slack:=  122.873
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                    |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                              |       | reset |  F   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                              |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  69.700 |  69.900 | 
     | FE_PHN1770_reset                                   |       |       |  F   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                                 |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM   |     11 |  48.900 |  74.200 | 144.100 | 
     | FE_PHN1414_reset                                   |       |       |  F   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                                |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     55 |  64.400 |  73.300 | 217.400 | 
     | cpu/FE_OFN0_reset                                  |       |       |  F   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y               |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     39 | 131.200 | 133.100 | 350.500 | 
     | cpu/stage1/regfile/FE_DBTN92_reset                 |       |       |  R   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     75 | 240.600 | 116.300 | 466.800 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset       |       |       |  R   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     68 | 234.600 |  89.200 | 556.000 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset       |       |       |  R   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g72711/Y                        |       | B->Y  |  F   | OAI31xp33_ASAP7_75t_SL |      1 | 190.800 |  31.100 | 587.100 | 
     | cpu/stage1/regfile/n_1596                          |       |       |  F   | (net)                  |      1 |         |         |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST39/RC_CG |       | ENA   |  F   | ICGx1_ASAP7_75t_SL     |      1 |  69.300 |   0.200 | 587.100 | 
     | IC_INST/ENA                                        |       |       |      |                        |        |         |         |         | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 34.200 | 806.263 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00120/Y           |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 26.100 | 37.300 | 843.563 | 
     | cpu/stage1/regfile/CTS_41                          |       |      |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST39/RC_CG |       | CLK  |  R   | ICGx1_ASAP7_75t_SL    |     10 | 28.700 |  4.900 | 843.563 | 
     | IC_INST/CLK                                        |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET (123.690 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[19][29]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[19][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+  143.900 (P)    0.000 (I)
            Arrival:=  903.563        0.000

              Setup:-   14.073
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  789.490
       Launch Clock:=    0.000
          Data Path:+  665.800
              Slack:=  123.690
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  60.500 |  60.700 | 
     | FE_PHN1770_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                             |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM   |     11 |  59.800 |  78.100 | 138.800 | 
     | FE_PHN1414_reset                               |       |       |  R   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                            |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     55 |  73.500 |  83.600 | 222.400 | 
     | cpu/FE_OFN0_reset                              |       |       |  R   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y           |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 173.000 | 117.000 | 339.400 | 
     | cpu/stage1/regfile/FE_DBTN92_reset             |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     75 | 186.100 | 109.200 | 448.600 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset   |       |       |  F   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     68 | 177.300 | 104.100 | 552.700 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset   |       |       |  F   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g76228/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |      9 | 148.500 | 113.100 | 665.800 | 
     | cpu/stage1/regfile/n_133                       |       |       |  R   | (net)                  |      9 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[19][29]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |      9 | 191.000 |   1.900 | 665.800 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 33.400 | 805.463 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00118/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |      9 | 26.000 | 37.400 | 842.863 | 
     | cpu/stage1/regfile/CTS_20                          |       |           |  R   | (net)                 |      9 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST27/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 26.800 | 13.900 | 856.763 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_8                           |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00039/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 15.000 | 46.800 | 903.563 | 
     | cpu/stage1/regfile/CTS_9                           |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[19][29]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 51.200 |  6.600 | 903.563 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET (124.071 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[18][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[18][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+  140.000 (P)    0.000 (I)
            Arrival:=  899.663        0.000

              Setup:-   15.392
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  784.271
       Launch Clock:=    0.000
          Data Path:+  660.200
              Slack:=  124.071
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  60.500 |  60.700 | 
     | FE_PHN1770_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                             |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM   |     11 |  59.800 |  78.100 | 138.800 | 
     | FE_PHN1414_reset                               |       |       |  R   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                            |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     55 |  73.500 |  83.600 | 222.400 | 
     | cpu/FE_OFN0_reset                              |       |       |  R   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y           |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 173.000 | 117.000 | 339.400 | 
     | cpu/stage1/regfile/FE_DBTN92_reset             |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     75 | 186.100 | 109.200 | 448.600 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset   |       |       |  F   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     68 | 177.300 |  91.200 | 539.800 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset   |       |       |  F   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g76553/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |     10 | 143.500 | 120.400 | 660.200 | 
     | cpu/stage1/regfile/n_87                        |       |       |  R   | (net)                  |     10 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[18][15]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |     10 | 209.900 |   2.100 | 660.200 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 33.400 | 805.463 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00118/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |      9 | 26.000 | 37.500 | 842.963 | 
     | cpu/stage1/regfile/CTS_20                          |       |           |  R   | (net)                 |      9 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST26/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 26.800 | 15.000 | 857.963 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_10                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00042/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 16.900 | 41.700 | 899.663 | 
     | cpu/stage1/regfile/CTS_11                          |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[18][15]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 49.100 |  1.300 | 899.663 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET (124.170 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[26][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[26][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+  140.100 (P)    0.000 (I)
            Arrival:=  899.763        0.000

              Setup:-   15.393
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  784.370
       Launch Clock:=    0.000
          Data Path:+  660.200
              Slack:=  124.170
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  60.500 |  60.700 | 
     | FE_PHN1770_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                             |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM   |     11 |  59.800 |  78.100 | 138.800 | 
     | FE_PHN1414_reset                               |       |       |  R   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                            |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     55 |  73.500 |  83.600 | 222.400 | 
     | cpu/FE_OFN0_reset                              |       |       |  R   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y           |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 173.000 | 117.000 | 339.400 | 
     | cpu/stage1/regfile/FE_DBTN92_reset             |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     75 | 186.100 | 109.200 | 448.600 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset   |       |       |  F   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     68 | 177.300 |  91.200 | 539.800 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset   |       |       |  F   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g76553/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |     10 | 143.500 | 120.400 | 660.200 | 
     | cpu/stage1/regfile/n_87                        |       |       |  R   | (net)                  |     10 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[26][15]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |     10 | 209.900 |   2.100 | 660.200 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 33.400 | 805.463 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00118/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |      9 | 26.000 | 37.000 | 842.463 | 
     | cpu/stage1/regfile/CTS_20                          |       |           |  R   | (net)                 |      9 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST34/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 26.700 | 14.600 | 857.063 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_6                           |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00018/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 16.200 | 42.700 | 899.763 | 
     | cpu/stage1/regfile/CTS_7                           |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[26][15]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 51.500 |  4.000 | 899.763 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET (124.517 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[25][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[25][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+  137.500 (P)    0.000 (I)
            Arrival:=  897.163        0.000

              Setup:-   12.846
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  784.317
       Launch Clock:=    0.000
          Data Path:+  659.800
              Slack:=  124.517
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  60.500 |  60.700 | 
     | FE_PHN1770_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                             |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM   |     11 |  59.800 |  78.100 | 138.800 | 
     | FE_PHN1414_reset                               |       |       |  R   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                            |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     55 |  73.500 |  83.600 | 222.400 | 
     | cpu/FE_OFN0_reset                              |       |       |  R   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y           |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 173.000 | 117.000 | 339.400 | 
     | cpu/stage1/regfile/FE_DBTN92_reset             |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     75 | 186.100 | 109.200 | 448.600 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset   |       |       |  F   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     68 | 177.300 | 107.300 | 555.900 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset   |       |       |  F   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g76806/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |      8 | 148.600 | 103.900 | 659.800 | 
     | cpu/stage1/regfile/n_47                        |       |       |  R   | (net)                  |      8 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[25][26]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |      8 | 174.000 |   0.600 | 659.800 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 34.200 | 806.263 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00120/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 26.100 | 37.500 | 843.763 | 
     | cpu/stage1/regfile/CTS_41                          |       |           |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST33/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 28.700 | 11.600 | 855.363 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_23                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00021/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 10.700 | 41.800 | 897.163 | 
     | cpu/stage1/regfile/CTS_24                          |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[25][26]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 48.700 |  7.400 | 897.163 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET (124.569 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[21][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[21][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+  140.500 (P)    0.000 (I)
            Arrival:=  900.163        0.000

              Setup:-   15.394
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  784.769
       Launch Clock:=    0.000
          Data Path:+  660.200
              Slack:=  124.569
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  60.500 |  60.700 | 
     | FE_PHN1770_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                             |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM   |     11 |  59.800 |  78.100 | 138.800 | 
     | FE_PHN1414_reset                               |       |       |  R   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                            |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     55 |  73.500 |  83.600 | 222.400 | 
     | cpu/FE_OFN0_reset                              |       |       |  R   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y           |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 173.000 | 117.000 | 339.400 | 
     | cpu/stage1/regfile/FE_DBTN92_reset             |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     75 | 186.100 | 109.200 | 448.600 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset   |       |       |  F   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     68 | 177.300 |  91.200 | 539.800 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset   |       |       |  F   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g76553/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |     10 | 143.500 | 120.400 | 660.200 | 
     | cpu/stage1/regfile/n_87                        |       |       |  R   | (net)                  |     10 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[21][15]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |     10 | 209.900 |   2.100 | 660.200 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 34.200 | 806.263 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00120/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 26.100 | 37.300 | 843.563 | 
     | cpu/stage1/regfile/CTS_41                          |       |           |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST29/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 28.700 | 13.100 | 856.663 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_29                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00033/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 13.500 | 43.500 | 900.163 | 
     | cpu/stage1/regfile/CTS_30                          |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[21][15]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 57.100 | 14.400 | 900.163 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET (124.571 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[22][29]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[22][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+  144.800 (P)    0.000 (I)
            Arrival:=  904.463        0.000

              Setup:-   14.092
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  790.371
       Launch Clock:=    0.000
          Data Path:+  665.800
              Slack:=  124.571
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  60.500 |  60.700 | 
     | FE_PHN1770_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                             |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM   |     11 |  59.800 |  78.100 | 138.800 | 
     | FE_PHN1414_reset                               |       |       |  R   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                            |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     55 |  73.500 |  83.600 | 222.400 | 
     | cpu/FE_OFN0_reset                              |       |       |  R   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y           |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 173.000 | 117.000 | 339.400 | 
     | cpu/stage1/regfile/FE_DBTN92_reset             |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     75 | 186.100 | 109.200 | 448.600 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset   |       |       |  F   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     68 | 177.300 | 104.100 | 552.700 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset   |       |       |  F   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g76228/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |      9 | 148.500 | 113.100 | 665.800 | 
     | cpu/stage1/regfile/n_133                       |       |       |  R   | (net)                  |      9 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[22][29]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |      9 | 191.000 |   1.900 | 665.800 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 34.200 | 806.263 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00120/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 26.100 | 37.000 | 843.263 | 
     | cpu/stage1/regfile/CTS_41                          |       |           |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST30/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 28.600 | 12.800 | 856.063 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_27                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00030/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 12.900 | 48.400 | 904.463 | 
     | cpu/stage1/regfile/CTS_28                          |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[22][29]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 55.400 |  8.700 | 904.463 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET (124.854 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[23][5]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[23][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+  134.900 (P)    0.000 (I)
            Arrival:=  894.563        0.000

              Setup:-   14.109
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  780.454
       Launch Clock:=    0.000
          Data Path:+  655.600
              Slack:=  124.854
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  60.500 |  60.700 | 
     | FE_PHN1770_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                             |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM   |     11 |  59.800 |  78.100 | 138.800 | 
     | FE_PHN1414_reset                               |       |       |  R   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                            |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     55 |  73.500 |  83.600 | 222.400 | 
     | cpu/FE_OFN0_reset                              |       |       |  R   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y           |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 173.000 | 117.000 | 339.400 | 
     | cpu/stage1/regfile/FE_DBTN92_reset             |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     75 | 186.100 | 109.200 | 448.600 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset   |       |       |  F   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     68 | 177.300 |  94.300 | 542.900 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset   |       |       |  F   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g76640/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |      9 | 146.300 | 112.700 | 655.600 | 
     | cpu/stage1/regfile/n_76                        |       |       |  R   | (net)                  |      9 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[23][5]/D            |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |      9 | 191.500 |   2.000 | 655.600 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 34.200 | 806.263 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00120/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 26.100 | 36.900 | 843.163 | 
     | cpu/stage1/regfile/CTS_41                          |       |           |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST31/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 28.600 | 13.000 | 856.163 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_25                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00027/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 13.200 | 38.400 | 894.563 | 
     | cpu/stage1/regfile/CTS_26                          |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[23][5]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 51.600 |  9.100 | 894.563 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET (124.877 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[5][5]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[5][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+  133.300 (P)    0.000 (I)
            Arrival:=  892.963        0.000

              Setup:-   14.086
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  778.877
       Launch Clock:=    0.000
          Data Path:+  654.000
              Slack:=  124.877
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  60.500 |  60.700 | 
     | FE_PHN1770_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                             |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM   |     11 |  59.800 |  78.100 | 138.800 | 
     | FE_PHN1414_reset                               |       |       |  R   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                            |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     55 |  73.500 |  83.600 | 222.400 | 
     | cpu/FE_OFN0_reset                              |       |       |  R   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y           |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 173.000 | 117.000 | 339.400 | 
     | cpu/stage1/regfile/FE_DBTN92_reset             |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     75 | 186.100 | 109.200 | 448.600 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset   |       |       |  F   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     68 | 177.300 |  94.300 | 542.900 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset   |       |       |  F   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g76640/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |      9 | 146.300 | 111.100 | 654.000 | 
     | cpu/stage1/regfile/n_76                        |       |       |  R   | (net)                  |      9 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[5][5]/D             |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |      9 | 191.300 |   0.400 | 654.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 33.400 | 805.463 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00118/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |      9 | 26.000 | 37.700 | 843.163 | 
     | cpu/stage1/regfile/CTS_20                          |       |           |  R   | (net)                 |      9 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST13/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 26.800 | 13.100 | 856.263 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_16                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00081/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 13.500 | 36.700 | 892.963 | 
     | cpu/stage1/regfile/CTS_17                          |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[5][5]/CLK               |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 49.300 |  1.300 | 892.963 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET (125.070 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[7][29]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[7][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+  142.500 (P)    0.000 (I)
            Arrival:=  902.163        0.000

              Setup:-   13.693
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  788.470
       Launch Clock:=    0.000
          Data Path:+  663.400
              Slack:=  125.070
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  60.500 |  60.700 | 
     | FE_PHN1770_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                             |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM   |     11 |  59.800 |  78.100 | 138.800 | 
     | FE_PHN1414_reset                               |       |       |  R   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                            |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     55 |  73.500 |  83.600 | 222.400 | 
     | cpu/FE_OFN0_reset                              |       |       |  R   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y           |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 173.000 | 117.000 | 339.400 | 
     | cpu/stage1/regfile/FE_DBTN92_reset             |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     75 | 186.100 | 109.200 | 448.600 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset   |       |       |  F   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     68 | 177.300 | 104.400 | 553.000 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset   |       |       |  F   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g76393/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |      8 | 148.500 | 110.400 | 663.400 | 
     | cpu/stage1/regfile/n_109                       |       |       |  R   | (net)                  |      8 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[7][29]/D            |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |      8 | 185.100 |   2.300 | 663.400 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 34.200 | 806.263 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00120/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 26.100 | 37.300 | 843.563 | 
     | cpu/stage1/regfile/CTS_41                          |       |           |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST15/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 28.600 | 11.700 | 855.263 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_39                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00075/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 10.900 | 46.900 | 902.163 | 
     | cpu/stage1/regfile/CTS_40                          |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[7][29]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 56.600 |  8.400 | 902.163 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET (125.287 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[9][5]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[9][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+  133.600 (P)    0.000 (I)
            Arrival:=  893.263        0.000

              Setup:-   14.076
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  779.187
       Launch Clock:=    0.000
          Data Path:+  653.900
              Slack:=  125.287
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  60.500 |  60.700 | 
     | FE_PHN1770_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                             |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM   |     11 |  59.800 |  78.100 | 138.800 | 
     | FE_PHN1414_reset                               |       |       |  R   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                            |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     55 |  73.500 |  83.600 | 222.400 | 
     | cpu/FE_OFN0_reset                              |       |       |  R   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y           |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 173.000 | 117.000 | 339.400 | 
     | cpu/stage1/regfile/FE_DBTN92_reset             |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     75 | 186.100 | 109.200 | 448.600 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset   |       |       |  F   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     68 | 177.300 |  94.300 | 542.900 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset   |       |       |  F   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g76640/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |      9 | 146.300 | 111.000 | 653.900 | 
     | cpu/stage1/regfile/n_76                        |       |       |  R   | (net)                  |      9 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[9][5]/D             |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |      9 | 191.300 |   0.300 | 653.900 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 34.000 | 806.063 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00122/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 26.100 | 37.700 | 843.763 | 
     | cpu/stage1/regfile/CTS_62                          |       |           |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST17/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 27.300 | 11.200 | 854.963 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_56                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00069/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 10.000 | 38.300 | 893.263 | 
     | cpu/stage1/regfile/CTS_57                          |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[9][5]/CLK               |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 47.500 |  9.600 | 893.263 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET (126.079 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[3][29]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[3][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+  143.300 (P)    0.000 (I)
            Arrival:=  902.963        0.000

              Setup:-   13.684
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  789.279
       Launch Clock:=    0.000
          Data Path:+  663.200
              Slack:=  126.079
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  60.500 |  60.700 | 
     | FE_PHN1770_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                             |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM   |     11 |  59.800 |  78.100 | 138.800 | 
     | FE_PHN1414_reset                               |       |       |  R   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                            |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     55 |  73.500 |  83.600 | 222.400 | 
     | cpu/FE_OFN0_reset                              |       |       |  R   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y           |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 173.000 | 117.000 | 339.400 | 
     | cpu/stage1/regfile/FE_DBTN92_reset             |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     75 | 186.100 | 109.200 | 448.600 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset   |       |       |  F   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     68 | 177.300 | 104.400 | 553.000 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset   |       |       |  F   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g76393/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |      8 | 148.500 | 110.200 | 663.200 | 
     | cpu/stage1/regfile/n_109                       |       |       |  R   | (net)                  |      8 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[3][29]/D            |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |      8 | 185.100 |   2.100 | 663.200 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 30.600 | 802.663 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 24.600 | 38.500 | 841.163 | 
     | CTS_3                                              |       |           |  R   | (net)                 |      4 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST11/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 34.800 | 14.200 | 855.363 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_65                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00087/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 15.100 | 47.600 | 902.963 | 
     | cpu/stage1/regfile/CTS_66                          |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[3][29]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 54.900 |  8.200 | 902.963 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET (126.469 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[28][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[28][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+  142.300 (P)    0.000 (I)
            Arrival:=  901.963        0.000

              Setup:-   15.394
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  786.569
       Launch Clock:=    0.000
          Data Path:+  660.100
              Slack:=  126.469
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  60.500 |  60.700 | 
     | FE_PHN1770_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                             |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM   |     11 |  59.800 |  78.100 | 138.800 | 
     | FE_PHN1414_reset                               |       |       |  R   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                            |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     55 |  73.500 |  83.600 | 222.400 | 
     | cpu/FE_OFN0_reset                              |       |       |  R   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y           |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 173.000 | 117.000 | 339.400 | 
     | cpu/stage1/regfile/FE_DBTN92_reset             |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     75 | 186.100 | 109.200 | 448.600 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset   |       |       |  F   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     68 | 177.300 |  91.200 | 539.800 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset   |       |       |  F   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g76553/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |     10 | 143.500 | 120.300 | 660.100 | 
     | cpu/stage1/regfile/n_87                        |       |       |  R   | (net)                  |     10 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[28][15]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |     10 | 209.900 |   2.000 | 660.100 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 34.000 | 806.063 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00122/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 26.100 | 37.600 | 843.663 | 
     | cpu/stage1/regfile/CTS_62                          |       |           |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST36/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 27.300 | 12.500 | 856.163 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_44                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00012/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 12.600 | 45.800 | 901.963 | 
     | cpu/stage1/regfile/CTS_45                          |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[28][15]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 58.100 | 11.300 | 901.963 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET (126.597 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[24][29]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[24][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+  142.300 (P)    0.000 (I)
            Arrival:=  901.963        0.000

              Setup:-   13.667
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  788.297
       Launch Clock:=    0.000
          Data Path:+  661.700
              Slack:=  126.597
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  60.500 |  60.700 | 
     | FE_PHN1770_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                             |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM   |     11 |  59.800 |  78.100 | 138.800 | 
     | FE_PHN1414_reset                               |       |       |  R   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                            |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     55 |  73.500 |  83.600 | 222.400 | 
     | cpu/FE_OFN0_reset                              |       |       |  R   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y           |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 173.000 | 117.000 | 339.400 | 
     | cpu/stage1/regfile/FE_DBTN92_reset             |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     75 | 186.100 | 109.200 | 448.600 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset   |       |       |  F   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     68 | 177.300 | 104.400 | 553.000 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset   |       |       |  F   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g76393/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |      8 | 148.500 | 108.700 | 661.700 | 
     | cpu/stage1/regfile/n_109                       |       |       |  R   | (net)                  |      8 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[24][29]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |      8 | 185.200 |   0.600 | 661.700 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 34.000 | 806.063 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00122/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 26.100 | 37.800 | 843.863 | 
     | cpu/stage1/regfile/CTS_62                          |       |           |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST32/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 27.300 | 11.900 | 855.763 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_46                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00024/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 11.500 | 46.200 | 901.963 | 
     | cpu/stage1/regfile/CTS_47                          |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[24][29]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 51.200 |  6.600 | 901.963 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET (126.820 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[26][5]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[26][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+  139.100 (P)    0.000 (I)
            Arrival:=  898.763        0.000

              Setup:-   14.343
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  784.420
       Launch Clock:=    0.000
          Data Path:+  657.600
              Slack:=  126.820
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  60.500 |  60.700 | 
     | FE_PHN1770_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                             |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM   |     11 |  59.800 |  78.100 | 138.800 | 
     | FE_PHN1414_reset                               |       |       |  R   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                            |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     55 |  73.500 |  83.600 | 222.400 | 
     | cpu/FE_OFN0_reset                              |       |       |  R   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y           |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 173.000 | 117.000 | 339.400 | 
     | cpu/stage1/regfile/FE_DBTN92_reset             |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     75 | 186.100 | 109.200 | 448.600 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset   |       |       |  F   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     68 | 177.300 |  94.400 | 543.000 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset   |       |       |  F   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g76062/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |      9 | 146.400 | 114.600 | 657.600 | 
     | cpu/stage1/regfile/n_157                       |       |       |  R   | (net)                  |      9 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[26][5]/D            |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |      9 | 194.900 |   2.600 | 657.600 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 33.400 | 805.463 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00118/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |      9 | 26.000 | 37.000 | 842.463 | 
     | cpu/stage1/regfile/CTS_20                          |       |           |  R   | (net)                 |      9 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST34/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 26.700 | 14.600 | 857.063 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_6                           |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00018/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 16.200 | 41.700 | 898.763 | 
     | cpu/stage1/regfile/CTS_7                           |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[26][5]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 50.400 |  3.000 | 898.763 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET (127.417 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[30][5]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[30][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+  136.100 (P)    0.000 (I)
            Arrival:=  895.763        0.000

              Setup:-   13.746
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  782.017
       Launch Clock:=    0.000
          Data Path:+  654.600
              Slack:=  127.417
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  60.500 |  60.700 | 
     | FE_PHN1770_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                             |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM   |     11 |  59.800 |  78.100 | 138.800 | 
     | FE_PHN1414_reset                               |       |       |  R   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                            |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     55 |  73.500 |  83.600 | 222.400 | 
     | cpu/FE_OFN0_reset                              |       |       |  R   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y           |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 173.000 | 117.000 | 339.400 | 
     | cpu/stage1/regfile/FE_DBTN92_reset             |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     75 | 186.100 | 109.200 | 448.600 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset   |       |       |  F   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     68 | 177.300 |  95.700 | 544.300 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset   |       |       |  F   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g76433/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |      8 | 146.800 | 110.300 | 654.600 | 
     | cpu/stage1/regfile/n_103                       |       |       |  R   | (net)                  |      8 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[30][5]/D            |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |      8 | 186.100 |   1.900 | 654.600 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 33.400 | 805.463 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00118/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |      9 | 26.000 | 37.600 | 843.063 | 
     | cpu/stage1/regfile/CTS_20                          |       |           |  R   | (net)                 |      9 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST38/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 26.800 | 13.600 | 856.663 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_2                           |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00006/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 14.400 | 39.100 | 895.763 | 
     | cpu/stage1/regfile/CTS_3                           |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[30][5]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 54.100 |  9.000 | 895.763 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET (127.570 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[29][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[29][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+  143.500 (P)    0.000 (I)
            Arrival:=  903.163        0.000

              Setup:-   15.393
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  787.770
       Launch Clock:=    0.000
          Data Path:+  660.200
              Slack:=  127.570
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  60.500 |  60.700 | 
     | FE_PHN1770_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                             |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM   |     11 |  59.800 |  78.100 | 138.800 | 
     | FE_PHN1414_reset                               |       |       |  R   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                            |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     55 |  73.500 |  83.600 | 222.400 | 
     | cpu/FE_OFN0_reset                              |       |       |  R   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y           |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 173.000 | 117.000 | 339.400 | 
     | cpu/stage1/regfile/FE_DBTN92_reset             |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     75 | 186.100 | 109.200 | 448.600 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset   |       |       |  F   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     68 | 177.300 |  91.200 | 539.800 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset   |       |       |  F   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g76553/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |     10 | 143.500 | 120.400 | 660.200 | 
     | cpu/stage1/regfile/n_87                        |       |       |  R   | (net)                  |     10 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[29][15]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |     10 | 209.900 |   2.100 | 660.200 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 34.000 | 806.063 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00122/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 26.100 | 36.200 | 842.263 | 
     | cpu/stage1/regfile/CTS_62                          |       |           |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST37/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 27.000 | 12.600 | 854.863 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_43                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00009/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 12.800 | 48.300 | 903.163 | 
     | cpu/stage1/regfile/CTS_42                          |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[29][15]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 54.000 |  8.100 | 903.163 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET (127.787 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[16][29]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[16][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+ -140.337        0.000
        Net Latency:+  146.500 (P)    0.000 (I)
            Arrival:=  906.163        0.000

              Setup:-   14.076
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  792.087
       Launch Clock:=    0.000
          Data Path:+  664.300
              Slack:=  127.787
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Timing Point                  | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay  | Arrival | 
     |                                                |       |       |      |                        |        |  (ps)   |  (ps)   |  (ps)   | 
     |------------------------------------------------+-------+-------+------+------------------------+--------+---------+---------+---------| 
     | reset                                          |       | reset |  R   | (arrival)              |      1 |   4.000 |   0.200 |   0.200 | 
     | reset                                          |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1770_reset/Y                             |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |   4.000 |  60.500 |  60.700 | 
     | FE_PHN1770_reset                               |       |       |  R   | (net)                  |      1 |         |         |         | 
     | FE_PHC1414_reset/Y                             |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM   |     11 |  59.800 |  78.100 | 138.800 | 
     | FE_PHN1414_reset                               |       |       |  R   | (net)                  |     11 |         |         |         | 
     | cpu/FE_OFC0_reset/Y                            |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     55 |  73.500 |  83.600 | 222.400 | 
     | cpu/FE_OFN0_reset                              |       |       |  R   | (net)                  |     55 |         |         |         | 
     | cpu/stage1/regfile/FE_DBTC92_reset/Y           |       | A->Y  |  F   | INVx1_ASAP7_75t_L      |     39 | 173.000 | 117.000 | 339.400 | 
     | cpu/stage1/regfile/FE_DBTN92_reset             |       |       |  F   | (net)                  |     39 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     75 | 186.100 | 109.200 | 448.600 | 
     | cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset   |       |       |  F   | (net)                  |     75 |         |         |         | 
     | cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     68 | 177.300 | 104.100 | 552.700 | 
     | cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset   |       |       |  F   | (net)                  |     68 |         |         |         | 
     | cpu/stage1/regfile/g76228/Y                    |       | A->Y  |  R   | NAND2xp33_ASAP7_75t_SL |      9 | 148.500 | 111.600 | 664.300 | 
     | cpu/stage1/regfile/n_133                       |       |       |  R   | (net)                  |      9 |         |         |         | 
     | cpu/stage1/regfile/mem_reg[16][29]/D           |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |      9 | 190.800 |   0.400 | 664.300 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 12.400 | 772.063 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 28.300 | 34.000 | 806.063 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00122/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     10 | 26.100 | 36.900 | 842.963 | 
     | cpu/stage1/regfile/CTS_62                          |       |           |  R   | (net)                 |     10 |        |        |         | 
     | cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST24/RC_CG |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL    |      1 | 27.200 | 15.400 | 858.363 | 
     | IC_INST/GCLK                                       |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/regfile/CTS_50                          |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/regfile/CTS_ccl_a_buf_00048/Y           |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM |     32 | 17.800 | 47.800 | 906.163 | 
     | cpu/stage1/regfile/CTS_51                          |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/regfile/mem_reg[16][29]/CLK             |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 53.800 | 14.000 | 906.163 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 

