#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 13;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fcb3b104300 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fcb3b104470 .scope module, "test_cpu" "test_cpu" 3 4;
 .timescale -9 -12;
v0x7fcb3b11bcd0_0 .var "clk", 0 0;
S_0x7fcb3b1045e0 .scope begin, "$unm_blk_48" "$unm_blk_48" 3 19, 3 19 0, S_0x7fcb3b104470;
 .timescale -9 -12;
v0x7fcb3b1047a0_0 .var/i "file", 31 0;
v0x7fcb3b114830_0 .var/i "i", 31 0;
v0x7fcb3b1148d0_0 .var/str "line";
S_0x7fcb3b114980 .scope module, "cpu_inst" "CPU" 3 9, 4 249 0, S_0x7fcb3b104470;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
v0x7fcb3b11b120_0 .net "CLK", 0 0, v0x7fcb3b11bcd0_0;  1 drivers
v0x7fcb3b11b1c0_0 .net "EX_MEM", 63 0, v0x7fcb3b115670_0;  1 drivers
v0x7fcb3b11b2a0_0 .net "ID_EX", 95 0, v0x7fcb3b116860_0;  1 drivers
v0x7fcb3b11b370_0 .var "IF_ID", 31 0;
v0x7fcb3b11b400_0 .net "MEM_WB", 95 0, v0x7fcb3b117cf0_0;  1 drivers
L_0x7fcb3b0834d0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fcb3b11b510_0 .net *"_ivl_17", 3 0, L_0x7fcb3b0834d0;  1 drivers
v0x7fcb3b11b5a0_0 .net *"_ivl_2", 29 0, L_0x7fcb3b11bde0;  1 drivers
L_0x7fcb3b083008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fcb3b11b630_0 .net *"_ivl_4", 1 0, L_0x7fcb3b083008;  1 drivers
v0x7fcb3b11b6e0_0 .var "data_mem_address", 31 0;
v0x7fcb3b11b810_0 .net "data_mem_data", 31 0, v0x7fcb3b1190f0_0;  1 drivers
v0x7fcb3b11b8a0_0 .var "data_mem_edit_serial", 64 0;
v0x7fcb3b11b930_0 .net "fetch_address", 31 0, L_0x7fcb3b11be80;  1 drivers
v0x7fcb3b11b9e0_0 .net "instruction", 31 0, v0x7fcb3b11a6e0_0;  1 drivers
v0x7fcb3b11ba90_0 .var "pc", 31 0;
v0x7fcb3b11bb30_0 .net "write_data", 31 0, v0x7fcb3b1189f0_0;  1 drivers
v0x7fcb3b11bbd0_0 .net "write_reg", 4 0, L_0x7fcb3b11de60;  1 drivers
L_0x7fcb3b11bde0 .part v0x7fcb3b11ba90_0, 2, 30;
L_0x7fcb3b11be80 .concat [ 30 2 0 0], L_0x7fcb3b11bde0, L_0x7fcb3b083008;
L_0x7fcb3b11de60 .concat [ 1 4 0 0], v0x7fcb3b1187c0_0, L_0x7fcb3b0834d0;
S_0x7fcb3b114b60 .scope module, "EX_stage_inst" "EX_stage" 4 300, 4 96 0, S_0x7fcb3b114980;
 .timescale -10 -10;
    .port_info 0 /INPUT 96 "ID_EX";
    .port_info 1 /OUTPUT 64 "EX_MEM";
v0x7fcb3b115670_0 .var "EX_MEM", 63 0;
v0x7fcb3b115710_0 .net "ID_EX", 95 0, v0x7fcb3b116860_0;  alias, 1 drivers
v0x7fcb3b1157b0_0 .var "aluOp", 2 0;
v0x7fcb3b115850_0 .var "alu_control", 2 0;
v0x7fcb3b115910_0 .net "alu_result", 31 0, v0x7fcb3b115460_0;  1 drivers
v0x7fcb3b1159e0_0 .net "alu_zero", 0 0, L_0x7fcb3b11d490;  1 drivers
v0x7fcb3b115a90_0 .var "final_result", 31 0;
v0x7fcb3b115b20_0 .var "shift_result", 31 0;
E_0x7fcb3b114d70 .event edge, v0x7fcb3b115a90_0, v0x7fcb3b115710_0;
E_0x7fcb3b114dc0 .event edge, v0x7fcb3b115710_0, v0x7fcb3b115b20_0, v0x7fcb3b115460_0;
E_0x7fcb3b114e10 .event edge, v0x7fcb3b115710_0;
E_0x7fcb3b114e60 .event edge, v0x7fcb3b1157b0_0, v0x7fcb3b115710_0;
L_0x7fcb3b11d570 .part v0x7fcb3b116860_0, 0, 32;
L_0x7fcb3b11d610 .part v0x7fcb3b116860_0, 32, 32;
S_0x7fcb3b114ea0 .scope module, "my_alu" "alu" 4 142, 5 6 0, S_0x7fcb3b114b60;
 .timescale -10 -10;
    .port_info 0 /INPUT 3 "alu_control";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_0x7fcb3b083488 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fcb3b115180_0 .net/2u *"_ivl_0", 31 0, L_0x7fcb3b083488;  1 drivers
v0x7fcb3b115240_0 .net/s "a", 31 0, L_0x7fcb3b11d570;  1 drivers
v0x7fcb3b1152f0_0 .net "alu_control", 2 0, v0x7fcb3b115850_0;  1 drivers
v0x7fcb3b1153b0_0 .net/s "b", 31 0, L_0x7fcb3b11d610;  1 drivers
v0x7fcb3b115460_0 .var "result", 31 0;
v0x7fcb3b115550_0 .net "zero", 0 0, L_0x7fcb3b11d490;  alias, 1 drivers
E_0x7fcb3b115120 .event edge, v0x7fcb3b1152f0_0, v0x7fcb3b115240_0, v0x7fcb3b1153b0_0;
L_0x7fcb3b11d490 .cmp/eq 32, L_0x7fcb3b083488, v0x7fcb3b115460_0;
S_0x7fcb3b115c00 .scope module, "ID_stage_inst" "ID_stage" 4 292, 4 32 0, S_0x7fcb3b114980;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLOCK";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 5 "write_reg";
    .port_info 4 /OUTPUT 96 "ID_EX";
L_0x7fcb3b11d010 .functor BUFZ 32, L_0x7fcb3b11ce10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fcb3b11d2e0 .functor BUFZ 32, L_0x7fcb3b11d0c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fcb3b1167d0_0 .net "CLOCK", 0 0, v0x7fcb3b11bcd0_0;  alias, 1 drivers
v0x7fcb3b116860_0 .var "ID_EX", 95 0;
v0x7fcb3b116900_0 .net *"_ivl_0", 31 0, L_0x7fcb3b11ce10;  1 drivers
v0x7fcb3b1169b0_0 .net *"_ivl_10", 6 0, L_0x7fcb3b11d160;  1 drivers
L_0x7fcb3b083440 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fcb3b116a50_0 .net *"_ivl_13", 1 0, L_0x7fcb3b083440;  1 drivers
v0x7fcb3b116b40_0 .net *"_ivl_2", 6 0, L_0x7fcb3b11ceb0;  1 drivers
L_0x7fcb3b0833f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fcb3b116bf0_0 .net *"_ivl_5", 1 0, L_0x7fcb3b0833f8;  1 drivers
v0x7fcb3b116ca0_0 .net *"_ivl_8", 31 0, L_0x7fcb3b11d0c0;  1 drivers
v0x7fcb3b116d50_0 .var "extended_imm", 31 0;
v0x7fcb3b116e60_0 .net "forwardA", 31 0, v0x7fcb3b1162c0_0;  1 drivers
v0x7fcb3b116f20_0 .net "forwardB", 31 0, v0x7fcb3b116380_0;  1 drivers
v0x7fcb3b116fb0_0 .var "funct", 5 0;
v0x7fcb3b117040_0 .var "immediate", 15 0;
v0x7fcb3b1170e0_0 .net "instruction", 31 0, v0x7fcb3b11b370_0;  1 drivers
v0x7fcb3b117190_0 .var "opcode", 5 0;
v0x7fcb3b117240_0 .var "rd", 4 0;
v0x7fcb3b1172f0_0 .net "read_data1", 31 0, L_0x7fcb3b11d010;  1 drivers
v0x7fcb3b1174a0_0 .net "read_data2", 31 0, L_0x7fcb3b11d2e0;  1 drivers
v0x7fcb3b117550 .array "regfile", 0 31, 31 0;
v0x7fcb3b1175f0_0 .var "rs", 4 0;
v0x7fcb3b1176b0_0 .var "rt", 4 0;
v0x7fcb3b117740_0 .var "shamt", 4 0;
v0x7fcb3b1177d0_0 .net "write_data", 31 0, v0x7fcb3b1189f0_0;  alias, 1 drivers
v0x7fcb3b117860_0 .net "write_reg", 4 0, L_0x7fcb3b11de60;  alias, 1 drivers
E_0x7fcb3b115e70/0 .event edge, v0x7fcb3b117190_0, v0x7fcb3b116430_0, v0x7fcb3b1164f0_0, v0x7fcb3b117240_0;
E_0x7fcb3b115e70/1 .event edge, v0x7fcb3b117740_0, v0x7fcb3b116fb0_0, v0x7fcb3b1162c0_0, v0x7fcb3b1172f0_0;
E_0x7fcb3b115e70/2 .event edge, v0x7fcb3b116380_0, v0x7fcb3b1174a0_0, v0x7fcb3b116d50_0;
E_0x7fcb3b115e70 .event/or E_0x7fcb3b115e70/0, E_0x7fcb3b115e70/1, E_0x7fcb3b115e70/2;
E_0x7fcb3b115f00 .event edge, v0x7fcb3b117040_0;
E_0x7fcb3b115f40 .event posedge, v0x7fcb3b1167d0_0;
E_0x7fcb3b115f90 .event edge, v0x7fcb3b1170e0_0;
L_0x7fcb3b11ce10 .array/port v0x7fcb3b117550, L_0x7fcb3b11ceb0;
L_0x7fcb3b11ceb0 .concat [ 5 2 0 0], v0x7fcb3b1175f0_0, L_0x7fcb3b0833f8;
L_0x7fcb3b11d0c0 .array/port v0x7fcb3b117550, L_0x7fcb3b11d160;
L_0x7fcb3b11d160 .concat [ 5 2 0 0], v0x7fcb3b1176b0_0, L_0x7fcb3b083440;
S_0x7fcb3b115fd0 .scope module, "fwdUnit" "ForwardingUnit" 4 73, 4 7 0, S_0x7fcb3b115c00;
 .timescale -10 -10;
    .port_info 0 /INPUT 5 "rs";
    .port_info 1 /INPUT 5 "rt";
    .port_info 2 /INPUT 5 "write_reg";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /OUTPUT 32 "forwardA";
    .port_info 5 /OUTPUT 32 "forwardB";
v0x7fcb3b1162c0_0 .var "forwardA", 31 0;
v0x7fcb3b116380_0 .var "forwardB", 31 0;
v0x7fcb3b116430_0 .net "rs", 4 0, v0x7fcb3b1175f0_0;  1 drivers
v0x7fcb3b1164f0_0 .net "rt", 4 0, v0x7fcb3b1176b0_0;  1 drivers
v0x7fcb3b1165a0_0 .net "write_data", 31 0, v0x7fcb3b1189f0_0;  alias, 1 drivers
v0x7fcb3b116690_0 .net "write_reg", 4 0, L_0x7fcb3b11de60;  alias, 1 drivers
E_0x7fcb3b116260 .event edge, v0x7fcb3b116690_0, v0x7fcb3b116430_0, v0x7fcb3b1165a0_0, v0x7fcb3b1164f0_0;
S_0x7fcb3b117960 .scope module, "MEM_stage_inst" "MEM_stage" 4 303, 4 177 0, S_0x7fcb3b114980;
 .timescale -10 -10;
    .port_info 0 /INPUT 64 "EX_MEM";
    .port_info 1 /INPUT 32 "data_mem_data";
    .port_info 2 /OUTPUT 96 "MEM_WB";
v0x7fcb3b117c30_0 .net "EX_MEM", 63 0, v0x7fcb3b115670_0;  alias, 1 drivers
v0x7fcb3b117cf0_0 .var "MEM_WB", 95 0;
v0x7fcb3b117d90_0 .net "MemRead", 0 0, L_0x7fcb3b11d8f0;  1 drivers
v0x7fcb3b117e40_0 .net "MemWrite", 0 0, L_0x7fcb3b11d990;  1 drivers
v0x7fcb3b117ee0_0 .net "MemtoReg", 0 0, L_0x7fcb3b11d7d0;  1 drivers
v0x7fcb3b117fc0_0 .net "RegWrite", 0 0, L_0x7fcb3b11d730;  1 drivers
v0x7fcb3b118060_0 .net "data_mem_data", 31 0, v0x7fcb3b1190f0_0;  alias, 1 drivers
v0x7fcb3b118110_0 .var "mem_data", 31 0;
E_0x7fcb3b117b90 .event edge, v0x7fcb3b117ee0_0, v0x7fcb3b118110_0, v0x7fcb3b115670_0;
E_0x7fcb3b117be0 .event edge, v0x7fcb3b117d90_0, v0x7fcb3b118060_0, v0x7fcb3b117e40_0, v0x7fcb3b115670_0;
L_0x7fcb3b11d730 .part v0x7fcb3b115670_0, 62, 1;
L_0x7fcb3b11d7d0 .part v0x7fcb3b115670_0, 61, 1;
L_0x7fcb3b11d8f0 .part v0x7fcb3b115670_0, 60, 1;
L_0x7fcb3b11d990 .part v0x7fcb3b115670_0, 59, 1;
S_0x7fcb3b1181f0 .scope module, "WB_stage_inst" "WB_stage" 4 309, 4 210 0, S_0x7fcb3b114980;
 .timescale -10 -10;
    .port_info 0 /INPUT 96 "MEM_WB";
    .port_info 1 /OUTPUT 32 "write_data";
    .port_info 2 /OUTPUT 5 "write_register";
    .port_info 3 /OUTPUT 1 "RegWrite";
v0x7fcb3b118510_0 .net "ALU_result", 31 0, L_0x7fcb3b11da30;  1 drivers
v0x7fcb3b1185c0_0 .net "MEM_WB", 95 0, v0x7fcb3b117cf0_0;  alias, 1 drivers
v0x7fcb3b118680_0 .net "MemtoReg", 0 0, L_0x7fcb3b11dcd0;  1 drivers
v0x7fcb3b118730_0 .net "RegDst", 0 0, L_0x7fcb3b11dc10;  1 drivers
v0x7fcb3b1187c0_0 .var "RegWrite", 0 0;
v0x7fcb3b1188a0_0 .net "RegWrite_in", 0 0, L_0x7fcb3b11dd70;  1 drivers
v0x7fcb3b118940_0 .net "mem_data", 31 0, L_0x7fcb3b11dad0;  1 drivers
v0x7fcb3b1189f0_0 .var "write_data", 31 0;
v0x7fcb3b118ad0_0 .var "write_register", 4 0;
E_0x7fcb3b118410 .event edge, v0x7fcb3b1188a0_0;
E_0x7fcb3b118460 .event edge, v0x7fcb3b118730_0, v0x7fcb3b117cf0_0;
E_0x7fcb3b1184a0 .event edge, v0x7fcb3b118680_0, v0x7fcb3b118940_0, v0x7fcb3b118510_0;
L_0x7fcb3b11da30 .part v0x7fcb3b117cf0_0, 0, 32;
L_0x7fcb3b11dad0 .part v0x7fcb3b117cf0_0, 64, 32;
L_0x7fcb3b11dc10 .part v0x7fcb3b117cf0_0, 63, 1;
L_0x7fcb3b11dcd0 .part v0x7fcb3b117cf0_0, 62, 1;
L_0x7fcb3b11dd70 .part v0x7fcb3b117cf0_0, 61, 1;
S_0x7fcb3b118c20 .scope module, "data_memory" "MainMemory" 4 269, 6 5 0, S_0x7fcb3b114980;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "CLOCK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "ENABLE";
    .port_info 3 /INPUT 32 "FETCH_ADDRESS";
    .port_info 4 /INPUT 65 "EDIT_SERIAL";
    .port_info 5 /OUTPUT 32 "DATA";
v0x7fcb3b119060_0 .net "CLOCK", 0 0, v0x7fcb3b11bcd0_0;  alias, 1 drivers
v0x7fcb3b1190f0_0 .var "DATA", 31 0;
v0x7fcb3b1191a0 .array "DATA_RAM", 511 0, 31 0;
v0x7fcb3b119250_0 .net "EDIT_SERIAL", 64 0, v0x7fcb3b11b8a0_0;  1 drivers
L_0x7fcb3b0833b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fcb3b1192f0_0 .net "ENABLE", 0 0, L_0x7fcb3b0833b0;  1 drivers
v0x7fcb3b1193d0_0 .net "FETCH_ADDRESS", 31 0, v0x7fcb3b11b6e0_0;  1 drivers
L_0x7fcb3b083368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fcb3b119480_0 .net "RESET", 0 0, L_0x7fcb3b083368;  1 drivers
L_0x7fcb3b083200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fcb3b119520_0 .net/2u *"_ivl_0", 31 0, L_0x7fcb3b083200;  1 drivers
L_0x7fcb3b0832d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fcb3b1195d0_0 .net/2u *"_ivl_14", 31 0, L_0x7fcb3b0832d8;  1 drivers
v0x7fcb3b1196e0_0 .net *"_ivl_21", 0 0, L_0x7fcb3b11cb50;  1 drivers
L_0x7fcb3b083320 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x7fcb3b119790_0 .net *"_ivl_22", 63 0, L_0x7fcb3b083320;  1 drivers
v0x7fcb3b119840_0 .net *"_ivl_5", 0 0, L_0x7fcb3b11c5c0;  1 drivers
L_0x7fcb3b083248 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fcb3b1198f0_0 .net/2u *"_ivl_6", 0 0, L_0x7fcb3b083248;  1 drivers
L_0x7fcb3b083290 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fcb3b1199a0_0 .net/2u *"_ivl_8", 0 0, L_0x7fcb3b083290;  1 drivers
v0x7fcb3b119a50_0 .net "a1", 63 0, L_0x7fcb3b11cab0;  1 drivers
v0x7fcb3b119b00_0 .net "c$app_arg", 0 0, L_0x7fcb3b11c720;  1 drivers
v0x7fcb3b119ba0_0 .net "c$i", 31 0, L_0x7fcb3b11c880;  1 drivers
v0x7fcb3b119d30_0 .net/s "c$wild_app_arg", 63 0, L_0x7fcb3b11c440;  1 drivers
v0x7fcb3b119dc0_0 .net/s "c$wild_app_arg_0", 63 0, L_0x7fcb3b11c920;  1 drivers
v0x7fcb3b119e70_0 .net "ds", 63 0, L_0x7fcb3b11cc70;  1 drivers
v0x7fcb3b119f20_0 .var/i "i", 31 0;
v0x7fcb3b119fd0_0 .var "ram_init", 16383 0;
v0x7fcb3b11a080_0 .net/s "wild", 63 0, L_0x7fcb3b11c440;  alias, 1 drivers
v0x7fcb3b11a140_0 .net/s "wild_0", 63 0, L_0x7fcb3b11c920;  alias, 1 drivers
L_0x7fcb3b11c440 .concat [ 32 32 0 0], v0x7fcb3b11b6e0_0, L_0x7fcb3b083200;
L_0x7fcb3b11c5c0 .part v0x7fcb3b11b8a0_0, 64, 1;
L_0x7fcb3b11c720 .functor MUXZ 1, L_0x7fcb3b083290, L_0x7fcb3b083248, L_0x7fcb3b11c5c0, C4<>;
L_0x7fcb3b11c880 .part L_0x7fcb3b11cc70, 32, 32;
L_0x7fcb3b11c920 .concat [ 32 32 0 0], L_0x7fcb3b11c880, L_0x7fcb3b0832d8;
L_0x7fcb3b11cab0 .part v0x7fcb3b11b8a0_0, 0, 64;
L_0x7fcb3b11cb50 .part v0x7fcb3b11b8a0_0, 64, 1;
L_0x7fcb3b11cc70 .functor MUXZ 64, L_0x7fcb3b083320, L_0x7fcb3b11cab0, L_0x7fcb3b11cb50, C4<>;
S_0x7fcb3b118ea0 .scope begin, "DATA_blockRam" "DATA_blockRam" 6 51, 6 51 0, S_0x7fcb3b118c20;
 .timescale -13 -13;
S_0x7fcb3b11a1f0 .scope module, "instruction_ram" "InstructionRAM" 4 258, 7 5 0, S_0x7fcb3b114980;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "CLOCK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "ENABLE";
    .port_info 3 /INPUT 32 "FETCH_ADDRESS";
    .port_info 4 /OUTPUT 32 "DATA";
v0x7fcb3b11a600_0 .net "CLOCK", 0 0, v0x7fcb3b11bcd0_0;  alias, 1 drivers
v0x7fcb3b11a6e0_0 .var "DATA", 31 0;
L_0x7fcb3b0830e0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x7fcb3b11a780_0 .net "DATA_0", 63 0, L_0x7fcb3b0830e0;  1 drivers
L_0x7fcb3b0831b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fcb3b11a830_0 .net "ENABLE", 0 0, L_0x7fcb3b0831b8;  1 drivers
v0x7fcb3b11a8d0_0 .net "FETCH_ADDRESS", 31 0, L_0x7fcb3b11be80;  alias, 1 drivers
v0x7fcb3b11a9c0 .array "RAM", 511 0, 31 0;
L_0x7fcb3b083170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fcb3b11aa60_0 .net "RESET", 0 0, L_0x7fcb3b083170;  1 drivers
L_0x7fcb3b083050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fcb3b11ab00_0 .net/2u *"_ivl_0", 31 0, L_0x7fcb3b083050;  1 drivers
L_0x7fcb3b083098 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fcb3b11abb0_0 .net/2u *"_ivl_4", 31 0, L_0x7fcb3b083098;  1 drivers
v0x7fcb3b11acc0_0 .net/s "c$wild_app_arg", 63 0, L_0x7fcb3b11c030;  1 drivers
v0x7fcb3b11ad70_0 .net/s "c$wild_app_arg_0", 63 0, L_0x7fcb3b11c150;  1 drivers
v0x7fcb3b11ae20_0 .net/s "wild", 63 0, L_0x7fcb3b11c030;  alias, 1 drivers
v0x7fcb3b11aee0_0 .net/s "wild_0", 63 0, L_0x7fcb3b11c150;  alias, 1 drivers
v0x7fcb3b11af70_0 .net "x1", 31 0, L_0x7fcb3b11c300;  1 drivers
L_0x7fcb3b083128 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x7fcb3b11b000_0 .net "x1_projection", 63 0, L_0x7fcb3b083128;  1 drivers
L_0x7fcb3b11c030 .concat [ 32 32 0 0], L_0x7fcb3b11be80, L_0x7fcb3b083050;
L_0x7fcb3b11c150 .concat [ 32 32 0 0], L_0x7fcb3b11c300, L_0x7fcb3b083098;
L_0x7fcb3b11c300 .part L_0x7fcb3b083128, 32, 32;
S_0x7fcb3b11a430 .scope begin, "InstructionRAM_blockRamFile" "InstructionRAM_blockRamFile" 7 41, 7 41 0, S_0x7fcb3b11a1f0;
 .timescale -13 -13;
    .scope S_0x7fcb3b11a1f0;
T_0 ;
    %vpi_call/w 7 38 "$readmemb", "instructions.bin", v0x7fcb3b11a9c0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7fcb3b11a1f0;
T_1 ;
    %wait E_0x7fcb3b115f40;
    %fork t_1, S_0x7fcb3b11a430;
    %jmp t_0;
    .scope S_0x7fcb3b11a430;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fcb3b11a830_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fcb3b11a780_0;
    %parti/s 32, 0, 2;
    %ix/getv/s 3, v0x7fcb3b11aee0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcb3b11a9c0, 0, 4;
T_1.0 ;
    %load/vec4 v0x7fcb3b11a830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %ix/getv/s 4, v0x7fcb3b11ae20_0;
    %load/vec4a v0x7fcb3b11a9c0, 4;
    %assign/vec4 v0x7fcb3b11a6e0_0, 0;
T_1.2 ;
    %end;
    .scope S_0x7fcb3b11a1f0;
t_0 %join;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fcb3b118c20;
T_2 ;
    %pushi/vec4 0, 0, 16384;
    %store/vec4 v0x7fcb3b119fd0_0, 0, 16384;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fcb3b119f20_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x7fcb3b119f20_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0x7fcb3b119fd0_0;
    %load/vec4 v0x7fcb3b119f20_0;
    %muli 32, 0, 32;
    %part/s 32;
    %pushi/vec4 511, 0, 34;
    %load/vec4 v0x7fcb3b119f20_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4a v0x7fcb3b1191a0, 4, 0;
    %load/vec4 v0x7fcb3b119f20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fcb3b119f20_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x7fcb3b118c20;
T_3 ;
    %wait E_0x7fcb3b115f40;
    %fork t_3, S_0x7fcb3b118ea0;
    %jmp t_2;
    .scope S_0x7fcb3b118ea0;
t_3 ;
    %load/vec4 v0x7fcb3b119b00_0;
    %load/vec4 v0x7fcb3b1192f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fcb3b119e70_0;
    %parti/s 32, 0, 2;
    %ix/getv/s 3, v0x7fcb3b11a140_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcb3b1191a0, 0, 4;
T_3.0 ;
    %load/vec4 v0x7fcb3b1192f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %ix/getv/s 4, v0x7fcb3b11a080_0;
    %load/vec4a v0x7fcb3b1191a0, 4;
    %assign/vec4 v0x7fcb3b1190f0_0, 0;
T_3.2 ;
    %end;
    .scope S_0x7fcb3b118c20;
t_2 %join;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fcb3b115fd0;
T_4 ;
    %wait E_0x7fcb3b116260;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fcb3b1162c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fcb3b116380_0, 0, 32;
    %load/vec4 v0x7fcb3b116690_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x7fcb3b116690_0;
    %load/vec4 v0x7fcb3b116430_0;
    %cmp/e;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x7fcb3b1165a0_0;
    %store/vec4 v0x7fcb3b1162c0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x7fcb3b116690_0;
    %load/vec4 v0x7fcb3b1164f0_0;
    %cmp/e;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x7fcb3b1165a0_0;
    %store/vec4 v0x7fcb3b116380_0, 0, 32;
T_4.4 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fcb3b115c00;
T_5 ;
    %wait E_0x7fcb3b115f90;
    %load/vec4 v0x7fcb3b1170e0_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x7fcb3b117190_0, 0, 6;
    %load/vec4 v0x7fcb3b1170e0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x7fcb3b1175f0_0, 0, 5;
    %load/vec4 v0x7fcb3b1170e0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x7fcb3b1176b0_0, 0, 5;
    %load/vec4 v0x7fcb3b1170e0_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x7fcb3b117240_0, 0, 5;
    %load/vec4 v0x7fcb3b1170e0_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0x7fcb3b117740_0, 0, 5;
    %load/vec4 v0x7fcb3b1170e0_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x7fcb3b116fb0_0, 0, 6;
    %load/vec4 v0x7fcb3b1170e0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x7fcb3b117040_0, 0, 16;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fcb3b115c00;
T_6 ;
    %wait E_0x7fcb3b115f40;
    %load/vec4 v0x7fcb3b117860_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x7fcb3b1177d0_0;
    %load/vec4 v0x7fcb3b117860_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcb3b117550, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fcb3b115c00;
T_7 ;
    %wait E_0x7fcb3b115f00;
    %load/vec4 v0x7fcb3b117040_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x7fcb3b117040_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fcb3b116d50_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fcb3b115c00;
T_8 ;
    %wait E_0x7fcb3b115e70;
    %load/vec4 v0x7fcb3b117190_0;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fcb3b116860_0, 4, 6;
    %load/vec4 v0x7fcb3b1175f0_0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fcb3b116860_0, 4, 5;
    %load/vec4 v0x7fcb3b1176b0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fcb3b116860_0, 4, 5;
    %load/vec4 v0x7fcb3b117240_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fcb3b116860_0, 4, 5;
    %load/vec4 v0x7fcb3b117740_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fcb3b116860_0, 4, 5;
    %load/vec4 v0x7fcb3b116fb0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fcb3b116860_0, 4, 6;
    %load/vec4 v0x7fcb3b116e60_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.0, 8;
    %load/vec4 v0x7fcb3b1172f0_0;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %load/vec4 v0x7fcb3b116e60_0;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fcb3b116860_0, 4, 32;
    %load/vec4 v0x7fcb3b116f20_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.2, 8;
    %load/vec4 v0x7fcb3b1174a0_0;
    %jmp/1 T_8.3, 8;
T_8.2 ; End of true expr.
    %load/vec4 v0x7fcb3b116f20_0;
    %jmp/0 T_8.3, 8;
 ; End of false expr.
    %blend;
T_8.3;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fcb3b116860_0, 4, 32;
    %load/vec4 v0x7fcb3b116d50_0;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fcb3b116860_0, 4, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fcb3b114ea0;
T_9 ;
    %wait E_0x7fcb3b115120;
    %load/vec4 v0x7fcb3b1152f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fcb3b115460_0, 0, 32;
    %jmp T_9.8;
T_9.0 ;
    %load/vec4 v0x7fcb3b115240_0;
    %load/vec4 v0x7fcb3b1153b0_0;
    %add;
    %store/vec4 v0x7fcb3b115460_0, 0, 32;
    %jmp T_9.8;
T_9.1 ;
    %load/vec4 v0x7fcb3b115240_0;
    %load/vec4 v0x7fcb3b1153b0_0;
    %sub;
    %store/vec4 v0x7fcb3b115460_0, 0, 32;
    %jmp T_9.8;
T_9.2 ;
    %load/vec4 v0x7fcb3b115240_0;
    %load/vec4 v0x7fcb3b1153b0_0;
    %and;
    %store/vec4 v0x7fcb3b115460_0, 0, 32;
    %jmp T_9.8;
T_9.3 ;
    %load/vec4 v0x7fcb3b115240_0;
    %load/vec4 v0x7fcb3b1153b0_0;
    %or;
    %inv;
    %store/vec4 v0x7fcb3b115460_0, 0, 32;
    %jmp T_9.8;
T_9.4 ;
    %load/vec4 v0x7fcb3b115240_0;
    %load/vec4 v0x7fcb3b1153b0_0;
    %or;
    %store/vec4 v0x7fcb3b115460_0, 0, 32;
    %jmp T_9.8;
T_9.5 ;
    %load/vec4 v0x7fcb3b115240_0;
    %load/vec4 v0x7fcb3b1153b0_0;
    %xor;
    %store/vec4 v0x7fcb3b115460_0, 0, 32;
    %jmp T_9.8;
T_9.6 ;
    %load/vec4 v0x7fcb3b115240_0;
    %load/vec4 v0x7fcb3b1153b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x7fcb3b115460_0, 0, 32;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fcb3b114b60;
T_10 ;
    %wait E_0x7fcb3b114e10;
    %load/vec4 v0x7fcb3b115710_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fcb3b1157b0_0, 0, 3;
    %jmp T_10.8;
T_10.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fcb3b1157b0_0, 0, 3;
    %jmp T_10.8;
T_10.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fcb3b1157b0_0, 0, 3;
    %jmp T_10.8;
T_10.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fcb3b1157b0_0, 0, 3;
    %jmp T_10.8;
T_10.3 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fcb3b1157b0_0, 0, 3;
    %jmp T_10.8;
T_10.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fcb3b1157b0_0, 0, 3;
    %jmp T_10.8;
T_10.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fcb3b1157b0_0, 0, 3;
    %jmp T_10.8;
T_10.6 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fcb3b1157b0_0, 0, 3;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fcb3b114b60;
T_11 ;
    %wait E_0x7fcb3b114e60;
    %load/vec4 v0x7fcb3b1157b0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x7fcb3b115710_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x7fcb3b115850_0, 0, 3;
    %jmp T_11.12;
T_11.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fcb3b115850_0, 0, 3;
    %jmp T_11.12;
T_11.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fcb3b115850_0, 0, 3;
    %jmp T_11.12;
T_11.4 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fcb3b115850_0, 0, 3;
    %jmp T_11.12;
T_11.5 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fcb3b115850_0, 0, 3;
    %jmp T_11.12;
T_11.6 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fcb3b115850_0, 0, 3;
    %jmp T_11.12;
T_11.7 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fcb3b115850_0, 0, 3;
    %jmp T_11.12;
T_11.8 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fcb3b115850_0, 0, 3;
    %jmp T_11.12;
T_11.9 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fcb3b115850_0, 0, 3;
    %jmp T_11.12;
T_11.10 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fcb3b115850_0, 0, 3;
    %jmp T_11.12;
T_11.12 ;
    %pop/vec4 1;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7fcb3b1157b0_0;
    %store/vec4 v0x7fcb3b115850_0, 0, 3;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fcb3b114b60;
T_12 ;
    %wait E_0x7fcb3b114e10;
    %load/vec4 v0x7fcb3b115710_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fcb3b115b20_0, 0, 32;
    %jmp T_12.7;
T_12.0 ;
    %load/vec4 v0x7fcb3b115710_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x7fcb3b115710_0;
    %parti/s 5, 6, 4;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fcb3b115b20_0, 0, 32;
    %jmp T_12.7;
T_12.1 ;
    %load/vec4 v0x7fcb3b115710_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x7fcb3b115710_0;
    %parti/s 5, 6, 4;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7fcb3b115b20_0, 0, 32;
    %jmp T_12.7;
T_12.2 ;
    %load/vec4 v0x7fcb3b115710_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x7fcb3b115710_0;
    %parti/s 5, 6, 4;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x7fcb3b115b20_0, 0, 32;
    %jmp T_12.7;
T_12.3 ;
    %load/vec4 v0x7fcb3b115710_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x7fcb3b115710_0;
    %parti/s 5, 21, 6;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fcb3b115b20_0, 0, 32;
    %jmp T_12.7;
T_12.4 ;
    %load/vec4 v0x7fcb3b115710_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x7fcb3b115710_0;
    %parti/s 5, 21, 6;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7fcb3b115b20_0, 0, 32;
    %jmp T_12.7;
T_12.5 ;
    %load/vec4 v0x7fcb3b115710_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x7fcb3b115710_0;
    %parti/s 5, 21, 6;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x7fcb3b115b20_0, 0, 32;
    %jmp T_12.7;
T_12.7 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fcb3b114b60;
T_13 ;
    %wait E_0x7fcb3b114dc0;
    %load/vec4 v0x7fcb3b115710_0;
    %parti/s 6, 0, 2;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x7fcb3b115710_0;
    %parti/s 6, 0, 2;
    %cmpi/e 2, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fcb3b115710_0;
    %parti/s 6, 0, 2;
    %cmpi/e 3, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fcb3b115710_0;
    %parti/s 6, 0, 2;
    %cmpi/e 4, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fcb3b115710_0;
    %parti/s 6, 0, 2;
    %cmpi/e 6, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fcb3b115710_0;
    %parti/s 6, 0, 2;
    %cmpi/e 7, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x7fcb3b115b20_0;
    %store/vec4 v0x7fcb3b115a90_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fcb3b115910_0;
    %store/vec4 v0x7fcb3b115a90_0, 0, 32;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fcb3b114b60;
T_14 ;
    %wait E_0x7fcb3b114d70;
    %load/vec4 v0x7fcb3b115a90_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fcb3b115670_0, 4, 32;
    %load/vec4 v0x7fcb3b115710_0;
    %parti/s 32, 63, 7;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fcb3b115670_0, 4, 32;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fcb3b117960;
T_15 ;
    %wait E_0x7fcb3b117be0;
    %load/vec4 v0x7fcb3b117d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x7fcb3b118060_0;
    %store/vec4 v0x7fcb3b118110_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7fcb3b117e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x7fcb3b117c30_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x7fcb3b118110_0, 0, 32;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fcb3b118110_0, 0, 32;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fcb3b117960;
T_16 ;
    %wait E_0x7fcb3b117b90;
    %load/vec4 v0x7fcb3b117ee0_0;
    %flag_set/vec4 8;
    %jmp/0 T_16.0, 8;
    %load/vec4 v0x7fcb3b118110_0;
    %jmp/1 T_16.1, 8;
T_16.0 ; End of true expr.
    %load/vec4 v0x7fcb3b117c30_0;
    %parti/s 32, 0, 2;
    %jmp/0 T_16.1, 8;
 ; End of false expr.
    %blend;
T_16.1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fcb3b117cf0_0, 4, 32;
    %load/vec4 v0x7fcb3b117c30_0;
    %parti/s 27, 32, 7;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fcb3b117cf0_0, 4, 32;
    %load/vec4 v0x7fcb3b117c30_0;
    %parti/s 32, 0, 2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fcb3b117cf0_0, 4, 32;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7fcb3b1181f0;
T_17 ;
    %wait E_0x7fcb3b1184a0;
    %load/vec4 v0x7fcb3b118680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x7fcb3b118940_0;
    %store/vec4 v0x7fcb3b1189f0_0, 0, 32;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x7fcb3b118510_0;
    %store/vec4 v0x7fcb3b1189f0_0, 0, 32;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7fcb3b1181f0;
T_18 ;
    %wait E_0x7fcb3b118460;
    %load/vec4 v0x7fcb3b118730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x7fcb3b1185c0_0;
    %parti/s 5, 54, 7;
    %store/vec4 v0x7fcb3b118ad0_0, 0, 5;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7fcb3b1185c0_0;
    %parti/s 5, 53, 7;
    %store/vec4 v0x7fcb3b118ad0_0, 0, 5;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7fcb3b1181f0;
T_19 ;
    %wait E_0x7fcb3b118410;
    %load/vec4 v0x7fcb3b1188a0_0;
    %store/vec4 v0x7fcb3b1187c0_0, 0, 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7fcb3b114980;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fcb3b11ba90_0, 0, 32;
    %end;
    .thread T_20, $init;
    .scope S_0x7fcb3b114980;
T_21 ;
    %wait E_0x7fcb3b115f40;
    %load/vec4 v0x7fcb3b11b9e0_0;
    %assign/vec4 v0x7fcb3b11b370_0, 0;
    %load/vec4 v0x7fcb3b11ba90_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x7fcb3b11ba90_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7fcb3b114980;
T_22 ;
    %wait E_0x7fcb3b115f40;
    %load/vec4 v0x7fcb3b11b1c0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x7fcb3b11b6e0_0, 0;
    %load/vec4 v0x7fcb3b11b1c0_0;
    %parti/s 1, 63, 7;
    %load/vec4 v0x7fcb3b11b1c0_0;
    %parti/s 32, 31, 6;
    %concat/vec4; draw_concat_vec4
    %pad/u 65;
    %assign/vec4 v0x7fcb3b11b8a0_0, 0;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7fcb3b104470;
T_23 ;
    %delay 50000, 0;
    %load/vec4 v0x7fcb3b11bcd0_0;
    %inv;
    %store/vec4 v0x7fcb3b11bcd0_0, 0, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7fcb3b104470;
T_24 ;
    %fork t_5, S_0x7fcb3b1045e0;
    %jmp t_4;
    .scope S_0x7fcb3b1045e0;
t_5 ;
    %vpi_func 3 24 "$fopen" 32, "../../testcase/cpu_test/machine_code1.txt", "r" {0 0 0};
    %store/vec4 v0x7fcb3b1047a0_0, 0, 32;
    %load/vec4 v0x7fcb3b1047a0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fcb3b114830_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x7fcb3b114830_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_24.3, 5;
    %vpi_func 3 28 "$feof" 32, v0x7fcb3b1047a0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %vpi_call/w 3 29 "$fgets", v0x7fcb3b1148d0_0, v0x7fcb3b1047a0_0 {0 0 0};
    %vpi_call/w 3 30 "$sscanf", v0x7fcb3b1148d0_0, "%b", &A<v0x7fcb3b11a9c0, v0x7fcb3b114830_0 > {0 0 0};
    %jmp T_24.5;
T_24.4 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/getv/s 4, v0x7fcb3b114830_0;
    %store/vec4a v0x7fcb3b11a9c0, 4, 0;
T_24.5 ;
    %load/vec4 v0x7fcb3b114830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fcb3b114830_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %vpi_call/w 3 35 "$fclose", v0x7fcb3b1047a0_0 {0 0 0};
    %jmp T_24.1;
T_24.0 ;
    %vpi_call/w 3 37 "$display", "Error: Cannot open machine_code1.txt" {0 0 0};
    %vpi_call/w 3 38 "$finish" {0 0 0};
T_24.1 ;
    %end;
    .scope S_0x7fcb3b104470;
t_4 %join;
    %end;
    .thread T_24;
    .scope S_0x7fcb3b104470;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcb3b11bcd0_0, 0, 1;
    %delay 10000000, 0;
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "test_cpu.v";
    "./cpu.v";
    "./alu.v";
    "./MainMemory.v";
    "./InstructionRAM.v";
