(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param52 = (&((((8'h9f) >>> (8'ha2)) ? {(8'hab)} : (^~(8'ha7))) ? (8'ha8) : (&((8'ha4) && (8'ha1))))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h42):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hb):(1'h0)] wire3;
  input wire signed [(4'h8):(1'h0)] wire2;
  input wire signed [(4'ha):(1'h0)] wire1;
  input wire signed [(4'ha):(1'h0)] wire0;
  wire [(2'h2):(1'h0)] wire50;
  wire signed [(4'hb):(1'h0)] wire49;
  wire [(3'h5):(1'h0)] wire48;
  wire signed [(4'ha):(1'h0)] wire47;
  wire [(3'h5):(1'h0)] wire45;
  wire signed [(3'h7):(1'h0)] wire7;
  wire signed [(4'ha):(1'h0)] wire6;
  wire signed [(3'h4):(1'h0)] wire5;
  wire [(4'hb):(1'h0)] wire4;
  assign y = {wire50,
                 wire49,
                 wire48,
                 wire47,
                 wire45,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 (1'h0)};
  assign wire4 = $signed((&wire3));
  assign wire5 = wire3[(1'h0):(1'h0)];
  assign wire6 = wire1[(2'h3):(1'h0)];
  assign wire7 = ($unsigned(wire1[(2'h3):(2'h3)]) ?
                     wire2[(1'h1):(1'h1)] : (~|{(wire4 ? wire6 : wire0)}));
  module8 #() modinst46 (.wire11(wire1), .wire12(wire4), .clk(clk), .y(wire45), .wire10(wire2), .wire9(wire6));
  assign wire47 = wire45[(1'h1):(1'h1)];
  assign wire48 = (8'hae);
  assign wire49 = (&({((8'hab) < (8'haf))} & ((8'hb0) ?
                      (wire48 ? (8'ha1) : wire1) : (wire48 ? wire2 : wire45))));
  module18 #() modinst51 (wire50, clk, wire49, wire5, wire2, wire0);
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module8
#(parameter param44 = (8'ha8))
(y, clk, wire12, wire11, wire10, wire9);
  output wire [(32'h4e):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hb):(1'h0)] wire12;
  input wire signed [(4'ha):(1'h0)] wire11;
  input wire [(3'h7):(1'h0)] wire10;
  input wire [(4'h8):(1'h0)] wire9;
  wire signed [(3'h6):(1'h0)] wire43;
  wire [(2'h3):(1'h0)] wire42;
  wire [(2'h3):(1'h0)] wire41;
  wire signed [(3'h5):(1'h0)] wire37;
  wire signed [(4'h9):(1'h0)] wire36;
  wire signed [(3'h4):(1'h0)] wire34;
  wire signed [(3'h5):(1'h0)] wire17;
  wire signed [(2'h3):(1'h0)] wire16;
  wire signed [(3'h7):(1'h0)] wire15;
  wire signed [(3'h5):(1'h0)] wire14;
  wire signed [(3'h7):(1'h0)] wire13;
  reg [(3'h4):(1'h0)] reg40 = (1'h0);
  reg [(3'h6):(1'h0)] reg39 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg38 = (1'h0);
  assign y = {wire43,
                 wire42,
                 wire41,
                 wire37,
                 wire36,
                 wire34,
                 wire17,
                 wire16,
                 wire15,
                 wire14,
                 wire13,
                 reg40,
                 reg39,
                 reg38,
                 (1'h0)};
  assign wire13 = ((~&$unsigned(wire12)) ?
                      wire10[(3'h5):(1'h0)] : ($signed(wire10[(3'h5):(2'h3)]) ^ ((wire12 ^ wire9) ?
                          (8'h9e) : wire12)));
  assign wire14 = $unsigned((8'ha7));
  assign wire15 = wire13[(1'h0):(1'h0)];
  assign wire16 = $unsigned(($signed($unsigned(wire10)) ?
                      $unsigned(wire15) : (~&$signed(wire10))));
  assign wire17 = wire16;
  module18 #() modinst35 (wire34, clk, wire17, wire16, wire9, wire12);
  assign wire36 = (~|{(8'ha7)});
  assign wire37 = wire14[(1'h1):(1'h0)];
  always
    @(posedge clk) begin
      if ((((wire10[(3'h6):(3'h5)] || (wire14 <= wire10)) ?
              wire17[(3'h5):(1'h0)] : ((|wire34) ?
                  wire11[(2'h2):(1'h0)] : $signed(wire9))) ?
          ($signed((wire34 ?
              wire13 : wire10)) ^ wire13[(2'h2):(1'h1)]) : wire34[(1'h1):(1'h1)]))
        begin
          reg38 <= (((8'ha3) ?
              $unsigned((~wire36)) : ((wire11 ?
                  wire16 : (8'ha1)) != (|wire37))) ~^ ($signed((wire11 >>> (8'ha9))) == (wire14 < (~|wire12))));
          reg39 <= (($signed((-(8'ha5))) || (wire14 && (~^wire10))) ?
              $unsigned(wire13) : $unsigned({$signed(wire16)}));
          reg40 <= wire9;
        end
      else
        begin
          reg38 <= $signed($signed((wire34[(1'h1):(1'h0)] ?
              wire11[(1'h0):(1'h0)] : (+(8'h9e)))));
          reg39 <= (&$signed(wire34[(1'h0):(1'h0)]));
        end
    end
  assign wire41 = {((wire10 ?
                          (~(8'haf)) : (wire12 ?
                              wire9 : wire10)) < $unsigned((~|reg40)))};
  assign wire42 = $unsigned($unsigned(($unsigned(wire36) && (8'ha0))));
  assign wire43 = $unsigned($unsigned((~|(wire13 ? wire15 : reg40))));
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module18  (y, clk, wire22, wire21, wire20, wire19);
  output wire [(32'h4a):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h5):(1'h0)] wire22;
  input wire [(2'h3):(1'h0)] wire21;
  input wire signed [(4'h8):(1'h0)] wire20;
  input wire signed [(4'ha):(1'h0)] wire19;
  wire signed [(2'h2):(1'h0)] wire33;
  wire signed [(2'h2):(1'h0)] wire32;
  wire signed [(3'h5):(1'h0)] wire31;
  wire signed [(4'h9):(1'h0)] wire30;
  wire [(4'hb):(1'h0)] wire29;
  wire [(4'ha):(1'h0)] wire28;
  wire signed [(4'h9):(1'h0)] wire27;
  wire signed [(2'h2):(1'h0)] wire26;
  wire [(3'h5):(1'h0)] wire25;
  wire signed [(4'ha):(1'h0)] wire23;
  reg [(4'h8):(1'h0)] reg24 = (1'h0);
  assign y = {wire33,
                 wire32,
                 wire31,
                 wire30,
                 wire29,
                 wire28,
                 wire27,
                 wire26,
                 wire25,
                 wire23,
                 reg24,
                 (1'h0)};
  assign wire23 = {((((8'ha7) ?
                          wire21 : wire20) * $signed(wire22)) == {(&(8'ha1))})};
  always
    @(posedge clk) begin
      reg24 <= (~^wire20[(1'h0):(1'h0)]);
    end
  assign wire25 = (wire22 >>> $unsigned(((wire20 ? wire19 : wire21) + ((8'ha5) ?
                      wire19 : wire23))));
  assign wire26 = wire21;
  assign wire27 = (|$unsigned(((wire20 ? wire19 : wire21) ?
                      $unsigned(wire22) : $unsigned((8'h9f)))));
  assign wire28 = (-$signed({$unsigned(wire26)}));
  assign wire29 = wire23[(3'h7):(1'h1)];
  assign wire30 = $signed($signed((wire26[(1'h0):(1'h0)] * (wire28 ?
                      wire19 : (8'ha0)))));
  assign wire31 = (($unsigned($unsigned((8'ha2))) >= $signed(wire29[(2'h3):(1'h0)])) >= (~|(~^(wire29 == wire23))));
  assign wire32 = wire21[(2'h3):(1'h0)];
  assign wire33 = wire31[(3'h4):(3'h4)];
endmodule