//! **************************************************************************
// Written by: Map O.61xd on Wed Nov 11 15:11:53 2015
//! **************************************************************************

SCHEMATIC START;
COMP "an<0>" LOCATE = SITE "N16" LEVEL 1;
COMP "an<1>" LOCATE = SITE "N15" LEVEL 1;
COMP "an<2>" LOCATE = SITE "P18" LEVEL 1;
COMP "led<0>" LOCATE = SITE "U16" LEVEL 1;
COMP "an<3>" LOCATE = SITE "P17" LEVEL 1;
COMP "btn<0>" LOCATE = SITE "B8" LEVEL 1;
COMP "led<1>" LOCATE = SITE "V16" LEVEL 1;
COMP "btn<1>" LOCATE = SITE "A8" LEVEL 1;
COMP "led<2>" LOCATE = SITE "U15" LEVEL 1;
COMP "btn<2>" LOCATE = SITE "C4" LEVEL 1;
COMP "led<3>" LOCATE = SITE "V15" LEVEL 1;
COMP "btn<3>" LOCATE = SITE "C9" LEVEL 1;
COMP "led<4>" LOCATE = SITE "M11" LEVEL 1;
COMP "btn<4>" LOCATE = SITE "D9" LEVEL 1;
COMP "led<5>" LOCATE = SITE "N11" LEVEL 1;
COMP "led<6>" LOCATE = SITE "R11" LEVEL 1;
COMP "led<7>" LOCATE = SITE "T11" LEVEL 1;
COMP "seg<0>" LOCATE = SITE "L14" LEVEL 1;
COMP "seg<1>" LOCATE = SITE "N14" LEVEL 1;
COMP "seg<2>" LOCATE = SITE "M14" LEVEL 1;
COMP "sw<0>" LOCATE = SITE "T10" LEVEL 1;
COMP "seg<3>" LOCATE = SITE "U18" LEVEL 1;
COMP "sw<1>" LOCATE = SITE "T9" LEVEL 1;
COMP "seg<4>" LOCATE = SITE "U17" LEVEL 1;
COMP "sw<2>" LOCATE = SITE "V9" LEVEL 1;
COMP "seg<5>" LOCATE = SITE "T18" LEVEL 1;
COMP "sw<3>" LOCATE = SITE "M8" LEVEL 1;
COMP "seg<6>" LOCATE = SITE "T17" LEVEL 1;
COMP "sw<4>" LOCATE = SITE "N8" LEVEL 1;
COMP "seg<7>" LOCATE = SITE "M13" LEVEL 1;
COMP "sw<5>" LOCATE = SITE "U8" LEVEL 1;
COMP "sw<6>" LOCATE = SITE "V8" LEVEL 1;
COMP "sw<7>" LOCATE = SITE "T5" LEVEL 1;
COMP "clk_100mhz" LOCATE = SITE "V10" LEVEL 1;
TIMEGRP sys_clk_pin = BEL "openmips/pc_reg/pc_2" BEL "openmips/pc_reg/pc_3"
        BEL "openmips/pc_reg/pc_4" BEL "openmips/pc_reg/pc_5" BEL
        "openmips/pc_reg/pc_6" BEL "openmips/pc_reg/pc_7" BEL
        "openmips/pc_reg/pc_8" BEL "openmips/pc_reg/pc_9" BEL
        "openmips/pc_reg/pc_10" BEL "openmips/pc_reg/pc_11" BEL
        "openmips/pc_reg/pc_12" BEL "openmips/pc_reg/pc_13" BEL
        "openmips/pc_reg/pc_14" BEL "openmips/pc_reg/pc_15" BEL
        "openmips/pc_reg/pc_16" BEL "openmips/pc_reg/pc_17" BEL
        "openmips/pc_reg/pc_18" BEL "openmips/pc_reg/pc_19" BEL
        "openmips/pc_reg/pc_20" BEL "openmips/pc_reg/pc_21" BEL
        "openmips/pc_reg/pc_22" BEL "openmips/pc_reg/pc_23" BEL
        "openmips/pc_reg/pc_24" BEL "openmips/pc_reg/pc_25" BEL
        "openmips/pc_reg/pc_26" BEL "openmips/pc_reg/pc_27" BEL
        "openmips/pc_reg/pc_28" BEL "openmips/pc_reg/pc_29" BEL
        "openmips/pc_reg/pc_30" BEL "openmips/pc_reg/pc_31" BEL
        "clk_div/clkdiv_0" BEL "clk_div/clkdiv_1" BEL "clk_div/clkdiv_2" BEL
        "clk_div/clkdiv_3" BEL "clk_div/clkdiv_4" BEL "clk_div/clkdiv_5" BEL
        "clk_div/clkdiv_6" BEL "clk_div/clkdiv_7" BEL "clk_div/clkdiv_8" BEL
        "clk_div/clkdiv_9" BEL "clk_div/clkdiv_10" BEL "clk_div/clkdiv_11" BEL
        "clk_div/clkdiv_12" BEL "clk_div/clkdiv_13" BEL "clk_div/clkdiv_14"
        BEL "clk_div/clkdiv_15" BEL "clk_div/clkdiv_16" BEL
        "clk_div/clkdiv_17" BEL "clk_div/clkdiv_18" BEL "clk_div/clkdiv_19"
        BEL "anti_jitter/sw_ok_7" BEL "anti_jitter/sw_ok_6" BEL
        "anti_jitter/sw_ok_1" BEL "anti_jitter/sw_temp_7" BEL
        "anti_jitter/sw_temp_6" BEL "anti_jitter/sw_temp_5" BEL
        "anti_jitter/sw_temp_4" BEL "anti_jitter/sw_temp_3" BEL
        "anti_jitter/sw_temp_2" BEL "anti_jitter/sw_temp_1" BEL
        "anti_jitter/sw_temp_0" BEL "anti_jitter/btn_temp_4" BEL
        "anti_jitter/btn_temp_3" BEL "anti_jitter/btn_temp_2" BEL
        "anti_jitter/btn_temp_1" BEL "anti_jitter/btn_temp_0" BEL
        "anti_jitter/counter_9" BEL "anti_jitter/counter_8" BEL
        "anti_jitter/counter_7" BEL "anti_jitter/counter_6" BEL
        "anti_jitter/counter_5" BEL "anti_jitter/counter_4" BEL
        "anti_jitter/counter_3" BEL "anti_jitter/counter_2" BEL
        "anti_jitter/counter_1" BEL "anti_jitter/counter_0" BEL
        "anti_jitter/counter_10" BEL "anti_jitter/counter_11" BEL
        "anti_jitter/counter_12" BEL "anti_jitter/counter_13" BEL
        "anti_jitter/counter_14" BEL "anti_jitter/counter_15" BEL
        "anti_jitter/counter_16" BEL "clk_100mhz_BUFGP/BUFG";
NET "clk_100mhz_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
SCHEMATIC END;

