{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721058965740 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721058965746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 15 21:26:05 2024 " "Processing started: Mon Jul 15 21:26:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721058965746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721058965746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off router_top -c router_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off router_top -c router_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721058965746 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721058967500 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721058967500 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "router_fifo.v(74) " "Verilog HDL warning at router_fifo.v(74): extended using \"x\" or \"z\"" {  } { { "../FIFO/router_fifo.v" "" { Text "D:/VERILOG/project/FIFO/router_fifo.v" 74 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1721058980232 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "router_fifo.v(82) " "Verilog HDL warning at router_fifo.v(82): extended using \"x\" or \"z\"" {  } { { "../FIFO/router_fifo.v" "" { Text "D:/VERILOG/project/FIFO/router_fifo.v" 82 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1721058980233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/project/fifo/router_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/project/fifo/router_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_fifo " "Found entity 1: router_fifo" {  } { { "../FIFO/router_fifo.v" "" { Text "D:/VERILOG/project/FIFO/router_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721058980262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721058980262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/project/fsm/router_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/project/fsm/router_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_fsm " "Found entity 1: router_fsm" {  } { { "../FSM/router_fsm.v" "" { Text "D:/VERILOG/project/FSM/router_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721058980275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721058980275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/project/register/router_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/project/register/router_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_reg " "Found entity 1: router_reg" {  } { { "../REGISTER/router_reg.v" "" { Text "D:/VERILOG/project/REGISTER/router_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721058980286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721058980286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/project/synchronizer/router_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/project/synchronizer/router_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_sync " "Found entity 1: router_sync" {  } { { "../SYNCHRONIZER/router_sync.v" "" { Text "D:/VERILOG/project/SYNCHRONIZER/router_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721058980293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721058980293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "router_top.v 1 1 " "Found 1 design units, including 1 entities, in source file router_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_top " "Found entity 1: router_top" {  } { { "router_top.v" "" { Text "D:/VERILOG/project/TOP_MODULE/router_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721058980299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721058980299 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "soft_reset_0 router_top.v(13) " "Verilog HDL Implicit Net warning at router_top.v(13): created implicit net for \"soft_reset_0\"" {  } { { "router_top.v" "" { Text "D:/VERILOG/project/TOP_MODULE/router_top.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721058980299 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lfd_state router_top.v(16) " "Verilog HDL Implicit Net warning at router_top.v(16): created implicit net for \"lfd_state\"" {  } { { "router_top.v" "" { Text "D:/VERILOG/project/TOP_MODULE/router_top.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721058980299 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "empty_0 router_top.v(17) " "Verilog HDL Implicit Net warning at router_top.v(17): created implicit net for \"empty_0\"" {  } { { "router_top.v" "" { Text "D:/VERILOG/project/TOP_MODULE/router_top.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721058980299 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "full_0 router_top.v(18) " "Verilog HDL Implicit Net warning at router_top.v(18): created implicit net for \"full_0\"" {  } { { "router_top.v" "" { Text "D:/VERILOG/project/TOP_MODULE/router_top.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721058980299 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "soft_reset_1 router_top.v(25) " "Verilog HDL Implicit Net warning at router_top.v(25): created implicit net for \"soft_reset_1\"" {  } { { "router_top.v" "" { Text "D:/VERILOG/project/TOP_MODULE/router_top.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721058980299 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "empty_1 router_top.v(29) " "Verilog HDL Implicit Net warning at router_top.v(29): created implicit net for \"empty_1\"" {  } { { "router_top.v" "" { Text "D:/VERILOG/project/TOP_MODULE/router_top.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721058980299 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "full_1 router_top.v(30) " "Verilog HDL Implicit Net warning at router_top.v(30): created implicit net for \"full_1\"" {  } { { "router_top.v" "" { Text "D:/VERILOG/project/TOP_MODULE/router_top.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721058980299 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "soft_reset_2 router_top.v(37) " "Verilog HDL Implicit Net warning at router_top.v(37): created implicit net for \"soft_reset_2\"" {  } { { "router_top.v" "" { Text "D:/VERILOG/project/TOP_MODULE/router_top.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721058980299 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "empty_2 router_top.v(41) " "Verilog HDL Implicit Net warning at router_top.v(41): created implicit net for \"empty_2\"" {  } { { "router_top.v" "" { Text "D:/VERILOG/project/TOP_MODULE/router_top.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721058980299 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "full_2 router_top.v(42) " "Verilog HDL Implicit Net warning at router_top.v(42): created implicit net for \"full_2\"" {  } { { "router_top.v" "" { Text "D:/VERILOG/project/TOP_MODULE/router_top.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721058980299 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "parity_done router_top.v(49) " "Verilog HDL Implicit Net warning at router_top.v(49): created implicit net for \"parity_done\"" {  } { { "router_top.v" "" { Text "D:/VERILOG/project/TOP_MODULE/router_top.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721058980299 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fifo_full router_top.v(50) " "Verilog HDL Implicit Net warning at router_top.v(50): created implicit net for \"fifo_full\"" {  } { { "router_top.v" "" { Text "D:/VERILOG/project/TOP_MODULE/router_top.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721058980300 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "low_pkt_valid router_top.v(54) " "Verilog HDL Implicit Net warning at router_top.v(54): created implicit net for \"low_pkt_valid\"" {  } { { "router_top.v" "" { Text "D:/VERILOG/project/TOP_MODULE/router_top.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721058980300 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "detect_add router_top.v(60) " "Verilog HDL Implicit Net warning at router_top.v(60): created implicit net for \"detect_add\"" {  } { { "router_top.v" "" { Text "D:/VERILOG/project/TOP_MODULE/router_top.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721058980300 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ld_state router_top.v(61) " "Verilog HDL Implicit Net warning at router_top.v(61): created implicit net for \"ld_state\"" {  } { { "router_top.v" "" { Text "D:/VERILOG/project/TOP_MODULE/router_top.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721058980300 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "laf_state router_top.v(62) " "Verilog HDL Implicit Net warning at router_top.v(62): created implicit net for \"laf_state\"" {  } { { "router_top.v" "" { Text "D:/VERILOG/project/TOP_MODULE/router_top.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721058980300 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "full_state router_top.v(63) " "Verilog HDL Implicit Net warning at router_top.v(63): created implicit net for \"full_state\"" {  } { { "router_top.v" "" { Text "D:/VERILOG/project/TOP_MODULE/router_top.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721058980300 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_enb_reg router_top.v(64) " "Verilog HDL Implicit Net warning at router_top.v(64): created implicit net for \"write_enb_reg\"" {  } { { "router_top.v" "" { Text "D:/VERILOG/project/TOP_MODULE/router_top.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721058980300 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_int_reg router_top.v(65) " "Verilog HDL Implicit Net warning at router_top.v(65): created implicit net for \"rst_int_reg\"" {  } { { "router_top.v" "" { Text "D:/VERILOG/project/TOP_MODULE/router_top.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721058980300 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "router_top " "Elaborating entity \"router_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1721058980558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_fifo router_fifo:f0 " "Elaborating entity \"router_fifo\" for hierarchy \"router_fifo:f0\"" {  } { { "router_top.v" "f0" { Text "D:/VERILOG/project/TOP_MODULE/router_top.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721058980831 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 router_fifo.v(22) " "Verilog HDL assignment warning at router_fifo.v(22): truncated value with size 32 to match size of target (5)" {  } { { "../FIFO/router_fifo.v" "" { Text "D:/VERILOG/project/FIFO/router_fifo.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721058980835 "|router_top|router_fifo:f0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 router_fifo.v(24) " "Verilog HDL assignment warning at router_fifo.v(24): truncated value with size 32 to match size of target (5)" {  } { { "../FIFO/router_fifo.v" "" { Text "D:/VERILOG/project/FIFO/router_fifo.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721058980836 "|router_top|router_fifo:f0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 router_fifo.v(96) " "Verilog HDL assignment warning at router_fifo.v(96): truncated value with size 32 to match size of target (7)" {  } { { "../FIFO/router_fifo.v" "" { Text "D:/VERILOG/project/FIFO/router_fifo.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721058980851 "|router_top|router_fifo:f0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_fsm router_fsm:FSM " "Elaborating entity \"router_fsm\" for hierarchy \"router_fsm:FSM\"" {  } { { "router_top.v" "FSM" { Text "D:/VERILOG/project/TOP_MODULE/router_top.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721058980927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_sync router_sync:SYNCHRONIZER " "Elaborating entity \"router_sync\" for hierarchy \"router_sync:SYNCHRONIZER\"" {  } { { "router_top.v" "SYNCHRONIZER" { Text "D:/VERILOG/project/TOP_MODULE/router_top.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721058980945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_reg router_reg:REGISTER " "Elaborating entity \"router_reg\" for hierarchy \"router_reg:REGISTER\"" {  } { { "router_top.v" "REGISTER" { Text "D:/VERILOG/project/TOP_MODULE/router_top.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721058980959 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1721058983241 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1150 " "Implemented 1150 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1721058983701 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1721058983701 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1107 " "Implemented 1107 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1721058983701 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1721058983701 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/VERILOG/project/TOP_MODULE/output_files/router_top.map.smsg " "Generated suppressed messages file D:/VERILOG/project/TOP_MODULE/output_files/router_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721058985000 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721058985117 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 15 21:26:25 2024 " "Processing ended: Mon Jul 15 21:26:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721058985117 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721058985117 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721058985117 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721058985117 ""}
