# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../serial_in_sh_reg.srcs/sources_1/new/sh_reg.vhd" \

# Do not sort compile order
nosort
