# compile vhdl design source files
vhdl xil_defaultlib  "../../../Lab0B.srcs/sources_1/new/LAB0B.vhd"
vhdl xil_defaultlib  "../../../Lab0B.srcs/sim_1/new/Lab0B_tb.vhd"

# Do not sort compile order
nosort
