/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|*Target Instruction Enum Values                                              *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/


#ifdef GET_INSTRINFO_ENUM
#undef GET_INSTRINFO_ENUM
namespace llvm {

namespace SP {
  enum {
    PHI	= 0,
    INLINEASM	= 1,
    PROLOG_LABEL	= 2,
    EH_LABEL	= 3,
    GC_LABEL	= 4,
    KILL	= 5,
    EXTRACT_SUBREG	= 6,
    INSERT_SUBREG	= 7,
    IMPLICIT_DEF	= 8,
    SUBREG_TO_REG	= 9,
    COPY_TO_REGCLASS	= 10,
    DBG_VALUE	= 11,
    REG_SEQUENCE	= 12,
    COPY	= 13,
    BUNDLE	= 14,
    LIFETIME_START	= 15,
    LIFETIME_END	= 16,
    ADDCCri	= 17,
    ADDCCrr	= 18,
    ADDXri	= 19,
    ADDXrr	= 20,
    ADDri	= 21,
    ADDrr	= 22,
    ADJCALLSTACKDOWN	= 23,
    ADJCALLSTACKUP	= 24,
    ANDNri	= 25,
    ANDNrr	= 26,
    ANDri	= 27,
    ANDrr	= 28,
    BA	= 29,
    BCOND	= 30,
    CALL	= 31,
    FABSD	= 32,
    FABSS	= 33,
    FADDD	= 34,
    FADDS	= 35,
    FBCOND	= 36,
    FCMPD	= 37,
    FCMPS	= 38,
    FDIVD	= 39,
    FDIVS	= 40,
    FDTOI	= 41,
    FDTOS	= 42,
    FITOD	= 43,
    FITOS	= 44,
    FLUSHW	= 45,
    FMOVD	= 46,
    FMOVD_FCC	= 47,
    FMOVD_ICC	= 48,
    FMOVS	= 49,
    FMOVS_FCC	= 50,
    FMOVS_ICC	= 51,
    FMULD	= 52,
    FMULS	= 53,
    FNEGD	= 54,
    FNEGS	= 55,
    FSMULD	= 56,
    FSQRTD	= 57,
    FSQRTS	= 58,
    FSTOD	= 59,
    FSTOI	= 60,
    FSUBD	= 61,
    FSUBS	= 62,
    FpABSD	= 63,
    FpMOVD	= 64,
    FpNEGD	= 65,
    GETPCX	= 66,
    JMPLri	= 67,
    JMPLrr	= 68,
    LDDFri	= 69,
    LDDFrr	= 70,
    LDFri	= 71,
    LDFrr	= 72,
    LDSBri	= 73,
    LDSBrr	= 74,
    LDSHri	= 75,
    LDSHrr	= 76,
    LDUBri	= 77,
    LDUBrr	= 78,
    LDUHri	= 79,
    LDUHrr	= 80,
    LDri	= 81,
    LDrr	= 82,
    LEA_ADDri	= 83,
    MOVFCCri	= 84,
    MOVFCCrr	= 85,
    MOVICCri	= 86,
    MOVICCrr	= 87,
    NOP	= 88,
    ORNri	= 89,
    ORNrr	= 90,
    ORri	= 91,
    ORrr	= 92,
    POPCrr	= 93,
    RDY	= 94,
    RESTOREri	= 95,
    RESTORErr	= 96,
    RET	= 97,
    RETL	= 98,
    SAVEri	= 99,
    SAVErr	= 100,
    SDIVri	= 101,
    SDIVrr	= 102,
    SELECT_CC_DFP_FCC	= 103,
    SELECT_CC_DFP_ICC	= 104,
    SELECT_CC_FP_FCC	= 105,
    SELECT_CC_FP_ICC	= 106,
    SELECT_CC_Int_FCC	= 107,
    SELECT_CC_Int_ICC	= 108,
    SETHIi	= 109,
    SLLri	= 110,
    SLLrr	= 111,
    SMULri	= 112,
    SMULrr	= 113,
    SRAri	= 114,
    SRArr	= 115,
    SRLri	= 116,
    SRLrr	= 117,
    STBri	= 118,
    STBrr	= 119,
    STDFri	= 120,
    STDFrr	= 121,
    STFri	= 122,
    STFrr	= 123,
    STHri	= 124,
    STHrr	= 125,
    STri	= 126,
    STrr	= 127,
    SUBCCri	= 128,
    SUBCCrr	= 129,
    SUBXCCrr	= 130,
    SUBXri	= 131,
    SUBXrr	= 132,
    SUBri	= 133,
    SUBrr	= 134,
    TA3	= 135,
    UDIVri	= 136,
    UDIVrr	= 137,
    UMULri	= 138,
    UMULrr	= 139,
    UNIMP	= 140,
    WRYri	= 141,
    WRYrr	= 142,
    XNORri	= 143,
    XNORrr	= 144,
    XORri	= 145,
    XORrr	= 146,
    INSTRUCTION_LIST_END = 147
  };
}
} // End llvm namespace 
#endif // GET_INSTRINFO_ENUM

/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|*Target Instruction Descriptors                                              *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/


#ifdef GET_INSTRINFO_MC_DESC
#undef GET_INSTRINFO_MC_DESC
namespace llvm {

static const uint16_t ImplicitList1[] = { SP::ICC, 0 };
static const uint16_t ImplicitList2[] = { SP::O6, 0 };
static const uint16_t ImplicitList3[] = { SP::O0, SP::O1, SP::O2, SP::O3, SP::O4, SP::O5, SP::O7, SP::G1, SP::G2, SP::G3, SP::G4, SP::G5, SP::G6, SP::G7, SP::D0, SP::D1, SP::D2, SP::D3, SP::D4, SP::D5, SP::D6, SP::D7, SP::D8, SP::D9, SP::D10, SP::D11, SP::D12, SP::D13, SP::D14, SP::D15, SP::ICC, SP::FCC, SP::Y, 0 };
static const uint16_t ImplicitList4[] = { SP::FCC, 0 };
static const uint16_t ImplicitList5[] = { SP::O7, 0 };
static const uint16_t ImplicitList6[] = { SP::Y, 0 };

static const MCOperandInfo OperandInfo2[] = { { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo3[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo4[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo5[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo6[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo7[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo8[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo9[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo10[] = { { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo11[] = { { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo12[] = { { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo13[] = { { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo14[] = { { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo15[] = { { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo16[] = { { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo17[] = { { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo18[] = { { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo19[] = { { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo20[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo21[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo22[] = { { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo23[] = { { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo24[] = { { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo25[] = { { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo26[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo27[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo28[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo29[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo30[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo31[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo32[] = { { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo33[] = { { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo34[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo35[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo36[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo37[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo38[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo39[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo40[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo41[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };

extern const MCInstrDesc SparcInsts[] = {
  { 0,	0,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, 0 },  // Inst #0 = PHI
  { 1,	0,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::Variadic), 0x0ULL, NULL, NULL, 0 },  // Inst #1 = INLINEASM
  { 2,	1,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::NotDuplicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #2 = PROLOG_LABEL
  { 3,	1,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::NotDuplicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #3 = EH_LABEL
  { 4,	1,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::NotDuplicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #4 = GC_LABEL
  { 5,	0,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::Variadic), 0x0ULL, NULL, NULL, 0 },  // Inst #5 = KILL
  { 6,	3,	1,	0,	0,	0|(1<<MCID::Pseudo), 0x0ULL, NULL, NULL, OperandInfo3 },  // Inst #6 = EXTRACT_SUBREG
  { 7,	4,	1,	0,	0,	0|(1<<MCID::Pseudo), 0x0ULL, NULL, NULL, OperandInfo4 },  // Inst #7 = INSERT_SUBREG
  { 8,	1,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #8 = IMPLICIT_DEF
  { 9,	4,	1,	0,	0,	0|(1<<MCID::Pseudo), 0x0ULL, NULL, NULL, OperandInfo6 },  // Inst #9 = SUBREG_TO_REG
  { 10,	3,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo3 },  // Inst #10 = COPY_TO_REGCLASS
  { 11,	0,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::Variadic), 0x0ULL, NULL, NULL, 0 },  // Inst #11 = DBG_VALUE
  { 12,	1,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::Variadic)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #12 = REG_SEQUENCE
  { 13,	2,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo7 },  // Inst #13 = COPY
  { 14,	0,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, 0 },  // Inst #14 = BUNDLE
  { 15,	1,	0,	0,	0,	0|(1<<MCID::Pseudo), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #15 = LIFETIME_START
  { 16,	1,	0,	0,	0,	0|(1<<MCID::Pseudo), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #16 = LIFETIME_END
  { 17,	3,	1,	0,	0,	0, 0x0ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #17 = ADDCCri
  { 18,	3,	1,	0,	0,	0, 0x0ULL, NULL, ImplicitList1, OperandInfo9 },  // Inst #18 = ADDCCrr
  { 19,	3,	1,	0,	0,	0, 0x0ULL, ImplicitList1, NULL, OperandInfo8 },  // Inst #19 = ADDXri
  { 20,	3,	1,	0,	0,	0, 0x0ULL, ImplicitList1, NULL, OperandInfo9 },  // Inst #20 = ADDXrr
  { 21,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #21 = ADDri
  { 22,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #22 = ADDrr
  { 23,	1,	0,	0,	0,	0, 0x0ULL, ImplicitList2, ImplicitList2, OperandInfo2 },  // Inst #23 = ADJCALLSTACKDOWN
  { 24,	2,	0,	0,	0,	0, 0x0ULL, ImplicitList2, ImplicitList2, OperandInfo10 },  // Inst #24 = ADJCALLSTACKUP
  { 25,	3,	1,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #25 = ANDNri
  { 26,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #26 = ANDNrr
  { 27,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #27 = ANDri
  { 28,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #28 = ANDrr
  { 29,	1,	0,	0,	0,	0|(1<<MCID::Branch)|(1<<MCID::Barrier)|(1<<MCID::DelaySlot)|(1<<MCID::Terminator), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #29 = BA
  { 30,	2,	0,	0,	0,	0|(1<<MCID::Branch)|(1<<MCID::DelaySlot)|(1<<MCID::Terminator), 0x0ULL, ImplicitList1, NULL, OperandInfo7 },  // Inst #30 = BCOND
  { 31,	1,	0,	0,	0,	0|(1<<MCID::DelaySlot)|(1<<MCID::Call)|(1<<MCID::Variadic), 0x0ULL, ImplicitList2, ImplicitList3, OperandInfo5 },  // Inst #31 = CALL
  { 32,	2,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #32 = FABSD
  { 33,	2,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #33 = FABSS
  { 34,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #34 = FADDD
  { 35,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo14 },  // Inst #35 = FADDS
  { 36,	2,	0,	0,	0,	0|(1<<MCID::Branch)|(1<<MCID::DelaySlot)|(1<<MCID::Terminator), 0x0ULL, ImplicitList4, NULL, OperandInfo7 },  // Inst #36 = FBCOND
  { 37,	2,	0,	0,	0,	0, 0x0ULL, NULL, ImplicitList4, OperandInfo11 },  // Inst #37 = FCMPD
  { 38,	2,	0,	0,	0,	0, 0x0ULL, NULL, ImplicitList4, OperandInfo12 },  // Inst #38 = FCMPS
  { 39,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #39 = FDIVD
  { 40,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo14 },  // Inst #40 = FDIVS
  { 41,	2,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo15 },  // Inst #41 = FDTOI
  { 42,	2,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo15 },  // Inst #42 = FDTOS
  { 43,	2,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo16 },  // Inst #43 = FITOD
  { 44,	2,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #44 = FITOS
  { 45,	0,	0,	0,	0,	0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, 0 },  // Inst #45 = FLUSHW
  { 46,	2,	1,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #46 = FMOVD
  { 47,	4,	1,	0,	0,	0, 0x0ULL, ImplicitList4, NULL, OperandInfo17 },  // Inst #47 = FMOVD_FCC
  { 48,	4,	1,	0,	0,	0, 0x0ULL, ImplicitList1, NULL, OperandInfo17 },  // Inst #48 = FMOVD_ICC
  { 49,	2,	1,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #49 = FMOVS
  { 50,	4,	1,	0,	0,	0, 0x0ULL, ImplicitList4, NULL, OperandInfo18 },  // Inst #50 = FMOVS_FCC
  { 51,	4,	1,	0,	0,	0, 0x0ULL, ImplicitList1, NULL, OperandInfo18 },  // Inst #51 = FMOVS_ICC
  { 52,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #52 = FMULD
  { 53,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo14 },  // Inst #53 = FMULS
  { 54,	2,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #54 = FNEGD
  { 55,	2,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #55 = FNEGS
  { 56,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo19 },  // Inst #56 = FSMULD
  { 57,	2,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #57 = FSQRTD
  { 58,	2,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #58 = FSQRTS
  { 59,	2,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo16 },  // Inst #59 = FSTOD
  { 60,	2,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #60 = FSTOI
  { 61,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #61 = FSUBD
  { 62,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo14 },  // Inst #62 = FSUBS
  { 63,	2,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #63 = FpABSD
  { 64,	2,	1,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #64 = FpMOVD
  { 65,	2,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #65 = FpNEGD
  { 66,	1,	1,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList5, OperandInfo5 },  // Inst #66 = GETPCX
  { 67,	2,	0,	0,	0,	0|(1<<MCID::DelaySlot)|(1<<MCID::Call)|(1<<MCID::Variadic), 0x0ULL, ImplicitList2, ImplicitList3, OperandInfo20 },  // Inst #67 = JMPLri
  { 68,	2,	0,	0,	0,	0|(1<<MCID::DelaySlot)|(1<<MCID::Call)|(1<<MCID::Variadic), 0x0ULL, ImplicitList2, ImplicitList3, OperandInfo21 },  // Inst #68 = JMPLrr
  { 69,	3,	1,	0,	0,	0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo22 },  // Inst #69 = LDDFri
  { 70,	3,	1,	0,	0,	0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo23 },  // Inst #70 = LDDFrr
  { 71,	3,	1,	0,	0,	0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #71 = LDFri
  { 72,	3,	1,	0,	0,	0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #72 = LDFrr
  { 73,	3,	1,	0,	0,	0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo26 },  // Inst #73 = LDSBri
  { 74,	3,	1,	0,	0,	0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo27 },  // Inst #74 = LDSBrr
  { 75,	3,	1,	0,	0,	0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo26 },  // Inst #75 = LDSHri
  { 76,	3,	1,	0,	0,	0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo27 },  // Inst #76 = LDSHrr
  { 77,	3,	1,	0,	0,	0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo26 },  // Inst #77 = LDUBri
  { 78,	3,	1,	0,	0,	0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo27 },  // Inst #78 = LDUBrr
  { 79,	3,	1,	0,	0,	0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo26 },  // Inst #79 = LDUHri
  { 80,	3,	1,	0,	0,	0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo27 },  // Inst #80 = LDUHrr
  { 81,	3,	1,	0,	0,	0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo26 },  // Inst #81 = LDri
  { 82,	3,	1,	0,	0,	0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo27 },  // Inst #82 = LDrr
  { 83,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo26 },  // Inst #83 = LEA_ADDri
  { 84,	4,	1,	0,	0,	0, 0x0ULL, ImplicitList4, NULL, OperandInfo28 },  // Inst #84 = MOVFCCri
  { 85,	4,	1,	0,	0,	0, 0x0ULL, ImplicitList4, NULL, OperandInfo29 },  // Inst #85 = MOVFCCrr
  { 86,	4,	1,	0,	0,	0, 0x0ULL, ImplicitList1, NULL, OperandInfo28 },  // Inst #86 = MOVICCri
  { 87,	4,	1,	0,	0,	0, 0x0ULL, ImplicitList1, NULL, OperandInfo29 },  // Inst #87 = MOVICCrr
  { 88,	0,	0,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, 0 },  // Inst #88 = NOP
  { 89,	3,	1,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #89 = ORNri
  { 90,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #90 = ORNrr
  { 91,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #91 = ORri
  { 92,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #92 = ORrr
  { 93,	2,	1,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo30 },  // Inst #93 = POPCrr
  { 94,	1,	1,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList6, NULL, OperandInfo31 },  // Inst #94 = RDY
  { 95,	3,	1,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #95 = RESTOREri
  { 96,	3,	1,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #96 = RESTORErr
  { 97,	1,	0,	0,	0,	0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::DelaySlot)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #97 = RET
  { 98,	1,	0,	0,	0,	0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::DelaySlot)|(1<<MCID::Terminator), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #98 = RETL
  { 99,	3,	1,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #99 = SAVEri
  { 100,	3,	1,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #100 = SAVErr
  { 101,	3,	1,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList6, OperandInfo8 },  // Inst #101 = SDIVri
  { 102,	3,	1,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList6, OperandInfo9 },  // Inst #102 = SDIVrr
  { 103,	4,	1,	0,	0,	0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList4, NULL, OperandInfo32 },  // Inst #103 = SELECT_CC_DFP_FCC
  { 104,	4,	1,	0,	0,	0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo32 },  // Inst #104 = SELECT_CC_DFP_ICC
  { 105,	4,	1,	0,	0,	0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList4, NULL, OperandInfo33 },  // Inst #105 = SELECT_CC_FP_FCC
  { 106,	4,	1,	0,	0,	0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo33 },  // Inst #106 = SELECT_CC_FP_ICC
  { 107,	4,	1,	0,	0,	0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList4, NULL, OperandInfo34 },  // Inst #107 = SELECT_CC_Int_FCC
  { 108,	4,	1,	0,	0,	0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo34 },  // Inst #108 = SELECT_CC_Int_ICC
  { 109,	2,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo35 },  // Inst #109 = SETHIi
  { 110,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #110 = SLLri
  { 111,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #111 = SLLrr
  { 112,	3,	1,	0,	0,	0, 0x0ULL, NULL, ImplicitList6, OperandInfo8 },  // Inst #112 = SMULri
  { 113,	3,	1,	0,	0,	0, 0x0ULL, NULL, ImplicitList6, OperandInfo9 },  // Inst #113 = SMULrr
  { 114,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #114 = SRAri
  { 115,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #115 = SRArr
  { 116,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #116 = SRLri
  { 117,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #117 = SRLrr
  { 118,	3,	0,	0,	0,	0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo36 },  // Inst #118 = STBri
  { 119,	3,	0,	0,	0,	0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo37 },  // Inst #119 = STBrr
  { 120,	3,	0,	0,	0,	0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo38 },  // Inst #120 = STDFri
  { 121,	3,	0,	0,	0,	0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo39 },  // Inst #121 = STDFrr
  { 122,	3,	0,	0,	0,	0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo40 },  // Inst #122 = STFri
  { 123,	3,	0,	0,	0,	0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo41 },  // Inst #123 = STFrr
  { 124,	3,	0,	0,	0,	0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo36 },  // Inst #124 = STHri
  { 125,	3,	0,	0,	0,	0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo37 },  // Inst #125 = STHrr
  { 126,	3,	0,	0,	0,	0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo36 },  // Inst #126 = STri
  { 127,	3,	0,	0,	0,	0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo37 },  // Inst #127 = STrr
  { 128,	3,	1,	0,	0,	0, 0x0ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #128 = SUBCCri
  { 129,	3,	1,	0,	0,	0, 0x0ULL, NULL, ImplicitList1, OperandInfo9 },  // Inst #129 = SUBCCrr
  { 130,	3,	1,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo9 },  // Inst #130 = SUBXCCrr
  { 131,	3,	1,	0,	0,	0, 0x0ULL, ImplicitList1, NULL, OperandInfo8 },  // Inst #131 = SUBXri
  { 132,	3,	1,	0,	0,	0, 0x0ULL, ImplicitList1, NULL, OperandInfo9 },  // Inst #132 = SUBXrr
  { 133,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #133 = SUBri
  { 134,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #134 = SUBrr
  { 135,	0,	0,	0,	0,	0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, 0 },  // Inst #135 = TA3
  { 136,	3,	1,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList6, OperandInfo8 },  // Inst #136 = UDIVri
  { 137,	3,	1,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList6, OperandInfo9 },  // Inst #137 = UDIVrr
  { 138,	3,	1,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList6, OperandInfo8 },  // Inst #138 = UMULri
  { 139,	3,	1,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList6, OperandInfo9 },  // Inst #139 = UMULrr
  { 140,	1,	0,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #140 = UNIMP
  { 141,	2,	0,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList6, OperandInfo35 },  // Inst #141 = WRYri
  { 142,	2,	0,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList6, OperandInfo30 },  // Inst #142 = WRYrr
  { 143,	3,	1,	0,	0,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #143 = XNORri
  { 144,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #144 = XNORrr
  { 145,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #145 = XORri
  { 146,	3,	1,	0,	0,	0, 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #146 = XORrr
};

extern const char SparcInstrNameData[] = {
  /* 0 */ 'T', 'A', '3', 0,
  /* 4 */ 'B', 'A', 0,
  /* 7 */ 'F', 'M', 'O', 'V', 'D', '_', 'F', 'C', 'C', 0,
  /* 17 */ 'S', 'E', 'L', 'E', 'C', 'T', '_', 'C', 'C', '_', 'D', 'F', 'P', '_', 'F', 'C', 'C', 0,
  /* 35 */ 'S', 'E', 'L', 'E', 'C', 'T', '_', 'C', 'C', '_', 'F', 'P', '_', 'F', 'C', 'C', 0,
  /* 52 */ 'F', 'M', 'O', 'V', 'S', '_', 'F', 'C', 'C', 0,
  /* 62 */ 'S', 'E', 'L', 'E', 'C', 'T', '_', 'C', 'C', '_', 'I', 'n', 't', '_', 'F', 'C', 'C', 0,
  /* 80 */ 'F', 'M', 'O', 'V', 'D', '_', 'I', 'C', 'C', 0,
  /* 90 */ 'S', 'E', 'L', 'E', 'C', 'T', '_', 'C', 'C', '_', 'D', 'F', 'P', '_', 'I', 'C', 'C', 0,
  /* 108 */ 'S', 'E', 'L', 'E', 'C', 'T', '_', 'C', 'C', '_', 'F', 'P', '_', 'I', 'C', 'C', 0,
  /* 125 */ 'F', 'M', 'O', 'V', 'S', '_', 'I', 'C', 'C', 0,
  /* 135 */ 'S', 'E', 'L', 'E', 'C', 'T', '_', 'C', 'C', '_', 'I', 'n', 't', '_', 'I', 'C', 'C', 0,
  /* 153 */ 'F', 'S', 'U', 'B', 'D', 0,
  /* 159 */ 'F', 'A', 'D', 'D', 'D', 0,
  /* 165 */ 'F', 'N', 'E', 'G', 'D', 0,
  /* 171 */ 'F', 'p', 'N', 'E', 'G', 'D', 0,
  /* 178 */ 'F', 'M', 'U', 'L', 'D', 0,
  /* 184 */ 'F', 'S', 'M', 'U', 'L', 'D', 0,
  /* 191 */ 'L', 'I', 'F', 'E', 'T', 'I', 'M', 'E', '_', 'E', 'N', 'D', 0,
  /* 204 */ 'F', 'B', 'C', 'O', 'N', 'D', 0,
  /* 211 */ 'F', 'I', 'T', 'O', 'D', 0,
  /* 217 */ 'F', 'S', 'T', 'O', 'D', 0,
  /* 223 */ 'F', 'C', 'M', 'P', 'D', 0,
  /* 229 */ 'F', 'A', 'B', 'S', 'D', 0,
  /* 235 */ 'F', 'p', 'A', 'B', 'S', 'D', 0,
  /* 242 */ 'F', 'S', 'Q', 'R', 'T', 'D', 0,
  /* 249 */ 'F', 'D', 'I', 'V', 'D', 0,
  /* 255 */ 'F', 'M', 'O', 'V', 'D', 0,
  /* 261 */ 'F', 'p', 'M', 'O', 'V', 'D', 0,
  /* 268 */ 'R', 'E', 'G', '_', 'S', 'E', 'Q', 'U', 'E', 'N', 'C', 'E', 0,
  /* 281 */ 'B', 'U', 'N', 'D', 'L', 'E', 0,
  /* 288 */ 'D', 'B', 'G', '_', 'V', 'A', 'L', 'U', 'E', 0,
  /* 298 */ 'I', 'M', 'P', 'L', 'I', 'C', 'I', 'T', '_', 'D', 'E', 'F', 0,
  /* 311 */ 'E', 'X', 'T', 'R', 'A', 'C', 'T', '_', 'S', 'U', 'B', 'R', 'E', 'G', 0,
  /* 326 */ 'I', 'N', 'S', 'E', 'R', 'T', '_', 'S', 'U', 'B', 'R', 'E', 'G', 0,
  /* 340 */ 'S', 'U', 'B', 'R', 'E', 'G', '_', 'T', 'O', '_', 'R', 'E', 'G', 0,
  /* 354 */ 'P', 'H', 'I', 0,
  /* 358 */ 'F', 'D', 'T', 'O', 'I', 0,
  /* 364 */ 'F', 'S', 'T', 'O', 'I', 0,
  /* 370 */ 'G', 'C', '_', 'L', 'A', 'B', 'E', 'L', 0,
  /* 379 */ 'P', 'R', 'O', 'L', 'O', 'G', '_', 'L', 'A', 'B', 'E', 'L', 0,
  /* 392 */ 'E', 'H', '_', 'L', 'A', 'B', 'E', 'L', 0,
  /* 401 */ 'C', 'A', 'L', 'L', 0,
  /* 406 */ 'K', 'I', 'L', 'L', 0,
  /* 411 */ 'R', 'E', 'T', 'L', 0,
  /* 416 */ 'I', 'N', 'L', 'I', 'N', 'E', 'A', 'S', 'M', 0,
  /* 426 */ 'A', 'D', 'J', 'C', 'A', 'L', 'L', 'S', 'T', 'A', 'C', 'K', 'D', 'O', 'W', 'N', 0,
  /* 443 */ 'U', 'N', 'I', 'M', 'P', 0,
  /* 449 */ 'N', 'O', 'P', 0,
  /* 453 */ 'A', 'D', 'J', 'C', 'A', 'L', 'L', 'S', 'T', 'A', 'C', 'K', 'U', 'P', 0,
  /* 468 */ 'F', 'S', 'U', 'B', 'S', 0,
  /* 474 */ 'F', 'A', 'D', 'D', 'S', 0,
  /* 480 */ 'F', 'N', 'E', 'G', 'S', 0,
  /* 486 */ 'F', 'M', 'U', 'L', 'S', 0,
  /* 492 */ 'F', 'D', 'T', 'O', 'S', 0,
  /* 498 */ 'F', 'I', 'T', 'O', 'S', 0,
  /* 504 */ 'F', 'C', 'M', 'P', 'S', 0,
  /* 510 */ 'C', 'O', 'P', 'Y', '_', 'T', 'O', '_', 'R', 'E', 'G', 'C', 'L', 'A', 'S', 'S', 0,
  /* 527 */ 'F', 'A', 'B', 'S', 'S', 0,
  /* 533 */ 'F', 'S', 'Q', 'R', 'T', 'S', 0,
  /* 540 */ 'F', 'D', 'I', 'V', 'S', 0,
  /* 546 */ 'F', 'M', 'O', 'V', 'S', 0,
  /* 552 */ 'R', 'E', 'T', 0,
  /* 556 */ 'L', 'I', 'F', 'E', 'T', 'I', 'M', 'E', '_', 'S', 'T', 'A', 'R', 'T', 0,
  /* 571 */ 'F', 'L', 'U', 'S', 'H', 'W', 0,
  /* 578 */ 'G', 'E', 'T', 'P', 'C', 'X', 0,
  /* 585 */ 'R', 'D', 'Y', 0,
  /* 589 */ 'C', 'O', 'P', 'Y', 0,
  /* 594 */ 'S', 'E', 'T', 'H', 'I', 'i', 0,
  /* 601 */ 'S', 'R', 'A', 'r', 'i', 0,
  /* 607 */ 'L', 'D', 'S', 'B', 'r', 'i', 0,
  /* 614 */ 'S', 'T', 'B', 'r', 'i', 0,
  /* 620 */ 'L', 'D', 'U', 'B', 'r', 'i', 0,
  /* 627 */ 'S', 'U', 'B', 'r', 'i', 0,
  /* 633 */ 'S', 'U', 'B', 'C', 'C', 'r', 'i', 0,
  /* 641 */ 'A', 'D', 'D', 'C', 'C', 'r', 'i', 0,
  /* 649 */ 'M', 'O', 'V', 'F', 'C', 'C', 'r', 'i', 0,
  /* 658 */ 'M', 'O', 'V', 'I', 'C', 'C', 'r', 'i', 0,
  /* 667 */ 'L', 'E', 'A', '_', 'A', 'D', 'D', 'r', 'i', 0,
  /* 677 */ 'L', 'D', 'r', 'i', 0,
  /* 682 */ 'A', 'N', 'D', 'r', 'i', 0,
  /* 688 */ 'R', 'E', 'S', 'T', 'O', 'R', 'E', 'r', 'i', 0,
  /* 698 */ 'S', 'A', 'V', 'E', 'r', 'i', 0,
  /* 705 */ 'L', 'D', 'D', 'F', 'r', 'i', 0,
  /* 712 */ 'L', 'D', 'F', 'r', 'i', 0,
  /* 718 */ 'S', 'T', 'D', 'F', 'r', 'i', 0,
  /* 725 */ 'S', 'T', 'F', 'r', 'i', 0,
  /* 731 */ 'L', 'D', 'S', 'H', 'r', 'i', 0,
  /* 738 */ 'S', 'T', 'H', 'r', 'i', 0,
  /* 744 */ 'L', 'D', 'U', 'H', 'r', 'i', 0,
  /* 751 */ 'S', 'L', 'L', 'r', 'i', 0,
  /* 757 */ 'J', 'M', 'P', 'L', 'r', 'i', 0,
  /* 764 */ 'S', 'R', 'L', 'r', 'i', 0,
  /* 770 */ 'S', 'M', 'U', 'L', 'r', 'i', 0,
  /* 777 */ 'U', 'M', 'U', 'L', 'r', 'i', 0,
  /* 784 */ 'A', 'N', 'D', 'N', 'r', 'i', 0,
  /* 791 */ 'O', 'R', 'N', 'r', 'i', 0,
  /* 797 */ 'X', 'N', 'O', 'R', 'r', 'i', 0,
  /* 804 */ 'X', 'O', 'R', 'r', 'i', 0,
  /* 810 */ 'S', 'T', 'r', 'i', 0,
  /* 815 */ 'S', 'D', 'I', 'V', 'r', 'i', 0,
  /* 822 */ 'U', 'D', 'I', 'V', 'r', 'i', 0,
  /* 829 */ 'S', 'U', 'B', 'X', 'r', 'i', 0,
  /* 836 */ 'A', 'D', 'D', 'X', 'r', 'i', 0,
  /* 843 */ 'W', 'R', 'Y', 'r', 'i', 0,
  /* 849 */ 'S', 'R', 'A', 'r', 'r', 0,
  /* 855 */ 'L', 'D', 'S', 'B', 'r', 'r', 0,
  /* 862 */ 'S', 'T', 'B', 'r', 'r', 0,
  /* 868 */ 'L', 'D', 'U', 'B', 'r', 'r', 0,
  /* 875 */ 'S', 'U', 'B', 'r', 'r', 0,
  /* 881 */ 'S', 'U', 'B', 'C', 'C', 'r', 'r', 0,
  /* 889 */ 'A', 'D', 'D', 'C', 'C', 'r', 'r', 0,
  /* 897 */ 'M', 'O', 'V', 'F', 'C', 'C', 'r', 'r', 0,
  /* 906 */ 'M', 'O', 'V', 'I', 'C', 'C', 'r', 'r', 0,
  /* 915 */ 'S', 'U', 'B', 'X', 'C', 'C', 'r', 'r', 0,
  /* 924 */ 'P', 'O', 'P', 'C', 'r', 'r', 0,
  /* 931 */ 'A', 'D', 'D', 'r', 'r', 0,
  /* 937 */ 'L', 'D', 'r', 'r', 0,
  /* 942 */ 'A', 'N', 'D', 'r', 'r', 0,
  /* 948 */ 'R', 'E', 'S', 'T', 'O', 'R', 'E', 'r', 'r', 0,
  /* 958 */ 'S', 'A', 'V', 'E', 'r', 'r', 0,
  /* 965 */ 'L', 'D', 'D', 'F', 'r', 'r', 0,
  /* 972 */ 'L', 'D', 'F', 'r', 'r', 0,
  /* 978 */ 'S', 'T', 'D', 'F', 'r', 'r', 0,
  /* 985 */ 'S', 'T', 'F', 'r', 'r', 0,
  /* 991 */ 'L', 'D', 'S', 'H', 'r', 'r', 0,
  /* 998 */ 'S', 'T', 'H', 'r', 'r', 0,
  /* 1004 */ 'L', 'D', 'U', 'H', 'r', 'r', 0,
  /* 1011 */ 'S', 'L', 'L', 'r', 'r', 0,
  /* 1017 */ 'J', 'M', 'P', 'L', 'r', 'r', 0,
  /* 1024 */ 'S', 'R', 'L', 'r', 'r', 0,
  /* 1030 */ 'S', 'M', 'U', 'L', 'r', 'r', 0,
  /* 1037 */ 'U', 'M', 'U', 'L', 'r', 'r', 0,
  /* 1044 */ 'A', 'N', 'D', 'N', 'r', 'r', 0,
  /* 1051 */ 'O', 'R', 'N', 'r', 'r', 0,
  /* 1057 */ 'X', 'N', 'O', 'R', 'r', 'r', 0,
  /* 1064 */ 'X', 'O', 'R', 'r', 'r', 0,
  /* 1070 */ 'S', 'T', 'r', 'r', 0,
  /* 1075 */ 'S', 'D', 'I', 'V', 'r', 'r', 0,
  /* 1082 */ 'U', 'D', 'I', 'V', 'r', 'r', 0,
  /* 1089 */ 'S', 'U', 'B', 'X', 'r', 'r', 0,
  /* 1096 */ 'A', 'D', 'D', 'X', 'r', 'r', 0,
  /* 1103 */ 'W', 'R', 'Y', 'r', 'r', 0,
};

extern const unsigned SparcInstrNameIndices[] = {
    354U, 416U, 379U, 392U, 370U, 406U, 311U, 326U, 
    298U, 340U, 510U, 288U, 268U, 589U, 281U, 556U, 
    191U, 641U, 889U, 836U, 1096U, 671U, 931U, 426U, 
    453U, 784U, 1044U, 682U, 942U, 4U, 205U, 401U, 
    229U, 527U, 159U, 474U, 204U, 223U, 504U, 249U, 
    540U, 358U, 492U, 211U, 498U, 571U, 255U, 7U, 
    80U, 546U, 52U, 125U, 178U, 486U, 165U, 480U, 
    184U, 242U, 533U, 217U, 364U, 153U, 468U, 235U, 
    261U, 171U, 578U, 757U, 1017U, 705U, 965U, 712U, 
    972U, 607U, 855U, 731U, 991U, 620U, 868U, 744U, 
    1004U, 677U, 937U, 667U, 649U, 897U, 658U, 906U, 
    449U, 791U, 1051U, 799U, 1059U, 924U, 585U, 688U, 
    948U, 552U, 411U, 698U, 958U, 815U, 1075U, 17U, 
    90U, 35U, 108U, 62U, 135U, 594U, 751U, 1011U, 
    770U, 1030U, 601U, 849U, 764U, 1024U, 614U, 862U, 
    718U, 978U, 725U, 985U, 738U, 998U, 810U, 1070U, 
    633U, 881U, 915U, 829U, 1089U, 627U, 875U, 0U, 
    822U, 1082U, 777U, 1037U, 443U, 843U, 1103U, 797U, 
    1057U, 804U, 1064U, 
};

static inline void InitSparcMCInstrInfo(MCInstrInfo *II) {
  II->InitMCInstrInfo(SparcInsts, SparcInstrNameIndices, SparcInstrNameData, 147);
}

} // End llvm namespace 
#endif // GET_INSTRINFO_MC_DESC


#ifdef GET_INSTRINFO_HEADER
#undef GET_INSTRINFO_HEADER
namespace llvm {
struct SparcGenInstrInfo : public TargetInstrInfo {
  explicit SparcGenInstrInfo(int SO = -1, int DO = -1);
};
} // End llvm namespace 
#endif // GET_INSTRINFO_HEADER


#ifdef GET_INSTRINFO_CTOR
#undef GET_INSTRINFO_CTOR
namespace llvm {
extern const MCInstrDesc SparcInsts[];
extern const unsigned SparcInstrNameIndices[];
extern const char SparcInstrNameData[];
SparcGenInstrInfo::SparcGenInstrInfo(int SO, int DO)
  : TargetInstrInfo(SO, DO) {
  InitMCInstrInfo(SparcInsts, SparcInstrNameIndices, SparcInstrNameData, 147);
}
} // End llvm namespace 
#endif // GET_INSTRINFO_CTOR

