Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Dec 11 17:49:05 2021
| Host         : QUANTUM-DSKTP running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file Platform_top_timing_summary_routed.rpt -pb Platform_top_timing_summary_routed.pb -rpx Platform_top_timing_summary_routed.rpx -warn_on_violation
| Design       : Platform_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: BTNC (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Platform_Motion_uut/c1v_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Platform_Motion_uut/c1v_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Platform_Motion_uut/c1v_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Platform_Motion_uut/c1v_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Platform_Motion_uut/c1v_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Platform_Motion_uut/c1v_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Platform_Motion_uut/c1v_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Platform_Motion_uut/c1v_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Platform_Motion_uut/c1v_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Platform_Motion_uut/c1v_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: clkdiv_uut/q_reg[16]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: clkdiv_uut/q_reg[19]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: clkdiv_uut/q_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 261 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.584        0.000                      0                   20        0.254        0.000                      0                   20        4.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.584        0.000                      0                   20        0.254        0.000                      0                   20        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.584ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.584ns  (required time - arrival time)
  Source:                 clkdiv_uut/q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_uut/q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 0.993ns (28.452%)  route 2.497ns (71.548%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.633     5.236    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y97         FDCE                                         r  clkdiv_uut/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  clkdiv_uut/q_reg[19]/Q
                         net (fo=1, routed)           0.698     6.452    clk95
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.548 r  clk95_BUFG_inst/O
                         net (fo=50, routed)          1.799     8.347    clkdiv_uut/S[0]
    SLICE_X50Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.379     8.726 r  clkdiv_uut/q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.726    clkdiv_uut/q_reg[16]_i_1_n_4
    SLICE_X50Y97         FDCE                                         r  clkdiv_uut/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.512    14.935    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y97         FDCE                                         r  clkdiv_uut/q_reg[19]/C
                         clock pessimism              0.301    15.236    
                         clock uncertainty           -0.035    15.200    
    SLICE_X50Y97         FDCE (Setup_fdce_C_D)        0.109    15.309    clkdiv_uut/q_reg[19]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                          -8.726    
  -------------------------------------------------------------------
                         slack                                  6.584    

Slack (MET) :             7.460ns  (required time - arrival time)
  Source:                 clkdiv_uut/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_uut/q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.590ns  (logic 1.849ns (71.391%)  route 0.741ns (28.609%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.632     5.235    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y93         FDCE                                         r  clkdiv_uut/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  clkdiv_uut/q_reg[1]/Q
                         net (fo=27, routed)          0.741     6.494    clkdiv_uut/CLK
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.151 r  clkdiv_uut/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.151    clkdiv_uut/q_reg[0]_i_1_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.268 r  clkdiv_uut/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.268    clkdiv_uut/q_reg[4]_i_1_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.385 r  clkdiv_uut/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.385    clkdiv_uut/q_reg[8]_i_1_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.502 r  clkdiv_uut/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.502    clkdiv_uut/q_reg[12]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.825 r  clkdiv_uut/q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.825    clkdiv_uut/q_reg[16]_i_1_n_6
    SLICE_X50Y97         FDCE                                         r  clkdiv_uut/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.512    14.935    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y97         FDCE                                         r  clkdiv_uut/q_reg[17]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y97         FDCE (Setup_fdce_C_D)        0.109    15.284    clkdiv_uut/q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -7.825    
  -------------------------------------------------------------------
                         slack                                  7.460    

Slack (MET) :             7.544ns  (required time - arrival time)
  Source:                 clkdiv_uut/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_uut/q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 1.765ns (70.432%)  route 0.741ns (29.568%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.632     5.235    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y93         FDCE                                         r  clkdiv_uut/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  clkdiv_uut/q_reg[1]/Q
                         net (fo=27, routed)          0.741     6.494    clkdiv_uut/CLK
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.151 r  clkdiv_uut/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.151    clkdiv_uut/q_reg[0]_i_1_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.268 r  clkdiv_uut/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.268    clkdiv_uut/q_reg[4]_i_1_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.385 r  clkdiv_uut/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.385    clkdiv_uut/q_reg[8]_i_1_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.502 r  clkdiv_uut/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.502    clkdiv_uut/q_reg[12]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.741 r  clkdiv_uut/q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.741    clkdiv_uut/q_reg[16]_i_1_n_5
    SLICE_X50Y97         FDCE                                         r  clkdiv_uut/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.512    14.935    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y97         FDCE                                         r  clkdiv_uut/q_reg[18]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y97         FDCE (Setup_fdce_C_D)        0.109    15.284    clkdiv_uut/q_reg[18]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -7.741    
  -------------------------------------------------------------------
                         slack                                  7.544    

Slack (MET) :             7.564ns  (required time - arrival time)
  Source:                 clkdiv_uut/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_uut/q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.486ns  (logic 1.745ns (70.195%)  route 0.741ns (29.806%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.632     5.235    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y93         FDCE                                         r  clkdiv_uut/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  clkdiv_uut/q_reg[1]/Q
                         net (fo=27, routed)          0.741     6.494    clkdiv_uut/CLK
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.151 r  clkdiv_uut/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.151    clkdiv_uut/q_reg[0]_i_1_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.268 r  clkdiv_uut/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.268    clkdiv_uut/q_reg[4]_i_1_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.385 r  clkdiv_uut/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.385    clkdiv_uut/q_reg[8]_i_1_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.502 r  clkdiv_uut/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.502    clkdiv_uut/q_reg[12]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.721 r  clkdiv_uut/q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.721    clkdiv_uut/q_reg[16]_i_1_n_7
    SLICE_X50Y97         FDCE                                         r  clkdiv_uut/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.512    14.935    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y97         FDCE                                         r  clkdiv_uut/q_reg[16]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y97         FDCE (Setup_fdce_C_D)        0.109    15.284    clkdiv_uut/q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -7.721    
  -------------------------------------------------------------------
                         slack                                  7.564    

Slack (MET) :             7.576ns  (required time - arrival time)
  Source:                 clkdiv_uut/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_uut/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 1.732ns (70.038%)  route 0.741ns (29.962%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.632     5.235    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y93         FDCE                                         r  clkdiv_uut/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  clkdiv_uut/q_reg[1]/Q
                         net (fo=27, routed)          0.741     6.494    clkdiv_uut/CLK
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.151 r  clkdiv_uut/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.151    clkdiv_uut/q_reg[0]_i_1_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.268 r  clkdiv_uut/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.268    clkdiv_uut/q_reg[4]_i_1_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.385 r  clkdiv_uut/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.385    clkdiv_uut/q_reg[8]_i_1_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.708 r  clkdiv_uut/q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.708    clkdiv_uut/q_reg[12]_i_1_n_6
    SLICE_X50Y96         FDCE                                         r  clkdiv_uut/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.511    14.934    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y96         FDCE                                         r  clkdiv_uut/q_reg[13]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X50Y96         FDCE (Setup_fdce_C_D)        0.109    15.283    clkdiv_uut/q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                  7.576    

Slack (MET) :             7.584ns  (required time - arrival time)
  Source:                 clkdiv_uut/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_uut/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 1.724ns (69.941%)  route 0.741ns (30.059%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.632     5.235    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y93         FDCE                                         r  clkdiv_uut/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  clkdiv_uut/q_reg[1]/Q
                         net (fo=27, routed)          0.741     6.494    clkdiv_uut/CLK
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.151 r  clkdiv_uut/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.151    clkdiv_uut/q_reg[0]_i_1_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.268 r  clkdiv_uut/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.268    clkdiv_uut/q_reg[4]_i_1_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.385 r  clkdiv_uut/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.385    clkdiv_uut/q_reg[8]_i_1_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.700 r  clkdiv_uut/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.700    clkdiv_uut/q_reg[12]_i_1_n_4
    SLICE_X50Y96         FDCE                                         r  clkdiv_uut/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.511    14.934    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y96         FDCE                                         r  clkdiv_uut/q_reg[15]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X50Y96         FDCE (Setup_fdce_C_D)        0.109    15.283    clkdiv_uut/q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                          -7.700    
  -------------------------------------------------------------------
                         slack                                  7.584    

Slack (MET) :             7.660ns  (required time - arrival time)
  Source:                 clkdiv_uut/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_uut/q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.389ns  (logic 1.648ns (68.984%)  route 0.741ns (31.016%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.632     5.235    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y93         FDCE                                         r  clkdiv_uut/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  clkdiv_uut/q_reg[1]/Q
                         net (fo=27, routed)          0.741     6.494    clkdiv_uut/CLK
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.151 r  clkdiv_uut/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.151    clkdiv_uut/q_reg[0]_i_1_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.268 r  clkdiv_uut/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.268    clkdiv_uut/q_reg[4]_i_1_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.385 r  clkdiv_uut/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.385    clkdiv_uut/q_reg[8]_i_1_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.624 r  clkdiv_uut/q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.624    clkdiv_uut/q_reg[12]_i_1_n_5
    SLICE_X50Y96         FDCE                                         r  clkdiv_uut/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.511    14.934    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y96         FDCE                                         r  clkdiv_uut/q_reg[14]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X50Y96         FDCE (Setup_fdce_C_D)        0.109    15.283    clkdiv_uut/q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                          -7.624    
  -------------------------------------------------------------------
                         slack                                  7.660    

Slack (MET) :             7.680ns  (required time - arrival time)
  Source:                 clkdiv_uut/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_uut/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 1.628ns (68.722%)  route 0.741ns (31.278%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.632     5.235    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y93         FDCE                                         r  clkdiv_uut/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  clkdiv_uut/q_reg[1]/Q
                         net (fo=27, routed)          0.741     6.494    clkdiv_uut/CLK
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.151 r  clkdiv_uut/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.151    clkdiv_uut/q_reg[0]_i_1_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.268 r  clkdiv_uut/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.268    clkdiv_uut/q_reg[4]_i_1_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.385 r  clkdiv_uut/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.385    clkdiv_uut/q_reg[8]_i_1_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.604 r  clkdiv_uut/q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.604    clkdiv_uut/q_reg[12]_i_1_n_7
    SLICE_X50Y96         FDCE                                         r  clkdiv_uut/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.511    14.934    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y96         FDCE                                         r  clkdiv_uut/q_reg[12]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X50Y96         FDCE (Setup_fdce_C_D)        0.109    15.283    clkdiv_uut/q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                          -7.604    
  -------------------------------------------------------------------
                         slack                                  7.680    

Slack (MET) :             7.693ns  (required time - arrival time)
  Source:                 clkdiv_uut/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_uut/q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 1.615ns (68.550%)  route 0.741ns (31.450%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.632     5.235    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y93         FDCE                                         r  clkdiv_uut/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  clkdiv_uut/q_reg[1]/Q
                         net (fo=27, routed)          0.741     6.494    clkdiv_uut/CLK
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.151 r  clkdiv_uut/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.151    clkdiv_uut/q_reg[0]_i_1_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.268 r  clkdiv_uut/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.268    clkdiv_uut/q_reg[4]_i_1_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.591 r  clkdiv_uut/q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.591    clkdiv_uut/q_reg[8]_i_1_n_6
    SLICE_X50Y95         FDCE                                         r  clkdiv_uut/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.511    14.934    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y95         FDCE                                         r  clkdiv_uut/q_reg[9]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X50Y95         FDCE (Setup_fdce_C_D)        0.109    15.283    clkdiv_uut/q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                          -7.591    
  -------------------------------------------------------------------
                         slack                                  7.693    

Slack (MET) :             7.701ns  (required time - arrival time)
  Source:                 clkdiv_uut/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_uut/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 1.607ns (68.443%)  route 0.741ns (31.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.632     5.235    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y93         FDCE                                         r  clkdiv_uut/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  clkdiv_uut/q_reg[1]/Q
                         net (fo=27, routed)          0.741     6.494    clkdiv_uut/CLK
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.151 r  clkdiv_uut/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.151    clkdiv_uut/q_reg[0]_i_1_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.268 r  clkdiv_uut/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.268    clkdiv_uut/q_reg[4]_i_1_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.583 r  clkdiv_uut/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.583    clkdiv_uut/q_reg[8]_i_1_n_4
    SLICE_X50Y95         FDCE                                         r  clkdiv_uut/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.511    14.934    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y95         FDCE                                         r  clkdiv_uut/q_reg[11]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X50Y95         FDCE (Setup_fdce_C_D)        0.109    15.283    clkdiv_uut/q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                          -7.583    
  -------------------------------------------------------------------
                         slack                                  7.701    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clkdiv_uut/q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_uut/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.484    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y95         FDCE                                         r  clkdiv_uut/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  clkdiv_uut/q_reg[10]/Q
                         net (fo=1, routed)           0.114     1.763    clkdiv_uut/q_reg_n_0_[10]
    SLICE_X50Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.873 r  clkdiv_uut/q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.873    clkdiv_uut/q_reg[8]_i_1_n_5
    SLICE_X50Y95         FDCE                                         r  clkdiv_uut/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.835     2.000    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y95         FDCE                                         r  clkdiv_uut/q_reg[10]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y95         FDCE (Hold_fdce_C_D)         0.134     1.618    clkdiv_uut/q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clkdiv_uut/q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_uut/q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.484    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y96         FDCE                                         r  clkdiv_uut/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  clkdiv_uut/q_reg[14]/Q
                         net (fo=1, routed)           0.114     1.763    clkdiv_uut/q_reg_n_0_[14]
    SLICE_X50Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.873 r  clkdiv_uut/q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.873    clkdiv_uut/q_reg[12]_i_1_n_5
    SLICE_X50Y96         FDCE                                         r  clkdiv_uut/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.835     2.000    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y96         FDCE                                         r  clkdiv_uut/q_reg[14]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y96         FDCE (Hold_fdce_C_D)         0.134     1.618    clkdiv_uut/q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clkdiv_uut/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_uut/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.484    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y93         FDCE                                         r  clkdiv_uut/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  clkdiv_uut/q_reg[2]/Q
                         net (fo=1, routed)           0.114     1.763    clkdiv_uut/q_reg_n_0_[2]
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.873 r  clkdiv_uut/q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.873    clkdiv_uut/q_reg[0]_i_1_n_5
    SLICE_X50Y93         FDCE                                         r  clkdiv_uut/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.835     2.000    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y93         FDCE                                         r  clkdiv_uut/q_reg[2]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y93         FDCE (Hold_fdce_C_D)         0.134     1.618    clkdiv_uut/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clkdiv_uut/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_uut/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.484    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y94         FDCE                                         r  clkdiv_uut/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  clkdiv_uut/q_reg[6]/Q
                         net (fo=1, routed)           0.114     1.763    clkdiv_uut/q_reg_n_0_[6]
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.873 r  clkdiv_uut/q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.873    clkdiv_uut/q_reg[4]_i_1_n_5
    SLICE_X50Y94         FDCE                                         r  clkdiv_uut/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.835     2.000    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y94         FDCE                                         r  clkdiv_uut/q_reg[6]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y94         FDCE (Hold_fdce_C_D)         0.134     1.618    clkdiv_uut/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clkdiv_uut/q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_uut/q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.485    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y97         FDCE                                         r  clkdiv_uut/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  clkdiv_uut/q_reg[18]/Q
                         net (fo=1, routed)           0.114     1.764    clkdiv_uut/q_reg_n_0_[18]
    SLICE_X50Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.874 r  clkdiv_uut/q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.874    clkdiv_uut/q_reg[16]_i_1_n_5
    SLICE_X50Y97         FDCE                                         r  clkdiv_uut/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.836     2.001    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y97         FDCE                                         r  clkdiv_uut/q_reg[18]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X50Y97         FDCE (Hold_fdce_C_D)         0.134     1.619    clkdiv_uut/q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 clkdiv_uut/q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_uut/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.484    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y95         FDCE                                         r  clkdiv_uut/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  clkdiv_uut/q_reg[10]/Q
                         net (fo=1, routed)           0.114     1.763    clkdiv_uut/q_reg_n_0_[10]
    SLICE_X50Y95         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.909 r  clkdiv_uut/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.909    clkdiv_uut/q_reg[8]_i_1_n_4
    SLICE_X50Y95         FDCE                                         r  clkdiv_uut/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.835     2.000    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y95         FDCE                                         r  clkdiv_uut/q_reg[11]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y95         FDCE (Hold_fdce_C_D)         0.134     1.618    clkdiv_uut/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 clkdiv_uut/q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_uut/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.484    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y96         FDCE                                         r  clkdiv_uut/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  clkdiv_uut/q_reg[14]/Q
                         net (fo=1, routed)           0.114     1.763    clkdiv_uut/q_reg_n_0_[14]
    SLICE_X50Y96         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.909 r  clkdiv_uut/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.909    clkdiv_uut/q_reg[12]_i_1_n_4
    SLICE_X50Y96         FDCE                                         r  clkdiv_uut/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.835     2.000    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y96         FDCE                                         r  clkdiv_uut/q_reg[15]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y96         FDCE (Hold_fdce_C_D)         0.134     1.618    clkdiv_uut/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 clkdiv_uut/q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_uut/q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.485    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y97         FDCE                                         r  clkdiv_uut/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  clkdiv_uut/q_reg[18]/Q
                         net (fo=1, routed)           0.114     1.764    clkdiv_uut/q_reg_n_0_[18]
    SLICE_X50Y97         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.910 r  clkdiv_uut/q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.910    clkdiv_uut/q_reg[16]_i_1_n_4
    SLICE_X50Y97         FDCE                                         r  clkdiv_uut/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.836     2.001    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y97         FDCE                                         r  clkdiv_uut/q_reg[19]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X50Y97         FDCE (Hold_fdce_C_D)         0.134     1.619    clkdiv_uut/q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 clkdiv_uut/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_uut/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.484    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y93         FDCE                                         r  clkdiv_uut/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  clkdiv_uut/q_reg[2]/Q
                         net (fo=1, routed)           0.114     1.763    clkdiv_uut/q_reg_n_0_[2]
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.909 r  clkdiv_uut/q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.909    clkdiv_uut/q_reg[0]_i_1_n_4
    SLICE_X50Y93         FDCE                                         r  clkdiv_uut/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.835     2.000    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y93         FDCE                                         r  clkdiv_uut/q_reg[3]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y93         FDCE (Hold_fdce_C_D)         0.134     1.618    clkdiv_uut/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 clkdiv_uut/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_uut/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.484    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y94         FDCE                                         r  clkdiv_uut/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  clkdiv_uut/q_reg[6]/Q
                         net (fo=1, routed)           0.114     1.763    clkdiv_uut/q_reg_n_0_[6]
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.909 r  clkdiv_uut/q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.909    clkdiv_uut/q_reg[4]_i_1_n_4
    SLICE_X50Y94         FDCE                                         r  clkdiv_uut/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.835     2.000    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y94         FDCE                                         r  clkdiv_uut/q_reg[7]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y94         FDCE (Hold_fdce_C_D)         0.134     1.618    clkdiv_uut/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y93    clkdiv_uut/q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y95    clkdiv_uut/q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y93    ram_uut/internal_we_reg__0/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y95    clkdiv_uut/q_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y96    clkdiv_uut/q_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y96    clkdiv_uut/q_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y96    clkdiv_uut/q_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y96    clkdiv_uut/q_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y97    clkdiv_uut/q_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y93    clkdiv_uut/q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95    clkdiv_uut/q_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95    clkdiv_uut/q_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    clkdiv_uut/q_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    clkdiv_uut/q_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    clkdiv_uut/q_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    clkdiv_uut/q_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97    clkdiv_uut/q_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97    clkdiv_uut/q_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97    clkdiv_uut/q_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y93    clkdiv_uut/q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y93    clkdiv_uut/q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95    clkdiv_uut/q_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95    clkdiv_uut/q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y93    ram_uut/internal_we_reg__0/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y93    ram_uut/internal_we_reg__0/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95    clkdiv_uut/q_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95    clkdiv_uut/q_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    clkdiv_uut/q_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    clkdiv_uut/q_reg[12]/C



