// Seed: 568204396
module module_0 (
    id_1
);
  output wire id_1;
  tri0 id_2 = 1, id_3;
  wire id_4;
  wire id_5;
  wire [-1 'b0 : -1] id_6;
  logic [1 : 1] id_7;
  wire id_8;
  ;
endmodule
module module_1 #(
    parameter id_5 = 32'd81
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5
);
  inout wire _id_5;
  module_0 modCall_1 (id_4);
  assign modCall_1.id_2 = 0;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire [id_5 : -1 'h0] id_6;
endmodule
