<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/cyh/chiplab/fpga/gowin/system_run/jcs/impl/gwsynthesis/jcs.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/jcs.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AC2/I1</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue May 14 14:25:38 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C2/I1</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C2/I1</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>122335</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>83674</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>467</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>5254</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>314</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clock</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clock_ibuf/I </td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
<tr>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>clock_ibuf/I</td>
<td>clock</td>
<td>pll_pll/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>Generated</td>
<td>2.500</td>
<td>400.000
<td>0.000</td>
<td>1.250</td>
<td>clock_ibuf/I</td>
<td>clock</td>
<td>pll_pll/PLL_inst/CLKOUT2 </td>
</tr>
<tr>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clock</td>
<td>50.000(MHz)</td>
<td>147.882(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>64.299(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>25.000(MHz)</td>
<td style="color: #FF0000;" class = "error">21.269(MHz)</td>
<td>29</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>400.000(MHz)</td>
<td>2338.896(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>100.000(MHz)</td>
<td>188.253(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clock</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>-13991.052</td>
<td>3907</td>
</tr>
<tr>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-2824.358</td>
<td>971</td>
</tr>
<tr>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-27.518</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1028_s0/D</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clock:[R]</td>
<td>20.000</td>
<td>1.354</td>
<td>46.078</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-27.389</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1050_s0/D</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clock:[R]</td>
<td>20.000</td>
<td>1.262</td>
<td>46.041</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-27.341</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1049_s0/D</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clock:[R]</td>
<td>20.000</td>
<td>1.262</td>
<td>45.993</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-27.275</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1027_s0/D</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clock:[R]</td>
<td>20.000</td>
<td>1.354</td>
<td>45.835</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-27.273</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1032_s0/D</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clock:[R]</td>
<td>20.000</td>
<td>1.270</td>
<td>45.917</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-27.254</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1031_s0/D</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clock:[R]</td>
<td>20.000</td>
<td>1.270</td>
<td>45.898</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-27.233</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1029_s0/D</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clock:[R]</td>
<td>20.000</td>
<td>1.354</td>
<td>45.793</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-27.178</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1048_s0/D</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clock:[R]</td>
<td>20.000</td>
<td>1.262</td>
<td>45.830</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-27.173</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1045_s0/D</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clock:[R]</td>
<td>20.000</td>
<td>1.343</td>
<td>45.744</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-27.080</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1034_s0/D</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clock:[R]</td>
<td>20.000</td>
<td>1.276</td>
<td>45.718</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-27.078</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1023_s0/D</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clock:[R]</td>
<td>20.000</td>
<td>1.257</td>
<td>45.735</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-27.069</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1041_s0/D</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clock:[R]</td>
<td>20.000</td>
<td>1.283</td>
<td>45.700</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-27.065</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1042_s0/D</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clock:[R]</td>
<td>20.000</td>
<td>1.283</td>
<td>45.696</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-27.061</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1040_s0/D</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clock:[R]</td>
<td>20.000</td>
<td>1.276</td>
<td>45.699</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-27.061</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1046_s0/D</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clock:[R]</td>
<td>20.000</td>
<td>1.343</td>
<td>45.632</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-27.054</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1052_s0/D</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clock:[R]</td>
<td>20.000</td>
<td>1.264</td>
<td>45.704</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-27.035</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1039_s0/D</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clock:[R]</td>
<td>20.000</td>
<td>1.278</td>
<td>45.671</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-26.887</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1043_s0/D</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clock:[R]</td>
<td>20.000</td>
<td>1.283</td>
<td>45.518</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-26.869</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1024_s0/D</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clock:[R]</td>
<td>20.000</td>
<td>1.272</td>
<td>45.511</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-26.850</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1026_s0/D</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clock:[R]</td>
<td>20.000</td>
<td>1.272</td>
<td>45.492</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-26.799</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1022_s0/D</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clock:[R]</td>
<td>20.000</td>
<td>1.264</td>
<td>45.449</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-26.778</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1037_s0/D</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clock:[R]</td>
<td>20.000</td>
<td>1.278</td>
<td>45.414</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-26.734</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1025_s0/D</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clock:[R]</td>
<td>20.000</td>
<td>1.272</td>
<td>45.376</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-26.731</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1035_s0/D</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clock:[R]</td>
<td>20.000</td>
<td>1.276</td>
<td>45.369</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-26.720</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1047_s0/D</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clock:[R]</td>
<td>20.000</td>
<td>1.343</td>
<td>45.291</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.704</td>
<td>cnt_value_15_s0/Q</td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s0/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.921</td>
<td>1.158</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.696</td>
<td>cnt_value_4_s0/Q</td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s0/D</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.925</td>
<td>1.277</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.638</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_7_data_28_s0/Q</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_31_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.069</td>
<td>0.478</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.630</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_4_data_4_s0/Q</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_7_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.061</td>
<td>0.478</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.630</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_0_data_26_s0/Q</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_29_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.061</td>
<td>0.478</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.630</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_4_id_0_s0/Q</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_35_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.061</td>
<td>0.478</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.628</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_1_data_22_s0/Q</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_25_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.061</td>
<td>0.480</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.628</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_2_data_27_s0/Q</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_30_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.061</td>
<td>0.480</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.628</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_3_data_31_s0/Q</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_34_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.061</td>
<td>0.480</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.627</td>
<td>asic/lsdram/axi4asink/nodeOut_wsink/ridx_gray_1_s0/Q</td>
<td>asic/axi4asource/nodeOut_wsource/ridx_ridx_gray/output_chain_1/sync_2_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.058</td>
<td>0.479</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.627</td>
<td>asic/lsdram/axi4asink/nodeOut_wsink/ridx_gray_0_s0/Q</td>
<td>asic/axi4asource/nodeOut_wsource/ridx_ridx_gray/output_chain/sync_2_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.058</td>
<td>0.479</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.605</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_6_data_13_s0/Q</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_16_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.072</td>
<td>0.514</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.604</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_0_data_9_s0/Q</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_12_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.067</td>
<td>0.510</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.604</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_4_data_1_s0/Q</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_4_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.065</td>
<td>0.508</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.604</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_7_data_5_s0/Q</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_8_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.065</td>
<td>0.508</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.604</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_5_data_16_s0/Q</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_19_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.065</td>
<td>0.508</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.602</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_2_data_21_s0/Q</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_24_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.065</td>
<td>0.510</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-1.601</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_0_data_23_s0/Q</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_26_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.064</td>
<td>0.510</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.599</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_1_data_6_s0/Q</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_9_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.062</td>
<td>0.510</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.597</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_5_data_30_s0/Q</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_33_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.058</td>
<td>0.508</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-1.596</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_0_data_10_s0/Q</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_13_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.059</td>
<td>0.510</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.596</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_0_data_29_s0/Q</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_32_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.059</td>
<td>0.510</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-1.596</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_4_data_3_s0/Q</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_6_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.057</td>
<td>0.508</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-1.596</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_5_data_11_s0/Q</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_14_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.057</td>
<td>0.508</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-1.594</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_1_data_14_s0/Q</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_17_s0/D</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.057</td>
<td>0.510</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.274</td>
<td>cnt_value_2_s0/Q</td>
<td>asic/lsdram/axi4asink/nodeOut_awsink/widx_widx_gray/output_chain_1/sync_2_s0/CLEAR</td>
<td>clock:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.699</td>
<td>10.262</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.274</td>
<td>cnt_value_2_s0/Q</td>
<td>asic/lsdram/axi4asink/nodeOut_awsink/widx_widx_gray/output_chain/sync_0_s0/CLEAR</td>
<td>clock:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.699</td>
<td>10.262</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.274</td>
<td>cnt_value_2_s0/Q</td>
<td>asic/lsdram/axi4asink/nodeOut_awsink/widx_widx_gray/output_chain/sync_2_s0/CLEAR</td>
<td>clock:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.699</td>
<td>10.262</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.274</td>
<td>cnt_value_2_s0/Q</td>
<td>asic/lsdram/axi4asink/nodeOut_awsink/widx_widx_gray/output_chain/sync_1_s0/CLEAR</td>
<td>clock:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.699</td>
<td>10.262</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.226</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>-1.191</td>
<td>3.212</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.218</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>-1.191</td>
<td>3.204</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.211</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>-1.191</td>
<td>3.197</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.203</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>-1.191</td>
<td>3.189</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.104</td>
<td>cnt_value_2_s0/Q</td>
<td>asic/lsdram/axi4asink/nodeOut_awsink/widx_widx_gray/output_chain_2/sync_2_s0/CLEAR</td>
<td>clock:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.697</td>
<td>10.094</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.104</td>
<td>cnt_value_2_s0/Q</td>
<td>asic/lsdram/axi4asink/nodeOut_awsink/widx_widx_gray/output_chain_1/sync_0_s0/CLEAR</td>
<td>clock:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.697</td>
<td>10.094</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.104</td>
<td>cnt_value_2_s0/Q</td>
<td>asic/lsdram/axi4asink/nodeOut_awsink/widx_widx_gray/output_chain_1/sync_1_s0/CLEAR</td>
<td>clock:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.697</td>
<td>10.094</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.894</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>-1.191</td>
<td>3.169</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.894</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>-1.191</td>
<td>3.169</td>
</tr>
<tr>
<td>14</td>
<td>0.371</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-1.540</td>
<td>3.212</td>
</tr>
<tr>
<td>15</td>
<td>0.379</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-1.540</td>
<td>3.204</td>
</tr>
<tr>
<td>16</td>
<td>0.386</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-1.540</td>
<td>3.197</td>
</tr>
<tr>
<td>17</td>
<td>0.394</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-1.540</td>
<td>3.189</td>
</tr>
<tr>
<td>18</td>
<td>0.703</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-1.540</td>
<td>3.169</td>
</tr>
<tr>
<td>19</td>
<td>0.703</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-1.540</td>
<td>3.169</td>
</tr>
<tr>
<td>20</td>
<td>5.606</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>clock:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.718</td>
<td>3.212</td>
</tr>
<tr>
<td>21</td>
<td>5.612</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>clock:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.719</td>
<td>3.204</td>
</tr>
<tr>
<td>22</td>
<td>5.612</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>clock:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.727</td>
<td>3.197</td>
</tr>
<tr>
<td>23</td>
<td>5.627</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>clock:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.719</td>
<td>3.189</td>
</tr>
<tr>
<td>24</td>
<td>5.972</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
<td>clock:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.692</td>
<td>3.169</td>
</tr>
<tr>
<td>25</td>
<td>5.972</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
<td>clock:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.692</td>
<td>3.169</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.700</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.316</td>
<td>1.783</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.673</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.316</td>
<td>1.810</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.657</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.316</td>
<td>1.826</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.654</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.316</td>
<td>1.829</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.624</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.239</td>
<td>1.783</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.624</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.239</td>
<td>1.783</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.613</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.239</td>
<td>1.793</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.383</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.999</td>
<td>1.783</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.383</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.999</td>
<td>1.783</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.383</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.999</td>
<td>1.783</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.356</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.999</td>
<td>1.810</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.340</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.999</td>
<td>1.826</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.337</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.999</td>
<td>1.829</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.764</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>-1.250</td>
<td>-3.631</td>
<td>1.783</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.736</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>-1.250</td>
<td>-3.631</td>
<td>1.810</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.721</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>-1.250</td>
<td>-3.631</td>
<td>1.826</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.717</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>-1.250</td>
<td>-3.631</td>
<td>1.829</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.677</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>-1.250</td>
<td>-3.545</td>
<td>1.783</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.677</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/RESET</td>
<td>clock:[R]</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>-1.250</td>
<td>-3.545</td>
<td>1.783</td>
</tr>
<tr>
<td>20</td>
<td>0.718</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>clock:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.897</td>
<td>1.783</td>
</tr>
<tr>
<td>21</td>
<td>0.718</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
<td>clock:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.897</td>
<td>1.783</td>
</tr>
<tr>
<td>22</td>
<td>0.718</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/RESET</td>
<td>clock:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.897</td>
<td>1.783</td>
</tr>
<tr>
<td>23</td>
<td>0.740</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>clock:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.919</td>
<td>1.826</td>
</tr>
<tr>
<td>24</td>
<td>0.740</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>clock:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.923</td>
<td>1.829</td>
</tr>
<tr>
<td>25</td>
<td>0.743</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>clock:[R]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.900</td>
<td>1.810</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.920</td>
<td>3.782</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>dmi/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>2.920</td>
<td>3.782</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>dmi/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_5_s</td>
</tr>
<tr>
<td>3</td>
<td>2.920</td>
<td>3.782</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>dmi/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_6_s</td>
</tr>
<tr>
<td>4</td>
<td>2.920</td>
<td>3.782</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_0_s</td>
</tr>
<tr>
<td>5</td>
<td>2.920</td>
<td>3.782</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_1_s</td>
</tr>
<tr>
<td>6</td>
<td>2.920</td>
<td>3.782</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s</td>
</tr>
<tr>
<td>7</td>
<td>2.920</td>
<td>3.782</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
<tr>
<td>8</td>
<td>2.920</td>
<td>3.782</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s</td>
</tr>
<tr>
<td>9</td>
<td>2.920</td>
<td>3.782</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_5_s</td>
</tr>
<tr>
<td>10</td>
<td>2.920</td>
<td>3.782</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.403</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1028_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.844</td>
<td>2.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C131[3][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/CLK</td>
</tr>
<tr>
<td>8.150</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R81C131[3][A]</td>
<td style=" font-weight:bold;">asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
</tr>
<tr>
<td>14.105</td>
<td>5.955</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C132[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/I1</td>
</tr>
<tr>
<td>14.585</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C132[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/COUT</td>
</tr>
<tr>
<td>14.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C133[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/CIN</td>
</tr>
<tr>
<td>14.625</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/COUT</td>
</tr>
<tr>
<td>14.625</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/CIN</td>
</tr>
<tr>
<td>14.665</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/COUT</td>
</tr>
<tr>
<td>14.665</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/CIN</td>
</tr>
<tr>
<td>14.705</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/COUT</td>
</tr>
<tr>
<td>14.705</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/CIN</td>
</tr>
<tr>
<td>14.745</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/COUT</td>
</tr>
<tr>
<td>14.745</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/CIN</td>
</tr>
<tr>
<td>14.785</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/COUT</td>
</tr>
<tr>
<td>14.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C134[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/CIN</td>
</tr>
<tr>
<td>14.865</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C134[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/COUT</td>
</tr>
<tr>
<td>17.227</td>
<td>2.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/I0</td>
</tr>
<tr>
<td>17.681</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C134[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/F</td>
</tr>
<tr>
<td>18.856</td>
<td>1.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/I2</td>
</tr>
<tr>
<td>19.111</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R61C135[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/F</td>
</tr>
<tr>
<td>19.988</td>
<td>0.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C140[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/I2</td>
</tr>
<tr>
<td>20.353</td>
<td>0.365</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R65C140[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/F</td>
</tr>
<tr>
<td>20.670</td>
<td>0.317</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C137[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/I1</td>
</tr>
<tr>
<td>21.076</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>155</td>
<td>R65C137[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/F</td>
</tr>
<tr>
<td>23.786</td>
<td>2.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/I3</td>
</tr>
<tr>
<td>24.240</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/F</td>
</tr>
<tr>
<td>24.528</td>
<td>0.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/I3</td>
</tr>
<tr>
<td>24.982</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/F</td>
</tr>
<tr>
<td>26.709</td>
<td>1.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/I3</td>
</tr>
<tr>
<td>27.168</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/F</td>
</tr>
<tr>
<td>27.738</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/I0</td>
</tr>
<tr>
<td>27.969</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/F</td>
</tr>
<tr>
<td>29.115</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C138[2][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/I2</td>
</tr>
<tr>
<td>29.521</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R62C138[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/F</td>
</tr>
<tr>
<td>33.117</td>
<td>3.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s2/I2</td>
</tr>
<tr>
<td>33.348</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s2/F</td>
</tr>
<tr>
<td>37.343</td>
<td>3.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s1/I0</td>
</tr>
<tr>
<td>37.574</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s1/F</td>
</tr>
<tr>
<td>37.743</td>
<td>0.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C146[1][A]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s0/I0</td>
</tr>
<tr>
<td>38.206</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C146[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s0/F</td>
</tr>
<tr>
<td>38.816</td>
<td>0.610</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][B]</td>
<td>asic/cpu/cpu_0/icache/n572_s0/I0</td>
</tr>
<tr>
<td>39.292</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R86C151[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n572_s0/COUT</td>
</tr>
<tr>
<td>39.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C151[1][A]</td>
<td>asic/cpu/cpu_0/icache/n573_s0/CIN</td>
</tr>
<tr>
<td>39.332</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C151[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n573_s0/COUT</td>
</tr>
<tr>
<td>39.332</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][B]</td>
<td>asic/cpu/cpu_0/icache/n574_s0/CIN</td>
</tr>
<tr>
<td>39.372</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n574_s0/COUT</td>
</tr>
<tr>
<td>39.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][A]</td>
<td>asic/cpu/cpu_0/icache/n575_s0/CIN</td>
</tr>
<tr>
<td>39.412</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n575_s0/COUT</td>
</tr>
<tr>
<td>39.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][B]</td>
<td>asic/cpu/cpu_0/icache/n576_s0/CIN</td>
</tr>
<tr>
<td>39.452</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n576_s0/COUT</td>
</tr>
<tr>
<td>39.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][A]</td>
<td>asic/cpu/cpu_0/icache/n577_s0/CIN</td>
</tr>
<tr>
<td>39.492</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n577_s0/COUT</td>
</tr>
<tr>
<td>39.492</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][B]</td>
<td>asic/cpu/cpu_0/icache/n578_s0/CIN</td>
</tr>
<tr>
<td>39.532</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n578_s0/COUT</td>
</tr>
<tr>
<td>39.532</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][A]</td>
<td>asic/cpu/cpu_0/icache/n579_s0/CIN</td>
</tr>
<tr>
<td>39.572</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n579_s0/COUT</td>
</tr>
<tr>
<td>39.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][B]</td>
<td>asic/cpu/cpu_0/icache/n580_s0/CIN</td>
</tr>
<tr>
<td>39.612</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n580_s0/COUT</td>
</tr>
<tr>
<td>39.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][A]</td>
<td>asic/cpu/cpu_0/icache/n581_s0/CIN</td>
</tr>
<tr>
<td>39.652</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n581_s0/COUT</td>
</tr>
<tr>
<td>39.652</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][B]</td>
<td>asic/cpu/cpu_0/icache/n582_s0/CIN</td>
</tr>
<tr>
<td>39.692</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n582_s0/COUT</td>
</tr>
<tr>
<td>39.692</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][A]</td>
<td>asic/cpu/cpu_0/icache/n583_s0/CIN</td>
</tr>
<tr>
<td>39.732</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n583_s0/COUT</td>
</tr>
<tr>
<td>40.263</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][A]</td>
<td>asic/cpu/cpu_0/icache/way1_hit_s1/I2</td>
</tr>
<tr>
<td>40.669</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R86C149[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/way1_hit_s1/F</td>
</tr>
<tr>
<td>42.850</td>
<td>2.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C113[1][B]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_7_s0/I3</td>
</tr>
<tr>
<td>43.256</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R89C113[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_7_s0/F</td>
</tr>
<tr>
<td>43.711</td>
<td>0.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C117[1][B]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_7_s/I0</td>
</tr>
<tr>
<td>43.942</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R89C117[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_7_s/F</td>
</tr>
<tr>
<td>45.190</td>
<td>1.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R93C132[3][B]</td>
<td>asic/cpu/cpu_0/if_stage/asic_56_s/I0</td>
</tr>
<tr>
<td>45.649</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R93C132[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/asic_56_s/F</td>
</tr>
<tr>
<td>53.922</td>
<td>8.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1028_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>26.489</td>
<td>5.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1028_s0/CLK</td>
</tr>
<tr>
<td>26.454</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1028_s0</td>
</tr>
<tr>
<td>26.403</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C39[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1028_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.354</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.587, 16.466%; route: 38.185, 82.870%; tC2Q: 0.306, 0.664%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 9.045%; route: 5.902, 90.955%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.389</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1050_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.844</td>
<td>2.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C131[3][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/CLK</td>
</tr>
<tr>
<td>8.150</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R81C131[3][A]</td>
<td style=" font-weight:bold;">asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
</tr>
<tr>
<td>14.105</td>
<td>5.955</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C132[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/I1</td>
</tr>
<tr>
<td>14.585</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C132[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/COUT</td>
</tr>
<tr>
<td>14.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C133[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/CIN</td>
</tr>
<tr>
<td>14.625</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/COUT</td>
</tr>
<tr>
<td>14.625</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/CIN</td>
</tr>
<tr>
<td>14.665</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/COUT</td>
</tr>
<tr>
<td>14.665</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/CIN</td>
</tr>
<tr>
<td>14.705</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/COUT</td>
</tr>
<tr>
<td>14.705</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/CIN</td>
</tr>
<tr>
<td>14.745</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/COUT</td>
</tr>
<tr>
<td>14.745</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/CIN</td>
</tr>
<tr>
<td>14.785</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/COUT</td>
</tr>
<tr>
<td>14.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C134[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/CIN</td>
</tr>
<tr>
<td>14.865</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C134[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/COUT</td>
</tr>
<tr>
<td>17.227</td>
<td>2.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/I0</td>
</tr>
<tr>
<td>17.681</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C134[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/F</td>
</tr>
<tr>
<td>18.856</td>
<td>1.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/I2</td>
</tr>
<tr>
<td>19.111</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R61C135[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/F</td>
</tr>
<tr>
<td>19.988</td>
<td>0.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C140[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/I2</td>
</tr>
<tr>
<td>20.353</td>
<td>0.365</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R65C140[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/F</td>
</tr>
<tr>
<td>20.670</td>
<td>0.317</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C137[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/I1</td>
</tr>
<tr>
<td>21.076</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>155</td>
<td>R65C137[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/F</td>
</tr>
<tr>
<td>23.786</td>
<td>2.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/I3</td>
</tr>
<tr>
<td>24.240</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/F</td>
</tr>
<tr>
<td>24.528</td>
<td>0.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/I3</td>
</tr>
<tr>
<td>24.982</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/F</td>
</tr>
<tr>
<td>26.709</td>
<td>1.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/I3</td>
</tr>
<tr>
<td>27.168</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/F</td>
</tr>
<tr>
<td>27.738</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/I0</td>
</tr>
<tr>
<td>27.969</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/F</td>
</tr>
<tr>
<td>29.115</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C138[2][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/I2</td>
</tr>
<tr>
<td>29.521</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R62C138[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/F</td>
</tr>
<tr>
<td>33.117</td>
<td>3.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s2/I2</td>
</tr>
<tr>
<td>33.348</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s2/F</td>
</tr>
<tr>
<td>37.343</td>
<td>3.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s1/I0</td>
</tr>
<tr>
<td>37.574</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s1/F</td>
</tr>
<tr>
<td>37.743</td>
<td>0.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C146[1][A]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s0/I0</td>
</tr>
<tr>
<td>38.206</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C146[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s0/F</td>
</tr>
<tr>
<td>38.816</td>
<td>0.610</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][B]</td>
<td>asic/cpu/cpu_0/icache/n572_s0/I0</td>
</tr>
<tr>
<td>39.292</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R86C151[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n572_s0/COUT</td>
</tr>
<tr>
<td>39.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C151[1][A]</td>
<td>asic/cpu/cpu_0/icache/n573_s0/CIN</td>
</tr>
<tr>
<td>39.332</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C151[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n573_s0/COUT</td>
</tr>
<tr>
<td>39.332</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][B]</td>
<td>asic/cpu/cpu_0/icache/n574_s0/CIN</td>
</tr>
<tr>
<td>39.372</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n574_s0/COUT</td>
</tr>
<tr>
<td>39.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][A]</td>
<td>asic/cpu/cpu_0/icache/n575_s0/CIN</td>
</tr>
<tr>
<td>39.412</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n575_s0/COUT</td>
</tr>
<tr>
<td>39.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][B]</td>
<td>asic/cpu/cpu_0/icache/n576_s0/CIN</td>
</tr>
<tr>
<td>39.452</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n576_s0/COUT</td>
</tr>
<tr>
<td>39.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][A]</td>
<td>asic/cpu/cpu_0/icache/n577_s0/CIN</td>
</tr>
<tr>
<td>39.492</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n577_s0/COUT</td>
</tr>
<tr>
<td>39.492</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][B]</td>
<td>asic/cpu/cpu_0/icache/n578_s0/CIN</td>
</tr>
<tr>
<td>39.532</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n578_s0/COUT</td>
</tr>
<tr>
<td>39.532</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][A]</td>
<td>asic/cpu/cpu_0/icache/n579_s0/CIN</td>
</tr>
<tr>
<td>39.572</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n579_s0/COUT</td>
</tr>
<tr>
<td>39.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][B]</td>
<td>asic/cpu/cpu_0/icache/n580_s0/CIN</td>
</tr>
<tr>
<td>39.612</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n580_s0/COUT</td>
</tr>
<tr>
<td>39.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][A]</td>
<td>asic/cpu/cpu_0/icache/n581_s0/CIN</td>
</tr>
<tr>
<td>39.652</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n581_s0/COUT</td>
</tr>
<tr>
<td>39.652</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][B]</td>
<td>asic/cpu/cpu_0/icache/n582_s0/CIN</td>
</tr>
<tr>
<td>39.692</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n582_s0/COUT</td>
</tr>
<tr>
<td>39.692</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][A]</td>
<td>asic/cpu/cpu_0/icache/n583_s0/CIN</td>
</tr>
<tr>
<td>39.732</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n583_s0/COUT</td>
</tr>
<tr>
<td>40.263</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][A]</td>
<td>asic/cpu/cpu_0/icache/way1_hit_s1/I2</td>
</tr>
<tr>
<td>40.669</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R86C149[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/way1_hit_s1/F</td>
</tr>
<tr>
<td>43.131</td>
<td>2.462</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R93C113[1][B]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_29_s0/I3</td>
</tr>
<tr>
<td>43.594</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R93C113[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_29_s0/F</td>
</tr>
<tr>
<td>44.117</td>
<td>0.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R93C118[1][B]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_29_s/I0</td>
</tr>
<tr>
<td>44.523</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R93C118[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_29_s/F</td>
</tr>
<tr>
<td>45.329</td>
<td>0.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C135[1][A]</td>
<td>asic/cpu/cpu_0/if_stage/asic_34_s/I0</td>
</tr>
<tr>
<td>45.783</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R94C135[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/asic_34_s/F</td>
</tr>
<tr>
<td>53.885</td>
<td>8.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1050_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>26.581</td>
<td>5.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1050_s0/CLK</td>
</tr>
<tr>
<td>26.546</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1050_s0</td>
</tr>
<tr>
<td>26.495</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C40[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1050_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.262</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.814, 16.972%; route: 37.921, 82.364%; tC2Q: 0.306, 0.665%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 8.918%; route: 5.994, 91.082%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1049_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.844</td>
<td>2.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C131[3][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/CLK</td>
</tr>
<tr>
<td>8.150</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R81C131[3][A]</td>
<td style=" font-weight:bold;">asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
</tr>
<tr>
<td>14.105</td>
<td>5.955</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C132[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/I1</td>
</tr>
<tr>
<td>14.585</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C132[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/COUT</td>
</tr>
<tr>
<td>14.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C133[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/CIN</td>
</tr>
<tr>
<td>14.625</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/COUT</td>
</tr>
<tr>
<td>14.625</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/CIN</td>
</tr>
<tr>
<td>14.665</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/COUT</td>
</tr>
<tr>
<td>14.665</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/CIN</td>
</tr>
<tr>
<td>14.705</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/COUT</td>
</tr>
<tr>
<td>14.705</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/CIN</td>
</tr>
<tr>
<td>14.745</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/COUT</td>
</tr>
<tr>
<td>14.745</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/CIN</td>
</tr>
<tr>
<td>14.785</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/COUT</td>
</tr>
<tr>
<td>14.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C134[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/CIN</td>
</tr>
<tr>
<td>14.865</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C134[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/COUT</td>
</tr>
<tr>
<td>17.227</td>
<td>2.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/I0</td>
</tr>
<tr>
<td>17.681</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C134[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/F</td>
</tr>
<tr>
<td>18.856</td>
<td>1.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/I2</td>
</tr>
<tr>
<td>19.111</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R61C135[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/F</td>
</tr>
<tr>
<td>19.988</td>
<td>0.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C140[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/I2</td>
</tr>
<tr>
<td>20.353</td>
<td>0.365</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R65C140[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/F</td>
</tr>
<tr>
<td>20.670</td>
<td>0.317</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C137[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/I1</td>
</tr>
<tr>
<td>21.076</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>155</td>
<td>R65C137[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/F</td>
</tr>
<tr>
<td>23.786</td>
<td>2.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/I3</td>
</tr>
<tr>
<td>24.240</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/F</td>
</tr>
<tr>
<td>24.528</td>
<td>0.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/I3</td>
</tr>
<tr>
<td>24.982</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/F</td>
</tr>
<tr>
<td>26.709</td>
<td>1.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/I3</td>
</tr>
<tr>
<td>27.168</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/F</td>
</tr>
<tr>
<td>27.738</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/I0</td>
</tr>
<tr>
<td>27.969</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/F</td>
</tr>
<tr>
<td>29.115</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C138[2][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/I2</td>
</tr>
<tr>
<td>29.521</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R62C138[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/F</td>
</tr>
<tr>
<td>33.117</td>
<td>3.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s2/I2</td>
</tr>
<tr>
<td>33.348</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s2/F</td>
</tr>
<tr>
<td>37.343</td>
<td>3.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s1/I0</td>
</tr>
<tr>
<td>37.574</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s1/F</td>
</tr>
<tr>
<td>37.743</td>
<td>0.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C146[1][A]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s0/I0</td>
</tr>
<tr>
<td>38.206</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C146[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s0/F</td>
</tr>
<tr>
<td>38.816</td>
<td>0.610</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][B]</td>
<td>asic/cpu/cpu_0/icache/n572_s0/I0</td>
</tr>
<tr>
<td>39.292</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R86C151[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n572_s0/COUT</td>
</tr>
<tr>
<td>39.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C151[1][A]</td>
<td>asic/cpu/cpu_0/icache/n573_s0/CIN</td>
</tr>
<tr>
<td>39.332</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C151[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n573_s0/COUT</td>
</tr>
<tr>
<td>39.332</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][B]</td>
<td>asic/cpu/cpu_0/icache/n574_s0/CIN</td>
</tr>
<tr>
<td>39.372</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n574_s0/COUT</td>
</tr>
<tr>
<td>39.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][A]</td>
<td>asic/cpu/cpu_0/icache/n575_s0/CIN</td>
</tr>
<tr>
<td>39.412</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n575_s0/COUT</td>
</tr>
<tr>
<td>39.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][B]</td>
<td>asic/cpu/cpu_0/icache/n576_s0/CIN</td>
</tr>
<tr>
<td>39.452</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n576_s0/COUT</td>
</tr>
<tr>
<td>39.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][A]</td>
<td>asic/cpu/cpu_0/icache/n577_s0/CIN</td>
</tr>
<tr>
<td>39.492</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n577_s0/COUT</td>
</tr>
<tr>
<td>39.492</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][B]</td>
<td>asic/cpu/cpu_0/icache/n578_s0/CIN</td>
</tr>
<tr>
<td>39.532</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n578_s0/COUT</td>
</tr>
<tr>
<td>39.532</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][A]</td>
<td>asic/cpu/cpu_0/icache/n579_s0/CIN</td>
</tr>
<tr>
<td>39.572</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n579_s0/COUT</td>
</tr>
<tr>
<td>39.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][B]</td>
<td>asic/cpu/cpu_0/icache/n580_s0/CIN</td>
</tr>
<tr>
<td>39.612</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n580_s0/COUT</td>
</tr>
<tr>
<td>39.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][A]</td>
<td>asic/cpu/cpu_0/icache/n581_s0/CIN</td>
</tr>
<tr>
<td>39.652</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n581_s0/COUT</td>
</tr>
<tr>
<td>39.652</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][B]</td>
<td>asic/cpu/cpu_0/icache/n582_s0/CIN</td>
</tr>
<tr>
<td>39.692</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n582_s0/COUT</td>
</tr>
<tr>
<td>39.692</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][A]</td>
<td>asic/cpu/cpu_0/icache/n583_s0/CIN</td>
</tr>
<tr>
<td>39.732</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n583_s0/COUT</td>
</tr>
<tr>
<td>40.263</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][A]</td>
<td>asic/cpu/cpu_0/icache/way1_hit_s1/I2</td>
</tr>
<tr>
<td>40.669</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R86C149[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/way1_hit_s1/F</td>
</tr>
<tr>
<td>43.131</td>
<td>2.462</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R93C113[2][A]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_28_s0/I3</td>
</tr>
<tr>
<td>43.585</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R93C113[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_28_s0/F</td>
</tr>
<tr>
<td>44.119</td>
<td>0.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R93C119[0][B]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_28_s/I0</td>
</tr>
<tr>
<td>44.525</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R93C119[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_28_s/F</td>
</tr>
<tr>
<td>45.326</td>
<td>0.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R93C133[1][A]</td>
<td>asic/cpu/cpu_0/if_stage/asic_35_s/I0</td>
</tr>
<tr>
<td>45.780</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R93C133[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/asic_35_s/F</td>
</tr>
<tr>
<td>53.837</td>
<td>8.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1049_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>26.581</td>
<td>5.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1049_s0/CLK</td>
</tr>
<tr>
<td>26.546</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1049_s0</td>
</tr>
<tr>
<td>26.495</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C40[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1049_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.262</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.805, 16.970%; route: 37.882, 82.365%; tC2Q: 0.306, 0.665%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 8.918%; route: 5.994, 91.082%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.679</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.403</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1027_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.844</td>
<td>2.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C131[3][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/CLK</td>
</tr>
<tr>
<td>8.150</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R81C131[3][A]</td>
<td style=" font-weight:bold;">asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
</tr>
<tr>
<td>14.105</td>
<td>5.955</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C132[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/I1</td>
</tr>
<tr>
<td>14.585</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C132[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/COUT</td>
</tr>
<tr>
<td>14.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C133[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/CIN</td>
</tr>
<tr>
<td>14.625</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/COUT</td>
</tr>
<tr>
<td>14.625</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/CIN</td>
</tr>
<tr>
<td>14.665</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/COUT</td>
</tr>
<tr>
<td>14.665</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/CIN</td>
</tr>
<tr>
<td>14.705</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/COUT</td>
</tr>
<tr>
<td>14.705</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/CIN</td>
</tr>
<tr>
<td>14.745</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/COUT</td>
</tr>
<tr>
<td>14.745</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/CIN</td>
</tr>
<tr>
<td>14.785</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/COUT</td>
</tr>
<tr>
<td>14.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C134[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/CIN</td>
</tr>
<tr>
<td>14.865</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C134[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/COUT</td>
</tr>
<tr>
<td>17.227</td>
<td>2.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/I0</td>
</tr>
<tr>
<td>17.681</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C134[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/F</td>
</tr>
<tr>
<td>18.856</td>
<td>1.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/I2</td>
</tr>
<tr>
<td>19.111</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R61C135[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/F</td>
</tr>
<tr>
<td>19.988</td>
<td>0.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C140[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/I2</td>
</tr>
<tr>
<td>20.353</td>
<td>0.365</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R65C140[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/F</td>
</tr>
<tr>
<td>20.670</td>
<td>0.317</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C137[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/I1</td>
</tr>
<tr>
<td>21.076</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>155</td>
<td>R65C137[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/F</td>
</tr>
<tr>
<td>23.786</td>
<td>2.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/I3</td>
</tr>
<tr>
<td>24.240</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/F</td>
</tr>
<tr>
<td>24.528</td>
<td>0.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/I3</td>
</tr>
<tr>
<td>24.982</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/F</td>
</tr>
<tr>
<td>26.709</td>
<td>1.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/I3</td>
</tr>
<tr>
<td>27.168</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/F</td>
</tr>
<tr>
<td>27.738</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/I0</td>
</tr>
<tr>
<td>27.969</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/F</td>
</tr>
<tr>
<td>29.115</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C138[2][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/I2</td>
</tr>
<tr>
<td>29.521</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R62C138[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/F</td>
</tr>
<tr>
<td>33.117</td>
<td>3.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s2/I2</td>
</tr>
<tr>
<td>33.348</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s2/F</td>
</tr>
<tr>
<td>37.343</td>
<td>3.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s1/I0</td>
</tr>
<tr>
<td>37.574</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s1/F</td>
</tr>
<tr>
<td>37.743</td>
<td>0.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C146[1][A]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s0/I0</td>
</tr>
<tr>
<td>38.206</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C146[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s0/F</td>
</tr>
<tr>
<td>38.816</td>
<td>0.610</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][B]</td>
<td>asic/cpu/cpu_0/icache/n572_s0/I0</td>
</tr>
<tr>
<td>39.292</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R86C151[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n572_s0/COUT</td>
</tr>
<tr>
<td>39.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C151[1][A]</td>
<td>asic/cpu/cpu_0/icache/n573_s0/CIN</td>
</tr>
<tr>
<td>39.332</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C151[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n573_s0/COUT</td>
</tr>
<tr>
<td>39.332</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][B]</td>
<td>asic/cpu/cpu_0/icache/n574_s0/CIN</td>
</tr>
<tr>
<td>39.372</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n574_s0/COUT</td>
</tr>
<tr>
<td>39.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][A]</td>
<td>asic/cpu/cpu_0/icache/n575_s0/CIN</td>
</tr>
<tr>
<td>39.412</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n575_s0/COUT</td>
</tr>
<tr>
<td>39.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][B]</td>
<td>asic/cpu/cpu_0/icache/n576_s0/CIN</td>
</tr>
<tr>
<td>39.452</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n576_s0/COUT</td>
</tr>
<tr>
<td>39.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][A]</td>
<td>asic/cpu/cpu_0/icache/n577_s0/CIN</td>
</tr>
<tr>
<td>39.492</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n577_s0/COUT</td>
</tr>
<tr>
<td>39.492</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][B]</td>
<td>asic/cpu/cpu_0/icache/n578_s0/CIN</td>
</tr>
<tr>
<td>39.532</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n578_s0/COUT</td>
</tr>
<tr>
<td>39.532</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][A]</td>
<td>asic/cpu/cpu_0/icache/n579_s0/CIN</td>
</tr>
<tr>
<td>39.572</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n579_s0/COUT</td>
</tr>
<tr>
<td>39.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][B]</td>
<td>asic/cpu/cpu_0/icache/n580_s0/CIN</td>
</tr>
<tr>
<td>39.612</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n580_s0/COUT</td>
</tr>
<tr>
<td>39.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][A]</td>
<td>asic/cpu/cpu_0/icache/n581_s0/CIN</td>
</tr>
<tr>
<td>39.652</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n581_s0/COUT</td>
</tr>
<tr>
<td>39.652</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][B]</td>
<td>asic/cpu/cpu_0/icache/n582_s0/CIN</td>
</tr>
<tr>
<td>39.692</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n582_s0/COUT</td>
</tr>
<tr>
<td>39.692</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][A]</td>
<td>asic/cpu/cpu_0/icache/n583_s0/CIN</td>
</tr>
<tr>
<td>39.732</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n583_s0/COUT</td>
</tr>
<tr>
<td>40.263</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][A]</td>
<td>asic/cpu/cpu_0/icache/way1_hit_s1/I2</td>
</tr>
<tr>
<td>40.669</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R86C149[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/way1_hit_s1/F</td>
</tr>
<tr>
<td>42.767</td>
<td>2.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C116[3][A]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_6_s0/I3</td>
</tr>
<tr>
<td>43.022</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R92C116[3][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_6_s0/F</td>
</tr>
<tr>
<td>43.308</td>
<td>0.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R93C117[2][B]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_6_s/I0</td>
</tr>
<tr>
<td>43.771</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R93C117[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_6_s/F</td>
</tr>
<tr>
<td>44.732</td>
<td>0.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C137[1][A]</td>
<td>asic/cpu/cpu_0/if_stage/asic_57_s/I0</td>
</tr>
<tr>
<td>45.186</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R94C137[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/asic_57_s/F</td>
</tr>
<tr>
<td>53.679</td>
<td>8.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1027_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>26.489</td>
<td>5.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1027_s0/CLK</td>
</tr>
<tr>
<td>26.454</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1027_s0</td>
</tr>
<tr>
<td>26.403</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C39[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1027_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.354</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.663, 16.719%; route: 37.866, 82.614%; tC2Q: 0.306, 0.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 9.045%; route: 5.902, 90.955%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1032_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.844</td>
<td>2.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C131[3][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/CLK</td>
</tr>
<tr>
<td>8.150</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R81C131[3][A]</td>
<td style=" font-weight:bold;">asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
</tr>
<tr>
<td>14.105</td>
<td>5.955</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C132[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/I1</td>
</tr>
<tr>
<td>14.585</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C132[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/COUT</td>
</tr>
<tr>
<td>14.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C133[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/CIN</td>
</tr>
<tr>
<td>14.625</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/COUT</td>
</tr>
<tr>
<td>14.625</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/CIN</td>
</tr>
<tr>
<td>14.665</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/COUT</td>
</tr>
<tr>
<td>14.665</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/CIN</td>
</tr>
<tr>
<td>14.705</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/COUT</td>
</tr>
<tr>
<td>14.705</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/CIN</td>
</tr>
<tr>
<td>14.745</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/COUT</td>
</tr>
<tr>
<td>14.745</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/CIN</td>
</tr>
<tr>
<td>14.785</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/COUT</td>
</tr>
<tr>
<td>14.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C134[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/CIN</td>
</tr>
<tr>
<td>14.865</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C134[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/COUT</td>
</tr>
<tr>
<td>17.227</td>
<td>2.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/I0</td>
</tr>
<tr>
<td>17.681</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C134[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/F</td>
</tr>
<tr>
<td>18.856</td>
<td>1.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/I2</td>
</tr>
<tr>
<td>19.111</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R61C135[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/F</td>
</tr>
<tr>
<td>19.988</td>
<td>0.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C140[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/I2</td>
</tr>
<tr>
<td>20.353</td>
<td>0.365</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R65C140[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/F</td>
</tr>
<tr>
<td>20.670</td>
<td>0.317</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C137[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/I1</td>
</tr>
<tr>
<td>21.076</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>155</td>
<td>R65C137[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/F</td>
</tr>
<tr>
<td>23.786</td>
<td>2.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/I3</td>
</tr>
<tr>
<td>24.240</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/F</td>
</tr>
<tr>
<td>24.528</td>
<td>0.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/I3</td>
</tr>
<tr>
<td>24.982</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/F</td>
</tr>
<tr>
<td>26.709</td>
<td>1.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/I3</td>
</tr>
<tr>
<td>27.168</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/F</td>
</tr>
<tr>
<td>27.738</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/I0</td>
</tr>
<tr>
<td>27.969</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/F</td>
</tr>
<tr>
<td>29.115</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C138[2][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/I2</td>
</tr>
<tr>
<td>29.521</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R62C138[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/F</td>
</tr>
<tr>
<td>33.117</td>
<td>3.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s2/I2</td>
</tr>
<tr>
<td>33.348</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s2/F</td>
</tr>
<tr>
<td>37.343</td>
<td>3.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s1/I0</td>
</tr>
<tr>
<td>37.574</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s1/F</td>
</tr>
<tr>
<td>37.743</td>
<td>0.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C146[1][A]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s0/I0</td>
</tr>
<tr>
<td>38.206</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C146[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s0/F</td>
</tr>
<tr>
<td>38.816</td>
<td>0.610</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][B]</td>
<td>asic/cpu/cpu_0/icache/n572_s0/I0</td>
</tr>
<tr>
<td>39.292</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R86C151[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n572_s0/COUT</td>
</tr>
<tr>
<td>39.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C151[1][A]</td>
<td>asic/cpu/cpu_0/icache/n573_s0/CIN</td>
</tr>
<tr>
<td>39.332</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C151[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n573_s0/COUT</td>
</tr>
<tr>
<td>39.332</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][B]</td>
<td>asic/cpu/cpu_0/icache/n574_s0/CIN</td>
</tr>
<tr>
<td>39.372</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n574_s0/COUT</td>
</tr>
<tr>
<td>39.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][A]</td>
<td>asic/cpu/cpu_0/icache/n575_s0/CIN</td>
</tr>
<tr>
<td>39.412</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n575_s0/COUT</td>
</tr>
<tr>
<td>39.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][B]</td>
<td>asic/cpu/cpu_0/icache/n576_s0/CIN</td>
</tr>
<tr>
<td>39.452</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n576_s0/COUT</td>
</tr>
<tr>
<td>39.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][A]</td>
<td>asic/cpu/cpu_0/icache/n577_s0/CIN</td>
</tr>
<tr>
<td>39.492</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n577_s0/COUT</td>
</tr>
<tr>
<td>39.492</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][B]</td>
<td>asic/cpu/cpu_0/icache/n578_s0/CIN</td>
</tr>
<tr>
<td>39.532</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n578_s0/COUT</td>
</tr>
<tr>
<td>39.532</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][A]</td>
<td>asic/cpu/cpu_0/icache/n579_s0/CIN</td>
</tr>
<tr>
<td>39.572</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n579_s0/COUT</td>
</tr>
<tr>
<td>39.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][B]</td>
<td>asic/cpu/cpu_0/icache/n580_s0/CIN</td>
</tr>
<tr>
<td>39.612</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n580_s0/COUT</td>
</tr>
<tr>
<td>39.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][A]</td>
<td>asic/cpu/cpu_0/icache/n581_s0/CIN</td>
</tr>
<tr>
<td>39.652</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n581_s0/COUT</td>
</tr>
<tr>
<td>39.652</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][B]</td>
<td>asic/cpu/cpu_0/icache/n582_s0/CIN</td>
</tr>
<tr>
<td>39.692</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n582_s0/COUT</td>
</tr>
<tr>
<td>39.692</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][A]</td>
<td>asic/cpu/cpu_0/icache/n583_s0/CIN</td>
</tr>
<tr>
<td>39.732</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n583_s0/COUT</td>
</tr>
<tr>
<td>40.263</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][A]</td>
<td>asic/cpu/cpu_0/icache/way1_hit_s1/I2</td>
</tr>
<tr>
<td>40.669</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R86C149[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/way1_hit_s1/F</td>
</tr>
<tr>
<td>43.127</td>
<td>2.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C115[0][B]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_11_s0/I3</td>
</tr>
<tr>
<td>43.590</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R92C115[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_11_s0/F</td>
</tr>
<tr>
<td>43.946</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C118[2][A]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_11_s/I0</td>
</tr>
<tr>
<td>44.352</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R92C118[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_11_s/F</td>
</tr>
<tr>
<td>45.433</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C132[3][B]</td>
<td>asic/cpu/cpu_0/if_stage/asic_52_s/I0</td>
</tr>
<tr>
<td>45.892</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R94C132[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/asic_52_s/F</td>
</tr>
<tr>
<td>53.761</td>
<td>7.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1032_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>26.574</td>
<td>5.987</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1032_s0/CLK</td>
</tr>
<tr>
<td>26.539</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1032_s0</td>
</tr>
<tr>
<td>26.488</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C40[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1032_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.270</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.819, 17.029%; route: 37.792, 82.305%; tC2Q: 0.306, 0.666%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 8.929%; route: 5.987, 91.071%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.254</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1031_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.844</td>
<td>2.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C131[3][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/CLK</td>
</tr>
<tr>
<td>8.150</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R81C131[3][A]</td>
<td style=" font-weight:bold;">asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
</tr>
<tr>
<td>14.105</td>
<td>5.955</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C132[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/I1</td>
</tr>
<tr>
<td>14.585</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C132[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/COUT</td>
</tr>
<tr>
<td>14.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C133[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/CIN</td>
</tr>
<tr>
<td>14.625</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/COUT</td>
</tr>
<tr>
<td>14.625</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/CIN</td>
</tr>
<tr>
<td>14.665</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/COUT</td>
</tr>
<tr>
<td>14.665</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/CIN</td>
</tr>
<tr>
<td>14.705</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/COUT</td>
</tr>
<tr>
<td>14.705</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/CIN</td>
</tr>
<tr>
<td>14.745</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/COUT</td>
</tr>
<tr>
<td>14.745</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/CIN</td>
</tr>
<tr>
<td>14.785</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/COUT</td>
</tr>
<tr>
<td>14.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C134[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/CIN</td>
</tr>
<tr>
<td>14.865</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C134[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/COUT</td>
</tr>
<tr>
<td>17.227</td>
<td>2.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/I0</td>
</tr>
<tr>
<td>17.681</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C134[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/F</td>
</tr>
<tr>
<td>18.856</td>
<td>1.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/I2</td>
</tr>
<tr>
<td>19.111</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R61C135[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/F</td>
</tr>
<tr>
<td>19.988</td>
<td>0.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C140[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/I2</td>
</tr>
<tr>
<td>20.353</td>
<td>0.365</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R65C140[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/F</td>
</tr>
<tr>
<td>20.670</td>
<td>0.317</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C137[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/I1</td>
</tr>
<tr>
<td>21.076</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>155</td>
<td>R65C137[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/F</td>
</tr>
<tr>
<td>23.786</td>
<td>2.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/I3</td>
</tr>
<tr>
<td>24.240</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/F</td>
</tr>
<tr>
<td>24.528</td>
<td>0.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/I3</td>
</tr>
<tr>
<td>24.982</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/F</td>
</tr>
<tr>
<td>26.709</td>
<td>1.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/I3</td>
</tr>
<tr>
<td>27.168</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/F</td>
</tr>
<tr>
<td>27.738</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/I0</td>
</tr>
<tr>
<td>27.969</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/F</td>
</tr>
<tr>
<td>29.115</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C138[2][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/I2</td>
</tr>
<tr>
<td>29.521</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R62C138[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/F</td>
</tr>
<tr>
<td>33.117</td>
<td>3.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s2/I2</td>
</tr>
<tr>
<td>33.348</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s2/F</td>
</tr>
<tr>
<td>37.343</td>
<td>3.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s1/I0</td>
</tr>
<tr>
<td>37.574</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s1/F</td>
</tr>
<tr>
<td>37.743</td>
<td>0.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C146[1][A]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s0/I0</td>
</tr>
<tr>
<td>38.206</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C146[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s0/F</td>
</tr>
<tr>
<td>38.816</td>
<td>0.610</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][B]</td>
<td>asic/cpu/cpu_0/icache/n572_s0/I0</td>
</tr>
<tr>
<td>39.292</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R86C151[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n572_s0/COUT</td>
</tr>
<tr>
<td>39.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C151[1][A]</td>
<td>asic/cpu/cpu_0/icache/n573_s0/CIN</td>
</tr>
<tr>
<td>39.332</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C151[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n573_s0/COUT</td>
</tr>
<tr>
<td>39.332</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][B]</td>
<td>asic/cpu/cpu_0/icache/n574_s0/CIN</td>
</tr>
<tr>
<td>39.372</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n574_s0/COUT</td>
</tr>
<tr>
<td>39.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][A]</td>
<td>asic/cpu/cpu_0/icache/n575_s0/CIN</td>
</tr>
<tr>
<td>39.412</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n575_s0/COUT</td>
</tr>
<tr>
<td>39.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][B]</td>
<td>asic/cpu/cpu_0/icache/n576_s0/CIN</td>
</tr>
<tr>
<td>39.452</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n576_s0/COUT</td>
</tr>
<tr>
<td>39.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][A]</td>
<td>asic/cpu/cpu_0/icache/n577_s0/CIN</td>
</tr>
<tr>
<td>39.492</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n577_s0/COUT</td>
</tr>
<tr>
<td>39.492</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][B]</td>
<td>asic/cpu/cpu_0/icache/n578_s0/CIN</td>
</tr>
<tr>
<td>39.532</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n578_s0/COUT</td>
</tr>
<tr>
<td>39.532</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][A]</td>
<td>asic/cpu/cpu_0/icache/n579_s0/CIN</td>
</tr>
<tr>
<td>39.572</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n579_s0/COUT</td>
</tr>
<tr>
<td>39.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][B]</td>
<td>asic/cpu/cpu_0/icache/n580_s0/CIN</td>
</tr>
<tr>
<td>39.612</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n580_s0/COUT</td>
</tr>
<tr>
<td>39.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][A]</td>
<td>asic/cpu/cpu_0/icache/n581_s0/CIN</td>
</tr>
<tr>
<td>39.652</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n581_s0/COUT</td>
</tr>
<tr>
<td>39.652</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][B]</td>
<td>asic/cpu/cpu_0/icache/n582_s0/CIN</td>
</tr>
<tr>
<td>39.692</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n582_s0/COUT</td>
</tr>
<tr>
<td>39.692</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][A]</td>
<td>asic/cpu/cpu_0/icache/n583_s0/CIN</td>
</tr>
<tr>
<td>39.732</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n583_s0/COUT</td>
</tr>
<tr>
<td>40.263</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][A]</td>
<td>asic/cpu/cpu_0/icache/way1_hit_s1/I2</td>
</tr>
<tr>
<td>40.669</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R86C149[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/way1_hit_s1/F</td>
</tr>
<tr>
<td>43.127</td>
<td>2.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C115[2][B]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_10_s0/I3</td>
</tr>
<tr>
<td>43.590</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R92C115[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_10_s0/F</td>
</tr>
<tr>
<td>43.759</td>
<td>0.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C117[3][B]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_10_s/I0</td>
</tr>
<tr>
<td>44.197</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R92C117[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_10_s/F</td>
</tr>
<tr>
<td>45.085</td>
<td>0.888</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C137[2][A]</td>
<td>asic/cpu/cpu_0/if_stage/asic_53_s/I0</td>
</tr>
<tr>
<td>45.548</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R92C137[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/asic_53_s/F</td>
</tr>
<tr>
<td>53.742</td>
<td>8.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1031_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>26.574</td>
<td>5.987</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1031_s0/CLK</td>
</tr>
<tr>
<td>26.539</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1031_s0</td>
</tr>
<tr>
<td>26.488</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C40[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1031_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.270</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.855, 17.114%; route: 37.737, 82.219%; tC2Q: 0.306, 0.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 8.929%; route: 5.987, 91.071%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.233</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.403</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1029_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.844</td>
<td>2.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C131[3][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/CLK</td>
</tr>
<tr>
<td>8.150</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R81C131[3][A]</td>
<td style=" font-weight:bold;">asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
</tr>
<tr>
<td>14.105</td>
<td>5.955</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C132[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/I1</td>
</tr>
<tr>
<td>14.585</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C132[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/COUT</td>
</tr>
<tr>
<td>14.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C133[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/CIN</td>
</tr>
<tr>
<td>14.625</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/COUT</td>
</tr>
<tr>
<td>14.625</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/CIN</td>
</tr>
<tr>
<td>14.665</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/COUT</td>
</tr>
<tr>
<td>14.665</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/CIN</td>
</tr>
<tr>
<td>14.705</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/COUT</td>
</tr>
<tr>
<td>14.705</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/CIN</td>
</tr>
<tr>
<td>14.745</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/COUT</td>
</tr>
<tr>
<td>14.745</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/CIN</td>
</tr>
<tr>
<td>14.785</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/COUT</td>
</tr>
<tr>
<td>14.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C134[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/CIN</td>
</tr>
<tr>
<td>14.865</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C134[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/COUT</td>
</tr>
<tr>
<td>17.227</td>
<td>2.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/I0</td>
</tr>
<tr>
<td>17.681</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C134[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/F</td>
</tr>
<tr>
<td>18.856</td>
<td>1.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/I2</td>
</tr>
<tr>
<td>19.111</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R61C135[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/F</td>
</tr>
<tr>
<td>19.988</td>
<td>0.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C140[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/I2</td>
</tr>
<tr>
<td>20.353</td>
<td>0.365</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R65C140[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/F</td>
</tr>
<tr>
<td>20.670</td>
<td>0.317</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C137[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/I1</td>
</tr>
<tr>
<td>21.076</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>155</td>
<td>R65C137[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/F</td>
</tr>
<tr>
<td>23.786</td>
<td>2.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/I3</td>
</tr>
<tr>
<td>24.240</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/F</td>
</tr>
<tr>
<td>24.528</td>
<td>0.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/I3</td>
</tr>
<tr>
<td>24.982</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/F</td>
</tr>
<tr>
<td>26.709</td>
<td>1.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/I3</td>
</tr>
<tr>
<td>27.168</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/F</td>
</tr>
<tr>
<td>27.738</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/I0</td>
</tr>
<tr>
<td>27.969</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/F</td>
</tr>
<tr>
<td>29.115</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C138[2][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/I2</td>
</tr>
<tr>
<td>29.521</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R62C138[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/F</td>
</tr>
<tr>
<td>33.117</td>
<td>3.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s2/I2</td>
</tr>
<tr>
<td>33.348</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s2/F</td>
</tr>
<tr>
<td>37.343</td>
<td>3.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s1/I0</td>
</tr>
<tr>
<td>37.574</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s1/F</td>
</tr>
<tr>
<td>37.743</td>
<td>0.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C146[1][A]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s0/I0</td>
</tr>
<tr>
<td>38.206</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C146[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s0/F</td>
</tr>
<tr>
<td>38.816</td>
<td>0.610</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][B]</td>
<td>asic/cpu/cpu_0/icache/n572_s0/I0</td>
</tr>
<tr>
<td>39.292</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R86C151[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n572_s0/COUT</td>
</tr>
<tr>
<td>39.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C151[1][A]</td>
<td>asic/cpu/cpu_0/icache/n573_s0/CIN</td>
</tr>
<tr>
<td>39.332</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C151[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n573_s0/COUT</td>
</tr>
<tr>
<td>39.332</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][B]</td>
<td>asic/cpu/cpu_0/icache/n574_s0/CIN</td>
</tr>
<tr>
<td>39.372</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n574_s0/COUT</td>
</tr>
<tr>
<td>39.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][A]</td>
<td>asic/cpu/cpu_0/icache/n575_s0/CIN</td>
</tr>
<tr>
<td>39.412</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n575_s0/COUT</td>
</tr>
<tr>
<td>39.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][B]</td>
<td>asic/cpu/cpu_0/icache/n576_s0/CIN</td>
</tr>
<tr>
<td>39.452</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n576_s0/COUT</td>
</tr>
<tr>
<td>39.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][A]</td>
<td>asic/cpu/cpu_0/icache/n577_s0/CIN</td>
</tr>
<tr>
<td>39.492</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n577_s0/COUT</td>
</tr>
<tr>
<td>39.492</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][B]</td>
<td>asic/cpu/cpu_0/icache/n578_s0/CIN</td>
</tr>
<tr>
<td>39.532</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n578_s0/COUT</td>
</tr>
<tr>
<td>39.532</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][A]</td>
<td>asic/cpu/cpu_0/icache/n579_s0/CIN</td>
</tr>
<tr>
<td>39.572</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n579_s0/COUT</td>
</tr>
<tr>
<td>39.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][B]</td>
<td>asic/cpu/cpu_0/icache/n580_s0/CIN</td>
</tr>
<tr>
<td>39.612</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n580_s0/COUT</td>
</tr>
<tr>
<td>39.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][A]</td>
<td>asic/cpu/cpu_0/icache/n581_s0/CIN</td>
</tr>
<tr>
<td>39.652</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n581_s0/COUT</td>
</tr>
<tr>
<td>39.652</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][B]</td>
<td>asic/cpu/cpu_0/icache/n582_s0/CIN</td>
</tr>
<tr>
<td>39.692</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n582_s0/COUT</td>
</tr>
<tr>
<td>39.692</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][A]</td>
<td>asic/cpu/cpu_0/icache/n583_s0/CIN</td>
</tr>
<tr>
<td>39.732</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n583_s0/COUT</td>
</tr>
<tr>
<td>40.263</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][A]</td>
<td>asic/cpu/cpu_0/icache/way1_hit_s1/I2</td>
</tr>
<tr>
<td>40.669</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R86C149[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/way1_hit_s1/F</td>
</tr>
<tr>
<td>42.677</td>
<td>2.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C114[3][A]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_8_s0/I3</td>
</tr>
<tr>
<td>43.042</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R89C114[3][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_8_s0/F</td>
</tr>
<tr>
<td>43.607</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C119[0][A]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_8_s/I0</td>
</tr>
<tr>
<td>44.061</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R90C119[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_8_s/F</td>
</tr>
<tr>
<td>45.311</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R93C132[2][A]</td>
<td>asic/cpu/cpu_0/if_stage/asic_55_s/I0</td>
</tr>
<tr>
<td>45.717</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R93C132[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/asic_55_s/F</td>
</tr>
<tr>
<td>53.637</td>
<td>7.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1029_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>26.489</td>
<td>5.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1029_s0/CLK</td>
</tr>
<tr>
<td>26.454</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1029_s0</td>
</tr>
<tr>
<td>26.403</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C39[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1029_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.354</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.716, 16.850%; route: 37.771, 82.482%; tC2Q: 0.306, 0.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 9.045%; route: 5.902, 90.955%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.178</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1048_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.844</td>
<td>2.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C131[3][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/CLK</td>
</tr>
<tr>
<td>8.150</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R81C131[3][A]</td>
<td style=" font-weight:bold;">asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
</tr>
<tr>
<td>14.105</td>
<td>5.955</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C132[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/I1</td>
</tr>
<tr>
<td>14.585</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C132[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/COUT</td>
</tr>
<tr>
<td>14.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C133[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/CIN</td>
</tr>
<tr>
<td>14.625</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/COUT</td>
</tr>
<tr>
<td>14.625</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/CIN</td>
</tr>
<tr>
<td>14.665</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/COUT</td>
</tr>
<tr>
<td>14.665</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/CIN</td>
</tr>
<tr>
<td>14.705</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/COUT</td>
</tr>
<tr>
<td>14.705</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/CIN</td>
</tr>
<tr>
<td>14.745</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/COUT</td>
</tr>
<tr>
<td>14.745</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/CIN</td>
</tr>
<tr>
<td>14.785</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/COUT</td>
</tr>
<tr>
<td>14.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C134[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/CIN</td>
</tr>
<tr>
<td>14.865</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C134[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/COUT</td>
</tr>
<tr>
<td>17.227</td>
<td>2.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/I0</td>
</tr>
<tr>
<td>17.681</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C134[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/F</td>
</tr>
<tr>
<td>18.856</td>
<td>1.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/I2</td>
</tr>
<tr>
<td>19.111</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R61C135[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/F</td>
</tr>
<tr>
<td>19.988</td>
<td>0.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C140[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/I2</td>
</tr>
<tr>
<td>20.353</td>
<td>0.365</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R65C140[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/F</td>
</tr>
<tr>
<td>20.670</td>
<td>0.317</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C137[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/I1</td>
</tr>
<tr>
<td>21.076</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>155</td>
<td>R65C137[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/F</td>
</tr>
<tr>
<td>23.786</td>
<td>2.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/I3</td>
</tr>
<tr>
<td>24.240</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/F</td>
</tr>
<tr>
<td>24.528</td>
<td>0.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/I3</td>
</tr>
<tr>
<td>24.982</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/F</td>
</tr>
<tr>
<td>26.709</td>
<td>1.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/I3</td>
</tr>
<tr>
<td>27.168</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/F</td>
</tr>
<tr>
<td>27.738</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/I0</td>
</tr>
<tr>
<td>27.969</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/F</td>
</tr>
<tr>
<td>29.115</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C138[2][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/I2</td>
</tr>
<tr>
<td>29.521</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R62C138[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/F</td>
</tr>
<tr>
<td>33.117</td>
<td>3.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s2/I2</td>
</tr>
<tr>
<td>33.348</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s2/F</td>
</tr>
<tr>
<td>37.343</td>
<td>3.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s1/I0</td>
</tr>
<tr>
<td>37.574</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s1/F</td>
</tr>
<tr>
<td>37.743</td>
<td>0.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C146[1][A]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s0/I0</td>
</tr>
<tr>
<td>38.206</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C146[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s0/F</td>
</tr>
<tr>
<td>38.816</td>
<td>0.610</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][B]</td>
<td>asic/cpu/cpu_0/icache/n572_s0/I0</td>
</tr>
<tr>
<td>39.292</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R86C151[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n572_s0/COUT</td>
</tr>
<tr>
<td>39.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C151[1][A]</td>
<td>asic/cpu/cpu_0/icache/n573_s0/CIN</td>
</tr>
<tr>
<td>39.332</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C151[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n573_s0/COUT</td>
</tr>
<tr>
<td>39.332</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][B]</td>
<td>asic/cpu/cpu_0/icache/n574_s0/CIN</td>
</tr>
<tr>
<td>39.372</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n574_s0/COUT</td>
</tr>
<tr>
<td>39.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][A]</td>
<td>asic/cpu/cpu_0/icache/n575_s0/CIN</td>
</tr>
<tr>
<td>39.412</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n575_s0/COUT</td>
</tr>
<tr>
<td>39.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][B]</td>
<td>asic/cpu/cpu_0/icache/n576_s0/CIN</td>
</tr>
<tr>
<td>39.452</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n576_s0/COUT</td>
</tr>
<tr>
<td>39.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][A]</td>
<td>asic/cpu/cpu_0/icache/n577_s0/CIN</td>
</tr>
<tr>
<td>39.492</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n577_s0/COUT</td>
</tr>
<tr>
<td>39.492</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][B]</td>
<td>asic/cpu/cpu_0/icache/n578_s0/CIN</td>
</tr>
<tr>
<td>39.532</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n578_s0/COUT</td>
</tr>
<tr>
<td>39.532</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][A]</td>
<td>asic/cpu/cpu_0/icache/n579_s0/CIN</td>
</tr>
<tr>
<td>39.572</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n579_s0/COUT</td>
</tr>
<tr>
<td>39.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][B]</td>
<td>asic/cpu/cpu_0/icache/n580_s0/CIN</td>
</tr>
<tr>
<td>39.612</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n580_s0/COUT</td>
</tr>
<tr>
<td>39.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][A]</td>
<td>asic/cpu/cpu_0/icache/n581_s0/CIN</td>
</tr>
<tr>
<td>39.652</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n581_s0/COUT</td>
</tr>
<tr>
<td>39.652</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][B]</td>
<td>asic/cpu/cpu_0/icache/n582_s0/CIN</td>
</tr>
<tr>
<td>39.692</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n582_s0/COUT</td>
</tr>
<tr>
<td>39.692</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][A]</td>
<td>asic/cpu/cpu_0/icache/n583_s0/CIN</td>
</tr>
<tr>
<td>39.732</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n583_s0/COUT</td>
</tr>
<tr>
<td>40.263</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][A]</td>
<td>asic/cpu/cpu_0/icache/way1_hit_s1/I2</td>
</tr>
<tr>
<td>40.669</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R86C149[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/way1_hit_s1/F</td>
</tr>
<tr>
<td>42.956</td>
<td>2.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C114[2][A]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_27_s0/I3</td>
</tr>
<tr>
<td>43.419</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R92C114[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_27_s0/F</td>
</tr>
<tr>
<td>43.755</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C117[2][A]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_27_s/I0</td>
</tr>
<tr>
<td>44.161</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R92C117[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_27_s/F</td>
</tr>
<tr>
<td>45.165</td>
<td>1.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C135[2][A]</td>
<td>asic/cpu/cpu_0/if_stage/asic_36_s/I0</td>
</tr>
<tr>
<td>45.396</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R94C135[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/asic_36_s/F</td>
</tr>
<tr>
<td>53.674</td>
<td>8.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1048_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>26.581</td>
<td>5.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1048_s0/CLK</td>
</tr>
<tr>
<td>26.546</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1048_s0</td>
</tr>
<tr>
<td>26.495</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C40[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1048_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.262</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.591, 16.563%; route: 37.933, 82.769%; tC2Q: 0.306, 0.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 8.918%; route: 5.994, 91.082%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.173</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1045_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.844</td>
<td>2.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C131[3][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/CLK</td>
</tr>
<tr>
<td>8.150</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R81C131[3][A]</td>
<td style=" font-weight:bold;">asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
</tr>
<tr>
<td>14.105</td>
<td>5.955</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C132[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/I1</td>
</tr>
<tr>
<td>14.585</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C132[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/COUT</td>
</tr>
<tr>
<td>14.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C133[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/CIN</td>
</tr>
<tr>
<td>14.625</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/COUT</td>
</tr>
<tr>
<td>14.625</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/CIN</td>
</tr>
<tr>
<td>14.665</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/COUT</td>
</tr>
<tr>
<td>14.665</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/CIN</td>
</tr>
<tr>
<td>14.705</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/COUT</td>
</tr>
<tr>
<td>14.705</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/CIN</td>
</tr>
<tr>
<td>14.745</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/COUT</td>
</tr>
<tr>
<td>14.745</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/CIN</td>
</tr>
<tr>
<td>14.785</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/COUT</td>
</tr>
<tr>
<td>14.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C134[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/CIN</td>
</tr>
<tr>
<td>14.865</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C134[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/COUT</td>
</tr>
<tr>
<td>17.227</td>
<td>2.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/I0</td>
</tr>
<tr>
<td>17.681</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C134[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/F</td>
</tr>
<tr>
<td>18.856</td>
<td>1.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/I2</td>
</tr>
<tr>
<td>19.111</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R61C135[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/F</td>
</tr>
<tr>
<td>19.988</td>
<td>0.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C140[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/I2</td>
</tr>
<tr>
<td>20.353</td>
<td>0.365</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R65C140[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/F</td>
</tr>
<tr>
<td>20.670</td>
<td>0.317</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C137[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/I1</td>
</tr>
<tr>
<td>21.076</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>155</td>
<td>R65C137[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/F</td>
</tr>
<tr>
<td>23.786</td>
<td>2.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/I3</td>
</tr>
<tr>
<td>24.240</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/F</td>
</tr>
<tr>
<td>24.528</td>
<td>0.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/I3</td>
</tr>
<tr>
<td>24.982</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/F</td>
</tr>
<tr>
<td>26.709</td>
<td>1.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/I3</td>
</tr>
<tr>
<td>27.168</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/F</td>
</tr>
<tr>
<td>27.738</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/I0</td>
</tr>
<tr>
<td>27.969</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/F</td>
</tr>
<tr>
<td>29.115</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C138[2][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/I2</td>
</tr>
<tr>
<td>29.521</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R62C138[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/F</td>
</tr>
<tr>
<td>33.117</td>
<td>3.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s2/I2</td>
</tr>
<tr>
<td>33.348</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s2/F</td>
</tr>
<tr>
<td>37.343</td>
<td>3.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s1/I0</td>
</tr>
<tr>
<td>37.574</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s1/F</td>
</tr>
<tr>
<td>37.743</td>
<td>0.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C146[1][A]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s0/I0</td>
</tr>
<tr>
<td>38.206</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C146[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s0/F</td>
</tr>
<tr>
<td>39.150</td>
<td>0.944</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R89C148[0][B]</td>
<td>asic/cpu/cpu_0/icache/n550_s0/I0</td>
</tr>
<tr>
<td>39.626</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R89C148[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n550_s0/COUT</td>
</tr>
<tr>
<td>39.626</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R89C148[1][A]</td>
<td>asic/cpu/cpu_0/icache/n551_s0/CIN</td>
</tr>
<tr>
<td>39.666</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R89C148[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n551_s0/COUT</td>
</tr>
<tr>
<td>39.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R89C148[1][B]</td>
<td>asic/cpu/cpu_0/icache/n552_s0/CIN</td>
</tr>
<tr>
<td>39.706</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R89C148[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n552_s0/COUT</td>
</tr>
<tr>
<td>39.706</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R89C148[2][A]</td>
<td>asic/cpu/cpu_0/icache/n553_s0/CIN</td>
</tr>
<tr>
<td>39.746</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R89C148[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n553_s0/COUT</td>
</tr>
<tr>
<td>39.746</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R89C148[2][B]</td>
<td>asic/cpu/cpu_0/icache/n554_s0/CIN</td>
</tr>
<tr>
<td>39.786</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R89C148[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n554_s0/COUT</td>
</tr>
<tr>
<td>39.786</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R89C149[0][A]</td>
<td>asic/cpu/cpu_0/icache/n555_s0/CIN</td>
</tr>
<tr>
<td>39.826</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R89C149[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n555_s0/COUT</td>
</tr>
<tr>
<td>39.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R89C149[0][B]</td>
<td>asic/cpu/cpu_0/icache/n556_s0/CIN</td>
</tr>
<tr>
<td>39.866</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R89C149[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n556_s0/COUT</td>
</tr>
<tr>
<td>39.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R89C149[1][A]</td>
<td>asic/cpu/cpu_0/icache/n557_s0/CIN</td>
</tr>
<tr>
<td>39.906</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R89C149[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n557_s0/COUT</td>
</tr>
<tr>
<td>39.906</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R89C149[1][B]</td>
<td>asic/cpu/cpu_0/icache/n558_s0/CIN</td>
</tr>
<tr>
<td>39.946</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R89C149[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n558_s0/COUT</td>
</tr>
<tr>
<td>39.946</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R89C149[2][A]</td>
<td>asic/cpu/cpu_0/icache/n559_s0/CIN</td>
</tr>
<tr>
<td>39.986</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R89C149[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n559_s0/COUT</td>
</tr>
<tr>
<td>39.986</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R89C149[2][B]</td>
<td>asic/cpu/cpu_0/icache/n560_s0/CIN</td>
</tr>
<tr>
<td>40.026</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R89C149[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n560_s0/COUT</td>
</tr>
<tr>
<td>40.026</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R89C150[0][A]</td>
<td>asic/cpu/cpu_0/icache/n561_s0/CIN</td>
</tr>
<tr>
<td>40.066</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R89C150[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n561_s0/COUT</td>
</tr>
<tr>
<td>40.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R89C150[0][B]</td>
<td>asic/cpu/cpu_0/icache/n562_s0/CIN</td>
</tr>
<tr>
<td>40.106</td>
<td>0.040</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R89C150[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n562_s0/COUT</td>
</tr>
<tr>
<td>40.746</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C142[0][B]</td>
<td>asic/cpu/cpu_0/icache/way0_hit_s0/I0</td>
</tr>
<tr>
<td>40.977</td>
<td>0.231</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R90C142[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/way0_hit_s0/F</td>
</tr>
<tr>
<td>43.286</td>
<td>2.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C114[3][A]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_24_s1/I3</td>
</tr>
<tr>
<td>43.724</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R92C114[3][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_24_s1/F</td>
</tr>
<tr>
<td>43.862</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C113[3][A]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_24_s/I1</td>
</tr>
<tr>
<td>44.117</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R92C113[3][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_24_s/F</td>
</tr>
<tr>
<td>45.323</td>
<td>1.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R94C135[3][A]</td>
<td>asic/cpu/cpu_0/if_stage/asic_39_s/I0</td>
</tr>
<tr>
<td>45.556</td>
<td>0.233</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R94C135[3][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/asic_39_s/F</td>
</tr>
<tr>
<td>53.588</td>
<td>8.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1045_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>26.501</td>
<td>5.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1045_s0/CLK</td>
</tr>
<tr>
<td>26.466</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1045_s0</td>
</tr>
<tr>
<td>26.415</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C39[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1045_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.282, 15.919%; route: 38.156, 83.412%; tC2Q: 0.306, 0.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 9.029%; route: 5.914, 90.971%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.482</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1034_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.844</td>
<td>2.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C131[3][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/CLK</td>
</tr>
<tr>
<td>8.150</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R81C131[3][A]</td>
<td style=" font-weight:bold;">asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
</tr>
<tr>
<td>14.105</td>
<td>5.955</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C132[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/I1</td>
</tr>
<tr>
<td>14.585</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C132[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/COUT</td>
</tr>
<tr>
<td>14.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C133[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/CIN</td>
</tr>
<tr>
<td>14.625</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/COUT</td>
</tr>
<tr>
<td>14.625</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/CIN</td>
</tr>
<tr>
<td>14.665</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/COUT</td>
</tr>
<tr>
<td>14.665</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/CIN</td>
</tr>
<tr>
<td>14.705</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/COUT</td>
</tr>
<tr>
<td>14.705</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/CIN</td>
</tr>
<tr>
<td>14.745</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/COUT</td>
</tr>
<tr>
<td>14.745</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/CIN</td>
</tr>
<tr>
<td>14.785</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/COUT</td>
</tr>
<tr>
<td>14.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C134[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/CIN</td>
</tr>
<tr>
<td>14.865</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C134[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/COUT</td>
</tr>
<tr>
<td>17.227</td>
<td>2.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/I0</td>
</tr>
<tr>
<td>17.681</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C134[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/F</td>
</tr>
<tr>
<td>18.856</td>
<td>1.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/I2</td>
</tr>
<tr>
<td>19.111</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R61C135[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/F</td>
</tr>
<tr>
<td>19.988</td>
<td>0.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C140[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/I2</td>
</tr>
<tr>
<td>20.353</td>
<td>0.365</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R65C140[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/F</td>
</tr>
<tr>
<td>20.670</td>
<td>0.317</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C137[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/I1</td>
</tr>
<tr>
<td>21.076</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>155</td>
<td>R65C137[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/F</td>
</tr>
<tr>
<td>23.786</td>
<td>2.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/I3</td>
</tr>
<tr>
<td>24.240</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/F</td>
</tr>
<tr>
<td>24.528</td>
<td>0.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/I3</td>
</tr>
<tr>
<td>24.982</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/F</td>
</tr>
<tr>
<td>26.709</td>
<td>1.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/I3</td>
</tr>
<tr>
<td>27.168</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/F</td>
</tr>
<tr>
<td>27.738</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/I0</td>
</tr>
<tr>
<td>27.969</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/F</td>
</tr>
<tr>
<td>29.115</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C138[2][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/I2</td>
</tr>
<tr>
<td>29.521</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R62C138[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/F</td>
</tr>
<tr>
<td>33.117</td>
<td>3.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s2/I2</td>
</tr>
<tr>
<td>33.348</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s2/F</td>
</tr>
<tr>
<td>37.343</td>
<td>3.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s1/I0</td>
</tr>
<tr>
<td>37.574</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s1/F</td>
</tr>
<tr>
<td>37.743</td>
<td>0.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C146[1][A]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s0/I0</td>
</tr>
<tr>
<td>38.206</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C146[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s0/F</td>
</tr>
<tr>
<td>38.816</td>
<td>0.610</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][B]</td>
<td>asic/cpu/cpu_0/icache/n572_s0/I0</td>
</tr>
<tr>
<td>39.292</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R86C151[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n572_s0/COUT</td>
</tr>
<tr>
<td>39.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C151[1][A]</td>
<td>asic/cpu/cpu_0/icache/n573_s0/CIN</td>
</tr>
<tr>
<td>39.332</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C151[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n573_s0/COUT</td>
</tr>
<tr>
<td>39.332</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][B]</td>
<td>asic/cpu/cpu_0/icache/n574_s0/CIN</td>
</tr>
<tr>
<td>39.372</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n574_s0/COUT</td>
</tr>
<tr>
<td>39.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][A]</td>
<td>asic/cpu/cpu_0/icache/n575_s0/CIN</td>
</tr>
<tr>
<td>39.412</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n575_s0/COUT</td>
</tr>
<tr>
<td>39.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][B]</td>
<td>asic/cpu/cpu_0/icache/n576_s0/CIN</td>
</tr>
<tr>
<td>39.452</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n576_s0/COUT</td>
</tr>
<tr>
<td>39.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][A]</td>
<td>asic/cpu/cpu_0/icache/n577_s0/CIN</td>
</tr>
<tr>
<td>39.492</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n577_s0/COUT</td>
</tr>
<tr>
<td>39.492</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][B]</td>
<td>asic/cpu/cpu_0/icache/n578_s0/CIN</td>
</tr>
<tr>
<td>39.532</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n578_s0/COUT</td>
</tr>
<tr>
<td>39.532</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][A]</td>
<td>asic/cpu/cpu_0/icache/n579_s0/CIN</td>
</tr>
<tr>
<td>39.572</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n579_s0/COUT</td>
</tr>
<tr>
<td>39.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][B]</td>
<td>asic/cpu/cpu_0/icache/n580_s0/CIN</td>
</tr>
<tr>
<td>39.612</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n580_s0/COUT</td>
</tr>
<tr>
<td>39.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][A]</td>
<td>asic/cpu/cpu_0/icache/n581_s0/CIN</td>
</tr>
<tr>
<td>39.652</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n581_s0/COUT</td>
</tr>
<tr>
<td>39.652</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][B]</td>
<td>asic/cpu/cpu_0/icache/n582_s0/CIN</td>
</tr>
<tr>
<td>39.692</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n582_s0/COUT</td>
</tr>
<tr>
<td>39.692</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][A]</td>
<td>asic/cpu/cpu_0/icache/n583_s0/CIN</td>
</tr>
<tr>
<td>39.732</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n583_s0/COUT</td>
</tr>
<tr>
<td>40.263</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][A]</td>
<td>asic/cpu/cpu_0/icache/way1_hit_s1/I2</td>
</tr>
<tr>
<td>40.669</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R86C149[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/way1_hit_s1/F</td>
</tr>
<tr>
<td>42.677</td>
<td>2.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C115[1][B]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_13_s0/I3</td>
</tr>
<tr>
<td>43.083</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R89C115[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_13_s0/F</td>
</tr>
<tr>
<td>43.685</td>
<td>0.602</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C115[2][A]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_13_s/I0</td>
</tr>
<tr>
<td>43.916</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R92C115[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_13_s/F</td>
</tr>
<tr>
<td>45.045</td>
<td>1.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C137[0][A]</td>
<td>asic/cpu/cpu_0/if_stage/asic_50_s/I0</td>
</tr>
<tr>
<td>45.508</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R94C137[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/asic_50_s/F</td>
</tr>
<tr>
<td>53.562</td>
<td>8.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1034_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>26.568</td>
<td>5.981</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1034_s0/CLK</td>
</tr>
<tr>
<td>26.533</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1034_s0</td>
</tr>
<tr>
<td>26.482</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C40[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1034_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.591, 16.604%; route: 37.821, 82.727%; tC2Q: 0.306, 0.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 8.937%; route: 5.981, 91.063%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.579</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.501</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1023_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.844</td>
<td>2.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C131[3][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/CLK</td>
</tr>
<tr>
<td>8.150</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R81C131[3][A]</td>
<td style=" font-weight:bold;">asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
</tr>
<tr>
<td>14.105</td>
<td>5.955</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C132[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/I1</td>
</tr>
<tr>
<td>14.585</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C132[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/COUT</td>
</tr>
<tr>
<td>14.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C133[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/CIN</td>
</tr>
<tr>
<td>14.625</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/COUT</td>
</tr>
<tr>
<td>14.625</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/CIN</td>
</tr>
<tr>
<td>14.665</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/COUT</td>
</tr>
<tr>
<td>14.665</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/CIN</td>
</tr>
<tr>
<td>14.705</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/COUT</td>
</tr>
<tr>
<td>14.705</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/CIN</td>
</tr>
<tr>
<td>14.745</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/COUT</td>
</tr>
<tr>
<td>14.745</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/CIN</td>
</tr>
<tr>
<td>14.785</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/COUT</td>
</tr>
<tr>
<td>14.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C134[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/CIN</td>
</tr>
<tr>
<td>14.865</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C134[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/COUT</td>
</tr>
<tr>
<td>17.227</td>
<td>2.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/I0</td>
</tr>
<tr>
<td>17.681</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C134[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/F</td>
</tr>
<tr>
<td>18.856</td>
<td>1.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/I2</td>
</tr>
<tr>
<td>19.111</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R61C135[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/F</td>
</tr>
<tr>
<td>19.988</td>
<td>0.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C140[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/I2</td>
</tr>
<tr>
<td>20.353</td>
<td>0.365</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R65C140[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/F</td>
</tr>
<tr>
<td>20.670</td>
<td>0.317</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C137[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/I1</td>
</tr>
<tr>
<td>21.076</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>155</td>
<td>R65C137[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/F</td>
</tr>
<tr>
<td>23.786</td>
<td>2.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/I3</td>
</tr>
<tr>
<td>24.240</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/F</td>
</tr>
<tr>
<td>24.528</td>
<td>0.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/I3</td>
</tr>
<tr>
<td>24.982</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/F</td>
</tr>
<tr>
<td>26.709</td>
<td>1.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/I3</td>
</tr>
<tr>
<td>27.168</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/F</td>
</tr>
<tr>
<td>27.738</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/I0</td>
</tr>
<tr>
<td>27.969</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/F</td>
</tr>
<tr>
<td>29.115</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C138[2][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/I2</td>
</tr>
<tr>
<td>29.521</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R62C138[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/F</td>
</tr>
<tr>
<td>33.117</td>
<td>3.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s2/I2</td>
</tr>
<tr>
<td>33.348</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s2/F</td>
</tr>
<tr>
<td>37.343</td>
<td>3.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s1/I0</td>
</tr>
<tr>
<td>37.574</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s1/F</td>
</tr>
<tr>
<td>37.743</td>
<td>0.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C146[1][A]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s0/I0</td>
</tr>
<tr>
<td>38.206</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C146[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s0/F</td>
</tr>
<tr>
<td>38.816</td>
<td>0.610</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][B]</td>
<td>asic/cpu/cpu_0/icache/n572_s0/I0</td>
</tr>
<tr>
<td>39.292</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R86C151[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n572_s0/COUT</td>
</tr>
<tr>
<td>39.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C151[1][A]</td>
<td>asic/cpu/cpu_0/icache/n573_s0/CIN</td>
</tr>
<tr>
<td>39.332</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C151[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n573_s0/COUT</td>
</tr>
<tr>
<td>39.332</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][B]</td>
<td>asic/cpu/cpu_0/icache/n574_s0/CIN</td>
</tr>
<tr>
<td>39.372</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n574_s0/COUT</td>
</tr>
<tr>
<td>39.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][A]</td>
<td>asic/cpu/cpu_0/icache/n575_s0/CIN</td>
</tr>
<tr>
<td>39.412</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n575_s0/COUT</td>
</tr>
<tr>
<td>39.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][B]</td>
<td>asic/cpu/cpu_0/icache/n576_s0/CIN</td>
</tr>
<tr>
<td>39.452</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n576_s0/COUT</td>
</tr>
<tr>
<td>39.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][A]</td>
<td>asic/cpu/cpu_0/icache/n577_s0/CIN</td>
</tr>
<tr>
<td>39.492</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n577_s0/COUT</td>
</tr>
<tr>
<td>39.492</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][B]</td>
<td>asic/cpu/cpu_0/icache/n578_s0/CIN</td>
</tr>
<tr>
<td>39.532</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n578_s0/COUT</td>
</tr>
<tr>
<td>39.532</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][A]</td>
<td>asic/cpu/cpu_0/icache/n579_s0/CIN</td>
</tr>
<tr>
<td>39.572</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n579_s0/COUT</td>
</tr>
<tr>
<td>39.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][B]</td>
<td>asic/cpu/cpu_0/icache/n580_s0/CIN</td>
</tr>
<tr>
<td>39.612</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n580_s0/COUT</td>
</tr>
<tr>
<td>39.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][A]</td>
<td>asic/cpu/cpu_0/icache/n581_s0/CIN</td>
</tr>
<tr>
<td>39.652</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n581_s0/COUT</td>
</tr>
<tr>
<td>39.652</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][B]</td>
<td>asic/cpu/cpu_0/icache/n582_s0/CIN</td>
</tr>
<tr>
<td>39.692</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n582_s0/COUT</td>
</tr>
<tr>
<td>39.692</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][A]</td>
<td>asic/cpu/cpu_0/icache/n583_s0/CIN</td>
</tr>
<tr>
<td>39.732</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n583_s0/COUT</td>
</tr>
<tr>
<td>40.263</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][A]</td>
<td>asic/cpu/cpu_0/icache/way1_hit_s1/I2</td>
</tr>
<tr>
<td>40.669</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R86C149[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/way1_hit_s1/F</td>
</tr>
<tr>
<td>42.850</td>
<td>2.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C113[0][B]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_2_s0/I3</td>
</tr>
<tr>
<td>43.256</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R89C113[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_2_s0/F</td>
</tr>
<tr>
<td>43.685</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C117[2][A]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_2_s/I0</td>
</tr>
<tr>
<td>44.091</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R90C117[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_2_s/F</td>
</tr>
<tr>
<td>45.224</td>
<td>1.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C133[1][B]</td>
<td>asic/cpu/cpu_0/if_stage/asic_61_s/I0</td>
</tr>
<tr>
<td>45.455</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R94C133[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/asic_61_s/F</td>
</tr>
<tr>
<td>53.579</td>
<td>8.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C47[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1023_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>26.587</td>
<td>6.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C47[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1023_s0/CLK</td>
</tr>
<tr>
<td>26.552</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1023_s0</td>
</tr>
<tr>
<td>26.501</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C47[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1023_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.257</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.534, 16.473%; route: 37.895, 82.858%; tC2Q: 0.306, 0.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 8.911%; route: 6.000, 91.089%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.069</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.474</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1041_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.844</td>
<td>2.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C131[3][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/CLK</td>
</tr>
<tr>
<td>8.150</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R81C131[3][A]</td>
<td style=" font-weight:bold;">asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
</tr>
<tr>
<td>14.105</td>
<td>5.955</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C132[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/I1</td>
</tr>
<tr>
<td>14.585</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C132[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/COUT</td>
</tr>
<tr>
<td>14.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C133[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/CIN</td>
</tr>
<tr>
<td>14.625</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/COUT</td>
</tr>
<tr>
<td>14.625</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/CIN</td>
</tr>
<tr>
<td>14.665</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/COUT</td>
</tr>
<tr>
<td>14.665</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/CIN</td>
</tr>
<tr>
<td>14.705</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/COUT</td>
</tr>
<tr>
<td>14.705</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/CIN</td>
</tr>
<tr>
<td>14.745</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/COUT</td>
</tr>
<tr>
<td>14.745</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/CIN</td>
</tr>
<tr>
<td>14.785</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/COUT</td>
</tr>
<tr>
<td>14.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C134[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/CIN</td>
</tr>
<tr>
<td>14.865</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C134[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/COUT</td>
</tr>
<tr>
<td>17.227</td>
<td>2.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/I0</td>
</tr>
<tr>
<td>17.681</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C134[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/F</td>
</tr>
<tr>
<td>18.856</td>
<td>1.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/I2</td>
</tr>
<tr>
<td>19.111</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R61C135[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/F</td>
</tr>
<tr>
<td>19.988</td>
<td>0.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C140[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/I2</td>
</tr>
<tr>
<td>20.353</td>
<td>0.365</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R65C140[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/F</td>
</tr>
<tr>
<td>20.670</td>
<td>0.317</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C137[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/I1</td>
</tr>
<tr>
<td>21.076</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>155</td>
<td>R65C137[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/F</td>
</tr>
<tr>
<td>23.786</td>
<td>2.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/I3</td>
</tr>
<tr>
<td>24.240</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/F</td>
</tr>
<tr>
<td>24.528</td>
<td>0.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/I3</td>
</tr>
<tr>
<td>24.982</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/F</td>
</tr>
<tr>
<td>26.709</td>
<td>1.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/I3</td>
</tr>
<tr>
<td>27.168</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/F</td>
</tr>
<tr>
<td>27.738</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/I0</td>
</tr>
<tr>
<td>27.969</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/F</td>
</tr>
<tr>
<td>29.115</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C138[2][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/I2</td>
</tr>
<tr>
<td>29.521</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R62C138[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/F</td>
</tr>
<tr>
<td>33.117</td>
<td>3.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s2/I2</td>
</tr>
<tr>
<td>33.348</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s2/F</td>
</tr>
<tr>
<td>37.343</td>
<td>3.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s1/I0</td>
</tr>
<tr>
<td>37.574</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s1/F</td>
</tr>
<tr>
<td>37.743</td>
<td>0.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C146[1][A]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s0/I0</td>
</tr>
<tr>
<td>38.206</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C146[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s0/F</td>
</tr>
<tr>
<td>38.816</td>
<td>0.610</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][B]</td>
<td>asic/cpu/cpu_0/icache/n572_s0/I0</td>
</tr>
<tr>
<td>39.292</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R86C151[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n572_s0/COUT</td>
</tr>
<tr>
<td>39.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C151[1][A]</td>
<td>asic/cpu/cpu_0/icache/n573_s0/CIN</td>
</tr>
<tr>
<td>39.332</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C151[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n573_s0/COUT</td>
</tr>
<tr>
<td>39.332</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][B]</td>
<td>asic/cpu/cpu_0/icache/n574_s0/CIN</td>
</tr>
<tr>
<td>39.372</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n574_s0/COUT</td>
</tr>
<tr>
<td>39.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][A]</td>
<td>asic/cpu/cpu_0/icache/n575_s0/CIN</td>
</tr>
<tr>
<td>39.412</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n575_s0/COUT</td>
</tr>
<tr>
<td>39.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][B]</td>
<td>asic/cpu/cpu_0/icache/n576_s0/CIN</td>
</tr>
<tr>
<td>39.452</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n576_s0/COUT</td>
</tr>
<tr>
<td>39.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][A]</td>
<td>asic/cpu/cpu_0/icache/n577_s0/CIN</td>
</tr>
<tr>
<td>39.492</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n577_s0/COUT</td>
</tr>
<tr>
<td>39.492</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][B]</td>
<td>asic/cpu/cpu_0/icache/n578_s0/CIN</td>
</tr>
<tr>
<td>39.532</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n578_s0/COUT</td>
</tr>
<tr>
<td>39.532</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][A]</td>
<td>asic/cpu/cpu_0/icache/n579_s0/CIN</td>
</tr>
<tr>
<td>39.572</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n579_s0/COUT</td>
</tr>
<tr>
<td>39.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][B]</td>
<td>asic/cpu/cpu_0/icache/n580_s0/CIN</td>
</tr>
<tr>
<td>39.612</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n580_s0/COUT</td>
</tr>
<tr>
<td>39.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][A]</td>
<td>asic/cpu/cpu_0/icache/n581_s0/CIN</td>
</tr>
<tr>
<td>39.652</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n581_s0/COUT</td>
</tr>
<tr>
<td>39.652</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][B]</td>
<td>asic/cpu/cpu_0/icache/n582_s0/CIN</td>
</tr>
<tr>
<td>39.692</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n582_s0/COUT</td>
</tr>
<tr>
<td>39.692</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][A]</td>
<td>asic/cpu/cpu_0/icache/n583_s0/CIN</td>
</tr>
<tr>
<td>39.732</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n583_s0/COUT</td>
</tr>
<tr>
<td>40.263</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][A]</td>
<td>asic/cpu/cpu_0/icache/way1_hit_s1/I2</td>
</tr>
<tr>
<td>40.669</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R86C149[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/way1_hit_s1/F</td>
</tr>
<tr>
<td>42.969</td>
<td>2.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C112[0][B]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_20_s0/I3</td>
</tr>
<tr>
<td>43.432</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R89C112[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_20_s0/F</td>
</tr>
<tr>
<td>43.768</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C115[3][A]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_20_s/I0</td>
</tr>
<tr>
<td>44.133</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R89C115[3][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_20_s/F</td>
</tr>
<tr>
<td>45.383</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C132[2][A]</td>
<td>asic/cpu/cpu_0/if_stage/asic_43_s/I0</td>
</tr>
<tr>
<td>45.614</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R94C132[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/asic_43_s/F</td>
</tr>
<tr>
<td>53.544</td>
<td>7.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1041_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>26.560</td>
<td>5.973</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1041_s0/CLK</td>
</tr>
<tr>
<td>26.525</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1041_s0</td>
</tr>
<tr>
<td>26.474</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C41[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1041_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.283</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.550, 16.521%; route: 37.844, 82.810%; tC2Q: 0.306, 0.670%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 8.947%; route: 5.973, 91.053%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.474</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1042_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.844</td>
<td>2.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C131[3][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/CLK</td>
</tr>
<tr>
<td>8.150</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R81C131[3][A]</td>
<td style=" font-weight:bold;">asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
</tr>
<tr>
<td>14.105</td>
<td>5.955</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C132[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/I1</td>
</tr>
<tr>
<td>14.585</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C132[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/COUT</td>
</tr>
<tr>
<td>14.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C133[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/CIN</td>
</tr>
<tr>
<td>14.625</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/COUT</td>
</tr>
<tr>
<td>14.625</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/CIN</td>
</tr>
<tr>
<td>14.665</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/COUT</td>
</tr>
<tr>
<td>14.665</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/CIN</td>
</tr>
<tr>
<td>14.705</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/COUT</td>
</tr>
<tr>
<td>14.705</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/CIN</td>
</tr>
<tr>
<td>14.745</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/COUT</td>
</tr>
<tr>
<td>14.745</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/CIN</td>
</tr>
<tr>
<td>14.785</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/COUT</td>
</tr>
<tr>
<td>14.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C134[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/CIN</td>
</tr>
<tr>
<td>14.865</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C134[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/COUT</td>
</tr>
<tr>
<td>17.227</td>
<td>2.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/I0</td>
</tr>
<tr>
<td>17.681</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C134[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/F</td>
</tr>
<tr>
<td>18.856</td>
<td>1.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/I2</td>
</tr>
<tr>
<td>19.111</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R61C135[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/F</td>
</tr>
<tr>
<td>19.988</td>
<td>0.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C140[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/I2</td>
</tr>
<tr>
<td>20.353</td>
<td>0.365</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R65C140[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/F</td>
</tr>
<tr>
<td>20.670</td>
<td>0.317</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C137[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/I1</td>
</tr>
<tr>
<td>21.076</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>155</td>
<td>R65C137[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/F</td>
</tr>
<tr>
<td>23.786</td>
<td>2.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/I3</td>
</tr>
<tr>
<td>24.240</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/F</td>
</tr>
<tr>
<td>24.528</td>
<td>0.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/I3</td>
</tr>
<tr>
<td>24.982</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/F</td>
</tr>
<tr>
<td>26.709</td>
<td>1.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/I3</td>
</tr>
<tr>
<td>27.168</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/F</td>
</tr>
<tr>
<td>27.738</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/I0</td>
</tr>
<tr>
<td>27.969</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/F</td>
</tr>
<tr>
<td>29.115</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C138[2][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/I2</td>
</tr>
<tr>
<td>29.521</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R62C138[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/F</td>
</tr>
<tr>
<td>33.117</td>
<td>3.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s2/I2</td>
</tr>
<tr>
<td>33.348</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s2/F</td>
</tr>
<tr>
<td>37.343</td>
<td>3.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s1/I0</td>
</tr>
<tr>
<td>37.574</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s1/F</td>
</tr>
<tr>
<td>37.743</td>
<td>0.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C146[1][A]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s0/I0</td>
</tr>
<tr>
<td>38.206</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C146[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s0/F</td>
</tr>
<tr>
<td>38.816</td>
<td>0.610</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][B]</td>
<td>asic/cpu/cpu_0/icache/n572_s0/I0</td>
</tr>
<tr>
<td>39.292</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R86C151[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n572_s0/COUT</td>
</tr>
<tr>
<td>39.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C151[1][A]</td>
<td>asic/cpu/cpu_0/icache/n573_s0/CIN</td>
</tr>
<tr>
<td>39.332</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C151[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n573_s0/COUT</td>
</tr>
<tr>
<td>39.332</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][B]</td>
<td>asic/cpu/cpu_0/icache/n574_s0/CIN</td>
</tr>
<tr>
<td>39.372</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n574_s0/COUT</td>
</tr>
<tr>
<td>39.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][A]</td>
<td>asic/cpu/cpu_0/icache/n575_s0/CIN</td>
</tr>
<tr>
<td>39.412</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n575_s0/COUT</td>
</tr>
<tr>
<td>39.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][B]</td>
<td>asic/cpu/cpu_0/icache/n576_s0/CIN</td>
</tr>
<tr>
<td>39.452</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n576_s0/COUT</td>
</tr>
<tr>
<td>39.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][A]</td>
<td>asic/cpu/cpu_0/icache/n577_s0/CIN</td>
</tr>
<tr>
<td>39.492</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n577_s0/COUT</td>
</tr>
<tr>
<td>39.492</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][B]</td>
<td>asic/cpu/cpu_0/icache/n578_s0/CIN</td>
</tr>
<tr>
<td>39.532</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n578_s0/COUT</td>
</tr>
<tr>
<td>39.532</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][A]</td>
<td>asic/cpu/cpu_0/icache/n579_s0/CIN</td>
</tr>
<tr>
<td>39.572</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n579_s0/COUT</td>
</tr>
<tr>
<td>39.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][B]</td>
<td>asic/cpu/cpu_0/icache/n580_s0/CIN</td>
</tr>
<tr>
<td>39.612</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n580_s0/COUT</td>
</tr>
<tr>
<td>39.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][A]</td>
<td>asic/cpu/cpu_0/icache/n581_s0/CIN</td>
</tr>
<tr>
<td>39.652</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n581_s0/COUT</td>
</tr>
<tr>
<td>39.652</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][B]</td>
<td>asic/cpu/cpu_0/icache/n582_s0/CIN</td>
</tr>
<tr>
<td>39.692</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n582_s0/COUT</td>
</tr>
<tr>
<td>39.692</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][A]</td>
<td>asic/cpu/cpu_0/icache/n583_s0/CIN</td>
</tr>
<tr>
<td>39.732</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n583_s0/COUT</td>
</tr>
<tr>
<td>40.263</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][A]</td>
<td>asic/cpu/cpu_0/icache/way1_hit_s1/I2</td>
</tr>
<tr>
<td>40.669</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R86C149[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/way1_hit_s1/F</td>
</tr>
<tr>
<td>43.131</td>
<td>2.462</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R93C113[3][B]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_21_s0/I3</td>
</tr>
<tr>
<td>43.590</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R93C113[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_21_s0/F</td>
</tr>
<tr>
<td>44.019</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C117[0][A]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_21_s/I0</td>
</tr>
<tr>
<td>44.482</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R94C117[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_21_s/F</td>
</tr>
<tr>
<td>45.184</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C131[0][A]</td>
<td>asic/cpu/cpu_0/if_stage/asic_42_s/I0</td>
</tr>
<tr>
<td>45.638</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R94C131[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/asic_42_s/F</td>
</tr>
<tr>
<td>53.540</td>
<td>7.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1042_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>26.560</td>
<td>5.973</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1042_s0/CLK</td>
</tr>
<tr>
<td>26.525</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1042_s0</td>
</tr>
<tr>
<td>26.474</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C41[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1042_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.283</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.867, 17.216%; route: 37.523, 82.114%; tC2Q: 0.306, 0.670%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 8.947%; route: 5.973, 91.053%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.482</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1040_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.844</td>
<td>2.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C131[3][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/CLK</td>
</tr>
<tr>
<td>8.150</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R81C131[3][A]</td>
<td style=" font-weight:bold;">asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
</tr>
<tr>
<td>14.105</td>
<td>5.955</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C132[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/I1</td>
</tr>
<tr>
<td>14.585</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C132[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/COUT</td>
</tr>
<tr>
<td>14.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C133[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/CIN</td>
</tr>
<tr>
<td>14.625</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/COUT</td>
</tr>
<tr>
<td>14.625</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/CIN</td>
</tr>
<tr>
<td>14.665</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/COUT</td>
</tr>
<tr>
<td>14.665</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/CIN</td>
</tr>
<tr>
<td>14.705</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/COUT</td>
</tr>
<tr>
<td>14.705</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/CIN</td>
</tr>
<tr>
<td>14.745</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/COUT</td>
</tr>
<tr>
<td>14.745</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/CIN</td>
</tr>
<tr>
<td>14.785</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/COUT</td>
</tr>
<tr>
<td>14.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C134[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/CIN</td>
</tr>
<tr>
<td>14.865</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C134[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/COUT</td>
</tr>
<tr>
<td>17.227</td>
<td>2.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/I0</td>
</tr>
<tr>
<td>17.681</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C134[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/F</td>
</tr>
<tr>
<td>18.856</td>
<td>1.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/I2</td>
</tr>
<tr>
<td>19.111</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R61C135[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/F</td>
</tr>
<tr>
<td>19.988</td>
<td>0.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C140[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/I2</td>
</tr>
<tr>
<td>20.353</td>
<td>0.365</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R65C140[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/F</td>
</tr>
<tr>
<td>20.670</td>
<td>0.317</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C137[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/I1</td>
</tr>
<tr>
<td>21.076</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>155</td>
<td>R65C137[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/F</td>
</tr>
<tr>
<td>23.786</td>
<td>2.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/I3</td>
</tr>
<tr>
<td>24.240</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/F</td>
</tr>
<tr>
<td>24.528</td>
<td>0.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/I3</td>
</tr>
<tr>
<td>24.982</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/F</td>
</tr>
<tr>
<td>26.709</td>
<td>1.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/I3</td>
</tr>
<tr>
<td>27.168</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/F</td>
</tr>
<tr>
<td>27.738</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/I0</td>
</tr>
<tr>
<td>27.969</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/F</td>
</tr>
<tr>
<td>29.115</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C138[2][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/I2</td>
</tr>
<tr>
<td>29.521</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R62C138[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/F</td>
</tr>
<tr>
<td>33.117</td>
<td>3.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s2/I2</td>
</tr>
<tr>
<td>33.348</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s2/F</td>
</tr>
<tr>
<td>37.343</td>
<td>3.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s1/I0</td>
</tr>
<tr>
<td>37.574</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s1/F</td>
</tr>
<tr>
<td>37.743</td>
<td>0.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C146[1][A]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s0/I0</td>
</tr>
<tr>
<td>38.206</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C146[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s0/F</td>
</tr>
<tr>
<td>38.816</td>
<td>0.610</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][B]</td>
<td>asic/cpu/cpu_0/icache/n572_s0/I0</td>
</tr>
<tr>
<td>39.292</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R86C151[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n572_s0/COUT</td>
</tr>
<tr>
<td>39.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C151[1][A]</td>
<td>asic/cpu/cpu_0/icache/n573_s0/CIN</td>
</tr>
<tr>
<td>39.332</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C151[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n573_s0/COUT</td>
</tr>
<tr>
<td>39.332</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][B]</td>
<td>asic/cpu/cpu_0/icache/n574_s0/CIN</td>
</tr>
<tr>
<td>39.372</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n574_s0/COUT</td>
</tr>
<tr>
<td>39.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][A]</td>
<td>asic/cpu/cpu_0/icache/n575_s0/CIN</td>
</tr>
<tr>
<td>39.412</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n575_s0/COUT</td>
</tr>
<tr>
<td>39.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][B]</td>
<td>asic/cpu/cpu_0/icache/n576_s0/CIN</td>
</tr>
<tr>
<td>39.452</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n576_s0/COUT</td>
</tr>
<tr>
<td>39.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][A]</td>
<td>asic/cpu/cpu_0/icache/n577_s0/CIN</td>
</tr>
<tr>
<td>39.492</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n577_s0/COUT</td>
</tr>
<tr>
<td>39.492</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][B]</td>
<td>asic/cpu/cpu_0/icache/n578_s0/CIN</td>
</tr>
<tr>
<td>39.532</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n578_s0/COUT</td>
</tr>
<tr>
<td>39.532</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][A]</td>
<td>asic/cpu/cpu_0/icache/n579_s0/CIN</td>
</tr>
<tr>
<td>39.572</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n579_s0/COUT</td>
</tr>
<tr>
<td>39.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][B]</td>
<td>asic/cpu/cpu_0/icache/n580_s0/CIN</td>
</tr>
<tr>
<td>39.612</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n580_s0/COUT</td>
</tr>
<tr>
<td>39.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][A]</td>
<td>asic/cpu/cpu_0/icache/n581_s0/CIN</td>
</tr>
<tr>
<td>39.652</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n581_s0/COUT</td>
</tr>
<tr>
<td>39.652</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][B]</td>
<td>asic/cpu/cpu_0/icache/n582_s0/CIN</td>
</tr>
<tr>
<td>39.692</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n582_s0/COUT</td>
</tr>
<tr>
<td>39.692</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][A]</td>
<td>asic/cpu/cpu_0/icache/n583_s0/CIN</td>
</tr>
<tr>
<td>39.732</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n583_s0/COUT</td>
</tr>
<tr>
<td>40.263</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][A]</td>
<td>asic/cpu/cpu_0/icache/way1_hit_s1/I2</td>
</tr>
<tr>
<td>40.669</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R86C149[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/way1_hit_s1/F</td>
</tr>
<tr>
<td>42.956</td>
<td>2.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C114[0][B]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_19_s0/I3</td>
</tr>
<tr>
<td>43.419</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R92C114[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_19_s0/F</td>
</tr>
<tr>
<td>43.540</td>
<td>0.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C114[2][B]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_19_s/I0</td>
</tr>
<tr>
<td>44.003</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R92C114[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_19_s/F</td>
</tr>
<tr>
<td>45.239</td>
<td>1.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R93C137[3][B]</td>
<td>asic/cpu/cpu_0/if_stage/asic_44_s/I0</td>
</tr>
<tr>
<td>45.698</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R93C137[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/asic_44_s/F</td>
</tr>
<tr>
<td>53.543</td>
<td>7.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C52[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1040_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>26.568</td>
<td>5.981</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C52[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1040_s0/CLK</td>
</tr>
<tr>
<td>26.533</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1040_s0</td>
</tr>
<tr>
<td>26.482</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C52[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1040_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.876, 17.235%; route: 37.517, 82.096%; tC2Q: 0.306, 0.670%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 8.937%; route: 5.981, 91.063%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1046_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.844</td>
<td>2.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C131[3][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/CLK</td>
</tr>
<tr>
<td>8.150</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R81C131[3][A]</td>
<td style=" font-weight:bold;">asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
</tr>
<tr>
<td>14.105</td>
<td>5.955</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C132[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/I1</td>
</tr>
<tr>
<td>14.585</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C132[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/COUT</td>
</tr>
<tr>
<td>14.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C133[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/CIN</td>
</tr>
<tr>
<td>14.625</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/COUT</td>
</tr>
<tr>
<td>14.625</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/CIN</td>
</tr>
<tr>
<td>14.665</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/COUT</td>
</tr>
<tr>
<td>14.665</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/CIN</td>
</tr>
<tr>
<td>14.705</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/COUT</td>
</tr>
<tr>
<td>14.705</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/CIN</td>
</tr>
<tr>
<td>14.745</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/COUT</td>
</tr>
<tr>
<td>14.745</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/CIN</td>
</tr>
<tr>
<td>14.785</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/COUT</td>
</tr>
<tr>
<td>14.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C134[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/CIN</td>
</tr>
<tr>
<td>14.865</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C134[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/COUT</td>
</tr>
<tr>
<td>17.227</td>
<td>2.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/I0</td>
</tr>
<tr>
<td>17.681</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C134[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/F</td>
</tr>
<tr>
<td>18.856</td>
<td>1.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/I2</td>
</tr>
<tr>
<td>19.111</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R61C135[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/F</td>
</tr>
<tr>
<td>19.988</td>
<td>0.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C140[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/I2</td>
</tr>
<tr>
<td>20.353</td>
<td>0.365</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R65C140[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/F</td>
</tr>
<tr>
<td>20.670</td>
<td>0.317</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C137[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/I1</td>
</tr>
<tr>
<td>21.076</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>155</td>
<td>R65C137[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/F</td>
</tr>
<tr>
<td>23.786</td>
<td>2.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/I3</td>
</tr>
<tr>
<td>24.240</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/F</td>
</tr>
<tr>
<td>24.528</td>
<td>0.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/I3</td>
</tr>
<tr>
<td>24.982</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/F</td>
</tr>
<tr>
<td>26.709</td>
<td>1.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/I3</td>
</tr>
<tr>
<td>27.168</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/F</td>
</tr>
<tr>
<td>27.738</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/I0</td>
</tr>
<tr>
<td>27.969</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/F</td>
</tr>
<tr>
<td>29.115</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C138[2][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/I2</td>
</tr>
<tr>
<td>29.521</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R62C138[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/F</td>
</tr>
<tr>
<td>33.117</td>
<td>3.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s2/I2</td>
</tr>
<tr>
<td>33.348</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s2/F</td>
</tr>
<tr>
<td>37.343</td>
<td>3.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s1/I0</td>
</tr>
<tr>
<td>37.574</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s1/F</td>
</tr>
<tr>
<td>37.743</td>
<td>0.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C146[1][A]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s0/I0</td>
</tr>
<tr>
<td>38.206</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C146[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s0/F</td>
</tr>
<tr>
<td>38.816</td>
<td>0.610</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][B]</td>
<td>asic/cpu/cpu_0/icache/n572_s0/I0</td>
</tr>
<tr>
<td>39.292</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R86C151[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n572_s0/COUT</td>
</tr>
<tr>
<td>39.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C151[1][A]</td>
<td>asic/cpu/cpu_0/icache/n573_s0/CIN</td>
</tr>
<tr>
<td>39.332</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C151[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n573_s0/COUT</td>
</tr>
<tr>
<td>39.332</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][B]</td>
<td>asic/cpu/cpu_0/icache/n574_s0/CIN</td>
</tr>
<tr>
<td>39.372</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n574_s0/COUT</td>
</tr>
<tr>
<td>39.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][A]</td>
<td>asic/cpu/cpu_0/icache/n575_s0/CIN</td>
</tr>
<tr>
<td>39.412</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n575_s0/COUT</td>
</tr>
<tr>
<td>39.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][B]</td>
<td>asic/cpu/cpu_0/icache/n576_s0/CIN</td>
</tr>
<tr>
<td>39.452</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n576_s0/COUT</td>
</tr>
<tr>
<td>39.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][A]</td>
<td>asic/cpu/cpu_0/icache/n577_s0/CIN</td>
</tr>
<tr>
<td>39.492</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n577_s0/COUT</td>
</tr>
<tr>
<td>39.492</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][B]</td>
<td>asic/cpu/cpu_0/icache/n578_s0/CIN</td>
</tr>
<tr>
<td>39.532</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n578_s0/COUT</td>
</tr>
<tr>
<td>39.532</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][A]</td>
<td>asic/cpu/cpu_0/icache/n579_s0/CIN</td>
</tr>
<tr>
<td>39.572</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n579_s0/COUT</td>
</tr>
<tr>
<td>39.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][B]</td>
<td>asic/cpu/cpu_0/icache/n580_s0/CIN</td>
</tr>
<tr>
<td>39.612</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n580_s0/COUT</td>
</tr>
<tr>
<td>39.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][A]</td>
<td>asic/cpu/cpu_0/icache/n581_s0/CIN</td>
</tr>
<tr>
<td>39.652</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n581_s0/COUT</td>
</tr>
<tr>
<td>39.652</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][B]</td>
<td>asic/cpu/cpu_0/icache/n582_s0/CIN</td>
</tr>
<tr>
<td>39.692</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n582_s0/COUT</td>
</tr>
<tr>
<td>39.692</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][A]</td>
<td>asic/cpu/cpu_0/icache/n583_s0/CIN</td>
</tr>
<tr>
<td>39.732</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n583_s0/COUT</td>
</tr>
<tr>
<td>40.263</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][A]</td>
<td>asic/cpu/cpu_0/icache/way1_hit_s1/I2</td>
</tr>
<tr>
<td>40.669</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R86C149[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/way1_hit_s1/F</td>
</tr>
<tr>
<td>43.131</td>
<td>2.462</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R93C113[0][B]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_25_s0/I3</td>
</tr>
<tr>
<td>43.594</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R93C113[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_25_s0/F</td>
</tr>
<tr>
<td>44.117</td>
<td>0.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R93C118[0][A]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_25_s/I0</td>
</tr>
<tr>
<td>44.580</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R93C118[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_25_s/F</td>
</tr>
<tr>
<td>45.251</td>
<td>0.671</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R93C133[2][A]</td>
<td>asic/cpu/cpu_0/if_stage/asic_38_s/I0</td>
</tr>
<tr>
<td>45.714</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R93C133[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/asic_38_s/F</td>
</tr>
<tr>
<td>53.476</td>
<td>7.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1046_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>26.501</td>
<td>5.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1046_s0/CLK</td>
</tr>
<tr>
<td>26.466</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1046_s0</td>
</tr>
<tr>
<td>26.415</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C39[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1046_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.880, 17.269%; route: 37.446, 82.061%; tC2Q: 0.306, 0.671%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 9.029%; route: 5.914, 90.971%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.493</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1052_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.844</td>
<td>2.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C131[3][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/CLK</td>
</tr>
<tr>
<td>8.150</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R81C131[3][A]</td>
<td style=" font-weight:bold;">asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
</tr>
<tr>
<td>14.105</td>
<td>5.955</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C132[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/I1</td>
</tr>
<tr>
<td>14.585</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C132[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/COUT</td>
</tr>
<tr>
<td>14.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C133[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/CIN</td>
</tr>
<tr>
<td>14.625</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/COUT</td>
</tr>
<tr>
<td>14.625</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/CIN</td>
</tr>
<tr>
<td>14.665</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/COUT</td>
</tr>
<tr>
<td>14.665</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/CIN</td>
</tr>
<tr>
<td>14.705</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/COUT</td>
</tr>
<tr>
<td>14.705</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/CIN</td>
</tr>
<tr>
<td>14.745</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/COUT</td>
</tr>
<tr>
<td>14.745</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/CIN</td>
</tr>
<tr>
<td>14.785</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/COUT</td>
</tr>
<tr>
<td>14.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C134[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/CIN</td>
</tr>
<tr>
<td>14.865</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C134[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/COUT</td>
</tr>
<tr>
<td>17.227</td>
<td>2.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/I0</td>
</tr>
<tr>
<td>17.681</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C134[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/F</td>
</tr>
<tr>
<td>18.856</td>
<td>1.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/I2</td>
</tr>
<tr>
<td>19.111</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R61C135[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/F</td>
</tr>
<tr>
<td>19.988</td>
<td>0.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C140[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/I2</td>
</tr>
<tr>
<td>20.353</td>
<td>0.365</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R65C140[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/F</td>
</tr>
<tr>
<td>20.670</td>
<td>0.317</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C137[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/I1</td>
</tr>
<tr>
<td>21.076</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>155</td>
<td>R65C137[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/F</td>
</tr>
<tr>
<td>23.786</td>
<td>2.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/I3</td>
</tr>
<tr>
<td>24.240</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/F</td>
</tr>
<tr>
<td>24.528</td>
<td>0.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/I3</td>
</tr>
<tr>
<td>24.982</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/F</td>
</tr>
<tr>
<td>26.709</td>
<td>1.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/I3</td>
</tr>
<tr>
<td>27.168</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/F</td>
</tr>
<tr>
<td>27.738</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/I0</td>
</tr>
<tr>
<td>27.969</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/F</td>
</tr>
<tr>
<td>29.115</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C138[2][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/I2</td>
</tr>
<tr>
<td>29.521</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R62C138[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/F</td>
</tr>
<tr>
<td>33.117</td>
<td>3.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s2/I2</td>
</tr>
<tr>
<td>33.348</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s2/F</td>
</tr>
<tr>
<td>37.343</td>
<td>3.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s1/I0</td>
</tr>
<tr>
<td>37.574</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s1/F</td>
</tr>
<tr>
<td>37.743</td>
<td>0.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C146[1][A]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s0/I0</td>
</tr>
<tr>
<td>38.206</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C146[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s0/F</td>
</tr>
<tr>
<td>38.816</td>
<td>0.610</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][B]</td>
<td>asic/cpu/cpu_0/icache/n572_s0/I0</td>
</tr>
<tr>
<td>39.292</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R86C151[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n572_s0/COUT</td>
</tr>
<tr>
<td>39.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C151[1][A]</td>
<td>asic/cpu/cpu_0/icache/n573_s0/CIN</td>
</tr>
<tr>
<td>39.332</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C151[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n573_s0/COUT</td>
</tr>
<tr>
<td>39.332</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][B]</td>
<td>asic/cpu/cpu_0/icache/n574_s0/CIN</td>
</tr>
<tr>
<td>39.372</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n574_s0/COUT</td>
</tr>
<tr>
<td>39.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][A]</td>
<td>asic/cpu/cpu_0/icache/n575_s0/CIN</td>
</tr>
<tr>
<td>39.412</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n575_s0/COUT</td>
</tr>
<tr>
<td>39.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][B]</td>
<td>asic/cpu/cpu_0/icache/n576_s0/CIN</td>
</tr>
<tr>
<td>39.452</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n576_s0/COUT</td>
</tr>
<tr>
<td>39.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][A]</td>
<td>asic/cpu/cpu_0/icache/n577_s0/CIN</td>
</tr>
<tr>
<td>39.492</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n577_s0/COUT</td>
</tr>
<tr>
<td>39.492</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][B]</td>
<td>asic/cpu/cpu_0/icache/n578_s0/CIN</td>
</tr>
<tr>
<td>39.532</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n578_s0/COUT</td>
</tr>
<tr>
<td>39.532</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][A]</td>
<td>asic/cpu/cpu_0/icache/n579_s0/CIN</td>
</tr>
<tr>
<td>39.572</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n579_s0/COUT</td>
</tr>
<tr>
<td>39.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][B]</td>
<td>asic/cpu/cpu_0/icache/n580_s0/CIN</td>
</tr>
<tr>
<td>39.612</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n580_s0/COUT</td>
</tr>
<tr>
<td>39.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][A]</td>
<td>asic/cpu/cpu_0/icache/n581_s0/CIN</td>
</tr>
<tr>
<td>39.652</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n581_s0/COUT</td>
</tr>
<tr>
<td>39.652</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][B]</td>
<td>asic/cpu/cpu_0/icache/n582_s0/CIN</td>
</tr>
<tr>
<td>39.692</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n582_s0/COUT</td>
</tr>
<tr>
<td>39.692</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][A]</td>
<td>asic/cpu/cpu_0/icache/n583_s0/CIN</td>
</tr>
<tr>
<td>39.732</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n583_s0/COUT</td>
</tr>
<tr>
<td>40.263</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][A]</td>
<td>asic/cpu/cpu_0/icache/way1_hit_s1/I2</td>
</tr>
<tr>
<td>40.669</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R86C149[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/way1_hit_s1/F</td>
</tr>
<tr>
<td>43.107</td>
<td>2.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C111[0][B]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_31_s0/I3</td>
</tr>
<tr>
<td>43.570</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R94C111[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_31_s0/F</td>
</tr>
<tr>
<td>43.988</td>
<td>0.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C118[1][A]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_31_s/I0</td>
</tr>
<tr>
<td>44.451</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R94C118[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_31_s/F</td>
</tr>
<tr>
<td>45.152</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C133[3][B]</td>
<td>asic/cpu/cpu_0/if_stage/asic_32_s/I0</td>
</tr>
<tr>
<td>45.385</td>
<td>0.233</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R94C133[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/asic_32_s/F</td>
</tr>
<tr>
<td>53.548</td>
<td>8.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1052_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>26.579</td>
<td>5.992</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1052_s0/CLK</td>
</tr>
<tr>
<td>26.544</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1052_s0</td>
</tr>
<tr>
<td>26.493</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C40[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1052_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.264</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.650, 16.738%; route: 37.748, 82.592%; tC2Q: 0.306, 0.670%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 8.921%; route: 5.992, 91.079%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.035</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1039_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.844</td>
<td>2.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C131[3][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/CLK</td>
</tr>
<tr>
<td>8.150</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R81C131[3][A]</td>
<td style=" font-weight:bold;">asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
</tr>
<tr>
<td>14.105</td>
<td>5.955</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C132[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/I1</td>
</tr>
<tr>
<td>14.585</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C132[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/COUT</td>
</tr>
<tr>
<td>14.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C133[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/CIN</td>
</tr>
<tr>
<td>14.625</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/COUT</td>
</tr>
<tr>
<td>14.625</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/CIN</td>
</tr>
<tr>
<td>14.665</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/COUT</td>
</tr>
<tr>
<td>14.665</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/CIN</td>
</tr>
<tr>
<td>14.705</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/COUT</td>
</tr>
<tr>
<td>14.705</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/CIN</td>
</tr>
<tr>
<td>14.745</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/COUT</td>
</tr>
<tr>
<td>14.745</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/CIN</td>
</tr>
<tr>
<td>14.785</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/COUT</td>
</tr>
<tr>
<td>14.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C134[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/CIN</td>
</tr>
<tr>
<td>14.865</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C134[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/COUT</td>
</tr>
<tr>
<td>17.227</td>
<td>2.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/I0</td>
</tr>
<tr>
<td>17.681</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C134[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/F</td>
</tr>
<tr>
<td>18.856</td>
<td>1.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/I2</td>
</tr>
<tr>
<td>19.111</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R61C135[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/F</td>
</tr>
<tr>
<td>19.988</td>
<td>0.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C140[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/I2</td>
</tr>
<tr>
<td>20.353</td>
<td>0.365</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R65C140[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/F</td>
</tr>
<tr>
<td>20.670</td>
<td>0.317</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C137[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/I1</td>
</tr>
<tr>
<td>21.076</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>155</td>
<td>R65C137[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/F</td>
</tr>
<tr>
<td>23.786</td>
<td>2.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/I3</td>
</tr>
<tr>
<td>24.240</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/F</td>
</tr>
<tr>
<td>24.528</td>
<td>0.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/I3</td>
</tr>
<tr>
<td>24.982</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/F</td>
</tr>
<tr>
<td>26.709</td>
<td>1.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/I3</td>
</tr>
<tr>
<td>27.168</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/F</td>
</tr>
<tr>
<td>27.738</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/I0</td>
</tr>
<tr>
<td>27.969</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/F</td>
</tr>
<tr>
<td>29.115</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C138[2][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/I2</td>
</tr>
<tr>
<td>29.521</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R62C138[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/F</td>
</tr>
<tr>
<td>33.117</td>
<td>3.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s2/I2</td>
</tr>
<tr>
<td>33.348</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s2/F</td>
</tr>
<tr>
<td>37.343</td>
<td>3.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s1/I0</td>
</tr>
<tr>
<td>37.574</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s1/F</td>
</tr>
<tr>
<td>37.743</td>
<td>0.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C146[1][A]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s0/I0</td>
</tr>
<tr>
<td>38.206</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C146[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s0/F</td>
</tr>
<tr>
<td>39.150</td>
<td>0.944</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R89C148[0][B]</td>
<td>asic/cpu/cpu_0/icache/n550_s0/I0</td>
</tr>
<tr>
<td>39.626</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R89C148[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n550_s0/COUT</td>
</tr>
<tr>
<td>39.626</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R89C148[1][A]</td>
<td>asic/cpu/cpu_0/icache/n551_s0/CIN</td>
</tr>
<tr>
<td>39.666</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R89C148[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n551_s0/COUT</td>
</tr>
<tr>
<td>39.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R89C148[1][B]</td>
<td>asic/cpu/cpu_0/icache/n552_s0/CIN</td>
</tr>
<tr>
<td>39.706</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R89C148[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n552_s0/COUT</td>
</tr>
<tr>
<td>39.706</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R89C148[2][A]</td>
<td>asic/cpu/cpu_0/icache/n553_s0/CIN</td>
</tr>
<tr>
<td>39.746</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R89C148[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n553_s0/COUT</td>
</tr>
<tr>
<td>39.746</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R89C148[2][B]</td>
<td>asic/cpu/cpu_0/icache/n554_s0/CIN</td>
</tr>
<tr>
<td>39.786</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R89C148[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n554_s0/COUT</td>
</tr>
<tr>
<td>39.786</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R89C149[0][A]</td>
<td>asic/cpu/cpu_0/icache/n555_s0/CIN</td>
</tr>
<tr>
<td>39.826</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R89C149[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n555_s0/COUT</td>
</tr>
<tr>
<td>39.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R89C149[0][B]</td>
<td>asic/cpu/cpu_0/icache/n556_s0/CIN</td>
</tr>
<tr>
<td>39.866</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R89C149[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n556_s0/COUT</td>
</tr>
<tr>
<td>39.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R89C149[1][A]</td>
<td>asic/cpu/cpu_0/icache/n557_s0/CIN</td>
</tr>
<tr>
<td>39.906</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R89C149[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n557_s0/COUT</td>
</tr>
<tr>
<td>39.906</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R89C149[1][B]</td>
<td>asic/cpu/cpu_0/icache/n558_s0/CIN</td>
</tr>
<tr>
<td>39.946</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R89C149[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n558_s0/COUT</td>
</tr>
<tr>
<td>39.946</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R89C149[2][A]</td>
<td>asic/cpu/cpu_0/icache/n559_s0/CIN</td>
</tr>
<tr>
<td>39.986</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R89C149[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n559_s0/COUT</td>
</tr>
<tr>
<td>39.986</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R89C149[2][B]</td>
<td>asic/cpu/cpu_0/icache/n560_s0/CIN</td>
</tr>
<tr>
<td>40.026</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R89C149[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n560_s0/COUT</td>
</tr>
<tr>
<td>40.026</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R89C150[0][A]</td>
<td>asic/cpu/cpu_0/icache/n561_s0/CIN</td>
</tr>
<tr>
<td>40.066</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R89C150[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n561_s0/COUT</td>
</tr>
<tr>
<td>40.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R89C150[0][B]</td>
<td>asic/cpu/cpu_0/icache/n562_s0/CIN</td>
</tr>
<tr>
<td>40.106</td>
<td>0.040</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R89C150[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n562_s0/COUT</td>
</tr>
<tr>
<td>40.746</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C142[0][B]</td>
<td>asic/cpu/cpu_0/icache/way0_hit_s0/I0</td>
</tr>
<tr>
<td>40.977</td>
<td>0.231</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R90C142[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/way0_hit_s0/F</td>
</tr>
<tr>
<td>43.236</td>
<td>2.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C116[1][B]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_18_s1/I3</td>
</tr>
<tr>
<td>43.690</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R92C116[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_18_s1/F</td>
</tr>
<tr>
<td>43.692</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C116[3][B]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_18_s/I1</td>
</tr>
<tr>
<td>44.151</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R92C116[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_18_s/F</td>
</tr>
<tr>
<td>45.176</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C137[0][A]</td>
<td>asic/cpu/cpu_0/if_stage/asic_45_s/I0</td>
</tr>
<tr>
<td>45.639</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R92C137[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/asic_45_s/F</td>
</tr>
<tr>
<td>53.515</td>
<td>7.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1039_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>26.566</td>
<td>5.979</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1039_s0/CLK</td>
</tr>
<tr>
<td>26.531</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1039_s0</td>
</tr>
<tr>
<td>26.480</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C41[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1039_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.278</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.732, 16.930%; route: 37.633, 82.400%; tC2Q: 0.306, 0.670%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 8.939%; route: 5.979, 91.061%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-26.887</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.474</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1043_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.844</td>
<td>2.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C131[3][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/CLK</td>
</tr>
<tr>
<td>8.150</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R81C131[3][A]</td>
<td style=" font-weight:bold;">asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
</tr>
<tr>
<td>14.105</td>
<td>5.955</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C132[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/I1</td>
</tr>
<tr>
<td>14.585</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C132[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/COUT</td>
</tr>
<tr>
<td>14.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C133[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/CIN</td>
</tr>
<tr>
<td>14.625</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/COUT</td>
</tr>
<tr>
<td>14.625</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/CIN</td>
</tr>
<tr>
<td>14.665</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/COUT</td>
</tr>
<tr>
<td>14.665</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/CIN</td>
</tr>
<tr>
<td>14.705</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/COUT</td>
</tr>
<tr>
<td>14.705</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/CIN</td>
</tr>
<tr>
<td>14.745</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/COUT</td>
</tr>
<tr>
<td>14.745</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/CIN</td>
</tr>
<tr>
<td>14.785</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/COUT</td>
</tr>
<tr>
<td>14.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C134[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/CIN</td>
</tr>
<tr>
<td>14.865</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C134[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/COUT</td>
</tr>
<tr>
<td>17.227</td>
<td>2.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/I0</td>
</tr>
<tr>
<td>17.681</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C134[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/F</td>
</tr>
<tr>
<td>18.856</td>
<td>1.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/I2</td>
</tr>
<tr>
<td>19.111</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R61C135[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/F</td>
</tr>
<tr>
<td>19.988</td>
<td>0.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C140[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/I2</td>
</tr>
<tr>
<td>20.353</td>
<td>0.365</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R65C140[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/F</td>
</tr>
<tr>
<td>20.670</td>
<td>0.317</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C137[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/I1</td>
</tr>
<tr>
<td>21.076</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>155</td>
<td>R65C137[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/F</td>
</tr>
<tr>
<td>23.786</td>
<td>2.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/I3</td>
</tr>
<tr>
<td>24.240</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/F</td>
</tr>
<tr>
<td>24.528</td>
<td>0.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/I3</td>
</tr>
<tr>
<td>24.982</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/F</td>
</tr>
<tr>
<td>26.709</td>
<td>1.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/I3</td>
</tr>
<tr>
<td>27.168</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/F</td>
</tr>
<tr>
<td>27.738</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/I0</td>
</tr>
<tr>
<td>27.969</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/F</td>
</tr>
<tr>
<td>29.115</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C138[2][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/I2</td>
</tr>
<tr>
<td>29.521</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R62C138[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/F</td>
</tr>
<tr>
<td>33.117</td>
<td>3.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s2/I2</td>
</tr>
<tr>
<td>33.348</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s2/F</td>
</tr>
<tr>
<td>37.343</td>
<td>3.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s1/I0</td>
</tr>
<tr>
<td>37.574</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s1/F</td>
</tr>
<tr>
<td>37.743</td>
<td>0.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C146[1][A]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s0/I0</td>
</tr>
<tr>
<td>38.206</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C146[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s0/F</td>
</tr>
<tr>
<td>38.816</td>
<td>0.610</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][B]</td>
<td>asic/cpu/cpu_0/icache/n572_s0/I0</td>
</tr>
<tr>
<td>39.292</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R86C151[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n572_s0/COUT</td>
</tr>
<tr>
<td>39.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C151[1][A]</td>
<td>asic/cpu/cpu_0/icache/n573_s0/CIN</td>
</tr>
<tr>
<td>39.332</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C151[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n573_s0/COUT</td>
</tr>
<tr>
<td>39.332</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][B]</td>
<td>asic/cpu/cpu_0/icache/n574_s0/CIN</td>
</tr>
<tr>
<td>39.372</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n574_s0/COUT</td>
</tr>
<tr>
<td>39.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][A]</td>
<td>asic/cpu/cpu_0/icache/n575_s0/CIN</td>
</tr>
<tr>
<td>39.412</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n575_s0/COUT</td>
</tr>
<tr>
<td>39.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][B]</td>
<td>asic/cpu/cpu_0/icache/n576_s0/CIN</td>
</tr>
<tr>
<td>39.452</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n576_s0/COUT</td>
</tr>
<tr>
<td>39.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][A]</td>
<td>asic/cpu/cpu_0/icache/n577_s0/CIN</td>
</tr>
<tr>
<td>39.492</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n577_s0/COUT</td>
</tr>
<tr>
<td>39.492</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][B]</td>
<td>asic/cpu/cpu_0/icache/n578_s0/CIN</td>
</tr>
<tr>
<td>39.532</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n578_s0/COUT</td>
</tr>
<tr>
<td>39.532</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][A]</td>
<td>asic/cpu/cpu_0/icache/n579_s0/CIN</td>
</tr>
<tr>
<td>39.572</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n579_s0/COUT</td>
</tr>
<tr>
<td>39.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][B]</td>
<td>asic/cpu/cpu_0/icache/n580_s0/CIN</td>
</tr>
<tr>
<td>39.612</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n580_s0/COUT</td>
</tr>
<tr>
<td>39.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][A]</td>
<td>asic/cpu/cpu_0/icache/n581_s0/CIN</td>
</tr>
<tr>
<td>39.652</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n581_s0/COUT</td>
</tr>
<tr>
<td>39.652</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][B]</td>
<td>asic/cpu/cpu_0/icache/n582_s0/CIN</td>
</tr>
<tr>
<td>39.692</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n582_s0/COUT</td>
</tr>
<tr>
<td>39.692</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][A]</td>
<td>asic/cpu/cpu_0/icache/n583_s0/CIN</td>
</tr>
<tr>
<td>39.732</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n583_s0/COUT</td>
</tr>
<tr>
<td>40.263</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][A]</td>
<td>asic/cpu/cpu_0/icache/way1_hit_s1/I2</td>
</tr>
<tr>
<td>40.669</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R86C149[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/way1_hit_s1/F</td>
</tr>
<tr>
<td>43.131</td>
<td>2.462</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R93C113[3][A]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_22_s0/I3</td>
</tr>
<tr>
<td>43.590</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R93C113[3][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_22_s0/F</td>
</tr>
<tr>
<td>43.926</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R93C117[0][B]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_22_s/I0</td>
</tr>
<tr>
<td>44.389</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R93C117[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_22_s/F</td>
</tr>
<tr>
<td>45.227</td>
<td>0.838</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R93C133[3][B]</td>
<td>asic/cpu/cpu_0/if_stage/asic_41_s/I0</td>
</tr>
<tr>
<td>45.686</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R93C133[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/asic_41_s/F</td>
</tr>
<tr>
<td>53.362</td>
<td>7.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1043_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>26.560</td>
<td>5.973</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1043_s0/CLK</td>
</tr>
<tr>
<td>26.525</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1043_s0</td>
</tr>
<tr>
<td>26.474</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C41[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1043_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.283</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.872, 17.294%; route: 37.340, 82.033%; tC2Q: 0.306, 0.672%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 8.947%; route: 5.973, 91.053%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-26.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.355</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.486</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1024_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.844</td>
<td>2.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C131[3][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/CLK</td>
</tr>
<tr>
<td>8.150</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R81C131[3][A]</td>
<td style=" font-weight:bold;">asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
</tr>
<tr>
<td>14.105</td>
<td>5.955</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C132[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/I1</td>
</tr>
<tr>
<td>14.585</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C132[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/COUT</td>
</tr>
<tr>
<td>14.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C133[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/CIN</td>
</tr>
<tr>
<td>14.625</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/COUT</td>
</tr>
<tr>
<td>14.625</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/CIN</td>
</tr>
<tr>
<td>14.665</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/COUT</td>
</tr>
<tr>
<td>14.665</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/CIN</td>
</tr>
<tr>
<td>14.705</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/COUT</td>
</tr>
<tr>
<td>14.705</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/CIN</td>
</tr>
<tr>
<td>14.745</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/COUT</td>
</tr>
<tr>
<td>14.745</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/CIN</td>
</tr>
<tr>
<td>14.785</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/COUT</td>
</tr>
<tr>
<td>14.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C134[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/CIN</td>
</tr>
<tr>
<td>14.865</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C134[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/COUT</td>
</tr>
<tr>
<td>17.227</td>
<td>2.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/I0</td>
</tr>
<tr>
<td>17.681</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C134[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/F</td>
</tr>
<tr>
<td>18.856</td>
<td>1.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/I2</td>
</tr>
<tr>
<td>19.111</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R61C135[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/F</td>
</tr>
<tr>
<td>19.988</td>
<td>0.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C140[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/I2</td>
</tr>
<tr>
<td>20.353</td>
<td>0.365</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R65C140[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/F</td>
</tr>
<tr>
<td>20.670</td>
<td>0.317</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C137[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/I1</td>
</tr>
<tr>
<td>21.076</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>155</td>
<td>R65C137[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/F</td>
</tr>
<tr>
<td>23.786</td>
<td>2.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/I3</td>
</tr>
<tr>
<td>24.240</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/F</td>
</tr>
<tr>
<td>24.528</td>
<td>0.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/I3</td>
</tr>
<tr>
<td>24.982</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/F</td>
</tr>
<tr>
<td>26.709</td>
<td>1.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/I3</td>
</tr>
<tr>
<td>27.168</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/F</td>
</tr>
<tr>
<td>27.738</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/I0</td>
</tr>
<tr>
<td>27.969</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/F</td>
</tr>
<tr>
<td>29.115</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C138[2][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/I2</td>
</tr>
<tr>
<td>29.521</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R62C138[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/F</td>
</tr>
<tr>
<td>33.117</td>
<td>3.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s2/I2</td>
</tr>
<tr>
<td>33.348</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s2/F</td>
</tr>
<tr>
<td>37.343</td>
<td>3.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s1/I0</td>
</tr>
<tr>
<td>37.574</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s1/F</td>
</tr>
<tr>
<td>37.743</td>
<td>0.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C146[1][A]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s0/I0</td>
</tr>
<tr>
<td>38.206</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C146[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s0/F</td>
</tr>
<tr>
<td>38.816</td>
<td>0.610</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][B]</td>
<td>asic/cpu/cpu_0/icache/n572_s0/I0</td>
</tr>
<tr>
<td>39.292</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R86C151[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n572_s0/COUT</td>
</tr>
<tr>
<td>39.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C151[1][A]</td>
<td>asic/cpu/cpu_0/icache/n573_s0/CIN</td>
</tr>
<tr>
<td>39.332</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C151[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n573_s0/COUT</td>
</tr>
<tr>
<td>39.332</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][B]</td>
<td>asic/cpu/cpu_0/icache/n574_s0/CIN</td>
</tr>
<tr>
<td>39.372</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n574_s0/COUT</td>
</tr>
<tr>
<td>39.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][A]</td>
<td>asic/cpu/cpu_0/icache/n575_s0/CIN</td>
</tr>
<tr>
<td>39.412</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n575_s0/COUT</td>
</tr>
<tr>
<td>39.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][B]</td>
<td>asic/cpu/cpu_0/icache/n576_s0/CIN</td>
</tr>
<tr>
<td>39.452</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n576_s0/COUT</td>
</tr>
<tr>
<td>39.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][A]</td>
<td>asic/cpu/cpu_0/icache/n577_s0/CIN</td>
</tr>
<tr>
<td>39.492</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n577_s0/COUT</td>
</tr>
<tr>
<td>39.492</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][B]</td>
<td>asic/cpu/cpu_0/icache/n578_s0/CIN</td>
</tr>
<tr>
<td>39.532</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n578_s0/COUT</td>
</tr>
<tr>
<td>39.532</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][A]</td>
<td>asic/cpu/cpu_0/icache/n579_s0/CIN</td>
</tr>
<tr>
<td>39.572</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n579_s0/COUT</td>
</tr>
<tr>
<td>39.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][B]</td>
<td>asic/cpu/cpu_0/icache/n580_s0/CIN</td>
</tr>
<tr>
<td>39.612</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n580_s0/COUT</td>
</tr>
<tr>
<td>39.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][A]</td>
<td>asic/cpu/cpu_0/icache/n581_s0/CIN</td>
</tr>
<tr>
<td>39.652</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n581_s0/COUT</td>
</tr>
<tr>
<td>39.652</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][B]</td>
<td>asic/cpu/cpu_0/icache/n582_s0/CIN</td>
</tr>
<tr>
<td>39.692</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n582_s0/COUT</td>
</tr>
<tr>
<td>39.692</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][A]</td>
<td>asic/cpu/cpu_0/icache/n583_s0/CIN</td>
</tr>
<tr>
<td>39.732</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n583_s0/COUT</td>
</tr>
<tr>
<td>40.263</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][A]</td>
<td>asic/cpu/cpu_0/icache/way1_hit_s1/I2</td>
</tr>
<tr>
<td>40.669</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R86C149[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/way1_hit_s1/F</td>
</tr>
<tr>
<td>42.956</td>
<td>2.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C113[1][B]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_3_s0/I3</td>
</tr>
<tr>
<td>43.419</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R92C113[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_3_s0/F</td>
</tr>
<tr>
<td>43.755</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C116[2][A]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_3_s/I0</td>
</tr>
<tr>
<td>44.209</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R92C116[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_3_s/F</td>
</tr>
<tr>
<td>45.015</td>
<td>0.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C132[2][A]</td>
<td>asic/cpu/cpu_0/if_stage/asic_60_s/I0</td>
</tr>
<tr>
<td>45.478</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R92C132[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/asic_60_s/F</td>
</tr>
<tr>
<td>53.355</td>
<td>7.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1024_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>26.572</td>
<td>5.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1024_s0/CLK</td>
</tr>
<tr>
<td>26.537</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1024_s0</td>
</tr>
<tr>
<td>26.486</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C45[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1024_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.272</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.871, 17.295%; route: 37.334, 82.033%; tC2Q: 0.306, 0.672%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 8.931%; route: 5.985, 91.069%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-26.850</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.486</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1026_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.844</td>
<td>2.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C131[3][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/CLK</td>
</tr>
<tr>
<td>8.150</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R81C131[3][A]</td>
<td style=" font-weight:bold;">asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
</tr>
<tr>
<td>14.105</td>
<td>5.955</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C132[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/I1</td>
</tr>
<tr>
<td>14.585</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C132[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/COUT</td>
</tr>
<tr>
<td>14.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C133[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/CIN</td>
</tr>
<tr>
<td>14.625</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/COUT</td>
</tr>
<tr>
<td>14.625</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/CIN</td>
</tr>
<tr>
<td>14.665</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/COUT</td>
</tr>
<tr>
<td>14.665</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/CIN</td>
</tr>
<tr>
<td>14.705</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/COUT</td>
</tr>
<tr>
<td>14.705</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/CIN</td>
</tr>
<tr>
<td>14.745</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/COUT</td>
</tr>
<tr>
<td>14.745</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/CIN</td>
</tr>
<tr>
<td>14.785</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/COUT</td>
</tr>
<tr>
<td>14.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C134[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/CIN</td>
</tr>
<tr>
<td>14.865</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C134[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/COUT</td>
</tr>
<tr>
<td>17.227</td>
<td>2.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/I0</td>
</tr>
<tr>
<td>17.681</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C134[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/F</td>
</tr>
<tr>
<td>18.856</td>
<td>1.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/I2</td>
</tr>
<tr>
<td>19.111</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R61C135[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/F</td>
</tr>
<tr>
<td>19.988</td>
<td>0.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C140[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/I2</td>
</tr>
<tr>
<td>20.353</td>
<td>0.365</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R65C140[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/F</td>
</tr>
<tr>
<td>20.670</td>
<td>0.317</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C137[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/I1</td>
</tr>
<tr>
<td>21.076</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>155</td>
<td>R65C137[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/F</td>
</tr>
<tr>
<td>23.786</td>
<td>2.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/I3</td>
</tr>
<tr>
<td>24.240</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/F</td>
</tr>
<tr>
<td>24.528</td>
<td>0.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/I3</td>
</tr>
<tr>
<td>24.982</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/F</td>
</tr>
<tr>
<td>26.709</td>
<td>1.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/I3</td>
</tr>
<tr>
<td>27.168</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/F</td>
</tr>
<tr>
<td>27.738</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/I0</td>
</tr>
<tr>
<td>27.969</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/F</td>
</tr>
<tr>
<td>29.115</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C138[2][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/I2</td>
</tr>
<tr>
<td>29.521</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R62C138[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/F</td>
</tr>
<tr>
<td>33.117</td>
<td>3.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s2/I2</td>
</tr>
<tr>
<td>33.348</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s2/F</td>
</tr>
<tr>
<td>37.343</td>
<td>3.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s1/I0</td>
</tr>
<tr>
<td>37.574</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s1/F</td>
</tr>
<tr>
<td>37.743</td>
<td>0.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C146[1][A]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s0/I0</td>
</tr>
<tr>
<td>38.206</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C146[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s0/F</td>
</tr>
<tr>
<td>38.816</td>
<td>0.610</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][B]</td>
<td>asic/cpu/cpu_0/icache/n572_s0/I0</td>
</tr>
<tr>
<td>39.292</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R86C151[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n572_s0/COUT</td>
</tr>
<tr>
<td>39.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C151[1][A]</td>
<td>asic/cpu/cpu_0/icache/n573_s0/CIN</td>
</tr>
<tr>
<td>39.332</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C151[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n573_s0/COUT</td>
</tr>
<tr>
<td>39.332</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][B]</td>
<td>asic/cpu/cpu_0/icache/n574_s0/CIN</td>
</tr>
<tr>
<td>39.372</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n574_s0/COUT</td>
</tr>
<tr>
<td>39.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][A]</td>
<td>asic/cpu/cpu_0/icache/n575_s0/CIN</td>
</tr>
<tr>
<td>39.412</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n575_s0/COUT</td>
</tr>
<tr>
<td>39.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][B]</td>
<td>asic/cpu/cpu_0/icache/n576_s0/CIN</td>
</tr>
<tr>
<td>39.452</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n576_s0/COUT</td>
</tr>
<tr>
<td>39.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][A]</td>
<td>asic/cpu/cpu_0/icache/n577_s0/CIN</td>
</tr>
<tr>
<td>39.492</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n577_s0/COUT</td>
</tr>
<tr>
<td>39.492</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][B]</td>
<td>asic/cpu/cpu_0/icache/n578_s0/CIN</td>
</tr>
<tr>
<td>39.532</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n578_s0/COUT</td>
</tr>
<tr>
<td>39.532</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][A]</td>
<td>asic/cpu/cpu_0/icache/n579_s0/CIN</td>
</tr>
<tr>
<td>39.572</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n579_s0/COUT</td>
</tr>
<tr>
<td>39.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][B]</td>
<td>asic/cpu/cpu_0/icache/n580_s0/CIN</td>
</tr>
<tr>
<td>39.612</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n580_s0/COUT</td>
</tr>
<tr>
<td>39.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][A]</td>
<td>asic/cpu/cpu_0/icache/n581_s0/CIN</td>
</tr>
<tr>
<td>39.652</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n581_s0/COUT</td>
</tr>
<tr>
<td>39.652</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][B]</td>
<td>asic/cpu/cpu_0/icache/n582_s0/CIN</td>
</tr>
<tr>
<td>39.692</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n582_s0/COUT</td>
</tr>
<tr>
<td>39.692</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][A]</td>
<td>asic/cpu/cpu_0/icache/n583_s0/CIN</td>
</tr>
<tr>
<td>39.732</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n583_s0/COUT</td>
</tr>
<tr>
<td>40.263</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][A]</td>
<td>asic/cpu/cpu_0/icache/way1_hit_s1/I2</td>
</tr>
<tr>
<td>40.669</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R86C149[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/way1_hit_s1/F</td>
</tr>
<tr>
<td>42.956</td>
<td>2.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C113[0][A]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_5_s0/I3</td>
</tr>
<tr>
<td>43.419</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R92C113[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_5_s0/F</td>
</tr>
<tr>
<td>43.755</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C116[1][A]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_5_s/I0</td>
</tr>
<tr>
<td>43.986</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R92C116[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_5_s/F</td>
</tr>
<tr>
<td>45.078</td>
<td>1.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C132[3][A]</td>
<td>asic/cpu/cpu_0/if_stage/asic_58_s/I0</td>
</tr>
<tr>
<td>45.443</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R92C132[3][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/asic_58_s/F</td>
</tr>
<tr>
<td>53.336</td>
<td>7.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1026_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>26.572</td>
<td>5.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1026_s0/CLK</td>
</tr>
<tr>
<td>26.537</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1026_s0</td>
</tr>
<tr>
<td>26.486</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C45[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1026_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.272</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.550, 16.596%; route: 37.636, 82.731%; tC2Q: 0.306, 0.673%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 8.931%; route: 5.985, 91.069%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-26.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.493</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1022_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.844</td>
<td>2.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C131[3][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/CLK</td>
</tr>
<tr>
<td>8.150</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R81C131[3][A]</td>
<td style=" font-weight:bold;">asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
</tr>
<tr>
<td>14.105</td>
<td>5.955</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C132[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/I1</td>
</tr>
<tr>
<td>14.585</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C132[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/COUT</td>
</tr>
<tr>
<td>14.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C133[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/CIN</td>
</tr>
<tr>
<td>14.625</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/COUT</td>
</tr>
<tr>
<td>14.625</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/CIN</td>
</tr>
<tr>
<td>14.665</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/COUT</td>
</tr>
<tr>
<td>14.665</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/CIN</td>
</tr>
<tr>
<td>14.705</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/COUT</td>
</tr>
<tr>
<td>14.705</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/CIN</td>
</tr>
<tr>
<td>14.745</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/COUT</td>
</tr>
<tr>
<td>14.745</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/CIN</td>
</tr>
<tr>
<td>14.785</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/COUT</td>
</tr>
<tr>
<td>14.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C134[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/CIN</td>
</tr>
<tr>
<td>14.865</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C134[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/COUT</td>
</tr>
<tr>
<td>17.227</td>
<td>2.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/I0</td>
</tr>
<tr>
<td>17.681</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C134[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/F</td>
</tr>
<tr>
<td>18.856</td>
<td>1.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/I2</td>
</tr>
<tr>
<td>19.111</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R61C135[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/F</td>
</tr>
<tr>
<td>19.988</td>
<td>0.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C140[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/I2</td>
</tr>
<tr>
<td>20.353</td>
<td>0.365</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R65C140[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/F</td>
</tr>
<tr>
<td>20.670</td>
<td>0.317</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C137[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/I1</td>
</tr>
<tr>
<td>21.076</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>155</td>
<td>R65C137[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/F</td>
</tr>
<tr>
<td>23.786</td>
<td>2.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/I3</td>
</tr>
<tr>
<td>24.240</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/F</td>
</tr>
<tr>
<td>24.528</td>
<td>0.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/I3</td>
</tr>
<tr>
<td>24.982</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/F</td>
</tr>
<tr>
<td>26.709</td>
<td>1.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/I3</td>
</tr>
<tr>
<td>27.168</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/F</td>
</tr>
<tr>
<td>27.738</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/I0</td>
</tr>
<tr>
<td>27.969</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/F</td>
</tr>
<tr>
<td>29.115</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C138[2][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/I2</td>
</tr>
<tr>
<td>29.521</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R62C138[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/F</td>
</tr>
<tr>
<td>33.117</td>
<td>3.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s2/I2</td>
</tr>
<tr>
<td>33.348</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s2/F</td>
</tr>
<tr>
<td>37.343</td>
<td>3.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s1/I0</td>
</tr>
<tr>
<td>37.574</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s1/F</td>
</tr>
<tr>
<td>37.743</td>
<td>0.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C146[1][A]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s0/I0</td>
</tr>
<tr>
<td>38.206</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C146[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s0/F</td>
</tr>
<tr>
<td>38.816</td>
<td>0.610</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][B]</td>
<td>asic/cpu/cpu_0/icache/n572_s0/I0</td>
</tr>
<tr>
<td>39.292</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R86C151[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n572_s0/COUT</td>
</tr>
<tr>
<td>39.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C151[1][A]</td>
<td>asic/cpu/cpu_0/icache/n573_s0/CIN</td>
</tr>
<tr>
<td>39.332</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C151[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n573_s0/COUT</td>
</tr>
<tr>
<td>39.332</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][B]</td>
<td>asic/cpu/cpu_0/icache/n574_s0/CIN</td>
</tr>
<tr>
<td>39.372</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n574_s0/COUT</td>
</tr>
<tr>
<td>39.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][A]</td>
<td>asic/cpu/cpu_0/icache/n575_s0/CIN</td>
</tr>
<tr>
<td>39.412</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n575_s0/COUT</td>
</tr>
<tr>
<td>39.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][B]</td>
<td>asic/cpu/cpu_0/icache/n576_s0/CIN</td>
</tr>
<tr>
<td>39.452</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n576_s0/COUT</td>
</tr>
<tr>
<td>39.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][A]</td>
<td>asic/cpu/cpu_0/icache/n577_s0/CIN</td>
</tr>
<tr>
<td>39.492</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n577_s0/COUT</td>
</tr>
<tr>
<td>39.492</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][B]</td>
<td>asic/cpu/cpu_0/icache/n578_s0/CIN</td>
</tr>
<tr>
<td>39.532</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n578_s0/COUT</td>
</tr>
<tr>
<td>39.532</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][A]</td>
<td>asic/cpu/cpu_0/icache/n579_s0/CIN</td>
</tr>
<tr>
<td>39.572</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n579_s0/COUT</td>
</tr>
<tr>
<td>39.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][B]</td>
<td>asic/cpu/cpu_0/icache/n580_s0/CIN</td>
</tr>
<tr>
<td>39.612</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n580_s0/COUT</td>
</tr>
<tr>
<td>39.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][A]</td>
<td>asic/cpu/cpu_0/icache/n581_s0/CIN</td>
</tr>
<tr>
<td>39.652</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n581_s0/COUT</td>
</tr>
<tr>
<td>39.652</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][B]</td>
<td>asic/cpu/cpu_0/icache/n582_s0/CIN</td>
</tr>
<tr>
<td>39.692</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n582_s0/COUT</td>
</tr>
<tr>
<td>39.692</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][A]</td>
<td>asic/cpu/cpu_0/icache/n583_s0/CIN</td>
</tr>
<tr>
<td>39.732</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n583_s0/COUT</td>
</tr>
<tr>
<td>40.263</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][A]</td>
<td>asic/cpu/cpu_0/icache/way1_hit_s1/I2</td>
</tr>
<tr>
<td>40.669</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R86C149[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/way1_hit_s1/F</td>
</tr>
<tr>
<td>42.956</td>
<td>2.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C113[1][A]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_1_s0/I3</td>
</tr>
<tr>
<td>43.419</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R92C113[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_1_s0/F</td>
</tr>
<tr>
<td>44.035</td>
<td>0.616</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C118[3][B]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_1_s/I0</td>
</tr>
<tr>
<td>44.290</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R92C118[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_1_s/F</td>
</tr>
<tr>
<td>45.077</td>
<td>0.787</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R92C131[0][B]</td>
<td>asic/cpu/cpu_0/if_stage/asic_62_s/I0</td>
</tr>
<tr>
<td>45.540</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R92C131[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/asic_62_s/F</td>
</tr>
<tr>
<td>53.293</td>
<td>7.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1022_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>26.579</td>
<td>5.992</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1022_s0/CLK</td>
</tr>
<tr>
<td>26.544</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1022_s0</td>
</tr>
<tr>
<td>26.493</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C44[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1022_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.264</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.672, 16.880%; route: 37.471, 82.446%; tC2Q: 0.306, 0.673%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 8.921%; route: 5.992, 91.079%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-26.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.258</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1037_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.844</td>
<td>2.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C131[3][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/CLK</td>
</tr>
<tr>
<td>8.150</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R81C131[3][A]</td>
<td style=" font-weight:bold;">asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
</tr>
<tr>
<td>14.105</td>
<td>5.955</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C132[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/I1</td>
</tr>
<tr>
<td>14.585</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C132[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/COUT</td>
</tr>
<tr>
<td>14.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C133[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/CIN</td>
</tr>
<tr>
<td>14.625</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/COUT</td>
</tr>
<tr>
<td>14.625</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/CIN</td>
</tr>
<tr>
<td>14.665</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/COUT</td>
</tr>
<tr>
<td>14.665</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/CIN</td>
</tr>
<tr>
<td>14.705</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/COUT</td>
</tr>
<tr>
<td>14.705</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/CIN</td>
</tr>
<tr>
<td>14.745</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/COUT</td>
</tr>
<tr>
<td>14.745</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/CIN</td>
</tr>
<tr>
<td>14.785</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/COUT</td>
</tr>
<tr>
<td>14.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C134[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/CIN</td>
</tr>
<tr>
<td>14.865</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C134[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/COUT</td>
</tr>
<tr>
<td>17.227</td>
<td>2.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/I0</td>
</tr>
<tr>
<td>17.681</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C134[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/F</td>
</tr>
<tr>
<td>18.856</td>
<td>1.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/I2</td>
</tr>
<tr>
<td>19.111</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R61C135[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/F</td>
</tr>
<tr>
<td>19.988</td>
<td>0.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C140[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/I2</td>
</tr>
<tr>
<td>20.353</td>
<td>0.365</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R65C140[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/F</td>
</tr>
<tr>
<td>20.670</td>
<td>0.317</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C137[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/I1</td>
</tr>
<tr>
<td>21.076</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>155</td>
<td>R65C137[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/F</td>
</tr>
<tr>
<td>23.786</td>
<td>2.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/I3</td>
</tr>
<tr>
<td>24.240</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/F</td>
</tr>
<tr>
<td>24.528</td>
<td>0.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/I3</td>
</tr>
<tr>
<td>24.982</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/F</td>
</tr>
<tr>
<td>26.709</td>
<td>1.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/I3</td>
</tr>
<tr>
<td>27.168</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/F</td>
</tr>
<tr>
<td>27.738</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/I0</td>
</tr>
<tr>
<td>27.969</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/F</td>
</tr>
<tr>
<td>29.115</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C138[2][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/I2</td>
</tr>
<tr>
<td>29.521</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R62C138[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/F</td>
</tr>
<tr>
<td>33.117</td>
<td>3.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s2/I2</td>
</tr>
<tr>
<td>33.348</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s2/F</td>
</tr>
<tr>
<td>37.343</td>
<td>3.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s1/I0</td>
</tr>
<tr>
<td>37.574</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s1/F</td>
</tr>
<tr>
<td>37.743</td>
<td>0.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C146[1][A]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s0/I0</td>
</tr>
<tr>
<td>38.206</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C146[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s0/F</td>
</tr>
<tr>
<td>38.816</td>
<td>0.610</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][B]</td>
<td>asic/cpu/cpu_0/icache/n572_s0/I0</td>
</tr>
<tr>
<td>39.292</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R86C151[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n572_s0/COUT</td>
</tr>
<tr>
<td>39.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C151[1][A]</td>
<td>asic/cpu/cpu_0/icache/n573_s0/CIN</td>
</tr>
<tr>
<td>39.332</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C151[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n573_s0/COUT</td>
</tr>
<tr>
<td>39.332</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][B]</td>
<td>asic/cpu/cpu_0/icache/n574_s0/CIN</td>
</tr>
<tr>
<td>39.372</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n574_s0/COUT</td>
</tr>
<tr>
<td>39.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][A]</td>
<td>asic/cpu/cpu_0/icache/n575_s0/CIN</td>
</tr>
<tr>
<td>39.412</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n575_s0/COUT</td>
</tr>
<tr>
<td>39.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][B]</td>
<td>asic/cpu/cpu_0/icache/n576_s0/CIN</td>
</tr>
<tr>
<td>39.452</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n576_s0/COUT</td>
</tr>
<tr>
<td>39.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][A]</td>
<td>asic/cpu/cpu_0/icache/n577_s0/CIN</td>
</tr>
<tr>
<td>39.492</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n577_s0/COUT</td>
</tr>
<tr>
<td>39.492</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][B]</td>
<td>asic/cpu/cpu_0/icache/n578_s0/CIN</td>
</tr>
<tr>
<td>39.532</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n578_s0/COUT</td>
</tr>
<tr>
<td>39.532</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][A]</td>
<td>asic/cpu/cpu_0/icache/n579_s0/CIN</td>
</tr>
<tr>
<td>39.572</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n579_s0/COUT</td>
</tr>
<tr>
<td>39.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][B]</td>
<td>asic/cpu/cpu_0/icache/n580_s0/CIN</td>
</tr>
<tr>
<td>39.612</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n580_s0/COUT</td>
</tr>
<tr>
<td>39.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][A]</td>
<td>asic/cpu/cpu_0/icache/n581_s0/CIN</td>
</tr>
<tr>
<td>39.652</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n581_s0/COUT</td>
</tr>
<tr>
<td>39.652</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][B]</td>
<td>asic/cpu/cpu_0/icache/n582_s0/CIN</td>
</tr>
<tr>
<td>39.692</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n582_s0/COUT</td>
</tr>
<tr>
<td>39.692</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][A]</td>
<td>asic/cpu/cpu_0/icache/n583_s0/CIN</td>
</tr>
<tr>
<td>39.732</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n583_s0/COUT</td>
</tr>
<tr>
<td>40.263</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][A]</td>
<td>asic/cpu/cpu_0/icache/way1_hit_s1/I2</td>
</tr>
<tr>
<td>40.669</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R86C149[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/way1_hit_s1/F</td>
</tr>
<tr>
<td>42.956</td>
<td>2.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C113[0][B]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_16_s0/I3</td>
</tr>
<tr>
<td>43.419</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R92C113[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_16_s0/F</td>
</tr>
<tr>
<td>43.891</td>
<td>0.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C117[1][B]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_16_s/I0</td>
</tr>
<tr>
<td>44.297</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R92C117[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_16_s/F</td>
</tr>
<tr>
<td>45.185</td>
<td>0.888</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C137[1][A]</td>
<td>asic/cpu/cpu_0/if_stage/asic_47_s/I0</td>
</tr>
<tr>
<td>45.416</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R92C137[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/asic_47_s/F</td>
</tr>
<tr>
<td>53.258</td>
<td>7.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1037_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>26.566</td>
<td>5.979</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1037_s0/CLK</td>
</tr>
<tr>
<td>26.531</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1037_s0</td>
</tr>
<tr>
<td>26.480</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C41[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1037_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.278</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.591, 16.715%; route: 37.517, 82.611%; tC2Q: 0.306, 0.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 8.939%; route: 5.979, 91.061%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-26.734</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.486</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1025_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.844</td>
<td>2.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C131[3][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/CLK</td>
</tr>
<tr>
<td>8.150</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R81C131[3][A]</td>
<td style=" font-weight:bold;">asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
</tr>
<tr>
<td>14.105</td>
<td>5.955</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C132[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/I1</td>
</tr>
<tr>
<td>14.585</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C132[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/COUT</td>
</tr>
<tr>
<td>14.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C133[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/CIN</td>
</tr>
<tr>
<td>14.625</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/COUT</td>
</tr>
<tr>
<td>14.625</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/CIN</td>
</tr>
<tr>
<td>14.665</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/COUT</td>
</tr>
<tr>
<td>14.665</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/CIN</td>
</tr>
<tr>
<td>14.705</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/COUT</td>
</tr>
<tr>
<td>14.705</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/CIN</td>
</tr>
<tr>
<td>14.745</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/COUT</td>
</tr>
<tr>
<td>14.745</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/CIN</td>
</tr>
<tr>
<td>14.785</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/COUT</td>
</tr>
<tr>
<td>14.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C134[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/CIN</td>
</tr>
<tr>
<td>14.865</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C134[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/COUT</td>
</tr>
<tr>
<td>17.227</td>
<td>2.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/I0</td>
</tr>
<tr>
<td>17.681</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C134[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/F</td>
</tr>
<tr>
<td>18.856</td>
<td>1.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/I2</td>
</tr>
<tr>
<td>19.111</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R61C135[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/F</td>
</tr>
<tr>
<td>19.988</td>
<td>0.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C140[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/I2</td>
</tr>
<tr>
<td>20.353</td>
<td>0.365</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R65C140[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/F</td>
</tr>
<tr>
<td>20.670</td>
<td>0.317</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C137[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/I1</td>
</tr>
<tr>
<td>21.076</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>155</td>
<td>R65C137[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/F</td>
</tr>
<tr>
<td>23.786</td>
<td>2.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/I3</td>
</tr>
<tr>
<td>24.240</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/F</td>
</tr>
<tr>
<td>24.528</td>
<td>0.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/I3</td>
</tr>
<tr>
<td>24.982</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/F</td>
</tr>
<tr>
<td>26.709</td>
<td>1.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/I3</td>
</tr>
<tr>
<td>27.168</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/F</td>
</tr>
<tr>
<td>27.738</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/I0</td>
</tr>
<tr>
<td>27.969</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/F</td>
</tr>
<tr>
<td>29.115</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C138[2][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/I2</td>
</tr>
<tr>
<td>29.521</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R62C138[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/F</td>
</tr>
<tr>
<td>33.117</td>
<td>3.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s2/I2</td>
</tr>
<tr>
<td>33.348</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s2/F</td>
</tr>
<tr>
<td>37.343</td>
<td>3.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s1/I0</td>
</tr>
<tr>
<td>37.574</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s1/F</td>
</tr>
<tr>
<td>37.743</td>
<td>0.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C146[1][A]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s0/I0</td>
</tr>
<tr>
<td>38.206</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C146[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s0/F</td>
</tr>
<tr>
<td>38.816</td>
<td>0.610</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][B]</td>
<td>asic/cpu/cpu_0/icache/n572_s0/I0</td>
</tr>
<tr>
<td>39.292</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R86C151[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n572_s0/COUT</td>
</tr>
<tr>
<td>39.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C151[1][A]</td>
<td>asic/cpu/cpu_0/icache/n573_s0/CIN</td>
</tr>
<tr>
<td>39.332</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C151[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n573_s0/COUT</td>
</tr>
<tr>
<td>39.332</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][B]</td>
<td>asic/cpu/cpu_0/icache/n574_s0/CIN</td>
</tr>
<tr>
<td>39.372</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n574_s0/COUT</td>
</tr>
<tr>
<td>39.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][A]</td>
<td>asic/cpu/cpu_0/icache/n575_s0/CIN</td>
</tr>
<tr>
<td>39.412</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n575_s0/COUT</td>
</tr>
<tr>
<td>39.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][B]</td>
<td>asic/cpu/cpu_0/icache/n576_s0/CIN</td>
</tr>
<tr>
<td>39.452</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n576_s0/COUT</td>
</tr>
<tr>
<td>39.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][A]</td>
<td>asic/cpu/cpu_0/icache/n577_s0/CIN</td>
</tr>
<tr>
<td>39.492</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n577_s0/COUT</td>
</tr>
<tr>
<td>39.492</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][B]</td>
<td>asic/cpu/cpu_0/icache/n578_s0/CIN</td>
</tr>
<tr>
<td>39.532</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n578_s0/COUT</td>
</tr>
<tr>
<td>39.532</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][A]</td>
<td>asic/cpu/cpu_0/icache/n579_s0/CIN</td>
</tr>
<tr>
<td>39.572</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n579_s0/COUT</td>
</tr>
<tr>
<td>39.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][B]</td>
<td>asic/cpu/cpu_0/icache/n580_s0/CIN</td>
</tr>
<tr>
<td>39.612</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n580_s0/COUT</td>
</tr>
<tr>
<td>39.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][A]</td>
<td>asic/cpu/cpu_0/icache/n581_s0/CIN</td>
</tr>
<tr>
<td>39.652</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n581_s0/COUT</td>
</tr>
<tr>
<td>39.652</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][B]</td>
<td>asic/cpu/cpu_0/icache/n582_s0/CIN</td>
</tr>
<tr>
<td>39.692</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n582_s0/COUT</td>
</tr>
<tr>
<td>39.692</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][A]</td>
<td>asic/cpu/cpu_0/icache/n583_s0/CIN</td>
</tr>
<tr>
<td>39.732</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n583_s0/COUT</td>
</tr>
<tr>
<td>40.263</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][A]</td>
<td>asic/cpu/cpu_0/icache/way1_hit_s1/I2</td>
</tr>
<tr>
<td>40.669</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R86C149[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/way1_hit_s1/F</td>
</tr>
<tr>
<td>42.850</td>
<td>2.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C113[1][A]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_4_s0/I3</td>
</tr>
<tr>
<td>43.256</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R89C113[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_4_s0/F</td>
</tr>
<tr>
<td>43.544</td>
<td>0.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C115[2][B]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_4_s/I0</td>
</tr>
<tr>
<td>44.007</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R89C115[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_4_s/F</td>
</tr>
<tr>
<td>45.303</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C133[0][A]</td>
<td>asic/cpu/cpu_0/if_stage/asic_59_s/I0</td>
</tr>
<tr>
<td>45.757</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R94C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/asic_59_s/F</td>
</tr>
<tr>
<td>53.220</td>
<td>7.463</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1025_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>26.572</td>
<td>5.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1025_s0/CLK</td>
</tr>
<tr>
<td>26.537</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1025_s0</td>
</tr>
<tr>
<td>26.486</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1025_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.272</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.814, 17.221%; route: 37.256, 82.105%; tC2Q: 0.306, 0.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 8.931%; route: 5.985, 91.069%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-26.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.482</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1035_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.844</td>
<td>2.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C131[3][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/CLK</td>
</tr>
<tr>
<td>8.150</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R81C131[3][A]</td>
<td style=" font-weight:bold;">asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
</tr>
<tr>
<td>14.105</td>
<td>5.955</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C132[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/I1</td>
</tr>
<tr>
<td>14.585</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C132[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/COUT</td>
</tr>
<tr>
<td>14.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C133[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/CIN</td>
</tr>
<tr>
<td>14.625</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/COUT</td>
</tr>
<tr>
<td>14.625</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/CIN</td>
</tr>
<tr>
<td>14.665</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/COUT</td>
</tr>
<tr>
<td>14.665</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/CIN</td>
</tr>
<tr>
<td>14.705</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/COUT</td>
</tr>
<tr>
<td>14.705</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/CIN</td>
</tr>
<tr>
<td>14.745</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/COUT</td>
</tr>
<tr>
<td>14.745</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/CIN</td>
</tr>
<tr>
<td>14.785</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/COUT</td>
</tr>
<tr>
<td>14.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C134[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/CIN</td>
</tr>
<tr>
<td>14.865</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C134[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/COUT</td>
</tr>
<tr>
<td>17.227</td>
<td>2.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/I0</td>
</tr>
<tr>
<td>17.681</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C134[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/F</td>
</tr>
<tr>
<td>18.856</td>
<td>1.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/I2</td>
</tr>
<tr>
<td>19.111</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R61C135[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/F</td>
</tr>
<tr>
<td>19.988</td>
<td>0.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C140[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/I2</td>
</tr>
<tr>
<td>20.353</td>
<td>0.365</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R65C140[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/F</td>
</tr>
<tr>
<td>20.670</td>
<td>0.317</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C137[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/I1</td>
</tr>
<tr>
<td>21.076</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>155</td>
<td>R65C137[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/F</td>
</tr>
<tr>
<td>23.786</td>
<td>2.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/I3</td>
</tr>
<tr>
<td>24.240</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/F</td>
</tr>
<tr>
<td>24.528</td>
<td>0.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/I3</td>
</tr>
<tr>
<td>24.982</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/F</td>
</tr>
<tr>
<td>26.709</td>
<td>1.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/I3</td>
</tr>
<tr>
<td>27.168</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/F</td>
</tr>
<tr>
<td>27.738</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/I0</td>
</tr>
<tr>
<td>27.969</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/F</td>
</tr>
<tr>
<td>29.115</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C138[2][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/I2</td>
</tr>
<tr>
<td>29.521</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R62C138[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/F</td>
</tr>
<tr>
<td>33.117</td>
<td>3.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s2/I2</td>
</tr>
<tr>
<td>33.348</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s2/F</td>
</tr>
<tr>
<td>37.343</td>
<td>3.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s1/I0</td>
</tr>
<tr>
<td>37.574</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s1/F</td>
</tr>
<tr>
<td>37.743</td>
<td>0.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C146[1][A]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s0/I0</td>
</tr>
<tr>
<td>38.206</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C146[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s0/F</td>
</tr>
<tr>
<td>38.816</td>
<td>0.610</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][B]</td>
<td>asic/cpu/cpu_0/icache/n572_s0/I0</td>
</tr>
<tr>
<td>39.292</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R86C151[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n572_s0/COUT</td>
</tr>
<tr>
<td>39.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C151[1][A]</td>
<td>asic/cpu/cpu_0/icache/n573_s0/CIN</td>
</tr>
<tr>
<td>39.332</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C151[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n573_s0/COUT</td>
</tr>
<tr>
<td>39.332</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][B]</td>
<td>asic/cpu/cpu_0/icache/n574_s0/CIN</td>
</tr>
<tr>
<td>39.372</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n574_s0/COUT</td>
</tr>
<tr>
<td>39.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][A]</td>
<td>asic/cpu/cpu_0/icache/n575_s0/CIN</td>
</tr>
<tr>
<td>39.412</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n575_s0/COUT</td>
</tr>
<tr>
<td>39.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][B]</td>
<td>asic/cpu/cpu_0/icache/n576_s0/CIN</td>
</tr>
<tr>
<td>39.452</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n576_s0/COUT</td>
</tr>
<tr>
<td>39.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][A]</td>
<td>asic/cpu/cpu_0/icache/n577_s0/CIN</td>
</tr>
<tr>
<td>39.492</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n577_s0/COUT</td>
</tr>
<tr>
<td>39.492</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][B]</td>
<td>asic/cpu/cpu_0/icache/n578_s0/CIN</td>
</tr>
<tr>
<td>39.532</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n578_s0/COUT</td>
</tr>
<tr>
<td>39.532</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][A]</td>
<td>asic/cpu/cpu_0/icache/n579_s0/CIN</td>
</tr>
<tr>
<td>39.572</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n579_s0/COUT</td>
</tr>
<tr>
<td>39.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][B]</td>
<td>asic/cpu/cpu_0/icache/n580_s0/CIN</td>
</tr>
<tr>
<td>39.612</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n580_s0/COUT</td>
</tr>
<tr>
<td>39.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][A]</td>
<td>asic/cpu/cpu_0/icache/n581_s0/CIN</td>
</tr>
<tr>
<td>39.652</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n581_s0/COUT</td>
</tr>
<tr>
<td>39.652</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][B]</td>
<td>asic/cpu/cpu_0/icache/n582_s0/CIN</td>
</tr>
<tr>
<td>39.692</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n582_s0/COUT</td>
</tr>
<tr>
<td>39.692</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][A]</td>
<td>asic/cpu/cpu_0/icache/n583_s0/CIN</td>
</tr>
<tr>
<td>39.732</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n583_s0/COUT</td>
</tr>
<tr>
<td>40.263</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][A]</td>
<td>asic/cpu/cpu_0/icache/way1_hit_s1/I2</td>
</tr>
<tr>
<td>40.669</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R86C149[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/way1_hit_s1/F</td>
</tr>
<tr>
<td>42.846</td>
<td>2.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C115[0][B]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_14_s0/I3</td>
</tr>
<tr>
<td>43.252</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R90C115[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_14_s0/F</td>
</tr>
<tr>
<td>43.557</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C118[1][B]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_14_s/I0</td>
</tr>
<tr>
<td>44.020</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R90C118[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_14_s/F</td>
</tr>
<tr>
<td>45.134</td>
<td>1.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C132[3][A]</td>
<td>asic/cpu/cpu_0/if_stage/asic_49_s/I0</td>
</tr>
<tr>
<td>45.367</td>
<td>0.233</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R94C132[3][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/asic_49_s/F</td>
</tr>
<tr>
<td>53.213</td>
<td>7.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1035_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>26.568</td>
<td>5.981</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1035_s0/CLK</td>
</tr>
<tr>
<td>26.533</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1035_s0</td>
</tr>
<tr>
<td>26.482</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C40[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1035_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.593, 16.736%; route: 37.470, 82.589%; tC2Q: 0.306, 0.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 8.937%; route: 5.981, 91.063%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-26.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1047_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.844</td>
<td>2.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C131[3][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/CLK</td>
</tr>
<tr>
<td>8.150</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R81C131[3][A]</td>
<td style=" font-weight:bold;">asic/cpu/cpu_0/addr_trans/tlb_entry/tlb_vppn[11]_11_s0/Q</td>
</tr>
<tr>
<td>14.105</td>
<td>5.955</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C132[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/I1</td>
</tr>
<tr>
<td>14.585</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C132[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1311_s0/COUT</td>
</tr>
<tr>
<td>14.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C133[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/CIN</td>
</tr>
<tr>
<td>14.625</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1312_s0/COUT</td>
</tr>
<tr>
<td>14.625</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/CIN</td>
</tr>
<tr>
<td>14.665</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1313_s0/COUT</td>
</tr>
<tr>
<td>14.665</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/CIN</td>
</tr>
<tr>
<td>14.705</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1314_s0/COUT</td>
</tr>
<tr>
<td>14.705</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/CIN</td>
</tr>
<tr>
<td>14.745</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1315_s0/COUT</td>
</tr>
<tr>
<td>14.745</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/CIN</td>
</tr>
<tr>
<td>14.785</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1316_s0/COUT</td>
</tr>
<tr>
<td>14.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C133[2][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C133[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1317_s0/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C134[0][A]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/CIN</td>
</tr>
<tr>
<td>14.865</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C134[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/n1318_s0/COUT</td>
</tr>
<tr>
<td>17.227</td>
<td>2.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/I0</td>
</tr>
<tr>
<td>17.681</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C134[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_0_s25/F</td>
</tr>
<tr>
<td>18.856</td>
<td>1.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/I2</td>
</tr>
<tr>
<td>19.111</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R61C135[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s4/F</td>
</tr>
<tr>
<td>19.988</td>
<td>0.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C140[3][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/I2</td>
</tr>
<tr>
<td>20.353</td>
<td>0.365</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R65C140[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s1/F</td>
</tr>
<tr>
<td>20.670</td>
<td>0.317</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C137[0][B]</td>
<td>asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/I1</td>
</tr>
<tr>
<td>21.076</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>155</td>
<td>R65C137[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/addr_trans/tlb_entry/en_match0/match0_en_1_s/F</td>
</tr>
<tr>
<td>23.786</td>
<td>2.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/I3</td>
</tr>
<tr>
<td>24.240</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C133[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s20/F</td>
</tr>
<tr>
<td>24.528</td>
<td>0.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/I3</td>
</tr>
<tr>
<td>24.982</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C134[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s8/F</td>
</tr>
<tr>
<td>26.709</td>
<td>1.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/I3</td>
</tr>
<tr>
<td>27.168</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C141[3][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s3/F</td>
</tr>
<tr>
<td>27.738</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/I0</td>
</tr>
<tr>
<td>27.969</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C141[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s2/F</td>
</tr>
<tr>
<td>29.115</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C138[2][A]</td>
<td>asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/I2</td>
</tr>
<tr>
<td>29.521</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R62C138[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/fs_excp_pif_s1/F</td>
</tr>
<tr>
<td>33.117</td>
<td>3.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s2/I2</td>
</tr>
<tr>
<td>33.348</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C147[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s2/F</td>
</tr>
<tr>
<td>37.343</td>
<td>3.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s1/I0</td>
</tr>
<tr>
<td>37.574</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C146[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s1/F</td>
</tr>
<tr>
<td>37.743</td>
<td>0.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C146[1][A]</td>
<td>asic/cpu/cpu_0/icache/real_tag_7_s0/I0</td>
</tr>
<tr>
<td>38.206</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C146[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/real_tag_7_s0/F</td>
</tr>
<tr>
<td>38.816</td>
<td>0.610</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][B]</td>
<td>asic/cpu/cpu_0/icache/n572_s0/I0</td>
</tr>
<tr>
<td>39.292</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R86C151[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n572_s0/COUT</td>
</tr>
<tr>
<td>39.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C151[1][A]</td>
<td>asic/cpu/cpu_0/icache/n573_s0/CIN</td>
</tr>
<tr>
<td>39.332</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C151[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n573_s0/COUT</td>
</tr>
<tr>
<td>39.332</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][B]</td>
<td>asic/cpu/cpu_0/icache/n574_s0/CIN</td>
</tr>
<tr>
<td>39.372</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n574_s0/COUT</td>
</tr>
<tr>
<td>39.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][A]</td>
<td>asic/cpu/cpu_0/icache/n575_s0/CIN</td>
</tr>
<tr>
<td>39.412</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n575_s0/COUT</td>
</tr>
<tr>
<td>39.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][B]</td>
<td>asic/cpu/cpu_0/icache/n576_s0/CIN</td>
</tr>
<tr>
<td>39.452</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n576_s0/COUT</td>
</tr>
<tr>
<td>39.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][A]</td>
<td>asic/cpu/cpu_0/icache/n577_s0/CIN</td>
</tr>
<tr>
<td>39.492</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n577_s0/COUT</td>
</tr>
<tr>
<td>39.492</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][B]</td>
<td>asic/cpu/cpu_0/icache/n578_s0/CIN</td>
</tr>
<tr>
<td>39.532</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n578_s0/COUT</td>
</tr>
<tr>
<td>39.532</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][A]</td>
<td>asic/cpu/cpu_0/icache/n579_s0/CIN</td>
</tr>
<tr>
<td>39.572</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n579_s0/COUT</td>
</tr>
<tr>
<td>39.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][B]</td>
<td>asic/cpu/cpu_0/icache/n580_s0/CIN</td>
</tr>
<tr>
<td>39.612</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n580_s0/COUT</td>
</tr>
<tr>
<td>39.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][A]</td>
<td>asic/cpu/cpu_0/icache/n581_s0/CIN</td>
</tr>
<tr>
<td>39.652</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n581_s0/COUT</td>
</tr>
<tr>
<td>39.652</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][B]</td>
<td>asic/cpu/cpu_0/icache/n582_s0/CIN</td>
</tr>
<tr>
<td>39.692</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n582_s0/COUT</td>
</tr>
<tr>
<td>39.692</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][A]</td>
<td>asic/cpu/cpu_0/icache/n583_s0/CIN</td>
</tr>
<tr>
<td>39.732</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/n583_s0/COUT</td>
</tr>
<tr>
<td>40.263</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][A]</td>
<td>asic/cpu/cpu_0/icache/way1_hit_s1/I2</td>
</tr>
<tr>
<td>40.669</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R86C149[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/way1_hit_s1/F</td>
</tr>
<tr>
<td>42.940</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R93C112[3][B]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_26_s0/I3</td>
</tr>
<tr>
<td>43.399</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R93C112[3][B]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_26_s0/F</td>
</tr>
<tr>
<td>43.995</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C118[2][A]</td>
<td>asic/cpu/cpu_0/icache/inst_rdata_26_s/I0</td>
</tr>
<tr>
<td>44.226</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R94C118[2][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/icache/inst_rdata_26_s/F</td>
</tr>
<tr>
<td>45.046</td>
<td>0.820</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C133[3][A]</td>
<td>asic/cpu/cpu_0/if_stage/asic_37_s/I0</td>
</tr>
<tr>
<td>45.279</td>
<td>0.233</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R94C133[3][A]</td>
<td style=" background: #97FFFF;">asic/cpu/cpu_0/if_stage/asic_37_s/F</td>
</tr>
<tr>
<td>53.135</td>
<td>7.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1047_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>26.501</td>
<td>5.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1047_s0/CLK</td>
</tr>
<tr>
<td>26.466</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1047_s0</td>
</tr>
<tr>
<td>26.415</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C39[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1047_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.929, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.414, 16.370%; route: 37.571, 82.955%; tC2Q: 0.306, 0.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 9.029%; route: 5.914, 90.971%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.704</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.268</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_value_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>40.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>43.406</td>
<td>2.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C115[0][A]</td>
<td>cnt_value_15_s0/CLK</td>
</tr>
<tr>
<td>43.550</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R94C115[0][A]</td>
<td style=" font-weight:bold;">cnt_value_15_s0/Q</td>
</tr>
<tr>
<td>43.651</td>
<td>0.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R93C115[1][A]</td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s2/I3</td>
</tr>
<tr>
<td>43.911</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R93C115[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu_reset_chain/output_chain/sync_9_s2/F</td>
</tr>
<tr>
<td>44.564</td>
<td>0.653</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C115[3][B]</td>
<td style=" font-weight:bold;">asic/cpu_reset_chain/output_chain/sync_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>44.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>46.327</td>
<td>1.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C115[3][B]</td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s0/CLK</td>
</tr>
<tr>
<td>46.362</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s0</td>
</tr>
<tr>
<td>46.268</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R71C115[3][B]</td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.921</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 17.055%; route: 2.825, 82.945%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 22.453%; route: 0.754, 65.112%; tC2Q: 0.144, 12.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.412, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.696</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.679</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_value_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>40.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>43.402</td>
<td>2.821</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C116[0][B]</td>
<td>cnt_value_4_s0/CLK</td>
</tr>
<tr>
<td>43.543</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R94C116[0][B]</td>
<td style=" font-weight:bold;">cnt_value_4_s0/Q</td>
</tr>
<tr>
<td>43.618</td>
<td>0.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R94C116[3][A]</td>
<td>n99_s48/I0</td>
</tr>
<tr>
<td>43.766</td>
<td>0.148</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R94C116[3][A]</td>
<td style=" background: #97FFFF;">n99_s48/F</td>
</tr>
<tr>
<td>44.679</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C115[3][B]</td>
<td style=" font-weight:bold;">asic/cpu_reset_chain/output_chain/sync_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>44.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>46.327</td>
<td>1.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C115[3][B]</td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s0/CLK</td>
</tr>
<tr>
<td>46.362</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s0</td>
</tr>
<tr>
<td>46.375</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R71C115[3][B]</td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.925</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 17.075%; route: 2.821, 82.925%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 11.590%; route: 0.988, 77.369%; tC2Q: 0.141, 11.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.412, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.638</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_7_data_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6576</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>44.249</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C62[1][B]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_7_data_28_s0/CLK</td>
</tr>
<tr>
<td>44.390</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R66C62[1][B]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeIn_rsource/mem_7_data_28_s0/Q</td>
</tr>
<tr>
<td>44.456</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C62[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/n344_s27/I1</td>
</tr>
<tr>
<td>44.602</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R66C62[2][B]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n344_s27/F</td>
</tr>
<tr>
<td>44.602</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C62[2][A]</td>
<td>asic/axi4asource/nodeIn_rsink/n344_s23/I1</td>
</tr>
<tr>
<td>44.694</td>
<td>0.092</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C62[2][A]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n344_s23/O</td>
</tr>
<tr>
<td>44.694</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C62[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/n344_s21/I1</td>
</tr>
<tr>
<td>44.724</td>
<td>0.030</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C62[2][B]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n344_s21/O</td>
</tr>
<tr>
<td>44.727</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C62[2][B]</td>
<td style=" font-weight:bold;">asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>44.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>46.318</td>
<td>1.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C62[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_31_s0/CLK</td>
</tr>
<tr>
<td>46.353</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_31_s0</td>
</tr>
<tr>
<td>46.365</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C62[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.069</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.395, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.268, 56.067%; route: 0.069, 14.435%; tC2Q: 0.141, 29.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.403, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.392</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_4_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6576</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>44.284</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C65[1][B]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_4_data_4_s0/CLK</td>
</tr>
<tr>
<td>44.425</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R78C65[1][B]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeIn_rsource/mem_4_data_4_s0/Q</td>
</tr>
<tr>
<td>44.491</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R78C65[2][A]</td>
<td>asic/axi4asource/nodeIn_rsink/n368_s26/I0</td>
</tr>
<tr>
<td>44.637</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R78C65[2][A]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n368_s26/F</td>
</tr>
<tr>
<td>44.637</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C65[2][A]</td>
<td>asic/axi4asource/nodeIn_rsink/n368_s23/I0</td>
</tr>
<tr>
<td>44.729</td>
<td>0.092</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C65[2][A]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n368_s23/O</td>
</tr>
<tr>
<td>44.729</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C65[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/n368_s21/I1</td>
</tr>
<tr>
<td>44.759</td>
<td>0.030</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C65[2][B]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n368_s21/O</td>
</tr>
<tr>
<td>44.762</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C65[2][B]</td>
<td style=" font-weight:bold;">asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>44.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>46.345</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C65[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_7_s0/CLK</td>
</tr>
<tr>
<td>46.380</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_7_s0</td>
</tr>
<tr>
<td>46.392</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R78C65[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.061</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.430, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.268, 56.067%; route: 0.069, 14.435%; tC2Q: 0.141, 29.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.430, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.392</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_0_data_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6576</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>44.284</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C55[2][B]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_0_data_26_s0/CLK</td>
</tr>
<tr>
<td>44.425</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R60C55[2][B]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeIn_rsource/mem_0_data_26_s0/Q</td>
</tr>
<tr>
<td>44.491</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C55[1][A]</td>
<td>asic/axi4asource/nodeIn_rsink/n346_s24/I0</td>
</tr>
<tr>
<td>44.637</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R60C55[1][A]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n346_s24/F</td>
</tr>
<tr>
<td>44.637</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C55[1][A]</td>
<td>asic/axi4asource/nodeIn_rsink/n346_s22/I0</td>
</tr>
<tr>
<td>44.729</td>
<td>0.092</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C55[1][A]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n346_s22/O</td>
</tr>
<tr>
<td>44.729</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C55[0][B]</td>
<td>asic/axi4asource/nodeIn_rsink/n346_s21/I0</td>
</tr>
<tr>
<td>44.759</td>
<td>0.030</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C55[0][B]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n346_s21/O</td>
</tr>
<tr>
<td>44.762</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C55[0][B]</td>
<td style=" font-weight:bold;">asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>44.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>46.345</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C55[0][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_29_s0/CLK</td>
</tr>
<tr>
<td>46.380</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_29_s0</td>
</tr>
<tr>
<td>46.392</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C55[0][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.061</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.430, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.268, 56.067%; route: 0.069, 14.435%; tC2Q: 0.141, 29.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.430, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.385</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_4_id_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_35_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6576</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>44.277</td>
<td>1.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C65[1][B]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_4_id_0_s0/CLK</td>
</tr>
<tr>
<td>44.418</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R62C65[1][B]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeIn_rsource/mem_4_id_0_s0/Q</td>
</tr>
<tr>
<td>44.484</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C65[2][A]</td>
<td>asic/axi4asource/nodeIn_rsink/n340_s26/I0</td>
</tr>
<tr>
<td>44.630</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R62C65[2][A]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n340_s26/F</td>
</tr>
<tr>
<td>44.630</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C65[2][A]</td>
<td>asic/axi4asource/nodeIn_rsink/n340_s23/I0</td>
</tr>
<tr>
<td>44.722</td>
<td>0.092</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C65[2][A]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n340_s23/O</td>
</tr>
<tr>
<td>44.722</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C65[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/n340_s21/I1</td>
</tr>
<tr>
<td>44.752</td>
<td>0.030</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C65[2][B]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n340_s21/O</td>
</tr>
<tr>
<td>44.755</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C65[2][B]</td>
<td style=" font-weight:bold;">asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_35_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>44.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>46.338</td>
<td>1.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C65[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_35_s0/CLK</td>
</tr>
<tr>
<td>46.373</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_35_s0</td>
</tr>
<tr>
<td>46.385</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C65[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_35_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.061</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.423, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.268, 56.067%; route: 0.069, 14.435%; tC2Q: 0.141, 29.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.423, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.628</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.377</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_1_data_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6576</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>44.269</td>
<td>1.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C65[1][B]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_1_data_22_s0/CLK</td>
</tr>
<tr>
<td>44.410</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R72C65[1][B]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeIn_rsource/mem_1_data_22_s0/Q</td>
</tr>
<tr>
<td>44.476</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C65[3][A]</td>
<td>asic/axi4asource/nodeIn_rsink/n350_s24/I1</td>
</tr>
<tr>
<td>44.624</td>
<td>0.148</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R72C65[3][A]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n350_s24/F</td>
</tr>
<tr>
<td>44.624</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C65[3][A]</td>
<td>asic/axi4asource/nodeIn_rsink/n350_s22/I0</td>
</tr>
<tr>
<td>44.716</td>
<td>0.092</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R72C65[3][A]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n350_s22/O</td>
</tr>
<tr>
<td>44.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C65[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/n350_s21/I0</td>
</tr>
<tr>
<td>44.746</td>
<td>0.030</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R72C65[2][B]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n350_s21/O</td>
</tr>
<tr>
<td>44.749</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C65[2][B]</td>
<td style=" font-weight:bold;">asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>44.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>46.330</td>
<td>1.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C65[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_25_s0/CLK</td>
</tr>
<tr>
<td>46.365</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_25_s0</td>
</tr>
<tr>
<td>46.377</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R72C65[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.061</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.415, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 56.250%; route: 0.069, 14.375%; tC2Q: 0.141, 29.375%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.415, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.628</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.390</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_2_data_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6576</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>44.282</td>
<td>1.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C57[0][B]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_2_data_27_s0/CLK</td>
</tr>
<tr>
<td>44.423</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R61C57[0][B]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeIn_rsource/mem_2_data_27_s0/Q</td>
</tr>
<tr>
<td>44.489</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C57[3][B]</td>
<td>asic/axi4asource/nodeIn_rsink/n345_s25/I0</td>
</tr>
<tr>
<td>44.637</td>
<td>0.148</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C57[3][B]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n345_s25/F</td>
</tr>
<tr>
<td>44.637</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C57[3][A]</td>
<td>asic/axi4asource/nodeIn_rsink/n345_s22/I1</td>
</tr>
<tr>
<td>44.729</td>
<td>0.092</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C57[3][A]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n345_s22/O</td>
</tr>
<tr>
<td>44.729</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C57[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/n345_s21/I0</td>
</tr>
<tr>
<td>44.759</td>
<td>0.030</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C57[2][B]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n345_s21/O</td>
</tr>
<tr>
<td>44.762</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C57[2][B]</td>
<td style=" font-weight:bold;">asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>44.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>46.343</td>
<td>1.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C57[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_30_s0/CLK</td>
</tr>
<tr>
<td>46.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_30_s0</td>
</tr>
<tr>
<td>46.390</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C57[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.061</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.428, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 56.250%; route: 0.069, 14.375%; tC2Q: 0.141, 29.375%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.428, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.628</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.385</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_3_data_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_34_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6576</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>44.277</td>
<td>1.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C55[0][B]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_3_data_31_s0/CLK</td>
</tr>
<tr>
<td>44.418</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R62C55[0][B]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeIn_rsource/mem_3_data_31_s0/Q</td>
</tr>
<tr>
<td>44.484</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C55[3][B]</td>
<td>asic/axi4asource/nodeIn_rsink/n341_s25/I1</td>
</tr>
<tr>
<td>44.632</td>
<td>0.148</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R62C55[3][B]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n341_s25/F</td>
</tr>
<tr>
<td>44.632</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C55[3][A]</td>
<td>asic/axi4asource/nodeIn_rsink/n341_s22/I1</td>
</tr>
<tr>
<td>44.724</td>
<td>0.092</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C55[3][A]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n341_s22/O</td>
</tr>
<tr>
<td>44.724</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C55[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/n341_s21/I0</td>
</tr>
<tr>
<td>44.754</td>
<td>0.030</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C55[2][B]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n341_s21/O</td>
</tr>
<tr>
<td>44.757</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C55[2][B]</td>
<td style=" font-weight:bold;">asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_34_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>44.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>46.338</td>
<td>1.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C55[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_34_s0/CLK</td>
</tr>
<tr>
<td>46.373</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_34_s0</td>
</tr>
<tr>
<td>46.385</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C55[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_34_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.061</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.423, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 56.250%; route: 0.069, 14.375%; tC2Q: 0.141, 29.375%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.423, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.627</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.398</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/axi4asink/nodeOut_wsink/ridx_gray_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/axi4asource/nodeOut_wsource/ridx_ridx_gray/output_chain_1/sync_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6576</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>44.292</td>
<td>1.437</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C68[1][A]</td>
<td>asic/lsdram/axi4asink/nodeOut_wsink/ridx_gray_1_s0/CLK</td>
</tr>
<tr>
<td>44.436</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R76C68[1][A]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeOut_wsink/ridx_gray_1_s0/Q</td>
</tr>
<tr>
<td>44.771</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C69[0][A]</td>
<td style=" font-weight:bold;">asic/axi4asource/nodeOut_wsource/ridx_ridx_gray/output_chain_1/sync_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>44.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>46.350</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C69[0][A]</td>
<td>asic/axi4asource/nodeOut_wsource/ridx_ridx_gray/output_chain_1/sync_2_s0/CLK</td>
</tr>
<tr>
<td>46.385</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/axi4asource/nodeOut_wsource/ridx_ridx_gray/output_chain_1/sync_2_s0</td>
</tr>
<tr>
<td>46.398</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R75C69[0][A]</td>
<td>asic/axi4asource/nodeOut_wsource/ridx_ridx_gray/output_chain_1/sync_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.058</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.437, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.335, 69.937%; tC2Q: 0.144, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.435, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.627</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.398</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/axi4asink/nodeOut_wsink/ridx_gray_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/axi4asource/nodeOut_wsource/ridx_ridx_gray/output_chain/sync_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6576</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>44.292</td>
<td>1.437</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C68[0][A]</td>
<td>asic/lsdram/axi4asink/nodeOut_wsink/ridx_gray_0_s0/CLK</td>
</tr>
<tr>
<td>44.436</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R76C68[0][A]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeOut_wsink/ridx_gray_0_s0/Q</td>
</tr>
<tr>
<td>44.771</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C69[0][B]</td>
<td style=" font-weight:bold;">asic/axi4asource/nodeOut_wsource/ridx_ridx_gray/output_chain/sync_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>44.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>46.350</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C69[0][B]</td>
<td>asic/axi4asource/nodeOut_wsource/ridx_ridx_gray/output_chain/sync_2_s0/CLK</td>
</tr>
<tr>
<td>46.385</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/axi4asource/nodeOut_wsource/ridx_ridx_gray/output_chain/sync_2_s0</td>
</tr>
<tr>
<td>46.398</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R75C69[0][B]</td>
<td>asic/axi4asource/nodeOut_wsource/ridx_ridx_gray/output_chain/sync_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.058</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.437, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.335, 69.937%; tC2Q: 0.144, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.435, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_6_data_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6576</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>44.280</td>
<td>1.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C58[0][A]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_6_data_13_s0/CLK</td>
</tr>
<tr>
<td>44.424</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R78C58[0][A]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeIn_rsource/mem_6_data_13_s0/Q</td>
</tr>
<tr>
<td>44.523</td>
<td>0.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C58[0][B]</td>
<td>asic/axi4asource/nodeIn_rsink/n359_s27/I0</td>
</tr>
<tr>
<td>44.669</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C58[0][B]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n359_s27/F</td>
</tr>
<tr>
<td>44.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C58[0][A]</td>
<td>asic/axi4asource/nodeIn_rsink/n359_s23/I1</td>
</tr>
<tr>
<td>44.761</td>
<td>0.092</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C58[0][A]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n359_s23/O</td>
</tr>
<tr>
<td>44.761</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C58[0][B]</td>
<td>asic/axi4asource/nodeIn_rsink/n359_s21/I1</td>
</tr>
<tr>
<td>44.791</td>
<td>0.030</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C58[0][B]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n359_s21/O</td>
</tr>
<tr>
<td>44.794</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C58[0][B]</td>
<td style=" font-weight:bold;">asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>44.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>46.352</td>
<td>1.437</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C58[0][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_16_s0/CLK</td>
</tr>
<tr>
<td>46.387</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_16_s0</td>
</tr>
<tr>
<td>46.399</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R76C58[0][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.072</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.426, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.268, 52.140%; route: 0.102, 19.844%; tC2Q: 0.144, 28.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.437, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.604</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_0_data_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6576</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>44.287</td>
<td>1.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C66[0][B]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_0_data_9_s0/CLK</td>
</tr>
<tr>
<td>44.431</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R74C66[0][B]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeIn_rsource/mem_0_data_9_s0/Q</td>
</tr>
<tr>
<td>44.524</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C66[3][A]</td>
<td>asic/axi4asource/nodeIn_rsink/n363_s24/I0</td>
</tr>
<tr>
<td>44.672</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R75C66[3][A]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n363_s24/F</td>
</tr>
<tr>
<td>44.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C66[3][A]</td>
<td>asic/axi4asource/nodeIn_rsink/n363_s22/I0</td>
</tr>
<tr>
<td>44.764</td>
<td>0.092</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R75C66[3][A]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n363_s22/O</td>
</tr>
<tr>
<td>44.764</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C66[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/n363_s21/I0</td>
</tr>
<tr>
<td>44.794</td>
<td>0.030</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R75C66[2][B]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n363_s21/O</td>
</tr>
<tr>
<td>44.797</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C66[2][B]</td>
<td style=" font-weight:bold;">asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>44.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>46.354</td>
<td>1.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C66[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_12_s0/CLK</td>
</tr>
<tr>
<td>46.389</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_12_s0</td>
</tr>
<tr>
<td>46.401</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R75C66[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.067</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.433, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 52.941%; route: 0.096, 18.824%; tC2Q: 0.144, 28.235%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.439, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.604</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.799</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.403</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_4_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6576</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>44.291</td>
<td>1.437</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C67[1][A]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_4_data_1_s0/CLK</td>
</tr>
<tr>
<td>44.435</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R74C67[1][A]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeIn_rsource/mem_4_data_1_s0/Q</td>
</tr>
<tr>
<td>44.528</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C66[2][A]</td>
<td>asic/axi4asource/nodeIn_rsink/n371_s26/I0</td>
</tr>
<tr>
<td>44.674</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C66[2][A]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n371_s26/F</td>
</tr>
<tr>
<td>44.674</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C66[2][A]</td>
<td>asic/axi4asource/nodeIn_rsink/n371_s23/I0</td>
</tr>
<tr>
<td>44.766</td>
<td>0.092</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C66[2][A]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n371_s23/O</td>
</tr>
<tr>
<td>44.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C66[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/n371_s21/I1</td>
</tr>
<tr>
<td>44.796</td>
<td>0.030</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C66[2][B]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n371_s21/O</td>
</tr>
<tr>
<td>44.799</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C66[2][B]</td>
<td style=" font-weight:bold;">asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>44.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>46.356</td>
<td>1.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C66[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_4_s0/CLK</td>
</tr>
<tr>
<td>46.391</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_4_s0</td>
</tr>
<tr>
<td>46.403</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R74C66[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.065</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.437, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.268, 52.756%; route: 0.096, 18.898%; tC2Q: 0.144, 28.346%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.441, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.604</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.397</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_7_data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6576</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>44.285</td>
<td>1.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C66[1][A]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_7_data_5_s0/CLK</td>
</tr>
<tr>
<td>44.429</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R75C66[1][A]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeIn_rsource/mem_7_data_5_s0/Q</td>
</tr>
<tr>
<td>44.522</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C65[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/n367_s27/I1</td>
</tr>
<tr>
<td>44.668</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R75C65[2][B]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n367_s27/F</td>
</tr>
<tr>
<td>44.668</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C65[2][A]</td>
<td>asic/axi4asource/nodeIn_rsink/n367_s23/I1</td>
</tr>
<tr>
<td>44.760</td>
<td>0.092</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R75C65[2][A]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n367_s23/O</td>
</tr>
<tr>
<td>44.760</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C65[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/n367_s21/I1</td>
</tr>
<tr>
<td>44.790</td>
<td>0.030</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R75C65[2][B]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n367_s21/O</td>
</tr>
<tr>
<td>44.793</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C65[2][B]</td>
<td style=" font-weight:bold;">asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>44.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>46.350</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C65[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_8_s0/CLK</td>
</tr>
<tr>
<td>46.385</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_8_s0</td>
</tr>
<tr>
<td>46.397</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R75C65[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.065</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.431, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.268, 52.756%; route: 0.096, 18.898%; tC2Q: 0.144, 28.346%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.435, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.604</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_5_data_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6576</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>44.258</td>
<td>1.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C58[0][A]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_5_data_16_s0/CLK</td>
</tr>
<tr>
<td>44.402</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R65C58[0][A]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeIn_rsource/mem_5_data_16_s0/Q</td>
</tr>
<tr>
<td>44.495</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C57[2][A]</td>
<td>asic/axi4asource/nodeIn_rsink/n356_s26/I1</td>
</tr>
<tr>
<td>44.641</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C57[2][A]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n356_s26/F</td>
</tr>
<tr>
<td>44.641</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C57[2][A]</td>
<td>asic/axi4asource/nodeIn_rsink/n356_s23/I0</td>
</tr>
<tr>
<td>44.733</td>
<td>0.092</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C57[2][A]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n356_s23/O</td>
</tr>
<tr>
<td>44.733</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C57[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/n356_s21/I1</td>
</tr>
<tr>
<td>44.763</td>
<td>0.030</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C57[2][B]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n356_s21/O</td>
</tr>
<tr>
<td>44.766</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C57[2][B]</td>
<td style=" font-weight:bold;">asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>44.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>46.323</td>
<td>1.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C57[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_19_s0/CLK</td>
</tr>
<tr>
<td>46.358</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_19_s0</td>
</tr>
<tr>
<td>46.370</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C57[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.065</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.404, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.268, 52.756%; route: 0.096, 18.898%; tC2Q: 0.144, 28.346%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.408, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.763</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_2_data_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6576</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>44.253</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C59[0][B]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_2_data_21_s0/CLK</td>
</tr>
<tr>
<td>44.397</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R66C59[0][B]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeIn_rsource/mem_2_data_21_s0/Q</td>
</tr>
<tr>
<td>44.490</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C58[3][B]</td>
<td>asic/axi4asource/nodeIn_rsink/n351_s25/I0</td>
</tr>
<tr>
<td>44.638</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C58[3][B]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n351_s25/F</td>
</tr>
<tr>
<td>44.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C58[3][A]</td>
<td>asic/axi4asource/nodeIn_rsink/n351_s22/I1</td>
</tr>
<tr>
<td>44.730</td>
<td>0.092</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C58[3][A]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n351_s22/O</td>
</tr>
<tr>
<td>44.730</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C58[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/n351_s21/I0</td>
</tr>
<tr>
<td>44.760</td>
<td>0.030</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C58[2][B]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n351_s21/O</td>
</tr>
<tr>
<td>44.763</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C58[2][B]</td>
<td style=" font-weight:bold;">asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>44.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>46.318</td>
<td>1.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C58[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_24_s0/CLK</td>
</tr>
<tr>
<td>46.353</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_24_s0</td>
</tr>
<tr>
<td>46.365</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C58[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.065</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.399, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 52.941%; route: 0.096, 18.824%; tC2Q: 0.144, 28.235%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.403, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_0_data_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6576</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>44.278</td>
<td>1.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C58[2][B]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_0_data_23_s0/CLK</td>
</tr>
<tr>
<td>44.422</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R61C58[2][B]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeIn_rsource/mem_0_data_23_s0/Q</td>
</tr>
<tr>
<td>44.515</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C58[3][A]</td>
<td>asic/axi4asource/nodeIn_rsink/n349_s24/I0</td>
</tr>
<tr>
<td>44.663</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C58[3][A]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n349_s24/F</td>
</tr>
<tr>
<td>44.663</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C58[3][A]</td>
<td>asic/axi4asource/nodeIn_rsink/n349_s22/I0</td>
</tr>
<tr>
<td>44.755</td>
<td>0.092</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C58[3][A]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n349_s22/O</td>
</tr>
<tr>
<td>44.755</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C58[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/n349_s21/I0</td>
</tr>
<tr>
<td>44.785</td>
<td>0.030</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C58[2][B]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n349_s21/O</td>
</tr>
<tr>
<td>44.788</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C58[2][B]</td>
<td style=" font-weight:bold;">asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>44.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>46.342</td>
<td>1.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C58[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_26_s0/CLK</td>
</tr>
<tr>
<td>46.377</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_26_s0</td>
</tr>
<tr>
<td>46.389</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C58[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.064</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.424, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 52.941%; route: 0.096, 18.824%; tC2Q: 0.144, 28.235%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.427, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_1_data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6576</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>44.286</td>
<td>1.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C63[1][A]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_1_data_6_s0/CLK</td>
</tr>
<tr>
<td>44.430</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R77C63[1][A]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeIn_rsource/mem_1_data_6_s0/Q</td>
</tr>
<tr>
<td>44.523</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C63[3][A]</td>
<td>asic/axi4asource/nodeIn_rsink/n366_s24/I1</td>
</tr>
<tr>
<td>44.671</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C63[3][A]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n366_s24/F</td>
</tr>
<tr>
<td>44.671</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C63[3][A]</td>
<td>asic/axi4asource/nodeIn_rsink/n366_s22/I0</td>
</tr>
<tr>
<td>44.763</td>
<td>0.092</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C63[3][A]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n366_s22/O</td>
</tr>
<tr>
<td>44.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C63[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/n366_s21/I0</td>
</tr>
<tr>
<td>44.793</td>
<td>0.030</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C63[2][B]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n366_s21/O</td>
</tr>
<tr>
<td>44.796</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C63[2][B]</td>
<td style=" font-weight:bold;">asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>44.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>46.348</td>
<td>1.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C63[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_9_s0/CLK</td>
</tr>
<tr>
<td>46.383</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_9_s0</td>
</tr>
<tr>
<td>46.395</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R76C63[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.062</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.431, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 52.941%; route: 0.096, 18.824%; tC2Q: 0.144, 28.235%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.433, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.784</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_5_data_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_33_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6576</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>44.276</td>
<td>1.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C56[1][B]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_5_data_30_s0/CLK</td>
</tr>
<tr>
<td>44.420</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C56[1][B]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeIn_rsource/mem_5_data_30_s0/Q</td>
</tr>
<tr>
<td>44.513</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C56[2][A]</td>
<td>asic/axi4asource/nodeIn_rsink/n342_s26/I1</td>
</tr>
<tr>
<td>44.659</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C56[2][A]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n342_s26/F</td>
</tr>
<tr>
<td>44.659</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C56[2][A]</td>
<td>asic/axi4asource/nodeIn_rsink/n342_s23/I0</td>
</tr>
<tr>
<td>44.751</td>
<td>0.092</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C56[2][A]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n342_s23/O</td>
</tr>
<tr>
<td>44.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C56[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/n342_s21/I1</td>
</tr>
<tr>
<td>44.781</td>
<td>0.030</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C56[2][B]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n342_s21/O</td>
</tr>
<tr>
<td>44.784</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C56[2][B]</td>
<td style=" font-weight:bold;">asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_33_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>44.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>46.334</td>
<td>1.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C56[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_33_s0/CLK</td>
</tr>
<tr>
<td>46.369</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_33_s0</td>
</tr>
<tr>
<td>46.381</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C56[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_33_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.058</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.422, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.268, 52.756%; route: 0.096, 18.898%; tC2Q: 0.144, 28.346%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.419, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.596</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.392</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_0_data_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6576</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>44.286</td>
<td>1.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C59[1][A]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_0_data_10_s0/CLK</td>
</tr>
<tr>
<td>44.430</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R77C59[1][A]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeIn_rsource/mem_0_data_10_s0/Q</td>
</tr>
<tr>
<td>44.523</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C59[3][A]</td>
<td>asic/axi4asource/nodeIn_rsink/n362_s24/I0</td>
</tr>
<tr>
<td>44.671</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C59[3][A]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n362_s24/F</td>
</tr>
<tr>
<td>44.671</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C59[3][A]</td>
<td>asic/axi4asource/nodeIn_rsink/n362_s22/I0</td>
</tr>
<tr>
<td>44.763</td>
<td>0.092</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C59[3][A]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n362_s22/O</td>
</tr>
<tr>
<td>44.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C59[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/n362_s21/I0</td>
</tr>
<tr>
<td>44.793</td>
<td>0.030</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C59[2][B]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n362_s21/O</td>
</tr>
<tr>
<td>44.796</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C59[2][B]</td>
<td style=" font-weight:bold;">asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>44.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>46.345</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C59[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_13_s0/CLK</td>
</tr>
<tr>
<td>46.380</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_13_s0</td>
</tr>
<tr>
<td>46.392</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R78C59[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.059</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.431, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 52.941%; route: 0.096, 18.824%; tC2Q: 0.144, 28.235%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.430, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.596</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.390</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_0_data_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_32_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6576</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>44.284</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C55[2][A]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_0_data_29_s0/CLK</td>
</tr>
<tr>
<td>44.428</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R60C55[2][A]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeIn_rsource/mem_0_data_29_s0/Q</td>
</tr>
<tr>
<td>44.521</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C55[3][A]</td>
<td>asic/axi4asource/nodeIn_rsink/n343_s24/I0</td>
</tr>
<tr>
<td>44.669</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C55[3][A]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n343_s24/F</td>
</tr>
<tr>
<td>44.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C55[3][A]</td>
<td>asic/axi4asource/nodeIn_rsink/n343_s22/I0</td>
</tr>
<tr>
<td>44.761</td>
<td>0.092</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C55[3][A]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n343_s22/O</td>
</tr>
<tr>
<td>44.761</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C55[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/n343_s21/I0</td>
</tr>
<tr>
<td>44.791</td>
<td>0.030</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C55[2][B]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n343_s21/O</td>
</tr>
<tr>
<td>44.794</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C55[2][B]</td>
<td style=" font-weight:bold;">asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_32_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>44.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>46.343</td>
<td>1.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C55[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_32_s0/CLK</td>
</tr>
<tr>
<td>46.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_32_s0</td>
</tr>
<tr>
<td>46.390</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C55[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_32_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.059</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.430, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 52.941%; route: 0.096, 18.824%; tC2Q: 0.144, 28.235%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.428, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.596</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.397</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_4_data_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6576</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>44.293</td>
<td>1.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C68[1][A]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_4_data_3_s0/CLK</td>
</tr>
<tr>
<td>44.437</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R75C68[1][A]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeIn_rsource/mem_4_data_3_s0/Q</td>
</tr>
<tr>
<td>44.530</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C67[2][A]</td>
<td>asic/axi4asource/nodeIn_rsink/n369_s26/I0</td>
</tr>
<tr>
<td>44.676</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R75C67[2][A]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n369_s26/F</td>
</tr>
<tr>
<td>44.676</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C67[2][A]</td>
<td>asic/axi4asource/nodeIn_rsink/n369_s23/I0</td>
</tr>
<tr>
<td>44.768</td>
<td>0.092</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R75C67[2][A]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n369_s23/O</td>
</tr>
<tr>
<td>44.768</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C67[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/n369_s21/I1</td>
</tr>
<tr>
<td>44.798</td>
<td>0.030</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R75C67[2][B]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n369_s21/O</td>
</tr>
<tr>
<td>44.801</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C67[2][B]</td>
<td style=" font-weight:bold;">asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>44.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>46.350</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C67[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_6_s0/CLK</td>
</tr>
<tr>
<td>46.385</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_6_s0</td>
</tr>
<tr>
<td>46.397</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R75C67[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.057</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.439, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.268, 52.756%; route: 0.096, 18.898%; tC2Q: 0.144, 28.346%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.435, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.596</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.392</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_5_data_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6576</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>44.288</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C64[2][A]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_5_data_11_s0/CLK</td>
</tr>
<tr>
<td>44.432</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R78C64[2][A]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeIn_rsource/mem_5_data_11_s0/Q</td>
</tr>
<tr>
<td>44.525</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C63[2][A]</td>
<td>asic/axi4asource/nodeIn_rsink/n361_s26/I1</td>
</tr>
<tr>
<td>44.671</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C63[2][A]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n361_s26/F</td>
</tr>
<tr>
<td>44.671</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C63[2][A]</td>
<td>asic/axi4asource/nodeIn_rsink/n361_s23/I0</td>
</tr>
<tr>
<td>44.763</td>
<td>0.092</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C63[2][A]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n361_s23/O</td>
</tr>
<tr>
<td>44.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C63[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/n361_s21/I1</td>
</tr>
<tr>
<td>44.793</td>
<td>0.030</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C63[2][B]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n361_s21/O</td>
</tr>
<tr>
<td>44.796</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C63[2][B]</td>
<td style=" font-weight:bold;">asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>44.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>46.345</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C63[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_14_s0/CLK</td>
</tr>
<tr>
<td>46.380</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_14_s0</td>
</tr>
<tr>
<td>46.392</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R78C63[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.057</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.434, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.268, 52.756%; route: 0.096, 18.898%; tC2Q: 0.144, 28.346%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.430, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_1_data_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6576</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>44.292</td>
<td>1.437</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C60[1][A]</td>
<td>asic/lsdram/axi4asink/nodeIn_rsource/mem_1_data_14_s0/CLK</td>
</tr>
<tr>
<td>44.436</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R76C60[1][A]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeIn_rsource/mem_1_data_14_s0/Q</td>
</tr>
<tr>
<td>44.528</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C59[3][A]</td>
<td>asic/axi4asource/nodeIn_rsink/n358_s24/I1</td>
</tr>
<tr>
<td>44.676</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C59[3][A]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n358_s24/F</td>
</tr>
<tr>
<td>44.676</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C59[3][A]</td>
<td>asic/axi4asource/nodeIn_rsink/n358_s22/I0</td>
</tr>
<tr>
<td>44.768</td>
<td>0.092</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C59[3][A]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n358_s22/O</td>
</tr>
<tr>
<td>44.769</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C59[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/n358_s21/I0</td>
</tr>
<tr>
<td>44.799</td>
<td>0.030</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C59[2][B]</td>
<td style=" background: #97FFFF;">asic/axi4asource/nodeIn_rsink/n358_s21/O</td>
</tr>
<tr>
<td>44.801</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C59[2][B]</td>
<td style=" font-weight:bold;">asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>44.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>12618</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>46.348</td>
<td>1.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C59[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_17_s0/CLK</td>
</tr>
<tr>
<td>46.383</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_17_s0</td>
</tr>
<tr>
<td>46.395</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R76C59[2][B]</td>
<td>asic/axi4asource/nodeIn_rsink/io_deq_bits_deq_bits_reg/cdc_reg_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.057</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.437, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 52.941%; route: 0.096, 18.824%; tC2Q: 0.144, 28.235%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.433, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.274</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.532</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_value_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/lsdram/axi4asink/nodeOut_awsink/widx_widx_gray/output_chain_1/sync_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>6.544</td>
<td>5.957</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R95C116[2][A]</td>
<td>cnt_value_2_s0/CLK</td>
</tr>
<tr>
<td>6.850</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R95C116[2][A]</td>
<td style=" font-weight:bold;">cnt_value_2_s0/Q</td>
</tr>
<tr>
<td>6.977</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R95C116[3][A]</td>
<td>n46_s4/I0</td>
</tr>
<tr>
<td>7.436</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R95C116[3][A]</td>
<td style=" background: #97FFFF;">n46_s4/F</td>
</tr>
<tr>
<td>7.578</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C116[2][A]</td>
<td>n44_s7/I2</td>
</tr>
<tr>
<td>8.041</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R94C116[2][A]</td>
<td style=" background: #97FFFF;">n44_s7/F</td>
</tr>
<tr>
<td>8.471</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R93C115[0][A]</td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s3/I1</td>
</tr>
<tr>
<td>8.925</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R93C115[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu_reset_chain/output_chain/sync_9_s3/F</td>
</tr>
<tr>
<td>8.929</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R93C115[1][A]</td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s2/I2</td>
</tr>
<tr>
<td>9.160</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R93C115[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu_reset_chain/output_chain/sync_9_s2/F</td>
</tr>
<tr>
<td>10.996</td>
<td>1.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C114[3][A]</td>
<td>_asic_sram_reset_s/I0</td>
</tr>
<tr>
<td>11.377</td>
<td>0.381</td>
<td>tINS</td>
<td>RF</td>
<td>1063</td>
<td>R70C114[3][A]</td>
<td style=" background: #97FFFF;">_asic_sram_reset_s/F</td>
</tr>
<tr>
<td>16.807</td>
<td>5.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R77C60[0][A]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeOut_awsink/widx_widx_gray/output_chain_1/sync_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6576</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.845</td>
<td>2.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C60[0][A]</td>
<td>asic/lsdram/axi4asink/nodeOut_awsink/widx_widx_gray/output_chain_1/sync_2_s0/CLK</td>
</tr>
<tr>
<td>15.810</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/lsdram/axi4asink/nodeOut_awsink/widx_widx_gray/output_chain_1/sync_2_s0</td>
</tr>
<tr>
<td>15.532</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R77C60[0][A]</td>
<td>asic/lsdram/axi4asink/nodeOut_awsink/widx_widx_gray/output_chain_1/sync_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.699</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 8.969%; route: 5.957, 91.031%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.988, 19.372%; route: 7.968, 77.646%; tC2Q: 0.306, 2.982%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.991, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.274</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.532</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_value_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/lsdram/axi4asink/nodeOut_awsink/widx_widx_gray/output_chain/sync_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>6.544</td>
<td>5.957</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R95C116[2][A]</td>
<td>cnt_value_2_s0/CLK</td>
</tr>
<tr>
<td>6.850</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R95C116[2][A]</td>
<td style=" font-weight:bold;">cnt_value_2_s0/Q</td>
</tr>
<tr>
<td>6.977</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R95C116[3][A]</td>
<td>n46_s4/I0</td>
</tr>
<tr>
<td>7.436</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R95C116[3][A]</td>
<td style=" background: #97FFFF;">n46_s4/F</td>
</tr>
<tr>
<td>7.578</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C116[2][A]</td>
<td>n44_s7/I2</td>
</tr>
<tr>
<td>8.041</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R94C116[2][A]</td>
<td style=" background: #97FFFF;">n44_s7/F</td>
</tr>
<tr>
<td>8.471</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R93C115[0][A]</td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s3/I1</td>
</tr>
<tr>
<td>8.925</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R93C115[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu_reset_chain/output_chain/sync_9_s3/F</td>
</tr>
<tr>
<td>8.929</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R93C115[1][A]</td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s2/I2</td>
</tr>
<tr>
<td>9.160</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R93C115[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu_reset_chain/output_chain/sync_9_s2/F</td>
</tr>
<tr>
<td>10.996</td>
<td>1.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C114[3][A]</td>
<td>_asic_sram_reset_s/I0</td>
</tr>
<tr>
<td>11.377</td>
<td>0.381</td>
<td>tINS</td>
<td>RF</td>
<td>1063</td>
<td>R70C114[3][A]</td>
<td style=" background: #97FFFF;">_asic_sram_reset_s/F</td>
</tr>
<tr>
<td>16.807</td>
<td>5.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R77C60[0][B]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeOut_awsink/widx_widx_gray/output_chain/sync_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6576</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.845</td>
<td>2.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C60[0][B]</td>
<td>asic/lsdram/axi4asink/nodeOut_awsink/widx_widx_gray/output_chain/sync_0_s0/CLK</td>
</tr>
<tr>
<td>15.810</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/lsdram/axi4asink/nodeOut_awsink/widx_widx_gray/output_chain/sync_0_s0</td>
</tr>
<tr>
<td>15.532</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R77C60[0][B]</td>
<td>asic/lsdram/axi4asink/nodeOut_awsink/widx_widx_gray/output_chain/sync_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.699</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 8.969%; route: 5.957, 91.031%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.988, 19.372%; route: 7.968, 77.646%; tC2Q: 0.306, 2.982%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.991, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.274</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.532</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_value_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/lsdram/axi4asink/nodeOut_awsink/widx_widx_gray/output_chain/sync_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>6.544</td>
<td>5.957</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R95C116[2][A]</td>
<td>cnt_value_2_s0/CLK</td>
</tr>
<tr>
<td>6.850</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R95C116[2][A]</td>
<td style=" font-weight:bold;">cnt_value_2_s0/Q</td>
</tr>
<tr>
<td>6.977</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R95C116[3][A]</td>
<td>n46_s4/I0</td>
</tr>
<tr>
<td>7.436</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R95C116[3][A]</td>
<td style=" background: #97FFFF;">n46_s4/F</td>
</tr>
<tr>
<td>7.578</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C116[2][A]</td>
<td>n44_s7/I2</td>
</tr>
<tr>
<td>8.041</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R94C116[2][A]</td>
<td style=" background: #97FFFF;">n44_s7/F</td>
</tr>
<tr>
<td>8.471</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R93C115[0][A]</td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s3/I1</td>
</tr>
<tr>
<td>8.925</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R93C115[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu_reset_chain/output_chain/sync_9_s3/F</td>
</tr>
<tr>
<td>8.929</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R93C115[1][A]</td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s2/I2</td>
</tr>
<tr>
<td>9.160</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R93C115[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu_reset_chain/output_chain/sync_9_s2/F</td>
</tr>
<tr>
<td>10.996</td>
<td>1.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C114[3][A]</td>
<td>_asic_sram_reset_s/I0</td>
</tr>
<tr>
<td>11.377</td>
<td>0.381</td>
<td>tINS</td>
<td>RF</td>
<td>1063</td>
<td>R70C114[3][A]</td>
<td style=" background: #97FFFF;">_asic_sram_reset_s/F</td>
</tr>
<tr>
<td>16.807</td>
<td>5.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R77C60[1][B]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeOut_awsink/widx_widx_gray/output_chain/sync_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6576</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.845</td>
<td>2.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C60[1][B]</td>
<td>asic/lsdram/axi4asink/nodeOut_awsink/widx_widx_gray/output_chain/sync_2_s0/CLK</td>
</tr>
<tr>
<td>15.810</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/lsdram/axi4asink/nodeOut_awsink/widx_widx_gray/output_chain/sync_2_s0</td>
</tr>
<tr>
<td>15.532</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R77C60[1][B]</td>
<td>asic/lsdram/axi4asink/nodeOut_awsink/widx_widx_gray/output_chain/sync_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.699</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 8.969%; route: 5.957, 91.031%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.988, 19.372%; route: 7.968, 77.646%; tC2Q: 0.306, 2.982%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.991, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.274</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.532</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_value_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/lsdram/axi4asink/nodeOut_awsink/widx_widx_gray/output_chain/sync_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>6.544</td>
<td>5.957</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R95C116[2][A]</td>
<td>cnt_value_2_s0/CLK</td>
</tr>
<tr>
<td>6.850</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R95C116[2][A]</td>
<td style=" font-weight:bold;">cnt_value_2_s0/Q</td>
</tr>
<tr>
<td>6.977</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R95C116[3][A]</td>
<td>n46_s4/I0</td>
</tr>
<tr>
<td>7.436</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R95C116[3][A]</td>
<td style=" background: #97FFFF;">n46_s4/F</td>
</tr>
<tr>
<td>7.578</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C116[2][A]</td>
<td>n44_s7/I2</td>
</tr>
<tr>
<td>8.041</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R94C116[2][A]</td>
<td style=" background: #97FFFF;">n44_s7/F</td>
</tr>
<tr>
<td>8.471</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R93C115[0][A]</td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s3/I1</td>
</tr>
<tr>
<td>8.925</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R93C115[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu_reset_chain/output_chain/sync_9_s3/F</td>
</tr>
<tr>
<td>8.929</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R93C115[1][A]</td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s2/I2</td>
</tr>
<tr>
<td>9.160</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R93C115[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu_reset_chain/output_chain/sync_9_s2/F</td>
</tr>
<tr>
<td>10.996</td>
<td>1.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C114[3][A]</td>
<td>_asic_sram_reset_s/I0</td>
</tr>
<tr>
<td>11.377</td>
<td>0.381</td>
<td>tINS</td>
<td>RF</td>
<td>1063</td>
<td>R70C114[3][A]</td>
<td style=" background: #97FFFF;">_asic_sram_reset_s/F</td>
</tr>
<tr>
<td>16.807</td>
<td>5.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R77C60[1][A]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeOut_awsink/widx_widx_gray/output_chain/sync_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6576</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.845</td>
<td>2.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C60[1][A]</td>
<td>asic/lsdram/axi4asink/nodeOut_awsink/widx_widx_gray/output_chain/sync_1_s0/CLK</td>
</tr>
<tr>
<td>15.810</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/lsdram/axi4asink/nodeOut_awsink/widx_widx_gray/output_chain/sync_1_s0</td>
</tr>
<tr>
<td>15.532</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R77C60[1][A]</td>
<td>asic/lsdram/axi4asink/nodeOut_awsink/widx_widx_gray/output_chain/sync_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.699</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 8.969%; route: 5.957, 91.031%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.988, 19.372%; route: 7.968, 77.646%; tC2Q: 0.306, 2.982%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.991, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.662</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>6.450</td>
<td>5.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.744</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>5091</td>
<td>R48C21[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>9.662</td>
<td>2.918</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R91C0</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.165</td>
<td>4.915</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.891</td>
<td>2.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R91C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>8.856</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>8.436</td>
<td>-0.420</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R91C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 9.100%; route: 5.863, 90.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.918, 90.847%; tC2Q: 0.294, 9.153%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.726, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>6.450</td>
<td>5.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.744</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>5091</td>
<td>R48C21[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>9.654</td>
<td>2.911</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R100C0</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.165</td>
<td>4.915</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.891</td>
<td>2.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R100C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>8.856</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>8.436</td>
<td>-0.420</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R100C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 9.100%; route: 5.863, 90.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.911, 90.825%; tC2Q: 0.294, 9.175%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.726, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>6.450</td>
<td>5.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.744</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>5091</td>
<td>R48C21[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>9.647</td>
<td>2.903</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R73C0</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.165</td>
<td>4.915</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.891</td>
<td>2.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R73C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>8.856</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>8.436</td>
<td>-0.420</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R73C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 9.100%; route: 5.863, 90.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.903, 90.804%; tC2Q: 0.294, 9.196%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.726, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.639</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>6.450</td>
<td>5.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.744</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>5091</td>
<td>R48C21[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>9.639</td>
<td>2.895</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R64C0</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.165</td>
<td>4.915</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.891</td>
<td>2.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>8.856</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>8.436</td>
<td>-0.420</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 9.100%; route: 5.863, 90.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.895, 90.782%; tC2Q: 0.294, 9.218%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.726, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.104</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.639</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_value_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/lsdram/axi4asink/nodeOut_awsink/widx_widx_gray/output_chain_2/sync_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>6.544</td>
<td>5.957</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R95C116[2][A]</td>
<td>cnt_value_2_s0/CLK</td>
</tr>
<tr>
<td>6.850</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R95C116[2][A]</td>
<td style=" font-weight:bold;">cnt_value_2_s0/Q</td>
</tr>
<tr>
<td>6.977</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R95C116[3][A]</td>
<td>n46_s4/I0</td>
</tr>
<tr>
<td>7.436</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R95C116[3][A]</td>
<td style=" background: #97FFFF;">n46_s4/F</td>
</tr>
<tr>
<td>7.578</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C116[2][A]</td>
<td>n44_s7/I2</td>
</tr>
<tr>
<td>8.041</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R94C116[2][A]</td>
<td style=" background: #97FFFF;">n44_s7/F</td>
</tr>
<tr>
<td>8.471</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R93C115[0][A]</td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s3/I1</td>
</tr>
<tr>
<td>8.925</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R93C115[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu_reset_chain/output_chain/sync_9_s3/F</td>
</tr>
<tr>
<td>8.929</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R93C115[1][A]</td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s2/I2</td>
</tr>
<tr>
<td>9.160</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R93C115[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu_reset_chain/output_chain/sync_9_s2/F</td>
</tr>
<tr>
<td>10.996</td>
<td>1.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C114[3][A]</td>
<td>_asic_sram_reset_s/I0</td>
</tr>
<tr>
<td>11.377</td>
<td>0.381</td>
<td>tINS</td>
<td>RF</td>
<td>1063</td>
<td>R70C114[3][A]</td>
<td style=" background: #97FFFF;">_asic_sram_reset_s/F</td>
</tr>
<tr>
<td>16.639</td>
<td>5.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R76C60[2][A]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeOut_awsink/widx_widx_gray/output_chain_2/sync_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6576</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.847</td>
<td>2.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C60[2][A]</td>
<td>asic/lsdram/axi4asink/nodeOut_awsink/widx_widx_gray/output_chain_2/sync_2_s0/CLK</td>
</tr>
<tr>
<td>15.812</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/lsdram/axi4asink/nodeOut_awsink/widx_widx_gray/output_chain_2/sync_2_s0</td>
</tr>
<tr>
<td>15.534</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R76C60[2][A]</td>
<td>asic/lsdram/axi4asink/nodeOut_awsink/widx_widx_gray/output_chain_2/sync_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.697</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 8.969%; route: 5.957, 91.031%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.988, 19.694%; route: 7.800, 77.274%; tC2Q: 0.306, 3.031%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.993, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.104</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.639</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_value_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/lsdram/axi4asink/nodeOut_awsink/widx_widx_gray/output_chain_1/sync_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>6.544</td>
<td>5.957</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R95C116[2][A]</td>
<td>cnt_value_2_s0/CLK</td>
</tr>
<tr>
<td>6.850</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R95C116[2][A]</td>
<td style=" font-weight:bold;">cnt_value_2_s0/Q</td>
</tr>
<tr>
<td>6.977</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R95C116[3][A]</td>
<td>n46_s4/I0</td>
</tr>
<tr>
<td>7.436</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R95C116[3][A]</td>
<td style=" background: #97FFFF;">n46_s4/F</td>
</tr>
<tr>
<td>7.578</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C116[2][A]</td>
<td>n44_s7/I2</td>
</tr>
<tr>
<td>8.041</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R94C116[2][A]</td>
<td style=" background: #97FFFF;">n44_s7/F</td>
</tr>
<tr>
<td>8.471</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R93C115[0][A]</td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s3/I1</td>
</tr>
<tr>
<td>8.925</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R93C115[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu_reset_chain/output_chain/sync_9_s3/F</td>
</tr>
<tr>
<td>8.929</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R93C115[1][A]</td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s2/I2</td>
</tr>
<tr>
<td>9.160</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R93C115[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu_reset_chain/output_chain/sync_9_s2/F</td>
</tr>
<tr>
<td>10.996</td>
<td>1.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C114[3][A]</td>
<td>_asic_sram_reset_s/I0</td>
</tr>
<tr>
<td>11.377</td>
<td>0.381</td>
<td>tINS</td>
<td>RF</td>
<td>1063</td>
<td>R70C114[3][A]</td>
<td style=" background: #97FFFF;">_asic_sram_reset_s/F</td>
</tr>
<tr>
<td>16.639</td>
<td>5.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R76C60[2][B]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeOut_awsink/widx_widx_gray/output_chain_1/sync_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6576</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.847</td>
<td>2.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C60[2][B]</td>
<td>asic/lsdram/axi4asink/nodeOut_awsink/widx_widx_gray/output_chain_1/sync_0_s0/CLK</td>
</tr>
<tr>
<td>15.812</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/lsdram/axi4asink/nodeOut_awsink/widx_widx_gray/output_chain_1/sync_0_s0</td>
</tr>
<tr>
<td>15.534</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R76C60[2][B]</td>
<td>asic/lsdram/axi4asink/nodeOut_awsink/widx_widx_gray/output_chain_1/sync_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.697</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 8.969%; route: 5.957, 91.031%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.988, 19.694%; route: 7.800, 77.274%; tC2Q: 0.306, 3.031%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.993, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.104</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.639</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_value_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>asic/lsdram/axi4asink/nodeOut_awsink/widx_widx_gray/output_chain_1/sync_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>6.544</td>
<td>5.957</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R95C116[2][A]</td>
<td>cnt_value_2_s0/CLK</td>
</tr>
<tr>
<td>6.850</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R95C116[2][A]</td>
<td style=" font-weight:bold;">cnt_value_2_s0/Q</td>
</tr>
<tr>
<td>6.977</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R95C116[3][A]</td>
<td>n46_s4/I0</td>
</tr>
<tr>
<td>7.436</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R95C116[3][A]</td>
<td style=" background: #97FFFF;">n46_s4/F</td>
</tr>
<tr>
<td>7.578</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C116[2][A]</td>
<td>n44_s7/I2</td>
</tr>
<tr>
<td>8.041</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R94C116[2][A]</td>
<td style=" background: #97FFFF;">n44_s7/F</td>
</tr>
<tr>
<td>8.471</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R93C115[0][A]</td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s3/I1</td>
</tr>
<tr>
<td>8.925</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R93C115[0][A]</td>
<td style=" background: #97FFFF;">asic/cpu_reset_chain/output_chain/sync_9_s3/F</td>
</tr>
<tr>
<td>8.929</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R93C115[1][A]</td>
<td>asic/cpu_reset_chain/output_chain/sync_9_s2/I2</td>
</tr>
<tr>
<td>9.160</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R93C115[1][A]</td>
<td style=" background: #97FFFF;">asic/cpu_reset_chain/output_chain/sync_9_s2/F</td>
</tr>
<tr>
<td>10.996</td>
<td>1.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C114[3][A]</td>
<td>_asic_sram_reset_s/I0</td>
</tr>
<tr>
<td>11.377</td>
<td>0.381</td>
<td>tINS</td>
<td>RF</td>
<td>1063</td>
<td>R70C114[3][A]</td>
<td style=" background: #97FFFF;">_asic_sram_reset_s/F</td>
</tr>
<tr>
<td>16.639</td>
<td>5.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R76C60[3][A]</td>
<td style=" font-weight:bold;">asic/lsdram/axi4asink/nodeOut_awsink/widx_widx_gray/output_chain_1/sync_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6576</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.847</td>
<td>2.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C60[3][A]</td>
<td>asic/lsdram/axi4asink/nodeOut_awsink/widx_widx_gray/output_chain_1/sync_1_s0/CLK</td>
</tr>
<tr>
<td>15.812</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>asic/lsdram/axi4asink/nodeOut_awsink/widx_widx_gray/output_chain_1/sync_1_s0</td>
</tr>
<tr>
<td>15.534</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R76C60[3][A]</td>
<td>asic/lsdram/axi4asink/nodeOut_awsink/widx_widx_gray/output_chain_1/sync_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.697</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 8.969%; route: 5.957, 91.031%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.988, 19.694%; route: 7.800, 77.274%; tC2Q: 0.306, 3.031%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.993, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>6.450</td>
<td>5.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.744</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>5091</td>
<td>R48C21[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>9.619</td>
<td>2.875</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.165</td>
<td>4.915</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.891</td>
<td>2.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL20[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>8.856</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td>8.725</td>
<td>-0.130</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 9.100%; route: 5.863, 90.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.875, 90.724%; tC2Q: 0.294, 9.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.726, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>6.450</td>
<td>5.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.744</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>5091</td>
<td>R48C21[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>9.619</td>
<td>2.875</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL38[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.165</td>
<td>4.915</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.891</td>
<td>2.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL38[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>8.856</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td>8.725</td>
<td>-0.130</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL38[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 9.100%; route: 5.863, 90.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.875, 90.724%; tC2Q: 0.294, 9.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.726, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.662</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.033</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>6.450</td>
<td>5.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.744</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>5091</td>
<td>R48C21[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>9.662</td>
<td>2.918</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R91C0</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>7.415</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>10.490</td>
<td>3.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R91C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>10.455</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>10.033</td>
<td>-0.422</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R91C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.540</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 9.100%; route: 5.863, 90.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.918, 90.847%; tC2Q: 0.294, 9.153%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.075, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.379</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.033</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>6.450</td>
<td>5.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.744</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>5091</td>
<td>R48C21[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>9.654</td>
<td>2.911</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R100C0</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>7.415</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>10.490</td>
<td>3.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>10.455</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>10.033</td>
<td>-0.422</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R100C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.540</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 9.100%; route: 5.863, 90.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.911, 90.825%; tC2Q: 0.294, 9.175%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.075, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.033</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>6.450</td>
<td>5.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.744</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>5091</td>
<td>R48C21[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>9.647</td>
<td>2.903</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R73C0</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>7.415</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>10.490</td>
<td>3.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>10.455</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>10.033</td>
<td>-0.422</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R73C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.540</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 9.100%; route: 5.863, 90.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.903, 90.804%; tC2Q: 0.294, 9.196%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.075, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.639</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.033</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>6.450</td>
<td>5.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.744</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>5091</td>
<td>R48C21[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>9.639</td>
<td>2.895</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R64C0</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>7.415</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>10.490</td>
<td>3.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>10.455</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>10.033</td>
<td>-0.422</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.540</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 9.100%; route: 5.863, 90.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.895, 90.782%; tC2Q: 0.294, 9.218%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.075, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>6.450</td>
<td>5.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.744</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>5091</td>
<td>R48C21[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>9.619</td>
<td>2.875</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>7.415</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>10.490</td>
<td>3.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>10.455</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td>10.323</td>
<td>-0.132</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.540</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 9.100%; route: 5.863, 90.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.875, 90.724%; tC2Q: 0.294, 9.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.075, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>6.450</td>
<td>5.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.744</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>5091</td>
<td>R48C21[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>9.619</td>
<td>2.875</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL38[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>7.415</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>10.490</td>
<td>3.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL38[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>10.455</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td>10.323</td>
<td>-0.132</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL38[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.540</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 9.100%; route: 5.863, 90.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.875, 90.724%; tC2Q: 0.294, 9.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.075, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.662</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>6.450</td>
<td>5.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.744</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>5091</td>
<td>R48C21[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>9.662</td>
<td>2.918</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R91C0</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6576</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.732</td>
<td>2.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R91C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>15.697</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>15.267</td>
<td>-0.429</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R91C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.718</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 9.100%; route: 5.863, 90.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.918, 90.847%; tC2Q: 0.294, 9.153%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.878, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.612</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.266</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>6.450</td>
<td>5.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.744</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>5091</td>
<td>R48C21[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>9.654</td>
<td>2.911</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R100C0</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6576</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.731</td>
<td>2.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>15.696</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>15.266</td>
<td>-0.429</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R100C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.719</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 9.100%; route: 5.863, 90.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.911, 90.825%; tC2Q: 0.294, 9.175%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.876, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.612</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.259</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>6.450</td>
<td>5.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.744</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>5091</td>
<td>R48C21[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>9.647</td>
<td>2.903</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R73C0</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6576</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.723</td>
<td>2.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>15.688</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>15.259</td>
<td>-0.429</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R73C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.727</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 9.100%; route: 5.863, 90.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.903, 90.804%; tC2Q: 0.294, 9.196%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.869, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.627</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.639</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.266</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>6.450</td>
<td>5.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.744</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>5091</td>
<td>R48C21[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>9.639</td>
<td>2.895</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R64C0</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6576</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.731</td>
<td>2.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>15.696</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>15.266</td>
<td>-0.429</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.719</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 9.100%; route: 5.863, 90.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.895, 90.782%; tC2Q: 0.294, 9.218%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.876, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.972</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>6.450</td>
<td>5.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.744</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>5091</td>
<td>R48C21[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>9.619</td>
<td>2.875</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6576</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.758</td>
<td>2.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>15.723</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td>15.591</td>
<td>-0.132</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.692</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 9.100%; route: 5.863, 90.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.875, 90.724%; tC2Q: 0.294, 9.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.904, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.972</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>6.450</td>
<td>5.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.744</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>5091</td>
<td>R48C21[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>9.619</td>
<td>2.875</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL38[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6576</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.758</td>
<td>2.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL38[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>15.723</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td>15.591</td>
<td>-0.132</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL38[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.692</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 9.100%; route: 5.863, 90.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.875, 90.724%; tC2Q: 0.294, 9.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.904, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.700</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.834</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>3.351</td>
<td>2.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.495</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R48C21[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.133</td>
<td>1.638</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL65[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.350</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>6.667</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R64C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL65[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>6.702</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>6.834</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL65[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.316</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 17.336%; route: 2.770, 82.664%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.638, 91.921%; tC2Q: 0.144, 8.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.317, 18.104%; route: 1.435, 81.896%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.834</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>3.351</td>
<td>2.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.495</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R48C21[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.161</td>
<td>1.666</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL69[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.350</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>6.667</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL69[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>6.702</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>6.834</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL69[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.316</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 17.336%; route: 2.770, 82.664%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.666, 92.043%; tC2Q: 0.144, 7.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.317, 18.104%; route: 1.435, 81.896%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.657</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.176</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.834</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>3.351</td>
<td>2.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.495</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R48C21[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.176</td>
<td>1.681</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL96[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.350</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>6.667</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL96[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>6.702</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>6.834</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL96[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.316</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 17.336%; route: 2.770, 82.664%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.681, 92.112%; tC2Q: 0.144, 7.888%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.317, 18.104%; route: 1.435, 81.896%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.654</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.834</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>3.351</td>
<td>2.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.495</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R48C21[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.180</td>
<td>1.685</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL94[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.350</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R91C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>6.667</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R91C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL94[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>6.702</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>6.834</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL94[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.316</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 17.336%; route: 2.770, 82.664%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.685, 92.127%; tC2Q: 0.144, 7.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.317, 18.104%; route: 1.435, 81.896%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.624</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.757</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>3.351</td>
<td>2.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.495</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R48C21[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.133</td>
<td>1.638</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL83[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.350</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R91C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>6.590</td>
<td>0.240</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R91C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>6.590</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL83[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>6.625</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td>6.757</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL83[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.239</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 17.336%; route: 2.770, 82.664%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.638, 91.921%; tC2Q: 0.144, 8.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.240, 14.354%; route: 1.435, 85.646%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.624</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.757</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>3.351</td>
<td>2.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.495</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R48C21[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.133</td>
<td>1.638</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL101[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.350</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>6.590</td>
<td>0.240</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R100C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>6.590</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL101[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>6.625</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
<tr>
<td>6.757</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL101[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.239</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 17.336%; route: 2.770, 82.664%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.638, 91.921%; tC2Q: 0.144, 8.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.240, 14.354%; route: 1.435, 85.646%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.613</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.757</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>3.351</td>
<td>2.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.495</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R48C21[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.144</td>
<td>1.650</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL67[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.350</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>6.590</td>
<td>0.240</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R64C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>6.590</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL67[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>6.625</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td>6.757</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL67[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.239</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 17.336%; route: 2.770, 82.664%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.650, 91.971%; tC2Q: 0.144, 8.029%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.240, 14.354%; route: 1.435, 85.646%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.383</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>3.351</td>
<td>2.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.495</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R48C21[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.133</td>
<td>1.638</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL65[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.350</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL65[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/FCLK</td>
</tr>
<tr>
<td>6.385</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>6.517</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL65[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.999</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 17.336%; route: 2.770, 82.664%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.638, 91.921%; tC2Q: 0.144, 8.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.435, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.383</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>3.351</td>
<td>2.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.495</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R48C21[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.133</td>
<td>1.638</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL83[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.350</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL83[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/FCLK</td>
</tr>
<tr>
<td>6.385</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td>6.517</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL83[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.999</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 17.336%; route: 2.770, 82.664%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.638, 91.921%; tC2Q: 0.144, 8.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.435, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.383</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>3.351</td>
<td>2.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.495</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R48C21[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.133</td>
<td>1.638</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL101[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.350</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL101[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/FCLK</td>
</tr>
<tr>
<td>6.385</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
<tr>
<td>6.517</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL101[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.999</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 17.336%; route: 2.770, 82.664%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.638, 91.921%; tC2Q: 0.144, 8.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.435, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>3.351</td>
<td>2.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.495</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R48C21[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.161</td>
<td>1.666</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL69[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.350</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL69[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/FCLK</td>
</tr>
<tr>
<td>6.385</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>6.517</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL69[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.999</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 17.336%; route: 2.770, 82.664%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.666, 92.043%; tC2Q: 0.144, 7.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.435, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.176</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>3.351</td>
<td>2.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.495</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R48C21[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.176</td>
<td>1.681</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL96[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.350</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL96[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/FCLK</td>
</tr>
<tr>
<td>6.385</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>6.517</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL96[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.999</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 17.336%; route: 2.770, 82.664%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.681, 92.112%; tC2Q: 0.144, 7.888%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.435, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>3.351</td>
<td>2.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.495</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R48C21[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.180</td>
<td>1.685</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL94[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.915</td>
<td>4.915</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.350</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL94[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/FCLK</td>
</tr>
<tr>
<td>6.385</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>6.517</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL94[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.999</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 17.336%; route: 2.770, 82.664%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.685, 92.127%; tC2Q: 0.144, 7.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.435, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.897</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>3.351</td>
<td>2.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.495</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R48C21[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.133</td>
<td>1.638</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL65[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>3.665</td>
<td>4.915</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.397</td>
<td>1.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>5.732</td>
<td>0.335</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R64C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>5.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL65[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>5.767</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>5.897</td>
<td>0.130</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL65[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 17.336%; route: 2.770, 82.664%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.638, 91.921%; tC2Q: 0.144, 8.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.335, 16.222%; route: 1.732, 83.778%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.897</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>3.351</td>
<td>2.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.495</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R48C21[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.161</td>
<td>1.666</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL69[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>3.665</td>
<td>4.915</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.397</td>
<td>1.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R73C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>5.732</td>
<td>0.335</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R73C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>5.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL69[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>5.767</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>5.897</td>
<td>0.130</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL69[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 17.336%; route: 2.770, 82.664%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.666, 92.043%; tC2Q: 0.144, 7.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.335, 16.222%; route: 1.732, 83.778%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.721</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.176</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.897</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>3.351</td>
<td>2.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.495</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R48C21[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.176</td>
<td>1.681</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL96[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>3.665</td>
<td>4.915</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.397</td>
<td>1.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R100C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>5.732</td>
<td>0.335</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R100C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>5.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL96[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>5.767</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>5.897</td>
<td>0.130</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL96[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 17.336%; route: 2.770, 82.664%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.681, 92.112%; tC2Q: 0.144, 7.888%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.335, 16.222%; route: 1.732, 83.778%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.897</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>3.351</td>
<td>2.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.495</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R48C21[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.180</td>
<td>1.685</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL94[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>3.665</td>
<td>4.915</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.397</td>
<td>1.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R91C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>5.732</td>
<td>0.335</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R91C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>5.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL94[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>5.767</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>5.897</td>
<td>0.130</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL94[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 17.336%; route: 2.770, 82.664%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.685, 92.127%; tC2Q: 0.144, 7.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.335, 16.222%; route: 1.732, 83.778%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.677</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>3.351</td>
<td>2.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.495</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R48C21[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.133</td>
<td>1.638</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL83[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>3.665</td>
<td>4.915</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.397</td>
<td>1.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R91C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.249</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R91C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>5.646</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL83[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>5.681</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td>5.811</td>
<td>0.130</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL83[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.545</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 17.336%; route: 2.770, 82.664%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.638, 91.921%; tC2Q: 0.144, 8.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.249, 12.576%; route: 1.732, 87.424%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.677</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>3.351</td>
<td>2.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.495</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R48C21[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.133</td>
<td>1.638</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL101[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>3.665</td>
<td>4.915</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>pll_pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.397</td>
<td>1.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R100C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.249</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R100C0</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>5.646</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL101[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>5.681</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
<tr>
<td>5.811</td>
<td>0.130</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL101[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.545</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 17.336%; route: 2.770, 82.664%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.638, 91.921%; tC2Q: 0.144, 8.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.249, 12.576%; route: 1.732, 87.424%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.718</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>3.351</td>
<td>2.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.495</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R48C21[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.133</td>
<td>1.638</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL65[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6576</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.248</td>
<td>1.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL65[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/PCLK</td>
</tr>
<tr>
<td>4.283</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>4.415</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL65[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.897</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 17.336%; route: 2.770, 82.664%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.638, 91.921%; tC2Q: 0.144, 8.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.394, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.718</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>3.351</td>
<td>2.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.495</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R48C21[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.133</td>
<td>1.638</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL83[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6576</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.248</td>
<td>1.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL83[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>4.283</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td>4.415</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL83[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.897</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 17.336%; route: 2.770, 82.664%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.638, 91.921%; tC2Q: 0.144, 8.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.394, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.718</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>3.351</td>
<td>2.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.495</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R48C21[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.133</td>
<td>1.638</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL101[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6576</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.248</td>
<td>1.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL101[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>4.283</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
<tr>
<td>4.415</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL101[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.897</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 17.336%; route: 2.770, 82.664%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.638, 91.921%; tC2Q: 0.144, 8.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.394, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.176</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.437</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>3.351</td>
<td>2.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.495</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R48C21[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.176</td>
<td>1.681</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL96[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6576</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.270</td>
<td>1.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL96[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/PCLK</td>
</tr>
<tr>
<td>4.305</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>4.437</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL96[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.919</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 17.336%; route: 2.770, 82.664%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.681, 92.112%; tC2Q: 0.144, 7.888%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.416, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>3.351</td>
<td>2.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.495</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R48C21[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.180</td>
<td>1.685</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL94[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6576</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.274</td>
<td>1.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL94[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/PCLK</td>
</tr>
<tr>
<td>4.309</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>4.440</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL94[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.923</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 17.336%; route: 2.770, 82.664%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.685, 92.127%; tC2Q: 0.144, 7.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.419, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.418</td>
</tr>
<tr>
<td class="label">From</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>2370</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>3.351</td>
<td>2.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.495</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5091</td>
<td>R48C21[0][B]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.161</td>
<td>1.666</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL69[A]</td>
<td style=" font-weight:bold;">dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>6576</td>
<td>LEFTSIDE[4]</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.251</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL69[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/PCLK</td>
</tr>
<tr>
<td>4.286</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>4.418</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL69[A]</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.900</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 17.336%; route: 2.770, 82.664%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.666, 92.043%; tC2Q: 0.144, 7.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dmi/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.738</td>
<td>2.884</td>
<td>tNET</td>
<td>RR</td>
<td>dmi/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.854</td>
<td>2.854</td>
<td>tCL</td>
<td>FF</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.520</td>
<td>1.666</td>
<td>tNET</td>
<td>FF</td>
<td>dmi/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dmi/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_5_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.738</td>
<td>2.884</td>
<td>tNET</td>
<td>RR</td>
<td>dmi/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_5_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.854</td>
<td>2.854</td>
<td>tCL</td>
<td>FF</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.520</td>
<td>1.666</td>
<td>tNET</td>
<td>FF</td>
<td>dmi/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_5_s/CLKA</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dmi/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_6_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.738</td>
<td>2.884</td>
<td>tNET</td>
<td>RR</td>
<td>dmi/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_6_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.854</td>
<td>2.854</td>
<td>tCL</td>
<td>FF</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.520</td>
<td>1.666</td>
<td>tNET</td>
<td>FF</td>
<td>dmi/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_6_s/CLKA</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.738</td>
<td>2.884</td>
<td>tNET</td>
<td>RR</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.854</td>
<td>2.854</td>
<td>tCL</td>
<td>FF</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.520</td>
<td>1.666</td>
<td>tNET</td>
<td>FF</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.738</td>
<td>2.884</td>
<td>tNET</td>
<td>RR</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.854</td>
<td>2.854</td>
<td>tCL</td>
<td>FF</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.520</td>
<td>1.666</td>
<td>tNET</td>
<td>FF</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.738</td>
<td>2.884</td>
<td>tNET</td>
<td>RR</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.854</td>
<td>2.854</td>
<td>tCL</td>
<td>FF</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.520</td>
<td>1.666</td>
<td>tNET</td>
<td>FF</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.738</td>
<td>2.884</td>
<td>tNET</td>
<td>RR</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.854</td>
<td>2.854</td>
<td>tCL</td>
<td>FF</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.520</td>
<td>1.666</td>
<td>tNET</td>
<td>FF</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.738</td>
<td>2.884</td>
<td>tNET</td>
<td>RR</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.854</td>
<td>2.854</td>
<td>tCL</td>
<td>FF</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.520</td>
<td>1.666</td>
<td>tNET</td>
<td>FF</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_5_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.738</td>
<td>2.884</td>
<td>tNET</td>
<td>RR</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_5_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.854</td>
<td>2.854</td>
<td>tCL</td>
<td>FF</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.520</td>
<td>1.666</td>
<td>tNET</td>
<td>FF</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_5_s/CLKA</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.854</td>
<td>2.854</td>
<td>tCL</td>
<td>RR</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.738</td>
<td>2.884</td>
<td>tNET</td>
<td>RR</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.854</td>
<td>2.854</td>
<td>tCL</td>
<td>FF</td>
<td>dmi/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.520</td>
<td>1.666</td>
<td>tNET</td>
<td>FF</td>
<td>dmi/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/CLKB</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>12618</td>
<td>_asic_sram_clkb</td>
<td>-27.518</td>
<td>3.036</td>
</tr>
<tr>
<td>6576</td>
<td>asic_1080</td>
<td>-6.022</td>
<td>3.317</td>
</tr>
<tr>
<td>5091</td>
<td>ddr_rst</td>
<td>-1.226</td>
<td>3.422</td>
</tr>
<tr>
<td>2476</td>
<td>control0[0]</td>
<td>5.024</td>
<td>4.616</td>
</tr>
<tr>
<td>2370</td>
<td>clock_d</td>
<td>-1.274</td>
<td>6.010</td>
</tr>
<tr>
<td>1198</td>
<td>reset</td>
<td>26.916</td>
<td>8.925</td>
</tr>
<tr>
<td>1108</td>
<td>n20_3</td>
<td>42.107</td>
<td>5.973</td>
</tr>
<tr>
<td>1089</td>
<td>n5971_5</td>
<td>39.359</td>
<td>5.835</td>
</tr>
<tr>
<td>1087</td>
<td>data_out_shift_reg_1084_7</td>
<td>42.546</td>
<td>3.774</td>
</tr>
<tr>
<td>1086</td>
<td>n5971_4</td>
<td>34.448</td>
<td>5.348</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R41C132</td>
<td>84.72%</td>
</tr>
<tr>
<td>R46C135</td>
<td>84.72%</td>
</tr>
<tr>
<td>R61C149</td>
<td>81.94%</td>
</tr>
<tr>
<td>R45C131</td>
<td>81.94%</td>
</tr>
<tr>
<td>R51C136</td>
<td>80.56%</td>
</tr>
<tr>
<td>R62C151</td>
<td>80.56%</td>
</tr>
<tr>
<td>R58C138</td>
<td>79.17%</td>
</tr>
<tr>
<td>R40C84</td>
<td>79.17%</td>
</tr>
<tr>
<td>R46C134</td>
<td>79.17%</td>
</tr>
<tr>
<td>R60C138</td>
<td>77.78%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
