20:29:04 DEBUG : Logs will be stored at 'C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/IDE.log'.
20:29:11 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\Eliot\Documents\Code\amd\vitisWorkSpace\temp_xsdb_launch_script.tcl
20:29:14 INFO  : XSCT server has started successfully.
20:29:14 INFO  : plnx-install-location is set to ''
20:29:14 INFO  : Successfully done setting XSCT server connection channel  
20:29:14 INFO  : Successfully done setting workspace for the tool. 
20:29:22 INFO  : Registering command handlers for Vitis TCF services
20:29:22 INFO  : Platform repository initialization has completed.
20:29:26 INFO  : Successfully done query RDI_DATADIR 
20:30:44 INFO  : Result from executing command 'getProjects': design_1_wrapper
20:30:44 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
20:30:45 WARN  : An unexpected exception occurred in the module 'platform project logging'
20:30:46 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
20:31:16 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
20:33:36 INFO  : Result from executing command 'getProjects': design_1_wrapper
20:33:36 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
20:33:36 INFO  : Checking for BSP changes to sync application flags for project 'project_1'...
20:37:35 DEBUG : Logs will be stored at 'C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/IDE.log'.
20:37:35 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\Eliot\Documents\Code\amd\vitisWorkSpace\temp_xsdb_launch_script.tcl
20:37:40 INFO  : XSCT server has started successfully.
20:37:40 INFO  : plnx-install-location is set to ''
20:37:40 INFO  : Successfully done setting XSCT server connection channel  
20:37:40 INFO  : Successfully done setting workspace for the tool. 
20:37:42 INFO  : Checking for BSP changes to sync application flags for project 'project_1'...
20:37:42 ERROR : Failed to get platform details for the project 'project_1'. Cannot sync application flags.
20:37:50 INFO  : Registering command handlers for Vitis TCF services
20:37:50 INFO  : Platform repository initialization has completed.
20:37:55 INFO  : Successfully done query RDI_DATADIR 
10:38:46 DEBUG : Logs will be stored at 'C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/IDE.log'.
10:38:46 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\Eliot\Documents\Code\amd\vitisWorkSpace\temp_xsdb_launch_script.tcl
10:38:49 INFO  : XSCT server has started successfully.
10:38:49 INFO  : Successfully done setting XSCT server connection channel  
10:38:49 INFO  : plnx-install-location is set to ''
10:38:49 INFO  : Successfully done setting workspace for the tool. 
10:39:00 INFO  : Registering command handlers for Vitis TCF services
10:39:01 INFO  : Platform repository initialization has completed.
10:39:03 INFO  : Successfully done query RDI_DATADIR 
10:40:10 INFO  : Result from executing command 'getProjects': design_1_wrapper;design_1_wrapper_1
10:40:10 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
10:40:10 WARN  : An unexpected exception occurred in the module 'platform project logging'
10:40:11 INFO  : Platform 'design_1_wrapper_1' is added to custom repositories.
10:40:32 INFO  : Platform 'design_1_wrapper_1' is added to custom repositories.
10:41:42 ERROR : An unexpected exception occurred in the module 'reading platform'
10:42:11 INFO  : Result from executing command 'getProjects': design_1_wrapper_1
10:42:11 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
10:42:11 INFO  : Checking for BSP changes to sync application flags for project 'Projet_1'...
11:27:56 INFO  : Checking for BSP changes to sync application flags for project 'Projet_1'...
11:42:54 INFO  : Checking for BSP changes to sync application flags for project 'Projet_1'...
11:46:31 INFO  : Checking for BSP changes to sync application flags for project 'Projet_1'...
11:55:44 INFO  : Checking for BSP changes to sync application flags for project 'Projet_1'...
23:03:19 DEBUG : Logs will be stored at 'C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/IDE.log'.
23:03:20 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\Eliot\Documents\Code\amd\vitisWorkSpace\temp_xsdb_launch_script.tcl
23:03:24 INFO  : XSCT server has started successfully.
23:03:24 INFO  : plnx-install-location is set to ''
23:03:24 INFO  : Successfully done setting XSCT server connection channel  
23:03:24 INFO  : Successfully done setting workspace for the tool. 
23:03:27 INFO  : Registering command handlers for Vitis TCF services
23:03:27 INFO  : Platform repository initialization has completed.
23:03:30 INFO  : Successfully done query RDI_DATADIR 
23:06:15 INFO  : Result from executing command 'getProjects': design_1_wrapper;design_1_wrapper_1
23:06:15 INFO  : Result from executing command 'getPlatforms': design_1_wrapper_1|C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/design_1_wrapper_1/export/design_1_wrapper_1/design_1_wrapper_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
23:06:16 WARN  : An unexpected exception occurred in the module 'platform project logging'
23:06:18 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
23:06:49 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
23:08:09 INFO  : Checking for BSP changes to sync application flags for project 'test'...
23:08:09 ERROR : Failed to get platform details for the project 'test'. Cannot sync application flags.
23:10:29 ERROR : An unexpected exception occurred in the module 'reading platform'
23:10:29 ERROR : An unexpected exception occurred in the module 'platform project logging'
23:10:37 INFO  : Checking for BSP changes to sync application flags for project 'test'...
23:10:37 ERROR : Failed to get platform details for the project 'test'. Cannot sync application flags.
23:11:04 ERROR : An unexpected exception occurred in the module 'reading platform'
23:11:04 ERROR : An unexpected exception occurred in the module 'platform project logging'
23:12:03 INFO  : Result from executing command 'getProjects': design_1_wrapper
23:12:03 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
23:12:04 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
23:12:21 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
23:13:38 INFO  : Result from executing command 'getProjects': design_1_wrapper
23:13:38 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
23:13:39 INFO  : Checking for BSP changes to sync application flags for project 'test'...
23:16:29 INFO  : Checking for BSP changes to sync application flags for project 'test'...
23:18:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:18:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351B48494A' is selected.
23:18:08 INFO  : 'jtag frequency' command is executed.
23:18:08 INFO  : Context for 'APU' is selected.
23:18:08 INFO  : System reset is completed.
23:18:11 INFO  : 'after 3000' command is executed.
23:18:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B48494A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B48494A-13722093-0"}' command is executed.
23:18:13 INFO  : Device configured successfully with "C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/test/_ide/bitstream/design_1_wrapper.bit"
23:18:13 INFO  : Context for 'APU' is selected.
23:18:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:18:13 INFO  : 'configparams force-mem-access 1' command is executed.
23:18:13 INFO  : Context for 'APU' is selected.
23:18:13 INFO  : Sourcing of 'C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/test/_ide/psinit/ps7_init.tcl' is done.
23:18:13 INFO  : 'ps7_init' command is executed.
23:18:13 INFO  : 'ps7_post_config' command is executed.
23:18:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:14 INFO  : The application 'C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:18:14 INFO  : 'configparams force-mem-access 0' command is executed.
23:18:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B48494A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B48494A-13722093-0"}
fpga -file C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:18:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:14 INFO  : 'con' command is executed.
23:18:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:18:14 INFO  : Launch script is exported to file 'C:\Users\Eliot\Documents\Code\amd\vitisWorkSpace\test_system\_ide\scripts\debugger_test-default.tcl'
23:21:27 INFO  : Disconnected from the channel tcfchan#3.
23:21:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:21:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:21:29 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:21:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:21:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351B48494A' is selected.
23:21:50 INFO  : 'jtag frequency' command is executed.
23:21:50 INFO  : Context for 'APU' is selected.
23:21:50 INFO  : System reset is completed.
23:21:53 INFO  : 'after 3000' command is executed.
23:21:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B48494A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B48494A-13722093-0"}' command is executed.
23:21:54 INFO  : Device configured successfully with "C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/test/_ide/bitstream/design_1_wrapper.bit"
23:21:54 INFO  : Context for 'APU' is selected.
23:21:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:21:57 INFO  : 'configparams force-mem-access 1' command is executed.
23:21:57 INFO  : Context for 'APU' is selected.
23:21:57 INFO  : Sourcing of 'C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/test/_ide/psinit/ps7_init.tcl' is done.
23:21:58 INFO  : 'ps7_init' command is executed.
23:21:58 INFO  : 'ps7_post_config' command is executed.
23:21:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:58 INFO  : The application 'C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:21:58 INFO  : 'configparams force-mem-access 0' command is executed.
23:21:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B48494A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B48494A-13722093-0"}
fpga -file C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:21:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:58 INFO  : 'con' command is executed.
23:21:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:21:58 INFO  : Launch script is exported to file 'C:\Users\Eliot\Documents\Code\amd\vitisWorkSpace\test_system\_ide\scripts\debugger_test-default.tcl'
23:24:33 INFO  : Disconnected from the channel tcfchan#4.
23:24:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:24:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351B48494A' is selected.
23:24:36 INFO  : 'jtag frequency' command is executed.
23:24:36 INFO  : Context for 'APU' is selected.
23:24:37 INFO  : System reset is completed.
23:24:40 INFO  : 'after 3000' command is executed.
23:24:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B48494A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B48494A-13722093-0"}' command is executed.
23:24:41 INFO  : Device configured successfully with "C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/test/_ide/bitstream/design_1_wrapper.bit"
23:24:41 INFO  : Context for 'APU' is selected.
23:24:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:24:41 INFO  : 'configparams force-mem-access 1' command is executed.
23:24:41 INFO  : Context for 'APU' is selected.
23:24:41 INFO  : Sourcing of 'C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/test/_ide/psinit/ps7_init.tcl' is done.
23:24:41 INFO  : 'ps7_init' command is executed.
23:24:41 INFO  : 'ps7_post_config' command is executed.
23:24:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:42 INFO  : The application 'C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:24:42 INFO  : 'configparams force-mem-access 0' command is executed.
23:24:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B48494A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B48494A-13722093-0"}
fpga -file C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:24:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:42 INFO  : 'con' command is executed.
23:24:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:24:42 INFO  : Launch script is exported to file 'C:\Users\Eliot\Documents\Code\amd\vitisWorkSpace\test_system\_ide\scripts\debugger_test-default.tcl'
23:24:59 INFO  : Disconnected from the channel tcfchan#5.
23:25:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:25:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:25:09 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:25:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:25:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351B48494A' is selected.
23:25:44 INFO  : 'jtag frequency' command is executed.
23:25:44 INFO  : Context for 'APU' is selected.
23:25:44 INFO  : System reset is completed.
23:25:47 INFO  : 'after 3000' command is executed.
23:25:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B48494A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B48494A-13722093-0"}' command is executed.
23:25:48 INFO  : Device configured successfully with "C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/test/_ide/bitstream/design_1_wrapper.bit"
23:25:48 INFO  : Context for 'APU' is selected.
23:25:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:25:48 INFO  : 'configparams force-mem-access 1' command is executed.
23:25:48 INFO  : Context for 'APU' is selected.
23:25:48 INFO  : Sourcing of 'C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/test/_ide/psinit/ps7_init.tcl' is done.
23:25:49 INFO  : 'ps7_init' command is executed.
23:25:49 INFO  : 'ps7_post_config' command is executed.
23:25:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:49 INFO  : The application 'C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:25:49 INFO  : 'configparams force-mem-access 0' command is executed.
23:25:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B48494A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B48494A-13722093-0"}
fpga -file C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:25:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:49 INFO  : 'con' command is executed.
23:25:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:25:49 INFO  : Launch script is exported to file 'C:\Users\Eliot\Documents\Code\amd\vitisWorkSpace\test_system\_ide\scripts\debugger_test-default.tcl'
23:30:15 INFO  : Checking for BSP changes to sync application flags for project 'test'...
23:30:36 INFO  : Disconnected from the channel tcfchan#6.
23:30:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:30:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:30:46 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:31:04 INFO  : Checking for BSP changes to sync application flags for project 'test'...
23:31:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:31:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B48494A' is selected.
23:31:15 INFO  : 'jtag frequency' command is executed.
23:31:15 INFO  : Context for 'APU' is selected.
23:31:15 INFO  : System reset is completed.
23:31:18 INFO  : 'after 3000' command is executed.
23:31:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B48494A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B48494A-13722093-0"}' command is executed.
23:31:20 INFO  : Device configured successfully with "C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/test/_ide/bitstream/design_1_wrapper.bit"
23:31:20 INFO  : Context for 'APU' is selected.
23:31:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:31:20 INFO  : 'configparams force-mem-access 1' command is executed.
23:31:20 INFO  : Context for 'APU' is selected.
23:31:20 INFO  : Sourcing of 'C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/test/_ide/psinit/ps7_init.tcl' is done.
23:31:20 INFO  : 'ps7_init' command is executed.
23:31:20 INFO  : 'ps7_post_config' command is executed.
23:31:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:31:21 INFO  : The application 'C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:31:21 INFO  : 'configparams force-mem-access 0' command is executed.
23:31:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B48494A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B48494A-13722093-0"}
fpga -file C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:31:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:31:21 INFO  : 'con' command is executed.
23:31:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:31:21 INFO  : Launch script is exported to file 'C:\Users\Eliot\Documents\Code\amd\vitisWorkSpace\test_system\_ide\scripts\debugger_test-default.tcl'
23:32:51 INFO  : Checking for BSP changes to sync application flags for project 'test'...
23:33:06 INFO  : Disconnected from the channel tcfchan#8.
23:33:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:33:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351B48494A' is selected.
23:33:08 INFO  : 'jtag frequency' command is executed.
23:33:08 INFO  : Context for 'APU' is selected.
23:33:08 INFO  : System reset is completed.
23:33:11 INFO  : 'after 3000' command is executed.
23:33:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B48494A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B48494A-13722093-0"}' command is executed.
23:33:12 INFO  : Device configured successfully with "C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/test/_ide/bitstream/design_1_wrapper.bit"
23:33:12 INFO  : Context for 'APU' is selected.
23:33:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:33:13 INFO  : 'configparams force-mem-access 1' command is executed.
23:33:13 INFO  : Context for 'APU' is selected.
23:33:13 INFO  : Sourcing of 'C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/test/_ide/psinit/ps7_init.tcl' is done.
23:33:13 INFO  : 'ps7_init' command is executed.
23:33:13 INFO  : 'ps7_post_config' command is executed.
23:33:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:13 INFO  : The application 'C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:33:13 INFO  : 'configparams force-mem-access 0' command is executed.
23:33:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B48494A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B48494A-13722093-0"}
fpga -file C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:33:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:13 INFO  : 'con' command is executed.
23:33:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:33:13 INFO  : Launch script is exported to file 'C:\Users\Eliot\Documents\Code\amd\vitisWorkSpace\test_system\_ide\scripts\debugger_test-default.tcl'
23:33:22 INFO  : Checking for BSP changes to sync application flags for project 'test'...
23:33:47 INFO  : Disconnected from the channel tcfchan#11.
23:33:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:33:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:33:58 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:34:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:34:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B48494A' is selected.
23:34:07 INFO  : 'jtag frequency' command is executed.
23:34:07 INFO  : Context for 'APU' is selected.
23:34:07 INFO  : System reset is completed.
23:34:10 INFO  : 'after 3000' command is executed.
23:34:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B48494A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B48494A-13722093-0"}' command is executed.
23:34:11 INFO  : Device configured successfully with "C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/test/_ide/bitstream/design_1_wrapper.bit"
23:34:12 INFO  : Context for 'APU' is selected.
23:34:12 INFO  : Hardware design and registers information is loaded from 'C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:34:12 INFO  : 'configparams force-mem-access 1' command is executed.
23:34:12 INFO  : Context for 'APU' is selected.
23:34:12 INFO  : Sourcing of 'C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/test/_ide/psinit/ps7_init.tcl' is done.
23:34:12 INFO  : 'ps7_init' command is executed.
23:34:12 INFO  : 'ps7_post_config' command is executed.
23:34:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:12 INFO  : The application 'C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:34:12 INFO  : 'configparams force-mem-access 0' command is executed.
23:34:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B48494A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B48494A-13722093-0"}
fpga -file C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Eliot/Documents/Code/amd/vitisWorkSpace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:34:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:12 INFO  : 'con' command is executed.
23:34:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:34:12 INFO  : Launch script is exported to file 'C:\Users\Eliot\Documents\Code\amd\vitisWorkSpace\test_system\_ide\scripts\debugger_test-default.tcl'
23:35:10 INFO  : Disconnected from the channel tcfchan#13.
