	component niosII_v1 is
		port (
			reset_reset_n    : in    std_logic                     := 'X';             -- reset_n
			moteur_r_export  : out   std_logic_vector(15 downto 0);                    -- export
			sw_export        : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			sdram_wire_addr  : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_wire_ba    : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_wire_cas_n : out   std_logic;                                        -- cas_n
			sdram_wire_cke   : out   std_logic;                                        -- cke
			sdram_wire_cs_n  : out   std_logic;                                        -- cs_n
			sdram_wire_dq    : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_wire_dqm   : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_wire_ras_n : out   std_logic;                                        -- ras_n
			sdram_wire_we_n  : out   std_logic;                                        -- we_n
			clk_clk          : in    std_logic                     := 'X';             -- clk
			sdram_clk_clk    : out   std_logic;                                        -- clk
			moteur_l_export  : out   std_logic_vector(15 downto 0)                     -- export
		);
	end component niosII_v1;

