
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.653688                       # Number of seconds simulated
sim_ticks                                653687994330                       # Number of ticks simulated
final_tick                               986722962327                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 211736                       # Simulator instruction rate (inst/s)
host_op_rate                                   211736                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               46136382                       # Simulator tick rate (ticks/s)
host_mem_usage                                2351044                       # Number of bytes of host memory used
host_seconds                                 14168.60                       # Real time elapsed on the host
sim_insts                                  3000000004                       # Number of instructions simulated
sim_ops                                    3000000004                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        12544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    871706048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          871718592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        12544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         12544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    310988928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       310988928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data     13620407                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13620603                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       4859202                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4859202                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        19190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data   1333520052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1333539241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        19190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            19190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       475745204                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            475745204                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       475745204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        19190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data   1333520052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1809284445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    13620603                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                    4859202                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                  13620603                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                  4859202                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                  871718592                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten               310988928                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd            871718592                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr            310988928                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0              861724                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1              860032                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2              856661                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3              855841                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4              851768                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5              846151                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6              843651                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7              847357                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8              844126                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9              841364                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10             840851                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11             845752                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12             851236                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13             856596                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14             857447                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15             860044                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0              306236                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1              304822                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2              303295                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3              304507                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4              303916                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5              303786                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6              303292                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7              303681                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8              301792                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9              302271                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10             301750                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11             302701                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12             303775                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13             305507                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14             303483                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15             304388                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  653687657334                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6              13620603                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6              4859202                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                 6211432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4300004                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2213714                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  895441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                  170932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                  209558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                  211145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                  211268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                  211270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                  211270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                  211270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                  211270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                  211270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                  211270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                 211270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                 211270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                 211270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                 211270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                 211270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 211269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 211269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 211269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 211269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 211269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 211269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 211269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 211269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  40338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4179017                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    283.003296                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   130.464011                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   576.077173                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-65      2624496     62.80%     62.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-129       289470      6.93%     69.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-193       139106      3.33%     73.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-257       112634      2.70%     75.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-321       102075      2.44%     78.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-385        89635      2.14%     80.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-449        76282      1.83%     82.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-513        72254      1.73%     83.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-577        62454      1.49%     85.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-641        58686      1.40%     86.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-705        60877      1.46%     88.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-769        58170      1.39%     89.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-833        44545      1.07%     90.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-897        32587      0.78%     91.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-961        62680      1.50%     92.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1025       126166      3.02%     96.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1089        11542      0.28%     96.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152-1153        12041      0.29%     96.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216-1217        12930      0.31%     96.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280-1281        14225      0.34%     97.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344-1345        13090      0.31%     97.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408-1409        11232      0.27%     97.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472-1473        12324      0.29%     98.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536-1537         7174      0.17%     98.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600-1601         5792      0.14%     98.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664-1665         4416      0.11%     98.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728-1729         3369      0.08%     98.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792-1793         2803      0.07%     98.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856-1857         2213      0.05%     98.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920-1921         1994      0.05%     98.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984-1985         3202      0.08%     98.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048-2049         2521      0.06%     98.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112-2113         1395      0.03%     98.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176-2177         1391      0.03%     98.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240-2241         1330      0.03%     99.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304-2305         1304      0.03%     99.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368-2369         1250      0.03%     99.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432-2433         1213      0.03%     99.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496-2497         1270      0.03%     99.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560-2561         1239      0.03%     99.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624-2625         2209      0.05%     99.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688-2689         1001      0.02%     99.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752-2753          998      0.02%     99.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816-2817          886      0.02%     99.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880-2881          920      0.02%     99.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944-2945          804      0.02%     99.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008-3009         1229      0.03%     99.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072-3073          852      0.02%     99.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3136-3137          608      0.01%     99.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200-3201          723      0.02%     99.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264-3265          576      0.01%     99.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328-3329          570      0.01%     99.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3392-3393          495      0.01%     99.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3456-3457          514      0.01%     99.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3520-3521          477      0.01%     99.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584-3585          476      0.01%     99.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3648-3649          489      0.01%     99.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712-3713          444      0.01%     99.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3776-3777          426      0.01%     99.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840-3841          468      0.01%     99.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3904-3905          418      0.01%     99.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3968-3969          408      0.01%     99.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032-4033          858      0.02%     99.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4096-4097          429      0.01%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4160-4161          459      0.01%     99.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4224-4225          380      0.01%     99.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4288-4289          350      0.01%     99.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4352-4353          375      0.01%     99.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4416-4417          344      0.01%     99.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4480-4481          309      0.01%     99.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4544-4545          301      0.01%     99.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4608-4609          302      0.01%     99.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4672-4673          257      0.01%     99.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4736-4737          241      0.01%     99.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4800-4801          231      0.01%     99.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4864-4865          240      0.01%     99.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4928-4929          211      0.01%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4992-4993          300      0.01%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5056-5057          421      0.01%     99.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5120-5121          217      0.01%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5184-5185          813      0.02%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5248-5249          174      0.00%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5312-5313          172      0.00%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5376-5377          150      0.00%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5440-5441          225      0.01%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5504-5505          189      0.00%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5568-5569          189      0.00%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5632-5633          240      0.01%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5696-5697          254      0.01%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5760-5761          218      0.01%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5824-5825          210      0.01%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5888-5889          170      0.00%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5952-5953          165      0.00%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6016-6017          276      0.01%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6080-6081          267      0.01%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6144-6145          145      0.00%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6208-6209          113      0.00%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6272-6273          123      0.00%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6336-6337          122      0.00%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6400-6401          118      0.00%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6464-6465          146      0.00%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6528-6529          110      0.00%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6592-6593          133      0.00%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6656-6657          169      0.00%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6720-6721          160      0.00%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6784-6785          158      0.00%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6848-6849          140      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6912-6913          146      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6976-6977          694      0.02%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7040-7041          319      0.01%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7104-7105          155      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7168-7169          135      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7232-7233          116      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7296-7297           97      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7360-7361           76      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7424-7425           90      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7488-7489           73      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7552-7553           68      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7616-7617           72      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7680-7681           60      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7744-7745           53      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7808-7809           50      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7872-7873           56      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7936-7937           69      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8000-8001           65      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8064-8065           63      0.00%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8128-8129           52      0.00%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8192-8193         5566      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4179017                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                 214940121500                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat            550715696500                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                68103005000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat              267672570000                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     15780.52                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  19652.04                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                40432.55                       # Average memory access latency
system.mem_ctrls.avgRdBW                      1333.54                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                       475.75                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW              1333.54                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW               475.75                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                        14.14                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.84                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.33                       # Average write queue length over time
system.mem_ctrls.readRowHits                 10506838                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3793933                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.08                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      35373.08                       # Average gap between requests
system.membus.throughput                   1809284445                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq             9865493                       # Transaction distribution
system.membus.trans_dist::ReadResp            9865493                       # Transaction distribution
system.membus.trans_dist::Writeback           4859202                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3755110                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3755110                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     32100408                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               32100408                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port   1182707520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total          1182707520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus             1182707520                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy         19098689193                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        43208469091                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.6                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        66815891                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     66485639                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       501855                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     66187675                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        65958499                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.653748                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS            1263                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect           94                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            696937436                       # DTB read hits
system.switch_cpus.dtb.read_misses            1125909                       # DTB read misses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        698063345                       # DTB read accesses
system.switch_cpus.dtb.write_hits           107376558                       # DTB write hits
system.switch_cpus.dtb.write_misses            156327                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       107532885                       # DTB write accesses
system.switch_cpus.dtb.data_hits            804313994                       # DTB hits
system.switch_cpus.dtb.data_misses            1282236                       # DTB misses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_accesses        805596230                       # DTB accesses
system.switch_cpus.itb.fetch_hits           211912821                       # ITB hits
system.switch_cpus.itb.fetch_misses               133                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       211912954                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                    1                       # Number of system calls
system.switch_cpus.numCycles               1963027288                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    434903238                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2387180768                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            66815891                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     65959762                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             343682414                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        44800899                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      742038673                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles          215                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         3573                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          126                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         211912821                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       4838141                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1547571987                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.542533                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.042297                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1203889573     77.79%     77.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         11393918      0.74%     78.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         13166770      0.85%     79.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          7628650      0.49%     79.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         28996005      1.87%     81.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          8429869      0.54%     82.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          9911362      0.64%     82.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          4280897      0.28%     83.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        259874943     16.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1547571987                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.034037                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.216071                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        476077722                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     703572352                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         321775668                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      19203113                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       26943131                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       328180                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           643                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2368495465                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          2336                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       26943131                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        503471175                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       569808154                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        69312                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         310428694                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     136851520                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2322245156                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       2505977                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       15258675                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents     108076640                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   2132527142                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3655890754                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   2397286173                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   1258604581                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1834106825                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        298420271                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts          993                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          769                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         326853637                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    706469133                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    117081363                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     13272320                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     11907370                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2154556024                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         1433                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2109787830                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      4397023                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    154544784                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    142375265                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          184                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1547571987                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.363289                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.651811                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    732608759     47.34%     47.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    226652694     14.65%     61.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    207137321     13.38%     75.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    177738942     11.49%     86.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    118749827      7.67%     94.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     55665261      3.60%     98.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     21295176      1.38%     99.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      7245057      0.47%     99.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       478950      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1547571987                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            7906      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        3636569      5.05%      5.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd        774834      1.08%      6.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     34328701     47.71%     53.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv      19129445     26.59%     80.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt      3490813      4.85%     85.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     85.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     85.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     85.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     85.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     85.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     85.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     85.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     85.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     85.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     85.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     85.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     85.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     85.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     85.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     85.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     85.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     85.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     85.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     85.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     85.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       10456296     14.53%     99.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        121138      0.17%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            2      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     773613977     36.67%     36.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    210653987      9.98%     46.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     46.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    152345565      7.22%     53.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            8      0.00%     53.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt        21680      0.00%     53.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    146428849      6.94%     60.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv     14792926      0.70%     61.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt      1598200      0.08%     61.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     61.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     61.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     61.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     61.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     61.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     61.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     61.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     61.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     61.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     61.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     61.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    702785451     33.31%     94.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    107547185      5.10%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2109787830                       # Type of FU issued
system.switch_cpus.iq.rate                   1.074762                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            71945702                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.034101                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   4429559978                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1529081618                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1410640013                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   1413930390                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    780022750                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    634415473                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1444619442                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       737114088                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      9820656                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     67993729                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         5295                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         2187                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     10116675                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked     51407289                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       26943131                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles       400488427                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       8104907                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2155346670                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts     58404865                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     706469133                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    117081363                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts          753                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents        2679439                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        813395                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         2187                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       504286                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect         6061                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       510347                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2099131729                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     698063355                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     10656097                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                789213                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            805596241                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         60646936                       # Number of branches executed
system.switch_cpus.iew.exec_stores          107532886                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.069334                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2046528020                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2045055486                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1444679108                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1652999804                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.041787                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.873974                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    150012713                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         1249                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       501238                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1520628856                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.315725                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.559447                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1060908717     69.77%     69.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    133396071      8.77%     78.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     41804941      2.75%     81.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     43728700      2.88%     84.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     33207782      2.18%     86.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     26000885      1.71%     88.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     20616036      1.36%     89.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     21720376      1.43%     90.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    139245348      9.16%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1520628856                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2000729238                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2000729238                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              745440075                       # Number of memory references committed
system.switch_cpus.commit.loads             638475390                       # Number of loads committed
system.switch_cpus.commit.membars                 624                       # Number of memory barriers committed
system.switch_cpus.commit.branches           58929454                       # Number of branches committed
system.switch_cpus.commit.fp_insts          630739835                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1689204963                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls          970                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events     139245348                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           3528456625                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4328427205                       # The number of ROB writes
system.switch_cpus.timesIdled                 3775451                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles               415455301                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000003                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000003                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.981514                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.981514                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.018835                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.018835                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2575821643                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1321293006                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         701330594                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        555930663                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads            1435                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           1249                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1              1141                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2              1141                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.008705                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008705                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                 2963131644                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         8191646.737993                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          8191646.737993                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            8751.172680                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                  13620675                       # number of replacements
system.l2.tags.tagsinuse                 129143.401446                       # Cycle average of tags in use
system.l2.tags.total_refs                     6600950                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  13750255                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.480060                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    28538.440542                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst     1.261846                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 99476.296885                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1127.402173                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.217731                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.758944                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.008601                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985286                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data      4173914                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 4173914                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          5999671                       # number of Writeback hits
system.l2.Writeback_hits::total               5999671                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       585713                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                585713                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data       4759627                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4759627                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data      4759627                       # number of overall hits
system.l2.overall_hits::total                 4759627                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          196                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data      9865297                       # number of ReadReq misses
system.l2.ReadReq_misses::total               9865493                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data      3755110                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3755110                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          196                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data     13620407                       # number of demand (read+write) misses
system.l2.demand_misses::total               13620603                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          196                       # number of overall misses
system.l2.overall_misses::switch_cpus.data     13620407                       # number of overall misses
system.l2.overall_misses::total              13620603                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     15517181                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 693561232531                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    693576749712                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data 270647212948                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  270647212948                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     15517181                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 964208445479                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     964223962660                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     15517181                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 964208445479                       # number of overall miss cycles
system.l2.overall_miss_latency::total    964223962660                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst          196                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data     14039211                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            14039407                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      5999671                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           5999671                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      4340823                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4340823                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          196                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     18380034                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             18380230                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          196                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     18380034                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            18380230                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.702696                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.702700                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.865069                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.865069                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.741044                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.741046                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.741044                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.741046                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 79169.290816                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 70303.127471                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 70303.303617                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 72074.376769                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72074.376769                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 79169.290816                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 70791.456194                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 70791.576750                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 79169.290816                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 70791.456194                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 70791.576750                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              4859202                       # number of writebacks
system.l2.writebacks::total                   4859202                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst          196                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data      9865297                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          9865493                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data      3755110                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3755110                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          196                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data     13620407                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          13620603                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          196                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data     13620407                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13620603                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     14029243                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 617827645889                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 617841675132                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data 241822706150                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 241822706150                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     14029243                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 859650352039                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 859664381282                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     14029243                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 859650352039                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 859664381282                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.702696                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.702700                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.865069                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.865069                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.741044                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.741046                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.741044                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.741046                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 71577.770408                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 62626.360452                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 62626.538292                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 64398.301554                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64398.301554                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 71577.770408                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 63114.879903                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63115.001684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 71577.770408                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 63114.879903                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63115.001684                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  2386939454                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq           14039407                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          14039407                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          5999671                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4340823                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4340823                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          392                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     42759739                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              42760131                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        12544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1560301120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total         1560313664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus            1560313664                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy        12114287919                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            235051                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       20507457028                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2963132017                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 12913967.161134                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  12913967.161134                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     673.950770                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements                 3                       # number of replacements
system.cpu.icache.tags.tagsinuse          2675.795643                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1212007351                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2737                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          442823.292291                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   136.589868                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst  2539.205775                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.033347                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.619923                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.653270                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    211912539                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       211912539                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    211912539                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        211912539                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    211912539                       # number of overall hits
system.cpu.icache.overall_hits::total       211912539                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst          280                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           280                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst          280                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            280                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst          280                       # number of overall misses
system.cpu.icache.overall_misses::total           280                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst     21454608                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     21454608                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst     21454608                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     21454608                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst     21454608                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     21454608                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    211912819                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    211912819                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    211912819                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    211912819                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    211912819                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    211912819                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 76623.600000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76623.600000                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 76623.600000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76623.600000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 76623.600000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76623.600000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2805                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          187                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           84                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           84                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           84                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           84                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           84                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           84                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          196                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          196                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          196                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          196                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          196                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          196                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     15713318                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     15713318                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     15713318                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     15713318                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     15713318                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     15713318                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 80169.989796                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80169.989796                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 80169.989796                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80169.989796                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 80169.989796                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80169.989796                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1         1242                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2           39                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.303223                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.009521                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2         2963132019                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 40310906.043748                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  40310906.043748                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg     333.713930                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements          18380034                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 4057                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           693350922                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          18384091                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             37.714724                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  4053.514061                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     3.485939                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.989627                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.000851                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990479                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    599058179                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       599058179                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     83405021                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       83405021                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data          609                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          609                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data          624                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          624                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    682463200                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        682463200                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    682463200                       # number of overall hits
system.cpu.dcache.overall_hits::total       682463200                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     36897738                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      36897738                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     23559040                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     23559040                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data           15                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     60456778                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       60456778                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     60456778                       # number of overall misses
system.cpu.dcache.overall_misses::total      60456778                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 1924614054921                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1924614054921                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 1469110875586                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1469110875586                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      1405489                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1405489                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 3393724930507                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 3393724930507                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 3393724930507                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 3393724930507                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    635955917                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    635955917                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    106964061                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    106964061                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data          624                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          624                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data          624                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          624                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    742919978                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    742919978                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    742919978                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    742919978                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.058019                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058019                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.220252                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.220252                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.024038                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.024038                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.081377                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.081377                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.081377                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.081377                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 52160.759961                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52160.759961                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 62358.690150                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62358.690150                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 93699.266667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 93699.266667                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 56134.730344                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56134.730344                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 56134.730344                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56134.730344                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    224589639                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           3356930                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    66.903283                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      5999671                       # number of writebacks
system.cpu.dcache.writebacks::total           5999671                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     22858541                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     22858541                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data     19218218                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     19218218                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     42076759                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     42076759                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     42076759                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     42076759                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     14039197                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     14039197                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      4340822                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      4340822                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data           15                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     18380019                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     18380019                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     18380019                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     18380019                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 719787043864                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 719787043864                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 276755608270                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 276755608270                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      1377059                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1377059                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 996542652134                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 996542652134                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 996542652134                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 996542652134                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.022076                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022076                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.040582                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040582                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.024038                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.024038                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.024740                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.024740                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.024740                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024740                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 51269.815778                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 51269.815778                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 63756.497795                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63756.497795                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 91803.933333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 91803.933333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 54218.804242                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54218.804242                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 54218.804242                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54218.804242                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
