# Basic-MIPS-processor-no-pipelining-
Implementation of a basic MIPS processor without pipelining on SystemVerilog
