Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Nov 17 20:12:49 2017
| Host         : KAT-B320 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file machine_control_sets_placed.rpt
| Design       : machine
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    27 |
| Unused register locations in slices containing registers |    86 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              95 |           61 |
| No           | No                    | Yes                    |              32 |            8 |
| No           | Yes                   | No                     |              26 |           16 |
| Yes          | No                    | No                     |              16 |            7 |
| Yes          | No                    | Yes                    |               5 |            2 |
| Yes          | Yes                   | No                     |              20 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------+---------------------------------------------------+------------------------------------+------------------+----------------+
|              Clock Signal              |                   Enable Signal                   |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------------------------------+---------------------------------------------------+------------------------------------+------------------+----------------+
|  vgacontroller/clk_25MHz_reg_n_2       |                                                   | vgacontroller/HS0                  |                1 |              1 |
|  vgacontroller/clk_25MHz_reg_n_2       |                                                   | vgacontroller/VS0                  |                1 |              1 |
|  vgacontroller/posy018_out             |                                                   | vgacontroller/posy0                |                1 |              1 |
|  clk100hz                              |                                                   |                                    |                1 |              1 |
|  clk_IBUF_BUFG                         |                                                   |                                    |                1 |              1 |
|  n_1_13681_BUFG                        |                                                   |                                    |                1 |              1 |
| ~clk50Mhz_reg_n_2                      |                                                   |                                    |                2 |              2 |
|  clk50Mhz_reg_n_2                      |                                                   |                                    |                2 |              3 |
| ~PS2Clk_IBUF_BUFG                      | keboardin/leqOp__0                                | keboardin/cnt                      |                1 |              4 |
|  clk100hz                              | states_machine1/FSM_sequential_state_p[4]_i_1_n_2 | rst_IBUF                           |                2 |              5 |
|  clk50Mhz_reg_n_2                      | keboardin/deb2/count[4]_i_2_n_2                   | keboardin/deb2/count[4]_i_1_n_2    |                2 |              5 |
|  states_machine1/data12_reg[7]_i_2_n_2 |                                                   |                                    |                3 |              8 |
|  states_machine1/data11_reg[7]_i_2_n_2 |                                                   |                                    |                5 |              8 |
|  states_machine1/data13_reg[7]_i_1_n_2 |                                                   |                                    |                5 |              8 |
|  states_machine1/data14_reg[7]_i_2_n_2 |                                                   |                                    |                6 |              8 |
|  states_machine1/data21_reg[7]_i_1_n_2 |                                                   |                                    |                6 |              8 |
|  states_machine1/data22_reg[7]_i_1_n_2 |                                                   |                                    |                6 |              8 |
|  states_machine1/data23_reg[7]_i_1_n_2 |                                                   |                                    |                6 |              8 |
|  states_machine1/data24_reg[7]_i_2_n_2 |                                                   |                                    |                5 |              8 |
| ~clk50Mhz_reg_n_2                      | keboardin/keycode[7]_i_1_n_2                      |                                    |                4 |              8 |
|  clk_IBUF_BUFG                         | keboardin/E[0]                                    |                                    |                3 |              8 |
| ~PS2Clk_IBUF_BUFG                      |                                                   |                                    |                3 |              9 |
|  vgacontroller/clk_25MHz_reg_n_2       |                                                   | vgacontroller/hcounter[10]_i_1_n_2 |                7 |             11 |
|  vgacontroller/clk_25MHz_reg_n_2       | vgacontroller/eqOp                                | vgacontroller/vcounter[10]_i_1_n_2 |                4 |             11 |
|  vgacontroller/clk_25MHz_reg_n_2       |                                                   | vgacontroller/rgb_out[11]_i_1_n_2  |                6 |             12 |
|  vgacontroller/rgb_out_reg[7]_443[0]   |                                                   |                                    |                9 |             14 |
|  clk_IBUF_BUFG                         |                                                   | n_1_13681_BUFG                     |                8 |             32 |
+----------------------------------------+---------------------------------------------------+------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     6 |
| 2      |                     1 |
| 3      |                     1 |
| 4      |                     1 |
| 5      |                     2 |
| 8      |                    10 |
| 9      |                     1 |
| 11     |                     2 |
| 12     |                     1 |
| 14     |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


