## Buttons
set_property -dict {PACKAGE_PIN AV40 IOSTANDARD LVCMOS18} [get_ports cpu_reset]

## UART
set_property -dict {PACKAGE_PIN AU36 IOSTANDARD LVCMOS18} [get_ports tx]
set_property -dict {PACKAGE_PIN AU33 IOSTANDARD LVCMOS18} [get_ports rx]

## LEDs
set_property -dict {PACKAGE_PIN AM39 IOSTANDARD LVCMOS18} [get_ports {led[0]}]
set_property -dict {PACKAGE_PIN AN39 IOSTANDARD LVCMOS18} [get_ports {led[1]}]
set_property -dict {PACKAGE_PIN AR37 IOSTANDARD LVCMOS18} [get_ports {led[2]}]
set_property -dict {PACKAGE_PIN AT37 IOSTANDARD LVCMOS18} [get_ports {led[3]}]
set_property -dict {PACKAGE_PIN AR35 IOSTANDARD LVCMOS18} [get_ports {led[4]}]
set_property -dict {PACKAGE_PIN AP41 IOSTANDARD LVCMOS18} [get_ports {led[5]}]
set_property -dict {PACKAGE_PIN AP42 IOSTANDARD LVCMOS18} [get_ports {led[6]}]
set_property -dict {PACKAGE_PIN AU39 IOSTANDARD LVCMOS18} [get_ports {led[7]}]

## Switches
set_property -dict {PACKAGE_PIN AV30 IOSTANDARD LVCMOS18} [get_ports {sw[0]}]
set_property -dict {PACKAGE_PIN AY33 IOSTANDARD LVCMOS18} [get_ports {sw[1]}]
set_property -dict {PACKAGE_PIN BA31 IOSTANDARD LVCMOS18} [get_ports {sw[2]}]
set_property -dict {PACKAGE_PIN BA32 IOSTANDARD LVCMOS18} [get_ports {sw[3]}]
set_property -dict {PACKAGE_PIN AW30 IOSTANDARD LVCMOS18} [get_ports {sw[4]}]
set_property -dict {PACKAGE_PIN AY30 IOSTANDARD LVCMOS18} [get_ports {sw[5]}]
set_property -dict {PACKAGE_PIN BA30 IOSTANDARD LVCMOS18} [get_ports {sw[6]}]
set_property -dict {PACKAGE_PIN BB31 IOSTANDARD LVCMOS18} [get_ports {sw[7]}]

## Fan Control
set_property -dict {PACKAGE_PIN BA37 IOSTANDARD LVCMOS18} [get_ports fan_pwm]

#############################################
## SD Card (SPI)
#############################################
set_property -dict {PACKAGE_PIN AN30 IOSTANDARD LVCMOS18} [get_ports spi_clk_o]
set_property -dict {PACKAGE_PIN AT30 IOSTANDARD LVCMOS18} [get_ports spi_ss]
set_property -dict {PACKAGE_PIN AR30 IOSTANDARD LVCMOS18} [get_ports spi_miso]
set_property -dict {PACKAGE_PIN AP30 IOSTANDARD LVCMOS18} [get_ports spi_mosi]

connect_debug_port u_ila_0/probe0 [get_nets [list {npu/prb_wdata[0]} {npu/prb_wdata[1]} {npu/prb_wdata[2]} {npu/prb_wdata[3]} {npu/prb_wdata[4]} {npu/prb_wdata[5]} {npu/prb_wdata[6]} {npu/prb_wdata[7]} {npu/prb_wdata[8]} {npu/prb_wdata[9]} {npu/prb_wdata[10]} {npu/prb_wdata[11]} {npu/prb_wdata[12]} {npu/prb_wdata[13]} {npu/prb_wdata[14]} {npu/prb_wdata[15]} {npu/prb_wdata[16]} {npu/prb_wdata[17]} {npu/prb_wdata[18]} {npu/prb_wdata[19]} {npu/prb_wdata[20]} {npu/prb_wdata[21]} {npu/prb_wdata[22]} {npu/prb_wdata[23]} {npu/prb_wdata[24]} {npu/prb_wdata[25]} {npu/prb_wdata[26]} {npu/prb_wdata[27]} {npu/prb_wdata[28]} {npu/prb_wdata[29]} {npu/prb_wdata[30]} {npu/prb_wdata[31]} {npu/prb_wdata[32]} {npu/prb_wdata[33]} {npu/prb_wdata[34]} {npu/prb_wdata[35]} {npu/prb_wdata[36]} {npu/prb_wdata[37]} {npu/prb_wdata[38]} {npu/prb_wdata[39]} {npu/prb_wdata[40]} {npu/prb_wdata[41]} {npu/prb_wdata[42]} {npu/prb_wdata[43]} {npu/prb_wdata[44]} {npu/prb_wdata[45]} {npu/prb_wdata[46]} {npu/prb_wdata[47]} {npu/prb_wdata[48]} {npu/prb_wdata[49]} {npu/prb_wdata[50]} {npu/prb_wdata[51]} {npu/prb_wdata[52]} {npu/prb_wdata[53]} {npu/prb_wdata[54]} {npu/prb_wdata[55]} {npu/prb_wdata[56]} {npu/prb_wdata[57]} {npu/prb_wdata[58]} {npu/prb_wdata[59]} {npu/prb_wdata[60]} {npu/prb_wdata[61]} {npu/prb_wdata[62]} {npu/prb_wdata[63]}]]
connect_debug_port u_ila_0/probe1 [get_nets [list {npu/prb_rdata[0]} {npu/prb_rdata[1]} {npu/prb_rdata[2]} {npu/prb_rdata[3]} {npu/prb_rdata[4]} {npu/prb_rdata[5]} {npu/prb_rdata[6]} {npu/prb_rdata[7]} {npu/prb_rdata[8]} {npu/prb_rdata[9]} {npu/prb_rdata[10]} {npu/prb_rdata[11]} {npu/prb_rdata[12]} {npu/prb_rdata[13]} {npu/prb_rdata[14]} {npu/prb_rdata[15]} {npu/prb_rdata[16]} {npu/prb_rdata[17]} {npu/prb_rdata[18]} {npu/prb_rdata[19]} {npu/prb_rdata[20]} {npu/prb_rdata[21]} {npu/prb_rdata[22]} {npu/prb_rdata[23]} {npu/prb_rdata[24]} {npu/prb_rdata[25]} {npu/prb_rdata[26]} {npu/prb_rdata[27]} {npu/prb_rdata[28]} {npu/prb_rdata[29]} {npu/prb_rdata[30]} {npu/prb_rdata[31]} {npu/prb_rdata[32]} {npu/prb_rdata[33]} {npu/prb_rdata[34]} {npu/prb_rdata[35]} {npu/prb_rdata[36]} {npu/prb_rdata[37]} {npu/prb_rdata[38]} {npu/prb_rdata[39]} {npu/prb_rdata[40]} {npu/prb_rdata[41]} {npu/prb_rdata[42]} {npu/prb_rdata[43]} {npu/prb_rdata[44]} {npu/prb_rdata[45]} {npu/prb_rdata[46]} {npu/prb_rdata[47]} {npu/prb_rdata[48]} {npu/prb_rdata[49]} {npu/prb_rdata[50]} {npu/prb_rdata[51]} {npu/prb_rdata[52]} {npu/prb_rdata[53]} {npu/prb_rdata[54]} {npu/prb_rdata[55]} {npu/prb_rdata[56]} {npu/prb_rdata[57]} {npu/prb_rdata[58]} {npu/prb_rdata[59]} {npu/prb_rdata[60]} {npu/prb_rdata[61]} {npu/prb_rdata[62]} {npu/prb_rdata[63]}]]
connect_debug_port u_ila_0/probe2 [get_nets [list {npu/prb_addr[0]} {npu/prb_addr[1]} {npu/prb_addr[2]} {npu/prb_addr[3]} {npu/prb_addr[4]} {npu/prb_addr[5]} {npu/prb_addr[6]} {npu/prb_addr[7]} {npu/prb_addr[8]} {npu/prb_addr[9]} {npu/prb_addr[10]} {npu/prb_addr[11]} {npu/prb_addr[12]} {npu/prb_addr[13]} {npu/prb_addr[14]} {npu/prb_addr[15]}]]
connect_debug_port u_ila_0/probe8 [get_nets [list npu/prb_en]]
connect_debug_port u_ila_0/probe9 [get_nets [list npu/prb_we]]

connect_debug_port u_ila_0/probe0 [get_nets [list {dma_inst/prb_dma_volume[0]} {dma_inst/prb_dma_volume[1]} {dma_inst/prb_dma_volume[2]} {dma_inst/prb_dma_volume[3]} {dma_inst/prb_dma_volume[4]} {dma_inst/prb_dma_volume[5]} {dma_inst/prb_dma_volume[6]} {dma_inst/prb_dma_volume[7]} {dma_inst/prb_dma_volume[8]} {dma_inst/prb_dma_volume[9]} {dma_inst/prb_dma_volume[10]} {dma_inst/prb_dma_volume[11]} {dma_inst/prb_dma_volume[12]} {dma_inst/prb_dma_volume[13]} {dma_inst/prb_dma_volume[14]} {dma_inst/prb_dma_volume[15]}]]
connect_debug_port u_ila_0/probe1 [get_nets [list {dma_inst/prb_dma_wdata[0]} {dma_inst/prb_dma_wdata[1]} {dma_inst/prb_dma_wdata[2]} {dma_inst/prb_dma_wdata[3]} {dma_inst/prb_dma_wdata[4]} {dma_inst/prb_dma_wdata[5]} {dma_inst/prb_dma_wdata[6]} {dma_inst/prb_dma_wdata[7]} {dma_inst/prb_dma_wdata[8]} {dma_inst/prb_dma_wdata[9]} {dma_inst/prb_dma_wdata[10]} {dma_inst/prb_dma_wdata[11]} {dma_inst/prb_dma_wdata[12]} {dma_inst/prb_dma_wdata[13]} {dma_inst/prb_dma_wdata[14]} {dma_inst/prb_dma_wdata[15]} {dma_inst/prb_dma_wdata[16]} {dma_inst/prb_dma_wdata[17]} {dma_inst/prb_dma_wdata[18]} {dma_inst/prb_dma_wdata[19]} {dma_inst/prb_dma_wdata[20]} {dma_inst/prb_dma_wdata[21]} {dma_inst/prb_dma_wdata[22]} {dma_inst/prb_dma_wdata[23]} {dma_inst/prb_dma_wdata[24]} {dma_inst/prb_dma_wdata[25]} {dma_inst/prb_dma_wdata[26]} {dma_inst/prb_dma_wdata[27]} {dma_inst/prb_dma_wdata[28]} {dma_inst/prb_dma_wdata[29]} {dma_inst/prb_dma_wdata[30]} {dma_inst/prb_dma_wdata[31]}]]
connect_debug_port u_ila_0/probe2 [get_nets [list {dma_inst/prb_dma_src_addr[0]} {dma_inst/prb_dma_src_addr[1]} {dma_inst/prb_dma_src_addr[2]} {dma_inst/prb_dma_src_addr[3]} {dma_inst/prb_dma_src_addr[4]} {dma_inst/prb_dma_src_addr[5]} {dma_inst/prb_dma_src_addr[6]} {dma_inst/prb_dma_src_addr[7]} {dma_inst/prb_dma_src_addr[8]} {dma_inst/prb_dma_src_addr[9]} {dma_inst/prb_dma_src_addr[10]} {dma_inst/prb_dma_src_addr[11]} {dma_inst/prb_dma_src_addr[12]} {dma_inst/prb_dma_src_addr[13]} {dma_inst/prb_dma_src_addr[14]} {dma_inst/prb_dma_src_addr[15]} {dma_inst/prb_dma_src_addr[16]} {dma_inst/prb_dma_src_addr[17]} {dma_inst/prb_dma_src_addr[18]} {dma_inst/prb_dma_src_addr[19]} {dma_inst/prb_dma_src_addr[20]} {dma_inst/prb_dma_src_addr[21]} {dma_inst/prb_dma_src_addr[22]} {dma_inst/prb_dma_src_addr[23]} {dma_inst/prb_dma_src_addr[24]} {dma_inst/prb_dma_src_addr[25]} {dma_inst/prb_dma_src_addr[26]} {dma_inst/prb_dma_src_addr[27]} {dma_inst/prb_dma_src_addr[28]} {dma_inst/prb_dma_src_addr[29]} {dma_inst/prb_dma_src_addr[30]} {dma_inst/prb_dma_src_addr[31]}]]
connect_debug_port u_ila_0/probe4 [get_nets [list {dma_inst/prb_dma_rdata[0]} {dma_inst/prb_dma_rdata[1]} {dma_inst/prb_dma_rdata[2]} {dma_inst/prb_dma_rdata[3]} {dma_inst/prb_dma_rdata[4]} {dma_inst/prb_dma_rdata[5]} {dma_inst/prb_dma_rdata[6]} {dma_inst/prb_dma_rdata[7]} {dma_inst/prb_dma_rdata[8]} {dma_inst/prb_dma_rdata[9]} {dma_inst/prb_dma_rdata[10]} {dma_inst/prb_dma_rdata[11]} {dma_inst/prb_dma_rdata[12]} {dma_inst/prb_dma_rdata[13]} {dma_inst/prb_dma_rdata[14]} {dma_inst/prb_dma_rdata[15]} {dma_inst/prb_dma_rdata[16]} {dma_inst/prb_dma_rdata[17]} {dma_inst/prb_dma_rdata[18]} {dma_inst/prb_dma_rdata[19]} {dma_inst/prb_dma_rdata[20]} {dma_inst/prb_dma_rdata[21]} {dma_inst/prb_dma_rdata[22]} {dma_inst/prb_dma_rdata[23]} {dma_inst/prb_dma_rdata[24]} {dma_inst/prb_dma_rdata[25]} {dma_inst/prb_dma_rdata[26]} {dma_inst/prb_dma_rdata[27]} {dma_inst/prb_dma_rdata[28]} {dma_inst/prb_dma_rdata[29]} {dma_inst/prb_dma_rdata[30]} {dma_inst/prb_dma_rdata[31]}]]
connect_debug_port u_ila_0/probe5 [get_nets [list {dma_inst/prb_dma_burst_len[0]} {dma_inst/prb_dma_burst_len[1]} {dma_inst/prb_dma_burst_len[2]} {dma_inst/prb_dma_burst_len[3]} {dma_inst/prb_dma_burst_len[4]} {dma_inst/prb_dma_burst_len[5]} {dma_inst/prb_dma_burst_len[6]} {dma_inst/prb_dma_burst_len[7]}]]
connect_debug_port u_ila_0/probe6 [get_nets [list {dma_inst/prb_dma_addr[0]} {dma_inst/prb_dma_addr[1]} {dma_inst/prb_dma_addr[2]} {dma_inst/prb_dma_addr[3]} {dma_inst/prb_dma_addr[4]} {dma_inst/prb_dma_addr[5]} {dma_inst/prb_dma_addr[6]} {dma_inst/prb_dma_addr[7]} {dma_inst/prb_dma_addr[8]} {dma_inst/prb_dma_addr[9]} {dma_inst/prb_dma_addr[10]} {dma_inst/prb_dma_addr[11]} {dma_inst/prb_dma_addr[12]} {dma_inst/prb_dma_addr[13]} {dma_inst/prb_dma_addr[14]} {dma_inst/prb_dma_addr[15]} {dma_inst/prb_dma_addr[16]} {dma_inst/prb_dma_addr[17]} {dma_inst/prb_dma_addr[18]} {dma_inst/prb_dma_addr[19]} {dma_inst/prb_dma_addr[20]} {dma_inst/prb_dma_addr[21]} {dma_inst/prb_dma_addr[22]} {dma_inst/prb_dma_addr[23]} {dma_inst/prb_dma_addr[24]} {dma_inst/prb_dma_addr[25]} {dma_inst/prb_dma_addr[26]} {dma_inst/prb_dma_addr[27]} {dma_inst/prb_dma_addr[28]} {dma_inst/prb_dma_addr[29]} {dma_inst/prb_dma_addr[30]} {dma_inst/prb_dma_addr[31]}]]
connect_debug_port u_ila_0/probe7 [get_nets [list {dma_inst/prb_dma_des_addr[0]} {dma_inst/prb_dma_des_addr[1]} {dma_inst/prb_dma_des_addr[2]} {dma_inst/prb_dma_des_addr[3]} {dma_inst/prb_dma_des_addr[4]} {dma_inst/prb_dma_des_addr[5]} {dma_inst/prb_dma_des_addr[6]} {dma_inst/prb_dma_des_addr[7]} {dma_inst/prb_dma_des_addr[8]} {dma_inst/prb_dma_des_addr[9]} {dma_inst/prb_dma_des_addr[10]} {dma_inst/prb_dma_des_addr[11]} {dma_inst/prb_dma_des_addr[12]} {dma_inst/prb_dma_des_addr[13]} {dma_inst/prb_dma_des_addr[14]} {dma_inst/prb_dma_des_addr[15]} {dma_inst/prb_dma_des_addr[16]} {dma_inst/prb_dma_des_addr[17]} {dma_inst/prb_dma_des_addr[18]} {dma_inst/prb_dma_des_addr[19]} {dma_inst/prb_dma_des_addr[20]} {dma_inst/prb_dma_des_addr[21]} {dma_inst/prb_dma_des_addr[22]} {dma_inst/prb_dma_des_addr[23]} {dma_inst/prb_dma_des_addr[24]} {dma_inst/prb_dma_des_addr[25]} {dma_inst/prb_dma_des_addr[26]} {dma_inst/prb_dma_des_addr[27]} {dma_inst/prb_dma_des_addr[28]} {dma_inst/prb_dma_des_addr[29]} {dma_inst/prb_dma_des_addr[30]} {dma_inst/prb_dma_des_addr[31]}]]
connect_debug_port u_ila_0/probe13 [get_nets [list dma_inst/prb_dma_en]]
connect_debug_port u_ila_0/probe14 [get_nets [list dma_inst/prb_dma_we]]


connect_debug_port u_ila_0/probe0 [get_nets [list {system_bus/i_xbar/slave2master[1].s2m_inst/A_arbiter/prb_xbar_a_valid[0]} {system_bus/i_xbar/slave2master[1].s2m_inst/A_arbiter/prb_xbar_a_valid[1]}]]
connect_debug_port u_ila_0/probe1 [get_nets [list {system_bus/i_xbar/slave2master[1].s2m_inst/A_arbiter/prb_xbar_a_alow[0]} {system_bus/i_xbar/slave2master[1].s2m_inst/A_arbiter/prb_xbar_a_alow[1]}]]
connect_debug_port u_ila_0/probe2 [get_nets [list {system_bus/i_xbar/slave2master[1].s2m_inst/A_arbiter/prb_xbar_a_ready[0]} {system_bus/i_xbar/slave2master[1].s2m_inst/A_arbiter/prb_xbar_a_ready[1]}]]
connect_debug_port u_ila_0/probe3 [get_nets [list {system_bus/i_xbar/slave2master[2].s2m_inst/A_arbiter/prb_xbar_a_ready[0]} {system_bus/i_xbar/slave2master[2].s2m_inst/A_arbiter/prb_xbar_a_ready[1]}]]
connect_debug_port u_ila_0/probe4 [get_nets [list {system_bus/i_xbar/slave2master[2].s2m_inst/A_arbiter/prb_xbar_a_valid[0]} {system_bus/i_xbar/slave2master[2].s2m_inst/A_arbiter/prb_xbar_a_valid[1]}]]
connect_debug_port u_ila_0/probe5 [get_nets [list {system_bus/i_xbar/slave2master[2].s2m_inst/A_arbiter/prb_xbar_a_alow[0]} {system_bus/i_xbar/slave2master[2].s2m_inst/A_arbiter/prb_xbar_a_alow[1]}]]
connect_debug_port u_ila_0/probe8 [get_nets [list {system_bus/i_xbar/slave2master[3].s2m_inst/A_arbiter/prb_xbar_a_valid[0]} {system_bus/i_xbar/slave2master[3].s2m_inst/A_arbiter/prb_xbar_a_valid[1]}]]
connect_debug_port u_ila_0/probe9 [get_nets [list {system_bus/i_xbar/slave2master[3].s2m_inst/A_arbiter/prb_xbar_a_alow[0]} {system_bus/i_xbar/slave2master[3].s2m_inst/A_arbiter/prb_xbar_a_alow[1]}]]
connect_debug_port u_ila_0/probe10 [get_nets [list {system_bus/i_xbar/slave2master[3].s2m_inst/A_arbiter/prb_xbar_a_ready[0]} {system_bus/i_xbar/slave2master[3].s2m_inst/A_arbiter/prb_xbar_a_ready[1]}]]
connect_debug_port u_ila_0/probe11 [get_nets [list {system_bus/i_xbar/slave2master[0].s2m_inst/A_arbiter/prb_xbar_a_ready[0]} {system_bus/i_xbar/slave2master[0].s2m_inst/A_arbiter/prb_xbar_a_ready[1]}]]
connect_debug_port u_ila_0/probe12 [get_nets [list {system_bus/i_xbar/slave2master[0].s2m_inst/A_arbiter/prb_xbar_a_valid[0]} {system_bus/i_xbar/slave2master[0].s2m_inst/A_arbiter/prb_xbar_a_valid[1]}]]
connect_debug_port u_ila_0/probe13 [get_nets [list {system_bus/i_xbar/slave2master[0].s2m_inst/A_arbiter/prb_xbar_a_alow[0]} {system_bus/i_xbar/slave2master[0].s2m_inst/A_arbiter/prb_xbar_a_alow[1]}]]
connect_debug_port u_ila_0/probe16 [get_nets [list {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[0]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[1]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[2]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[3]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[4]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[5]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[6]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[7]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[8]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[9]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[10]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[11]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[12]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[13]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[14]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[15]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[16]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[17]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[18]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[19]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[20]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[21]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[22]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[23]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[24]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[25]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[26]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[27]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[28]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[29]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[30]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[31]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[32]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[33]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[34]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[35]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[36]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[37]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[38]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[39]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[40]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[41]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[42]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[43]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[44]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[45]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[46]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[47]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[48]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[49]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[50]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[51]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[52]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[53]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[54]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[55]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[56]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[57]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[58]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[59]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[60]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[61]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[62]} {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_addr[63]}]]
connect_debug_port u_ila_0/probe17 [get_nets [list {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[0]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[1]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[2]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[3]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[4]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[5]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[6]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[7]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[8]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[9]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[10]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[11]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[12]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[13]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[14]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[15]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[16]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[17]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[18]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[19]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[20]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[21]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[22]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[23]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[24]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[25]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[26]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[27]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[28]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[29]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[30]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[31]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[32]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[33]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[34]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[35]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[36]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[37]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[38]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[39]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[40]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[41]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[42]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[43]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[44]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[45]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[46]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[47]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[48]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[49]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[50]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[51]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[52]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[53]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[54]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[55]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[56]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[57]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[58]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[59]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[60]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[61]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[62]} {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_addr[63]}]]
connect_debug_port u_ila_0/probe37 [get_nets [list {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_ready}]]
connect_debug_port u_ila_0/probe38 [get_nets [list {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_ready}]]
connect_debug_port u_ila_0/probe39 [get_nets [list {system_bus/i_xbar/master2slave[0].m2s_inst/A_router/prb_xbar_rou_a_valid}]]
connect_debug_port u_ila_0/probe40 [get_nets [list {system_bus/i_xbar/master2slave[1].m2s_inst/A_router/prb_xbar_rou_a_valid}]]



create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 16384 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list i_xlnx_clk_gen/inst/clk_out1]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {main_mem/probe_ctrl_inst/prb_cc_a_addr[0]} {main_mem/probe_ctrl_inst/prb_cc_a_addr[1]} {main_mem/probe_ctrl_inst/prb_cc_a_addr[2]} {main_mem/probe_ctrl_inst/prb_cc_a_addr[3]} {main_mem/probe_ctrl_inst/prb_cc_a_addr[4]} {main_mem/probe_ctrl_inst/prb_cc_a_addr[5]} {main_mem/probe_ctrl_inst/prb_cc_a_addr[6]} {main_mem/probe_ctrl_inst/prb_cc_a_addr[7]} {main_mem/probe_ctrl_inst/prb_cc_a_addr[8]} {main_mem/probe_ctrl_inst/prb_cc_a_addr[9]} {main_mem/probe_ctrl_inst/prb_cc_a_addr[10]} {main_mem/probe_ctrl_inst/prb_cc_a_addr[11]} {main_mem/probe_ctrl_inst/prb_cc_a_addr[12]} {main_mem/probe_ctrl_inst/prb_cc_a_addr[13]} {main_mem/probe_ctrl_inst/prb_cc_a_addr[14]} {main_mem/probe_ctrl_inst/prb_cc_a_addr[15]} {main_mem/probe_ctrl_inst/prb_cc_a_addr[16]} {main_mem/probe_ctrl_inst/prb_cc_a_addr[17]} {main_mem/probe_ctrl_inst/prb_cc_a_addr[18]} {main_mem/probe_ctrl_inst/prb_cc_a_addr[19]} {main_mem/probe_ctrl_inst/prb_cc_a_addr[20]} {main_mem/probe_ctrl_inst/prb_cc_a_addr[21]} {main_mem/probe_ctrl_inst/prb_cc_a_addr[22]} {main_mem/probe_ctrl_inst/prb_cc_a_addr[23]} {main_mem/probe_ctrl_inst/prb_cc_a_addr[24]} {main_mem/probe_ctrl_inst/prb_cc_a_addr[25]} {main_mem/probe_ctrl_inst/prb_cc_a_addr[26]} {main_mem/probe_ctrl_inst/prb_cc_a_addr[27]} {main_mem/probe_ctrl_inst/prb_cc_a_addr[28]} {main_mem/probe_ctrl_inst/prb_cc_a_addr[29]} {main_mem/probe_ctrl_inst/prb_cc_a_addr[30]} {main_mem/probe_ctrl_inst/prb_cc_a_addr[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 2 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {main_mem/probe_ctrl_inst/prb_cc_state[0]} {main_mem/probe_ctrl_inst/prb_cc_state[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 3 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {main_mem/probe_ctrl_inst/prb_cc_a_source[0]} {main_mem/probe_ctrl_inst/prb_cc_a_source[1]} {main_mem/probe_ctrl_inst/prb_cc_a_source[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 2 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {ddr_inst/u_sy_axi4_arbiter/prb_axi_state[0]} {ddr_inst/u_sy_axi4_arbiter/prb_axi_state[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {dma_inst/prb_dma_rdata[0]} {dma_inst/prb_dma_rdata[1]} {dma_inst/prb_dma_rdata[2]} {dma_inst/prb_dma_rdata[3]} {dma_inst/prb_dma_rdata[4]} {dma_inst/prb_dma_rdata[5]} {dma_inst/prb_dma_rdata[6]} {dma_inst/prb_dma_rdata[7]} {dma_inst/prb_dma_rdata[8]} {dma_inst/prb_dma_rdata[9]} {dma_inst/prb_dma_rdata[10]} {dma_inst/prb_dma_rdata[11]} {dma_inst/prb_dma_rdata[12]} {dma_inst/prb_dma_rdata[13]} {dma_inst/prb_dma_rdata[14]} {dma_inst/prb_dma_rdata[15]} {dma_inst/prb_dma_rdata[16]} {dma_inst/prb_dma_rdata[17]} {dma_inst/prb_dma_rdata[18]} {dma_inst/prb_dma_rdata[19]} {dma_inst/prb_dma_rdata[20]} {dma_inst/prb_dma_rdata[21]} {dma_inst/prb_dma_rdata[22]} {dma_inst/prb_dma_rdata[23]} {dma_inst/prb_dma_rdata[24]} {dma_inst/prb_dma_rdata[25]} {dma_inst/prb_dma_rdata[26]} {dma_inst/prb_dma_rdata[27]} {dma_inst/prb_dma_rdata[28]} {dma_inst/prb_dma_rdata[29]} {dma_inst/prb_dma_rdata[30]} {dma_inst/prb_dma_rdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 64 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {dma_inst/prb_dma_d_rdata[0]} {dma_inst/prb_dma_d_rdata[1]} {dma_inst/prb_dma_d_rdata[2]} {dma_inst/prb_dma_d_rdata[3]} {dma_inst/prb_dma_d_rdata[4]} {dma_inst/prb_dma_d_rdata[5]} {dma_inst/prb_dma_d_rdata[6]} {dma_inst/prb_dma_d_rdata[7]} {dma_inst/prb_dma_d_rdata[8]} {dma_inst/prb_dma_d_rdata[9]} {dma_inst/prb_dma_d_rdata[10]} {dma_inst/prb_dma_d_rdata[11]} {dma_inst/prb_dma_d_rdata[12]} {dma_inst/prb_dma_d_rdata[13]} {dma_inst/prb_dma_d_rdata[14]} {dma_inst/prb_dma_d_rdata[15]} {dma_inst/prb_dma_d_rdata[16]} {dma_inst/prb_dma_d_rdata[17]} {dma_inst/prb_dma_d_rdata[18]} {dma_inst/prb_dma_d_rdata[19]} {dma_inst/prb_dma_d_rdata[20]} {dma_inst/prb_dma_d_rdata[21]} {dma_inst/prb_dma_d_rdata[22]} {dma_inst/prb_dma_d_rdata[23]} {dma_inst/prb_dma_d_rdata[24]} {dma_inst/prb_dma_d_rdata[25]} {dma_inst/prb_dma_d_rdata[26]} {dma_inst/prb_dma_d_rdata[27]} {dma_inst/prb_dma_d_rdata[28]} {dma_inst/prb_dma_d_rdata[29]} {dma_inst/prb_dma_d_rdata[30]} {dma_inst/prb_dma_d_rdata[31]} {dma_inst/prb_dma_d_rdata[32]} {dma_inst/prb_dma_d_rdata[33]} {dma_inst/prb_dma_d_rdata[34]} {dma_inst/prb_dma_d_rdata[35]} {dma_inst/prb_dma_d_rdata[36]} {dma_inst/prb_dma_d_rdata[37]} {dma_inst/prb_dma_d_rdata[38]} {dma_inst/prb_dma_d_rdata[39]} {dma_inst/prb_dma_d_rdata[40]} {dma_inst/prb_dma_d_rdata[41]} {dma_inst/prb_dma_d_rdata[42]} {dma_inst/prb_dma_d_rdata[43]} {dma_inst/prb_dma_d_rdata[44]} {dma_inst/prb_dma_d_rdata[45]} {dma_inst/prb_dma_d_rdata[46]} {dma_inst/prb_dma_d_rdata[47]} {dma_inst/prb_dma_d_rdata[48]} {dma_inst/prb_dma_d_rdata[49]} {dma_inst/prb_dma_d_rdata[50]} {dma_inst/prb_dma_d_rdata[51]} {dma_inst/prb_dma_d_rdata[52]} {dma_inst/prb_dma_d_rdata[53]} {dma_inst/prb_dma_d_rdata[54]} {dma_inst/prb_dma_d_rdata[55]} {dma_inst/prb_dma_d_rdata[56]} {dma_inst/prb_dma_d_rdata[57]} {dma_inst/prb_dma_d_rdata[58]} {dma_inst/prb_dma_d_rdata[59]} {dma_inst/prb_dma_d_rdata[60]} {dma_inst/prb_dma_d_rdata[61]} {dma_inst/prb_dma_d_rdata[62]} {dma_inst/prb_dma_d_rdata[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 64 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {dma_inst/prb_dma_c_addr[0]} {dma_inst/prb_dma_c_addr[1]} {dma_inst/prb_dma_c_addr[2]} {dma_inst/prb_dma_c_addr[3]} {dma_inst/prb_dma_c_addr[4]} {dma_inst/prb_dma_c_addr[5]} {dma_inst/prb_dma_c_addr[6]} {dma_inst/prb_dma_c_addr[7]} {dma_inst/prb_dma_c_addr[8]} {dma_inst/prb_dma_c_addr[9]} {dma_inst/prb_dma_c_addr[10]} {dma_inst/prb_dma_c_addr[11]} {dma_inst/prb_dma_c_addr[12]} {dma_inst/prb_dma_c_addr[13]} {dma_inst/prb_dma_c_addr[14]} {dma_inst/prb_dma_c_addr[15]} {dma_inst/prb_dma_c_addr[16]} {dma_inst/prb_dma_c_addr[17]} {dma_inst/prb_dma_c_addr[18]} {dma_inst/prb_dma_c_addr[19]} {dma_inst/prb_dma_c_addr[20]} {dma_inst/prb_dma_c_addr[21]} {dma_inst/prb_dma_c_addr[22]} {dma_inst/prb_dma_c_addr[23]} {dma_inst/prb_dma_c_addr[24]} {dma_inst/prb_dma_c_addr[25]} {dma_inst/prb_dma_c_addr[26]} {dma_inst/prb_dma_c_addr[27]} {dma_inst/prb_dma_c_addr[28]} {dma_inst/prb_dma_c_addr[29]} {dma_inst/prb_dma_c_addr[30]} {dma_inst/prb_dma_c_addr[31]} {dma_inst/prb_dma_c_addr[32]} {dma_inst/prb_dma_c_addr[33]} {dma_inst/prb_dma_c_addr[34]} {dma_inst/prb_dma_c_addr[35]} {dma_inst/prb_dma_c_addr[36]} {dma_inst/prb_dma_c_addr[37]} {dma_inst/prb_dma_c_addr[38]} {dma_inst/prb_dma_c_addr[39]} {dma_inst/prb_dma_c_addr[40]} {dma_inst/prb_dma_c_addr[41]} {dma_inst/prb_dma_c_addr[42]} {dma_inst/prb_dma_c_addr[43]} {dma_inst/prb_dma_c_addr[44]} {dma_inst/prb_dma_c_addr[45]} {dma_inst/prb_dma_c_addr[46]} {dma_inst/prb_dma_c_addr[47]} {dma_inst/prb_dma_c_addr[48]} {dma_inst/prb_dma_c_addr[49]} {dma_inst/prb_dma_c_addr[50]} {dma_inst/prb_dma_c_addr[51]} {dma_inst/prb_dma_c_addr[52]} {dma_inst/prb_dma_c_addr[53]} {dma_inst/prb_dma_c_addr[54]} {dma_inst/prb_dma_c_addr[55]} {dma_inst/prb_dma_c_addr[56]} {dma_inst/prb_dma_c_addr[57]} {dma_inst/prb_dma_c_addr[58]} {dma_inst/prb_dma_c_addr[59]} {dma_inst/prb_dma_c_addr[60]} {dma_inst/prb_dma_c_addr[61]} {dma_inst/prb_dma_c_addr[62]} {dma_inst/prb_dma_c_addr[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {dma_inst/prb_dma_addr[0]} {dma_inst/prb_dma_addr[1]} {dma_inst/prb_dma_addr[2]} {dma_inst/prb_dma_addr[3]} {dma_inst/prb_dma_addr[4]} {dma_inst/prb_dma_addr[5]} {dma_inst/prb_dma_addr[6]} {dma_inst/prb_dma_addr[7]} {dma_inst/prb_dma_addr[8]} {dma_inst/prb_dma_addr[9]} {dma_inst/prb_dma_addr[10]} {dma_inst/prb_dma_addr[11]} {dma_inst/prb_dma_addr[12]} {dma_inst/prb_dma_addr[13]} {dma_inst/prb_dma_addr[14]} {dma_inst/prb_dma_addr[15]} {dma_inst/prb_dma_addr[16]} {dma_inst/prb_dma_addr[17]} {dma_inst/prb_dma_addr[18]} {dma_inst/prb_dma_addr[19]} {dma_inst/prb_dma_addr[20]} {dma_inst/prb_dma_addr[21]} {dma_inst/prb_dma_addr[22]} {dma_inst/prb_dma_addr[23]} {dma_inst/prb_dma_addr[24]} {dma_inst/prb_dma_addr[25]} {dma_inst/prb_dma_addr[26]} {dma_inst/prb_dma_addr[27]} {dma_inst/prb_dma_addr[28]} {dma_inst/prb_dma_addr[29]} {dma_inst/prb_dma_addr[30]} {dma_inst/prb_dma_addr[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {dma_inst/prb_dma_des_addr[0]} {dma_inst/prb_dma_des_addr[1]} {dma_inst/prb_dma_des_addr[2]} {dma_inst/prb_dma_des_addr[3]} {dma_inst/prb_dma_des_addr[4]} {dma_inst/prb_dma_des_addr[5]} {dma_inst/prb_dma_des_addr[6]} {dma_inst/prb_dma_des_addr[7]} {dma_inst/prb_dma_des_addr[8]} {dma_inst/prb_dma_des_addr[9]} {dma_inst/prb_dma_des_addr[10]} {dma_inst/prb_dma_des_addr[11]} {dma_inst/prb_dma_des_addr[12]} {dma_inst/prb_dma_des_addr[13]} {dma_inst/prb_dma_des_addr[14]} {dma_inst/prb_dma_des_addr[15]} {dma_inst/prb_dma_des_addr[16]} {dma_inst/prb_dma_des_addr[17]} {dma_inst/prb_dma_des_addr[18]} {dma_inst/prb_dma_des_addr[19]} {dma_inst/prb_dma_des_addr[20]} {dma_inst/prb_dma_des_addr[21]} {dma_inst/prb_dma_des_addr[22]} {dma_inst/prb_dma_des_addr[23]} {dma_inst/prb_dma_des_addr[24]} {dma_inst/prb_dma_des_addr[25]} {dma_inst/prb_dma_des_addr[26]} {dma_inst/prb_dma_des_addr[27]} {dma_inst/prb_dma_des_addr[28]} {dma_inst/prb_dma_des_addr[29]} {dma_inst/prb_dma_des_addr[30]} {dma_inst/prb_dma_des_addr[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 4 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {dma_inst/prb_dma_d_opcode[0]} {dma_inst/prb_dma_d_opcode[1]} {dma_inst/prb_dma_d_opcode[2]} {dma_inst/prb_dma_d_opcode[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 4 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {dma_inst/prb_dma_ctrl[0]} {dma_inst/prb_dma_ctrl[1]} {dma_inst/prb_dma_ctrl[2]} {dma_inst/prb_dma_ctrl[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 4 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {dma_inst/prb_dma_a_opcode[0]} {dma_inst/prb_dma_a_opcode[1]} {dma_inst/prb_dma_a_opcode[2]} {dma_inst/prb_dma_a_opcode[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 64 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {dma_inst/prb_dma_a_addr[0]} {dma_inst/prb_dma_a_addr[1]} {dma_inst/prb_dma_a_addr[2]} {dma_inst/prb_dma_a_addr[3]} {dma_inst/prb_dma_a_addr[4]} {dma_inst/prb_dma_a_addr[5]} {dma_inst/prb_dma_a_addr[6]} {dma_inst/prb_dma_a_addr[7]} {dma_inst/prb_dma_a_addr[8]} {dma_inst/prb_dma_a_addr[9]} {dma_inst/prb_dma_a_addr[10]} {dma_inst/prb_dma_a_addr[11]} {dma_inst/prb_dma_a_addr[12]} {dma_inst/prb_dma_a_addr[13]} {dma_inst/prb_dma_a_addr[14]} {dma_inst/prb_dma_a_addr[15]} {dma_inst/prb_dma_a_addr[16]} {dma_inst/prb_dma_a_addr[17]} {dma_inst/prb_dma_a_addr[18]} {dma_inst/prb_dma_a_addr[19]} {dma_inst/prb_dma_a_addr[20]} {dma_inst/prb_dma_a_addr[21]} {dma_inst/prb_dma_a_addr[22]} {dma_inst/prb_dma_a_addr[23]} {dma_inst/prb_dma_a_addr[24]} {dma_inst/prb_dma_a_addr[25]} {dma_inst/prb_dma_a_addr[26]} {dma_inst/prb_dma_a_addr[27]} {dma_inst/prb_dma_a_addr[28]} {dma_inst/prb_dma_a_addr[29]} {dma_inst/prb_dma_a_addr[30]} {dma_inst/prb_dma_a_addr[31]} {dma_inst/prb_dma_a_addr[32]} {dma_inst/prb_dma_a_addr[33]} {dma_inst/prb_dma_a_addr[34]} {dma_inst/prb_dma_a_addr[35]} {dma_inst/prb_dma_a_addr[36]} {dma_inst/prb_dma_a_addr[37]} {dma_inst/prb_dma_a_addr[38]} {dma_inst/prb_dma_a_addr[39]} {dma_inst/prb_dma_a_addr[40]} {dma_inst/prb_dma_a_addr[41]} {dma_inst/prb_dma_a_addr[42]} {dma_inst/prb_dma_a_addr[43]} {dma_inst/prb_dma_a_addr[44]} {dma_inst/prb_dma_a_addr[45]} {dma_inst/prb_dma_a_addr[46]} {dma_inst/prb_dma_a_addr[47]} {dma_inst/prb_dma_a_addr[48]} {dma_inst/prb_dma_a_addr[49]} {dma_inst/prb_dma_a_addr[50]} {dma_inst/prb_dma_a_addr[51]} {dma_inst/prb_dma_a_addr[52]} {dma_inst/prb_dma_a_addr[53]} {dma_inst/prb_dma_a_addr[54]} {dma_inst/prb_dma_a_addr[55]} {dma_inst/prb_dma_a_addr[56]} {dma_inst/prb_dma_a_addr[57]} {dma_inst/prb_dma_a_addr[58]} {dma_inst/prb_dma_a_addr[59]} {dma_inst/prb_dma_a_addr[60]} {dma_inst/prb_dma_a_addr[61]} {dma_inst/prb_dma_a_addr[62]} {dma_inst/prb_dma_a_addr[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 16 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {dma_inst/prb_dma_burst_len[0]} {dma_inst/prb_dma_burst_len[1]} {dma_inst/prb_dma_burst_len[2]} {dma_inst/prb_dma_burst_len[3]} {dma_inst/prb_dma_burst_len[4]} {dma_inst/prb_dma_burst_len[5]} {dma_inst/prb_dma_burst_len[6]} {dma_inst/prb_dma_burst_len[7]} {dma_inst/prb_dma_burst_len[8]} {dma_inst/prb_dma_burst_len[9]} {dma_inst/prb_dma_burst_len[10]} {dma_inst/prb_dma_burst_len[11]} {dma_inst/prb_dma_burst_len[12]} {dma_inst/prb_dma_burst_len[13]} {dma_inst/prb_dma_burst_len[14]} {dma_inst/prb_dma_burst_len[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 64 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {dma_inst/prb_dma_c_data[0]} {dma_inst/prb_dma_c_data[1]} {dma_inst/prb_dma_c_data[2]} {dma_inst/prb_dma_c_data[3]} {dma_inst/prb_dma_c_data[4]} {dma_inst/prb_dma_c_data[5]} {dma_inst/prb_dma_c_data[6]} {dma_inst/prb_dma_c_data[7]} {dma_inst/prb_dma_c_data[8]} {dma_inst/prb_dma_c_data[9]} {dma_inst/prb_dma_c_data[10]} {dma_inst/prb_dma_c_data[11]} {dma_inst/prb_dma_c_data[12]} {dma_inst/prb_dma_c_data[13]} {dma_inst/prb_dma_c_data[14]} {dma_inst/prb_dma_c_data[15]} {dma_inst/prb_dma_c_data[16]} {dma_inst/prb_dma_c_data[17]} {dma_inst/prb_dma_c_data[18]} {dma_inst/prb_dma_c_data[19]} {dma_inst/prb_dma_c_data[20]} {dma_inst/prb_dma_c_data[21]} {dma_inst/prb_dma_c_data[22]} {dma_inst/prb_dma_c_data[23]} {dma_inst/prb_dma_c_data[24]} {dma_inst/prb_dma_c_data[25]} {dma_inst/prb_dma_c_data[26]} {dma_inst/prb_dma_c_data[27]} {dma_inst/prb_dma_c_data[28]} {dma_inst/prb_dma_c_data[29]} {dma_inst/prb_dma_c_data[30]} {dma_inst/prb_dma_c_data[31]} {dma_inst/prb_dma_c_data[32]} {dma_inst/prb_dma_c_data[33]} {dma_inst/prb_dma_c_data[34]} {dma_inst/prb_dma_c_data[35]} {dma_inst/prb_dma_c_data[36]} {dma_inst/prb_dma_c_data[37]} {dma_inst/prb_dma_c_data[38]} {dma_inst/prb_dma_c_data[39]} {dma_inst/prb_dma_c_data[40]} {dma_inst/prb_dma_c_data[41]} {dma_inst/prb_dma_c_data[42]} {dma_inst/prb_dma_c_data[43]} {dma_inst/prb_dma_c_data[44]} {dma_inst/prb_dma_c_data[45]} {dma_inst/prb_dma_c_data[46]} {dma_inst/prb_dma_c_data[47]} {dma_inst/prb_dma_c_data[48]} {dma_inst/prb_dma_c_data[49]} {dma_inst/prb_dma_c_data[50]} {dma_inst/prb_dma_c_data[51]} {dma_inst/prb_dma_c_data[52]} {dma_inst/prb_dma_c_data[53]} {dma_inst/prb_dma_c_data[54]} {dma_inst/prb_dma_c_data[55]} {dma_inst/prb_dma_c_data[56]} {dma_inst/prb_dma_c_data[57]} {dma_inst/prb_dma_c_data[58]} {dma_inst/prb_dma_c_data[59]} {dma_inst/prb_dma_c_data[60]} {dma_inst/prb_dma_c_data[61]} {dma_inst/prb_dma_c_data[62]} {dma_inst/prb_dma_c_data[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 32 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {dma_inst/prb_dma_wdata[0]} {dma_inst/prb_dma_wdata[1]} {dma_inst/prb_dma_wdata[2]} {dma_inst/prb_dma_wdata[3]} {dma_inst/prb_dma_wdata[4]} {dma_inst/prb_dma_wdata[5]} {dma_inst/prb_dma_wdata[6]} {dma_inst/prb_dma_wdata[7]} {dma_inst/prb_dma_wdata[8]} {dma_inst/prb_dma_wdata[9]} {dma_inst/prb_dma_wdata[10]} {dma_inst/prb_dma_wdata[11]} {dma_inst/prb_dma_wdata[12]} {dma_inst/prb_dma_wdata[13]} {dma_inst/prb_dma_wdata[14]} {dma_inst/prb_dma_wdata[15]} {dma_inst/prb_dma_wdata[16]} {dma_inst/prb_dma_wdata[17]} {dma_inst/prb_dma_wdata[18]} {dma_inst/prb_dma_wdata[19]} {dma_inst/prb_dma_wdata[20]} {dma_inst/prb_dma_wdata[21]} {dma_inst/prb_dma_wdata[22]} {dma_inst/prb_dma_wdata[23]} {dma_inst/prb_dma_wdata[24]} {dma_inst/prb_dma_wdata[25]} {dma_inst/prb_dma_wdata[26]} {dma_inst/prb_dma_wdata[27]} {dma_inst/prb_dma_wdata[28]} {dma_inst/prb_dma_wdata[29]} {dma_inst/prb_dma_wdata[30]} {dma_inst/prb_dma_wdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 16 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {dma_inst/prb_dma_volume[0]} {dma_inst/prb_dma_volume[1]} {dma_inst/prb_dma_volume[2]} {dma_inst/prb_dma_volume[3]} {dma_inst/prb_dma_volume[4]} {dma_inst/prb_dma_volume[5]} {dma_inst/prb_dma_volume[6]} {dma_inst/prb_dma_volume[7]} {dma_inst/prb_dma_volume[8]} {dma_inst/prb_dma_volume[9]} {dma_inst/prb_dma_volume[10]} {dma_inst/prb_dma_volume[11]} {dma_inst/prb_dma_volume[12]} {dma_inst/prb_dma_volume[13]} {dma_inst/prb_dma_volume[14]} {dma_inst/prb_dma_volume[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 32 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {dma_inst/prb_dma_src_addr[0]} {dma_inst/prb_dma_src_addr[1]} {dma_inst/prb_dma_src_addr[2]} {dma_inst/prb_dma_src_addr[3]} {dma_inst/prb_dma_src_addr[4]} {dma_inst/prb_dma_src_addr[5]} {dma_inst/prb_dma_src_addr[6]} {dma_inst/prb_dma_src_addr[7]} {dma_inst/prb_dma_src_addr[8]} {dma_inst/prb_dma_src_addr[9]} {dma_inst/prb_dma_src_addr[10]} {dma_inst/prb_dma_src_addr[11]} {dma_inst/prb_dma_src_addr[12]} {dma_inst/prb_dma_src_addr[13]} {dma_inst/prb_dma_src_addr[14]} {dma_inst/prb_dma_src_addr[15]} {dma_inst/prb_dma_src_addr[16]} {dma_inst/prb_dma_src_addr[17]} {dma_inst/prb_dma_src_addr[18]} {dma_inst/prb_dma_src_addr[19]} {dma_inst/prb_dma_src_addr[20]} {dma_inst/prb_dma_src_addr[21]} {dma_inst/prb_dma_src_addr[22]} {dma_inst/prb_dma_src_addr[23]} {dma_inst/prb_dma_src_addr[24]} {dma_inst/prb_dma_src_addr[25]} {dma_inst/prb_dma_src_addr[26]} {dma_inst/prb_dma_src_addr[27]} {dma_inst/prb_dma_src_addr[28]} {dma_inst/prb_dma_src_addr[29]} {dma_inst/prb_dma_src_addr[30]} {dma_inst/prb_dma_src_addr[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 4 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {dma_inst/prb_dma_c_opcode[0]} {dma_inst/prb_dma_c_opcode[1]} {dma_inst/prb_dma_c_opcode[2]} {dma_inst/prb_dma_c_opcode[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 2 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {ddr_inst/u_sy_axi4_arbiter/prb_axi_req_all[0]} {ddr_inst/u_sy_axi4_arbiter/prb_axi_req_all[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 32 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {npu/prb_npu_axi_aw_addr[0]} {npu/prb_npu_axi_aw_addr[1]} {npu/prb_npu_axi_aw_addr[2]} {npu/prb_npu_axi_aw_addr[3]} {npu/prb_npu_axi_aw_addr[4]} {npu/prb_npu_axi_aw_addr[5]} {npu/prb_npu_axi_aw_addr[6]} {npu/prb_npu_axi_aw_addr[7]} {npu/prb_npu_axi_aw_addr[8]} {npu/prb_npu_axi_aw_addr[9]} {npu/prb_npu_axi_aw_addr[10]} {npu/prb_npu_axi_aw_addr[11]} {npu/prb_npu_axi_aw_addr[12]} {npu/prb_npu_axi_aw_addr[13]} {npu/prb_npu_axi_aw_addr[14]} {npu/prb_npu_axi_aw_addr[15]} {npu/prb_npu_axi_aw_addr[16]} {npu/prb_npu_axi_aw_addr[17]} {npu/prb_npu_axi_aw_addr[18]} {npu/prb_npu_axi_aw_addr[19]} {npu/prb_npu_axi_aw_addr[20]} {npu/prb_npu_axi_aw_addr[21]} {npu/prb_npu_axi_aw_addr[22]} {npu/prb_npu_axi_aw_addr[23]} {npu/prb_npu_axi_aw_addr[24]} {npu/prb_npu_axi_aw_addr[25]} {npu/prb_npu_axi_aw_addr[26]} {npu/prb_npu_axi_aw_addr[27]} {npu/prb_npu_axi_aw_addr[28]} {npu/prb_npu_axi_aw_addr[29]} {npu/prb_npu_axi_aw_addr[30]} {npu/prb_npu_axi_aw_addr[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 32 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {npu/prb_npu_axi_ar_addr[0]} {npu/prb_npu_axi_ar_addr[1]} {npu/prb_npu_axi_ar_addr[2]} {npu/prb_npu_axi_ar_addr[3]} {npu/prb_npu_axi_ar_addr[4]} {npu/prb_npu_axi_ar_addr[5]} {npu/prb_npu_axi_ar_addr[6]} {npu/prb_npu_axi_ar_addr[7]} {npu/prb_npu_axi_ar_addr[8]} {npu/prb_npu_axi_ar_addr[9]} {npu/prb_npu_axi_ar_addr[10]} {npu/prb_npu_axi_ar_addr[11]} {npu/prb_npu_axi_ar_addr[12]} {npu/prb_npu_axi_ar_addr[13]} {npu/prb_npu_axi_ar_addr[14]} {npu/prb_npu_axi_ar_addr[15]} {npu/prb_npu_axi_ar_addr[16]} {npu/prb_npu_axi_ar_addr[17]} {npu/prb_npu_axi_ar_addr[18]} {npu/prb_npu_axi_ar_addr[19]} {npu/prb_npu_axi_ar_addr[20]} {npu/prb_npu_axi_ar_addr[21]} {npu/prb_npu_axi_ar_addr[22]} {npu/prb_npu_axi_ar_addr[23]} {npu/prb_npu_axi_ar_addr[24]} {npu/prb_npu_axi_ar_addr[25]} {npu/prb_npu_axi_ar_addr[26]} {npu/prb_npu_axi_ar_addr[27]} {npu/prb_npu_axi_ar_addr[28]} {npu/prb_npu_axi_ar_addr[29]} {npu/prb_npu_axi_ar_addr[30]} {npu/prb_npu_axi_ar_addr[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list ddr_inst/u_sy_axi4_arbiter/prb_axi_oup_ar_ready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list ddr_inst/u_sy_axi4_arbiter/prb_axi_oup_ar_valid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list ddr_inst/u_sy_axi4_arbiter/prb_axi_sel]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list main_mem/probe_ctrl_inst/prb_cc_a_ready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
set_property port_width 1 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list main_mem/probe_ctrl_inst/prb_cc_a_valid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list dma_inst/prb_dma_a_ready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list dma_inst/prb_dma_a_valid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list dma_inst/prb_dma_c_ready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list dma_inst/prb_dma_c_valid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list dma_inst/prb_dma_d_ready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list dma_inst/prb_dma_d_valid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list dma_inst/prb_dma_en]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list dma_inst/prb_dma_we]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list npu/prb_npu_axi_ar_ready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list npu/prb_npu_axi_ar_valid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list npu/prb_npu_axi_aw_ready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list npu/prb_npu_axi_aw_valid]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk]
