addi x1 x0 6
addi x2 x0 4
sw x1 8(x0)
lw.vt x2 x2
addi x5 x0 9
addi x6 x0 9
upda x0
