

================================================================
== Vitis HLS Report for 'load_misc_weights'
================================================================
* Date:           Wed Nov  3 22:44:36 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       28|       28|  0.112 us|  0.112 us|   28|   28|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.92>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%graph_pred_linear_bias_fixed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %graph_pred_linear_bias_fixed" [GAT_compute.cc:338]   --->   Operation 11 'read' 'graph_pred_linear_bias_fixed_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln338_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %graph_pred_linear_bias_fixed_read, i32 2, i32 63" [GAT_compute.cc:338]   --->   Operation 12 'partselect' 'trunc_ln338_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln338 = sext i62 %trunc_ln338_1" [GAT_compute.cc:338]   --->   Operation 13 'sext' 'sext_ln338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln338" [GAT_compute.cc:338]   --->   Operation 14 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [7/7] (2.92ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr, i32 1" [GAT_compute.cc:338]   --->   Operation 15 'readreq' 'mem_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 2.92>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%graph_pred_linear_weight_fixed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %graph_pred_linear_weight_fixed" [GAT_compute.cc:338]   --->   Operation 16 'read' 'graph_pred_linear_weight_fixed_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [6/7] (2.92ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr, i32 1" [GAT_compute.cc:338]   --->   Operation 17 'readreq' 'mem_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %graph_pred_linear_weight_fixed_read, i32 2, i32 63" [GAT_compute.cc:339]   --->   Operation 18 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln339 = sext i62 %trunc_ln" [GAT_compute.cc:339]   --->   Operation 19 'sext' 'sext_ln339' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%mem_addr_7 = getelementptr i32 %mem, i64 %sext_ln339" [GAT_compute.cc:339]   --->   Operation 20 'getelementptr' 'mem_addr_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [7/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_7, i32 16" [GAT_compute.cc:339]   --->   Operation 21 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 22 [5/7] (2.92ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr, i32 1" [GAT_compute.cc:338]   --->   Operation 22 'readreq' 'mem_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 23 [6/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_7, i32 16" [GAT_compute.cc:339]   --->   Operation 23 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 24 [4/7] (2.92ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr, i32 1" [GAT_compute.cc:338]   --->   Operation 24 'readreq' 'mem_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 25 [5/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_7, i32 16" [GAT_compute.cc:339]   --->   Operation 25 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 26 [3/7] (2.92ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr, i32 1" [GAT_compute.cc:338]   --->   Operation 26 'readreq' 'mem_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 27 [4/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_7, i32 16" [GAT_compute.cc:339]   --->   Operation 27 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 28 [2/7] (2.92ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr, i32 1" [GAT_compute.cc:338]   --->   Operation 28 'readreq' 'mem_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 29 [3/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_7, i32 16" [GAT_compute.cc:339]   --->   Operation 29 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 30 [1/7] (2.92ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr, i32 1" [GAT_compute.cc:338]   --->   Operation 30 'readreq' 'mem_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 31 [2/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_7, i32 16" [GAT_compute.cc:339]   --->   Operation 31 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 32 [1/1] (2.92ns)   --->   "%mem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %mem_addr" [GAT_compute.cc:338]   --->   Operation 32 'read' 'mem_addr_read' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln338 = trunc i32 %mem_addr_read" [GAT_compute.cc:338]   --->   Operation 33 'trunc' 'trunc_ln338' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln338 = store i28 %trunc_ln338, i28 %pred_linear_bias_V_0" [GAT_compute.cc:338]   --->   Operation 34 'store' 'store_ln338' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_7, i32 16" [GAT_compute.cc:339]   --->   Operation 35 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 36 [2/2] (0.00ns)   --->   "%call_ln339 = call void @load_misc_weights_Pipeline_VITIS_LOOP_339_2, i32 %mem, i62 %trunc_ln, i28 %pred_linear_weight_V" [GAT_compute.cc:339]   --->   Operation 36 'call' 'call_ln339' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_51, i32 0, i32 0, void @empty_50, i32 0, i32 100000, void @empty_24, void @empty_49, void @empty_50, i32 16, i32 16, i32 16, i32 16, void @empty_50, void @empty_50"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln339 = call void @load_misc_weights_Pipeline_VITIS_LOOP_339_2, i32 %mem, i62 %trunc_ln, i28 %pred_linear_weight_V" [GAT_compute.cc:339]   --->   Operation 38 'call' 'call_ln339' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln353 = ret" [GAT_compute.cc:353]   --->   Operation 39 'ret' 'ret_ln353' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 2.92ns
The critical path consists of the following:
	wire read operation ('graph_pred_linear_bias_fixed_read', GAT_compute.cc:338) on port 'graph_pred_linear_bias_fixed' (GAT_compute.cc:338) [7]  (0 ns)
	'getelementptr' operation ('mem_addr', GAT_compute.cc:338) [11]  (0 ns)
	bus request operation ('mem_load_req', GAT_compute.cc:338) on port 'mem' (GAT_compute.cc:338) [12]  (2.92 ns)

 <State 2>: 2.92ns
The critical path consists of the following:
	bus request operation ('mem_load_req', GAT_compute.cc:338) on port 'mem' (GAT_compute.cc:338) [12]  (2.92 ns)

 <State 3>: 2.92ns
The critical path consists of the following:
	bus request operation ('mem_load_req', GAT_compute.cc:338) on port 'mem' (GAT_compute.cc:338) [12]  (2.92 ns)

 <State 4>: 2.92ns
The critical path consists of the following:
	bus request operation ('mem_load_req', GAT_compute.cc:338) on port 'mem' (GAT_compute.cc:338) [12]  (2.92 ns)

 <State 5>: 2.92ns
The critical path consists of the following:
	bus request operation ('mem_load_req', GAT_compute.cc:338) on port 'mem' (GAT_compute.cc:338) [12]  (2.92 ns)

 <State 6>: 2.92ns
The critical path consists of the following:
	bus request operation ('mem_load_req', GAT_compute.cc:338) on port 'mem' (GAT_compute.cc:338) [12]  (2.92 ns)

 <State 7>: 2.92ns
The critical path consists of the following:
	bus request operation ('mem_load_req', GAT_compute.cc:338) on port 'mem' (GAT_compute.cc:338) [12]  (2.92 ns)

 <State 8>: 2.92ns
The critical path consists of the following:
	bus read operation ('mem_addr_read', GAT_compute.cc:338) on port 'mem' (GAT_compute.cc:338) [13]  (2.92 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
