
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/spmv.v
Parsing SystemVerilog input from `/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/spmv.v' to AST representation.
Generating RTLIL representation for module `\spmv'.
Generating RTLIL representation for module `\fetcher'.
Generating RTLIL representation for module `\bvb'.
Generating RTLIL representation for module `\Big_Channel'.
Generating RTLIL representation for module `\Channel_Accumulator'.
Generating RTLIL representation for module `\Channel'.
Generating RTLIL representation for module `\Accumulator'.
Generating RTLIL representation for module `\generic_fifo_sc_a'.
Generating RTLIL representation for module `\dpram'.
Generating RTLIL representation for module `\spram'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: spram               
root of   0 design levels: dpram               
root of   1 design levels: generic_fifo_sc_a   
root of   2 design levels: Accumulator         
root of   2 design levels: Channel             
root of   3 design levels: Channel_Accumulator 
root of   4 design levels: Big_Channel         
root of   2 design levels: bvb                 
root of   2 design levels: fetcher             
root of   5 design levels: spmv                
Automatically selected spmv as design top module.

2.2. Analyzing design hierarchy..
Top module:  \spmv
Used module:     \Big_Channel
Used module:         \Channel_Accumulator
Used module:             \Accumulator
Used module:                 \generic_fifo_sc_a
Used module:                     \dpram
Used module:             \Channel
Used module:     \bvb
Used module:         \spram
Used module:     \fetcher
Parameter \AWIDTH = 8
Parameter \NUM_WORDS = 128
Parameter \DWIDTH = 16

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\spram'.
Parameter \AWIDTH = 8
Parameter \NUM_WORDS = 128
Parameter \DWIDTH = 16
Generating RTLIL representation for module `$paramod$0aba6911693886ca7ec4df52454bbace0eeb3b4b\spram'.
Parameter \dw = 8
Parameter \aw = 3

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Generating RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \dw = 8
Parameter \aw = 3
Found cached RTLIL representation for module `$paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a'.
Parameter \AWIDTH = 14
Parameter \NUM_WORDS = 8864
Parameter \DWIDTH = 8

2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\spram'.
Parameter \AWIDTH = 14
Parameter \NUM_WORDS = 8864
Parameter \DWIDTH = 8
Generating RTLIL representation for module `$paramod$941a7908d80a932a60088f733d4fc85d4d894caa\spram'.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/spmv.v:0: ERROR: Can't find object for defparam `INIT`!
