<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///E:/Xilinx/12.1/ISE_DS/ISE/acr2/data/xmlReportxbr.dtd">
<document><ascFile>BBv2JTAGKEY.rpt</ascFile><devFile>E:/Xilinx/12.1/ISE_DS/ISE/acr2/data/xa2c32a.chp</devFile><mfdFile>BBv2JTAGKEY.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="coolrunnerII_logo.jpg" pin_legend="pinlegend.htm"/><header date="12-28-2010" design="BBv2JTAGKEY" device="XA2C32A" eqnType="1" pkg="VQ44" speed="-7" status="1" statusStr="Successful" swVersion="M.53d" time="  3:22PM" version="1.0"/><inputs id="FT_DBGRQ"/><inputs id="RTCK"/><inputs id="FT_TCK"/><inputs id="FT_TDI"/><inputs id="TDO"/><inputs id="FT_TMS"/><inputs id="nSRSTPIN_SPECSIG"/><inputs id="FT_nSRST_OUT"/><inputs id="FT_nTRST"/><global_inputs id="FT_nSRST_BUF" use="GTS"/><global_inputs id="FT_JTAG_BUF" use="GTS"/><pin id="FB1_MC1_PIN38" iostd="LVCMOS18" iostyle="KPR" pinnum="38" signal="DBGRQ" use="O"/><pin id="FB1_MC2_PIN37" iostd="LVCMOS18" iostyle="KPR" pinnum="37" signal="TCK" use="O"/><pin id="FB1_MC3_PIN36" iostd="LVCMOS18" iostyle="KPR" pinnum="36" signal="TDI" use="O"/><pin id="FB1_MC4_PIN34" iostd="LVCMOS18" iostyle="KPR" pinnum="34" signal="FT_JTAG_BUF" use="GTS"/><pin id="FB1_MC5_PIN33" iostd="LVCMOS18" iostyle="KPR" pinnum="33" signal="FT_nSRST_BUF" use="GTS"/><pin id="FB1_MC6_PIN32" iostd="LVCMOS18" iostyle="KPR" pinnum="32" signal="TMS" use="O"/><pin id="FB1_MC7_PIN31" iostd="LVCMOS18" iostyle="KPR" pinnum="31" signal="nSRST" use="IO_SPECSIG"/><pin id="FB1_MC8_PIN30" iostd="LVCMOS18" pinnum="30" signal="FT_RTCK" use="O"/><pin id="FB1_MC9_PIN29" iostd="LVCMOS18" pinnum="29" signal="FT_TDO" use="O"/><pin id="FB1_MC10_PIN28" iostd="LVCMOS18" pinnum="28" signal="FT_nSRST_IN" use="O"/><pin id="FB1_MC11_PIN27" iostd="LVCMOS18" pinnum="27" signal="nTRST" use="O"/><pin id="FB1_MC12_PIN23" iostd="LVCMOS18" iostyle="KPR" pinnum="23" signal="FT_DBGRQ" use="I"/><pin id="FB1_MC13_PIN22" iostd="LVCMOS18" iostyle="KPR" pinnum="22" signal="FT_TCK" use="I"/><pin id="FB1_MC14_PIN21" iostd="LVCMOS18" iostyle="KPR" pinnum="21" signal="FT_TDI" use="I"/><pin id="FB1_MC15_PIN20" iostd="LVCMOS18" iostyle="KPR" pinnum="20" signal="FT_TMS" use="I"/><pin id="FB1_MC16_PIN19" iostd="LVCMOS18" iostyle="KPR" pinnum="19" signal="FT_nSRST_OUT" use="I"/><pin id="FB2_MC1_PIN39" iostd="LVCMOS18" iostyle="KPR" pinnum="39" signal="FT_nTRST" use="I"/><pin id="FB2_MC2_PIN40" iostd="LVCMOS18" iostyle="KPR" pinnum="40" signal="RTCK" use="I"/><pin id="FB2_MC3_PIN41" iostd="LVCMOS18" iostyle="KPR" pinnum="41" signal="TDO" use="I"/><pin id="FB2_MC4_PIN42" pinnum="42"/><pin id="FB2_MC5_PIN43" pinnum="43"/><pin id="FB2_MC6_PIN44" pinnum="44"/><pin id="FB2_MC7_PIN1" pinnum="1"/><pin id="FB2_MC8_PIN2" pinnum="2"/><pin id="FB2_MC9_PIN3" pinnum="3"/><pin id="FB2_MC10_PIN5" pinnum="5"/><pin id="FB2_MC11_PIN6" pinnum="6"/><pin id="FB2_MC12_PIN8" pinnum="8"/><pin id="FB2_MC13_PIN12" pinnum="12"/><pin id="FB2_MC14_PIN13" pinnum="13"/><pin id="FB2_MC15_PIN14" pinnum="14"/><pin id="FB2_MC16_PIN16" pinnum="16"/><pin id="FB_PIN35" pinnum="35" use="VCCAUX"/><pin id="FB_PIN7" pinnum="7" use="VCCIO-1.8"/><pin id="FB_PIN15" pinnum="15" use="VCC"/><pin id="FB_PIN26" pinnum="26" use="VCCIO-1.8"/><fblock id="FB1" pinUse="14"><macrocell id="FB1_MC1" pin="FB1_MC1_PIN38" sigUse="1" signal="DBGRQ"><eq_pterm ptindx="FB1_10"/></macrocell><macrocell id="FB1_MC2" pin="FB1_MC2_PIN37" sigUse="1" signal="TCK"><eq_pterm ptindx="FB1_13"/></macrocell><macrocell id="FB1_MC3" pin="FB1_MC3_PIN36" sigUse="1" signal="TDI"><eq_pterm ptindx="FB1_16"/></macrocell><macrocell id="FB1_MC4" pin="FB1_MC4_PIN34"/><macrocell id="FB1_MC5" pin="FB1_MC5_PIN33"/><macrocell id="FB1_MC6" pin="FB1_MC6_PIN32" sigUse="1" signal="TMS"><eq_pterm ptindx="FB1_25"/></macrocell><macrocell id="FB1_MC7" pin="FB1_MC7_PIN31" sigUse="1" signal="nSRST"><eq_pterm ptindx="FB1_28"/></macrocell><macrocell id="FB1_MC8" pin="FB1_MC8_PIN30" sigUse="1" signal="FT_RTCK"><eq_pterm ptindx="FB1_31"/></macrocell><macrocell id="FB1_MC9" pin="FB1_MC9_PIN29" sigUse="1" signal="FT_TDO"><eq_pterm ptindx="FB1_34"/></macrocell><macrocell id="FB1_MC10" pin="FB1_MC10_PIN28" sigUse="1" signal="FT_nSRST_IN"><eq_pterm ptindx="FB1_37"/></macrocell><macrocell id="FB1_MC11" pin="FB1_MC11_PIN27" sigUse="1" signal="nTRST"><eq_pterm ptindx="FB1_40"/></macrocell><macrocell id="FB1_MC12" pin="FB1_MC12_PIN23"/><macrocell id="FB1_MC13" pin="FB1_MC13_PIN22"/><macrocell id="FB1_MC14" pin="FB1_MC14_PIN21"/><macrocell id="FB1_MC15" pin="FB1_MC15_PIN20"/><macrocell id="FB1_MC16" pin="FB1_MC16_PIN19"/><fbinput id="FB1_I1" signal="FT_DBGRQ"/><fbinput id="FB1_I2" signal="FT_TCK"/><fbinput id="FB1_I3" signal="FT_TDI"/><fbinput id="FB1_I4" signal="FT_TMS"/><fbinput id="FB1_I5" signal="FT_nSRST_OUT"/><fbinput id="FB1_I6" signal="FT_nTRST"/><fbinput id="FB1_I7" signal="RTCK"/><fbinput id="FB1_I8" signal="TDO"/><fbinput fbk="PIN" id="FB1_I9" signal="nSRSTPIN_SPECSIG"/><PAL><pterm id="FB1_10"><signal id="FT_DBGRQ"/></pterm><pterm id="FB1_13"><signal id="FT_TCK"/></pterm><pterm id="FB1_16"><signal id="FT_TDI"/></pterm><pterm id="FB1_25"><signal id="FT_TMS"/></pterm><pterm id="FB1_28"><signal id="FT_nSRST_OUT"/></pterm><pterm id="FB1_31"><signal id="RTCK"/></pterm><pterm id="FB1_34"><signal id="TDO"/></pterm><pterm id="FB1_37"><signal id="nSRSTPIN_SPECSIG"/></pterm><pterm id="FB1_40"><signal id="FT_nTRST"/></pterm></PAL><equation id="DBGRQ"><d1><eq_pterm ptindx="FB1_10"/></d1><oe negated="ON"><fastsig signal="FT_JTAG_BUF"/></oe></equation><equation id="TCK"><d1><eq_pterm ptindx="FB1_13"/></d1><oe negated="ON"><fastsig signal="FT_JTAG_BUF"/></oe></equation><equation id="TDI"><d1><eq_pterm ptindx="FB1_16"/></d1><oe negated="ON"><fastsig signal="FT_JTAG_BUF"/></oe></equation><equation id="TMS"><d1><eq_pterm ptindx="FB1_25"/></d1><oe negated="ON"><fastsig signal="FT_JTAG_BUF"/></oe></equation><equation id="nSRST"><d1><eq_pterm ptindx="FB1_28"/></d1><oe negated="ON"><fastsig signal="FT_nSRST_BUF"/></oe></equation><equation id="FT_RTCK"><d1><eq_pterm ptindx="FB1_31"/></d1></equation><equation id="FT_TDO"><d1><eq_pterm ptindx="FB1_34"/></d1></equation><equation id="FT_nSRST_IN"><d1><eq_pterm ptindx="FB1_37"/></d1></equation><equation id="nTRST"><d1><eq_pterm ptindx="FB1_40"/></d1></equation></fblock><fblock id="FB2" pinUse="3"><macrocell id="FB2_MC1" pin="FB2_MC1_PIN39"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN40"/><macrocell id="FB2_MC3" pin="FB2_MC3_PIN41"/><macrocell id="FB2_MC4" pin="FB2_MC4_PIN42"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN43"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN44"/><macrocell id="FB2_MC7" pin="FB2_MC7_PIN1"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN2"/><macrocell id="FB2_MC9" pin="FB2_MC9_PIN3"/><macrocell id="FB2_MC10" pin="FB2_MC10_PIN5"/><macrocell id="FB2_MC11" pin="FB2_MC11_PIN6"/><macrocell id="FB2_MC12" pin="FB2_MC12_PIN8"/><macrocell id="FB2_MC13" pin="FB2_MC13_PIN12"/><macrocell id="FB2_MC14" pin="FB2_MC14_PIN13"/><macrocell id="FB2_MC15" pin="FB2_MC15_PIN14"/><macrocell id="FB2_MC16" pin="FB2_MC16_PIN16"/><PAL/></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'BBv2JTAGKEY.ise'.</warning></messages><compOpts blkfanin="38" datagate="ON" exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignoredg="OFF" ignorets="OFF" inputs="32" inreg="ON" iostd="LVCMOS18" keepio="OFF" loc="ON" mlopt="ON" optimize="DENSITY" part="xa2c32a-7-VQ44" prld="LOW" pterms="28" slew="FAST" terminate="KEEPER" unused="KEEPER" wysiwyg="OFF"/><specSig signal="nSRSTPIN_SPECSIG" value="nSRST.PIN"/><specSig signal="IO_SPECSIG" value="I/O"/></document>
