
*** Running vivado
    with args -log top_FPAdd_Test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_FPAdd_Test.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_FPAdd_Test.tcl -notrace
Command: synth_design -top top_FPAdd_Test -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 90243
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2430.781 ; gain = 370.770 ; free physical = 22332 ; free virtual = 34000
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.604; parent = 1643.030; children = 204.574
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3462.098; parent = 2433.754; children = 1028.344
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_FPAdd_Test' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_150MHz.vhd:20]
INFO: [Synth 8-3491] module 'FPAdd16' declared at '/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_150MHz.vhd:402' bound to instance 'uut' of component 'FPAdd16' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_150MHz.vhd:40]
INFO: [Synth 8-638] synthesizing module 'FPAdd16' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_150MHz.vhd:409]
INFO: [Synth 8-3491] module 'RightShifterSticky13_by_max_12_Freq150_uid4' declared at '/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_150MHz.vhd:99' bound to instance 'RightShifterComponent' of component 'RightShifterSticky13_by_max_12_Freq150_uid4' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_150MHz.vhd:643]
INFO: [Synth 8-638] synthesizing module 'RightShifterSticky13_by_max_12_Freq150_uid4' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_150MHz.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'RightShifterSticky13_by_max_12_Freq150_uid4' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_150MHz.vhd:107]
INFO: [Synth 8-3491] module 'IntAdder_14_Freq150_uid6' declared at '/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_150MHz.vhd:180' bound to instance 'fracAdder' of component 'IntAdder_14_Freq150_uid6' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_150MHz.vhd:655]
INFO: [Synth 8-638] synthesizing module 'IntAdder_14_Freq150_uid6' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_150MHz.vhd:188]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_14_Freq150_uid6' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_150MHz.vhd:188]
INFO: [Synth 8-3491] module 'LZC_13_Freq150_uid8' declared at '/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_150MHz.vhd:230' bound to instance 'IEEEFPAdd_5_10_Freq150_uid2LeadingZeroCounter' of component 'LZC_13_Freq150_uid8' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_150MHz.vhd:666]
INFO: [Synth 8-638] synthesizing module 'LZC_13_Freq150_uid8' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_150MHz.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'LZC_13_Freq150_uid8' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_150MHz.vhd:236]
INFO: [Synth 8-3491] module 'LeftShifter14_by_max_13_Freq150_uid10' declared at '/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_150MHz.vhd:293' bound to instance 'LeftShifterComponent' of component 'LeftShifter14_by_max_13_Freq150_uid10' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_150MHz.vhd:674]
INFO: [Synth 8-638] synthesizing module 'LeftShifter14_by_max_13_Freq150_uid10' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_150MHz.vhd:300]
INFO: [Synth 8-256] done synthesizing module 'LeftShifter14_by_max_13_Freq150_uid10' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_150MHz.vhd:300]
INFO: [Synth 8-3491] module 'IntAdder_15_Freq150_uid13' declared at '/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_150MHz.vhd:353' bound to instance 'roundingAdder' of component 'IntAdder_15_Freq150_uid13' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_150MHz.vhd:693]
INFO: [Synth 8-638] synthesizing module 'IntAdder_15_Freq150_uid13' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_150MHz.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_15_Freq150_uid13' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_150MHz.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'FPAdd16' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_150MHz.vhd:409]
INFO: [Synth 8-256] done synthesizing module 'top_FPAdd_Test' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_150MHz.vhd:20]
WARNING: [Synth 8-3936] Found unconnected internal register 'level1_d1_reg' and it is trimmed from '13' to '1' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_150MHz.vhd:138]
WARNING: [Synth 8-3936] Found unconnected internal register 'ps_d1_reg' and it is trimmed from '4' to '1' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_150MHz.vhd:136]
WARNING: [Synth 8-3936] Found unconnected internal register 'level4_reg' and it is trimmed from '29' to '27' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_150MHz.vhd:326]
WARNING: [Synth 8-7129] Port clk in module LZC_13_Freq150_uid8 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2500.719 ; gain = 440.707 ; free physical = 22241 ; free virtual = 33910
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.604; parent = 1643.030; children = 204.574
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3529.066; parent = 2500.723; children = 1028.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2518.531 ; gain = 458.520 ; free physical = 22241 ; free virtual = 33910
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.604; parent = 1643.030; children = 204.574
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3546.879; parent = 2518.535; children = 1028.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2518.531 ; gain = 458.520 ; free physical = 22241 ; free virtual = 33910
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.604; parent = 1643.030; children = 204.574
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3546.879; parent = 2518.535; children = 1028.344
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2518.531 ; gain = 0.000 ; free physical = 22241 ; free virtual = 33910
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/150MHz/temp_150MHz.xdc]
WARNING: [Vivado 12-2489] -period contains time 6.666667 which will be rounded to 6.667 to ensure it is an integer multiple of 1 picosecond [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/150MHz/temp_150MHz.xdc:3]
WARNING: [Vivado 12-2489] -waveform contains time 3.333333 which will be rounded to 3.333 to ensure it is an integer multiple of 1 picosecond [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/150MHz/temp_150MHz.xdc:3]
Finished Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/150MHz/temp_150MHz.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/150MHz/temp_150MHz.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_FPAdd_Test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_FPAdd_Test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2684.281 ; gain = 0.000 ; free physical = 22140 ; free virtual = 33833
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2684.281 ; gain = 0.000 ; free physical = 22140 ; free virtual = 33833
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2684.281 ; gain = 624.270 ; free physical = 22381 ; free virtual = 34074
Synthesis current peak Physical Memory [PSS] (MB): peak = 1858.964; parent = 1654.421; children = 204.574
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3680.613; parent = 2652.270; children = 1028.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2684.281 ; gain = 624.270 ; free physical = 22381 ; free virtual = 34074
Synthesis current peak Physical Memory [PSS] (MB): peak = 1858.964; parent = 1654.421; children = 204.574
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3680.613; parent = 2652.270; children = 1028.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2684.281 ; gain = 624.270 ; free physical = 22381 ; free virtual = 34074
Synthesis current peak Physical Memory [PSS] (MB): peak = 1858.964; parent = 1654.421; children = 204.574
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3680.613; parent = 2652.270; children = 1028.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2684.281 ; gain = 624.270 ; free physical = 22381 ; free virtual = 34075
Synthesis current peak Physical Memory [PSS] (MB): peak = 1858.964; parent = 1654.421; children = 204.574
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3680.613; parent = 2652.270; children = 1028.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   15 Bit       Adders := 1     
	   3 Input   14 Bit       Adders := 1     
	   3 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   3 Input    5 Bit       Adders := 1     
	   3 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 7     
	               14 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 3     
	   2 Input   13 Bit        Muxes := 4     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'uut/LeftShifterComponent/level1_d1_reg' and it is trimmed from '15' to '13' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_150MHz.vhd:318]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2684.281 ; gain = 624.270 ; free physical = 22435 ; free virtual = 34112
Synthesis current peak Physical Memory [PSS] (MB): peak = 1858.964; parent = 1654.421; children = 204.574
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3680.613; parent = 2652.270; children = 1028.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2684.281 ; gain = 624.270 ; free physical = 22357 ; free virtual = 34035
Synthesis current peak Physical Memory [PSS] (MB): peak = 1949.632; parent = 1745.120; children = 204.574
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3680.613; parent = 2652.270; children = 1028.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2684.281 ; gain = 624.270 ; free physical = 22350 ; free virtual = 34027
Synthesis current peak Physical Memory [PSS] (MB): peak = 1949.862; parent = 1745.351; children = 204.574
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3680.613; parent = 2652.270; children = 1028.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2684.281 ; gain = 624.270 ; free physical = 22348 ; free virtual = 34025
Synthesis current peak Physical Memory [PSS] (MB): peak = 1950.054; parent = 1745.542; children = 204.574
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3680.613; parent = 2652.270; children = 1028.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2684.281 ; gain = 624.270 ; free physical = 22346 ; free virtual = 34023
Synthesis current peak Physical Memory [PSS] (MB): peak = 1950.237; parent = 1745.726; children = 204.574
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3680.613; parent = 2652.270; children = 1028.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2684.281 ; gain = 624.270 ; free physical = 22346 ; free virtual = 34023
Synthesis current peak Physical Memory [PSS] (MB): peak = 1950.237; parent = 1745.726; children = 204.574
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3680.613; parent = 2652.270; children = 1028.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2684.281 ; gain = 624.270 ; free physical = 22346 ; free virtual = 34023
Synthesis current peak Physical Memory [PSS] (MB): peak = 1950.253; parent = 1745.741; children = 204.574
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3680.613; parent = 2652.270; children = 1028.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2684.281 ; gain = 624.270 ; free physical = 22346 ; free virtual = 34023
Synthesis current peak Physical Memory [PSS] (MB): peak = 1950.331; parent = 1745.819; children = 204.574
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3680.613; parent = 2652.270; children = 1028.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2684.281 ; gain = 624.270 ; free physical = 22346 ; free virtual = 34023
Synthesis current peak Physical Memory [PSS] (MB): peak = 1950.331; parent = 1745.819; children = 204.574
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3680.613; parent = 2652.270; children = 1028.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2684.281 ; gain = 624.270 ; free physical = 22346 ; free virtual = 34023
Synthesis current peak Physical Memory [PSS] (MB): peak = 1950.347; parent = 1745.835; children = 204.574
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3680.613; parent = 2652.270; children = 1028.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     3|
|3     |LUT1   |     7|
|4     |LUT2   |     8|
|5     |FDCE   |    10|
|6     |FDRE   |    10|
|7     |IBUF   |     3|
|8     |OBUF   |    17|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2684.281 ; gain = 624.270 ; free physical = 22346 ; free virtual = 34023
Synthesis current peak Physical Memory [PSS] (MB): peak = 1950.362; parent = 1745.851; children = 204.574
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3680.613; parent = 2652.270; children = 1028.344
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2684.281 ; gain = 458.520 ; free physical = 22369 ; free virtual = 34046
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2684.281 ; gain = 624.270 ; free physical = 22369 ; free virtual = 34046
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2684.281 ; gain = 0.000 ; free physical = 22369 ; free virtual = 34046
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2684.281 ; gain = 0.000 ; free physical = 22444 ; free virtual = 34121
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 1b2951cf
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 2684.281 ; gain = 973.246 ; free physical = 22580 ; free virtual = 34258
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/150MHz/impl_FPAdd_150MHz.runs/synth_1/top_FPAdd_Test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_FPAdd_Test_utilization_synth.rpt -pb top_FPAdd_Test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 18 12:35:41 2025...
