// Seed: 37855220
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input tri id_2,
    input tri id_3,
    input uwire id_4,
    input tri0 id_5,
    output wand id_6
);
  always @(posedge id_2)
    if (1) begin
      id_6 = id_0;
    end else begin
      id_6 = id_2;
    end
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input wire id_2,
    output supply0 id_3,
    input tri id_4,
    output wor id_5,
    input tri1 id_6,
    input tri0 id_7,
    input tri1 id_8,
    input tri1 id_9,
    input tri0 id_10,
    input tri id_11,
    input tri id_12,
    input wire id_13,
    input wire id_14,
    input wire id_15,
    input wand id_16,
    output wire id_17,
    input supply0 id_18,
    inout supply0 id_19,
    input wire id_20,
    input supply1 id_21
);
  assign #(1'b0) id_3 = 1'b0;
  module_0(
      id_2, id_10, id_2, id_19, id_9, id_19, id_17
  );
  assign id_5 = 1;
endmodule
