// Seed: 2520056932
module module_0 (
    output wor id_0,
    input tri id_1,
    input supply1 id_2,
    input tri1 id_3,
    input tri1 id_4,
    output wor id_5,
    input supply1 id_6,
    output wor id_7,
    input tri id_8,
    input wor id_9,
    input uwire id_10,
    input supply1 id_11,
    input wor id_12
);
endmodule
module module_1 (
    inout tri id_0,
    input tri id_1
);
  logic id_3;
  ;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0
  );
endmodule
module module_2 (
    output tri0 id_0,
    output wor id_1,
    inout supply1 id_2
);
  assign id_2 = id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_11 = 0;
endmodule
