/*
 * Copyright (c) 2020-2020 Huawei Technologies Co., Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 */

#ifndef __CLK_BUR_H
#define __CLK_BUR_H

/* clk_crgctrl */
enum clk_crgctrl {
	CLKIN_SYS,
	CLKIN_REF,
	CLK_FLL_SRC,
	CLK_PPLL1,
	CLK_PPLL2,
	CLK_PPLL3,
	CLK_PPLL4,
	CLK_FNPLL1,
	CLK_FNPLL4,
	CLK_SPLL,
	CLK_MODEM_BASE,
	CLK_LBINTPLL_1,
	CLK_PPLL_PCIE,
	PCLK,
	CLK_GATE_PPLL2,
	CLK_GATE_PPLL3,
	CLK_GATE_FNPLL4,
	CLK_GATE_SPLL_MEDIA,
	CLK_GATE_PPLL2_MEDIA,
	CLK_GATE_PPLL3_MEDIA,
	CLK_SYS_INI,
	CLK_DIV_SYSBUS,
	CLK_DIV_CFGBUS,
	PCLK_GATE_WD0_HIGH,
	CLK_GATE_WD0_HIGH,
	PCLK_GATE_WD0,
	PCLK_GATE_WD1,
	CLK_MUX_WD0,
	CODECCSSI_MUX,
	CLK_GATE_CODECSSI,
	PCLK_GATE_CODECSSI,
	CLK_FACTOR_TCXO,
	CLK_GATE_TIMER5_A,
	AUTODIV_SYSBUS,
	AUTODIV_EMMC0BUS,
	CLK_ATDVFS,
	ATCLK,
	TRACKCLKIN,
	PCLK_DBG,
	PCLK_DIV_DBG,
	TRACKCLKIN_DIV,
	ACLK_GATE_PERF_STAT,
	PCLK_GATE_PERF_STAT,
	CLK_DIV_PERF_STAT,
	CLK_PERF_DIV_GT,
	CLK_GATE_PERF_STAT,
	CLK_DIV_CSSYSDBG,
	CLK_GATE_CSSYSDBG,
	CLK_DIV_DMABUS,
	CLK_GATE_DMAC,
	CLK_GATE_DMA_IOMCU,
	CLK_GATE_CSSYS_ATCLK,
	CLK_GATE_ODT_ACPU,
	CLK_GATE_TCLK_ODT,
	CLK_GATE_TIME_STAMP_GT,
	CLK_DIV_TIME_STAMP,
	CLK_GATE_TIME_STAMP,
	CLK_GATE_PFA_TFT,
	CLK_GATE_PFA_TFT_PSAM,
	ACLK_GATE_DRA,
	CLK_GATE_DRA_REF,
	CLK_GATE_PFA_GT,
	CLK_DIV_PFA,
	CLK_GATE_PFA,
	HCLK_GATE_PFA,
	CLK_GATE_PFA_REF,
	ACLK_GATE_AXI_MEM,
	CLK_GATE_AXI_MEM,
	CLK_GATE_AXI_MEM_GS,
	CLK_DIV_VCODECBUS,
	CLK_GATE_VCODECBUS_GT,
	CLK_MUX_VCODECBUS,
	CLK_GATE_SD,
	CLK_DIV_MMC0BUS,
	CLK_MUX_SD_SYS,
	CLK_MUX_SD_PLL,
	CLK_DIV_SD,
	CLK_ANDGT_SD,
	CLK_SD_SYS,
	CLK_SD_SYS_GT,
	CLK_SDIO_PERI_GT,
	CLK_SDIO_PERI_DIV,
	CLK_SDIO_SYS,
	CLK_MUX_A53HPM,
	CLK_A53HPM_ANDGT,
	CLK_DIV_A53HPM,
	CLK_MUX_320M,
	CLK_320M_PLL_GT,
	CLK_DIV_320M,
	CLK_GATE_UART1,
	CLK_GATE_UART4,
	PCLK_GATE_UART1,
	PCLK_GATE_UART4,
	CLK_MUX_UARTH,
	CLK_DIV_UARTH,
	CLK_ANDGT_UARTH,
	CLK_GATE_UART2,
	CLK_GATE_UART5,
	PCLK_GATE_UART2,
	PCLK_GATE_UART5,
	CLK_MUX_UARTL,
	CLK_DIV_UARTL,
	CLK_ANDGT_UARTL,
	CLK_GATE_UART0,
	PCLK_GATE_UART0,
	CLK_MUX_UART0,
	CLK_DIV_UART0,
	CLK_ANDGT_UART0,
	CLK_FACTOR_UART0,
	CLK_UART0_DBG,
	CLK_GATE_I2C3,
	CLK_GATE_I2C4,
	CLK_GATE_I2C6_ACPU,
	CLK_GATE_I2C7,
	CLK_GATE_I2C9,
	PCLK_GATE_I2C3,
	PCLK_GATE_I2C4,
	PCLK_GATE_I2C6_ACPU,
	PCLK_GATE_I2C7,
	PCLK_GATE_I2C9,
	CLK_DIV_I2C,
	CLK_MUX_I2C,
	CLK_ANDGT_I3C4,
	CLK_DIV_I3C4,
	CLK_GATE_I3C4,
	PCLK_GATE_I3C4,
	CLK_GATE_SPI1,
	CLK_GATE_SPI4,
	PCLK_GATE_SPI1,
	PCLK_GATE_SPI4,
	CLK_MUX_SPI1,
	CLK_DIV_SPI1,
	CLK_ANDGT_SPI1,
	CLK_MUX_SPI4,
	CLK_DIV_SPI4,
	CLK_ANDGT_SPI4,
	CLK_USB2PHY_REF_DIV,
	CLKANDGT_MMC_USBDP,
	CLK_DIV_USBDP,
	CLK_GATE_MMC_USBDP,
	CLK_USB2_DRD_32K,
	CLK_USB2DRD_REF,
	CLK_GATE_UFSPHY_REF,
	CLK_GATE_UFSIO_REF,
	PCLK_GATE_PCTRL,
	CLK_ANDGT_PTP,
	CLK_DIV_PTP,
	CLK_GATE_PWM,
	CLK_GATE_BLPWM,
	CLK_SYSCNT_DIV,
	CLK_GATE_GPS_REF,
	CLK_MUX_GPS_REF,
	CLK_GATE_MDM2GPS0,
	CLK_GATE_MDM2GPS1,
	CLK_GATE_MDM2GPS2,
	CLK_GATE_AO_ASP,
	CLK_DIV_AO_ASP,
	CLK_MUX_AO_ASP,
	CLK_DIV_AO_ASP_GT,
	PCLK_GATE_DSI0,
	PCLK_GATE_DSI1,
	CLK_GATE_LDI0,
	CLK_GATE_LDI1,
	PERI_VOLT_HOLD,
	PERI_VOLT_MIDDLE,
	PERI_VOLT_LOW,
	EPS_VOLT_HIGH,
	EPS_VOLT_MIDDLE,
	EPS_VOLT_LOW,
	VENC_VOLT_HOLD,
	VDEC_VOLT_HOLD,
	EDC_VOLT_HOLD,
	EFUSE_VOLT_HOLD,
	LDI0_VOLT_HOLD,
	SEPLAT_VOLT_HOLD,
	CLK_MUX_VDEC,
	CLK_ANDGT_VDEC,
	CLK_DIV_VDEC,
	CLK_MUX_VENC,
	CLK_ANDGT_VENC,
	CLK_DIV_VENC,
	CLK_GATE_DPCTRL_16M,
	PCLK_GATE_DPCTRL,
	ACLK_GATE_DPCTRL,
	CLK_GT_ISP_I2C,
	CLK_DIV_ISP_I2C,
	CLK_GATE_ISP_I2C_MEDIA,
	CLK_GATE_ISP_SNCLK0,
	CLK_GATE_ISP_SNCLK1,
	CLK_GATE_ISP_SNCLK2,
	CLK_GATE_ISP_SNCLK3,
	CLK_ISP_SNCLK_MUX0,
	CLK_ISP_SNCLK_DIV0,
	CLK_ISP_SNCLK_MUX1,
	CLK_ISP_SNCLK_DIV1,
	CLK_ISP_SNCLK_MUX2,
	CLK_ISP_SNCLK_DIV2,
	CLK_ISP_SNCLK_MUX3,
	CLK_ISP_SNCLK_DIV3,
	CLK_ISP_SNCLK_FAC,
	CLK_ISP_SNCLK_ANGT,
	CLK_GATE_RXDPHY0_CFG,
	CLK_GATE_RXDPHY1_CFG,
	CLK_GATE_RXDPHY2_CFG,
	CLK_GATE_RXDPHY3_CFG,
	CLK_GATE_TXDPHY0_CFG,
	CLK_GATE_TXDPHY0_REF,
	CLK_GATE_TXDPHY1_CFG,
	CLK_GATE_TXDPHY1_REF,
	CLK_ANDGT_RXDPHY,
	CLK_FACTOR_RXDPHY,
	CLK_MUX_RXDPHY_CFG,
	PCLK_GATE_LOADMONITOR,
	CLK_GATE_LOADMONITOR,
	CLK_DIV_LOADMONITOR,
	CLK_GT_LOADMONITOR,
	PCLK_GATE_LOADMONITOR_L,
	CLK_GATE_LOADMONITOR_L,
	CLK_GATE_MEDIA_TCXO,
	CLK_MUX_IVP32DSP_CORE,
	CLK_ANDGT_IVP32DSP_CORE,
	CLK_DIV_IVP32DSP_CORE,
	CLK_GATE_FD_FUNC,
	CLK_UART6,
	CLK_GATE_I2C0,
	CLK_GATE_I2C1,
	CLK_GATE_I2C2,
	CLK_GATE_SPI0,
	CLK_FAC_180M,
	CLK_GATE_IOMCU_PERI0,
	CLK_GATE_SPI2,
	CLK_GATE_UART3,
	CLK_GATE_UART8,
	CLK_GATE_UART7,
	CLK_GNSS_ABB,
	CLK_PMU32KC,
	OSC32K,
	OSC19M,
	CLK_480M,
	CLK_INVALID,
	AUTODIV_CFGBUS,
	AUTODIV_DMABUS,
	AUTODIV_ISP_DVFS,
	AUTODIV_ISP,
	CLK_GATE_ATDIV_MMC0,
	CLK_GATE_ATDIV_DMA,
	CLK_GATE_ATDIV_CFG,
	CLK_GATE_ATDIV_SYS,
	CLK_FPGA_1P92,
	CLK_FPGA_2M,
	CLK_FPGA_10M,
	CLK_FPGA_19M,
	CLK_FPGA_20M,
	CLK_FPGA_24M,
	CLK_FPGA_26M,
	CLK_FPGA_27M,
	CLK_FPGA_32M,
	CLK_FPGA_40M,
	CLK_FPGA_48M,
	CLK_FPGA_50M,
	CLK_FPGA_57M,
	CLK_FPGA_60M,
	CLK_FPGA_64M,
	CLK_FPGA_80M,
	CLK_FPGA_100M,
	CLK_FPGA_160M,
};

/* clk_hsdt_crg */
enum clk_hsdt_crg {
	CLK_GATE_PCIEPLL,
	CLK_GATE_PCIEPHY_REF,
	PCLK_GATE_PCIE_SYS,
	PCLK_GATE_PCIE_PHY,
	ACLK_GATE_PCIE,
	CLK_GATE_HSDT_TBU,
	CLK_GATE_HSDT_TCU,
	CLK_GATE_PCIE0_MCU,
	CLK_GATE_PCIE0_MCU_BUS,
	CLK_GATE_PCIE0_MCU_19P2,
	CLK_GATE_PCIE0_MCU_32K,
	CLK_GATE_SDIO,
	CLK_MUX_SDIO_SYS,
	CLK_DIV_SDIO,
	CLK_ANDGT_SDIO,
	CLK_SDIO_SYS_GT,
	HCLK_GATE_SDIO,
};

/* clk_mmc0_crg */
enum clk_mmc0_crg {
	HCLK_GATE_SD,
	CLKANDGT_USB2PHY_REF,
	CLK_MUX_USB19D2PHY,
	CLK_USB2PHY_REF,
	CLK_ULPI_REF,
	PCLK_HISI_USB20PHY,
	PCLK_USB20_SYSCTRL,
	HCLK_USB2DRD,
};

/* clk_sctrl */
enum clk_sctrl {
	CLK_DIV_AOBUS,
	CLK_GATE_TIMER5_B,
	CLK_MUX_TIMER5_A,
	CLK_MUX_TIMER5_B,
	CLK_GATE_TIMER5,
	CLK_PCIE_AUX_ANDGT,
	CLK_PCIE_AUX_DIV,
	CLK_PCIE_AUX_MUX,
	CLK_GATE_PCIEAUX,
	CLK_ANDGT_IOPERI,
	CLK_DIV_IOPERI,
	CLK_MUX_IOPERI,
	CLK_GATE_SPI,
	PCLK_GATE_SPI,
	CLK_GATE_SPI5,
	PCLK_GATE_SPI5,
	CLK_DIV_SPI5,
	CLK_ANDGT_SPI5,
	CLK_MUX_SPI5,
	PCLK_GATE_RTC,
	PCLK_GATE_RTC1,
	PCLK_GATE_SYSCNT,
	CLK_GATE_SYSCNT,
	CLKMUX_SYSCNT,
	CLK_ASP_BACKUP,
	CLKGT_ASP_CODEC,
	CLKDIV_ASP_CODEC,
	CLK_MUX_ASP_CODEC,
	CLK_ASP_CODEC,
	CLK_GATE_ASP_SUBSYS,
	CLK_MUX_ASP_PLL,
	CLK_AO_ASP_MUX,
	CLK_GATE_ASP_TCXO,
	PCLK_GATE_AO_LOADMONITOR,
	CLK_GATE_AO_LOADMONITOR,
	CLK_DIV_AO_LOADMONITOR,
	CLK_GT_AO_LOADMONITOR,
	CLK_SW_AO_LOADMONITOR,
};

/* clk_iomcu_crgctrl */
enum clk_iomcu_crgctrl {
	CLK_I2C1_GATE_IOMCU,
};

/* clk_media1_crg */
enum clk_media1_crg {
	CLK_MUX_VIVOBUS,
	CLK_GATE_VIVOBUS_ANDGT,
	CLK_DIV_VIVOBUS,
	CLK_GATE_VIVOBUS,
	PCLK_GATE_ISP_NOC_SUBSYS,
	ACLK_GATE_ISP_NOC_SUBSYS,
	PCLK_GATE_DISP_NOC_SUBSYS,
	ACLK_GATE_DISP_NOC_SUBSYS,
	PCLK_GATE_DSS,
	ACLK_GATE_DSS,
	CLK_GATE_EDC0FREQ,
	CLK_DIV_EDC0,
	CLK_ANDGT_EDC0,
	CLK_MUX_EDC0,
	ACLK_GATE_ISP,
	CLK_MUX_ISPI2C,
	CLK_GATE_ISPI2C,
	CLK_GATE_ISP_SYS,
	CLK_ANDGT_ISP_I3C,
	CLK_DIV_ISP_I3C,
	CLK_GATE_ISP_I3C,
	CLK_MUX_ISPCPU,
	CLK_ANDGT_ISPCPU,
	CLK_DIV_ISPCPU,
	CLK_GATE_ISPCPU,
	CLK_MUX_ISPFUNC,
	CLK_ANDGT_ISPFUNC,
	CLK_DIV_ISPFUNC,
	CLK_GATE_ISPFUNCFREQ,
	CLK_MUX_ISPFUNC2,
	CLK_ANDGT_ISPFUNC2,
	CLK_DIV_ISPFUNC2,
	CLK_GATE_ISPFUNC2FREQ,
	CLK_MUX_ISPFUNC3,
	CLK_ANDGT_ISPFUNC3,
	CLK_DIV_ISPFUNC3,
	CLK_GATE_ISPFUNC3FREQ,
	PCLK_GATE_MEDIA1_LM,
	CLK_GATE_LOADMONITOR_MEDIA1,
	CLK_JPG_FUNC_MUX,
	CLK_ANDGT_JPG_FUNC,
	CLK_DIV_JPG_FUNC,
	CLK_GATE_JPG_FUNCFREQ,
	ACLK_GATE_JPG,
	PCLK_GATE_JPG,
	ACLK_GATE_NOC_ISP,
	PCLK_GATE_NOC_ISP,
	CLK_FDAI_FUNC_MUX,
	CLK_ANDGT_FDAI_FUNC,
	CLK_DIV_FDAI_FUNC,
	CLK_GATE_FDAI_FUNCFREQ,
	ACLK_GATE_ASC,
	CLK_GATE_DSS_AXI_MM,
	CLK_GATE_MMBUF,
	PCLK_GATE_MMBUF,
	CLK_SW_MMBUF,
	ACLK_DIV_MMBUF,
	CLK_MMBUF_PLL_ANDGT,
	PCLK_DIV_MMBUF,
	PCLK_MMBUF_ANDGT,
	CLK_GATE_ATDIV_VIVO,
	CLK_GATE_ATDIV_ISPCPU,
};

/* clk_media2_crg */
enum clk_media2_crg {
	CLK_GATE_VCODECBUS,
	CLK_GATE_VDECFREQ,
	PCLK_GATE_VDEC,
	ACLK_GATE_VDEC,
	CLK_GATE_VENCFREQ,
	PCLK_GATE_VENC,
	ACLK_GATE_VENC,
	PCLK_GATE_MEDIA2_LM,
	CLK_GATE_LOADMONITOR_MEDIA2,
	CLK_GATE_IVP32DSP_TCXO,
	CLK_GATE_IVP32DSP_COREFREQ,
	CLK_GATE_AUTODIV_VCODECBUS,
	CLK_GATE_ATDIV_VDEC,
	CLK_GATE_ATDIV_VENC,
};

/* clk_pctrl */
enum clk_pctrl {
	CLK_USB2PHY_REF_MUX,
};

/* clk_xfreqclk */
enum clk_xfreqclk {
	CLK_XFREQ_CLUSTER0,
	CLK_XFREQ_CLUSTER1,
	CLK_XFREQ_G3D,
	CLK_XFREQ_DDRC_FREQ,
	CLK_XFREQ_DDRC_MAX,
	CLK_XFREQ_DDRC_MIN,
	CLK_XFREQ_L1BUS_MIN,
};

/* clk_pmuctrl */
enum clk_pmuctrl {
	CLK_GATE_ABB_192,
	CLK_PMU32KA,
	CLK_PMU32KB,
	CLK_PMUAUDIOCLK,
	CLK_GATE_NFC,
};

/* clk_interactive */
enum clk_interactive {
	CLK_SPLL_VOTE,
};

enum clk_dvfs {
	CLK_GATE_EDC0,
	CLK_GATE_VDEC,
	CLK_GATE_VENC,
	CLK_GATE_ISPFUNC,
	CLK_GATE_JPG_FUNC,
	CLK_GATE_FDAI_FUNC,
	CLK_GATE_IVP32DSP_CORE,
	CLK_GATE_ISPFUNC2,
	CLK_GATE_ISPFUNC3,
	CLK_GATE_HIFACE,
	CLK_GATE_NPU_DVFS,
};


#endif	/* __CLK_BUR_H */
