

================================================================
== Vitis HLS Report for 'main_Pipeline_loop_0_loop_1'
================================================================
* Date:           Mon Aug 12 18:53:36 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        doitgenTriple
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.378 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   720928|   720928|  3.605 ms|  3.605 ms|  720928|  720928|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loop_0_loop_1  |   720926|   720926|        42|         11|          1|  65536|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    300|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    247|    -|
|Register         |        -|    -|     691|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     691|    675|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln61_1_fu_297_p2     |         +|   0|  0|  14|           9|           1|
    |add_ln61_fu_162_p2       |         +|   0|  0|  24|          17|           1|
    |add_ln64_fu_239_p2       |         +|   0|  0|  14|           9|           1|
    |add_ln66_fu_209_p2       |         +|   0|  0|  23|          16|          16|
    |add_ln71_fu_215_p2       |         +|   0|  0|  24|          17|           9|
    |and_ln67_fu_314_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln61_fu_156_p2      |      icmp|   0|  0|  25|          17|          18|
    |icmp_ln64_1_fu_244_p2    |      icmp|   0|  0|  13|           9|          10|
    |icmp_ln64_fu_171_p2      |      icmp|   0|  0|  13|           9|          10|
    |icmp_ln67_1_fu_278_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln67_fu_272_p2      |      icmp|   0|  0|  15|           8|           2|
    |or_ln67_fu_310_p2        |        or|   0|  0|   2|           1|           1|
    |s_3_fu_319_p3            |    select|   0|  0|  32|           1|          32|
    |select_ln61_1_fu_287_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln61_2_fu_303_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln61_3_fu_191_p3  |    select|   0|  0|  17|           1|          17|
    |select_ln61_fu_177_p3    |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 300|         142|         133|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  65|         12|    1|         12|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg       |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten8_load  |   9|          2|   17|         34|
    |ap_sig_allocacmp_j_load                |   9|          2|    9|         18|
    |ap_sig_allocacmp_s_load                |   9|          2|   32|         64|
    |grp_fu_115_p0                          |  14|          3|   32|         96|
    |grp_fu_115_p1                          |  14|          3|   32|         96|
    |grp_fu_119_p0                          |  14|          3|   32|         96|
    |grp_fu_119_p1                          |  14|          3|   32|         96|
    |i_1_fu_68                              |   9|          2|    9|         18|
    |indvar_flatten8_fu_72                  |   9|          2|   17|         34|
    |j_fu_56                                |   9|          2|    9|         18|
    |p_fu_64                                |   9|          2|   17|         34|
    |s_fu_52                                |   9|          2|   32|         64|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 247|         52|  277|        692|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |a_reg_412                          |  32|   0|   32|          0|
    |add1_reg_440                       |  32|   0|   32|          0|
    |add_ln61_reg_383                   |  17|   0|   17|          0|
    |add_ln66_reg_407                   |  16|   0|   16|          0|
    |add_ln711_fu_60                    |  17|   0|   17|          0|
    |ap_CS_fsm                          |  11|   0|   11|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |i_1_fu_68                          |   9|   0|    9|          0|
    |icmp_ln61_reg_379                  |   1|   0|    1|          0|
    |icmp_ln64_1_reg_431                |   1|   0|    1|          0|
    |icmp_ln64_reg_388                  |   1|   0|    1|          0|
    |icmp_ln67_1_reg_450                |   1|   0|    1|          0|
    |icmp_ln67_1_reg_450_pp0_iter3_reg  |   1|   0|    1|          0|
    |icmp_ln67_reg_445                  |   1|   0|    1|          0|
    |icmp_ln67_reg_445_pp0_iter3_reg    |   1|   0|    1|          0|
    |indvar_flatten8_fu_72              |  17|   0|   17|          0|
    |j_fu_56                            |   9|   0|    9|          0|
    |mul2_reg_435                       |  32|   0|   32|          0|
    |mul3_reg_466                       |  32|   0|   32|          0|
    |p_fu_64                            |  17|   0|   17|          0|
    |s_1_reg_477                        |  32|   0|   32|          0|
    |s_3_reg_482                        |  32|   0|   32|          0|
    |s_fu_52                            |  32|   0|   32|          0|
    |select_ln61_1_reg_460              |  32|   0|   32|          0|
    |select_ln61_2_reg_471              |   9|   0|    9|          0|
    |select_ln61_reg_395                |   9|   0|    9|          0|
    |tmp_1_reg_455                      |   1|   0|    1|          0|
    |tmp_1_reg_455_pp0_iter3_reg        |   1|   0|    1|          0|
    |wt_reg_425                         |  32|   0|   32|          0|
    |a_reg_412                          |  64|  32|   32|          0|
    |icmp_ln61_reg_379                  |  64|  32|    1|          0|
    |icmp_ln64_1_reg_431                |  64|  32|    1|          0|
    |icmp_ln64_reg_388                  |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 691| 128|  470|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+---------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  main_Pipeline_loop_0_loop_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  main_Pipeline_loop_0_loop_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  main_Pipeline_loop_0_loop_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  main_Pipeline_loop_0_loop_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  main_Pipeline_loop_0_loop_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  main_Pipeline_loop_0_loop_1|  return value|
|grp_fu_170_p_din0    |  out|   32|  ap_ctrl_hs|  main_Pipeline_loop_0_loop_1|  return value|
|grp_fu_170_p_din1    |  out|   32|  ap_ctrl_hs|  main_Pipeline_loop_0_loop_1|  return value|
|grp_fu_170_p_opcode  |  out|    2|  ap_ctrl_hs|  main_Pipeline_loop_0_loop_1|  return value|
|grp_fu_170_p_dout0   |   in|   32|  ap_ctrl_hs|  main_Pipeline_loop_0_loop_1|  return value|
|grp_fu_170_p_ce      |  out|    1|  ap_ctrl_hs|  main_Pipeline_loop_0_loop_1|  return value|
|grp_fu_174_p_din0    |  out|   32|  ap_ctrl_hs|  main_Pipeline_loop_0_loop_1|  return value|
|grp_fu_174_p_din1    |  out|   32|  ap_ctrl_hs|  main_Pipeline_loop_0_loop_1|  return value|
|grp_fu_174_p_dout0   |   in|   32|  ap_ctrl_hs|  main_Pipeline_loop_0_loop_1|  return value|
|grp_fu_174_p_ce      |  out|    1|  ap_ctrl_hs|  main_Pipeline_loop_0_loop_1|  return value|
|grp_fu_178_p_din0    |  out|   32|  ap_ctrl_hs|  main_Pipeline_loop_0_loop_1|  return value|
|grp_fu_178_p_din1    |  out|   32|  ap_ctrl_hs|  main_Pipeline_loop_0_loop_1|  return value|
|grp_fu_178_p_opcode  |  out|    5|  ap_ctrl_hs|  main_Pipeline_loop_0_loop_1|  return value|
|grp_fu_178_p_dout0   |   in|    1|  ap_ctrl_hs|  main_Pipeline_loop_0_loop_1|  return value|
|grp_fu_178_p_ce      |  out|    1|  ap_ctrl_hs|  main_Pipeline_loop_0_loop_1|  return value|
|B_address0           |  out|    8|   ap_memory|                            B|         array|
|B_ce0                |  out|    1|   ap_memory|                            B|         array|
|B_q0                 |   in|   32|   ap_memory|                            B|         array|
|w_address0           |  out|   16|   ap_memory|                            w|         array|
|w_ce0                |  out|    1|   ap_memory|                            w|         array|
|w_q0                 |   in|   32|   ap_memory|                            w|         array|
|sum_s_address0       |  out|    8|   ap_memory|                        sum_s|         array|
|sum_s_ce0            |  out|    1|   ap_memory|                        sum_s|         array|
|sum_s_we0            |  out|    1|   ap_memory|                        sum_s|         array|
|sum_s_d0             |  out|   32|   ap_memory|                        sum_s|         array|
+---------------------+-----+-----+------------+-----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 11, depth = 42


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 42
* Pipeline : 1
  Pipeline-0 : II = 11, D = 42, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%s = alloca i32 1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:62]   --->   Operation 45 'alloca' 's' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:64]   --->   Operation 46 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%add_ln711 = alloca i32 1"   --->   Operation 47 'alloca' 'add_ln711' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p = alloca i32 1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:59]   --->   Operation 48 'alloca' 'p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:61]   --->   Operation 49 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%indvar_flatten8 = alloca i32 1"   --->   Operation 50 'alloca' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten8"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln61 = store i9 0, i9 %i_1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:61]   --->   Operation 52 'store' 'store_ln61' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln59 = store i17 0, i17 %p" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:59]   --->   Operation 53 'store' 'store_ln59' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln64 = store i9 0, i9 %j" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:64]   --->   Operation 54 'store' 'store_ln64' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln62 = store i32 0, i32 %s" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:62]   --->   Operation 55 'store' 'store_ln62' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body27"   --->   Operation 56 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%indvar_flatten8_load = load i17 %indvar_flatten8" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:61]   --->   Operation 57 'load' 'indvar_flatten8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (2.10ns)   --->   "%icmp_ln61 = icmp_eq  i17 %indvar_flatten8_load, i17 65536" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:61]   --->   Operation 58 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (2.10ns)   --->   "%add_ln61 = add i17 %indvar_flatten8_load, i17 1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:61]   --->   Operation 59 'add' 'add_ln61' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %for.inc45, void %loop_2.exitStub" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:61]   --->   Operation 60 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%j_load = load i9 %j" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:64]   --->   Operation 61 'load' 'j_load' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.82ns)   --->   "%icmp_ln64 = icmp_eq  i9 %j_load, i9 256" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:64]   --->   Operation 62 'icmp' 'icmp_ln64' <Predicate = (!icmp_ln61)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.96ns)   --->   "%select_ln61 = select i1 %icmp_ln64, i9 0, i9 %j_load" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:61]   --->   Operation 63 'select' 'select_ln61' <Predicate = (!icmp_ln61)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%add_ln711_load = load i17 %add_ln711" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:61]   --->   Operation 64 'load' 'add_ln711_load' <Predicate = (!icmp_ln61 & icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%p_load = load i17 %p" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:61]   --->   Operation 65 'load' 'p_load' <Predicate = (!icmp_ln61 & !icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.78ns)   --->   "%select_ln61_3 = select i1 %icmp_ln64, i17 %add_ln711_load, i17 %p_load" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:61]   --->   Operation 66 'select' 'select_ln61_3' <Predicate = (!icmp_ln61)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i17 %select_ln61_3" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:61]   --->   Operation 67 'trunc' 'trunc_ln61' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i9 %select_ln61" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:64]   --->   Operation 68 'zext' 'zext_ln64' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i9 %select_ln61" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:64]   --->   Operation 69 'zext' 'zext_ln64_1' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 0, i64 %zext_ln64" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:65]   --->   Operation 70 'getelementptr' 'B_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 71 [2/2] (3.25ns)   --->   "%a = load i8 %B_addr" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:65]   --->   Operation 71 'load' 'a' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 72 [1/1] (2.07ns)   --->   "%add_ln66 = add i16 %zext_ln64_1, i16 %trunc_ln61" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:66]   --->   Operation 72 'add' 'add_ln66' <Predicate = (!icmp_ln61)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (2.10ns)   --->   "%add_ln71 = add i17 %select_ln61_3, i17 256" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:71]   --->   Operation 73 'add' 'add_ln71' <Predicate = (!icmp_ln61)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln61 = store i17 %add_ln61, i17 %indvar_flatten8" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:61]   --->   Operation 74 'store' 'store_ln61' <Predicate = (!icmp_ln61)> <Delay = 1.58>
ST_2 : Operation 75 [1/1] (1.58ns)   --->   "%store_ln59 = store i17 %select_ln61_3, i17 %p" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:59]   --->   Operation 75 'store' 'store_ln59' <Predicate = (!icmp_ln61)> <Delay = 1.58>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%store_ln71 = store i17 %add_ln71, i17 %add_ln711" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:71]   --->   Operation 76 'store' 'store_ln71' <Predicate = (!icmp_ln61)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 77 [1/2] (3.25ns)   --->   "%a = load i8 %B_addr" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:65]   --->   Operation 77 'load' 'a' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i16 %add_ln66" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:66]   --->   Operation 78 'zext' 'zext_ln66' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%w_addr = getelementptr i32 %w, i64 0, i64 %zext_ln66" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:66]   --->   Operation 79 'getelementptr' 'w_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 80 [2/2] (3.25ns)   --->   "%wt = load i16 %w_addr" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:66]   --->   Operation 80 'load' 'wt' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 81 [1/2] (3.25ns)   --->   "%wt = load i16 %w_addr" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:66]   --->   Operation 81 'load' 'wt' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 5 <SV = 4> <Delay = 2.56>
ST_5 : Operation 82 [8/8] (2.56ns)   --->   "%mul2 = fmul i32 %a, i32 %wt" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 82 'fmul' 'mul2' <Predicate = (!icmp_ln61)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.56>
ST_6 : Operation 83 [7/8] (2.56ns)   --->   "%mul2 = fmul i32 %a, i32 %wt" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 83 'fmul' 'mul2' <Predicate = (!icmp_ln61)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.56>
ST_7 : Operation 84 [6/8] (2.56ns)   --->   "%mul2 = fmul i32 %a, i32 %wt" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 84 'fmul' 'mul2' <Predicate = (!icmp_ln61)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.56>
ST_8 : Operation 85 [5/8] (2.56ns)   --->   "%mul2 = fmul i32 %a, i32 %wt" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 85 'fmul' 'mul2' <Predicate = (!icmp_ln61)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.56>
ST_9 : Operation 86 [4/8] (2.56ns)   --->   "%mul2 = fmul i32 %a, i32 %wt" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 86 'fmul' 'mul2' <Predicate = (!icmp_ln61)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.56>
ST_10 : Operation 87 [3/8] (2.56ns)   --->   "%mul2 = fmul i32 %a, i32 %wt" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 87 'fmul' 'mul2' <Predicate = (!icmp_ln61)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.64>
ST_11 : Operation 88 [2/8] (2.56ns)   --->   "%mul2 = fmul i32 %a, i32 %wt" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 88 'fmul' 'mul2' <Predicate = (!icmp_ln61)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [1/1] (1.82ns)   --->   "%add_ln64 = add i9 %select_ln61, i9 1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:64]   --->   Operation 89 'add' 'add_ln64' <Predicate = (!icmp_ln61)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 90 [1/1] (1.82ns)   --->   "%icmp_ln64_1 = icmp_eq  i9 %add_ln64, i9 256" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:64]   --->   Operation 90 'icmp' 'icmp_ln64_1' <Predicate = (!icmp_ln61)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64_1, void %new.latch.for.body27.split_ifconv, void %last.iter.for.body27.split_ifconv" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:64]   --->   Operation 91 'br' 'br_ln64' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (1.58ns)   --->   "%store_ln64 = store i9 %add_ln64, i9 %j" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:64]   --->   Operation 92 'store' 'store_ln64' <Predicate = (!icmp_ln61)> <Delay = 1.58>

State 12 <SV = 11> <Delay = 2.56>
ST_12 : Operation 93 [1/8] (2.56ns)   --->   "%mul2 = fmul i32 %a, i32 %wt" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 93 'fmul' 'mul2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.35>
ST_13 : Operation 94 [10/10] (3.35ns)   --->   "%add1 = fadd i32 %mul2, i32 %wt" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 94 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.35>
ST_14 : Operation 95 [9/10] (3.35ns)   --->   "%add1 = fadd i32 %mul2, i32 %wt" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 95 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.35>
ST_15 : Operation 96 [8/10] (3.35ns)   --->   "%add1 = fadd i32 %mul2, i32 %wt" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 96 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.35>
ST_16 : Operation 97 [7/10] (3.35ns)   --->   "%add1 = fadd i32 %mul2, i32 %wt" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 97 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.35>
ST_17 : Operation 98 [6/10] (3.35ns)   --->   "%add1 = fadd i32 %mul2, i32 %wt" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 98 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.35>
ST_18 : Operation 99 [5/10] (3.35ns)   --->   "%add1 = fadd i32 %mul2, i32 %wt" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 99 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.35>
ST_19 : Operation 100 [4/10] (3.35ns)   --->   "%add1 = fadd i32 %mul2, i32 %wt" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 100 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.35>
ST_20 : Operation 101 [3/10] (3.35ns)   --->   "%add1 = fadd i32 %mul2, i32 %wt" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 101 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.35>
ST_21 : Operation 102 [2/10] (3.35ns)   --->   "%add1 = fadd i32 %mul2, i32 %wt" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 102 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.35>
ST_22 : Operation 103 [1/10] (3.35ns)   --->   "%add1 = fadd i32 %mul2, i32 %wt" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 103 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.73>
ST_23 : Operation 104 [1/1] (0.00ns)   --->   "%bitcast_ln67 = bitcast i32 %a" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:67]   --->   Operation 104 'bitcast' 'bitcast_ln67' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 105 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln67, i32 23, i32 30" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:67]   --->   Operation 105 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i32 %bitcast_ln67" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:67]   --->   Operation 106 'trunc' 'trunc_ln67' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 107 [1/1] (1.91ns)   --->   "%icmp_ln67 = icmp_ne  i8 %tmp, i8 255" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:67]   --->   Operation 107 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 108 [1/1] (2.28ns)   --->   "%icmp_ln67_1 = icmp_eq  i23 %trunc_ln67, i23 0" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:67]   --->   Operation 108 'icmp' 'icmp_ln67_1' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 109 [4/4] (2.73ns)   --->   "%tmp_1 = fcmp_ogt  i32 %a, i32 0" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:67]   --->   Operation 109 'fcmp' 'tmp_1' <Predicate = true> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 110 [8/8] (2.56ns)   --->   "%mul3 = fmul i32 %add1, i32 %a" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 110 'fmul' 'mul3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.73>
ST_24 : Operation 111 [3/4] (2.73ns)   --->   "%tmp_1 = fcmp_ogt  i32 %a, i32 0" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:67]   --->   Operation 111 'fcmp' 'tmp_1' <Predicate = true> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 112 [7/8] (2.56ns)   --->   "%mul3 = fmul i32 %add1, i32 %a" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 112 'fmul' 'mul3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.73>
ST_25 : Operation 113 [2/4] (2.73ns)   --->   "%tmp_1 = fcmp_ogt  i32 %a, i32 0" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:67]   --->   Operation 113 'fcmp' 'tmp_1' <Predicate = true> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 114 [6/8] (2.56ns)   --->   "%mul3 = fmul i32 %add1, i32 %a" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 114 'fmul' 'mul3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.73>
ST_26 : Operation 115 [1/4] (2.73ns)   --->   "%tmp_1 = fcmp_ogt  i32 %a, i32 0" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:67]   --->   Operation 115 'fcmp' 'tmp_1' <Predicate = true> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 116 [5/8] (2.56ns)   --->   "%mul3 = fmul i32 %add1, i32 %a" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 116 'fmul' 'mul3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.56>
ST_27 : Operation 117 [4/8] (2.56ns)   --->   "%mul3 = fmul i32 %add1, i32 %a" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 117 'fmul' 'mul3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.56>
ST_28 : Operation 118 [3/8] (2.56ns)   --->   "%mul3 = fmul i32 %add1, i32 %a" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 118 'fmul' 'mul3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.56>
ST_29 : Operation 119 [2/8] (2.56ns)   --->   "%mul3 = fmul i32 %add1, i32 %a" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 119 'fmul' 'mul3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.56>
ST_30 : Operation 120 [1/1] (0.00ns)   --->   "%s_load = load i32 %s" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:61]   --->   Operation 120 'load' 's_load' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_30 : Operation 121 [1/1] (0.69ns)   --->   "%select_ln61_1 = select i1 %icmp_ln64, i32 0, i32 %s_load" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:61]   --->   Operation 121 'select' 'select_ln61_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 122 [1/8] (2.56ns)   --->   "%mul3 = fmul i32 %add1, i32 %a" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 122 'fmul' 'mul3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.35>
ST_31 : Operation 123 [10/10] (3.35ns)   --->   "%s_1 = fadd i32 %select_ln61_1, i32 %mul3" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 123 'fadd' 's_1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 149 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 149 'ret' 'ret_ln0' <Predicate = (icmp_ln61)> <Delay = 0.00>

State 32 <SV = 31> <Delay = 3.35>
ST_32 : Operation 124 [9/10] (3.35ns)   --->   "%s_1 = fadd i32 %select_ln61_1, i32 %mul3" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 124 'fadd' 's_1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.35>
ST_33 : Operation 125 [8/10] (3.35ns)   --->   "%s_1 = fadd i32 %select_ln61_1, i32 %mul3" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 125 'fadd' 's_1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.35>
ST_34 : Operation 126 [7/10] (3.35ns)   --->   "%s_1 = fadd i32 %select_ln61_1, i32 %mul3" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 126 'fadd' 's_1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.35>
ST_35 : Operation 127 [6/10] (3.35ns)   --->   "%s_1 = fadd i32 %select_ln61_1, i32 %mul3" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 127 'fadd' 's_1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.35>
ST_36 : Operation 128 [5/10] (3.35ns)   --->   "%s_1 = fadd i32 %select_ln61_1, i32 %mul3" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 128 'fadd' 's_1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.35>
ST_37 : Operation 129 [4/10] (3.35ns)   --->   "%s_1 = fadd i32 %select_ln61_1, i32 %mul3" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 129 'fadd' 's_1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.35>
ST_38 : Operation 130 [3/10] (3.35ns)   --->   "%s_1 = fadd i32 %select_ln61_1, i32 %mul3" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 130 'fadd' 's_1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.35>
ST_39 : Operation 131 [2/10] (3.35ns)   --->   "%s_1 = fadd i32 %select_ln61_1, i32 %mul3" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 131 'fadd' 's_1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.35>
ST_40 : Operation 132 [1/1] (0.00ns)   --->   "%i_1_load = load i9 %i_1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:61]   --->   Operation 132 'load' 'i_1_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 133 [1/1] (1.82ns)   --->   "%add_ln61_1 = add i9 %i_1_load, i9 1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:61]   --->   Operation 133 'add' 'add_ln61_1' <Predicate = (icmp_ln64)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 134 [1/1] (0.96ns)   --->   "%select_ln61_2 = select i1 %icmp_ln64, i9 %add_ln61_1, i9 %i_1_load" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:61]   --->   Operation 134 'select' 'select_ln61_2' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 135 [1/10] (3.35ns)   --->   "%s_1 = fadd i32 %select_ln61_1, i32 %mul3" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 135 'fadd' 's_1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.56>
ST_41 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node s_3)   --->   "%or_ln67 = or i1 %icmp_ln67_1, i1 %icmp_ln67" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:67]   --->   Operation 136 'or' 'or_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node s_3)   --->   "%and_ln67 = and i1 %or_ln67, i1 %tmp_1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:67]   --->   Operation 137 'and' 'and_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 138 [1/1] (0.97ns) (out node of the LUT)   --->   "%s_3 = select i1 %and_ln67, i32 %s_1, i32 %select_ln61_1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:67]   --->   Operation 138 'select' 's_3' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 139 [1/1] (1.58ns)   --->   "%store_ln61 = store i9 %select_ln61_2, i9 %i_1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:61]   --->   Operation 139 'store' 'store_ln61' <Predicate = true> <Delay = 1.58>
ST_41 : Operation 140 [1/1] (1.58ns)   --->   "%store_ln62 = store i32 %s_3, i32 %s" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:62]   --->   Operation 140 'store' 'store_ln62' <Predicate = true> <Delay = 1.58>
ST_41 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln64 = br void %for.body27" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:64]   --->   Operation 141 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>

State 42 <SV = 41> <Delay = 3.25>
ST_42 : Operation 142 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_0_loop_1_str"   --->   Operation 142 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 143 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 143 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i9 %select_ln61_2" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:61]   --->   Operation 144 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 145 [1/1] (0.00ns)   --->   "%specpipeline_ln64 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:64]   --->   Operation 145 'specpipeline' 'specpipeline_ln64' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 146 [1/1] (0.00ns)   --->   "%sum_addr = getelementptr i32 %sum_s, i64 0, i64 %zext_ln61" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:72]   --->   Operation 146 'getelementptr' 'sum_addr' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 147 [1/1] (3.25ns)   --->   "%store_ln72 = store i32 %s_3, i8 %sum_addr" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:72]   --->   Operation 147 'store' 'store_ln72' <Predicate = (icmp_ln64_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_42 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln64 = br void %new.latch.for.body27.split_ifconv" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:64]   --->   Operation 148 'br' 'br_ln64' <Predicate = (icmp_ln64_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sum_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
s                     (alloca           ) [ 0111111111111111111111111111111111111111110]
j                     (alloca           ) [ 0111111111110000000000000000000000000000000]
add_ln711             (alloca           ) [ 0010000000000000000000000000000000000000000]
p                     (alloca           ) [ 0110000000000000000000000000000000000000000]
i_1                   (alloca           ) [ 0111111111111111111111111111111111111111110]
indvar_flatten8       (alloca           ) [ 0110000000000000000000000000000000000000000]
store_ln0             (store            ) [ 0000000000000000000000000000000000000000000]
store_ln61            (store            ) [ 0000000000000000000000000000000000000000000]
store_ln59            (store            ) [ 0000000000000000000000000000000000000000000]
store_ln64            (store            ) [ 0000000000000000000000000000000000000000000]
store_ln62            (store            ) [ 0000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 0000000000000000000000000000000000000000000]
indvar_flatten8_load  (load             ) [ 0000000000000000000000000000000000000000000]
icmp_ln61             (icmp             ) [ 0111111111111111111111111111111100000000000]
add_ln61              (add              ) [ 0010000000000000000000000000000000000000000]
br_ln61               (br               ) [ 0000000000000000000000000000000000000000000]
j_load                (load             ) [ 0000000000000000000000000000000000000000000]
icmp_ln64             (icmp             ) [ 0111111111111111111111111111111111111111100]
select_ln61           (select           ) [ 0011111111110000000000000000000000000000000]
add_ln711_load        (load             ) [ 0000000000000000000000000000000000000000000]
p_load                (load             ) [ 0000000000000000000000000000000000000000000]
select_ln61_3         (select           ) [ 0000000000000000000000000000000000000000000]
trunc_ln61            (trunc            ) [ 0000000000000000000000000000000000000000000]
zext_ln64             (zext             ) [ 0000000000000000000000000000000000000000000]
zext_ln64_1           (zext             ) [ 0000000000000000000000000000000000000000000]
B_addr                (getelementptr    ) [ 0001000000000000000000000000000000000000000]
add_ln66              (add              ) [ 0001000000000000000000000000000000000000000]
add_ln71              (add              ) [ 0000000000000000000000000000000000000000000]
store_ln61            (store            ) [ 0000000000000000000000000000000000000000000]
store_ln59            (store            ) [ 0000000000000000000000000000000000000000000]
store_ln71            (store            ) [ 0000000000000000000000000000000000000000000]
a                     (load             ) [ 0111111111111111111111111111111000000000000]
zext_ln66             (zext             ) [ 0000000000000000000000000000000000000000000]
w_addr                (getelementptr    ) [ 0000100000000000000000000000000000000000000]
wt                    (load             ) [ 0111111111111111111111100000000000000000000]
add_ln64              (add              ) [ 0000000000000000000000000000000000000000000]
icmp_ln64_1           (icmp             ) [ 0111111111111111111111111111111111111111111]
br_ln64               (br               ) [ 0000000000000000000000000000000000000000000]
store_ln64            (store            ) [ 0000000000000000000000000000000000000000000]
mul2                  (fmul             ) [ 0011111111110111111111100000000000000000000]
add1                  (fadd             ) [ 0111111110000000000000011111111000000000000]
bitcast_ln67          (bitcast          ) [ 0000000000000000000000000000000000000000000]
tmp                   (partselect       ) [ 0000000000000000000000000000000000000000000]
trunc_ln67            (trunc            ) [ 0000000000000000000000000000000000000000000]
icmp_ln67             (icmp             ) [ 0111111111110000000000001111111111111111110]
icmp_ln67_1           (icmp             ) [ 0111111111110000000000001111111111111111110]
tmp_1                 (fcmp             ) [ 0111111111110000000000000001111111111111110]
s_load                (load             ) [ 0000000000000000000000000000000000000000000]
select_ln61_1         (select           ) [ 0111111111110000000000000000000111111111110]
mul3                  (fmul             ) [ 0111111101110000000000000000000111111111100]
i_1_load              (load             ) [ 0000000000000000000000000000000000000000000]
add_ln61_1            (add              ) [ 0000000000000000000000000000000000000000000]
select_ln61_2         (select           ) [ 0000000011000000000000000000000000000000011]
s_1                   (fadd             ) [ 0000000010000000000000000000000000000000010]
or_ln67               (or               ) [ 0000000000000000000000000000000000000000000]
and_ln67              (and              ) [ 0000000000000000000000000000000000000000000]
s_3                   (select           ) [ 0000000001000000000000000000000000000000001]
store_ln61            (store            ) [ 0000000000000000000000000000000000000000000]
store_ln62            (store            ) [ 0000000000000000000000000000000000000000000]
br_ln64               (br               ) [ 0000000000000000000000000000000000000000000]
specloopname_ln0      (specloopname     ) [ 0000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000000000000000000000000000000]
zext_ln61             (zext             ) [ 0000000000000000000000000000000000000000000]
specpipeline_ln64     (specpipeline     ) [ 0000000000000000000000000000000000000000000]
sum_addr              (getelementptr    ) [ 0000000000000000000000000000000000000000000]
store_ln72            (store            ) [ 0000000000000000000000000000000000000000000]
br_ln64               (br               ) [ 0000000000000000000000000000000000000000000]
ret_ln0               (ret              ) [ 0000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="B">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sum_s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_s"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_0_loop_1_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="s_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="j_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="add_ln711_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_ln711/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="i_1_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="indvar_flatten8_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten8/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="B_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="9" slack="0"/>
<pin id="80" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="8" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="w_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="16" slack="0"/>
<pin id="93" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wt/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sum_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="9" slack="0"/>
<pin id="106" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_addr/42 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln72_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="1"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/42 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="1"/>
<pin id="117" dir="0" index="1" bw="32" slack="1"/>
<pin id="118" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add1/13 s_1/31 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="1"/>
<pin id="121" dir="0" index="1" bw="32" slack="1"/>
<pin id="122" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul2/5 mul3/23 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="20"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_1/23 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln0_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="17" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln61_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="9" slack="0"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln59_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="17" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln64_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="9" slack="0"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln62_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="indvar_flatten8_load_load_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="17" slack="0"/>
<pin id="155" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten8_load/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="icmp_ln61_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="17" slack="0"/>
<pin id="158" dir="0" index="1" bw="17" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="add_ln61_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="17" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="j_load_load_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="9" slack="0"/>
<pin id="170" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="icmp_ln64_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="9" slack="0"/>
<pin id="173" dir="0" index="1" bw="9" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="select_ln61_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="9" slack="0"/>
<pin id="180" dir="0" index="2" bw="9" slack="0"/>
<pin id="181" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln61/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="add_ln711_load_load_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="17" slack="1"/>
<pin id="187" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_ln711_load/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="p_load_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="17" slack="1"/>
<pin id="190" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="select_ln61_3_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="0" index="1" bw="17" slack="0"/>
<pin id="194" dir="0" index="2" bw="17" slack="0"/>
<pin id="195" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln61_3/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="trunc_ln61_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="17" slack="0"/>
<pin id="200" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln61/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln64_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="9" slack="1"/>
<pin id="204" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="zext_ln64_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="9" slack="1"/>
<pin id="208" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64_1/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="add_ln66_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="9" slack="0"/>
<pin id="211" dir="0" index="1" bw="16" slack="0"/>
<pin id="212" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="add_ln71_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="17" slack="0"/>
<pin id="217" dir="0" index="1" bw="10" slack="0"/>
<pin id="218" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln61_store_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="17" slack="1"/>
<pin id="223" dir="0" index="1" bw="17" slack="1"/>
<pin id="224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln59_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="17" slack="0"/>
<pin id="227" dir="0" index="1" bw="17" slack="1"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln71_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="17" slack="0"/>
<pin id="232" dir="0" index="1" bw="17" slack="1"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln66_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="1"/>
<pin id="237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="add_ln64_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="9" slack="10"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/11 "/>
</bind>
</comp>

<comp id="244" class="1004" name="icmp_ln64_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="9" slack="0"/>
<pin id="246" dir="0" index="1" bw="9" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="31"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64_1/11 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln64_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="9" slack="0"/>
<pin id="252" dir="0" index="1" bw="9" slack="10"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/11 "/>
</bind>
</comp>

<comp id="255" class="1004" name="bitcast_ln67_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="20"/>
<pin id="257" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln67/23 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="0" index="2" bw="6" slack="0"/>
<pin id="262" dir="0" index="3" bw="6" slack="0"/>
<pin id="263" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/23 "/>
</bind>
</comp>

<comp id="268" class="1004" name="trunc_ln67_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67/23 "/>
</bind>
</comp>

<comp id="272" class="1004" name="icmp_ln67_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="0" index="1" bw="8" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="18"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67/23 "/>
</bind>
</comp>

<comp id="278" class="1004" name="icmp_ln67_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="23" slack="0"/>
<pin id="280" dir="0" index="1" bw="23" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="18"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67_1/23 "/>
</bind>
</comp>

<comp id="284" class="1004" name="s_load_load_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="29"/>
<pin id="286" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_load/30 "/>
</bind>
</comp>

<comp id="287" class="1004" name="select_ln61_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="29"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="0" index="2" bw="32" slack="0"/>
<pin id="291" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln61_1/30 "/>
</bind>
</comp>

<comp id="294" class="1004" name="i_1_load_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="9" slack="39"/>
<pin id="296" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1_load/40 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln61_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="9" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61_1/40 "/>
</bind>
</comp>

<comp id="303" class="1004" name="select_ln61_2_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="39"/>
<pin id="305" dir="0" index="1" bw="9" slack="0"/>
<pin id="306" dir="0" index="2" bw="9" slack="0"/>
<pin id="307" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln61_2/40 "/>
</bind>
</comp>

<comp id="310" class="1004" name="or_ln67_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="18"/>
<pin id="312" dir="0" index="1" bw="1" slack="18"/>
<pin id="313" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln67/41 "/>
</bind>
</comp>

<comp id="314" class="1004" name="and_ln67_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="15"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln67/41 "/>
</bind>
</comp>

<comp id="319" class="1004" name="s_3_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="1"/>
<pin id="322" dir="0" index="2" bw="32" slack="11"/>
<pin id="323" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_3/41 "/>
</bind>
</comp>

<comp id="325" class="1004" name="store_ln61_store_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="9" slack="1"/>
<pin id="327" dir="0" index="1" bw="9" slack="40"/>
<pin id="328" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/41 "/>
</bind>
</comp>

<comp id="329" class="1004" name="store_ln62_store_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="40"/>
<pin id="332" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/41 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln61_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="9" slack="2"/>
<pin id="336" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/42 "/>
</bind>
</comp>

<comp id="338" class="1005" name="s_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="s "/>
</bind>
</comp>

<comp id="345" class="1005" name="j_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="9" slack="0"/>
<pin id="347" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="352" class="1005" name="add_ln711_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="17" slack="1"/>
<pin id="354" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln711 "/>
</bind>
</comp>

<comp id="358" class="1005" name="p_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="17" slack="0"/>
<pin id="360" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="p "/>
</bind>
</comp>

<comp id="365" class="1005" name="i_1_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="9" slack="0"/>
<pin id="367" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="372" class="1005" name="indvar_flatten8_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="17" slack="0"/>
<pin id="374" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten8 "/>
</bind>
</comp>

<comp id="379" class="1005" name="icmp_ln61_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="1"/>
<pin id="381" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln61 "/>
</bind>
</comp>

<comp id="383" class="1005" name="add_ln61_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="17" slack="1"/>
<pin id="385" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln61 "/>
</bind>
</comp>

<comp id="388" class="1005" name="icmp_ln64_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="1"/>
<pin id="390" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln64 "/>
</bind>
</comp>

<comp id="395" class="1005" name="select_ln61_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="9" slack="1"/>
<pin id="397" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln61 "/>
</bind>
</comp>

<comp id="402" class="1005" name="B_addr_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="1"/>
<pin id="404" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="407" class="1005" name="add_ln66_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="16" slack="1"/>
<pin id="409" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln66 "/>
</bind>
</comp>

<comp id="412" class="1005" name="a_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="2"/>
<pin id="414" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="a "/>
</bind>
</comp>

<comp id="420" class="1005" name="w_addr_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="16" slack="1"/>
<pin id="422" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="w_addr "/>
</bind>
</comp>

<comp id="425" class="1005" name="wt_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="1"/>
<pin id="427" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wt "/>
</bind>
</comp>

<comp id="431" class="1005" name="icmp_ln64_1_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="31"/>
<pin id="433" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln64_1 "/>
</bind>
</comp>

<comp id="435" class="1005" name="mul2_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="1"/>
<pin id="437" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul2 "/>
</bind>
</comp>

<comp id="440" class="1005" name="add1_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="1"/>
<pin id="442" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add1 "/>
</bind>
</comp>

<comp id="445" class="1005" name="icmp_ln67_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="18"/>
<pin id="447" dir="1" index="1" bw="1" slack="18"/>
</pin_list>
<bind>
<opset="icmp_ln67 "/>
</bind>
</comp>

<comp id="450" class="1005" name="icmp_ln67_1_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="18"/>
<pin id="452" dir="1" index="1" bw="1" slack="18"/>
</pin_list>
<bind>
<opset="icmp_ln67_1 "/>
</bind>
</comp>

<comp id="455" class="1005" name="tmp_1_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="15"/>
<pin id="457" dir="1" index="1" bw="1" slack="15"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="460" class="1005" name="select_ln61_1_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="1"/>
<pin id="462" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln61_1 "/>
</bind>
</comp>

<comp id="466" class="1005" name="mul3_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul3 "/>
</bind>
</comp>

<comp id="471" class="1005" name="select_ln61_2_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="9" slack="1"/>
<pin id="473" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln61_2 "/>
</bind>
</comp>

<comp id="477" class="1005" name="s_1_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="1"/>
<pin id="479" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_1 "/>
</bind>
</comp>

<comp id="482" class="1005" name="s_3_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="1"/>
<pin id="484" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="20" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="89" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="20" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="8" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="152"><net_src comp="12" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="160"><net_src comp="153" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="14" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="153" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="175"><net_src comp="168" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="18" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="182"><net_src comp="171" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="10" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="168" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="196"><net_src comp="185" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="197"><net_src comp="188" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="201"><net_src comp="191" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="202" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="213"><net_src comp="206" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="198" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="191" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="22" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="229"><net_src comp="191" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="215" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="235" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="243"><net_src comp="24" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="248"><net_src comp="239" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="18" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="239" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="264"><net_src comp="26" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="255" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="266"><net_src comp="28" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="267"><net_src comp="30" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="271"><net_src comp="255" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="258" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="32" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="268" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="34" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="292"><net_src comp="12" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="293"><net_src comp="284" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="301"><net_src comp="294" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="24" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="308"><net_src comp="297" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="309"><net_src comp="294" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="318"><net_src comp="310" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="314" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="333"><net_src comp="319" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="334" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="341"><net_src comp="52" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="343"><net_src comp="338" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="344"><net_src comp="338" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="348"><net_src comp="56" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="350"><net_src comp="345" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="351"><net_src comp="345" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="355"><net_src comp="60" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="361"><net_src comp="64" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="364"><net_src comp="358" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="368"><net_src comp="68" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="370"><net_src comp="365" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="371"><net_src comp="365" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="375"><net_src comp="72" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="378"><net_src comp="372" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="382"><net_src comp="156" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="162" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="391"><net_src comp="171" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="393"><net_src comp="388" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="394"><net_src comp="388" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="398"><net_src comp="177" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="400"><net_src comp="395" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="401"><net_src comp="395" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="405"><net_src comp="76" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="410"><net_src comp="209" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="415"><net_src comp="83" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="417"><net_src comp="412" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="418"><net_src comp="412" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="419"><net_src comp="412" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="423"><net_src comp="89" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="428"><net_src comp="96" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="430"><net_src comp="425" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="434"><net_src comp="244" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="119" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="443"><net_src comp="115" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="448"><net_src comp="272" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="453"><net_src comp="278" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="458"><net_src comp="123" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="463"><net_src comp="287" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="465"><net_src comp="460" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="469"><net_src comp="119" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="474"><net_src comp="303" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="476"><net_src comp="471" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="480"><net_src comp="115" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="485"><net_src comp="319" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="109" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sum_s | {42 }
 - Input state : 
	Port: main_Pipeline_loop_0_loop_1 : B | {2 3 }
	Port: main_Pipeline_loop_0_loop_1 : w | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln61 : 1
		store_ln59 : 1
		store_ln64 : 1
		store_ln62 : 1
		indvar_flatten8_load : 1
		icmp_ln61 : 2
		add_ln61 : 2
		br_ln61 : 3
		j_load : 1
		icmp_ln64 : 2
		select_ln61 : 3
	State 2
		select_ln61_3 : 1
		trunc_ln61 : 2
		B_addr : 1
		a : 2
		add_ln66 : 3
		add_ln71 : 2
		store_ln59 : 2
		store_ln71 : 3
	State 3
		w_addr : 1
		wt : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		icmp_ln64_1 : 1
		br_ln64 : 2
		store_ln64 : 1
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		tmp : 1
		trunc_ln67 : 1
		icmp_ln67 : 2
		icmp_ln67_1 : 2
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
		select_ln61_1 : 1
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
		add_ln61_1 : 1
		select_ln61_2 : 2
	State 41
		store_ln62 : 1
	State 42
		sum_addr : 1
		store_ln72 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_115      |    2    |   365   |   421   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_119      |    3    |   199   |   324   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln61_fu_162   |    0    |    0    |    24   |
|          |    add_ln66_fu_209   |    0    |    0    |    23   |
|    add   |    add_ln71_fu_215   |    0    |    0    |    24   |
|          |    add_ln64_fu_239   |    0    |    0    |    14   |
|          |   add_ln61_1_fu_297  |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln61_fu_177  |    0    |    0    |    9    |
|          | select_ln61_3_fu_191 |    0    |    0    |    17   |
|  select  | select_ln61_1_fu_287 |    0    |    0    |    32   |
|          | select_ln61_2_fu_303 |    0    |    0    |    9    |
|          |      s_3_fu_319      |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln61_fu_156   |    0    |    0    |    24   |
|          |   icmp_ln64_fu_171   |    0    |    0    |    14   |
|   icmp   |  icmp_ln64_1_fu_244  |    0    |    0    |    14   |
|          |   icmp_ln67_fu_272   |    0    |    0    |    15   |
|          |  icmp_ln67_1_fu_278  |    0    |    0    |    30   |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln67_fu_310    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    and   |    and_ln67_fu_314   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|   fcmp   |      grp_fu_123      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln61_fu_198  |    0    |    0    |    0    |
|          |   trunc_ln67_fu_268  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln64_fu_202   |    0    |    0    |    0    |
|   zext   |  zext_ln64_1_fu_206  |    0    |    0    |    0    |
|          |   zext_ln66_fu_235   |    0    |    0    |    0    |
|          |   zext_ln61_fu_334   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|      tmp_fu_258      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    5    |   564   |   1044  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     B_addr_reg_402    |    8   |
|       a_reg_412       |   32   |
|      add1_reg_440     |   32   |
|    add_ln61_reg_383   |   17   |
|    add_ln66_reg_407   |   16   |
|   add_ln711_reg_352   |   17   |
|      i_1_reg_365      |    9   |
|   icmp_ln61_reg_379   |    1   |
|  icmp_ln64_1_reg_431  |    1   |
|   icmp_ln64_reg_388   |    1   |
|  icmp_ln67_1_reg_450  |    1   |
|   icmp_ln67_reg_445   |    1   |
|indvar_flatten8_reg_372|   17   |
|       j_reg_345       |    9   |
|      mul2_reg_435     |   32   |
|      mul3_reg_466     |   32   |
|       p_reg_358       |   17   |
|      s_1_reg_477      |   32   |
|      s_3_reg_482      |   32   |
|       s_reg_338       |   32   |
| select_ln61_1_reg_460 |   32   |
| select_ln61_2_reg_471 |    9   |
|  select_ln61_reg_395  |    9   |
|     tmp_1_reg_455     |    1   |
|     w_addr_reg_420    |   16   |
|       wt_reg_425      |   32   |
+-----------------------+--------+
|         Total         |   438  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_83 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_96 |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_115    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_115    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_119    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_119    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   304  ||  9.528  ||    54   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   564  |  1044  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   54   |
|  Register |    -   |    -   |   438  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    9   |  1002  |  1098  |
+-----------+--------+--------+--------+--------+
