// Seed: 2339575896
module module_0;
  supply1 id_1 = (-1);
endmodule
module module_1 (
    output wor id_0,
    output supply1 id_1,
    output wor id_2
);
  localparam id_4 = 1, id_5 = id_4, id_6 = 1, id_7 = id_6 && id_4;
  logic id_8;
  ;
  assign id_8 = id_6 ? id_7 & id_6 - -1 <= -1 : 1;
  logic id_9;
  wire  id_10;
  logic id_11;
  ;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_12;
  ;
  assign id_0 = id_7;
endmodule
module module_2 (
    input tri0 id_0,
    output logic id_1,
    input wand id_2,
    input tri0 id_3,
    input wand id_4,
    input supply0 id_5
);
  assign id_1 = (-1) | id_2;
  logic id_7;
  always_latch id_1 <= id_3;
  module_0 modCall_1 ();
  assign modCall_1.type_2 = 0;
endmodule
