git clone --depth 1 --no-tags https://github.com/ujjawalece/Asynchronous_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/500077406
git clone --depth 1 --no-tags https://github.com/MiangMG/sequence_detector.git f:/verilog_sva_gh_scraper/data/full_repos/500424329
git clone --depth 1 --no-tags https://github.com/Najah-Nasir/FPU_half_precision_23.2ns.git f:/verilog_sva_gh_scraper/data/full_repos/500467808
git clone --depth 1 --no-tags https://github.com/Adarsh275/DDCO-LAB-16-Bit-Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/501214266
git clone --depth 1 --no-tags https://github.com/ocmykr2/RISCV-CPU-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/505770060
git clone --depth 1 --no-tags https://github.com/Chunjw/AES.git f:/verilog_sva_gh_scraper/data/full_repos/506057443
git clone --depth 1 --no-tags https://github.com/ylaloofK/yl_Ethernet.git f:/verilog_sva_gh_scraper/data/full_repos/505868657
git clone --depth 1 --no-tags https://github.com/PorterLu/NiCore.git f:/verilog_sva_gh_scraper/data/full_repos/505729104
git clone --depth 1 --no-tags https://github.com/khancuteee/RGB2Grayscale.git f:/verilog_sva_gh_scraper/data/full_repos/501197545
git clone --depth 1 --no-tags https://github.com/gowrihiremath/Half-Adder-Verilog-Code.git f:/verilog_sva_gh_scraper/data/full_repos/505466207
git clone --depth 1 --no-tags https://github.com/me9hanics/FPGA-Verilog-Serial_Communication.git f:/verilog_sva_gh_scraper/data/full_repos/499177766
git clone --depth 1 --no-tags https://github.com/radical-p/Mathematical-calculations-on-matrices.git f:/verilog_sva_gh_scraper/data/full_repos/500199447
git clone --depth 1 --no-tags https://github.com/mazaczysko/vsynth.git f:/verilog_sva_gh_scraper/data/full_repos/501791642
git clone --depth 1 --no-tags https://github.com/NibiruFT/CPU-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/499701016
git clone --depth 1 --no-tags https://github.com/Koneti-Rajkumar/Digital-circuits-using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/495479729
git clone --depth 1 --no-tags https://github.com/RiscenY/PWM-Generator-I2C-Interface-.git f:/verilog_sva_gh_scraper/data/full_repos/495099931
git clone --depth 1 --no-tags https://github.com/marybelb/311-Lab-1.git f:/verilog_sva_gh_scraper/data/full_repos/496804243
git clone --depth 1 --no-tags https://github.com/marybelb/311-Lab-3.git f:/verilog_sva_gh_scraper/data/full_repos/496808647
git clone --depth 1 --no-tags https://github.com/zzgmcu/my.git f:/verilog_sva_gh_scraper/data/full_repos/495761920
git clone --depth 1 --no-tags https://github.com/aniket-64/FPGA-Assgn2.git f:/verilog_sva_gh_scraper/data/full_repos/500856202
git clone --depth 1 --no-tags https://github.com/Prabhatatha/8_bit_ALU.git f:/verilog_sva_gh_scraper/data/full_repos/502814187
git clone --depth 1 --no-tags https://github.com/ljs-2002/Mips.git f:/verilog_sva_gh_scraper/data/full_repos/501706727
git clone --depth 1 --no-tags https://github.com/sajjadahmed677/REST_II.git f:/verilog_sva_gh_scraper/data/full_repos/500568410
git clone --depth 1 --no-tags https://github.com/kiterunner347/flappy_bird.git f:/verilog_sva_gh_scraper/data/full_repos/500739760
git clone --depth 1 --no-tags https://github.com/mahendraVamshi/Floating-point-divider.git f:/verilog_sva_gh_scraper/data/full_repos/505779225
git clone --depth 1 --no-tags https://github.com/FMRT19-dragon/hello-world.git f:/verilog_sva_gh_scraper/data/full_repos/505664437
git clone --depth 1 --no-tags https://github.com/hactinhhai123/CPU-Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/505881047
git clone --depth 1 --no-tags https://github.com/VaishnaviChoudhari/FPGA_Fabric_Design_Architechture.git f:/verilog_sva_gh_scraper/data/full_repos/498316155
git clone --depth 1 --no-tags https://github.com/Pierre120/CSARCH1_HDLProject2.git f:/verilog_sva_gh_scraper/data/full_repos/498386140
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/Access-Door.git f:/verilog_sva_gh_scraper/data/full_repos/498889322
git clone --depth 1 --no-tags https://github.com/wingz0c/RISC_V_5_stage.git f:/verilog_sva_gh_scraper/data/full_repos/497954193
git clone --depth 1 --no-tags https://github.com/visionvlsi/FIR_Filter.git f:/verilog_sva_gh_scraper/data/full_repos/499761497
git clone --depth 1 --no-tags https://github.com/YoshiZH/TTL_VGA-DE1-SoC.git f:/verilog_sva_gh_scraper/data/full_repos/499726186
git clone --depth 1 --no-tags https://github.com/vallejoyuridamian/CANOpener.git f:/verilog_sva_gh_scraper/data/full_repos/497084133
git clone --depth 1 --no-tags https://github.com/LiQiiiii/U10M11007.03-COAE.git f:/verilog_sva_gh_scraper/data/full_repos/499591107
git clone --depth 1 --no-tags https://github.com/LostInArgand/MIPS_processor_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/494696040
git clone --depth 1 --no-tags https://github.com/3ab3at/Simple-Pattern-Displayer.git f:/verilog_sva_gh_scraper/data/full_repos/494749342
git clone --depth 1 --no-tags https://github.com/gabriel-vitor/CircuitosDigitais_Problema2.git f:/verilog_sva_gh_scraper/data/full_repos/494775398
git clone --depth 1 --no-tags https://github.com/replica455/Verilog-MiniProject.git f:/verilog_sva_gh_scraper/data/full_repos/494394389
git clone --depth 1 --no-tags https://github.com/Cong-yu-Cong-yu-Cong/FPGA_CODE.git f:/verilog_sva_gh_scraper/data/full_repos/501175756
git clone --depth 1 --no-tags https://github.com/antonloof/diode_shunt.git f:/verilog_sva_gh_scraper/data/full_repos/501181067
git clone --depth 1 --no-tags https://github.com/hvjydfjng/lr6.git f:/verilog_sva_gh_scraper/data/full_repos/501381271
git clone --depth 1 --no-tags https://github.com/hodol0301/Convolution_Verilog_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/500255118
git clone --depth 1 --no-tags https://github.com/sujinhub/FPGA-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/502004578
git clone --depth 1 --no-tags https://github.com/minggfan/16Bit_6Tap_FIR_Filter.git f:/verilog_sva_gh_scraper/data/full_repos/502055022
git clone --depth 1 --no-tags https://github.com/MiangMG/DatenLord_t4.git f:/verilog_sva_gh_scraper/data/full_repos/502283605
git clone --depth 1 --no-tags https://github.com/dogayaglicioglu/VerySimpleCPUDesign.git f:/verilog_sva_gh_scraper/data/full_repos/504667885
git clone --depth 1 --no-tags https://github.com/junshiuanhsieh/Single_Cycle_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/504095023
git clone --depth 1 --no-tags https://github.com/KuchuruCharitha/HDL-Carry-Select-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/505092076
git clone --depth 1 --no-tags https://github.com/HC153Yuanyuan/AES.git f:/verilog_sva_gh_scraper/data/full_repos/505054576
git clone --depth 1 --no-tags https://github.com/JerryHui96/FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/494937251
git clone --depth 1 --no-tags https://github.com/TheRadDani/lab5.git f:/verilog_sva_gh_scraper/data/full_repos/504176153
git clone --depth 1 --no-tags https://github.com/nguyenvietthi/traffic_light.git f:/verilog_sva_gh_scraper/data/full_repos/503608570
git clone --depth 1 --no-tags https://github.com/Junzhou-Chen/ALU-Design.git f:/verilog_sva_gh_scraper/data/full_repos/503774260
git clone --depth 1 --no-tags https://github.com/mhdsdt/dsd-project.git f:/verilog_sva_gh_scraper/data/full_repos/503723882
git clone --depth 1 --no-tags https://github.com/tallesmmarques/MIPS32_SC.git f:/verilog_sva_gh_scraper/data/full_repos/504646303
git clone --depth 1 --no-tags https://github.com/ChoiKangwoo/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/506295890
git clone --depth 1 --no-tags https://github.com/keyakarthik/MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/494534688
git clone --depth 1 --no-tags https://github.com/Warl3ck/test_adc.git f:/verilog_sva_gh_scraper/data/full_repos/506189191
git clone --depth 1 --no-tags https://github.com/hakatu/Example.git f:/verilog_sva_gh_scraper/data/full_repos/495019351
git clone --depth 1 --no-tags https://github.com/xuan37/hw5.git f:/verilog_sva_gh_scraper/data/full_repos/494288748
git clone --depth 1 --no-tags https://github.com/birdx-007/MIPS_multi_cycle_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/505446010
git clone --depth 1 --no-tags https://github.com/cedric-cnam/NetFPGA-SBI.git f:/verilog_sva_gh_scraper/data/full_repos/504202280
git clone --depth 1 --no-tags https://github.com/iggor-1/tcc.git f:/verilog_sva_gh_scraper/data/full_repos/504321543
git clone --depth 1 --no-tags https://github.com/Pastedd/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/504376216
git clone --depth 1 --no-tags https://github.com/kaanolgu/sparse-bfs-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/506208052
git clone --depth 1 --no-tags https://github.com/Ziad-cyber/Single-Cycle-MIPS-.git f:/verilog_sva_gh_scraper/data/full_repos/505340969
git clone --depth 1 --no-tags https://github.com/yzhangtj/UBC_Cpen311_final_project.git f:/verilog_sva_gh_scraper/data/full_repos/505021829
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/AccessBank.git f:/verilog_sva_gh_scraper/data/full_repos/505048383
git clone --depth 1 --no-tags https://github.com/wufei-png/vlsi_final_lab.git f:/verilog_sva_gh_scraper/data/full_repos/505155023
git clone --depth 1 --no-tags https://github.com/tlucanti/grasspopper-encoder.git f:/verilog_sva_gh_scraper/data/full_repos/505213911
git clone --depth 1 --no-tags https://github.com/mohamedromee12/Master-Slave.git f:/verilog_sva_gh_scraper/data/full_repos/505220996
git clone --depth 1 --no-tags https://github.com/haesungchoi/urp22_summer.git f:/verilog_sva_gh_scraper/data/full_repos/500640008
git clone --depth 1 --no-tags https://github.com/CCChanhan/Pmod_JSTK_and_bluetooth.git f:/verilog_sva_gh_scraper/data/full_repos/501458568
git clone --depth 1 --no-tags https://github.com/RyanMPrice/BlueEnigma.git f:/verilog_sva_gh_scraper/data/full_repos/501415069
git clone --depth 1 --no-tags https://github.com/KashyapKurella3000/3-STAGE-PIPELINED-16-BIT-FIXED-POINT-MAC-FOR-AI-ENGINE.git f:/verilog_sva_gh_scraper/data/full_repos/502190751
git clone --depth 1 --no-tags https://github.com/FrankZacha/caravel_test1.git f:/verilog_sva_gh_scraper/data/full_repos/501187363
git clone --depth 1 --no-tags https://github.com/vidyuthshashidhar/8-BIT-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/502504428
git clone --depth 1 --no-tags https://github.com/vidyuthshashidhar/traffic-light-controller-verilog-code.git f:/verilog_sva_gh_scraper/data/full_repos/502507116
git clone --depth 1 --no-tags https://github.com/tonymichaelhead/go-board-video-games.git f:/verilog_sva_gh_scraper/data/full_repos/503182333
git clone --depth 1 --no-tags https://github.com/DanielLoeffeler/Simple-32-bit-ARM-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/503192798
git clone --depth 1 --no-tags https://github.com/jayeshsuyal/3to8_decoder.git f:/verilog_sva_gh_scraper/data/full_repos/503596769
git clone --depth 1 --no-tags https://github.com/caitlinlopez/ComputerArchitecture.git f:/verilog_sva_gh_scraper/data/full_repos/496747708
git clone --depth 1 --no-tags https://github.com/amichai-bd/vga_fpga_playground.git f:/verilog_sva_gh_scraper/data/full_repos/496325532
git clone --depth 1 --no-tags https://github.com/Sarmad-Salman/Verilog-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/496199878
git clone --depth 1 --no-tags https://github.com/AkshitGureja/Processor-Y86-ISA.git f:/verilog_sva_gh_scraper/data/full_repos/497530416
git clone --depth 1 --no-tags https://github.com/AkhilB4/Router1x3.git f:/verilog_sva_gh_scraper/data/full_repos/497085599
git clone --depth 1 --no-tags https://github.com/shr-gup/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/497769042
git clone --depth 1 --no-tags https://github.com/yoyoman12379/Traffic_light.git f:/verilog_sva_gh_scraper/data/full_repos/497821512
git clone --depth 1 --no-tags https://github.com/TomGlint/myProject.git f:/verilog_sva_gh_scraper/data/full_repos/498018740
git clone --depth 1 --no-tags https://github.com/mayammakram/Verilog_Based_Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/498044768
git clone --depth 1 --no-tags https://github.com/miguelribeirokk/Finite_State_Machine.git f:/verilog_sva_gh_scraper/data/full_repos/501890273
git clone --depth 1 --no-tags https://github.com/ConstantPark/mpw_risc_v.git f:/verilog_sva_gh_scraper/data/full_repos/501897259
git clone --depth 1 --no-tags https://github.com/rd2606/ROUTER-1X3.git f:/verilog_sva_gh_scraper/data/full_repos/502222632
git clone --depth 1 --no-tags https://github.com/FaizanRawther/4-bit-ripple-carry-adder.git f:/verilog_sva_gh_scraper/data/full_repos/502884614
git clone --depth 1 --no-tags https://github.com/r3tr0devilz/16bitALUverilog.git f:/verilog_sva_gh_scraper/data/full_repos/502414577
git clone --depth 1 --no-tags https://github.com/Harsh-Murdeshwar/assgn-3.git f:/verilog_sva_gh_scraper/data/full_repos/502427278
git clone --depth 1 --no-tags https://github.com/LotteLinkArchive/cuddle-vga.git f:/verilog_sva_gh_scraper/data/full_repos/503772164
git clone --depth 1 --no-tags https://github.com/3ab3at/Two-Brackets-Circulating-Pattern.git f:/verilog_sva_gh_scraper/data/full_repos/494772180
git clone --depth 1 --no-tags https://github.com/knack233/convolution_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/498698013
