#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Jun 16 15:11:48 2021
# Process ID: 14056
# Current directory: D:/Facultad/Arqui/LAB/TP2/Procesador
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12708 D:\Facultad\Arqui\LAB\TP2\Procesador\project_1.xpr
# Log file: D:/Facultad/Arqui/LAB/TP2/Procesador/vivado.log
# Journal file: D:/Facultad/Arqui/LAB/TP2/Procesador\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/VIVADO/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_for_procesador' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_for_procesador_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
"xelab -wto 97f4a0c97f684319bd5b5635e1b08c5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_for_procesador_behav xil_defaultlib.testbench_for_procesador -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVADO/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 97f4a0c97f684319bd5b5635e1b08c5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_for_procesador_behav xil_defaultlib.testbench_for_procesador -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3114] architecture 'processor' not found in entity 'processor' [D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.srcs/sim_1/imports/LabMaterial/processor_tb.vhd:88]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testbench_for_procesador in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 16 15:18:52 2021...
