{
  "sha": "a2322019f5669e80444cdf6a8222f94a45301b3a",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6YTIzMjIwMTlmNTY2OWU4MDQ0NGNkZjZhODIyMmY5NGE0NTMwMWIzYQ==",
  "commit": {
    "author": {
      "name": "Nick Clifton",
      "email": "nickc@redhat.com",
      "date": "2020-01-03T12:59:54Z"
    },
    "committer": {
      "name": "Nick Clifton",
      "email": "nickc@redhat.com",
      "date": "2020-01-03T12:59:54Z"
    },
    "message": "Updated Swedish translation for the GAS subdirectory.",
    "tree": {
      "sha": "79306f1fe59a831dbe2fa15a4d72df234de06a90",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/79306f1fe59a831dbe2fa15a4d72df234de06a90"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/a2322019f5669e80444cdf6a8222f94a45301b3a",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/a2322019f5669e80444cdf6a8222f94a45301b3a",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/a2322019f5669e80444cdf6a8222f94a45301b3a",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/a2322019f5669e80444cdf6a8222f94a45301b3a/comments",
  "author": {
    "login": "nickclifton",
    "id": 31441682,
    "node_id": "MDQ6VXNlcjMxNDQxNjgy",
    "avatar_url": "https://avatars.githubusercontent.com/u/31441682?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/nickclifton",
    "html_url": "https://github.com/nickclifton",
    "followers_url": "https://api.github.com/users/nickclifton/followers",
    "following_url": "https://api.github.com/users/nickclifton/following{/other_user}",
    "gists_url": "https://api.github.com/users/nickclifton/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/nickclifton/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/nickclifton/subscriptions",
    "organizations_url": "https://api.github.com/users/nickclifton/orgs",
    "repos_url": "https://api.github.com/users/nickclifton/repos",
    "events_url": "https://api.github.com/users/nickclifton/events{/privacy}",
    "received_events_url": "https://api.github.com/users/nickclifton/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "nickclifton",
    "id": 31441682,
    "node_id": "MDQ6VXNlcjMxNDQxNjgy",
    "avatar_url": "https://avatars.githubusercontent.com/u/31441682?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/nickclifton",
    "html_url": "https://github.com/nickclifton",
    "followers_url": "https://api.github.com/users/nickclifton/followers",
    "following_url": "https://api.github.com/users/nickclifton/following{/other_user}",
    "gists_url": "https://api.github.com/users/nickclifton/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/nickclifton/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/nickclifton/subscriptions",
    "organizations_url": "https://api.github.com/users/nickclifton/orgs",
    "repos_url": "https://api.github.com/users/nickclifton/repos",
    "events_url": "https://api.github.com/users/nickclifton/events{/privacy}",
    "received_events_url": "https://api.github.com/users/nickclifton/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "dc9bd8c92af67947db44b3cb428c050259b15cd0",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/dc9bd8c92af67947db44b3cb428c050259b15cd0",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/dc9bd8c92af67947db44b3cb428c050259b15cd0"
    }
  ],
  "stats": {
    "total": 593,
    "additions": 185,
    "deletions": 408
  },
  "files": [
    {
      "sha": "79b64a331169912087893a10aea100161b5ce5f3",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 4,
      "deletions": 0,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a2322019f5669e80444cdf6a8222f94a45301b3a/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a2322019f5669e80444cdf6a8222f94a45301b3a/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=a2322019f5669e80444cdf6a8222f94a45301b3a",
      "patch": "@@ -1,3 +1,7 @@\n+2020-01-03  Nick Clifton  <nickc@redhat.com>\n+\n+\t* po/sv.po: Updated Swedish translation.\n+\n 2020-01-03  Jan Beulich  <jbeulich@suse.com>\n \n \t* testsuite/gas/aarch64/f64mm.s: Scale index of LD1RO{H,W,D}."
    },
    {
      "sha": "3dfc175dd9fa4a17353ce3af456b7b4d9e550446",
      "filename": "gas/po/sv.po",
      "status": "modified",
      "additions": 181,
      "deletions": 408,
      "changes": 589,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a2322019f5669e80444cdf6a8222f94a45301b3a/gas/po/sv.po",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a2322019f5669e80444cdf6a8222f94a45301b3a/gas/po/sv.po",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/po/sv.po?ref=a2322019f5669e80444cdf6a8222f94a45301b3a",
      "patch": "@@ -20,7 +20,7 @@ msgstr \"\"\n \"Project-Id-Version: gas 2.31.90\\n\"\n \"Report-Msgid-Bugs-To: bug-binutils@gnu.org\\n\"\n \"POT-Creation-Date: 2019-01-19 16:32+0000\\n\"\n-\"PO-Revision-Date: 2019-08-22 16:30+0200\\n\"\n+\"PO-Revision-Date: 2019-12-25 13:46+0800\\n\"\n \"Last-Translator: Sebastian Rasmussen <sebras@gmail.com>\\n\"\n \"Language-Team: Swedish <tp-sv@listor.tp-sv.se>\\n\"\n \"Language: sv\\n\"\n@@ -29,7 +29,7 @@ msgstr \"\"\n \"Content-Transfer-Encoding: 8bit\\n\"\n \"X-Bugs: Report translation errors to the Language-Team address.\\n\"\n \"Plural-Forms: nplurals=2; plural=(n != 1);\\n\"\n-\"X-Generator: Poedit 2.2.3\\n\"\n+\"X-Generator: Poedit 2.2.4\\n\"\n \n #: app.c:501 app.c:515\n msgid \"end of file in comment\"\n@@ -123,16 +123,13 @@ msgid \"  --alternate             initially turn on alternate macro syntax\\n\"\n msgstr \"  --alternate             sl\u00e5 inledningsvis p\u00e5 alternativ makrosyntax\\n\"\n \n #: as.c:256\n-#, fuzzy, c-format\n-#| msgid \"\"\n-#| \"  --compress-debug-sections\\n\"\n-#| \"                          compress DWARF debug sections using zlib\\n\"\n+#, c-format\n msgid \"\"\n \"  --compress-debug-sections[={none|zlib|zlib-gnu|zlib-gabi}]\\n\"\n \"                          compress DWARF debug sections using zlib [default]\\n\"\n msgstr \"\"\n-\"  --compress-debug-sections\\n\"\n-\"                          komprimera DWARF-fels\u00f6kningssektioner med zlib\\n\"\n+\"  --compress-debug-sections[={none|zlib|zlib-gnu|zlib-gabi}]\\n\"\n+\"                          komprimera DWARF-fels\u00f6kningssektioner med zlib [standard]\\n\"\n \n #: as.c:259\n #, c-format\n@@ -144,28 +141,22 @@ msgstr \"\"\n \"                          komprimera inte DWARF-fels\u00f6kningssektioner\\n\"\n \n #: as.c:263\n-#, fuzzy, c-format\n-#| msgid \"\"\n-#| \"  --compress-debug-sections\\n\"\n-#| \"                          compress DWARF debug sections using zlib\\n\"\n+#, c-format\n msgid \"\"\n \"  --compress-debug-sections[={none|zlib|zlib-gnu|zlib-gabi}]\\n\"\n \"                          compress DWARF debug sections using zlib\\n\"\n msgstr \"\"\n-\"  --compress-debug-sections\\n\"\n+\"  --compress-debug-sections[={none|zlib|zlib-gnu|zlib-gabi}]\\n\"\n \"                          komprimera DWARF-fels\u00f6kningssektioner med zlib\\n\"\n \n #: as.c:266\n-#, fuzzy, c-format\n-#| msgid \"\"\n-#| \"  --nocompress-debug-sections\\n\"\n-#| \"                          don't compress DWARF debug sections\\n\"\n+#, c-format\n msgid \"\"\n \"  --nocompress-debug-sections\\n\"\n \"                          don't compress DWARF debug sections [default]\\n\"\n msgstr \"\"\n \"  --nocompress-debug-sections\\n\"\n-\"                          komprimera inte DWARF-fels\u00f6kningssektioner\\n\"\n+\"                          komprimera inte DWARF-fels\u00f6kningssektioner [standard]\\n\"\n \n #: as.c:270\n #, c-format\n@@ -226,10 +217,9 @@ msgid \"(default: no)\\n\"\n msgstr \"(standard: nej)\\n\"\n \n #: as.c:309\n-#, fuzzy, c-format\n-#| msgid \"  -Z                      generate object file even after errors\\n\"\n+#, c-format\n msgid \"                          generate ELF common symbols with STT_COMMON type\\n\"\n-msgstr \"  -Z                      generera objektfil \u00e4ven efter fel\\n\"\n+msgstr \"                          generera gemensamma ELF-symboler med STT_COMMON-typ\\n\"\n \n #: as.c:311\n #, c-format\n@@ -242,10 +232,9 @@ msgid \"  --generate-missing-build-notes=[no|yes] \"\n msgstr \"  --generate-missing-build-notes=[no|yes] \"\n \n #: as.c:321\n-#, fuzzy, c-format\n-#| msgid \"                          Registers will not need any prefix.\\n\"\n+#, c-format\n msgid \"                          generate GNU Build notes if none are present in the input\\n\"\n-msgstr \"                          Register kommer inte att beh\u00f6va n\u00e5got prefix.\\n\"\n+msgstr \"                          generera GNU byggnoteringar om inga finns i indatan\\n\"\n \n #: as.c:325\n #, c-format\n@@ -2682,7 +2671,7 @@ msgstr \"ogiltig %s-flagga f\u00f6r %s-cpu\"\n \n #: config/tc-arc.c:836\n msgid \"conflicting ISA extension attributes.\"\n-msgstr \"ISA-ut\u00f6kningsattribut st\u00e5r i konflikt\"\n+msgstr \"ISA-ut\u00f6kningsattribut st\u00e5r i konflikt.\"\n \n #: config/tc-arc.c:855\n msgid \"Multiple .cpu directives found\"\n@@ -5082,30 +5071,7 @@ msgid \"Known MCU names:\"\n msgstr \"K\u00e4nda MCU-namn:\"\n \n #: config/tc-avr.c:658\n-#, fuzzy, c-format\n-#| msgid \"\"\n-#| \"AVR Assembler options:\\n\"\n-#| \"  -mmcu=[avr-name] select microcontroller variant\\n\"\n-#| \"                   [avr-name] can be:\\n\"\n-#| \"                   avr1  - classic AVR core without data RAM\\n\"\n-#| \"                   avr2  - classic AVR core with up to 8K program memory\\n\"\n-#| \"                   avr25 - classic AVR core with up to 8K program memory\\n\"\n-#| \"                           plus the MOVW instruction\\n\"\n-#| \"                   avr3  - classic AVR core with up to 64K program memory\\n\"\n-#| \"                   avr31 - classic AVR core with up to 128K program memory\\n\"\n-#| \"                   avr35 - classic AVR core with up to 64K program memory\\n\"\n-#| \"                           plus the MOVW instruction\\n\"\n-#| \"                   avr4  - enhanced AVR core with up to 8K program memory\\n\"\n-#| \"                   avr5  - enhanced AVR core with up to 64K program memory\\n\"\n-#| \"                   avr51 - enhanced AVR core with up to 128K program memory\\n\"\n-#| \"                   avr6  - enhanced AVR core with up to 256K program memory\\n\"\n-#| \"                   avrxmega2 - XMEGA, > 8K, < 64K FLASH, < 64K RAM\\n\"\n-#| \"                   avrxmega3 - XMEGA, > 8K, <= 64K FLASH, > 64K RAM\\n\"\n-#| \"                   avrxmega4 - XMEGA, > 64K, <= 128K FLASH, <= 64K RAM\\n\"\n-#| \"                   avrxmega5 - XMEGA, > 64K, <= 128K FLASH, > 64K RAM\\n\"\n-#| \"                   avrxmega6 - XMEGA, > 128K, <= 256K FLASH, <= 64K RAM\\n\"\n-#| \"                   avrxmega7 - XMEGA, > 128K, <= 256K FLASH, > 64K RAM\\n\"\n-#| \"                   avrtiny   - AVR Tiny core with 16 gp registers\\n\"\n+#, c-format\n msgid \"\"\n \"AVR Assembler options:\\n\"\n \"  -mmcu=[avr-name] select microcontroller variant\\n\"\n@@ -5146,23 +5112,15 @@ msgstr \"\"\n \"                   avr51 - f\u00f6rb\u00e4ttrad AVR-k\u00e4rna med upp till 128K programminne\\n\"\n \"                   avr6  - f\u00f6rb\u00e4ttrad AVR-k\u00e4rna med upp till 256K programminne\\n\"\n \"                   avrxmega2 - XMEGA, > 8K, < 64K FLASH, < 64K RAM\\n\"\n-\"                   avrxmega3 - XMEGA, > 8K, <= 64K FLASH, > 64K RAM\\n\"\n+\"                   avrxmega3 - XMEGA, RAM + FLASH < 64K, Flash visible in RAM\\n\"\n \"                   avrxmega4 - XMEGA, > 64K, <= 128K FLASH, <= 64K RAM\\n\"\n \"                   avrxmega5 - XMEGA, > 64K, <= 128K FLASH, > 64K RAM\\n\"\n \"                   avrxmega6 - XMEGA, > 128K, <= 256K FLASH, <= 64K RAM\\n\"\n \"                   avrxmega7 - XMEGA, > 128K, <= 256K FLASH, > 64K RAM\\n\"\n \"                   avrtiny   - AVR Tiny-k\u00e4rna med 16 gp-register\\n\"\n \n #: config/tc-avr.c:681\n-#, fuzzy, c-format\n-#| msgid \"\"\n-#| \"  -mall-opcodes    accept all AVR opcodes, even if not supported by MCU\\n\"\n-#| \"  -mno-skip-bug    disable warnings for skipping two-word instructions\\n\"\n-#| \"                   (default for avr4, avr5)\\n\"\n-#| \"  -mno-wrap        reject rjmp/rcall instructions with 8K wrap-around\\n\"\n-#| \"                   (default for avr3, avr5)\\n\"\n-#| \"  -mrmw            accept Read-Modify-Write instructions\\n\"\n-#| \"  -mlink-relax     generate relocations for linker relaxation\\n\"\n+#, c-format\n msgid \"\"\n \"  -mall-opcodes    accept all AVR opcodes, even if not supported by MCU\\n\"\n \"  -mno-skip-bug    disable warnings for skipping two-word instructions\\n\"\n@@ -5180,7 +5138,10 @@ msgstr \"\"\n \"  -mno-wrap        avvisa rjmp/rcall-instruktioner med 8K omslag\\n\"\n \"                   (standard f\u00f6r avr3, avr5)\\n\"\n \"  -mrmw            acceptera Read-Modify-Write-instruktioner\\n\"\n-\"  -mlink-relax     generera omlokaliseringar f\u00f6r l\u00e4nkarl\u00e4ttnad\\n\"\n+\"  -mlink-relax     generera omlokaliseringar f\u00f6r l\u00e4nkarl\u00e4ttnad (standard)\\n\"\n+\"  -mno-link-relax  generera inte omlokaliseringar f\u00f6r l\u00e4nkarl\u00e4ttnad.\\n\"\n+\"  -mgcc-isr        acceptera pseudoinstruktionen __gcc_isr.\\n\"\n+\"\\n\"\n \n #: config/tc-avr.c:720\n #, c-format\n@@ -6111,22 +6072,19 @@ msgid \"  -mcpu=CPU\\t\\t\\tselect processor CPU:\"\n msgstr \"  -mcpu=CPU\\t\\t\\tv\u00e4lj processor CPU:\"\n \n #: config/tc-csky.c:1095\n-#, fuzzy, c-format\n-#| msgid \"  -mlittle-endian         generate little-endian code\\n\"\n+#, c-format\n msgid \"  -EL  -mlittle-endian\\t\\tgenerate little-endian output\\n\"\n-msgstr \"  -mlittle-endian         generera kod enligt omv\u00e4nd byteordning\\n\"\n+msgstr \"  -EL  -mlittle-endian\\t\\tgenerera utdata enlight omv\u00e4nd byteordning\\n\"\n \n #: config/tc-csky.c:1097\n-#, fuzzy, c-format\n-#| msgid \"  -mbig-endian            generate big-endian code\\n\"\n+#, c-format\n msgid \"  -EB  -mbig-endian\\t\\tgenerate big-endian output\\n\"\n-msgstr \"  -mbig-endian            generera kod enligt rak byteordning\\n\"\n+msgstr \"  -EB  -mbig-endian\\t\\tgenerera utdata enligt rak byteordning\\n\"\n \n #: config/tc-csky.c:1099\n-#, fuzzy, c-format\n-#| msgid \"  --pic\\t\\t\\tEnable generation of position-independent code.\\n\"\n+#, c-format\n msgid \"  -fpic  -pic\\t\\t\\tgenerate position-independent code\\n\"\n-msgstr \"  --pic\\t\\t\\tAktivera generering av positionsoberoende kod.\\n\"\n+msgstr \"  -fpic  -pic\\t\\t\\tgenerera positionsoberoende kod\\n\"\n \n #: config/tc-csky.c:1102\n #, c-format\n@@ -6214,10 +6172,9 @@ msgid \"  -mno-istack\\n\"\n msgstr \"  -mno-istack\\n\"\n \n #: config/tc-csky.c:1144\n-#, fuzzy, c-format\n-#| msgid \"  -mno-stld23\\t\\t  disable st/ld offset23 instruction\\n\"\n+#, c-format\n msgid \"  -mhard-float\\t\\t\\tenable hard float instructions\\n\"\n-msgstr \"  -mno-stld23\\t\\t  inaktivera st/ld offset23-instruktion\\n\"\n+msgstr \"  -mhard-float\\t\\t\\taktivera h\u00e5rda flyttalsinstruktioner\\n\"\n \n #: config/tc-csky.c:1146\n #, c-format\n@@ -6235,16 +6192,14 @@ msgid \"  -mcache\\t\\t\\tenable cache prefetch instruction\\n\"\n msgstr \"  -mcache\\t\\t\\taktivera cache-f\u00f6rhandsh\u00e4mtningsinstruktion\\n\"\n \n #: config/tc-csky.c:1152\n-#, fuzzy, c-format\n-#| msgid \"  -mno-stld23\\t\\t  disable st/ld offset23 instruction\\n\"\n+#, c-format\n msgid \"  -msecurity\\t\\t\\tenable security instructions\\n\"\n-msgstr \"  -mno-stld23\\t\\t  inaktivera st/ld offset23-instruktion\\n\"\n+msgstr \"  -msecurity\\t\\t\\taktivera s\u00e4kerhetsinstruktioner\\n\"\n \n #: config/tc-csky.c:1154\n-#, fuzzy, c-format\n-#| msgid \"  -mno-stld23\\t\\t  disable st/ld offset23 instruction\\n\"\n+#, c-format\n msgid \"  -mtrust\\t\\t\\tenable trust instructions\\n\"\n-msgstr \"  -mno-stld23\\t\\t  inaktivera st/ld offset23-instruktion\\n\"\n+msgstr \"  -mtrust\\t\\t\\taktivera f\u00f6rtroendeinstruktioner\\n\"\n \n #: config/tc-csky.c:1156\n #, c-format\n@@ -6444,7 +6399,7 @@ msgstr \"Instruktion i R-beh\u00e5llare kl\u00e4md av fl\u00f6deskontroll i L-beh\u00e5llare.\"\n \n #: config/tc-d10v.c:1054 config/tc-d30v.c:1075\n msgid \"MU instruction may not be in the right container\"\n-msgstr \"MU-instruktion kan inte befinnas sig i den h\u00f6gra beh\u00e5llaren.\"\n+msgstr \"MU-instruktion kan inte befinnas sig i den h\u00f6gra beh\u00e5llaren\"\n \n #: config/tc-d10v.c:1060 config/tc-d30v.c:1087\n msgid \"unknown execution type passed to write_2_short()\"\n@@ -6499,15 +6454,7 @@ msgid \"Register name %s conflicts with symbol of the same name\"\n msgstr \"Registernamn %s st\u00e5r i konflikt med en symbol med samma namn\"\n \n #: config/tc-d30v.c:239\n-#, fuzzy, c-format\n-#| msgid \"\"\n-#| \"\\n\"\n-#| \"D30V options:\\n\"\n-#| \"-O                      Make adjacent short instructions parallel if possible.\\n\"\n-#| \"-n                      Warn about all NOPs inserted by the assembler.\\n\"\n-#| \"-N\\t\\t\\tWarn about NOPs inserted after word multiplies.\\n\"\n-#| \"-c                      Warn about symbols whoes names match register names.\\n\"\n-#| \"-C                      Opposite of -C.  -c is the default.\\n\"\n+#, c-format\n msgid \"\"\n \"\\n\"\n \"D30V options:\\n\"\n@@ -6521,7 +6468,7 @@ msgstr \"\"\n \"D30V-flaggor:\\n\"\n \"-O                      G\u00f6r intilliggande korta instruktioner parallella om m\u00f6jligt.\\n\"\n \"-n                      Varna om alla NOP:ar som infogas av assemblern.\\n\"\n-\"-N\\t\\t\\tVarna om NOP:ar som infogats efter multipler av ord.\\n\"\n+\"-N                      Varna om NOP:ar som infogats efter multipler av ord.\\n\"\n \"-c                      Varna om symboler vilkas namn matchar registernamn.\\n\"\n \"-C                      Motsatsen till -C. -c \u00e4r standard.\\n\"\n \n@@ -6727,7 +6674,7 @@ msgstr \"misslyckades med rimlighetskontroll f\u00f6r regnum.\"\n \n #: config/tc-dlx.c:881\n msgid \"failed general register sanity check.\"\n-msgstr \"misslyckades med rimlighetskontroll f\u00f6r generellt register\"\n+msgstr \"misslyckades med rimlighetskontroll f\u00f6r generellt register.\"\n \n #. Types or values of args don't match.\n #: config/tc-dlx.c:889\n@@ -6881,10 +6828,9 @@ msgid \"-mPIC           Mark generated file as using large position independent c\n msgstr \"-mPIC           Markera generera fil som att den anv\u00e4nder stor positionsoberoende kod\\n\"\n \n #: config/tc-frv.c:472\n-#, fuzzy, c-format\n-#| msgid \"-mlibrary-pic   Mark generated file as using position indepedent code for libraries\\n\"\n+#, c-format\n msgid \"-mlibrary-pic   Mark generated file as using position independent code for libraries\\n\"\n-msgstr \"-mlibrary-pic   Markera generera fil som att den anv\u00e4nder positionsoberoende kod f\u00f6r bibliotek\\n\"\n+msgstr \"-mlibrary-pic   Markera genererad fil som att den anv\u00e4nder positionsoberoende kod f\u00f6r bibliotek\\n\"\n \n #: config/tc-frv.c:473\n #, c-format\n@@ -7153,10 +7099,9 @@ msgid \"Invalid argument to --mach option: %s\"\n msgstr \"Ogiltigt argument till --mach-flagga: %s\"\n \n #: config/tc-h8300.c:2199\n-#, fuzzy, c-format\n-#| msgid \" ARM-specific assembler options:\\n\"\n+#, c-format\n msgid \" H8300-specific assembler options:\\n\"\n-msgstr \" ARM-specifika assemblerflaggor:\\n\"\n+msgstr \" H8300-specifika assemblerflaggor:\\n\"\n \n #: config/tc-h8300.c:2200\n #, c-format\n@@ -7168,10 +7113,9 @@ msgstr \"\"\n \"                           h8300h, h8300hn, h8300s, h8300sn, h8300sx, h8300sxn\\n\"\n \n #: config/tc-h8300.c:2203\n-#, fuzzy, c-format\n-#| msgid \"  -mindex-reg             support pseudo index registers\\n\"\n+#, c-format\n msgid \"  -h-tick-hex              Support H'00 style hex constants\\n\"\n-msgstr \"  -mindex-reg             ha st\u00f6d f\u00f6r pseudoindexregister\\n\"\n+msgstr \"  -h-tick-hex              Ha st\u00f6d f\u00f6r hexkonstanter i H'00-stil\\n\"\n \n #: config/tc-h8300.c:2212\n #, c-format\n@@ -7777,10 +7721,9 @@ msgid \"expecting lockable instruction after `lock'\"\n msgstr \"f\u00f6rv\u00e4ntar l\u00e5sbar instruktion efter \u201dlock\u201d\"\n \n #: config/tc-i386.c:4197\n-#, fuzzy, c-format\n-#| msgid \"width suffixes are invalid in ARM mode -- `%s'\"\n+#, c-format\n msgid \"data size prefix invalid with `%s'\"\n-msgstr \"breddsuffix \u00e4r ogiltiga i ARM-l\u00e4ge -- \u201d%s\u201d\"\n+msgstr \"datastorleksprefix ogiltigt med \u201d%s\u201d\"\n \n #: config/tc-i386.c:4207\n msgid \"expecting valid branch instruction after `bnd'\"\n@@ -8433,93 +8376,75 @@ msgid \"  -msse2avx               encode SSE instructions with VEX prefix\\n\"\n msgstr \"  -msse2avx               koda SSE-instruktioner med VEX-prefix\\n\"\n \n #: config/tc-i386.c:11499\n-#, fuzzy, c-format\n-#| msgid \"\"\n-#| \"  -msse-check=[none|error|warning]\\n\"\n-#| \"                          check SSE instructions\\n\"\n+#, c-format\n msgid \"\"\n \"  -msse-check=[none|error|warning] (default: warning)\\n\"\n \"                          check SSE instructions\\n\"\n msgstr \"\"\n-\"  -msse-check=[none|error|warning]\\n\"\n+\"  -msse-check=[none|error|warning] (standard: warning)\\n\"\n \"                          kontrollera SSE-instruktioner\\n\"\n \n #: config/tc-i386.c:11502\n-#, fuzzy, c-format\n-#| msgid \"\"\n-#| \"  -moperand-check=[none|error|warning]\\n\"\n-#| \"                          check operand combinations for validity\\n\"\n+#, c-format\n msgid \"\"\n \"  -moperand-check=[none|error|warning] (default: warning)\\n\"\n \"                          check operand combinations for validity\\n\"\n msgstr \"\"\n-\"  -moperand-check=[none|error|warning]\\n\"\n+\"  -moperand-check=[none|error|warning] (standard: warning)\\n\"\n \"                          kontrollera giltighet av operandkombinationer\\n\"\n \n #: config/tc-i386.c:11505\n-#, fuzzy, c-format\n-#| msgid \"\"\n-#| \"  -mavxscalar=[128|256]   encode scalar AVX instructions with specific vector\\n\"\n-#| \"                           length\\n\"\n+#, c-format\n msgid \"\"\n \"  -mavxscalar=[128|256] (default: 128)\\n\"\n \"                          encode scalar AVX instructions with specific vector\\n\"\n \"                           length\\n\"\n msgstr \"\"\n-\"  -mavxscalar=[128|256]   koda skal\u00e4ra AVX-instruktioner med specifik\\n\"\n+\"  -mavxscalar=[128|256] (standard: 128)\\n\"\n+\"                          koda skal\u00e4ra AVX-instruktioner med specifik\\n\"\n \"                           vektorl\u00e4ngd\\n\"\n \n #: config/tc-i386.c:11509\n-#, fuzzy, c-format\n-#| msgid \"\"\n-#| \"  -mevexwig=[0|1]         encode EVEX instructions with specific EVEX.W value\\n\"\n-#| \"                           for EVEX.W bit ignored instructions\\n\"\n+#, c-format\n msgid \"\"\n \"  -mvexwig=[0|1] (default: 0)\\n\"\n \"                          encode VEX instructions with specific VEX.W value\\n\"\n \"                           for VEX.W bit ignored instructions\\n\"\n msgstr \"\"\n-\"  -mevexwig=[0|1]         koda EVEX-instruktioner med specifikt EVEX.W-v\u00e4rde\\n\"\n-\"                           f\u00f6r EVEX.W-bit\u00f6verhoppade instruktioner\\n\"\n+\"  -mvexwig=[0|1] (standard: 0)\\n\"\n+\"                          koda VEX-instruktioner med specifikt VEX.W-v\u00e4rde\\n\"\n+\"                           f\u00f6r VEX.W-bit\u00f6verhoppade instruktioner\\n\"\n \n #: config/tc-i386.c:11513\n-#, fuzzy, c-format\n-#| msgid \"\"\n-#| \"  -mevexlig=[128|256|512] encode scalar EVEX instructions with specific vector\\n\"\n-#| \"                           length\\n\"\n+#, c-format\n msgid \"\"\n \"  -mevexlig=[128|256|512] (default: 128)\\n\"\n \"                          encode scalar EVEX instructions with specific vector\\n\"\n \"                           length\\n\"\n msgstr \"\"\n-\"  -mevexlig=[128|256|512] koda skal\u00e4ra EVEX-instruktioner med specifik\\n\"\n+\"  -mevexlig=[128|256|512] (standard: 128)\\n\"\n+\"                          koda skal\u00e4ra EVEX-instruktioner med specifik\\n\"\n \"                           vektorl\u00e4ngd\\n\"\n \n #: config/tc-i386.c:11517\n-#, fuzzy, c-format\n-#| msgid \"\"\n-#| \"  -mevexwig=[0|1]         encode EVEX instructions with specific EVEX.W value\\n\"\n-#| \"                           for EVEX.W bit ignored instructions\\n\"\n+#, c-format\n msgid \"\"\n \"  -mevexwig=[0|1] (default: 0)\\n\"\n \"                          encode EVEX instructions with specific EVEX.W value\\n\"\n \"                           for EVEX.W bit ignored instructions\\n\"\n msgstr \"\"\n-\"  -mevexwig=[0|1]         koda EVEX-instruktioner med specifikt EVEX.W-v\u00e4rde\\n\"\n+\"  -mevexwig=[0|1] (standard: 0)\\n\"\n+\"                          koda EVEX-instruktioner med specifikt EVEX.W-v\u00e4rde\\n\"\n \"                           f\u00f6r EVEX.W-bit\u00f6verhoppade instruktioner\\n\"\n \n #: config/tc-i386.c:11521\n-#, fuzzy, c-format\n-#| msgid \"\"\n-#| \"  -mevexrcig=[rne|rd|ru|rz]\\n\"\n-#| \"                          encode EVEX instructions with specific EVEX.RC value\\n\"\n-#| \"                           for SAE-only ignored instructions\\n\"\n+#, c-format\n msgid \"\"\n \"  -mevexrcig=[rne|rd|ru|rz] (default: rne)\\n\"\n \"                          encode EVEX instructions with specific EVEX.RC value\\n\"\n \"                           for SAE-only ignored instructions\\n\"\n msgstr \"\"\n-\"  -mevexrcig=[rne|rd|ru|rz]\\n\"\n+\"  -mevexrcig=[rne|rd|ru|rz] (standard: rne)\\n\"\n \"                          koda EVEX-instruktioner med ett specifikt EVEX.RC-v\u00e4rde\\n\"\n \"                           f\u00f6r endast-SAE \u00f6verhoppade instruktioner\\n\"\n \n@@ -8539,18 +8464,18 @@ msgid \"(default: intel)\\n\"\n msgstr \"(standard: intel)\\n\"\n \n #: config/tc-i386.c:11531\n-#, fuzzy, c-format\n-#| msgid \"  -R                      fold data section into text section\\n\"\n+#, c-format\n msgid \"                          use AT&T/Intel mnemonic\\n\"\n-msgstr \"  -R                      f\u00e4ll in datasektion i textsektion\\n\"\n+msgstr \"                          anv\u00e4nd AT&T/Intel-mnemonic\\n\"\n \n #: config/tc-i386.c:11533\n-#, fuzzy, c-format\n-#| msgid \"  -msyntax=[att|intel]    use AT&T/Intel syntax\\n\"\n+#, c-format\n msgid \"\"\n \"  -msyntax=[att|intel] (default: att)\\n\"\n \"                          use AT&T/Intel syntax\\n\"\n-msgstr \"  -msyntax=[att|intel]    anv\u00e4nd AT&T/Intel-syntax\\n\"\n+msgstr \"\"\n+\"  -msyntax=[att|intel] (standard: att)\\n\"\n+\"                          anv\u00e4nd AT&T/Intel-syntax\\n\"\n \n #: config/tc-i386.c:11536\n #, c-format\n@@ -8568,74 +8493,59 @@ msgid \"  -madd-bnd-prefix        add BND prefix for all valid branches\\n\"\n msgstr \"  -madd-bnd-prefix        l\u00e4gg till BND-prefix f\u00f6r alla giltiga grenar\\n\"\n \n #: config/tc-i386.c:11543\n-#, fuzzy, c-format\n-#| msgid \"  -nosched                  disable scheduling restrictions\\n\"\n+#, c-format\n msgid \"  -mshared                disable branch optimization for shared code\\n\"\n-msgstr \"  -nosched                  inaktivera schemal\u00e4ggningsrestriktioner\\n\"\n+msgstr \"  -mshared                inaktivera grenoptimering f\u00f6r delad kod\\n\"\n \n #: config/tc-i386.c:11545\n #, c-format\n msgid \"  -mx86-used-note=[no|yes] \"\n msgstr \"  -mx86-used-note=[no|yes] \"\n \n #: config/tc-i386.c:11551\n-#, fuzzy, c-format\n-#| msgid \"  -Z                      generate object file even after errors\\n\"\n+#, c-format\n msgid \"                          generate x86 used ISA and feature properties\\n\"\n-msgstr \"  -Z                      generera objektfil \u00e4ven efter fel\\n\"\n+msgstr \"                          generera anv\u00e4nda x86-ISA- och funktionsegenskaper\\n\"\n \n #: config/tc-i386.c:11555\n #, c-format\n msgid \"  -mbig-obj               generate big object files\\n\"\n msgstr \"  -mbig-obj               generera stora objektfiler\\n\"\n \n #: config/tc-i386.c:11558\n-#, fuzzy, c-format\n-#| msgid \"\"\n-#| \"  -momit-lock-prefix=[no|yes]\\n\"\n-#| \"                          strip all lock prefixes\\n\"\n+#, c-format\n msgid \"\"\n \"  -momit-lock-prefix=[no|yes] (default: no)\\n\"\n \"                          strip all lock prefixes\\n\"\n msgstr \"\"\n-\"  -momit-lock-prefix=[no|yes]\\n\"\n+\"  -momit-lock-prefix=[no|yes] (standard: no)\\n\"\n \"                          rensa bort alla l\u00e5sprefix\\n\"\n \n #: config/tc-i386.c:11561\n-#, fuzzy, c-format\n-#| msgid \"\"\n-#| \"  --reduce-memory-overheads \\n\"\n-#| \"                          prefer smaller memory use at the cost of longer\\n\"\n-#| \"                          assembly times\\n\"\n+#, c-format\n msgid \"\"\n \"  -mfence-as-lock-add=[no|yes] (default: no)\\n\"\n \"                          encode lfence, mfence and sfence as\\n\"\n \"                           lock addl $0x0, (%%{re}sp)\\n\"\n msgstr \"\"\n-\"  --reduce-memory-overheads \\n\"\n-\"                          f\u00f6redra mindre minnesanv\u00e4ndning till priset av\\n\"\n-\"                          l\u00e4ngre assembleringstider\\n\"\n+\"  -mfence-as-lock-add=[no|yes] (standard: no)\\n\"\n+\"                          koda lfence, mfence och sfence som\\n\"\n+\"                           lock addl $0x0, (%%{re}sp)\\n\"\n \n #: config/tc-i386.c:11565\n #, c-format\n msgid \"  -mrelax-relocations=[no|yes] \"\n msgstr \"  -mrelax-relocations=[no|yes] \"\n \n #: config/tc-i386.c:11571\n-#, fuzzy, c-format\n-#| msgid \"\"\n-#| \"  -momit-lock-prefix=[no|yes]\\n\"\n-#| \"                          strip all lock prefixes\\n\"\n+#, c-format\n msgid \"                          generate relax relocations\\n\"\n-msgstr \"\"\n-\"  -momit-lock-prefix=[no|yes]\\n\"\n-\"                          rensa bort alla l\u00e5sprefix\\n\"\n+msgstr \"                          generera l\u00e4ttnadsomlokaliseringar\\n\"\n \n #: config/tc-i386.c:11573\n-#, fuzzy, c-format\n-#| msgid \"  -mfdpic                  assemble for the FDPIC ABI\\n\"\n+#, c-format\n msgid \"  -mamd64                 accept only AMD64 ISA [default]\\n\"\n-msgstr \"  -mfdpic                  assemblera f\u00f6r FDPIC ABI:t\\n\"\n+msgstr \"  -mamd64                 acceptera endast AMD64 ISA [standard]\\n\"\n \n #: config/tc-i386.c:11575\n #, c-format\n@@ -9743,12 +9653,9 @@ msgid \"  -no-warn-explicit-parallel-conflicts  do not warn when parallel\\n\"\n msgstr \"  -no-warn-explicit-parallel-conflicts  varna inte n\u00e4r parallella\\n\"\n \n #: config/tc-m32r.c:399\n-#, fuzzy, c-format\n-#| msgid \"                                         instructions might violate contraints\\n\"\n+#, c-format\n msgid \"                                         instructions might violate constraints\\n\"\n-msgstr \"\"\n-\"                                         instruktioner kan kr\u00e4nka begr\u00e4nsningar\\n\"\n-\"\\n\"\n+msgstr \"                                         instruktioner kan kr\u00e4nka begr\u00e4nsningar\\n\"\n \n #: config/tc-m32r.c:401\n #, c-format\n@@ -10703,8 +10610,7 @@ msgstr \"\"\n \"-mcpu=<cpu>\\t\\tstll in cpu [standard %s]\\n\"\n \n #: config/tc-m68k.c:7602\n-#, fuzzy, c-format\n-#| msgid \"-m[no-]%-16s enable/disable%s architecture extension\\n\"\n+#, c-format\n msgid \"-m[no-]%-16s enable/disable %s architecture extension\\n\"\n msgstr \"-m[no-]%-16s aktivera/inaktivera %s-arkitektur ut\u00f6kning\\n\"\n \n@@ -12179,10 +12085,9 @@ msgid \".option pic%d not supported\"\n msgstr \".option pic%d st\u00f6ds inte\"\n \n #: config/tc-mips.c:16292\n-#, fuzzy, c-format\n-#| msgid \".option pic%d not supported\"\n+#, c-format\n msgid \".option pic%d not supported in VxWorks PIC mode\"\n-msgstr \".option pic%d st\u00f6ds inte\"\n+msgstr \".option pic%d st\u00f6ds inte i VxWorks PIC-l\u00e4ge\"\n \n #: config/tc-mips.c:16304 config/tc-mips.c:16641\n msgid \"-G may not be used with SVR4 PIC code\"\n@@ -12398,16 +12303,13 @@ msgstr \"\"\n \"-no-mips16\\t\\tgenerera inte mips16-instruktioner\\n\"\n \n #: config/tc-mips.c:20089\n-#, fuzzy, c-format\n-#| msgid \"\"\n-#| \"-mips16\\t\\t\\tgenerate mips16 instructions\\n\"\n-#| \"-no-mips16\\t\\tdo not generate mips16 instructions\\n\"\n+#, c-format\n msgid \"\"\n \"-mmips16e2\\t\\tgenerate MIPS16e2 instructions\\n\"\n \"-mno-mips16e2\\t\\tdo not generate MIPS16e2 instructions\\n\"\n msgstr \"\"\n-\"-mips16\\t\\t\\tgenerera mips16-instruktioner\\n\"\n-\"-no-mips16\\t\\tgenerera inte mips16-instruktioner\\n\"\n+\"-mmips16e2\\t\\t\\tgenerera MIPS16e2-instruktioner\\n\"\n+\"-mno-mips16e2\\t\\tgenerera inte MIPS16e2-instruktioner\\n\"\n \n #: config/tc-mips.c:20092\n #, c-format\n@@ -12446,16 +12348,13 @@ msgstr \"\"\n \"-mno-dspr2\\t\\\\generera inte DSP R2-instruktioner\\n\"\n \n #: config/tc-mips.c:20104\n-#, fuzzy, c-format\n-#| msgid \"\"\n-#| \"-mdspr2\\t\\t\\tgenerate DSP R2 instructions\\n\"\n-#| \"-mno-dspr2\\t\\tdo not generate DSP R2 instructions\\n\"\n+#, c-format\n msgid \"\"\n \"-mdspr3\\t\\t\\tgenerate DSP R3 instructions\\n\"\n \"-mno-dspr3\\t\\tdo not generate DSP R3 instructions\\n\"\n msgstr \"\"\n-\"-mdspr2\\t\\t\\tgenerera DSP R2-instruktioner\\n\"\n-\"-mno-dspr2\\t\\\\generera inte DSP R2-instruktioner\\n\"\n+\"-mdspr3\\t\\t\\tgenerera DSP R3-instruktioner\\n\"\n+\"-mno-dspr3\\t\\\\generera inte DSP R3-instruktioner\\n\"\n \n #: config/tc-mips.c:20107\n #, c-format\n@@ -12503,76 +12402,58 @@ msgstr \"\"\n \"-mno-virt\\t\\tgenerera inte Virtualization-instruktioner\\n\"\n \n #: config/tc-mips.c:20122\n-#, fuzzy, c-format\n-#| msgid \"\"\n-#| \"-mmcu\\t\\t\\tgenerate MCU instructions\\n\"\n-#| \"-mno-mcu\\t\\tdo not generate MCU instructions\\n\"\n+#, c-format\n msgid \"\"\n \"-mcrc\\t\\t\\tgenerate CRC instructions\\n\"\n \"-mno-crc\\t\\tdo not generate CRC instructions\\n\"\n msgstr \"\"\n-\"-mmcu\\t\\t\\tgenerera MCU-instruktioner\\n\"\n-\"-mno-mcu\\t\\tgenerera inte MCU-instruktioner\\n\"\n+\"-mcrc\\t\\t\\tgenerera CRC-instruktioner\\n\"\n+\"-mno-crc\\t\\tgenerera inte CRC-instruktioner\\n\"\n \n #: config/tc-mips.c:20125\n-#, fuzzy, c-format\n-#| msgid \"\"\n-#| \"-mvirt\\t\\t\\tgenerate Virtualization instructions\\n\"\n-#| \"-mno-virt\\t\\tdo not generate Virtualization instructions\\n\"\n+#, c-format\n msgid \"\"\n \"-mginv\\t\\t\\tgenerate Global INValidate (GINV) instructions\\n\"\n \"-mno-ginv\\t\\tdo not generate Global INValidate instructions\\n\"\n msgstr \"\"\n-\"-mvirt\\t\\t\\tgenerera Virtualization-instruktioner\\n\"\n-\"-mno-virt\\t\\tgenerera inte Virtualization-instruktioner\\n\"\n+\"-mginv\\t\\t\\tgenerera GINV-instruktioner (Global INValidate)\\n\"\n+\"-mno-ginv\\t\\tgenerara inte GINV-instruktioner\\n\"\n \n #: config/tc-mips.c:20128\n-#, fuzzy, c-format\n-#| msgid \"\"\n-#| \"-msmartmips\\t\\tgenerate smartmips instructions\\n\"\n-#| \"-mno-smartmips\\t\\tdo not generate smartmips instructions\\n\"\n+#, c-format\n msgid \"\"\n \"-mloongson-mmi\\t\\tgenerate Loongson MultiMedia extensions Instructions (MMI) instructions\\n\"\n \"-mno-loongson-mmi\\tdo not generate Loongson MultiMedia extensions Instructions\\n\"\n msgstr \"\"\n-\"-msmartmips\\t\\tgenerera smartmips-instruktioner\\n\"\n-\"-mno-smartmips\\t\\tgenerera inte smartmips-instruktioner\\n\"\n+\"-mloongson-mmi\\t\\tgenerera Loongson MMI-instruktioner (MultiMedia extensions Instructions)\\n\"\n+\"-mno-loongson-mmi\\tgenerera inte Loongson MMI-instruktioner\\n\"\n \n #: config/tc-mips.c:20131\n-#, fuzzy, c-format\n-#| msgid \"\"\n-#| \"-mxpa\\t\\t\\tgenerate eXtended Physical Address (XPA) instructions\\n\"\n-#| \"-mno-xpa\\t\\tdo not generate eXtended Physical Address (XPA) instructions\\n\"\n+#, c-format\n msgid \"\"\n \"-mloongson-cam\\t\\tgenerate Loongson Content Address Memory (CAM) instructions\\n\"\n \"-mno-loongson-cam\\tdo not generate Loongson Content Address Memory Instructions\\n\"\n msgstr \"\"\n-\"-mxpa\\t\\t\\tgenerera eXtended Physical Address (XPA)-instruktioner\\n\"\n-\"-mno-xpa\\t\\tgenerera inte eXtended Physical Address (XPA)-instruktioner\\n\"\n+\"-mloongson-cam\\t\\tgenerera Loongson CAM-instruktioner (Content Address Memory)\\n\"\n+\"-mno-loongson-cam\\tgenerera inte Loongson CAM-instruktioner\\n\"\n \n #: config/tc-mips.c:20134\n-#, fuzzy, c-format\n-#| msgid \"\"\n-#| \"-mmt\\t\\t\\tgenerate MT instructions\\n\"\n-#| \"-mno-mt\\t\\t\\tdo not generate MT instructions\\n\"\n+#, c-format\n msgid \"\"\n \"-mloongson-ext\\t\\tgenerate Loongson EXTensions (EXT) instructions\\n\"\n \"-mno-loongson-ext\\tdo not generate Loongson EXTensions Instructions\\n\"\n msgstr \"\"\n-\"-mmt\\t\\t\\tgenerera MT-instruktioner\\n\"\n-\"-mno-mt\\t\\t\\tgenerera inte MT-instruktioner\\n\"\n+\"-mloongson-ext\\t\\tgenerera Loongson EXT-instruktioner (EXTensions)\\n\"\n+\"-mno-loongson-ext\\tgenerera inte Loongson EXT-instruktioner\\n\"\n \n #: config/tc-mips.c:20137\n-#, fuzzy, c-format\n-#| msgid \"\"\n-#| \"-mdspr2\\t\\t\\tgenerate DSP R2 instructions\\n\"\n-#| \"-mno-dspr2\\t\\tdo not generate DSP R2 instructions\\n\"\n+#, c-format\n msgid \"\"\n \"-mloongson-ext2\\t\\tgenerate Loongson EXTensions R2 (EXT2) instructions\\n\"\n \"-mno-loongson-ext2\\tdo not generate Loongson EXTensions R2 Instructions\\n\"\n msgstr \"\"\n-\"-mdspr2\\t\\t\\tgenerera DSP R2-instruktioner\\n\"\n-\"-mno-dspr2\\t\\\\generera inte DSP R2-instruktioner\\n\"\n+\"-mloongson-ext2\\t\\tgenerera Loongson EXT2-instruktioner (EXTensions R2)\\n\"\n+\"-mno-loongson-ext2\\tgenerera inte Loongson EXT2-instruktioner\\n\"\n \n #: config/tc-mips.c:20140\n #, c-format\n@@ -12584,21 +12465,7 @@ msgstr \"\"\n \"-mno-insn32\\t\\tgenerera alla microMIPS-instruktioner\\n\"\n \n #: config/tc-mips.c:20143\n-#, fuzzy, c-format\n-#| msgid \"\"\n-#| \"-mfix-loongson2f-jump\\twork around Loongson2F JUMP instructions\\n\"\n-#| \"-mfix-loongson2f-nop\\twork around Loongson2F NOP errata\\n\"\n-#| \"-mfix-vr4120\\t\\twork around certain VR4120 errata\\n\"\n-#| \"-mfix-vr4130\\t\\twork around VR4130 mflo/mfhi errata\\n\"\n-#| \"-mfix-24k\\t\\tinsert a nop after ERET and DERET instructions\\n\"\n-#| \"-mfix-cn63xxp1\\t\\twork around CN63XXP1 PREF errata\\n\"\n-#| \"-mgp32\\t\\t\\tuse 32-bit GPRs, regardless of the chosen ISA\\n\"\n-#| \"-mfp32\\t\\t\\tuse 32-bit FPRs, regardless of the chosen ISA\\n\"\n-#| \"-msym32\\t\\t\\tassume all symbols have 32-bit values\\n\"\n-#| \"-O0\\t\\t\\tremove unneeded NOPs, do not swap branches\\n\"\n-#| \"-O\\t\\t\\tremove unneeded NOPs and swap branches\\n\"\n-#| \"--trap, --no-break\\ttrap exception on div by 0 and mult overflow\\n\"\n-#| \"--break, --no-trap\\tbreak exception on div by 0 and mult overflow\\n\"\n+#, c-format\n msgid \"\"\n \"-mfix-loongson2f-jump\\twork around Loongson2F JUMP instructions\\n\"\n \"-mfix-loongson2f-nop\\twork around Loongson2F NOP errata\\n\"\n@@ -12622,24 +12489,18 @@ msgstr \"\"\n \"-mfix-vr4130\\t\\tl\u00f6sning f\u00f6r VR4130 mflo/mfhi-errata\\n\"\n \"-mfix-24k\\t\\tinfoga en nop efter ERET- och DERET-instruktioner\\n\"\n \"-mfix-cn63xxp1\\t\\tl\u00f6sning f\u00f6r CN63XXP1 PREF-errata\\n\"\n+\"-mfix-r5900\\t\\tarbeta runt errata f\u00f6r kort loop p\u00e5 R5900\\n\"\n \"-mgp32\\t\\t\\tanv\u00e4nd 32-bitars GPRs, oberoende av vald ISA\\n\"\n \"-mfp32\\t\\t\\tanv\u00e4nd 32-bitars FPRs, oberoende av vald ISA\\n\"\n \"-msym32\\t\\t\\tantag att alla symbole har 32-bitars v\u00e4rden\\n\"\n-\"-O0\\t\\t\\tta bort on\u00f6diga NOP:ar, v\u00e4xla inte grenar\\n\"\n-\"-O\\t\\t\\tta bort on\u00f6diga NOP:ar och v\u00e4xla grenar\\n\"\n+\"-O0\\t\\t\\tta inte bort on\u00f6diga NOP:ar, v\u00e4xla inte grenar\\n\"\n+\"-O, -O1\\t\\t\\tta bort on\u00f6diga NOP:ar, v\u00e4xla inte grenar\\n\"\n+\"-O2\\t\\t\\tta bort on\u00f6diga NOP:ar och v\u00e4xla grenar\\n\"\n \"--trap, --no-break\\tf\u00e5nga undantag vid division med 0 och mult. \u00f6verspill\\n\"\n \"--break, --no-trap\\tavbryt exekvering vid division med 0 och mult. \u00f6verspill\\n\"\n \n #: config/tc-mips.c:20159\n-#, fuzzy, c-format\n-#| msgid \"\"\n-#| \"-mhard-float\\t\\tallow floating-point instructions\\n\"\n-#| \"-msoft-float\\t\\tdo not allow floating-point instructions\\n\"\n-#| \"-msingle-float\\t\\tonly allow 32-bit floating-point operations\\n\"\n-#| \"-mdouble-float\\t\\tallow 32-bit and 64-bit floating-point operations\\n\"\n-#| \"--[no-]construct-floats\\t[dis]allow floating point values to be constructed\\n\"\n-#| \"--[no-]relax-branch\\t[dis]allow out-of-range branches to be relaxed\\n\"\n-#| \"-mnan=ENCODING\\t\\tselect an IEEE 754 NaN encoding convention, either of:\\n\"\n+#, c-format\n msgid \"\"\n \"-mhard-float\\t\\tallow floating-point instructions\\n\"\n \"-msoft-float\\t\\tdo not allow floating-point instructions\\n\"\n@@ -12657,6 +12518,8 @@ msgstr \"\"\n \"-mdouble-float\\t\\ttill\u00e5t 32- och 64-bitars flyttalsinstruktioner\\n\"\n \"--[no-]construct-floats\\ttill\u00e5t (inte) konstruktion av flyttal\\n\"\n \"--[no-]relax-branch\\ttill\u00e5t (inte) grenar utanf\u00f6r intervall att l\u00e4ttas\\n\"\n+\"-mignore-branch-isa\\tacceptera ogiltiga grenar som kr\u00e4ver skiftning av ISA-l\u00e4ge\\n\"\n+\"-mno-ignore-branch-isa\\tavvisa ogiltiga grenar som kr\u00e4ver skiftning av ISa-l\u00e4ge\\n\"\n \"-mnan=KODNING\\t\\tv\u00e4lj en IEEE 754 NaN-kodningskonvention, endera av:\\n\"\n \n #: config/tc-mips.c:20177\n@@ -12683,26 +12546,23 @@ msgstr \"\"\n \"-mabi=ABI\\t\\tskapa objektfil som st\u00e4mmer med ABI f\u00f6r:\\n\"\n \n #: config/tc-mips.c:20198\n-#, fuzzy, c-format\n-#| msgid \"--fdpic\\t\\t\\tgenerate an FDPIC object file\\n\"\n+#, c-format\n msgid \"-32\\t\\t\\tcreate o32 ABI object file%s\\n\"\n-msgstr \"--fdpic\\t\\t\\tgenerera en FDPIC-objektfil\\n\"\n+msgstr \"-32\\t\\t\\tskapa o32 ABI-objektfil%s\\n\"\n \n #: config/tc-mips.c:20200 config/tc-mips.c:20203 config/tc-mips.c:20206\n msgid \" (default)\"\n msgstr \" (standard)\"\n \n #: config/tc-mips.c:20201\n-#, fuzzy, c-format\n-#| msgid \"--fdpic\\t\\t\\tgenerate an FDPIC object file\\n\"\n+#, c-format\n msgid \"-n32\\t\\t\\tcreate n32 ABI object file%s\\n\"\n-msgstr \"--fdpic\\t\\t\\tgenerera en FDPIC-objektfil\\n\"\n+msgstr \"-n32\\t\\t\\tskapa n32 ABI-objektfil%s\\n\"\n \n #: config/tc-mips.c:20204\n-#, fuzzy, c-format\n-#| msgid \"--fdpic\\t\\t\\tgenerate an FDPIC object file\\n\"\n+#, c-format\n msgid \"-64\\t\\t\\tcreate 64 ABI object file%s\\n\"\n-msgstr \"--fdpic\\t\\t\\tgenerera en FDPIC-objektfil\\n\"\n+msgstr \"-64\\t\\t\\tskapa 64 ABI-objektfil%s\\n\"\n \n #: config/tc-mips.c:20286\n msgid \"missing .end at end of assembly\"\n@@ -13207,7 +13067,7 @@ msgstr \"ok\u00e4nd operand %s\"\n #: config/tc-msp430.c:1991\n #, c-format\n msgid \"extra characters '%s' at the end of absolute operand '%s'\"\n-msgstr \"Extra tecken \u201d%s\u201d vid slutet av absolut operand \u201d%s\u201d\"\n+msgstr \"extra tecken \u201d%s\u201d vid slutet av absolut operand \u201d%s\u201d\"\n \n #: config/tc-msp430.c:2010 config/tc-msp430.c:2124\n #, c-format\n@@ -13702,10 +13562,9 @@ msgid \"  -mall-ext\\t\\t  Turn on all extensions and instructions support\\n\"\n msgstr \"  -mall-ext\\t\\t  Sl\u00e5 p\u00e5 st\u00f6d f\u00f6r alla ut\u00f6kningar och instruktioner\\n\"\n \n #: config/tc-nds32.c:2770\n-#, fuzzy, c-format\n-#| msgid \"need PIC qualifier with symbol. '%s'\"\n+#, c-format\n msgid \"la must use with symbol. '%s'\"\n-msgstr \"beh\u00f6ver PIC-kvalificerare med symbol. \u201d%s\u201d\"\n+msgstr \"la m\u00e5ste anv\u00e4ndas med symbol. \u201d%s\u201d\"\n \n #: config/tc-nds32.c:2823\n #, c-format\n@@ -14061,10 +13920,8 @@ msgstr \"\"\n \"Om du inte beh\u00f6ver fels\u00f6ka denna kod anv\u00e4nd .set nobreak f\u00f6r att sl\u00e5 av denna varning.\"\n \n #: config/tc-nios2.c:1939 config/tc-nios2.c:1967\n-#, fuzzy\n-#| msgid \"-mips16 cannot be used with -micromips\"\n msgid \"r31 cannot be used with jmp; use ret instead\"\n-msgstr \"-mips16 kan inte anv\u00e4ndas med -micromips\"\n+msgstr \"-mips16 kan inte anv\u00e4ndas med jmp; anv\u00e4nd ret ist\u00e4llet\"\n \n #: config/tc-nios2.c:1982\n msgid \"r31 cannot be used with jmpr.n; use ret.n instead\"\n@@ -14453,25 +14310,7 @@ msgid \"--nops needs a numeric argument\"\n msgstr \"--nops beh\u00f6ver ett numeriskt argument\"\n \n #: config/tc-ppc.c:1326\n-#, fuzzy, c-format\n-#| msgid \"\"\n-#| \"PowerPC options:\\n\"\n-#| \"-a32                    generate ELF32/XCOFF32\\n\"\n-#| \"-a64                    generate ELF64/XCOFF64\\n\"\n-#| \"-u                      ignored\\n\"\n-#| \"-mpwrx, -mpwr2          generate code for POWER/2 (RIOS2)\\n\"\n-#| \"-mpwr                   generate code for POWER (RIOS1)\\n\"\n-#| \"-m601                   generate code for PowerPC 601\\n\"\n-#| \"-mppc, -mppc32, -m603, -m604\\n\"\n-#| \"                        generate code for PowerPC 603/604\\n\"\n-#| \"-m403                   generate code for PowerPC 403\\n\"\n-#| \"-m405                   generate code for PowerPC 405\\n\"\n-#| \"-m440                   generate code for PowerPC 440\\n\"\n-#| \"-m464                   generate code for PowerPC 464\\n\"\n-#| \"-m476                   generate code for PowerPC 476\\n\"\n-#| \"-m7400, -m7410, -m7450, -m7455\\n\"\n-#| \"                        generate code for PowerPC 7400/7410/7450/7455\\n\"\n-#| \"-m750cl                 generate code for PowerPC 750cl\\n\"\n+#, c-format\n msgid \"\"\n \"PowerPC options:\\n\"\n \"-a32                    generate ELF32/XCOFF32\\n\"\n@@ -14509,24 +14348,12 @@ msgstr \"\"\n \"-m476                   generera kod f\u00f6r PowerPC 476\\n\"\n \"-m7400, -m7410, -m7450, -m7455\\n\"\n \"                        generera kod f\u00f6r PowerPC 7400/7410/7450/7455\\n\"\n-\"-m750cl                 generera kod f\u00f6r PowerPC 750cl\\n\"\n+\"-m750cl, -mgekko, -mbroadway\\n\"\n+\"                        generera kod f\u00f6r PowerPC 750cl/Gekko/Broadway\\n\"\n+\"-m821, -m850, -m860     generea kod f\u00f6r PowerPC 821/850/860\\n\"\n \n #: config/tc-ppc.c:1346\n-#, fuzzy, c-format\n-#| msgid \"\"\n-#| \"-mppc64, -m620          generate code for PowerPC 620/625/630\\n\"\n-#| \"-mppc64bridge           generate code for PowerPC 64, including bridge insns\\n\"\n-#| \"-mbooke                 generate code for 32-bit PowerPC BookE\\n\"\n-#| \"-ma2                    generate code for A2 architecture\\n\"\n-#| \"-mpower4, -mpwr4        generate code for Power4 architecture\\n\"\n-#| \"-mpower5, -mpwr5, -mpwr5x\\n\"\n-#| \"                        generate code for Power5 architecture\\n\"\n-#| \"-mpower6, -mpwr6        generate code for Power6 architecture\\n\"\n-#| \"-mpower7, -mpwr7        generate code for Power7 architecture\\n\"\n-#| \"-mpower8, -mpwr8        generate code for Power8 architecture\\n\"\n-#| \"-mcell                  generate code for Cell Broadband Engine architecture\\n\"\n-#| \"-mcom                   generate code Power/PowerPC common instructions\\n\"\n-#| \"-many                   generate code for any architecture (PWR/PWRX/PPC)\\n\"\n+#, c-format\n msgid \"\"\n \"-mppc64, -m620          generate code for PowerPC 620/625/630\\n\"\n \"-mppc64bridge           generate code for PowerPC 64, including bridge insns\\n\"\n@@ -14553,27 +14380,13 @@ msgstr \"\"\n \"-mpower6, -mpwr6        generera kod f\u00f6r Power6-arkitektur\\n\"\n \"-mpower7, -mpwr7        generera kod f\u00f6r Power7-arkitektur\\n\"\n \"-mpower8, -mpwr8        generera kod f\u00f6r Power8-arkitektur\\n\"\n+\"-mpower9, -mpwr9        generera kod f\u00f6r Power9-arkitektur\\n\"\n \"-mcell                  generera kod f\u00f6r Cell Broadband Engine-arkitektur\\n\"\n-\"-mcom                   generera kod f\u00f6r Power/PowerPC common instructions\\n\"\n+\"-mcom                   generera kod f\u00f6r allm\u00e4nna Power/PowerPC-instruktioner\\n\"\n \"-many                   generera kod f\u00f6r vilken arkitektur som helst (PWR/PWRX/PPC)\\n\"\n \n #: config/tc-ppc.c:1361\n-#, fuzzy, c-format\n-#| msgid \"\"\n-#| \"-maltivec               generate code for AltiVec\\n\"\n-#| \"-mvsx                   generate code for Vector-Scalar (VSX) instructions\\n\"\n-#| \"-mhtm                   generate code for Hardware Transactional Memory\\n\"\n-#| \"-me300                  generate code for PowerPC e300 family\\n\"\n-#| \"-me500, -me500x2        generate code for Motorola e500 core complex\\n\"\n-#| \"-me500mc,               generate code for Freescale e500mc core complex\\n\"\n-#| \"-me500mc64,             generate code for Freescale e500mc64 core complex\\n\"\n-#| \"-me5500,                generate code for Freescale e5500 core complex\\n\"\n-#| \"-me6500,                generate code for Freescale e6500 core complex\\n\"\n-#| \"-mspe                   generate code for Motorola SPE instructions\\n\"\n-#| \"-mvle                   generate code for Freescale VLE instructions\\n\"\n-#| \"-mtitan                 generate code for AppliedMicro Titan core complex\\n\"\n-#| \"-mregnames              Allow symbolic names for registers\\n\"\n-#| \"-mno-regnames           Do not allow symbolic names for registers\\n\"\n+#, c-format\n msgid \"\"\n \"-maltivec               generate code for AltiVec\\n\"\n \"-mvsx                   generate code for Vector-Scalar (VSX) instructions\\n\"\n@@ -14592,14 +14405,14 @@ msgid \"\"\n msgstr \"\"\n \"-maltivec               generera kod f\u00f6r AltiVec\\n\"\n \"-mvsx                   generera kod f\u00f6r Vector-Scalar (VSX)-instruktioner\\n\"\n-\"-mhtm                   generera kod f\u00f6r Hardware Transactional Memory\\n\"\n \"-me300                  generera kod f\u00f6r PowerPC e300-familjen\\n\"\n \"-me500, -me500x2        generera kod f\u00f6r Motorola e500-k\u00e4rnkomplex\\n\"\n \"-me500mc,               generera kod f\u00f6r Freescale e500mc-k\u00e4rnkomplex\\n\"\n \"-me500mc64,             generera kod f\u00f6r Freescale e500mc64-k\u00e4rnkomplex\\n\"\n \"-me5500,                generera kod f\u00f6r Freescale e5500-k\u00e4rnkomplex\\n\"\n \"-me6500,                generera kod f\u00f6r Freescale e6500-k\u00e4rnkomplex\\n\"\n \"-mspe                   generera kod f\u00f6r Motorola SPE-instruktioner\\n\"\n+\"-mspe2                  generera kod f\u00f6r Motorola SPE2-instruktioner\\n\"\n \"-mvle                   generera kod f\u00f6r Freescale VLE-instruktioner\\n\"\n \"-mtitan                 generera kod f\u00f6r AppliedMicro Titan-k\u00e4rnkomplex\\n\"\n \"-mregnames              Till\u00e5t symboliska namn f\u00f6r register\\n\"\n@@ -15315,10 +15128,8 @@ msgid \"non-constant .%cleb128 is not supported\"\n msgstr \"icke-konstant .%cleb128 st\u00f6ds inte\"\n \n #: config/tc-riscv.c:3146\n-#, fuzzy\n-#| msgid \"\\\".option\\\" directive must appear before any instructions\"\n msgid \".attribute arch must set before any instructions\"\n-msgstr \"\u201d.option\u201d-direktiv m\u00e5ste finnas f\u00f6re instruktioner\"\n+msgstr \".attribute arch m\u00e5ste s\u00e4ttas f\u00f6re alla instruktioner\"\n \n #: config/tc-rl78.c:213\n msgid \"16-bit relocation used in 8-bit operand\"\n@@ -15344,33 +15155,29 @@ msgid \" RL78 specific command line options:\\n\"\n msgstr \" RL78-specifika kommandoradsflaggor:\\n\"\n \n #: config/tc-rl78.c:368\n-#, fuzzy, c-format\n-#| msgid \"  -mrelax                   Enable relaxation\\n\"\n+#, c-format\n msgid \"  --mrelax          Enable link time relaxation\\n\"\n-msgstr \"  -mrelax                   Aktivera l\u00e4ttnad\\n\"\n+msgstr \"  --mrelax          Aktivera l\u00e4nktidsl\u00e4ttnad\\n\"\n \n #: config/tc-rl78.c:369\n #, c-format\n msgid \"  --mg10            Enable support for G10 variant\\n\"\n msgstr \"  --mg10            Aktivera st\u00f6d f\u00f6r G10-variant\\n\"\n \n #: config/tc-rl78.c:370\n-#, fuzzy, c-format\n-#| msgid \"  --mg10            Enable support for G10 variant\\n\"\n+#, c-format\n msgid \"  --mg13            Selects the G13 core.\\n\"\n-msgstr \"  --mg10            Aktivera st\u00f6d f\u00f6r G10-variant\\n\"\n+msgstr \"  --mg13            V\u00e4ljer G13-k\u00e4rnan.\\n\"\n \n #: config/tc-rl78.c:371\n-#, fuzzy, c-format\n-#| msgid \"  --mg10            Enable support for G10 variant\\n\"\n+#, c-format\n msgid \"  --mg14            Selects the G14 core [default]\\n\"\n-msgstr \"  --mg10            Aktivera st\u00f6d f\u00f6r G10-variant\\n\"\n+msgstr \"  --mg14            V\u013ajer G14-k\u00e4rnan [standard]\\n\"\n \n #: config/tc-rl78.c:372\n-#, fuzzy, c-format\n-#| msgid \"  -mv850e2v4                Alias for -mv850e3v5\\n\"\n+#, c-format\n msgid \"  --mrl78           Alias for --mg14\\n\"\n-msgstr \"  -mv850e2v4                Alias f\u00f6r -mv850e3v5\\n\"\n+msgstr \"  --mrl78           Alias f\u00f6r --mg14\\n\"\n \n #: config/tc-rl78.c:373\n #, c-format\n@@ -15487,10 +15294,9 @@ msgid \"  --mint-register=<value>\\n\"\n msgstr \"  --mint-register=<value>\\n\"\n \n #: config/tc-rx.c:221\n-#, fuzzy, c-format\n-#| msgid \"  --mcpu=<rx100|rx200|rx600|rx610>\\n\"\n+#, c-format\n msgid \"  --mcpu=<rx100|rx200|rx600|rx610|rxv2|rxv3|rxv3-dfpu>\\n\"\n-msgstr \"  --mcpu=<rx100|rx200|rx600|rx610>\\n\"\n+msgstr \"  --mcpu=<rx100|rx200|rx600|rx610|rxv2|rxv3|rxv3-dfpu>\\n\"\n \n #: config/tc-rx.c:222\n #, c-format\n@@ -16126,81 +15932,69 @@ msgid \"        -EL\\t\\tassemble code for a little-endian cpu\\n\"\n msgstr \"        -EL\\t\\tassemblera koda f\u00f6r cpu med omv\u00e4nd byteordning\\n\"\n \n #: config/tc-score.c:7798\n-#, fuzzy, c-format\n-#| msgid \"        -FIXDD\\t\\tassemble code for fix data dependency\\n\"\n+#, c-format\n msgid \"        -FIXDD\\t\\tfix data dependencies\\n\"\n-msgstr \"        -FIXDD\\t\\tassemblera kod f\u00f6r fixa databeroenden\\n\"\n+msgstr \"        -FIXDD\\t\\tfixa databeroenden\\n\"\n \n #: config/tc-score.c:7800\n-#, fuzzy, c-format\n-#| msgid \"        -NWARN\\t\\tassemble code for no warning message for fix data dependency\\n\"\n+#, c-format\n msgid \"        -NWARN\\t\\tdo not print warning message when fixing data dependencies\\n\"\n-msgstr \"        -NWARN\\t\\tassemblera kod utan att ge varningsmeddelanden f\u00f6r fixa databeroenden\\n\"\n+msgstr \"        -NWARN\\t\\tskriv inte ut varningsmeddelanden n\u00e4r databeroenden fixas\\n\"\n \n #: config/tc-score.c:7802\n-#, fuzzy, c-format\n-#| msgid \"        -SCORE5\\t\\tassemble code for target is SCORE5\\n\"\n+#, c-format\n msgid \"        -SCORE5\\t\\tassemble code for target SCORE5\\n\"\n msgstr \"        -SCORE5\\t\\tassemblera kod f\u00f6r m\u00e5let SCORE5\\n\"\n \n #: config/tc-score.c:7804\n-#, fuzzy, c-format\n-#| msgid \"        -SCORE5U\\tassemble code for target is SCORE5U\\n\"\n+#, c-format\n msgid \"        -SCORE5U\\tassemble code for target SCORE5U\\n\"\n-msgstr \"        -SCORE5U\\tassemblera kod f\u00f6r m\u00e5l SCORE5U\\n\"\n+msgstr \"        -SCORE5U\\tassemblera kod f\u00f6r m\u00e5let SCORE5U\\n\"\n \n #: config/tc-score.c:7806\n-#, fuzzy, c-format\n-#| msgid \"        -SCORE5\\t\\tassemble code for target is SCORE5\\n\"\n+#, c-format\n msgid \"        -SCORE7\\t\\tassemble code for target SCORE7 [default]\\n\"\n-msgstr \"        -SCORE5\\t\\tassemblera kod f\u00f6r m\u00e5let SCORE5\\n\"\n+msgstr \"        -SCORE7\\t\\tassemblera kod f\u00f6r m\u00e5let SCORE7 [standard]\\n\"\n \n #: config/tc-score.c:7808\n-#, fuzzy, c-format\n-#| msgid \"        -SCORE3\\t\\tassemble code for target is SCORE3\\n\"\n+#, c-format\n msgid \"        -SCORE3\\t\\tassemble code for target SCORE3\\n\"\n-msgstr \"        -SCORE3\\t\\tassemblera kod f\u00f6r m\u00e5l SCORE3\\n\"\n+msgstr \"        -SCORE3\\t\\tassemblera kod f\u00f6r m\u00e5let SCORE3\\n\"\n \n #: config/tc-score.c:7810\n-#, fuzzy, c-format\n-#| msgid \"        -march=score3\\tassemble code for target is SCORE3\\n\"\n+#, c-format\n msgid \"        -march=score7\\tassemble code for target SCORE7 [default]\\n\"\n-msgstr \"        -march=score3\\tassemblera kod f\u00f6r m\u00e5l SCORE3\\n\"\n+msgstr \"        -march=score7\\tassemblera kod f\u00f6r m\u00e5let SCORE7 [standard]\\n\"\n \n #: config/tc-score.c:7812\n-#, fuzzy, c-format\n-#| msgid \"        -march=score3\\tassemble code for target is SCORE3\\n\"\n+#, c-format\n msgid \"        -march=score3\\tassemble code for target SCORE3\\n\"\n-msgstr \"        -march=score3\\tassemblera kod f\u00f6r m\u00e5l SCORE3\\n\"\n+msgstr \"        -march=score3\\tassemblera kod f\u00f6r m\u00e5let SCORE3\\n\"\n \n #: config/tc-score.c:7814\n #, c-format\n msgid \"        -USE_R1\\t\\tassemble code for no warning message when using temp register r1\\n\"\n msgstr \"        -USE_R1\\t\\tassemblera kod utan varningsmeddelande n\u00e4r tempor\u00e4rregister r1 anv\u00e4nds\\n\"\n \n #: config/tc-score.c:7816\n-#, fuzzy, c-format\n-#| msgid \"        -KPIC\\t\\tassemble code for PIC\\n\"\n+#, c-format\n msgid \"        -KPIC\\t\\tgenerate PIC\\n\"\n-msgstr \"        -KPIC\\t\\tassemblera kod f\u00f6r PIC\\n\"\n+msgstr \"        -KPIC\\t\\tgenerera PIC\\n\"\n \n #: config/tc-score.c:7818\n-#, fuzzy, c-format\n-#| msgid \"        -O0\\t\\tassembler will not perform any optimizations\\n\"\n+#, c-format\n msgid \"        -O0\\t\\tdo not perform any optimizations\\n\"\n-msgstr \"        -O0\\t\\tassembler kommer inte att utf\u00f6ra n\u00e5gra optimeringar\\n\"\n+msgstr \"        -O0\\t\\tutf\u00f6r inte n\u00e5gra optimeringar\\n\"\n \n #: config/tc-score.c:7820\n-#, fuzzy, c-format\n-#| msgid \"        -G gpnum\\tassemble code for setting gpsize and default is 8 byte\\n\"\n+#, c-format\n msgid \"        -G gpnum\\tassemble code for setting gpsize, default is 8 bytes\\n\"\n msgstr \"        -G gpnum\\tassemblera kod f\u00f6r inst\u00e4llning av gpsize, standardv\u00e4rdet \u00e4r 8 byte\\n\"\n \n #: config/tc-score.c:7822\n-#, fuzzy, c-format\n-#| msgid \"        -V \\t\\tSunplus release version \\n\"\n+#, c-format\n msgid \"        -V \\t\\tSunplus release version\\n\"\n-msgstr \"        -V \\t\\tSunplus-version \\n\"\n+msgstr \"        -V \\t\\tSunplus-version\\n\"\n \n #: config/tc-sh.c:61\n msgid \"directive .big encountered when option -big required\"\n@@ -16536,17 +16330,7 @@ msgid \"\\t\\t\\t[default is %s]\\n\"\n msgstr \"\\t\\t\\t[standard \u00e4r %s]\\n\"\n \n #: config/tc-sparc.c:692\n-#, fuzzy, c-format\n-#| msgid \"\"\n-#| \"-KPIC\\t\\t\\tgenerate PIC\\n\"\n-#| \"-V\\t\\t\\tprint assembler version number\\n\"\n-#| \"-undeclared-regs\\tignore application global register usage without\\n\"\n-#| \"\\t\\t\\tappropriate .register directive (default)\\n\"\n-#| \"-no-undeclared-regs\\tforce error on application global register usage\\n\"\n-#| \"\\t\\t\\twithout appropriate .register directive\\n\"\n-#| \"-q\\t\\t\\tignored\\n\"\n-#| \"-Qy, -Qn\\t\\tignored\\n\"\n-#| \"-s\\t\\t\\tignored\\n\"\n+#, c-format\n msgid \"\"\n \"-KPIC\\t\\t\\tgenerate PIC\\n\"\n \"-V\\t\\t\\tprint assembler version number\\n\"\n@@ -16565,6 +16349,7 @@ msgstr \"\"\n \"\\t\\t\\tl\u00e4mpliga .register-direktiv (standard)\\n\"\n \"-no-undeclared-regs\\ttvinga fel vid anv\u00e4ndning av global registeranv\u00e4ndning\\n\"\n \"\\t\\t\\tutan l\u00e4mpligt .register-direktiv\\n\"\n+\"--dcti-couple-detect\\tvarna n\u00e4r ett of\u00f6ruts\u00e4gbar DCTI-par hittas\\n\"\n \"-q\\t\\t\\thoppas \u00f6ver\\n\"\n \"-Qy, -Qn\\t\\thoppas \u00f6ver\\n\"\n \"-s\\t\\t\\thoppas \u00f6ver\\n\"\n@@ -18675,16 +18460,14 @@ msgid \"  -m4byte-align             Mark the binary as using 32-bit alignment (de\n msgstr \"  -m4byte-align             Markera bin\u00e4ren som att den anv\u00e4nder 32-bitars justering (standard)\\n\"\n \n #: config/tc-v850.c:1560\n-#, fuzzy, c-format\n-#| msgid \"  -m4byte-align             Mark the binary as using 32-bit alignment (default)\\n\"\n+#, c-format\n msgid \"  -msoft-float              Mark the binary as not using FP insns (default for pre e2v3)\\n\"\n-msgstr \"  -m4byte-align             Markera bin\u00e4ren som att den anv\u00e4nder 32-bitars justering (standard)\\n\"\n+msgstr \"  -msoft-float              Markera bin\u00e4ren som att den inte anv\u00e4nder FP-instr (standard f\u00f6r allt f\u00f6re e2v3)\\n\"\n \n #: config/tc-v850.c:1561\n-#, fuzzy, c-format\n-#| msgid \"  -mrh850-abi               Mark the binary as using the RH850 ABI (default)\\n\"\n+#, c-format\n msgid \"  -mhard-float              Mark the binary as using FP insns (default for e2v3 and up)\\n\"\n-msgstr \"  -mrh850-abi               Markera bin\u00e4ren som att den anv\u00e4nder RH850-ABI:t (standard)\\n\"\n+msgstr \"  -mhard-float              Markera bin\u00e4ren som att den anv\u00e4nder FP-instr (standard f\u00f6r e2v3 och upp\u00e5t)\\n\"\n \n #: config/tc-v850.c:1949\n #, c-format\n@@ -19176,17 +18959,7 @@ msgid \"architecture variant invalid\"\n msgstr \"arkitekturvariant ogiltig\"\n \n #: config/tc-xgate.c:370\n-#, fuzzy, c-format\n-#| msgid \"\"\n-#| \"Freescale XGATE co-processor options:\\n\"\n-#| \"  -mshort                 use 16-bit int ABI (default)\\n\"\n-#| \"  -mlong                  use 32-bit int ABI\\n\"\n-#| \"  -mshort-double          use 32-bit double ABI\\n\"\n-#| \"  -mlong-double           use 64-bit double ABI (default)\\n\"\n-#| \"  --mxgate                specify the processor variant[default %s]\\n\"\n-#| \"  --print-insn-syntax     print the syntax of instruction in case of error\\n\"\n-#| \"  --print-opcodes         print the list of instructions with syntax\\n\"\n-#| \"  --generate-example      generate an example of each instruction\"\n+#, c-format\n msgid \"\"\n \"Freescale XGATE co-processor options:\\n\"\n \"  -mshort                 use 16-bit int ABI (default)\\n\"\n@@ -19748,7 +19521,7 @@ msgstr \"ogiltig tom loop\"\n \n #: config/tc-xtensa.c:8832\n msgid \"loop target does not follow loop instruction in section\"\n-msgstr \"loopm\u00e5l f\u00f6ljer inte loopinstruktion i sektion.\"\n+msgstr \"loopm\u00e5l f\u00f6ljer inte loopinstruktion i sektion\"\n \n #: config/tc-xtensa.c:9403\n msgid \"cannot find suitable trampoline\""
    }
  ]
}