{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694775961581 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694775961581 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 15 16:36:01 2023 " "Processing started: Fri Sep 15 16:36:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694775961581 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775961581 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscv -c riscv " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscv -c riscv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775961581 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694775962145 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694775962145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sandu/onedrive/desktop/gitt/supportive_modules/supportive_modules/counter/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sandu/onedrive/desktop/gitt/supportive_modules/supportive_modules/counter/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../gitt/supportive_modules/supportive_modules/Counter/counter.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/supportive_modules/supportive_modules/Counter/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775972547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775972547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sandu/onedrive/desktop/gitt/supportive_modules/supportive_modules/ss_4bit_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sandu/onedrive/desktop/gitt/supportive_modules/supportive_modules/ss_4bit_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 ss_4bit_generator " "Found entity 1: ss_4bit_generator" {  } { { "../gitt/supportive_modules/supportive_modules/ss_4bit_generator.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/supportive_modules/supportive_modules/ss_4bit_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775972547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775972547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sandu/onedrive/desktop/gitt/supportive_modules/supportive_modules/seven_segment_panel.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sandu/onedrive/desktop/gitt/supportive_modules/supportive_modules/seven_segment_panel.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_panel " "Found entity 1: seven_segment_panel" {  } { { "../gitt/supportive_modules/supportive_modules/seven_segment_panel.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/supportive_modules/supportive_modules/seven_segment_panel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775972547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775972547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sandu/onedrive/desktop/gitt/supportive_modules/supportive_modules/mylogic.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sandu/onedrive/desktop/gitt/supportive_modules/supportive_modules/mylogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 mylogic " "Found entity 1: mylogic" {  } { { "../gitt/supportive_modules/supportive_modules/mylogic.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/supportive_modules/supportive_modules/mylogic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775972547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775972547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sandu/onedrive/desktop/gitt/supportive_modules/supportive_modules/mux9x1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sandu/onedrive/desktop/gitt/supportive_modules/supportive_modules/mux9x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux9x1 " "Found entity 1: mux9x1" {  } { { "../gitt/supportive_modules/supportive_modules/mux9x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/supportive_modules/supportive_modules/mux9x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775972562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775972562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sandu/onedrive/desktop/gitt/supportive_modules/supportive_modules/mux_16_bit_2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sandu/onedrive/desktop/gitt/supportive_modules/supportive_modules/mux_16_bit_2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_16_bit_2x1 " "Found entity 1: mux_16_bit_2x1" {  } { { "../gitt/supportive_modules/supportive_modules/mux_16_bit_2x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/supportive_modules/supportive_modules/mux_16_bit_2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775972562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775972562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sandu/onedrive/desktop/gitt/supportive_modules/supportive_modules/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sandu/onedrive/desktop/gitt/supportive_modules/supportive_modules/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux6x1 " "Found entity 1: mux6x1" {  } { { "../gitt/supportive_modules/supportive_modules/mux.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/supportive_modules/supportive_modules/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775972562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775972562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sandu/onedrive/desktop/gitt/supportive_modules/supportive_modules/freqency_devider.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sandu/onedrive/desktop/gitt/supportive_modules/supportive_modules/freqency_devider.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequncy_devider " "Found entity 1: frequncy_devider" {  } { { "../gitt/supportive_modules/supportive_modules/freqency_devider.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/supportive_modules/supportive_modules/freqency_devider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775972562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775972562 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mem_read MEM_READ icache.v(25) " "Verilog HDL Declaration information at icache.v(25): object \"mem_read\" differs only in case from object \"MEM_READ\" in the same scope" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1694775972578 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mem_read MEM_READ dcache.v(28) " "Verilog HDL Declaration information at dcache.v(28): object \"mem_read\" differs only in case from object \"MEM_READ\" in the same scope" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1694775972578 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mem_write MEM_WRITE dcache.v(28) " "Verilog HDL Declaration information at dcache.v(28): object \"mem_write\" differs only in case from object \"MEM_WRITE\" in the same scope" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1694775972578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sandu/onedrive/desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/riscv-processor/cpu/cpu.v 31 31 " "Found 31 design units, including 31 entities, in source file /users/sandu/onedrive/desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/riscv-processor/cpu/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_execute_unit " "Found entity 1: instruction_execute_unit" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/instruction_execute_unit.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/instruction_execute_unit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775972594 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_access_unit " "Found entity 2: memory_access_unit" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/memory_access_unit.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/memory_access_unit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775972594 ""} { "Info" "ISGN_ENTITY_NAME" "3 instruction_fetch_unit " "Found entity 3: instruction_fetch_unit" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/instruction_fetch_unit.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/instruction_fetch_unit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775972594 ""} { "Info" "ISGN_ENTITY_NAME" "4 instruction_decode_unit " "Found entity 4: instruction_decode_unit" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/instruction_decode_unit.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/instruction_decode_unit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775972594 ""} { "Info" "ISGN_ENTITY_NAME" "5 EX " "Found entity 5: EX" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775972594 ""} { "Info" "ISGN_ENTITY_NAME" "6 ID " "Found entity 6: ID" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/ID.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775972594 ""} { "Info" "ISGN_ENTITY_NAME" "7 IF " "Found entity 7: IF" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/IF.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/IF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775972594 ""} { "Info" "ISGN_ENTITY_NAME" "8 MEM " "Found entity 8: MEM" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/MEM.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775972594 ""} { "Info" "ISGN_ENTITY_NAME" "9 control " "Found entity 9: control" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775972594 ""} { "Info" "ISGN_ENTITY_NAME" "10 reg_file " "Found entity 10: reg_file" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-regfile/reg_file.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-regfile/reg_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775972594 ""} { "Info" "ISGN_ENTITY_NAME" "11 Wire_module " "Found entity 11: Wire_module" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/wire-module/Wire_module.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/wire-module/Wire_module.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775972594 ""} { "Info" "ISGN_ENTITY_NAME" "12 mux5x1 " "Found entity 12: mux5x1" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux5x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux5x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775972594 ""} { "Info" "ISGN_ENTITY_NAME" "13 mux2x1 " "Found entity 13: mux2x1" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux2x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775972594 ""} { "Info" "ISGN_ENTITY_NAME" "14 mux3x1 " "Found entity 14: mux3x1" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775972594 ""} { "Info" "ISGN_ENTITY_NAME" "15 icache " "Found entity 15: icache" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775972594 ""} { "Info" "ISGN_ENTITY_NAME" "16 Instruction_memory " "Found entity 16: Instruction_memory" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775972594 ""} { "Info" "ISGN_ENTITY_NAME" "17 mux4x1 " "Found entity 17: mux4x1" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux4x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775972594 ""} { "Info" "ISGN_ENTITY_NAME" "18 mul " "Found entity 18: mul" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Mul/mul.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Mul/mul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775972594 ""} { "Info" "ISGN_ENTITY_NAME" "19 alu " "Found entity 19: alu" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Alu/alu.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Alu/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775972594 ""} { "Info" "ISGN_ENTITY_NAME" "20 Branch_jump_controller " "Found entity 20: Branch_jump_controller" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/branch-jump-controller/Branch_jump_controller.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/branch-jump-controller/Branch_jump_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775972594 ""} { "Info" "ISGN_ENTITY_NAME" "21 complementer " "Found entity 21: complementer" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-complementer/complementer.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-complementer/complementer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775972594 ""} { "Info" "ISGN_ENTITY_NAME" "22 Data_store_controller " "Found entity 22: Data_store_controller" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-store-controller/Data_store_controller.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-store-controller/Data_store_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775972594 ""} { "Info" "ISGN_ENTITY_NAME" "23 Data_load_controller " "Found entity 23: Data_load_controller" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-load-controller/Data_load_controller.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-load-controller/Data_load_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775972594 ""} { "Info" "ISGN_ENTITY_NAME" "24 dcache " "Found entity 24: dcache" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775972594 ""} { "Info" "ISGN_ENTITY_NAME" "25 data_memory " "Found entity 25: data_memory" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775972594 ""} { "Info" "ISGN_ENTITY_NAME" "26 Cache_controller " "Found entity 26: Cache_controller" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/cache-controller/Cache_controller.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/cache-controller/Cache_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775972594 ""} { "Info" "ISGN_ENTITY_NAME" "27 Ex_forward_unit " "Found entity 27: Ex_forward_unit" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/hazard-detection-correction/Ex_forward_unit.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/hazard-detection-correction/Ex_forward_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775972594 ""} { "Info" "ISGN_ENTITY_NAME" "28 Flush_unit " "Found entity 28: Flush_unit" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/hazard-detection-correction/Flush_unit.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/hazard-detection-correction/Flush_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775972594 ""} { "Info" "ISGN_ENTITY_NAME" "29 Hazard_detection_unit " "Found entity 29: Hazard_detection_unit" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/hazard-detection-correction/Hazard_detection_unit.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/hazard-detection-correction/Hazard_detection_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775972594 ""} { "Info" "ISGN_ENTITY_NAME" "30 Mem_forward_unit " "Found entity 30: Mem_forward_unit" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/hazard-detection-correction/Mem_forward_unit.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/hazard-detection-correction/Mem_forward_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775972594 ""} { "Info" "ISGN_ENTITY_NAME" "31 cpu " "Found entity 31: cpu" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/cpu/cpu.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/cpu/cpu.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775972594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775972594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv.bdf 1 1 " "Found 1 design units, including 1 entities, in source file riscv.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 riscv " "Found entity 1: riscv" {  } { { "riscv.bdf" "" { Schematic "C:/Users/sandu/OneDrive/Desktop/RISC/riscv.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775972594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775972594 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_Id_reg Flush_unit.v(21) " "Verilog HDL Implicit Net warning at Flush_unit.v(21): created implicit net for \"reset_Id_reg\"" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/hazard-detection-correction/Flush_unit.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/hazard-detection-correction/Flush_unit.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694775972594 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resest cpu.v(303) " "Verilog HDL Implicit Net warning at cpu.v(303): created implicit net for \"resest\"" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/cpu/cpu.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/cpu/cpu.v" 303 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694775972594 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "riscv " "Elaborating entity \"riscv\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694775972704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequncy_devider frequncy_devider:inst1 " "Elaborating entity \"frequncy_devider\" for hierarchy \"frequncy_devider:inst1\"" {  } { { "riscv.bdf" "inst1" { Schematic "C:/Users/sandu/OneDrive/Desktop/RISC/riscv.bdf" { { 96 224 376 176 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694775972704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_panel seven_segment_panel:inst4 " "Elaborating entity \"seven_segment_panel\" for hierarchy \"seven_segment_panel:inst4\"" {  } { { "riscv.bdf" "inst4" { Schematic "C:/Users/sandu/OneDrive/Desktop/RISC/riscv.bdf" { { 96 928 1136 272 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694775972704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ss_4bit_generator seven_segment_panel:inst4\|ss_4bit_generator:one " "Elaborating entity \"ss_4bit_generator\" for hierarchy \"seven_segment_panel:inst4\|ss_4bit_generator:one\"" {  } { { "../gitt/supportive_modules/supportive_modules/seven_segment_panel.v" "one" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/supportive_modules/supportive_modules/seven_segment_panel.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694775972704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux9x1 mux9x1:inst3 " "Elaborating entity \"mux9x1\" for hierarchy \"mux9x1:inst3\"" {  } { { "riscv.bdf" "inst3" { Schematic "C:/Users/sandu/OneDrive/Desktop/RISC/riscv.bdf" { { 96 704 880 304 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694775972719 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "mux9x1.v(35) " "Verilog HDL Case Statement warning at mux9x1.v(35): case item expression covers a value already covered by a previous case item" {  } { { "../gitt/supportive_modules/supportive_modules/mux9x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/supportive_modules/supportive_modules/mux9x1.v" 35 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1694775972719 "|riscv|mux9x1:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:inst " "Elaborating entity \"cpu\" for hierarchy \"cpu:inst\"" {  } { { "riscv.bdf" "inst" { Schematic "C:/Users/sandu/OneDrive/Desktop/RISC/riscv.bdf" { { 96 440 632 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694775972719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_fetch_unit cpu:inst\|instruction_fetch_unit:if_unit " "Elaborating entity \"instruction_fetch_unit\" for hierarchy \"cpu:inst\|instruction_fetch_unit:if_unit\"" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/cpu/cpu.v" "if_unit" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/cpu/cpu.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694775972782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 cpu:inst\|instruction_fetch_unit:if_unit\|mux2x1:mux6 " "Elaborating entity \"mux2x1\" for hierarchy \"cpu:inst\|instruction_fetch_unit:if_unit\|mux2x1:mux6\"" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/instruction_fetch_unit.v" "mux6" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/instruction_fetch_unit.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694775972797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "icache cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache " "Elaborating entity \"icache\" for hierarchy \"cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\"" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/instruction_fetch_unit.v" "myicache" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/instruction_fetch_unit.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694775972804 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i icache.v(64) " "Verilog HDL Always Construct warning at icache.v(64): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1694775972814 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_address icache.v(109) " "Verilog HDL Always Construct warning at icache.v(109): inferring latch(es) for variable \"mem_address\", which holds its previous value in one or more paths through the always construct" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" 109 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1694775972829 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[0\] icache.v(109) " "Inferred latch for \"mem_address\[0\]\" at icache.v(109)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775972846 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[1\] icache.v(109) " "Inferred latch for \"mem_address\[1\]\" at icache.v(109)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775972846 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[2\] icache.v(109) " "Inferred latch for \"mem_address\[2\]\" at icache.v(109)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775972846 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[3\] icache.v(109) " "Inferred latch for \"mem_address\[3\]\" at icache.v(109)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775972846 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[4\] icache.v(109) " "Inferred latch for \"mem_address\[4\]\" at icache.v(109)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775972846 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[5\] icache.v(109) " "Inferred latch for \"mem_address\[5\]\" at icache.v(109)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775972846 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[6\] icache.v(109) " "Inferred latch for \"mem_address\[6\]\" at icache.v(109)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775972846 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[7\] icache.v(109) " "Inferred latch for \"mem_address\[7\]\" at icache.v(109)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775972846 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[8\] icache.v(109) " "Inferred latch for \"mem_address\[8\]\" at icache.v(109)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775972846 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[9\] icache.v(109) " "Inferred latch for \"mem_address\[9\]\" at icache.v(109)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775972846 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[10\] icache.v(109) " "Inferred latch for \"mem_address\[10\]\" at icache.v(109)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775972846 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[11\] icache.v(109) " "Inferred latch for \"mem_address\[11\]\" at icache.v(109)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775972846 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[12\] icache.v(109) " "Inferred latch for \"mem_address\[12\]\" at icache.v(109)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775972846 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[13\] icache.v(109) " "Inferred latch for \"mem_address\[13\]\" at icache.v(109)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775972846 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[14\] icache.v(109) " "Inferred latch for \"mem_address\[14\]\" at icache.v(109)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775972846 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[15\] icache.v(109) " "Inferred latch for \"mem_address\[15\]\" at icache.v(109)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775972846 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[16\] icache.v(109) " "Inferred latch for \"mem_address\[16\]\" at icache.v(109)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775972846 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[17\] icache.v(109) " "Inferred latch for \"mem_address\[17\]\" at icache.v(109)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775972846 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[18\] icache.v(109) " "Inferred latch for \"mem_address\[18\]\" at icache.v(109)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775972846 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[19\] icache.v(109) " "Inferred latch for \"mem_address\[19\]\" at icache.v(109)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775972846 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[20\] icache.v(109) " "Inferred latch for \"mem_address\[20\]\" at icache.v(109)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775972846 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[21\] icache.v(109) " "Inferred latch for \"mem_address\[21\]\" at icache.v(109)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775972846 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[22\] icache.v(109) " "Inferred latch for \"mem_address\[22\]\" at icache.v(109)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775972846 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[23\] icache.v(109) " "Inferred latch for \"mem_address\[23\]\" at icache.v(109)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775972846 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[24\] icache.v(109) " "Inferred latch for \"mem_address\[24\]\" at icache.v(109)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775972846 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[25\] icache.v(109) " "Inferred latch for \"mem_address\[25\]\" at icache.v(109)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775972846 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[26\] icache.v(109) " "Inferred latch for \"mem_address\[26\]\" at icache.v(109)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775972846 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[27\] icache.v(109) " "Inferred latch for \"mem_address\[27\]\" at icache.v(109)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775972846 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "word " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"word\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1694775972970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_memory cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory " "Elaborating entity \"Instruction_memory\" for hierarchy \"cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\"" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" "my_i_memory" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694775973017 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "28 0 1023 imem_for_icache.v(36) " "Verilog HDL warning at imem_for_icache.v(36): number of words (28) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 36 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1694775973017 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 imem_for_icache.v(172) " "Verilog HDL assignment warning at imem_for_icache.v(172): truncated value with size 32 to match size of target (1)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694775973017 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "readdata imem_for_icache.v(186) " "Verilog HDL Always Construct warning at imem_for_icache.v(186): inferring latch(es) for variable \"readdata\", which holds its previous value in one or more paths through the always construct" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory_array.data_a 0 imem_for_icache.v(29) " "Net \"memory_array.data_a\" at imem_for_icache.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory_array.waddr_a 0 imem_for_icache.v(29) " "Net \"memory_array.waddr_a\" at imem_for_icache.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory_array.we_a 0 imem_for_icache.v(29) " "Net \"memory_array.we_a\" at imem_for_icache.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[0\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[0\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[1\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[1\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[2\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[2\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[3\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[3\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[4\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[4\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[5\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[5\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[6\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[6\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[7\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[7\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[8\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[8\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[9\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[9\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[10\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[10\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[11\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[11\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[12\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[12\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[13\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[13\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[14\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[14\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[15\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[15\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[16\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[16\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[17\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[17\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[18\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[18\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[19\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[19\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[20\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[20\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[21\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[21\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[22\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[22\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[23\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[23\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[24\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[24\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[25\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[25\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[26\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[26\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[27\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[27\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[28\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[28\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[29\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[29\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[30\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[30\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[31\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[31\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[32\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[32\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[33\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[33\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[34\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[34\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[35\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[35\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[36\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[36\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[37\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[37\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[38\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[38\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[39\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[39\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[40\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[40\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[41\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[41\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[42\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[42\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[43\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[43\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[44\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[44\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[45\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[45\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[46\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[46\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[47\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[47\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973033 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[48\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[48\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[49\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[49\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[50\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[50\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[51\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[51\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[52\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[52\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[53\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[53\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[54\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[54\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[55\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[55\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[56\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[56\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[57\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[57\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[58\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[58\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[59\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[59\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[60\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[60\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[61\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[61\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[62\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[62\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[63\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[63\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[64\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[64\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[65\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[65\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[66\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[66\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[67\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[67\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[68\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[68\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[69\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[69\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[70\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[70\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[71\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[71\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[72\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[72\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[73\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[73\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[74\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[74\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[75\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[75\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[76\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[76\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[77\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[77\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[78\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[78\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[79\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[79\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[80\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[80\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[81\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[81\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[82\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[82\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[83\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[83\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[84\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[84\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[85\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[85\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[86\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[86\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[87\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[87\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[88\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[88\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[89\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[89\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[90\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[90\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[91\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[91\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[92\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[92\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[93\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[93\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[94\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[94\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[95\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[95\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[96\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[96\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[97\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[97\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[98\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[98\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[99\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[99\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[100\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[100\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[101\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[101\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[102\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[102\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[103\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[103\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[104\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[104\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[105\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[105\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[106\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[106\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[107\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[107\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[108\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[108\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[109\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[109\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[110\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[110\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[111\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[111\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[112\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[112\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[113\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[113\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[114\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[114\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[115\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[115\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[116\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[116\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[117\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[117\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[118\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[118\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[119\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[119\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[120\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[120\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[121\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[121\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[122\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[122\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[123\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[123\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[124\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[124\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[125\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[125\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[126\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[126\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[127\] imem_for_icache.v(186) " "Inferred latch for \"readdata\[127\]\" at imem_for_icache.v(186)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973048 "|riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|Instruction_memory:my_i_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF cpu:inst\|IF:if_reg " "Elaborating entity \"IF\" for hierarchy \"cpu:inst\|IF:if_reg\"" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/cpu/cpu.v" "if_reg" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/cpu/cpu.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694775973064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decode_unit cpu:inst\|instruction_decode_unit:id_unit " "Elaborating entity \"instruction_decode_unit\" for hierarchy \"cpu:inst\|instruction_decode_unit:id_unit\"" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/cpu/cpu.v" "id_unit" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/cpu/cpu.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694775973080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control cpu:inst\|instruction_decode_unit:id_unit\|control:control_unit " "Elaborating entity \"control\" for hierarchy \"cpu:inst\|instruction_decode_unit:id_unit\|control:control_unit\"" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/instruction_decode_unit.v" "control_unit" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/instruction_decode_unit.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694775973111 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mux_complmnt controller.v(37) " "Verilog HDL Always Construct warning at controller.v(37): inferring latch(es) for variable \"mux_complmnt\", which holds its previous value in one or more paths through the always construct" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1694775973111 "|riscv|cpu:inst|instruction_decode_unit:id_unit|control:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mux_d_mem controller.v(37) " "Verilog HDL Always Construct warning at controller.v(37): inferring latch(es) for variable \"mux_d_mem\", which holds its previous value in one or more paths through the always construct" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1694775973111 "|riscv|cpu:inst|instruction_decode_unit:id_unit|control:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mux_result controller.v(37) " "Verilog HDL Always Construct warning at controller.v(37): inferring latch(es) for variable \"mux_result\", which holds its previous value in one or more paths through the always construct" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1694775973111 "|riscv|cpu:inst|instruction_decode_unit:id_unit|control:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mux_inp_2 controller.v(37) " "Verilog HDL Always Construct warning at controller.v(37): inferring latch(es) for variable \"mux_inp_2\", which holds its previous value in one or more paths through the always construct" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1694775973111 "|riscv|cpu:inst|instruction_decode_unit:id_unit|control:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mux_inp_1 controller.v(37) " "Verilog HDL Always Construct warning at controller.v(37): inferring latch(es) for variable \"mux_inp_1\", which holds its previous value in one or more paths through the always construct" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1694775973111 "|riscv|cpu:inst|instruction_decode_unit:id_unit|control:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mux_wire_module controller.v(37) " "Verilog HDL Always Construct warning at controller.v(37): inferring latch(es) for variable \"mux_wire_module\", which holds its previous value in one or more paths through the always construct" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1694775973111 "|riscv|cpu:inst|instruction_decode_unit:id_unit|control:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_op controller.v(37) " "Verilog HDL Always Construct warning at controller.v(37): inferring latch(es) for variable \"alu_op\", which holds its previous value in one or more paths through the always construct" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1694775973111 "|riscv|cpu:inst|instruction_decode_unit:id_unit|control:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[0\] controller.v(37) " "Inferred latch for \"alu_op\[0\]\" at controller.v(37)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973111 "|riscv|cpu:inst|instruction_decode_unit:id_unit|control:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[1\] controller.v(37) " "Inferred latch for \"alu_op\[1\]\" at controller.v(37)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973111 "|riscv|cpu:inst|instruction_decode_unit:id_unit|control:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[2\] controller.v(37) " "Inferred latch for \"alu_op\[2\]\" at controller.v(37)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973111 "|riscv|cpu:inst|instruction_decode_unit:id_unit|control:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_wire_module\[0\] controller.v(37) " "Inferred latch for \"mux_wire_module\[0\]\" at controller.v(37)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973111 "|riscv|cpu:inst|instruction_decode_unit:id_unit|control:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_wire_module\[1\] controller.v(37) " "Inferred latch for \"mux_wire_module\[1\]\" at controller.v(37)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973111 "|riscv|cpu:inst|instruction_decode_unit:id_unit|control:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_wire_module\[2\] controller.v(37) " "Inferred latch for \"mux_wire_module\[2\]\" at controller.v(37)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973111 "|riscv|cpu:inst|instruction_decode_unit:id_unit|control:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_inp_1 controller.v(37) " "Inferred latch for \"mux_inp_1\" at controller.v(37)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973111 "|riscv|cpu:inst|instruction_decode_unit:id_unit|control:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_inp_2 controller.v(37) " "Inferred latch for \"mux_inp_2\" at controller.v(37)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973111 "|riscv|cpu:inst|instruction_decode_unit:id_unit|control:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_result\[0\] controller.v(37) " "Inferred latch for \"mux_result\[0\]\" at controller.v(37)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973111 "|riscv|cpu:inst|instruction_decode_unit:id_unit|control:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_result\[1\] controller.v(37) " "Inferred latch for \"mux_result\[1\]\" at controller.v(37)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973111 "|riscv|cpu:inst|instruction_decode_unit:id_unit|control:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_d_mem controller.v(37) " "Inferred latch for \"mux_d_mem\" at controller.v(37)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973111 "|riscv|cpu:inst|instruction_decode_unit:id_unit|control:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_complmnt controller.v(37) " "Inferred latch for \"mux_complmnt\" at controller.v(37)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973111 "|riscv|cpu:inst|instruction_decode_unit:id_unit|control:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file cpu:inst\|instruction_decode_unit:id_unit\|reg_file:register_file " "Elaborating entity \"reg_file\" for hierarchy \"cpu:inst\|instruction_decode_unit:id_unit\|reg_file:register_file\"" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/instruction_decode_unit.v" "register_file" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/instruction_decode_unit.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694775973127 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j reg_file.v(20) " "Verilog HDL Always Construct warning at reg_file.v(20): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-regfile/reg_file.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-regfile/reg_file.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1694775973142 "|riscv|cpu:inst|instruction_decode_unit:id_unit|reg_file:register_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Wire_module cpu:inst\|instruction_decode_unit:id_unit\|Wire_module:wire_module " "Elaborating entity \"Wire_module\" for hierarchy \"cpu:inst\|instruction_decode_unit:id_unit\|Wire_module:wire_module\"" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/instruction_decode_unit.v" "wire_module" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/instruction_decode_unit.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694775973268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5x1 cpu:inst\|instruction_decode_unit:id_unit\|mux5x1:mux_1 " "Elaborating entity \"mux5x1\" for hierarchy \"cpu:inst\|instruction_decode_unit:id_unit\|mux5x1:mux_1\"" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/instruction_decode_unit.v" "mux_1" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/instruction_decode_unit.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694775973268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard_detection_unit cpu:inst\|instruction_decode_unit:id_unit\|Hazard_detection_unit:hazard_detection_unit " "Elaborating entity \"Hazard_detection_unit\" for hierarchy \"cpu:inst\|instruction_decode_unit:id_unit\|Hazard_detection_unit:hazard_detection_unit\"" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/instruction_decode_unit.v" "hazard_detection_unit" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/instruction_decode_unit.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694775973284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flush_unit cpu:inst\|instruction_decode_unit:id_unit\|Flush_unit:flus_unit " "Elaborating entity \"Flush_unit\" for hierarchy \"cpu:inst\|instruction_decode_unit:id_unit\|Flush_unit:flus_unit\"" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/instruction_decode_unit.v" "flus_unit" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/instruction_decode_unit.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694775973309 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_Id_reg Flush_unit.v(21) " "Verilog HDL or VHDL warning at Flush_unit.v(21): object \"reset_Id_reg\" assigned a value but never read" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/hazard-detection-correction/Flush_unit.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/hazard-detection-correction/Flush_unit.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1694775973309 "|riscv|cpu:inst|instruction_decode_unit:id_unit|Flush_unit:flus_unit"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "reset_ID_reg Flush_unit.v(12) " "Output port \"reset_ID_reg\" at Flush_unit.v(12) has no driver" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/hazard-detection-correction/Flush_unit.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/hazard-detection-correction/Flush_unit.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1694775973309 "|riscv|cpu:inst|instruction_decode_unit:id_unit|Flush_unit:flus_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID cpu:inst\|ID:id_reg " "Elaborating entity \"ID\" for hierarchy \"cpu:inst\|ID:id_reg\"" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/cpu/cpu.v" "id_reg" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/cpu/cpu.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694775973316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_execute_unit cpu:inst\|instruction_execute_unit:iex_unit " "Elaborating entity \"instruction_execute_unit\" for hierarchy \"cpu:inst\|instruction_execute_unit:iex_unit\"" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/cpu/cpu.v" "iex_unit" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/cpu/cpu.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694775973347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complementer cpu:inst\|instruction_execute_unit:iex_unit\|complementer:cmpl " "Elaborating entity \"complementer\" for hierarchy \"cpu:inst\|instruction_execute_unit:iex_unit\|complementer:cmpl\"" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/instruction_execute_unit.v" "cmpl" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/instruction_execute_unit.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694775973379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul cpu:inst\|instruction_execute_unit:iex_unit\|mul:mul_unit " "Elaborating entity \"mul\" for hierarchy \"cpu:inst\|instruction_execute_unit:iex_unit\|mul:mul_unit\"" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/instruction_execute_unit.v" "mul_unit" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/instruction_execute_unit.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694775973394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:inst\|instruction_execute_unit:iex_unit\|alu:alu_unit " "Elaborating entity \"alu\" for hierarchy \"cpu:inst\|instruction_execute_unit:iex_unit\|alu:alu_unit\"" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/instruction_execute_unit.v" "alu_unit" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/instruction_execute_unit.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694775973410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1 cpu:inst\|instruction_execute_unit:iex_unit\|mux4x1:mux4 " "Elaborating entity \"mux4x1\" for hierarchy \"cpu:inst\|instruction_execute_unit:iex_unit\|mux4x1:mux4\"" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/instruction_execute_unit.v" "mux4" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/instruction_execute_unit.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694775973442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Branch_jump_controller cpu:inst\|instruction_execute_unit:iex_unit\|Branch_jump_controller:bjunit " "Elaborating entity \"Branch_jump_controller\" for hierarchy \"cpu:inst\|instruction_execute_unit:iex_unit\|Branch_jump_controller:bjunit\"" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/instruction_execute_unit.v" "bjunit" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/instruction_execute_unit.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694775973457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ex_forward_unit cpu:inst\|instruction_execute_unit:iex_unit\|Ex_forward_unit:ex_forward_unit " "Elaborating entity \"Ex_forward_unit\" for hierarchy \"cpu:inst\|instruction_execute_unit:iex_unit\|Ex_forward_unit:ex_forward_unit\"" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/instruction_execute_unit.v" "ex_forward_unit" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/instruction_execute_unit.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694775973457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3x1 cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1 " "Elaborating entity \"mux3x1\" for hierarchy \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\"" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/instruction_execute_unit.v" "fwd_mux1" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/instruction_execute_unit.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694775973473 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux3x1.v(10) " "Verilog HDL Case Statement warning at mux3x1.v(10): incomplete case statement has no default case item" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1694775973473 "|riscv|cpu:inst|instruction_execute_unit:iex_unit|mux3x1:fwd_mux1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux3x1.v(10) " "Verilog HDL Always Construct warning at mux3x1.v(10): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1694775973473 "|riscv|cpu:inst|instruction_execute_unit:iex_unit|mux3x1:fwd_mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux3x1.v(10) " "Inferred latch for \"out\[0\]\" at mux3x1.v(10)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973473 "|riscv|cpu:inst|instruction_execute_unit:iex_unit|mux3x1:fwd_mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux3x1.v(10) " "Inferred latch for \"out\[1\]\" at mux3x1.v(10)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973473 "|riscv|cpu:inst|instruction_execute_unit:iex_unit|mux3x1:fwd_mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux3x1.v(10) " "Inferred latch for \"out\[2\]\" at mux3x1.v(10)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973473 "|riscv|cpu:inst|instruction_execute_unit:iex_unit|mux3x1:fwd_mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux3x1.v(10) " "Inferred latch for \"out\[3\]\" at mux3x1.v(10)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973473 "|riscv|cpu:inst|instruction_execute_unit:iex_unit|mux3x1:fwd_mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] mux3x1.v(10) " "Inferred latch for \"out\[4\]\" at mux3x1.v(10)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973473 "|riscv|cpu:inst|instruction_execute_unit:iex_unit|mux3x1:fwd_mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] mux3x1.v(10) " "Inferred latch for \"out\[5\]\" at mux3x1.v(10)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973473 "|riscv|cpu:inst|instruction_execute_unit:iex_unit|mux3x1:fwd_mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] mux3x1.v(10) " "Inferred latch for \"out\[6\]\" at mux3x1.v(10)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973473 "|riscv|cpu:inst|instruction_execute_unit:iex_unit|mux3x1:fwd_mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] mux3x1.v(10) " "Inferred latch for \"out\[7\]\" at mux3x1.v(10)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973473 "|riscv|cpu:inst|instruction_execute_unit:iex_unit|mux3x1:fwd_mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] mux3x1.v(10) " "Inferred latch for \"out\[8\]\" at mux3x1.v(10)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973473 "|riscv|cpu:inst|instruction_execute_unit:iex_unit|mux3x1:fwd_mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] mux3x1.v(10) " "Inferred latch for \"out\[9\]\" at mux3x1.v(10)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973473 "|riscv|cpu:inst|instruction_execute_unit:iex_unit|mux3x1:fwd_mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] mux3x1.v(10) " "Inferred latch for \"out\[10\]\" at mux3x1.v(10)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973473 "|riscv|cpu:inst|instruction_execute_unit:iex_unit|mux3x1:fwd_mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] mux3x1.v(10) " "Inferred latch for \"out\[11\]\" at mux3x1.v(10)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973489 "|riscv|cpu:inst|instruction_execute_unit:iex_unit|mux3x1:fwd_mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] mux3x1.v(10) " "Inferred latch for \"out\[12\]\" at mux3x1.v(10)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973489 "|riscv|cpu:inst|instruction_execute_unit:iex_unit|mux3x1:fwd_mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] mux3x1.v(10) " "Inferred latch for \"out\[13\]\" at mux3x1.v(10)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973489 "|riscv|cpu:inst|instruction_execute_unit:iex_unit|mux3x1:fwd_mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] mux3x1.v(10) " "Inferred latch for \"out\[14\]\" at mux3x1.v(10)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973489 "|riscv|cpu:inst|instruction_execute_unit:iex_unit|mux3x1:fwd_mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] mux3x1.v(10) " "Inferred latch for \"out\[15\]\" at mux3x1.v(10)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973489 "|riscv|cpu:inst|instruction_execute_unit:iex_unit|mux3x1:fwd_mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] mux3x1.v(10) " "Inferred latch for \"out\[16\]\" at mux3x1.v(10)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973489 "|riscv|cpu:inst|instruction_execute_unit:iex_unit|mux3x1:fwd_mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] mux3x1.v(10) " "Inferred latch for \"out\[17\]\" at mux3x1.v(10)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973489 "|riscv|cpu:inst|instruction_execute_unit:iex_unit|mux3x1:fwd_mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] mux3x1.v(10) " "Inferred latch for \"out\[18\]\" at mux3x1.v(10)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973489 "|riscv|cpu:inst|instruction_execute_unit:iex_unit|mux3x1:fwd_mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] mux3x1.v(10) " "Inferred latch for \"out\[19\]\" at mux3x1.v(10)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973489 "|riscv|cpu:inst|instruction_execute_unit:iex_unit|mux3x1:fwd_mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] mux3x1.v(10) " "Inferred latch for \"out\[20\]\" at mux3x1.v(10)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973489 "|riscv|cpu:inst|instruction_execute_unit:iex_unit|mux3x1:fwd_mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] mux3x1.v(10) " "Inferred latch for \"out\[21\]\" at mux3x1.v(10)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973489 "|riscv|cpu:inst|instruction_execute_unit:iex_unit|mux3x1:fwd_mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] mux3x1.v(10) " "Inferred latch for \"out\[22\]\" at mux3x1.v(10)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973489 "|riscv|cpu:inst|instruction_execute_unit:iex_unit|mux3x1:fwd_mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] mux3x1.v(10) " "Inferred latch for \"out\[23\]\" at mux3x1.v(10)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973489 "|riscv|cpu:inst|instruction_execute_unit:iex_unit|mux3x1:fwd_mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] mux3x1.v(10) " "Inferred latch for \"out\[24\]\" at mux3x1.v(10)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973489 "|riscv|cpu:inst|instruction_execute_unit:iex_unit|mux3x1:fwd_mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] mux3x1.v(10) " "Inferred latch for \"out\[25\]\" at mux3x1.v(10)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973489 "|riscv|cpu:inst|instruction_execute_unit:iex_unit|mux3x1:fwd_mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] mux3x1.v(10) " "Inferred latch for \"out\[26\]\" at mux3x1.v(10)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973489 "|riscv|cpu:inst|instruction_execute_unit:iex_unit|mux3x1:fwd_mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] mux3x1.v(10) " "Inferred latch for \"out\[27\]\" at mux3x1.v(10)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973489 "|riscv|cpu:inst|instruction_execute_unit:iex_unit|mux3x1:fwd_mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] mux3x1.v(10) " "Inferred latch for \"out\[28\]\" at mux3x1.v(10)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973489 "|riscv|cpu:inst|instruction_execute_unit:iex_unit|mux3x1:fwd_mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] mux3x1.v(10) " "Inferred latch for \"out\[29\]\" at mux3x1.v(10)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973489 "|riscv|cpu:inst|instruction_execute_unit:iex_unit|mux3x1:fwd_mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] mux3x1.v(10) " "Inferred latch for \"out\[30\]\" at mux3x1.v(10)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973489 "|riscv|cpu:inst|instruction_execute_unit:iex_unit|mux3x1:fwd_mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] mux3x1.v(10) " "Inferred latch for \"out\[31\]\" at mux3x1.v(10)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973489 "|riscv|cpu:inst|instruction_execute_unit:iex_unit|mux3x1:fwd_mux1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX cpu:inst\|EX:ex_reg " "Elaborating entity \"EX\" for hierarchy \"cpu:inst\|EX:ex_reg\"" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/cpu/cpu.v" "ex_reg" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/cpu/cpu.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694775973506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_access_unit cpu:inst\|memory_access_unit:mem_access_unit " "Elaborating entity \"memory_access_unit\" for hierarchy \"cpu:inst\|memory_access_unit:mem_access_unit\"" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/cpu/cpu.v" "mem_access_unit" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/cpu/cpu.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694775973520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_store_controller cpu:inst\|memory_access_unit:mem_access_unit\|Data_store_controller:dsc " "Elaborating entity \"Data_store_controller\" for hierarchy \"cpu:inst\|memory_access_unit:mem_access_unit\|Data_store_controller:dsc\"" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/memory_access_unit.v" "dsc" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/memory_access_unit.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694775973536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_load_controller cpu:inst\|memory_access_unit:mem_access_unit\|Data_load_controller:dlc " "Elaborating entity \"Data_load_controller\" for hierarchy \"cpu:inst\|memory_access_unit:mem_access_unit\|Data_load_controller:dlc\"" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/memory_access_unit.v" "dlc" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/memory_access_unit.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694775973552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cache_controller cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller " "Elaborating entity \"Cache_controller\" for hierarchy \"cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\"" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/memory_access_unit.v" "myCache_controller" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/memory_access_unit.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694775973567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory " "Elaborating entity \"data_memory\" for hierarchy \"cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\"" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/cache-controller/Cache_controller.v" "my_data_memory" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/cache-controller/Cache_controller.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694775973630 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dmem_for_dcache.v(31) " "Verilog HDL assignment warning at dmem_for_dcache.v(31): truncated value with size 32 to match size of target (1)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694775973630 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "readdata dmem_for_dcache.v(47) " "Verilog HDL Always Construct warning at dmem_for_dcache.v(47): inferring latch(es) for variable \"readdata\", which holds its previous value in one or more paths through the always construct" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[0\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[0\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[1\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[1\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[2\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[2\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[3\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[3\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[4\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[4\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[5\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[5\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[6\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[6\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[7\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[7\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[8\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[8\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[9\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[9\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[10\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[10\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[11\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[11\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[12\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[12\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[13\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[13\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[14\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[14\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[15\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[15\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[16\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[16\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[17\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[17\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[18\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[18\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[19\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[19\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[20\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[20\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[21\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[21\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[22\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[22\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[23\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[23\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[24\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[24\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[25\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[25\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[26\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[26\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[27\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[27\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[28\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[28\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[29\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[29\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[30\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[30\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[31\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[31\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[32\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[32\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[33\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[33\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[34\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[34\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[35\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[35\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[36\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[36\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[37\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[37\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[38\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[38\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[39\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[39\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[40\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[40\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[41\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[41\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[42\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[42\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[43\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[43\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[44\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[44\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[45\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[45\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[46\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[46\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[47\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[47\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[48\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[48\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[49\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[49\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[50\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[50\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[51\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[51\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[52\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[52\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[53\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[53\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[54\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[54\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[55\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[55\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[56\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[56\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[57\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[57\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[58\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[58\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[59\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[59\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[60\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[60\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[61\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[61\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[62\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[62\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[63\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[63\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[64\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[64\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[65\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[65\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[66\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[66\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[67\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[67\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[68\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[68\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[69\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[69\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[70\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[70\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[71\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[71\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[72\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[72\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[73\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[73\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[74\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[74\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[75\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[75\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[76\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[76\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[77\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[77\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[78\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[78\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[79\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[79\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[80\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[80\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[81\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[81\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[82\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[82\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[83\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[83\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[84\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[84\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[85\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[85\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[86\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[86\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[87\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[87\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[88\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[88\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[89\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[89\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[90\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[90\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[91\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[91\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[92\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[92\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973646 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[93\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[93\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973661 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[94\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[94\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973661 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[95\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[95\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973661 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[96\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[96\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973661 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[97\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[97\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973661 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[98\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[98\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973661 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[99\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[99\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973661 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[100\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[100\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973661 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[101\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[101\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973661 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[102\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[102\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973661 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[103\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[103\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973661 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[104\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[104\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973661 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[105\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[105\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973661 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[106\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[106\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973661 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[107\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[107\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973661 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[108\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[108\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973661 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[109\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[109\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973661 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[110\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[110\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973661 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[111\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[111\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973661 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[112\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[112\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973661 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[113\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[113\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973661 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[114\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[114\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973661 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[115\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[115\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973661 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[116\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[116\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973661 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[117\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[117\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973661 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[118\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[118\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973661 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[119\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[119\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973661 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[120\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[120\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973661 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[121\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[121\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973661 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[122\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[122\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973661 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[123\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[123\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973661 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[124\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[124\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973661 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[125\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[125\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973661 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[126\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[126\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973661 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[127\] dmem_for_dcache.v(47) " "Inferred latch for \"readdata\[127\]\" at dmem_for_dcache.v(47)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973661 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|data_memory:my_data_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcache cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache1 " "Elaborating entity \"dcache\" for hierarchy \"cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache1\"" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/cache-controller/Cache_controller.v" "dcache1" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/cache-controller/Cache_controller.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694775973677 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "readdata dcache.v(58) " "Verilog HDL Always Construct warning at dcache.v(58): inferring latch(es) for variable \"readdata\", which holds its previous value in one or more paths through the always construct" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1694775973693 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i dcache.v(78) " "Verilog HDL Always Construct warning at dcache.v(78): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1694775973718 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_address dcache.v(188) " "Verilog HDL Always Construct warning at dcache.v(188): inferring latch(es) for variable \"mem_address\", which holds its previous value in one or more paths through the always construct" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1694775973724 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_writedata dcache.v(188) " "Verilog HDL Always Construct warning at dcache.v(188): inferring latch(es) for variable \"mem_writedata\", which holds its previous value in one or more paths through the always construct" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1694775973724 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[0\] dcache.v(188) " "Inferred latch for \"mem_writedata\[0\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[1\] dcache.v(188) " "Inferred latch for \"mem_writedata\[1\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[2\] dcache.v(188) " "Inferred latch for \"mem_writedata\[2\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[3\] dcache.v(188) " "Inferred latch for \"mem_writedata\[3\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[4\] dcache.v(188) " "Inferred latch for \"mem_writedata\[4\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[5\] dcache.v(188) " "Inferred latch for \"mem_writedata\[5\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[6\] dcache.v(188) " "Inferred latch for \"mem_writedata\[6\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[7\] dcache.v(188) " "Inferred latch for \"mem_writedata\[7\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[8\] dcache.v(188) " "Inferred latch for \"mem_writedata\[8\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[9\] dcache.v(188) " "Inferred latch for \"mem_writedata\[9\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[10\] dcache.v(188) " "Inferred latch for \"mem_writedata\[10\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[11\] dcache.v(188) " "Inferred latch for \"mem_writedata\[11\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[12\] dcache.v(188) " "Inferred latch for \"mem_writedata\[12\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[13\] dcache.v(188) " "Inferred latch for \"mem_writedata\[13\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[14\] dcache.v(188) " "Inferred latch for \"mem_writedata\[14\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[15\] dcache.v(188) " "Inferred latch for \"mem_writedata\[15\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[16\] dcache.v(188) " "Inferred latch for \"mem_writedata\[16\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[17\] dcache.v(188) " "Inferred latch for \"mem_writedata\[17\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[18\] dcache.v(188) " "Inferred latch for \"mem_writedata\[18\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[19\] dcache.v(188) " "Inferred latch for \"mem_writedata\[19\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[20\] dcache.v(188) " "Inferred latch for \"mem_writedata\[20\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[21\] dcache.v(188) " "Inferred latch for \"mem_writedata\[21\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[22\] dcache.v(188) " "Inferred latch for \"mem_writedata\[22\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[23\] dcache.v(188) " "Inferred latch for \"mem_writedata\[23\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[24\] dcache.v(188) " "Inferred latch for \"mem_writedata\[24\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[25\] dcache.v(188) " "Inferred latch for \"mem_writedata\[25\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[26\] dcache.v(188) " "Inferred latch for \"mem_writedata\[26\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[27\] dcache.v(188) " "Inferred latch for \"mem_writedata\[27\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[28\] dcache.v(188) " "Inferred latch for \"mem_writedata\[28\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[29\] dcache.v(188) " "Inferred latch for \"mem_writedata\[29\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[30\] dcache.v(188) " "Inferred latch for \"mem_writedata\[30\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[31\] dcache.v(188) " "Inferred latch for \"mem_writedata\[31\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[32\] dcache.v(188) " "Inferred latch for \"mem_writedata\[32\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[33\] dcache.v(188) " "Inferred latch for \"mem_writedata\[33\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[34\] dcache.v(188) " "Inferred latch for \"mem_writedata\[34\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[35\] dcache.v(188) " "Inferred latch for \"mem_writedata\[35\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[36\] dcache.v(188) " "Inferred latch for \"mem_writedata\[36\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[37\] dcache.v(188) " "Inferred latch for \"mem_writedata\[37\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[38\] dcache.v(188) " "Inferred latch for \"mem_writedata\[38\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[39\] dcache.v(188) " "Inferred latch for \"mem_writedata\[39\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[40\] dcache.v(188) " "Inferred latch for \"mem_writedata\[40\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[41\] dcache.v(188) " "Inferred latch for \"mem_writedata\[41\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[42\] dcache.v(188) " "Inferred latch for \"mem_writedata\[42\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[43\] dcache.v(188) " "Inferred latch for \"mem_writedata\[43\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[44\] dcache.v(188) " "Inferred latch for \"mem_writedata\[44\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[45\] dcache.v(188) " "Inferred latch for \"mem_writedata\[45\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[46\] dcache.v(188) " "Inferred latch for \"mem_writedata\[46\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[47\] dcache.v(188) " "Inferred latch for \"mem_writedata\[47\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[48\] dcache.v(188) " "Inferred latch for \"mem_writedata\[48\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[49\] dcache.v(188) " "Inferred latch for \"mem_writedata\[49\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973771 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[50\] dcache.v(188) " "Inferred latch for \"mem_writedata\[50\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973787 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[51\] dcache.v(188) " "Inferred latch for \"mem_writedata\[51\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973787 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[52\] dcache.v(188) " "Inferred latch for \"mem_writedata\[52\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973787 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[53\] dcache.v(188) " "Inferred latch for \"mem_writedata\[53\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973787 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[54\] dcache.v(188) " "Inferred latch for \"mem_writedata\[54\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973787 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[55\] dcache.v(188) " "Inferred latch for \"mem_writedata\[55\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973787 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[56\] dcache.v(188) " "Inferred latch for \"mem_writedata\[56\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973787 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[57\] dcache.v(188) " "Inferred latch for \"mem_writedata\[57\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973787 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[58\] dcache.v(188) " "Inferred latch for \"mem_writedata\[58\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[59\] dcache.v(188) " "Inferred latch for \"mem_writedata\[59\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[60\] dcache.v(188) " "Inferred latch for \"mem_writedata\[60\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[61\] dcache.v(188) " "Inferred latch for \"mem_writedata\[61\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[62\] dcache.v(188) " "Inferred latch for \"mem_writedata\[62\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[63\] dcache.v(188) " "Inferred latch for \"mem_writedata\[63\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[64\] dcache.v(188) " "Inferred latch for \"mem_writedata\[64\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[65\] dcache.v(188) " "Inferred latch for \"mem_writedata\[65\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[66\] dcache.v(188) " "Inferred latch for \"mem_writedata\[66\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[67\] dcache.v(188) " "Inferred latch for \"mem_writedata\[67\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[68\] dcache.v(188) " "Inferred latch for \"mem_writedata\[68\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[69\] dcache.v(188) " "Inferred latch for \"mem_writedata\[69\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[70\] dcache.v(188) " "Inferred latch for \"mem_writedata\[70\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[71\] dcache.v(188) " "Inferred latch for \"mem_writedata\[71\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[72\] dcache.v(188) " "Inferred latch for \"mem_writedata\[72\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[73\] dcache.v(188) " "Inferred latch for \"mem_writedata\[73\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[74\] dcache.v(188) " "Inferred latch for \"mem_writedata\[74\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[75\] dcache.v(188) " "Inferred latch for \"mem_writedata\[75\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[76\] dcache.v(188) " "Inferred latch for \"mem_writedata\[76\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[77\] dcache.v(188) " "Inferred latch for \"mem_writedata\[77\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[78\] dcache.v(188) " "Inferred latch for \"mem_writedata\[78\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[79\] dcache.v(188) " "Inferred latch for \"mem_writedata\[79\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[80\] dcache.v(188) " "Inferred latch for \"mem_writedata\[80\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[81\] dcache.v(188) " "Inferred latch for \"mem_writedata\[81\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[82\] dcache.v(188) " "Inferred latch for \"mem_writedata\[82\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[83\] dcache.v(188) " "Inferred latch for \"mem_writedata\[83\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[84\] dcache.v(188) " "Inferred latch for \"mem_writedata\[84\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[85\] dcache.v(188) " "Inferred latch for \"mem_writedata\[85\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[86\] dcache.v(188) " "Inferred latch for \"mem_writedata\[86\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[87\] dcache.v(188) " "Inferred latch for \"mem_writedata\[87\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[88\] dcache.v(188) " "Inferred latch for \"mem_writedata\[88\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[89\] dcache.v(188) " "Inferred latch for \"mem_writedata\[89\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[90\] dcache.v(188) " "Inferred latch for \"mem_writedata\[90\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[91\] dcache.v(188) " "Inferred latch for \"mem_writedata\[91\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[92\] dcache.v(188) " "Inferred latch for \"mem_writedata\[92\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[93\] dcache.v(188) " "Inferred latch for \"mem_writedata\[93\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[94\] dcache.v(188) " "Inferred latch for \"mem_writedata\[94\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[95\] dcache.v(188) " "Inferred latch for \"mem_writedata\[95\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[96\] dcache.v(188) " "Inferred latch for \"mem_writedata\[96\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[97\] dcache.v(188) " "Inferred latch for \"mem_writedata\[97\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[98\] dcache.v(188) " "Inferred latch for \"mem_writedata\[98\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[99\] dcache.v(188) " "Inferred latch for \"mem_writedata\[99\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[100\] dcache.v(188) " "Inferred latch for \"mem_writedata\[100\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[101\] dcache.v(188) " "Inferred latch for \"mem_writedata\[101\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[102\] dcache.v(188) " "Inferred latch for \"mem_writedata\[102\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[103\] dcache.v(188) " "Inferred latch for \"mem_writedata\[103\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[104\] dcache.v(188) " "Inferred latch for \"mem_writedata\[104\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[105\] dcache.v(188) " "Inferred latch for \"mem_writedata\[105\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[106\] dcache.v(188) " "Inferred latch for \"mem_writedata\[106\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[107\] dcache.v(188) " "Inferred latch for \"mem_writedata\[107\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[108\] dcache.v(188) " "Inferred latch for \"mem_writedata\[108\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[109\] dcache.v(188) " "Inferred latch for \"mem_writedata\[109\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[110\] dcache.v(188) " "Inferred latch for \"mem_writedata\[110\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[111\] dcache.v(188) " "Inferred latch for \"mem_writedata\[111\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[112\] dcache.v(188) " "Inferred latch for \"mem_writedata\[112\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[113\] dcache.v(188) " "Inferred latch for \"mem_writedata\[113\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[114\] dcache.v(188) " "Inferred latch for \"mem_writedata\[114\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[115\] dcache.v(188) " "Inferred latch for \"mem_writedata\[115\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[116\] dcache.v(188) " "Inferred latch for \"mem_writedata\[116\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[117\] dcache.v(188) " "Inferred latch for \"mem_writedata\[117\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[118\] dcache.v(188) " "Inferred latch for \"mem_writedata\[118\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[119\] dcache.v(188) " "Inferred latch for \"mem_writedata\[119\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[120\] dcache.v(188) " "Inferred latch for \"mem_writedata\[120\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[121\] dcache.v(188) " "Inferred latch for \"mem_writedata\[121\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[122\] dcache.v(188) " "Inferred latch for \"mem_writedata\[122\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[123\] dcache.v(188) " "Inferred latch for \"mem_writedata\[123\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[124\] dcache.v(188) " "Inferred latch for \"mem_writedata\[124\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[125\] dcache.v(188) " "Inferred latch for \"mem_writedata\[125\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[126\] dcache.v(188) " "Inferred latch for \"mem_writedata\[126\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_writedata\[127\] dcache.v(188) " "Inferred latch for \"mem_writedata\[127\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[0\] dcache.v(188) " "Inferred latch for \"mem_address\[0\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[1\] dcache.v(188) " "Inferred latch for \"mem_address\[1\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[2\] dcache.v(188) " "Inferred latch for \"mem_address\[2\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[3\] dcache.v(188) " "Inferred latch for \"mem_address\[3\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[4\] dcache.v(188) " "Inferred latch for \"mem_address\[4\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[5\] dcache.v(188) " "Inferred latch for \"mem_address\[5\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[6\] dcache.v(188) " "Inferred latch for \"mem_address\[6\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[7\] dcache.v(188) " "Inferred latch for \"mem_address\[7\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[8\] dcache.v(188) " "Inferred latch for \"mem_address\[8\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[9\] dcache.v(188) " "Inferred latch for \"mem_address\[9\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[10\] dcache.v(188) " "Inferred latch for \"mem_address\[10\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[11\] dcache.v(188) " "Inferred latch for \"mem_address\[11\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[12\] dcache.v(188) " "Inferred latch for \"mem_address\[12\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[13\] dcache.v(188) " "Inferred latch for \"mem_address\[13\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[14\] dcache.v(188) " "Inferred latch for \"mem_address\[14\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[15\] dcache.v(188) " "Inferred latch for \"mem_address\[15\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[16\] dcache.v(188) " "Inferred latch for \"mem_address\[16\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[17\] dcache.v(188) " "Inferred latch for \"mem_address\[17\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[18\] dcache.v(188) " "Inferred latch for \"mem_address\[18\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[19\] dcache.v(188) " "Inferred latch for \"mem_address\[19\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[20\] dcache.v(188) " "Inferred latch for \"mem_address\[20\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[21\] dcache.v(188) " "Inferred latch for \"mem_address\[21\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[22\] dcache.v(188) " "Inferred latch for \"mem_address\[22\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[23\] dcache.v(188) " "Inferred latch for \"mem_address\[23\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[24\] dcache.v(188) " "Inferred latch for \"mem_address\[24\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[25\] dcache.v(188) " "Inferred latch for \"mem_address\[25\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[26\] dcache.v(188) " "Inferred latch for \"mem_address\[26\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[27\] dcache.v(188) " "Inferred latch for \"mem_address\[27\]\" at dcache.v(188)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973788 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[0\] dcache.v(58) " "Inferred latch for \"readdata\[0\]\" at dcache.v(58)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973834 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[1\] dcache.v(58) " "Inferred latch for \"readdata\[1\]\" at dcache.v(58)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973834 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[2\] dcache.v(58) " "Inferred latch for \"readdata\[2\]\" at dcache.v(58)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973834 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[3\] dcache.v(58) " "Inferred latch for \"readdata\[3\]\" at dcache.v(58)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973834 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[4\] dcache.v(58) " "Inferred latch for \"readdata\[4\]\" at dcache.v(58)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973834 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[5\] dcache.v(58) " "Inferred latch for \"readdata\[5\]\" at dcache.v(58)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973834 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[6\] dcache.v(58) " "Inferred latch for \"readdata\[6\]\" at dcache.v(58)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973834 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[7\] dcache.v(58) " "Inferred latch for \"readdata\[7\]\" at dcache.v(58)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973834 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[8\] dcache.v(58) " "Inferred latch for \"readdata\[8\]\" at dcache.v(58)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973834 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[9\] dcache.v(58) " "Inferred latch for \"readdata\[9\]\" at dcache.v(58)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973834 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[10\] dcache.v(58) " "Inferred latch for \"readdata\[10\]\" at dcache.v(58)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973834 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[11\] dcache.v(58) " "Inferred latch for \"readdata\[11\]\" at dcache.v(58)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973834 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[12\] dcache.v(58) " "Inferred latch for \"readdata\[12\]\" at dcache.v(58)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973834 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[13\] dcache.v(58) " "Inferred latch for \"readdata\[13\]\" at dcache.v(58)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973834 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[14\] dcache.v(58) " "Inferred latch for \"readdata\[14\]\" at dcache.v(58)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973834 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[15\] dcache.v(58) " "Inferred latch for \"readdata\[15\]\" at dcache.v(58)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973834 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[16\] dcache.v(58) " "Inferred latch for \"readdata\[16\]\" at dcache.v(58)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973834 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[17\] dcache.v(58) " "Inferred latch for \"readdata\[17\]\" at dcache.v(58)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973834 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[18\] dcache.v(58) " "Inferred latch for \"readdata\[18\]\" at dcache.v(58)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973834 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[19\] dcache.v(58) " "Inferred latch for \"readdata\[19\]\" at dcache.v(58)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973834 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[20\] dcache.v(58) " "Inferred latch for \"readdata\[20\]\" at dcache.v(58)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973834 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[21\] dcache.v(58) " "Inferred latch for \"readdata\[21\]\" at dcache.v(58)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973834 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[22\] dcache.v(58) " "Inferred latch for \"readdata\[22\]\" at dcache.v(58)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973834 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[23\] dcache.v(58) " "Inferred latch for \"readdata\[23\]\" at dcache.v(58)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973834 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[24\] dcache.v(58) " "Inferred latch for \"readdata\[24\]\" at dcache.v(58)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973834 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[25\] dcache.v(58) " "Inferred latch for \"readdata\[25\]\" at dcache.v(58)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973834 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[26\] dcache.v(58) " "Inferred latch for \"readdata\[26\]\" at dcache.v(58)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973850 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[27\] dcache.v(58) " "Inferred latch for \"readdata\[27\]\" at dcache.v(58)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973850 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[28\] dcache.v(58) " "Inferred latch for \"readdata\[28\]\" at dcache.v(58)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973850 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[29\] dcache.v(58) " "Inferred latch for \"readdata\[29\]\" at dcache.v(58)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973850 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[30\] dcache.v(58) " "Inferred latch for \"readdata\[30\]\" at dcache.v(58)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973850 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[31\] dcache.v(58) " "Inferred latch for \"readdata\[31\]\" at dcache.v(58)" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775973850 "|riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "word " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"word\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1694775973990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem_forward_unit cpu:inst\|memory_access_unit:mem_access_unit\|Mem_forward_unit:mem_forward " "Elaborating entity \"Mem_forward_unit\" for hierarchy \"cpu:inst\|memory_access_unit:mem_access_unit\|Mem_forward_unit:mem_forward\"" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/memory_access_unit.v" "mem_forward" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/memory_access_unit.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694775974084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM cpu:inst\|MEM:mem_reg " "Elaborating entity \"MEM\" for hierarchy \"cpu:inst\|MEM:mem_reg\"" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/cpu/cpu.v" "mem_reg" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/cpu/cpu.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694775974084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst2 " "Elaborating entity \"counter\" for hierarchy \"counter:inst2\"" {  } { { "riscv.bdf" "inst2" { Schematic "C:/Users/sandu/OneDrive/Desktop/RISC/riscv.bdf" { { 400 432 600 480 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694775974117 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(18) " "Verilog HDL assignment warning at counter.v(18): truncated value with size 32 to match size of target (4)" {  } { { "../gitt/supportive_modules/supportive_modules/Counter/counter.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/supportive_modules/supportive_modules/Counter/counter.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694775974117 "|riscv|counter:inst2"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "6 " "Found 6 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|tags " "RAM logic \"cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|tags\" is uninferred due to inappropriate RAM size" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "tags" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 37 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1694775980085 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache3\|tags " "RAM logic \"cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache3\|tags\" is uninferred due to inappropriate RAM size" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "tags" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 37 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1694775980085 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache2\|tags " "RAM logic \"cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache2\|tags\" is uninferred due to inappropriate RAM size" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "tags" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 37 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1694775980085 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache1\|tags " "RAM logic \"cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache1\|tags\" is uninferred due to inappropriate RAM size" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "tags" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 37 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1694775980085 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|tags " "RAM logic \"cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|tags\" is uninferred due to inappropriate RAM size" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" "tags" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/icache.v" 27 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1694775980085 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|memory_array " "RAM logic \"cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|memory_array\" is uninferred due to asynchronous read logic" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "memory_array" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 29 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1694775980085 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1694775980085 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/sandu/OneDrive/Desktop/RISC/db/riscv.ram0_Instruction_memory_895be9cc.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/sandu/OneDrive/Desktop/RISC/db/riscv.ram0_Instruction_memory_895be9cc.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1694775980101 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_decode_unit:id_unit\|control:control_unit\|mux_wire_module\[2\] " "LATCH primitive \"cpu:inst\|instruction_decode_unit:id_unit\|control:control_unit\|mux_wire_module\[2\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775980386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_decode_unit:id_unit\|control:control_unit\|mux_wire_module\[1\] " "LATCH primitive \"cpu:inst\|instruction_decode_unit:id_unit\|control:control_unit\|mux_wire_module\[1\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775980386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_decode_unit:id_unit\|control:control_unit\|mux_wire_module\[0\] " "LATCH primitive \"cpu:inst\|instruction_decode_unit:id_unit\|control:control_unit\|mux_wire_module\[0\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775980386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_decode_unit:id_unit\|control:control_unit\|mux_complmnt " "LATCH primitive \"cpu:inst\|instruction_decode_unit:id_unit\|control:control_unit\|mux_complmnt\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775980386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_decode_unit:id_unit\|control:control_unit\|alu_op\[2\] " "LATCH primitive \"cpu:inst\|instruction_decode_unit:id_unit\|control:control_unit\|alu_op\[2\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775980386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_decode_unit:id_unit\|control:control_unit\|alu_op\[1\] " "LATCH primitive \"cpu:inst\|instruction_decode_unit:id_unit\|control:control_unit\|alu_op\[1\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775980386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_decode_unit:id_unit\|control:control_unit\|alu_op\[0\] " "LATCH primitive \"cpu:inst\|instruction_decode_unit:id_unit\|control:control_unit\|alu_op\[0\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775980386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_decode_unit:id_unit\|control:control_unit\|mux_result\[1\] " "LATCH primitive \"cpu:inst\|instruction_decode_unit:id_unit\|control:control_unit\|mux_result\[1\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775980386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_decode_unit:id_unit\|control:control_unit\|mux_result\[0\] " "LATCH primitive \"cpu:inst\|instruction_decode_unit:id_unit\|control:control_unit\|mux_result\[0\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775980386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_decode_unit:id_unit\|control:control_unit\|mux_d_mem " "LATCH primitive \"cpu:inst\|instruction_decode_unit:id_unit\|control:control_unit\|mux_d_mem\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775980386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_decode_unit:id_unit\|control:control_unit\|mux_inp_1 " "LATCH primitive \"cpu:inst\|instruction_decode_unit:id_unit\|control:control_unit\|mux_inp_1\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775980386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_decode_unit:id_unit\|control:control_unit\|mux_inp_2 " "LATCH primitive \"cpu:inst\|instruction_decode_unit:id_unit\|control:control_unit\|mux_inp_2\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-controller/controller.v" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775980386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[1\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[1\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[2\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[2\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[31\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[31\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[30\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[30\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[29\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[29\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[28\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[28\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[27\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[27\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[26\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[26\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[25\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[25\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983505 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[24\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[24\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983505 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[23\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[23\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983505 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[22\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[22\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983505 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[21\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[21\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983505 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[20\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[20\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983505 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[19\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[19\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983505 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[18\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[18\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983505 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[17\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[17\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[16\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[16\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[15\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[15\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[14\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[14\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[13\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[13\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[12\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[12\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[11\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[11\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[10\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[10\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[9\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[9\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[8\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[8\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[7\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[7\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[6\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[6\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[5\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[5\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[4\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[4\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[3\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[3\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[2\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[2\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[1\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[1\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[0\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux2\|out\[0\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[3\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[3\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[4\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[4\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[5\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[5\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[6\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[6\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[7\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[7\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[8\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[8\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[9\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[9\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[10\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[10\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[11\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[11\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[12\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[12\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[13\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[13\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[14\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[14\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[15\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[15\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[16\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[16\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[17\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[17\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[18\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[18\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[19\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[19\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[20\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[20\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[21\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[21\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[22\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[22\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[23\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[23\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[24\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[24\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[25\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[25\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[26\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[26\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[27\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[27\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[28\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[28\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[29\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[29\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[30\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[30\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[31\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[31\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[0\] " "LATCH primitive \"cpu:inst\|instruction_execute_unit:iex_unit\|mux3x1:fwd_mux1\|out\[0\]\" is permanently enabled" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/mux/mux3x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694775983507 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "cpu:inst\|instruction_execute_unit:iex_unit\|mul:mul_unit\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cpu:inst\|instruction_execute_unit:iex_unit\|mul:mul_unit\|Mult2\"" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Mul/mul.v" "Mult2" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Mul/mul.v" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1694775991800 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cpu:inst\|instruction_execute_unit:iex_unit\|mul:mul_unit\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cpu:inst\|instruction_execute_unit:iex_unit\|mul:mul_unit\|Mult0\"" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Mul/mul.v" "Mult0" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Mul/mul.v" 12 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1694775991800 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cpu:inst\|instruction_execute_unit:iex_unit\|mul:mul_unit\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cpu:inst\|instruction_execute_unit:iex_unit\|mul:mul_unit\|Mult1\"" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Mul/mul.v" "Mult1" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Mul/mul.v" 14 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1694775991800 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cpu:inst\|instruction_execute_unit:iex_unit\|mul:mul_unit\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cpu:inst\|instruction_execute_unit:iex_unit\|mul:mul_unit\|Div1\"" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Mul/mul.v" "Div1" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Mul/mul.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1694775991800 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cpu:inst\|instruction_execute_unit:iex_unit\|mul:mul_unit\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cpu:inst\|instruction_execute_unit:iex_unit\|mul:mul_unit\|Mod0\"" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Mul/mul.v" "Mod0" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Mul/mul.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1694775991800 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cpu:inst\|instruction_execute_unit:iex_unit\|mul:mul_unit\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cpu:inst\|instruction_execute_unit:iex_unit\|mul:mul_unit\|Div0\"" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Mul/mul.v" "Div0" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Mul/mul.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1694775991800 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cpu:inst\|instruction_execute_unit:iex_unit\|mul:mul_unit\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cpu:inst\|instruction_execute_unit:iex_unit\|mul:mul_unit\|Mod1\"" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Mul/mul.v" "Mod1" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Mul/mul.v" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1694775991800 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1694775991800 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst\|instruction_execute_unit:iex_unit\|mul:mul_unit\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"cpu:inst\|instruction_execute_unit:iex_unit\|mul:mul_unit\|lpm_mult:Mult2\"" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Mul/mul.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Mul/mul.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694775991863 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst\|instruction_execute_unit:iex_unit\|mul:mul_unit\|lpm_mult:Mult2 " "Instantiated megafunction \"cpu:inst\|instruction_execute_unit:iex_unit\|mul:mul_unit\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 64 " "Parameter \"LPM_WIDTHA\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694775991863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694775991863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 96 " "Parameter \"LPM_WIDTHP\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694775991863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 96 " "Parameter \"LPM_WIDTHR\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694775991863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694775991863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694775991863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694775991863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694775991863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694775991863 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Mul/mul.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Mul/mul.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694775991863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_hdt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_hdt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_hdt " "Found entity 1: mult_hdt" {  } { { "db/mult_hdt.tdf" "" { Text "C:/Users/sandu/OneDrive/Desktop/RISC/db/mult_hdt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775991941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775991941 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst\|instruction_execute_unit:iex_unit\|mul:mul_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"cpu:inst\|instruction_execute_unit:iex_unit\|mul:mul_unit\|lpm_mult:Mult0\"" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Mul/mul.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Mul/mul.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694775991957 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst\|instruction_execute_unit:iex_unit\|mul:mul_unit\|lpm_mult:Mult0 " "Instantiated megafunction \"cpu:inst\|instruction_execute_unit:iex_unit\|mul:mul_unit\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694775991957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694775991957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694775991957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694775991957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694775991957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694775991957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694775991957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694775991957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694775991957 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Mul/mul.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Mul/mul.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694775991957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/sandu/OneDrive/Desktop/RISC/db/mult_46t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775992050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775992050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst\|instruction_execute_unit:iex_unit\|mul:mul_unit\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"cpu:inst\|instruction_execute_unit:iex_unit\|mul:mul_unit\|lpm_mult:Mult1\"" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Mul/mul.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Mul/mul.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694775992083 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst\|instruction_execute_unit:iex_unit\|mul:mul_unit\|lpm_mult:Mult1 " "Instantiated megafunction \"cpu:inst\|instruction_execute_unit:iex_unit\|mul:mul_unit\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694775992083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694775992083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694775992083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694775992083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694775992083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694775992083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694775992083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694775992083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694775992083 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Mul/mul.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Mul/mul.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694775992083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/sandu/OneDrive/Desktop/RISC/db/mult_7dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775992176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775992176 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst\|instruction_execute_unit:iex_unit\|mul:mul_unit\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"cpu:inst\|instruction_execute_unit:iex_unit\|mul:mul_unit\|lpm_divide:Div1\"" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Mul/mul.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Mul/mul.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694775992216 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst\|instruction_execute_unit:iex_unit\|mul:mul_unit\|lpm_divide:Div1 " "Instantiated megafunction \"cpu:inst\|instruction_execute_unit:iex_unit\|mul:mul_unit\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694775992216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694775992216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694775992216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694775992216 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Mul/mul.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Mul/mul.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694775992216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "C:/Users/sandu/OneDrive/Desktop/RISC/db/lpm_divide_hkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775992279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775992279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/sandu/OneDrive/Desktop/RISC/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775992295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775992295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Users/sandu/OneDrive/Desktop/RISC/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775992435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775992435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/sandu/OneDrive/Desktop/RISC/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775992561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775992561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/sandu/OneDrive/Desktop/RISC/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775992648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775992648 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst\|instruction_execute_unit:iex_unit\|mul:mul_unit\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"cpu:inst\|instruction_execute_unit:iex_unit\|mul:mul_unit\|lpm_divide:Mod0\"" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Mul/mul.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Mul/mul.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694775992668 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst\|instruction_execute_unit:iex_unit\|mul:mul_unit\|lpm_divide:Mod0 " "Instantiated megafunction \"cpu:inst\|instruction_execute_unit:iex_unit\|mul:mul_unit\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694775992668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694775992668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694775992668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694775992668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694775992668 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Mul/mul.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Mul/mul.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694775992668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cqo " "Found entity 1: lpm_divide_cqo" {  } { { "db/lpm_divide_cqo.tdf" "" { Text "C:/Users/sandu/OneDrive/Desktop/RISC/db/lpm_divide_cqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775992740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775992740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/sandu/OneDrive/Desktop/RISC/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775992750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775992750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "C:/Users/sandu/OneDrive/Desktop/RISC/db/lpm_abs_i0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775992797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775992797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst\|instruction_execute_unit:iex_unit\|mul:mul_unit\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"cpu:inst\|instruction_execute_unit:iex_unit\|mul:mul_unit\|lpm_divide:Div0\"" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Mul/mul.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Mul/mul.v" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694775992813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst\|instruction_execute_unit:iex_unit\|mul:mul_unit\|lpm_divide:Div0 " "Instantiated megafunction \"cpu:inst\|instruction_execute_unit:iex_unit\|mul:mul_unit\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694775992813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694775992813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694775992813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694775992813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694775992813 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Mul/mul.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Mul/mul.v" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694775992813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_92p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_92p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_92p " "Found entity 1: lpm_divide_92p" {  } { { "db/lpm_divide_92p.tdf" "" { Text "C:/Users/sandu/OneDrive/Desktop/RISC/db/lpm_divide_92p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775992892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775992892 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst\|instruction_execute_unit:iex_unit\|mul:mul_unit\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"cpu:inst\|instruction_execute_unit:iex_unit\|mul:mul_unit\|lpm_divide:Mod1\"" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Mul/mul.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Mul/mul.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694775992924 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst\|instruction_execute_unit:iex_unit\|mul:mul_unit\|lpm_divide:Mod1 " "Instantiated megafunction \"cpu:inst\|instruction_execute_unit:iex_unit\|mul:mul_unit\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694775992924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694775992924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694775992924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694775992924 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Mul/mul.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Mul/mul.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694775992924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "C:/Users/sandu/OneDrive/Desktop/RISC/db/lpm_divide_kcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694775993018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694775993018 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:inst\|instruction_execute_unit:iex_unit\|mul:mul_unit\|lpm_mult:Mult2\|mult_hdt:auto_generated\|mac_mult15 " "Synthesized away node \"cpu:inst\|instruction_execute_unit:iex_unit\|mul:mul_unit\|lpm_mult:Mult2\|mult_hdt:auto_generated\|mac_mult15\"" {  } { { "db/mult_hdt.tdf" "" { Text "C:/Users/sandu/OneDrive/Desktop/RISC/db/mult_hdt.tdf" 68 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Mul/mul.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Mul/mul.v" 15 -1 0 } } { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/instruction_execute_unit.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/instruction_execute_unit.v" 50 0 0 } } { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/cpu/cpu.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/cpu/cpu.v" 243 0 0 } } { "riscv.bdf" "" { Schematic "C:/Users/sandu/OneDrive/Desktop/RISC/riscv.bdf" { { 96 440 632 304 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694775993881 "|riscv|cpu:inst|instruction_execute_unit:iex_unit|mul:mul_unit|lpm_mult:Mult2|mult_hdt:auto_generated|mac_mult15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:inst\|instruction_execute_unit:iex_unit\|mul:mul_unit\|lpm_mult:Mult2\|mult_hdt:auto_generated\|mac_out16 " "Synthesized away node \"cpu:inst\|instruction_execute_unit:iex_unit\|mul:mul_unit\|lpm_mult:Mult2\|mult_hdt:auto_generated\|mac_out16\"" {  } { { "db/mult_hdt.tdf" "" { Text "C:/Users/sandu/OneDrive/Desktop/RISC/db/mult_hdt.tdf" 128 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Mul/mul.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/32bit-Int-Mul/mul.v" 15 -1 0 } } { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/instruction_execute_unit.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/units/instruction_execute_unit.v" 50 0 0 } } { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/cpu/cpu.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/cpu/cpu.v" 243 0 0 } } { "riscv.bdf" "" { Schematic "C:/Users/sandu/OneDrive/Desktop/RISC/riscv.bdf" { { 96 440 632 304 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694775993881 "|riscv|cpu:inst|instruction_execute_unit:iex_unit|mul:mul_unit|lpm_mult:Mult2|mult_hdt:auto_generated|mac_out16"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1694775993881 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1694775993881 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "922 " "Ignored 922 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "124 " "Ignored 124 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1694775995462 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "798 " "Ignored 798 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1694775995462 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1694775995462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[64\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[64\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995541 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[32\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995541 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[0\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995541 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[96\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[96\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995541 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[65\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[65\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995541 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[33\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995541 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[1\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995541 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[97\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[97\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995541 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[68\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[68\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[0\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995541 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[36\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[0\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995541 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[4\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[0\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995541 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[100\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[100\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[0\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995541 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[69\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[69\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[37\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[5\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[101\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[101\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[70\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[70\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[38\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[6\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[102\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[102\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[71\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[71\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[39\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[7\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[103\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[103\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[72\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[72\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[40\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[8\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[104\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[104\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[73\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[73\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[41\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[9\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[105\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[105\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[76\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[76\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[0\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[44\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[0\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[12\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[0\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[108\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[108\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[0\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[77\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[77\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[45\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[13\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[109\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[109\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[78\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[78\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[46\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[14\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[110\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[110\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[79\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[79\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[47\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[15\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[111\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[111\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[80\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[80\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[48\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[16\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[112\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[112\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[81\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[81\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[49\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[17\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[113\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[113\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[84\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[84\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[0\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[52\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[0\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[20\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[0\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[116\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[116\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[0\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[85\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[85\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[53\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[21\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[117\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[117\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[86\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[86\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[54\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[22\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[118\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[118\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[87\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[87\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[55\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[23\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[119\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[119\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[88\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[88\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[56\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[24\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[120\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[120\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[89\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[89\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[57\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[25\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[121\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[121\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[92\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[92\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[0\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[60\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[0\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[28\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[0\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[124\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[124\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[0\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[93\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[93\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[61\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[29\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[125\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[125\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[94\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[94\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[62\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[30\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[126\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[126\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[95\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[95\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[63\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[31\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[127\] " "Latch cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|readdata\[127\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|instruction_fetch_unit:if_unit\|icache:myicache\|Instruction_memory:my_i_memory\|counter\[1\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 180 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/i-cache/imem_for_icache.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[7\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|EX:ex_reg\|result_mux_4_out\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|EX:ex_reg\|result_mux_4_out\[5\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[8\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|EX:ex_reg\|result_mux_4_out\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|EX:ex_reg\|result_mux_4_out\[4\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[6\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|EX:ex_reg\|result_mux_4_out\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|EX:ex_reg\|result_mux_4_out\[5\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[5\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|EX:ex_reg\|result_mux_4_out\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|EX:ex_reg\|result_mux_4_out\[4\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[4\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|EX:ex_reg\|result_mux_4_out\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|EX:ex_reg\|result_mux_4_out\[5\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[3\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|EX:ex_reg\|result_mux_4_out\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|EX:ex_reg\|result_mux_4_out\[4\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[2\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|EX:ex_reg\|result_mux_4_out\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|EX:ex_reg\|result_mux_4_out\[5\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[1\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|EX:ex_reg\|result_mux_4_out\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|EX:ex_reg\|result_mux_4_out\[4\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[0\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|EX:ex_reg\|result_mux_4_out\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|EX:ex_reg\|result_mux_4_out\[5\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[15\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|EX:ex_reg\|result_mux_4_out\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|EX:ex_reg\|result_mux_4_out\[4\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[16\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|EX:ex_reg\|result_mux_4_out\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|EX:ex_reg\|result_mux_4_out\[5\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[17\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|EX:ex_reg\|result_mux_4_out\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|EX:ex_reg\|result_mux_4_out\[4\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[18\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|EX:ex_reg\|result_mux_4_out\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|EX:ex_reg\|result_mux_4_out\[5\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[19\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|EX:ex_reg\|result_mux_4_out\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|EX:ex_reg\|result_mux_4_out\[4\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[20\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|EX:ex_reg\|result_mux_4_out\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|EX:ex_reg\|result_mux_4_out\[5\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[21\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|EX:ex_reg\|result_mux_4_out\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|EX:ex_reg\|result_mux_4_out\[4\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[22\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|EX:ex_reg\|result_mux_4_out\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|EX:ex_reg\|result_mux_4_out\[5\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[23\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|EX:ex_reg\|result_mux_4_out\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|EX:ex_reg\|result_mux_4_out\[4\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[9\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|EX:ex_reg\|result_mux_4_out\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|EX:ex_reg\|result_mux_4_out\[5\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[10\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|EX:ex_reg\|result_mux_4_out\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|EX:ex_reg\|result_mux_4_out\[4\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[11\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|EX:ex_reg\|result_mux_4_out\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|EX:ex_reg\|result_mux_4_out\[5\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[12\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|EX:ex_reg\|result_mux_4_out\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|EX:ex_reg\|result_mux_4_out\[4\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[13\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|EX:ex_reg\|result_mux_4_out\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|EX:ex_reg\|result_mux_4_out\[5\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[14\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|EX:ex_reg\|result_mux_4_out\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|EX:ex_reg\|result_mux_4_out\[4\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[24\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|EX:ex_reg\|result_mux_4_out\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|EX:ex_reg\|result_mux_4_out\[5\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[25\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|EX:ex_reg\|result_mux_4_out\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|EX:ex_reg\|result_mux_4_out\[4\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[26\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|EX:ex_reg\|result_mux_4_out\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|EX:ex_reg\|result_mux_4_out\[5\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[27\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|EX:ex_reg\|result_mux_4_out\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|EX:ex_reg\|result_mux_4_out\[4\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[28\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|EX:ex_reg\|result_mux_4_out\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|EX:ex_reg\|result_mux_4_out\[5\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[29\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|EX:ex_reg\|result_mux_4_out\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|EX:ex_reg\|result_mux_4_out\[4\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[30\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|EX:ex_reg\|result_mux_4_out\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|EX:ex_reg\|result_mux_4_out\[5\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[31\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|readdata\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|EX:ex_reg\|result_mux_4_out\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|EX:ex_reg\|result_mux_4_out\[4\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/pipeline/EX.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dcache.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[71\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[71\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[39\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[7\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[103\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[103\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[40\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[72\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[72\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[8\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[104\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[104\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[70\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[70\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[38\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[6\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[102\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[102\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[37\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[69\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[69\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[5\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[101\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[101\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[68\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[68\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[36\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[4\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[100\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[100\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[35\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[67\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[67\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[3\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[99\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[99\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[66\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[66\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995557 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[34\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[2\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[98\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[98\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[33\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[65\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[65\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[1\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[97\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[97\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[64\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[64\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[32\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[0\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[96\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[96\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[47\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[79\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[79\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[15\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[111\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[111\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[80\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[80\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[48\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[16\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[112\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[112\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[49\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[81\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[81\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[17\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[113\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[113\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[82\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[82\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[50\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[18\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[114\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[114\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[51\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[83\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[83\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[19\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[115\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[115\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[84\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[84\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[52\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[20\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[116\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[116\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[53\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[85\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[85\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[21\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[117\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[117\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[86\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[86\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[54\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[22\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[118\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[118\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[55\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[87\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[87\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[23\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[119\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[119\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[73\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[73\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[41\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[9\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[105\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[105\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[42\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[74\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[74\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[10\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[106\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[106\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[75\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[75\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[43\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[11\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[107\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[107\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[44\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[76\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[76\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[12\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[108\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[108\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[77\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[77\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[45\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[13\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[109\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[109\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[46\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[78\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[78\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[14\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[110\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[110\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[88\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[88\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[56\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[24\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[120\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[120\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[57\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[89\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[89\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[25\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[121\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[121\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[90\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[90\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[58\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995573 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[26\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[122\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[122\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[59\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[91\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[91\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[27\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[123\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[123\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[92\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[92\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[60\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[28\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[124\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[124\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[61\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[93\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[93\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[29\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[125\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[125\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[94\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[94\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[62\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[30\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[126\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[126\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[63\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[95\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[95\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[31\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[127\] " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|readdata\[127\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~455 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~455 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~207 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~207 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~199 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~199 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~463 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~463 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~359 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~359 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~111 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~111 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~103 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~103 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~367 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~367 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~327 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~327 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~79 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~79 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~71 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~71 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~335 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~335 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~487 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~487 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~239 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~239 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~231 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~231 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~495 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~495 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~407 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~407 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~183 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~183 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~151 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~151 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~439 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~439 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~287 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~287 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~63 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~63 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~31 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~31 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~319 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~319 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~279 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~279 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~55 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~55 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~23 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~23 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~311 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~311 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~415 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~415 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~191 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~191 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~159 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~159 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~447 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~447 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~295 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~295 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~167 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~167 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~39 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~39 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~423 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~423 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~271 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~271 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~143 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~143 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~15 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~15 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~399 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~399 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~263 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~263 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~135 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~135 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~7 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~391 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~391 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~303 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~303 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~175 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~175 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~47 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~47 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~431 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~431 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~223 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~223 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~351 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~351 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~95 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~95 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~479 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~479 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~247 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~247 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995588 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~375 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~375 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~119 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~119 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~503 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~503 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~215 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~215 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~343 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~343 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~87 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~87 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~471 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~471 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~255 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~255 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~383 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~383 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~127 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~127 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~511 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~511 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~519 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~519 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~224 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~224 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~104 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~104 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~96 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~96 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~232 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~232 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~208 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~208 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~88 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~88 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~80 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~80 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~216 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~216 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~192 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~192 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~72 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~72 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~64 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~64 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~200 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~200 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~240 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~240 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~120 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~120 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~112 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~112 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~248 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~248 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~416 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~416 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~400 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~400 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~384 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~384 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~432 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~432 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~296 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~296 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~280 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~280 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~264 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~264 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~312 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~312 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~288 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~288 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~272 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~272 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~256 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~256 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~304 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~304 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~424 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~424 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~408 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~408 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~392 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~392 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~440 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~440 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~144 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~144 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~136 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~136 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~128 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~128 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~152 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~152 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~40 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~40 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~48 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~48 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~32 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~32 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~56 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~56 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~8 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~16 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~16 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~0 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~24 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~24 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~168 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~168 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~176 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~176 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~160 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~160 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~184 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~184 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~480 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~480 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~464 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~464 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~448 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~448 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~496 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~496 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~360 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~360 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~344 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~344 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~328 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~328 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~376 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~376 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~352 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~352 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~336 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~336 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~320 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~320 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~368 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~368 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~488 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~488 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~472 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~472 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~456 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~456 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~504 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~504 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~512 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~512 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~358 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~358 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~110 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~110 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~102 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~102 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~366 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~366 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995604 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~342 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~342 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~94 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~94 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~86 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~86 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~350 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~350 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~326 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~326 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~78 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~78 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~70 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~70 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~334 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~334 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~126 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~126 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~374 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~374 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~118 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~118 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~382 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~382 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~406 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~406 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~422 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~422 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~390 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~390 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~438 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~438 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~158 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~158 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~174 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~174 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~142 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~142 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~190 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~190 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~150 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~150 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~166 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~166 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~134 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~134 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~182 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~182 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~414 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~414 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~430 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~430 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~398 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~398 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~446 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~446 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~294 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~294 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~54 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~54 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~38 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~38 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~310 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~310 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~270 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~270 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~30 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~30 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~14 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~14 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~286 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~286 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~262 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~262 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~22 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~22 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~6 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~6 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~278 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~278 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~302 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~302 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~62 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~62 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~46 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~46 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~318 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~318 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~486 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~486 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~470 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~470 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~454 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~454 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~502 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~502 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~222 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~222 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~238 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~238 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~206 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~206 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~254 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~254 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~214 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~214 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~230 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~230 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~198 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~198 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~246 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~246 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~494 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~494 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~478 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~478 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~462 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~462 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~510 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~510 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~518 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~518 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~453 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~453 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~357 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~357 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~325 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~325 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~485 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~485 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~213 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~117 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~117 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~85 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~85 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~245 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~245 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~197 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~197 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~101 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~101 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~69 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~69 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~229 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~229 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~469 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~469 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~373 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~373 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~341 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~341 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~501 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~501 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~397 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~397 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~285 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~285 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~269 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~269 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~413 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~413 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~173 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~173 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~61 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~61 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~45 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~45 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~189 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~189 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~141 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~141 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~29 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~29 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~157 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~157 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~429 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~429 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~317 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~317 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~301 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~301 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~445 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~445 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~149 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~149 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~277 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~277 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~21 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~21 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~405 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~405 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~165 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~165 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~293 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~293 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~37 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~37 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~421 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~421 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~133 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~133 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~261 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~261 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~5 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~389 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~389 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~181 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~181 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~309 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~309 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~53 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~53 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~437 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~437 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~237 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~237 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~365 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~365 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~109 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~109 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~493 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~493 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~221 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~221 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~349 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~349 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~93 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~93 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~477 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~477 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~205 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~205 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995620 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~333 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~333 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~77 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~77 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~461 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~461 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~253 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~253 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~381 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~381 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~125 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~125 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~509 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~509 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~517 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~517 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~212 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~212 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~92 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~92 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~84 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~84 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~220 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~220 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~108 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~108 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~228 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~228 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~100 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~100 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~236 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~236 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~76 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~76 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~196 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~196 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~68 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~68 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~204 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~204 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~244 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~244 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~124 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~124 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~116 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~116 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~252 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~252 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~396 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~396 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~420 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~420 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~388 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~388 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~428 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~428 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~284 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~284 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~308 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~308 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~276 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~276 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~316 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~316 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~268 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~268 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~292 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~292 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~260 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~260 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~300 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~300 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~412 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~412 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~436 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~436 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~404 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~404 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~444 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~444 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~140 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~140 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~148 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~148 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~132 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~132 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~156 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~156 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~44 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~44 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~52 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~52 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~36 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~36 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~60 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~60 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~12 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~12 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~20 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~20 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~4 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~28 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~28 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~172 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~172 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~180 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~180 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~164 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~164 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~188 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~188 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~372 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~372 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~364 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~364 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~356 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~356 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~380 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~380 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~468 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~468 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~460 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~460 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~452 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~452 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~476 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~476 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~340 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~340 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~332 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~332 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~324 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~324 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~348 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~348 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~492 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~492 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~500 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~500 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~484 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~484 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~508 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~508 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~516 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~516 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~227 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~227 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~355 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~355 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~99 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~99 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~483 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~483 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~331 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~331 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~203 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~203 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~75 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~75 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~459 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~459 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~195 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~195 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~323 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~323 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~67 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~67 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~451 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~451 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~235 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~235 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~363 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~363 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~107 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~107 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~491 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~491 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~403 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~403 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~179 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~179 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~147 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~147 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~435 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~435 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~283 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~283 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~59 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~59 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~27 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~27 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~315 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~315 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~275 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~275 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~51 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~51 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~19 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~19 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~307 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~307 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~411 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~411 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~187 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~187 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~155 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~155 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~443 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~443 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~291 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~291 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~43 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~43 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~35 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~35 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~299 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~299 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~387 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~387 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~139 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~139 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~131 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~131 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~395 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~395 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~259 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~259 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~11 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~11 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~3 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~267 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~267 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~419 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~419 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~171 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~171 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~163 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~163 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~427 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~427 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~371 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~371 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~123 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~123 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~115 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~115 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~379 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~379 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~219 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~219 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~467 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~467 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~211 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~211 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~475 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~475 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~91 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~91 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~339 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~339 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~83 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~83 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~347 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~347 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~499 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~499 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~251 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~251 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~243 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~243 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~507 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~507 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~515 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~515 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995635 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~210 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~210 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~90 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~90 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~82 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~82 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~218 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~218 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~226 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~226 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~106 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~106 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~98 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~98 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~234 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~234 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~194 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~194 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~74 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~74 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~66 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~66 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~202 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~202 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~242 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~242 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~122 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~122 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~114 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~114 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~250 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~250 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~394 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~394 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~298 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~298 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~266 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~266 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~426 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~426 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~402 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~402 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~306 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~306 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~274 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~274 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~434 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~434 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~386 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~386 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~290 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~290 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~258 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~258 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~418 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~418 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~410 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~410 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~314 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~314 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~282 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~282 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~442 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~442 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~162 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~162 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~50 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~50 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~34 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~34 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~178 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~178 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~138 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~138 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~26 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~26 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~10 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~10 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~154 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~154 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~130 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~130 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~18 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~18 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~2 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~146 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~146 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~170 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~170 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~58 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~58 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~42 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~42 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~186 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~186 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~482 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~482 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~370 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~370 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~354 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~354 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~498 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~498 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~458 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~458 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~346 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~346 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~330 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~330 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~474 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~474 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~450 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~450 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~338 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~338 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~322 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~322 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~466 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~466 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~490 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~490 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~378 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~378 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~362 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~362 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~506 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~506 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~514 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~514 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~329 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~329 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~105 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~105 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~73 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~73 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~361 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~361 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~337 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~337 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~113 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~113 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~81 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~81 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~369 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~369 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~321 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~321 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~97 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~97 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~65 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~65 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~353 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~353 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~345 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~345 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~121 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~121 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~89 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~89 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~377 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~377 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~393 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~393 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~153 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~153 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~137 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~137 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~409 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~409 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~417 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~417 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~177 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~177 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~161 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~161 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~433 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~433 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~385 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~385 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~145 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~145 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~129 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~129 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~401 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~401 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~425 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~425 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~185 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~185 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~169 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~169 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~441 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~441 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~289 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~289 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~41 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~41 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~33 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~33 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~297 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~297 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~273 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~273 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~25 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~25 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~17 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~17 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~281 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~281 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~257 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~257 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~9 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~1 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~265 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~265 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~305 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~305 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~57 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~57 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~49 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~49 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~313 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~313 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~465 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~465 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~217 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~217 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~209 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~209 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~473 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~473 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~481 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~481 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~233 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~233 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~225 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~225 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~489 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~489 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~449 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~449 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~201 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~201 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~193 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~193 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~457 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~457 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~497 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~497 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~249 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~249 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~241 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~241 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~505 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~505 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~513 " "Latch cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~513 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[3\]" {  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694775995651 ""}  } { { "../gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/sandu/OneDrive/Desktop/gitt/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694775995651 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1694776004168 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1667 " "1667 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1694776015984 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sandu/OneDrive/Desktop/RISC/output_files/riscv.map.smsg " "Generated suppressed messages file C:/Users/sandu/OneDrive/Desktop/RISC/output_files/riscv.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694776016688 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1694776017379 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694776017379 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12780 " "Implemented 12780 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1694776018260 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1694776018260 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12690 " "Implemented 12690 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1694776018260 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "30 " "Implemented 30 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1694776018260 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1694776018260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1664 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1664 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4898 " "Peak virtual memory: 4898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694776018476 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 15 16:36:58 2023 " "Processing ended: Fri Sep 15 16:36:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694776018476 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:57 " "Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694776018476 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694776018476 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694776018476 ""}
