-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions
-- and other software and tools, and its AMPP partner logic
-- functions, and any output files from any of the foregoing
-- (including device programming or simulation files), and any
-- associated documentation or information are expressly subject
-- to the terms and conditions of the Intel Program License
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- Quartus Prime generated Memory Initialization File (.mif)

WIDTH=32;
DEPTH=16;

ADDRESS_RADIX=BIN;
DATA_RADIX=BIN;

CONTENT BEGIN
0000		:	0110000101100011010100111000000110
0001		:	0011001011001011101001110100000110
0010		:	1000110101011001101001001100000110
0011		:	1001111001000011001101001000000010
0100		:	1000000011110010010111000100000010
0101		:	1001011110111011011101001000000010
0110		:	0100110011100010000110001000000010
0111		:	0000100000100010101100101100000010
1000		:	0000101010100010001110010100000010
1001		:	0000110110001001110010001000000010
1010		:	0100100001011011101000100100001010
1011		:	0001010001110011101011011000001010
1100		:	0011010000001010000000110100001010
1101		:	0010110111010010101100011100001010
1110		:	1000111101110010101011001100001010

1111  :   0;
END;
