Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jul 18 02:48:34 2019
| Host         : Victor running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sap_1_timing_summary_routed.rpt -pb sap_1_timing_summary_routed.pb -rpx sap_1_timing_summary_routed.rpx -warn_on_violation
| Design       : sap_1
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 128 register/latch pins with no clock driven by root clock pin: btnC (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: U4/addr2_reg[0]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: U4/addr2_reg[1]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: U4/addr2_reg[2]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: U4/addr2_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 428 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.715        0.000                      0                   69        0.203        0.000                      0                   69        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.715        0.000                      0                   69        0.203        0.000                      0                   69        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.715ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.715ns  (required time - arrival time)
  Source:                 U4/addr2_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/Q_tmp_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.813ns  (logic 0.678ns (24.099%)  route 2.135ns (75.901%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.459ns = ( 17.459 - 10.000 ) 
    Source Clock Delay      (SCD):    8.098ns = ( 13.098 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.236    10.757    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.881 f  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    11.448    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.544 f  CLK_BUFG_inst/O
                         net (fo=47, routed)          1.554    13.098    U4/addr2_reg[0]_2
    SLICE_X30Y31         FDCE                                         r  U4/addr2_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDCE (Prop_fdce_C_Q)         0.524    13.622 r  U4/addr2_reg[2]/Q
                         net (fo=25, routed)          0.736    14.358    U4/addr2_reg_n_1_[2]
    SLICE_X31Y31         LUT4 (Prop_lut4_I2_O)        0.154    14.512 r  U4/D_instruction_register_reg[7]_i_1/O
                         net (fo=16, routed)          1.400    15.912    U3/E[0]
    SLICE_X31Y27         FDCE                                         r  U3/Q_tmp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.985    15.326    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    15.426 r  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    15.937    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.028 r  CLK_BUFG_inst/O
                         net (fo=47, routed)          1.431    17.459    U3/Q_tmp_reg[0]_0
    SLICE_X31Y27         FDCE                                         r  U3/Q_tmp_reg[3]/C
                         clock pessimism              0.611    18.070    
                         clock uncertainty           -0.035    18.035    
    SLICE_X31Y27         FDCE (Setup_fdce_C_CE)      -0.408    17.627    U3/Q_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         17.627    
                         arrival time                         -15.912    
  -------------------------------------------------------------------
                         slack                                  1.715    

Slack (MET) :             1.849ns  (required time - arrival time)
  Source:                 U4/addr2_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U8/Q_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.910ns  (logic 0.583ns (20.035%)  route 2.327ns (79.965%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.467ns = ( 17.467 - 10.000 ) 
    Source Clock Delay      (SCD):    8.100ns = ( 13.100 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.236    10.757    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.881 f  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    11.448    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.544 f  CLK_BUFG_inst/O
                         net (fo=47, routed)          1.556    13.100    U4/addr2_reg[0]_2
    SLICE_X31Y32         FDCE                                         r  U4/addr2_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDCE (Prop_fdce_C_Q)         0.459    13.559 r  U4/addr2_reg[1]/Q
                         net (fo=26, routed)          0.871    14.430    U4/addr2_reg_n_1_[1]
    SLICE_X32Y31         LUT4 (Prop_lut4_I2_O)        0.124    14.554 r  U4/D_output_register_reg[7]_i_1/O
                         net (fo=16, routed)          1.456    16.010    U8/E[0]
    SLICE_X14Y29         FDCE                                         r  U8/Q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.985    15.326    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    15.426 r  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    15.937    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.028 r  CLK_BUFG_inst/O
                         net (fo=47, routed)          1.439    17.467    U8/Q_reg[0]_0
    SLICE_X14Y29         FDCE                                         r  U8/Q_reg[4]/C
                         clock pessimism              0.596    18.063    
                         clock uncertainty           -0.035    18.028    
    SLICE_X14Y29         FDCE (Setup_fdce_C_CE)      -0.169    17.859    U8/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         17.859    
                         arrival time                         -16.010    
  -------------------------------------------------------------------
                         slack                                  1.849    

Slack (MET) :             1.849ns  (required time - arrival time)
  Source:                 U4/addr2_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U8/Q_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.910ns  (logic 0.583ns (20.035%)  route 2.327ns (79.965%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.467ns = ( 17.467 - 10.000 ) 
    Source Clock Delay      (SCD):    8.100ns = ( 13.100 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.236    10.757    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.881 f  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    11.448    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.544 f  CLK_BUFG_inst/O
                         net (fo=47, routed)          1.556    13.100    U4/addr2_reg[0]_2
    SLICE_X31Y32         FDCE                                         r  U4/addr2_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDCE (Prop_fdce_C_Q)         0.459    13.559 r  U4/addr2_reg[1]/Q
                         net (fo=26, routed)          0.871    14.430    U4/addr2_reg_n_1_[1]
    SLICE_X32Y31         LUT4 (Prop_lut4_I2_O)        0.124    14.554 r  U4/D_output_register_reg[7]_i_1/O
                         net (fo=16, routed)          1.456    16.010    U8/E[0]
    SLICE_X14Y29         FDCE                                         r  U8/Q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.985    15.326    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    15.426 r  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    15.937    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.028 r  CLK_BUFG_inst/O
                         net (fo=47, routed)          1.439    17.467    U8/Q_reg[0]_0
    SLICE_X14Y29         FDCE                                         r  U8/Q_reg[6]/C
                         clock pessimism              0.596    18.063    
                         clock uncertainty           -0.035    18.028    
    SLICE_X14Y29         FDCE (Setup_fdce_C_CE)      -0.169    17.859    U8/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         17.859    
                         arrival time                         -16.010    
  -------------------------------------------------------------------
                         slack                                  1.849    

Slack (MET) :             1.849ns  (required time - arrival time)
  Source:                 U4/addr2_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U8/Q_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.910ns  (logic 0.583ns (20.035%)  route 2.327ns (79.965%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.467ns = ( 17.467 - 10.000 ) 
    Source Clock Delay      (SCD):    8.100ns = ( 13.100 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.236    10.757    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.881 f  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    11.448    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.544 f  CLK_BUFG_inst/O
                         net (fo=47, routed)          1.556    13.100    U4/addr2_reg[0]_2
    SLICE_X31Y32         FDCE                                         r  U4/addr2_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDCE (Prop_fdce_C_Q)         0.459    13.559 r  U4/addr2_reg[1]/Q
                         net (fo=26, routed)          0.871    14.430    U4/addr2_reg_n_1_[1]
    SLICE_X32Y31         LUT4 (Prop_lut4_I2_O)        0.124    14.554 r  U4/D_output_register_reg[7]_i_1/O
                         net (fo=16, routed)          1.456    16.010    U8/E[0]
    SLICE_X14Y29         FDCE                                         r  U8/Q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.985    15.326    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    15.426 r  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    15.937    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.028 r  CLK_BUFG_inst/O
                         net (fo=47, routed)          1.439    17.467    U8/Q_reg[0]_0
    SLICE_X14Y29         FDCE                                         r  U8/Q_reg[7]/C
                         clock pessimism              0.596    18.063    
                         clock uncertainty           -0.035    18.028    
    SLICE_X14Y29         FDCE (Setup_fdce_C_CE)      -0.169    17.859    U8/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         17.859    
                         arrival time                         -16.010    
  -------------------------------------------------------------------
                         slack                                  1.849    

Slack (MET) :             1.873ns  (required time - arrival time)
  Source:                 U4/addr2_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U8/Q_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.882ns  (logic 0.583ns (20.228%)  route 2.299ns (79.772%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.464ns = ( 17.464 - 10.000 ) 
    Source Clock Delay      (SCD):    8.100ns = ( 13.100 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.236    10.757    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.881 f  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    11.448    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.544 f  CLK_BUFG_inst/O
                         net (fo=47, routed)          1.556    13.100    U4/addr2_reg[0]_2
    SLICE_X31Y32         FDCE                                         r  U4/addr2_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDCE (Prop_fdce_C_Q)         0.459    13.559 r  U4/addr2_reg[1]/Q
                         net (fo=26, routed)          0.871    14.430    U4/addr2_reg_n_1_[1]
    SLICE_X32Y31         LUT4 (Prop_lut4_I2_O)        0.124    14.554 r  U4/D_output_register_reg[7]_i_1/O
                         net (fo=16, routed)          1.428    15.983    U8/E[0]
    SLICE_X14Y27         FDCE                                         r  U8/Q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.985    15.326    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    15.426 r  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    15.937    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.028 r  CLK_BUFG_inst/O
                         net (fo=47, routed)          1.436    17.464    U8/Q_reg[0]_0
    SLICE_X14Y27         FDCE                                         r  U8/Q_reg[5]/C
                         clock pessimism              0.596    18.060    
                         clock uncertainty           -0.035    18.025    
    SLICE_X14Y27         FDCE (Setup_fdce_C_CE)      -0.169    17.856    U8/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         17.856    
                         arrival time                         -15.983    
  -------------------------------------------------------------------
                         slack                                  1.873    

Slack (MET) :             2.001ns  (required time - arrival time)
  Source:                 U4/addr2_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/Q_tmp_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.514ns  (logic 0.678ns (26.965%)  route 1.836ns (73.035%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.461ns = ( 17.461 - 10.000 ) 
    Source Clock Delay      (SCD):    8.098ns = ( 13.098 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.236    10.757    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.881 f  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    11.448    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.544 f  CLK_BUFG_inst/O
                         net (fo=47, routed)          1.554    13.098    U4/addr2_reg[0]_2
    SLICE_X30Y31         FDCE                                         r  U4/addr2_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDCE (Prop_fdce_C_Q)         0.524    13.622 r  U4/addr2_reg[2]/Q
                         net (fo=25, routed)          0.736    14.358    U4/addr2_reg_n_1_[2]
    SLICE_X31Y31         LUT4 (Prop_lut4_I2_O)        0.154    14.512 r  U4/D_instruction_register_reg[7]_i_1/O
                         net (fo=16, routed)          1.101    15.613    U3/E[0]
    SLICE_X35Y29         FDCE                                         r  U3/Q_tmp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.985    15.326    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    15.426 r  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    15.937    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.028 r  CLK_BUFG_inst/O
                         net (fo=47, routed)          1.433    17.461    U3/Q_tmp_reg[0]_0
    SLICE_X35Y29         FDCE                                         r  U3/Q_tmp_reg[0]/C
                         clock pessimism              0.596    18.057    
                         clock uncertainty           -0.035    18.022    
    SLICE_X35Y29         FDCE (Setup_fdce_C_CE)      -0.408    17.614    U3/Q_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         17.614    
                         arrival time                         -15.613    
  -------------------------------------------------------------------
                         slack                                  2.001    

Slack (MET) :             2.001ns  (required time - arrival time)
  Source:                 U4/addr2_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/Q_tmp_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.514ns  (logic 0.678ns (26.965%)  route 1.836ns (73.035%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.461ns = ( 17.461 - 10.000 ) 
    Source Clock Delay      (SCD):    8.098ns = ( 13.098 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.236    10.757    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.881 f  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    11.448    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.544 f  CLK_BUFG_inst/O
                         net (fo=47, routed)          1.554    13.098    U4/addr2_reg[0]_2
    SLICE_X30Y31         FDCE                                         r  U4/addr2_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDCE (Prop_fdce_C_Q)         0.524    13.622 r  U4/addr2_reg[2]/Q
                         net (fo=25, routed)          0.736    14.358    U4/addr2_reg_n_1_[2]
    SLICE_X31Y31         LUT4 (Prop_lut4_I2_O)        0.154    14.512 r  U4/D_instruction_register_reg[7]_i_1/O
                         net (fo=16, routed)          1.101    15.613    U3/E[0]
    SLICE_X35Y29         FDCE                                         r  U3/Q_tmp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.985    15.326    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    15.426 r  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    15.937    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.028 r  CLK_BUFG_inst/O
                         net (fo=47, routed)          1.433    17.461    U3/Q_tmp_reg[0]_0
    SLICE_X35Y29         FDCE                                         r  U3/Q_tmp_reg[1]/C
                         clock pessimism              0.596    18.057    
                         clock uncertainty           -0.035    18.022    
    SLICE_X35Y29         FDCE (Setup_fdce_C_CE)      -0.408    17.614    U3/Q_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         17.614    
                         arrival time                         -15.613    
  -------------------------------------------------------------------
                         slack                                  2.001    

Slack (MET) :             2.001ns  (required time - arrival time)
  Source:                 U4/addr2_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/Q_tmp_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.514ns  (logic 0.678ns (26.965%)  route 1.836ns (73.035%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.461ns = ( 17.461 - 10.000 ) 
    Source Clock Delay      (SCD):    8.098ns = ( 13.098 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.236    10.757    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.881 f  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    11.448    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.544 f  CLK_BUFG_inst/O
                         net (fo=47, routed)          1.554    13.098    U4/addr2_reg[0]_2
    SLICE_X30Y31         FDCE                                         r  U4/addr2_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDCE (Prop_fdce_C_Q)         0.524    13.622 r  U4/addr2_reg[2]/Q
                         net (fo=25, routed)          0.736    14.358    U4/addr2_reg_n_1_[2]
    SLICE_X31Y31         LUT4 (Prop_lut4_I2_O)        0.154    14.512 r  U4/D_instruction_register_reg[7]_i_1/O
                         net (fo=16, routed)          1.101    15.613    U3/E[0]
    SLICE_X35Y29         FDCE                                         r  U3/Q_tmp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.985    15.326    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    15.426 r  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    15.937    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.028 r  CLK_BUFG_inst/O
                         net (fo=47, routed)          1.433    17.461    U3/Q_tmp_reg[0]_0
    SLICE_X35Y29         FDCE                                         r  U3/Q_tmp_reg[2]/C
                         clock pessimism              0.596    18.057    
                         clock uncertainty           -0.035    18.022    
    SLICE_X35Y29         FDCE (Setup_fdce_C_CE)      -0.408    17.614    U3/Q_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         17.614    
                         arrival time                         -15.613    
  -------------------------------------------------------------------
                         slack                                  2.001    

Slack (MET) :             2.045ns  (required time - arrival time)
  Source:                 U4/addr2_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U8/Q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.710ns  (logic 0.583ns (21.510%)  route 2.127ns (78.490%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.464ns = ( 17.464 - 10.000 ) 
    Source Clock Delay      (SCD):    8.100ns = ( 13.100 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.236    10.757    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.881 f  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    11.448    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.544 f  CLK_BUFG_inst/O
                         net (fo=47, routed)          1.556    13.100    U4/addr2_reg[0]_2
    SLICE_X31Y32         FDCE                                         r  U4/addr2_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDCE (Prop_fdce_C_Q)         0.459    13.559 r  U4/addr2_reg[1]/Q
                         net (fo=26, routed)          0.871    14.430    U4/addr2_reg_n_1_[1]
    SLICE_X32Y31         LUT4 (Prop_lut4_I2_O)        0.124    14.554 r  U4/D_output_register_reg[7]_i_1/O
                         net (fo=16, routed)          1.256    15.811    U8/E[0]
    SLICE_X12Y27         FDCE                                         r  U8/Q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.985    15.326    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    15.426 r  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    15.937    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.028 r  CLK_BUFG_inst/O
                         net (fo=47, routed)          1.436    17.464    U8/Q_reg[0]_0
    SLICE_X12Y27         FDCE                                         r  U8/Q_reg[1]/C
                         clock pessimism              0.596    18.060    
                         clock uncertainty           -0.035    18.025    
    SLICE_X12Y27         FDCE (Setup_fdce_C_CE)      -0.169    17.856    U8/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         17.856    
                         arrival time                         -15.811    
  -------------------------------------------------------------------
                         slack                                  2.045    

Slack (MET) :             2.045ns  (required time - arrival time)
  Source:                 U4/addr2_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U8/Q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.710ns  (logic 0.583ns (21.510%)  route 2.127ns (78.490%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.464ns = ( 17.464 - 10.000 ) 
    Source Clock Delay      (SCD):    8.100ns = ( 13.100 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.236    10.757    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.881 f  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    11.448    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.544 f  CLK_BUFG_inst/O
                         net (fo=47, routed)          1.556    13.100    U4/addr2_reg[0]_2
    SLICE_X31Y32         FDCE                                         r  U4/addr2_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDCE (Prop_fdce_C_Q)         0.459    13.559 r  U4/addr2_reg[1]/Q
                         net (fo=26, routed)          0.871    14.430    U4/addr2_reg_n_1_[1]
    SLICE_X32Y31         LUT4 (Prop_lut4_I2_O)        0.124    14.554 r  U4/D_output_register_reg[7]_i_1/O
                         net (fo=16, routed)          1.256    15.811    U8/E[0]
    SLICE_X12Y27         FDCE                                         r  U8/Q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.985    15.326    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    15.426 r  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    15.937    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.028 r  CLK_BUFG_inst/O
                         net (fo=47, routed)          1.436    17.464    U8/Q_reg[0]_0
    SLICE_X12Y27         FDCE                                         r  U8/Q_reg[2]/C
                         clock pessimism              0.596    18.060    
                         clock uncertainty           -0.035    18.025    
    SLICE_X12Y27         FDCE (Setup_fdce_C_CE)      -0.169    17.856    U8/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         17.856    
                         arrival time                         -15.811    
  -------------------------------------------------------------------
                         slack                                  2.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 U4/T_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/T_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.330ns  (logic 0.215ns (65.070%)  route 0.115ns (34.930%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns = ( 8.390 - 5.000 ) 
    Source Clock Delay      (SCD):    2.520ns = ( 7.520 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.856ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.796     6.679    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.724 f  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     6.938    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.964 f  CLK_BUFG_inst/O
                         net (fo=47, routed)          0.557     7.520    U4/addr2_reg[0]_2
    SLICE_X30Y32         FDCE                                         r  U4/T_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDCE (Prop_fdce_C_Q)         0.167     7.687 r  U4/T_reg[0]/Q
                         net (fo=6, routed)           0.115     7.803    U4/T[0]
    SLICE_X31Y32         LUT4 (Prop_lut4_I2_O)        0.048     7.851 r  U4/T[2]_i_1/O
                         net (fo=1, routed)           0.000     7.851    U4/T[2]_i_1_n_1
    SLICE_X31Y32         FDCE                                         r  U4/T_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.116     7.243    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.299 f  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     7.537    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.566 f  CLK_BUFG_inst/O
                         net (fo=47, routed)          0.824     8.390    U4/addr2_reg[0]_2
    SLICE_X31Y32         FDCE                                         r  U4/T_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.856     7.533    
    SLICE_X31Y32         FDCE (Hold_fdce_C_D)         0.114     7.647    U4/T_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.647    
                         arrival time                           7.851    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 U4/T_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/T_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.327ns  (logic 0.212ns (64.750%)  route 0.115ns (35.251%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns = ( 8.390 - 5.000 ) 
    Source Clock Delay      (SCD):    2.520ns = ( 7.520 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.856ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.796     6.679    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.724 f  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     6.938    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.964 f  CLK_BUFG_inst/O
                         net (fo=47, routed)          0.557     7.520    U4/addr2_reg[0]_2
    SLICE_X30Y32         FDCE                                         r  U4/T_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDCE (Prop_fdce_C_Q)         0.167     7.687 r  U4/T_reg[0]/Q
                         net (fo=6, routed)           0.115     7.803    U4/T[0]
    SLICE_X31Y32         LUT4 (Prop_lut4_I0_O)        0.045     7.848 r  U4/T[1]_i_1/O
                         net (fo=1, routed)           0.000     7.848    U4/T[1]_i_1_n_1
    SLICE_X31Y32         FDCE                                         r  U4/T_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.116     7.243    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.299 f  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     7.537    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.566 f  CLK_BUFG_inst/O
                         net (fo=47, routed)          0.824     8.390    U4/addr2_reg[0]_2
    SLICE_X31Y32         FDCE                                         r  U4/T_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.856     7.533    
    SLICE_X31Y32         FDCE (Hold_fdce_C_D)         0.098     7.631    U4/T_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.631    
                         arrival time                           7.848    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U9/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U9/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.556     1.439    U9/clk
    SLICE_X13Y21         FDRE                                         r  U9/refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  U9/refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.688    U9/refresh_counter_reg_n_1_[7]
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.796 r  U9/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.796    U9/refresh_counter_reg[4]_i_1_n_5
    SLICE_X13Y21         FDRE                                         r  U9/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.824     1.951    U9/clk
    SLICE_X13Y21         FDRE                                         r  U9/refresh_counter_reg[7]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X13Y21         FDRE (Hold_fdre_C_D)         0.105     1.544    U9/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U9/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U9/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.556     1.439    U9/clk
    SLICE_X13Y22         FDRE                                         r  U9/refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  U9/refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.688    U9/refresh_counter_reg_n_1_[11]
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.796 r  U9/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.796    U9/refresh_counter_reg[8]_i_1_n_5
    SLICE_X13Y22         FDRE                                         r  U9/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.823     1.950    U9/clk
    SLICE_X13Y22         FDRE                                         r  U9/refresh_counter_reg[11]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X13Y22         FDRE (Hold_fdre_C_D)         0.105     1.544    U9/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U9/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U9/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.554     1.437    U9/clk
    SLICE_X13Y23         FDRE                                         r  U9/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  U9/refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.686    U9/refresh_counter_reg_n_1_[15]
    SLICE_X13Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.794 r  U9/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.794    U9/refresh_counter_reg[12]_i_1_n_5
    SLICE_X13Y23         FDRE                                         r  U9/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.821     1.948    U9/clk
    SLICE_X13Y23         FDRE                                         r  U9/refresh_counter_reg[15]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X13Y23         FDRE (Hold_fdre_C_D)         0.105     1.542    U9/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U9/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U9/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.557     1.440    U9/clk
    SLICE_X13Y20         FDRE                                         r  U9/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  U9/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.689    U9/refresh_counter_reg_n_1_[3]
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.797 r  U9/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.797    U9/refresh_counter_reg[0]_i_1_n_5
    SLICE_X13Y20         FDRE                                         r  U9/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.825     1.952    U9/clk
    SLICE_X13Y20         FDRE                                         r  U9/refresh_counter_reg[3]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X13Y20         FDRE (Hold_fdre_C_D)         0.105     1.545    U9/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U9/refresh_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U9/refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.554     1.437    U9/clk
    SLICE_X13Y23         FDRE                                         r  U9/refresh_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  U9/refresh_counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.683    U9/refresh_counter_reg_n_1_[12]
    SLICE_X13Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.798 r  U9/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.798    U9/refresh_counter_reg[12]_i_1_n_8
    SLICE_X13Y23         FDRE                                         r  U9/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.821     1.948    U9/clk
    SLICE_X13Y23         FDRE                                         r  U9/refresh_counter_reg[12]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X13Y23         FDRE (Hold_fdre_C_D)         0.105     1.542    U9/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U9/refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U9/refresh_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.556     1.439    U9/clk
    SLICE_X13Y21         FDRE                                         r  U9/refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  U9/refresh_counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.685    U9/refresh_counter_reg_n_1_[4]
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.800 r  U9/refresh_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.800    U9/refresh_counter_reg[4]_i_1_n_8
    SLICE_X13Y21         FDRE                                         r  U9/refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.824     1.951    U9/clk
    SLICE_X13Y21         FDRE                                         r  U9/refresh_counter_reg[4]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X13Y21         FDRE (Hold_fdre_C_D)         0.105     1.544    U9/refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U9/refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U9/refresh_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.556     1.439    U9/clk
    SLICE_X13Y22         FDRE                                         r  U9/refresh_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  U9/refresh_counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.685    U9/refresh_counter_reg_n_1_[8]
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.800 r  U9/refresh_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.800    U9/refresh_counter_reg[8]_i_1_n_8
    SLICE_X13Y22         FDRE                                         r  U9/refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.823     1.950    U9/clk
    SLICE_X13Y22         FDRE                                         r  U9/refresh_counter_reg[8]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X13Y22         FDRE (Hold_fdre_C_D)         0.105     1.544    U9/refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U9/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U9/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.554     1.437    U9/clk
    SLICE_X13Y23         FDRE                                         r  U9/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  U9/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.109     1.688    U9/refresh_counter_reg_n_1_[14]
    SLICE_X13Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.799 r  U9/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.799    U9/refresh_counter_reg[12]_i_1_n_6
    SLICE_X13Y23         FDRE                                         r  U9/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.821     1.948    U9/clk
    SLICE_X13Y23         FDRE                                         r  U9/refresh_counter_reg[14]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X13Y23         FDRE (Hold_fdre_C_D)         0.105     1.542    U9/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y28   U0/Q_tmp_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y28   U0/Q_tmp_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y28   U0/Q_tmp_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y28   U0/Q_tmp_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y31   U1/Q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y28   U1/Q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y28   U1/Q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y28   U1/Q_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y31   U1/Q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y27   U3/Q_tmp_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y32   U3/Q_tmp_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y32   U3/Q_tmp_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y28   U5/Q_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y28   U0/Q_tmp_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y28   U0/Q_tmp_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y28   U0/Q_tmp_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y28   U0/Q_tmp_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y29   U3/Q_tmp_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y32   U4/T_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y32   U4/T_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y32   U4/T_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y32   U4/addr2_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y32   U4/addr2_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y31   U4/addr2_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y31   U4/addr2_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y28   U0/Q_tmp_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y28   U0/Q_tmp_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y28   U0/Q_tmp_reg[2]/C



