define({"topics":[{"title":"<ph>1.3.1<\/ph>\nLive Update Memory layout for MIPS based MCUs","href":"GUID-CE30DBCB-0371-4004-B608-9F1179A88AC2.html","attributes":{"data-id":"live-update-memory-layout-for-mips-based-mcus"},"menu":{"hasChildren":false},"tocID":"live-update-memory-layout-for-mips-based-mcus-d252e123","topics":[]},{"title":"<ph>1.3.2<\/ph>\nLive Update Memory layout for CORTEX-M based MCUs","href":"GUID-6A53B73C-F6D7-404B-A6C1-C4FDA3ECFF86.html","attributes":{"data-id":"live-update-memory-layout-for-cortex-m-based-mcus"},"menu":{"hasChildren":false},"tocID":"live-update-memory-layout-for-cortex-m-based-mcus-d252e131","topics":[]}]});