
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.031749                       # Number of seconds simulated
sim_ticks                                 31749179500                       # Number of ticks simulated
final_tick                               458949619500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 107736                       # Simulator instruction rate (inst/s)
host_op_rate                                   180606                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               34205363                       # Simulator tick rate (ticks/s)
host_mem_usage                                2212324                       # Number of bytes of host memory used
host_seconds                                   928.19                       # Real time elapsed on the host
sim_insts                                   100000004                       # Number of instructions simulated
sim_ops                                     167636864                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             36096                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             84672                       # Number of bytes read from this memory
system.physmem.bytes_read::total               120768                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        36096                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36096                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                564                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               1323                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1887                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst              1136911                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data              2666904                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 3803815                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst         1136911                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1136911                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst             1136911                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data             2666904                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                3803815                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       1253.098744                       # Cycle average of tags in use
system.l2.total_refs                             7999                       # Total number of references to valid blocks.
system.l2.sampled_refs                           1421                       # Sample count of references to valid blocks.
system.l2.avg_refs                           5.629134                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           132.298001                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             494.641633                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             626.159110                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.008075                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.030191                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.038218                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.076483                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                   19                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                 7602                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    7621                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3199                       # number of Writeback hits
system.l2.Writeback_hits::total                  3199                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data               2973                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2973                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                    19                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 10575                       # number of demand (read+write) hits
system.l2.demand_hits::total                    10594                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   19                       # number of overall hits
system.l2.overall_hits::cpu.data                10575                       # number of overall hits
system.l2.overall_hits::total                   10594                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                564                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                681                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1245                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              642                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 642                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 564                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1323                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1887                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                564                       # number of overall misses
system.l2.overall_misses::cpu.data               1323                       # number of overall misses
system.l2.overall_misses::total                  1887                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     30296500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     37852500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        68149000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     33754500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      33754500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      30296500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      71607000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        101903500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     30296500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     71607000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       101903500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              583                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data             8283                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                8866                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3199                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3199                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           3615                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3615                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               583                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             11898                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                12481                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              583                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            11898                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               12481                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.967410                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.082217                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.140424                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.177593                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.177593                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.967410                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.111195                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.151190                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.967410                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.111195                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.151190                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53717.198582                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 55583.700441                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54738.152610                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52577.102804                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52577.102804                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53717.198582                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 54124.716553                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54002.914679                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53717.198582                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 54124.716553                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54002.914679                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           564                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           681                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1245                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          642                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            642                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            564                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1323                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1887                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           564                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1323                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1887                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     23429500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     29570500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     53000000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     26009000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     26009000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     23429500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     55579500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     79009000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     23429500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     55579500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     79009000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.967410                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.082217                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.140424                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.177593                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.177593                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.967410                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.111195                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.151190                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.967410                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.111195                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.151190                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41541.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 43422.173275                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42570.281124                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40512.461059                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40512.461059                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41541.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 42010.204082                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41870.164282                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41541.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 42010.204082                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41870.164282                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                16365467                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16365467                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1118605                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9560427                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9219921                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.438381                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                         63498359                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           19458602                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      123286100                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    16365467                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            9219921                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      34720783                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 4994675                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                5411187                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  18754354                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                418608                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           63457512                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.298515                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.504445                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 29324991     46.21%     46.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1978377      3.12%     49.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   823364      1.30%     50.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  4886197      7.70%     58.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1606060      2.53%     60.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1737454      2.74%     63.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  3117244      4.91%     68.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  2653701      4.18%     72.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 17330124     27.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             63457512                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.257731                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.941564                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 22324374                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               3898262                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  32690480                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                677449                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                3866940                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              204876085                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                3866940                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 24055095                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  670677                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  31544937                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3319856                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              201078263                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  4259                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 245883                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents               2005361                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents             3396                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           236040214                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             491091538                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        300767715                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         190323823                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             199815753                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 36224388                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   8123813                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             32981798                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             9072580                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2364091                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           970720                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  194287207                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               21175                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 183733794                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           1261680                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        26630420                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     40745469                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           9455                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      63457512                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.895383                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.916367                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7532738     11.87%     11.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             8715246     13.73%     25.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            13456870     21.21%     46.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10349295     16.31%     63.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             9328348     14.70%     77.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             7101177     11.19%     89.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             4762905      7.51%     96.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             2027248      3.19%     99.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              183685      0.29%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        63457512                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  411184      9.43%      9.43% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      9.43% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      9.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               3687801     84.54%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 253854      5.82%     99.79% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  9322      0.21%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            150812      0.08%      0.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             106963491     58.22%     58.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     58.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     58.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            36920359     20.09%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             31775317     17.29%     95.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7923815      4.31%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              183733794                       # Type of FU issued
system.cpu.iq.rate                           2.893520                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     4362161                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.023742                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          315314018                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         147345685                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    122536489                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           121234917                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           73602309                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     57463922                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              125591268                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                62353875                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          2217107                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      4584158                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         5103                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         9202                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1842708                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           108                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                3866940                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   32336                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  7126                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           194308382                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            230131                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              32981798                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              9072580                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   2022                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4766                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           9202                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1133723                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       101879                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1235602                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             181226155                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              31103552                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2507633                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     38768473                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 13444601                       # Number of branches executed
system.cpu.iew.exec_stores                    7664921                       # Number of stores executed
system.cpu.iew.exec_rate                     2.854029                       # Inst execution rate
system.cpu.iew.wb_sent                      180512778                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     180000411                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 139608132                       # num instructions producing a value
system.cpu.iew.wb_consumers                 213882415                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       2.834725                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.652733                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        26671480                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11720                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1118605                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     59590572                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.813144                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.916630                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     17450072     29.28%     29.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     11036746     18.52%     47.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      5168998      8.67%     56.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      7075229     11.87%     68.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      4325433      7.26%     75.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1528166      2.56%     78.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1315255      2.21%     80.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1323041      2.22%     82.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     10367632     17.40%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     59590572                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000004                       # Number of instructions committed
system.cpu.commit.committedOps              167636864                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       35627503                       # Number of memory references committed
system.cpu.commit.loads                      28397632                       # Number of loads committed
system.cpu.commit.membars                       11720                       # Number of memory barriers committed
system.cpu.commit.branches                   12626847                       # Number of branches committed
system.cpu.commit.fp_insts                   54683874                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 135087436                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              10367632                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    243531284                       # The number of ROB reads
system.cpu.rob.rob_writes                   392494294                       # The number of ROB writes
system.cpu.timesIdled                             612                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           40847                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000004                       # Number of Instructions Simulated
system.cpu.committedOps                     167636864                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000004                       # Number of Instructions Simulated
system.cpu.cpi                               0.634984                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.634984                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.574844                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.574844                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                265283793                       # number of integer regfile reads
system.cpu.int_regfile_writes               162248662                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  96837289                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 51848952                       # number of floating regfile writes
system.cpu.misc_regfile_reads                73918858                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                     25                       # number of replacements
system.cpu.icache.tagsinuse                490.238094                       # Cycle average of tags in use
system.cpu.icache.total_refs                 18753650                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    583                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               32167.495712                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     490.238094                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.478748                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.478748                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     18753650                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18753650                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      18753650                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18753650                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     18753650                       # number of overall hits
system.cpu.icache.overall_hits::total        18753650                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          704                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           704                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          704                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            704                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          704                       # number of overall misses
system.cpu.icache.overall_misses::total           704                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     37113000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     37113000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     37113000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     37113000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     37113000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     37113000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     18754354                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18754354                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     18754354                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18754354                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     18754354                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18754354                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000038                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000038                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 52717.329545                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52717.329545                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 52717.329545                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52717.329545                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 52717.329545                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52717.329545                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           13                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           13                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          121                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          121                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          121                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          121                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          121                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          121                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          583                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          583                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          583                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          583                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          583                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          583                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     31072000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     31072000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     31072000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     31072000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     31072000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     31072000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53296.740995                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53296.740995                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53296.740995                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53296.740995                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53296.740995                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53296.740995                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                  10878                       # number of replacements
system.cpu.dcache.tagsinuse                976.815804                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 36093907                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  11898                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                3033.611279                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     976.815804                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.953922                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.953922                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     28867654                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28867654                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      7226253                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7226253                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      36093907                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36093907                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     36093907                       # number of overall hits
system.cpu.dcache.overall_hits::total        36093907                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        15446                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15446                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         3618                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3618                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        19064                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          19064                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        19064                       # number of overall misses
system.cpu.dcache.overall_misses::total         19064                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    250510500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    250510500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     74454000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     74454000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    324964500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    324964500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    324964500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    324964500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     28883100                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28883100                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      7229871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7229871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     36112971                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36112971                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     36112971                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36112971                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000535                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000535                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000500                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000500                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000528                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000528                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000528                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000528                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 16218.470802                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16218.470802                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 20578.772803                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20578.772803                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 17045.976710                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17045.976710                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 17045.976710                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17045.976710                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1003                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                26                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.576923                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         3199                       # number of writebacks
system.cpu.dcache.writebacks::total              3199                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         7163                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         7163                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         7166                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7166                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         7166                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7166                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         8283                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8283                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3615                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3615                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        11898                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        11898                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        11898                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        11898                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    122182000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    122182000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     67102000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     67102000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    189284000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    189284000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    189284000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    189284000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000287                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000287                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000500                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000500                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000329                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000329                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000329                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000329                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 14750.935651                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14750.935651                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 18562.102351                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 18562.102351                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 15908.892251                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15908.892251                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 15908.892251                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15908.892251                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
