EESchema Schematic File Version 4
LIBS:edc-mux-board-fpga-cache
EELAYER 29 0
EELAYER END
$Descr USLedger 17000 11000
encoding utf-8
Sheet 22 25
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Text HLabel 1850 7950 2    50   Input ~ 0
DIN[0..15]
Text HLabel 1900 8350 2    50   Output ~ 0
DOUT[0..15]
Text HLabel 1950 9050 0    50   Input ~ 0
BCLK[0..15]
Text HLabel 2050 9250 0    50   Input ~ 0
WCLK[0..15]
$Comp
L SW-Intel:10CL040YF484I7G U?
U 7 1 5CE23571
P 2850 2200
F 0 "U?" H 3550 1000 50  0000 C CNN
F 1 "10CL040YF484I7G" H 2450 3400 50  0000 C CNN
F 2 "SW-Intel:FBGA-484_23.0x23.0mm_Layout22x22_P1.0mm" H 5550 3100 50  0001 C CNN
F 3 "https://www.intel.com/content/www/us/en/programmable/products/fpga/cyclone-series/cyclone-10/cyclone-10-lp/support.html" H 5550 3100 50  0001 C CNN
	7    2850 2200
	1    0    0    -1  
$EndComp
$Comp
L SW-Intel:10CL040YF484I7G U?
U 8 1 5CE31F4E
P 6850 2200
F 0 "U?" H 7550 1000 50  0000 C CNN
F 1 "10CL040YF484I7G" H 6450 3400 50  0000 C CNN
F 2 "SW-Intel:FBGA-484_23.0x23.0mm_Layout22x22_P1.0mm" H 9550 3100 50  0001 C CNN
F 3 "https://www.intel.com/content/www/us/en/programmable/products/fpga/cyclone-series/cyclone-10/cyclone-10-lp/support.html" H 9550 3100 50  0001 C CNN
	8    6850 2200
	1    0    0    -1  
$EndComp
$Comp
L SW-Intel:10CL040YF484I7G U?
U 9 1 5CE40D51
P 12600 9200
F 0 "U?" H 13300 8000 50  0000 C CNN
F 1 "10CL040YF484I7G" H 12200 10400 50  0000 C CNN
F 2 "SW-Intel:FBGA-484_23.0x23.0mm_Layout22x22_P1.0mm" H 15300 10100 50  0001 C CNN
F 3 "https://www.intel.com/content/www/us/en/programmable/products/fpga/cyclone-series/cyclone-10/cyclone-10-lp/support.html" H 15300 10100 50  0001 C CNN
	9    12600 9200
	1    0    0    -1  
$EndComp
$Comp
L SW-Intel:10CL040YF484I7G U?
U 10 1 5CE47E45
P 15300 4150
F 0 "U?" H 16000 2950 50  0000 C CNN
F 1 "10CL040YF484I7G" H 14900 5350 50  0000 C CNN
F 2 "SW-Intel:FBGA-484_23.0x23.0mm_Layout22x22_P1.0mm" H 18000 5050 50  0001 C CNN
F 3 "https://www.intel.com/content/www/us/en/programmable/products/fpga/cyclone-series/cyclone-10/cyclone-10-lp/support.html" H 18000 5050 50  0001 C CNN
	10   15300 4150
	1    0    0    -1  
$EndComp
$Comp
L SW-Intel:10CL040YF484I7G U?
U 11 1 5CE52138
P 15450 1150
F 0 "U?" H 16150 -50 50  0000 C CNN
F 1 "10CL040YF484I7G" H 15050 2350 50  0000 C CNN
F 2 "SW-Intel:FBGA-484_23.0x23.0mm_Layout22x22_P1.0mm" H 18150 2050 50  0001 C CNN
F 3 "https://www.intel.com/content/www/us/en/programmable/products/fpga/cyclone-series/cyclone-10/cyclone-10-lp/support.html" H 18150 2050 50  0001 C CNN
	11   15450 1150
	1    0    0    -1  
$EndComp
$Comp
L SW-Intel:10CL040YF484I7G U?
U 12 1 5CE5F62A
P 10150 9750
F 0 "U?" H 10850 8550 50  0000 C CNN
F 1 "10CL040YF484I7G" H 9750 10950 50  0000 C CNN
F 2 "SW-Intel:FBGA-484_23.0x23.0mm_Layout22x22_P1.0mm" H 12850 10650 50  0001 C CNN
F 3 "https://www.intel.com/content/www/us/en/programmable/products/fpga/cyclone-series/cyclone-10/cyclone-10-lp/support.html" H 12850 10650 50  0001 C CNN
	12   10150 9750
	1    0    0    -1  
$EndComp
Text Label 1750 3000 2    50   ~ 0
BCLK0
Text Label 1750 2900 2    50   ~ 0
WCLK0
Text Label 1750 3100 2    50   ~ 0
DOUT0
Text Label 1750 3300 2    50   ~ 0
DIN0
Text Label 1750 2200 2    50   ~ 0
BCLK1
Text Label 1750 2100 2    50   ~ 0
WCLK1
Text Label 3950 1300 0    50   ~ 0
DOUT1
Text Label 3950 1400 0    50   ~ 0
DIN1
Text Label 3900 1900 0    50   ~ 0
BCLK2
Text Label 3900 2000 0    50   ~ 0
WCLK2
Text Label 3900 2100 0    50   ~ 0
DOUT2
Text Label 3900 2200 0    50   ~ 0
DIN2
Text Label 3900 2700 0    50   ~ 0
BCLK3
Text Label 3900 2800 0    50   ~ 0
WCLK3
Text Label 14750 8450 2    50   ~ 0
DOUT3
Text Label 14750 8350 2    50   ~ 0
DIN3
$Comp
L SW-Intel:10CL040YF484I7G U?
U 4 1 5CE97E21
P 15150 7700
AR Path="/5CC3E5DC/5CE97E21" Ref="U?"  Part="4" 
AR Path="/5CC6CC1A/5CD304E3/5CE97E21" Ref="U?"  Part="4" 
F 0 "U?" H 15600 7800 50  0000 L CNN
F 1 "10CL040YF484I7G" H 15600 7700 50  0000 L CNN
F 2 "SW-Intel:FBGA-484_23.0x23.0mm_Layout22x22_P1.0mm" H 17850 8600 50  0001 C CNN
F 3 "https://www.intel.com/content/www/us/en/programmable/products/fpga/cyclone-series/cyclone-10/cyclone-10-lp/support.html" H 17850 8600 50  0001 C CNN
	4    15150 7700
	1    0    0    -1  
$EndComp
Text Label 5400 2000 0    50   ~ 0
BCLK2
Text Label 5400 2100 0    50   ~ 0
WCLK2
Text Label 5400 2200 0    50   ~ 0
DOUT2
Text Label 5400 2300 0    50   ~ 0
DIN2
$EndSCHEMATC
