// Seed: 4109380316
module module_0 (
    output tri0 id_0,
    input tri id_1,
    output supply0 id_2,
    input supply0 id_3,
    input supply1 id_4,
    output supply0 id_5,
    output supply0 id_6
);
  logic id_8;
  ;
endmodule
module module_1 #(
    parameter id_10 = 32'd36
) (
    input tri id_0,
    output wor id_1,
    output tri0 id_2
    , _id_10,
    output uwire id_3,
    output wor id_4,
    input uwire id_5,
    input wire id_6,
    input supply1 id_7,
    output uwire id_8
);
  wire [id_10 : -1] id_11;
  or primCall (id_3, id_0, id_12, id_6);
  wire id_12;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_1,
      id_6,
      id_6,
      id_1,
      id_3
  );
  logic id_13;
endmodule
