# UART_Design
Modular UART implementation in Verilog with baud rate generator, transmitter, receiver, and GTKWave-based simulation.
