
*** Running vivado
    with args -log simple_processor_slice_app_module_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source simple_processor_slice_app_module_0_0.tcl


****** Vivado v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source simple_processor_slice_app_module_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/HLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.cache/ip 
Command: synth_design -top simple_processor_slice_app_module_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'simple_processor_slice_app_module_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6328 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 829.730 ; gain = 178.102
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'simple_processor_slice_app_module_0_0' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.srcs/sources_1/bd/simple_processor/ip/simple_processor_slice_app_module_0_0/synth/simple_processor_slice_app_module_0_0.vhd:68]
INFO: [Synth 8-3491] module 'slice_app_module' declared at 'C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.srcs/sources_1/new/slice_app_module.vhd:34' bound to instance 'U0' of component 'slice_app_module' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.srcs/sources_1/bd/simple_processor/ip/simple_processor_slice_app_module_0_0/synth/simple_processor_slice_app_module_0_0.vhd:91]
INFO: [Synth 8-638] synthesizing module 'slice_app_module' [C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.srcs/sources_1/new/slice_app_module.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'slice_app_module' (1#1) [C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.srcs/sources_1/new/slice_app_module.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'simple_processor_slice_app_module_0_0' (2#1) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.srcs/sources_1/bd/simple_processor/ip/simple_processor_slice_app_module_0_0/synth/simple_processor_slice_app_module_0_0.vhd:68]
WARNING: [Synth 8-3331] design slice_app_module has unconnected port D_in[31]
WARNING: [Synth 8-3331] design slice_app_module has unconnected port D_in[30]
WARNING: [Synth 8-3331] design slice_app_module has unconnected port D_in[29]
WARNING: [Synth 8-3331] design slice_app_module has unconnected port D_in[28]
WARNING: [Synth 8-3331] design slice_app_module has unconnected port D_in[27]
WARNING: [Synth 8-3331] design slice_app_module has unconnected port D_in[26]
WARNING: [Synth 8-3331] design slice_app_module has unconnected port D_in[25]
WARNING: [Synth 8-3331] design slice_app_module has unconnected port D_in[24]
WARNING: [Synth 8-3331] design slice_app_module has unconnected port D_in[23]
WARNING: [Synth 8-3331] design slice_app_module has unconnected port D_in[22]
WARNING: [Synth 8-3331] design slice_app_module has unconnected port D_in[21]
WARNING: [Synth 8-3331] design slice_app_module has unconnected port D_in[20]
WARNING: [Synth 8-3331] design slice_app_module has unconnected port D_in[19]
WARNING: [Synth 8-3331] design slice_app_module has unconnected port D_in[18]
WARNING: [Synth 8-3331] design slice_app_module has unconnected port D_in[17]
WARNING: [Synth 8-3331] design slice_app_module has unconnected port D_in[16]
WARNING: [Synth 8-3331] design slice_app_module has unconnected port D_in[15]
WARNING: [Synth 8-3331] design slice_app_module has unconnected port D_in[14]
WARNING: [Synth 8-3331] design slice_app_module has unconnected port D_in[13]
WARNING: [Synth 8-3331] design slice_app_module has unconnected port D_in[12]
WARNING: [Synth 8-3331] design slice_app_module has unconnected port D_in[11]
WARNING: [Synth 8-3331] design slice_app_module has unconnected port D_in[10]
WARNING: [Synth 8-3331] design slice_app_module has unconnected port D_in[9]
WARNING: [Synth 8-3331] design slice_app_module has unconnected port D_in[8]
WARNING: [Synth 8-3331] design slice_app_module has unconnected port D_in[7]
WARNING: [Synth 8-3331] design slice_app_module has unconnected port D_in[6]
WARNING: [Synth 8-3331] design slice_app_module has unconnected port D_in[5]
WARNING: [Synth 8-3331] design slice_app_module has unconnected port D_in[4]
WARNING: [Synth 8-3331] design slice_app_module has unconnected port D_in[3]
WARNING: [Synth 8-3331] design slice_app_module has unconnected port D_in[2]
WARNING: [Synth 8-3331] design slice_app_module has unconnected port D_in[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 895.797 ; gain = 244.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 895.797 ; gain = 244.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 895.797 ; gain = 244.168
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 922.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 923.461 ; gain = 0.992
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 923.461 ; gain = 271.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 923.461 ; gain = 271.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 923.461 ; gain = 271.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 923.461 ; gain = 271.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3330] design simple_processor_slice_app_module_0_0 has an empty top module
INFO: [Synth 8-3917] design simple_processor_slice_app_module_0_0 has port D_out[31] driven by constant 0
INFO: [Synth 8-3917] design simple_processor_slice_app_module_0_0 has port D_out[30] driven by constant 0
INFO: [Synth 8-3917] design simple_processor_slice_app_module_0_0 has port D_out[29] driven by constant 0
INFO: [Synth 8-3917] design simple_processor_slice_app_module_0_0 has port D_out[28] driven by constant 0
INFO: [Synth 8-3917] design simple_processor_slice_app_module_0_0 has port D_out[27] driven by constant 0
INFO: [Synth 8-3917] design simple_processor_slice_app_module_0_0 has port D_out[26] driven by constant 0
INFO: [Synth 8-3917] design simple_processor_slice_app_module_0_0 has port D_out[25] driven by constant 0
INFO: [Synth 8-3917] design simple_processor_slice_app_module_0_0 has port D_out[24] driven by constant 0
INFO: [Synth 8-3917] design simple_processor_slice_app_module_0_0 has port D_out[23] driven by constant 0
INFO: [Synth 8-3917] design simple_processor_slice_app_module_0_0 has port D_out[22] driven by constant 0
INFO: [Synth 8-3917] design simple_processor_slice_app_module_0_0 has port D_out[21] driven by constant 0
INFO: [Synth 8-3917] design simple_processor_slice_app_module_0_0 has port D_out[20] driven by constant 0
INFO: [Synth 8-3917] design simple_processor_slice_app_module_0_0 has port D_out[19] driven by constant 0
INFO: [Synth 8-3917] design simple_processor_slice_app_module_0_0 has port D_out[18] driven by constant 0
INFO: [Synth 8-3917] design simple_processor_slice_app_module_0_0 has port D_out[17] driven by constant 0
INFO: [Synth 8-3917] design simple_processor_slice_app_module_0_0 has port D_out[16] driven by constant 0
INFO: [Synth 8-3917] design simple_processor_slice_app_module_0_0 has port D_out[15] driven by constant 0
INFO: [Synth 8-3917] design simple_processor_slice_app_module_0_0 has port D_out[14] driven by constant 0
INFO: [Synth 8-3917] design simple_processor_slice_app_module_0_0 has port D_out[13] driven by constant 0
INFO: [Synth 8-3917] design simple_processor_slice_app_module_0_0 has port D_out[12] driven by constant 0
INFO: [Synth 8-3917] design simple_processor_slice_app_module_0_0 has port D_out[11] driven by constant 0
INFO: [Synth 8-3917] design simple_processor_slice_app_module_0_0 has port D_out[10] driven by constant 0
INFO: [Synth 8-3917] design simple_processor_slice_app_module_0_0 has port D_out[9] driven by constant 0
INFO: [Synth 8-3917] design simple_processor_slice_app_module_0_0 has port D_out[8] driven by constant 0
INFO: [Synth 8-3917] design simple_processor_slice_app_module_0_0 has port D_out[7] driven by constant 0
INFO: [Synth 8-3917] design simple_processor_slice_app_module_0_0 has port D_out[6] driven by constant 0
INFO: [Synth 8-3917] design simple_processor_slice_app_module_0_0 has port D_out[5] driven by constant 0
WARNING: [Synth 8-3331] design simple_processor_slice_app_module_0_0 has unconnected port D_in[31]
WARNING: [Synth 8-3331] design simple_processor_slice_app_module_0_0 has unconnected port D_in[30]
WARNING: [Synth 8-3331] design simple_processor_slice_app_module_0_0 has unconnected port D_in[29]
WARNING: [Synth 8-3331] design simple_processor_slice_app_module_0_0 has unconnected port D_in[28]
WARNING: [Synth 8-3331] design simple_processor_slice_app_module_0_0 has unconnected port D_in[27]
WARNING: [Synth 8-3331] design simple_processor_slice_app_module_0_0 has unconnected port D_in[26]
WARNING: [Synth 8-3331] design simple_processor_slice_app_module_0_0 has unconnected port D_in[25]
WARNING: [Synth 8-3331] design simple_processor_slice_app_module_0_0 has unconnected port D_in[24]
WARNING: [Synth 8-3331] design simple_processor_slice_app_module_0_0 has unconnected port D_in[23]
WARNING: [Synth 8-3331] design simple_processor_slice_app_module_0_0 has unconnected port D_in[22]
WARNING: [Synth 8-3331] design simple_processor_slice_app_module_0_0 has unconnected port D_in[21]
WARNING: [Synth 8-3331] design simple_processor_slice_app_module_0_0 has unconnected port D_in[20]
WARNING: [Synth 8-3331] design simple_processor_slice_app_module_0_0 has unconnected port D_in[19]
WARNING: [Synth 8-3331] design simple_processor_slice_app_module_0_0 has unconnected port D_in[18]
WARNING: [Synth 8-3331] design simple_processor_slice_app_module_0_0 has unconnected port D_in[17]
WARNING: [Synth 8-3331] design simple_processor_slice_app_module_0_0 has unconnected port D_in[16]
WARNING: [Synth 8-3331] design simple_processor_slice_app_module_0_0 has unconnected port D_in[15]
WARNING: [Synth 8-3331] design simple_processor_slice_app_module_0_0 has unconnected port D_in[14]
WARNING: [Synth 8-3331] design simple_processor_slice_app_module_0_0 has unconnected port D_in[13]
WARNING: [Synth 8-3331] design simple_processor_slice_app_module_0_0 has unconnected port D_in[12]
WARNING: [Synth 8-3331] design simple_processor_slice_app_module_0_0 has unconnected port D_in[11]
WARNING: [Synth 8-3331] design simple_processor_slice_app_module_0_0 has unconnected port D_in[10]
WARNING: [Synth 8-3331] design simple_processor_slice_app_module_0_0 has unconnected port D_in[9]
WARNING: [Synth 8-3331] design simple_processor_slice_app_module_0_0 has unconnected port D_in[8]
WARNING: [Synth 8-3331] design simple_processor_slice_app_module_0_0 has unconnected port D_in[7]
WARNING: [Synth 8-3331] design simple_processor_slice_app_module_0_0 has unconnected port D_in[6]
WARNING: [Synth 8-3331] design simple_processor_slice_app_module_0_0 has unconnected port D_in[5]
WARNING: [Synth 8-3331] design simple_processor_slice_app_module_0_0 has unconnected port D_in[4]
WARNING: [Synth 8-3331] design simple_processor_slice_app_module_0_0 has unconnected port D_in[3]
WARNING: [Synth 8-3331] design simple_processor_slice_app_module_0_0 has unconnected port D_in[2]
WARNING: [Synth 8-3331] design simple_processor_slice_app_module_0_0 has unconnected port D_in[1]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 923.461 ; gain = 271.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 968.215 ; gain = 316.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 968.215 ; gain = 316.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 977.742 ; gain = 326.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 993.559 ; gain = 341.930
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 993.559 ; gain = 341.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 993.559 ; gain = 341.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 993.559 ; gain = 341.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 993.559 ; gain = 341.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 993.559 ; gain = 341.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 993.559 ; gain = 341.930
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 993.559 ; gain = 314.266
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 993.559 ; gain = 341.930
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1008.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 66 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1012.734 ; gain = 633.949
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1012.734 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.runs/simple_processor_slice_app_module_0_0_synth_1/simple_processor_slice_app_module_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1012.734 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_board_1/Demo_board_1.runs/simple_processor_slice_app_module_0_0_synth_1/simple_processor_slice_app_module_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file simple_processor_slice_app_module_0_0_utilization_synth.rpt -pb simple_processor_slice_app_module_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb  2 14:08:42 2020...
