//This file should be ignored, just here to make vivado happy
//The real settings for this come from -verilog_defines passed into the synthesis run
`define NUM_POINTS 1
`define NUM_CONNS  1
`define DIM_W      17
`define NUM_NTWRKS 3