Analysis & Synthesis report for toolflow
Tue Nov 24 13:41:11 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated
 16. Source assignments for mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated
 17. Source assignments for id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4
 18. Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_Processor
 19. Parameter Settings for User Entity Instance: mem:IMem
 20. Parameter Settings for User Entity Instance: mem:DMem
 21. Parameter Settings for User Entity Instance: MUX21_structN:Jr_Mux
 22. Parameter Settings for User Entity Instance: MUX21_structN:PCsrc_Mux
 23. Parameter Settings for User Entity Instance: PC_reg:PC
 24. Parameter Settings for User Entity Instance: FA_struct:AddFour
 25. Parameter Settings for User Entity Instance: if_id:IFID
 26. Parameter Settings for User Entity Instance: if_id:IFID|Register_Nbits:if_id_iMem_reg
 27. Parameter Settings for User Entity Instance: if_id:IFID|Register_Nbits:if_id_pc4_reg
 28. Parameter Settings for User Entity Instance: MUX21_structN:Jump_Mux
 29. Parameter Settings for User Entity Instance: FA_struct:BranchAdder
 30. Parameter Settings for User Entity Instance: MUX21_structN:Branch_Mux
 31. Parameter Settings for User Entity Instance: MUX21_structN:RegDst_Mux
 32. Parameter Settings for User Entity Instance: MUX21_structN:Jal_Register_Mux
 33. Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg0
 34. Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg1
 35. Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg2
 36. Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg3
 37. Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg4
 38. Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg5
 39. Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg6
 40. Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg7
 41. Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg8
 42. Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg9
 43. Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg10
 44. Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg11
 45. Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg12
 46. Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg13
 47. Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg14
 48. Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg15
 49. Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg16
 50. Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg17
 51. Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg18
 52. Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg19
 53. Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg20
 54. Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg21
 55. Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg22
 56. Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg23
 57. Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg24
 58. Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg25
 59. Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg26
 60. Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg27
 61. Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg28
 62. Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg29
 63. Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg30
 64. Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg31
 65. Parameter Settings for User Entity Instance: id_ex:IDEX
 66. Parameter Settings for User Entity Instance: id_ex:IDEX|Register_Nbits:id_ex_data_reg1
 67. Parameter Settings for User Entity Instance: id_ex:IDEX|Register_Nbits:id_ex_data_reg2
 68. Parameter Settings for User Entity Instance: id_ex:IDEX|Register_Nbits:id_ex_SignExt_reg
 69. Parameter Settings for User Entity Instance: id_ex:IDEX|Register_Nbits:id_ex_PC4_reg
 70. Parameter Settings for User Entity Instance: id_ex:IDEX|Register_Nbits:id_ex_instruction
 71. Parameter Settings for User Entity Instance: id_ex:IDEX|Register_Nbits:id_ex_RegWrAdrr
 72. Parameter Settings for User Entity Instance: id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg
 73. Parameter Settings for User Entity Instance: MUX21_structN:ALUSrc_Mux
 74. Parameter Settings for User Entity Instance: ex_mem:EXMEM
 75. Parameter Settings for User Entity Instance: ex_mem:EXMEM|Register_Nbits:ex_mem_data2
 76. Parameter Settings for User Entity Instance: ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN
 77. Parameter Settings for User Entity Instance: ex_mem:EXMEM|Register_Nbits:ex_mem_PC4_reg
 78. Parameter Settings for User Entity Instance: ex_mem:EXMEM|Register_Nbits:ex_mem_RegWrAdrr
 79. Parameter Settings for User Entity Instance: mem_wb:MEMWB
 80. Parameter Settings for User Entity Instance: mem_wb:MEMWB|Register_Nbits:mem_wb_mem_read_data
 81. Parameter Settings for User Entity Instance: mem_wb:MEMWB|Register_Nbits:mem_wb_alu_OUT_IN
 82. Parameter Settings for User Entity Instance: mem_wb:MEMWB|Register_Nbits:mem_wb_PC4_reg
 83. Parameter Settings for User Entity Instance: mem_wb:MEMWB|Register_Nbits:ex_mem_RegWrAdrr
 84. Parameter Settings for User Entity Instance: MUX21_structN:MemToReg_Mux
 85. Parameter Settings for User Entity Instance: MUX21_structN:Jal_Mux
 86. Parameter Settings for Inferred Entity Instance: mem:IMem|altsyncram:ram_rtl_0
 87. Parameter Settings for Inferred Entity Instance: mem:DMem|altsyncram:ram_rtl_0
 88. Parameter Settings for Inferred Entity Instance: id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0
 89. altsyncram Parameter Settings by Entity Instance
 90. altshift_taps Parameter Settings by Entity Instance
 91. Port Connectivity Checks: "mem_wb:MEMWB"
 92. Port Connectivity Checks: "ex_mem:EXMEM"
 93. Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU_withSet:A32"
 94. Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:30:ALUs"
 95. Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:29:ALUs"
 96. Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:28:ALUs"
 97. Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:27:ALUs"
 98. Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:26:ALUs"
 99. Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:25:ALUs"
100. Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:24:ALUs"
101. Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:23:ALUs"
102. Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:22:ALUs"
103. Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:21:ALUs"
104. Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:20:ALUs"
105. Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:19:ALUs"
106. Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:18:ALUs"
107. Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:17:ALUs"
108. Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:16:ALUs"
109. Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:15:ALUs"
110. Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:14:ALUs"
111. Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:13:ALUs"
112. Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:12:ALUs"
113. Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:11:ALUs"
114. Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:10:ALUs"
115. Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:9:ALUs"
116. Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:8:ALUs"
117. Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:7:ALUs"
118. Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:6:ALUs"
119. Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:5:ALUs"
120. Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:4:ALUs"
121. Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:3:ALUs"
122. Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:2:ALUs"
123. Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:1:ALUs"
124. Port Connectivity Checks: "MIPS_ALU:ALU"
125. Port Connectivity Checks: "id_ex:IDEX"
126. Port Connectivity Checks: "regfile:RegisterFile|Register_Nbits:g_reg0"
127. Port Connectivity Checks: "regfile:RegisterFile"
128. Port Connectivity Checks: "MUX21_structN:Jal_Register_Mux"
129. Port Connectivity Checks: "FA_struct:BranchAdder"
130. Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_SignExtend"
131. Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_5thMuxRow:31:Mux31:M31"
132. Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_5thMuxRow:30:Mux31:M31"
133. Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_5thMuxRow:29:Mux31:M31"
134. Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_5thMuxRow:28:Mux31:M31"
135. Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_5thMuxRow:27:Mux31:M31"
136. Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_5thMuxRow:26:Mux31:M31"
137. Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_5thMuxRow:25:Mux31:M31"
138. Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_5thMuxRow:24:Mux31:M31"
139. Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_5thMuxRow:23:Mux31:M31"
140. Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_5thMuxRow:22:Mux31:M31"
141. Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_5thMuxRow:21:Mux31:M31"
142. Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_5thMuxRow:20:Mux31:M31"
143. Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_5thMuxRow:19:Mux31:M31"
144. Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_5thMuxRow:18:Mux31:M31"
145. Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_5thMuxRow:17:Mux31:M31"
146. Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_5thMuxRow:16:Mux31:M31"
147. Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_4thMuxRow:31:Mux31:M31"
148. Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_4thMuxRow:30:Mux31:M31"
149. Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_4thMuxRow:29:Mux31:M31"
150. Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_4thMuxRow:28:Mux31:M31"
151. Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_4thMuxRow:27:Mux31:M31"
152. Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_4thMuxRow:26:Mux31:M31"
153. Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_4thMuxRow:25:Mux31:M31"
154. Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_4thMuxRow:24:Mux31:M31"
155. Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_3rdMuxRow:31:Mux31:M31"
156. Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_3rdMuxRow:30:Mux31:M31"
157. Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_3rdMuxRow:29:Mux31:M31"
158. Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_3rdMuxRow:28:Mux31:M31"
159. Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_2ndMuxRow:31:Mux31:M31"
160. Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_2ndMuxRow:30:Mux31:M31"
161. Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_1stMuxRow:31:Mux31:M31"
162. Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction"
163. Port Connectivity Checks: "CLM:Control"
164. Port Connectivity Checks: "if_id:IFID"
165. Port Connectivity Checks: "FA_struct:AddFour"
166. Port Connectivity Checks: "PC_reg:PC"
167. Post-Synthesis Netlist Statistics for Top Partition
168. Elapsed Time Per Partition
169. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 24 13:41:11 2020           ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Standard Edition ;
; Revision Name                      ; toolflow                                        ;
; Top-level Entity Name              ; MIPS_Processor                                  ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 3,376                                           ;
;     Total combinational functions  ; 2,348                                           ;
;     Dedicated logic registers      ; 1,248                                           ;
; Total registers                    ; 1248                                            ;
; Total pins                         ; 99                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 65,656                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; MIPS_Processor     ; toolflow           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                             ;
+-------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path          ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                ; Library ;
+-------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------+---------+
; ../ModelSimWork/src/ALU32.vhd             ; yes             ; User VHDL File               ; U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/ALU32.vhd             ;         ;
; ../ModelSimWork/src/BarrelShifter.vhd     ; yes             ; User VHDL File               ; U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd     ;         ;
; ../ModelSimWork/src/BranchLogic.vhd       ; yes             ; User VHDL File               ; U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BranchLogic.vhd       ;         ;
; ../ModelSimWork/src/CLM.vhd               ; yes             ; User VHDL File               ; U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/CLM.vhd               ;         ;
; ../ModelSimWork/src/FA_struct.vhd         ; yes             ; User VHDL File               ; U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/FA_struct.vhd         ;         ;
; ../ModelSimWork/src/MIPS_ALU.vhd          ; yes             ; User VHDL File               ; U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_ALU.vhd          ;         ;
; ../ModelSimWork/src/MIPS_Processor.vhd    ; yes             ; User VHDL File               ; U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_Processor.vhd    ;         ;
; ../ModelSimWork/src/MUX21_structN.vhd     ; yes             ; User VHDL File               ; U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MUX21_structN.vhd     ;         ;
; ../ModelSimWork/src/PC_reg.vhd            ; yes             ; User VHDL File               ; U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/PC_reg.vhd            ;         ;
; ../ModelSimWork/src/Register_1bit.vhd     ; yes             ; User VHDL File               ; U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/Register_1bit.vhd     ;         ;
; ../ModelSimWork/src/Register_Nbits.vhd    ; yes             ; User VHDL File               ; U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/Register_Nbits.vhd    ;         ;
; ../ModelSimWork/src/andg2.vhd             ; yes             ; User VHDL File               ; U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/andg2.vhd             ;         ;
; ../ModelSimWork/src/decoder_5_32.vhd      ; yes             ; User VHDL File               ; U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/decoder_5_32.vhd      ;         ;
; ../ModelSimWork/src/ex_mem.vhd            ; yes             ; User VHDL File               ; U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/ex_mem.vhd            ;         ;
; ../ModelSimWork/src/extender.vhd          ; yes             ; User VHDL File               ; U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/extender.vhd          ;         ;
; ../ModelSimWork/src/id_ex.vhd             ; yes             ; User VHDL File               ; U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/id_ex.vhd             ;         ;
; ../ModelSimWork/src/if_id.vhd             ; yes             ; User VHDL File               ; U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/if_id.vhd             ;         ;
; ../ModelSimWork/src/invg.vhd              ; yes             ; User VHDL File               ; U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/invg.vhd              ;         ;
; ../ModelSimWork/src/mem.vhd               ; yes             ; User VHDL File               ; U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/mem.vhd               ;         ;
; ../ModelSimWork/src/mem_wb.vhd            ; yes             ; User VHDL File               ; U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/mem_wb.vhd            ;         ;
; ../ModelSimWork/src/mux32to1.vhd          ; yes             ; User VHDL File               ; U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/mux32to1.vhd          ;         ;
; ../ModelSimWork/src/mux_2to1.vhd          ; yes             ; User VHDL File               ; U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/mux_2to1.vhd          ;         ;
; ../ModelSimWork/src/oneBitALU.vhd         ; yes             ; User VHDL File               ; U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd         ;         ;
; ../ModelSimWork/src/oneBitALU_withSet.vhd ; yes             ; User VHDL File               ; U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU_withSet.vhd ;         ;
; ../ModelSimWork/src/org2.vhd              ; yes             ; User VHDL File               ; U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/org2.vhd              ;         ;
; ../ModelSimWork/src/regfile.vhd           ; yes             ; User VHDL File               ; U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/regfile.vhd           ;         ;
; ../ModelSimWork/src/xorg2.vhd             ; yes             ; User VHDL File               ; U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/xorg2.vhd             ;         ;
; altsyncram.tdf                            ; yes             ; Megafunction                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf                            ;         ;
; stratix_ram_block.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                     ;         ;
; lpm_mux.inc                               ; yes             ; Megafunction                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_mux.inc                               ;         ;
; lpm_decode.inc                            ; yes             ; Megafunction                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_decode.inc                            ;         ;
; aglobal201.inc                            ; yes             ; Megafunction                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/aglobal201.inc                            ;         ;
; a_rdenreg.inc                             ; yes             ; Megafunction                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                             ;         ;
; altrom.inc                                ; yes             ; Megafunction                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altrom.inc                                ;         ;
; altram.inc                                ; yes             ; Megafunction                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altram.inc                                ;         ;
; altdpram.inc                              ; yes             ; Megafunction                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.inc                              ;         ;
; db/altsyncram_eg81.tdf                    ; yes             ; Auto-Generated Megafunction  ; U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/QuartusWork/db/altsyncram_eg81.tdf     ;         ;
; altshift_taps.tdf                         ; yes             ; Megafunction                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altshift_taps.tdf                         ;         ;
; lpm_counter.inc                           ; yes             ; Megafunction                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_counter.inc                           ;         ;
; lpm_compare.inc                           ; yes             ; Megafunction                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_compare.inc                           ;         ;
; lpm_constant.inc                          ; yes             ; Megafunction                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_constant.inc                          ;         ;
; db/shift_taps_bkm.tdf                     ; yes             ; Auto-Generated Megafunction  ; U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/QuartusWork/db/shift_taps_bkm.tdf      ;         ;
; db/altsyncram_r861.tdf                    ; yes             ; Auto-Generated Megafunction  ; U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/QuartusWork/db/altsyncram_r861.tdf     ;         ;
; db/add_sub_24e.tdf                        ; yes             ; Auto-Generated Megafunction  ; U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/QuartusWork/db/add_sub_24e.tdf         ;         ;
; db/cntr_6pf.tdf                           ; yes             ; Auto-Generated Megafunction  ; U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/QuartusWork/db/cntr_6pf.tdf            ;         ;
; db/cmpr_ogc.tdf                           ; yes             ; Auto-Generated Megafunction  ; U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/QuartusWork/db/cmpr_ogc.tdf            ;         ;
; db/cntr_p8h.tdf                           ; yes             ; Auto-Generated Megafunction  ; U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/QuartusWork/db/cntr_p8h.tdf            ;         ;
+-------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 3,376      ;
;                                             ;            ;
; Total combinational functions               ; 2348       ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 2042       ;
;     -- 3 input functions                    ; 227        ;
;     -- <=2 input functions                  ; 79         ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 2345       ;
;     -- arithmetic mode                      ; 3          ;
;                                             ;            ;
; Total registers                             ; 1248       ;
;     -- Dedicated logic registers            ; 1248       ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 99         ;
; Total memory bits                           ; 65656      ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; iCLK~input ;
; Maximum fan-out                             ; 1352       ;
; Total fan-out                               ; 14984      ;
; Average fan-out                             ; 3.84       ;
+---------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                               ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                           ; Entity Name       ; Library Name ;
+----------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |MIPS_Processor                                          ; 2348 (35)           ; 1248 (0)                  ; 65656       ; 0            ; 0       ; 0         ; 99   ; 0            ; |MIPS_Processor                                                                                                                               ; MIPS_Processor    ; work         ;
;    |BranchLogic:BranchLogicBlock|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|BranchLogic:BranchLogicBlock                                                                                                  ; BranchLogic       ; work         ;
;    |CLM:Control|                                         ; 70 (70)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|CLM:Control                                                                                                                   ; CLM               ; work         ;
;    |FA_struct:AddFour|                                   ; 51 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour                                                                                                             ; FA_struct         ; work         ;
;       |andg2:\G1:11:g_AND1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|andg2:\G1:11:g_AND1                                                                                         ; andg2             ; work         ;
;       |andg2:\G1:12:g_AND1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|andg2:\G1:12:g_AND1                                                                                         ; andg2             ; work         ;
;       |andg2:\G1:13:g_AND1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|andg2:\G1:13:g_AND1                                                                                         ; andg2             ; work         ;
;       |andg2:\G1:14:g_AND1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|andg2:\G1:14:g_AND1                                                                                         ; andg2             ; work         ;
;       |andg2:\G1:15:g_AND1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|andg2:\G1:15:g_AND1                                                                                         ; andg2             ; work         ;
;       |andg2:\G1:16:g_AND1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|andg2:\G1:16:g_AND1                                                                                         ; andg2             ; work         ;
;       |andg2:\G1:17:g_AND1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|andg2:\G1:17:g_AND1                                                                                         ; andg2             ; work         ;
;       |andg2:\G1:18:g_AND1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|andg2:\G1:18:g_AND1                                                                                         ; andg2             ; work         ;
;       |andg2:\G1:19:g_AND1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|andg2:\G1:19:g_AND1                                                                                         ; andg2             ; work         ;
;       |andg2:\G1:20:g_AND1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|andg2:\G1:20:g_AND1                                                                                         ; andg2             ; work         ;
;       |andg2:\G1:21:g_AND1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|andg2:\G1:21:g_AND1                                                                                         ; andg2             ; work         ;
;       |andg2:\G1:22:g_AND1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|andg2:\G1:22:g_AND1                                                                                         ; andg2             ; work         ;
;       |andg2:\G1:23:g_AND1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|andg2:\G1:23:g_AND1                                                                                         ; andg2             ; work         ;
;       |andg2:\G1:24:g_AND1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|andg2:\G1:24:g_AND1                                                                                         ; andg2             ; work         ;
;       |andg2:\G1:25:g_AND1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|andg2:\G1:25:g_AND1                                                                                         ; andg2             ; work         ;
;       |andg2:\G1:26:g_AND1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|andg2:\G1:26:g_AND1                                                                                         ; andg2             ; work         ;
;       |andg2:\G1:27:g_AND1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|andg2:\G1:27:g_AND1                                                                                         ; andg2             ; work         ;
;       |andg2:\G1:28:g_AND1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|andg2:\G1:28:g_AND1                                                                                         ; andg2             ; work         ;
;       |andg2:\G1:29:g_AND1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|andg2:\G1:29:g_AND1                                                                                         ; andg2             ; work         ;
;       |andg2:\G1:30:g_AND1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|andg2:\G1:30:g_AND1                                                                                         ; andg2             ; work         ;
;       |andg2:\G1:5:g_AND1|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|andg2:\G1:5:g_AND1                                                                                          ; andg2             ; work         ;
;       |andg2:\G1:8:g_AND1|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|andg2:\G1:8:g_AND1                                                                                          ; andg2             ; work         ;
;       |xorg2:\G1:10:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|xorg2:\G1:10:g_XOR2                                                                                         ; xorg2             ; work         ;
;       |xorg2:\G1:11:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|xorg2:\G1:11:g_XOR2                                                                                         ; xorg2             ; work         ;
;       |xorg2:\G1:12:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|xorg2:\G1:12:g_XOR2                                                                                         ; xorg2             ; work         ;
;       |xorg2:\G1:13:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|xorg2:\G1:13:g_XOR2                                                                                         ; xorg2             ; work         ;
;       |xorg2:\G1:14:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|xorg2:\G1:14:g_XOR2                                                                                         ; xorg2             ; work         ;
;       |xorg2:\G1:15:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|xorg2:\G1:15:g_XOR2                                                                                         ; xorg2             ; work         ;
;       |xorg2:\G1:16:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|xorg2:\G1:16:g_XOR2                                                                                         ; xorg2             ; work         ;
;       |xorg2:\G1:17:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|xorg2:\G1:17:g_XOR2                                                                                         ; xorg2             ; work         ;
;       |xorg2:\G1:18:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|xorg2:\G1:18:g_XOR2                                                                                         ; xorg2             ; work         ;
;       |xorg2:\G1:19:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|xorg2:\G1:19:g_XOR2                                                                                         ; xorg2             ; work         ;
;       |xorg2:\G1:20:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|xorg2:\G1:20:g_XOR2                                                                                         ; xorg2             ; work         ;
;       |xorg2:\G1:21:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|xorg2:\G1:21:g_XOR2                                                                                         ; xorg2             ; work         ;
;       |xorg2:\G1:22:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|xorg2:\G1:22:g_XOR2                                                                                         ; xorg2             ; work         ;
;       |xorg2:\G1:23:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|xorg2:\G1:23:g_XOR2                                                                                         ; xorg2             ; work         ;
;       |xorg2:\G1:24:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|xorg2:\G1:24:g_XOR2                                                                                         ; xorg2             ; work         ;
;       |xorg2:\G1:25:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|xorg2:\G1:25:g_XOR2                                                                                         ; xorg2             ; work         ;
;       |xorg2:\G1:26:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|xorg2:\G1:26:g_XOR2                                                                                         ; xorg2             ; work         ;
;       |xorg2:\G1:27:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|xorg2:\G1:27:g_XOR2                                                                                         ; xorg2             ; work         ;
;       |xorg2:\G1:28:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|xorg2:\G1:28:g_XOR2                                                                                         ; xorg2             ; work         ;
;       |xorg2:\G1:29:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|xorg2:\G1:29:g_XOR2                                                                                         ; xorg2             ; work         ;
;       |xorg2:\G1:30:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|xorg2:\G1:30:g_XOR2                                                                                         ; xorg2             ; work         ;
;       |xorg2:\G1:31:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|xorg2:\G1:31:g_XOR2                                                                                         ; xorg2             ; work         ;
;       |xorg2:\G1:3:g_XOR2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|xorg2:\G1:3:g_XOR2                                                                                          ; xorg2             ; work         ;
;       |xorg2:\G1:4:g_XOR2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|xorg2:\G1:4:g_XOR2                                                                                          ; xorg2             ; work         ;
;       |xorg2:\G1:5:g_XOR2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|xorg2:\G1:5:g_XOR2                                                                                          ; xorg2             ; work         ;
;       |xorg2:\G1:6:g_XOR2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|xorg2:\G1:6:g_XOR2                                                                                          ; xorg2             ; work         ;
;       |xorg2:\G1:7:g_XOR2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|xorg2:\G1:7:g_XOR2                                                                                          ; xorg2             ; work         ;
;       |xorg2:\G1:8:g_XOR2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|xorg2:\G1:8:g_XOR2                                                                                          ; xorg2             ; work         ;
;       |xorg2:\G1:9:g_XOR2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:AddFour|xorg2:\G1:9:g_XOR2                                                                                          ; xorg2             ; work         ;
;    |FA_struct:BranchAdder|                               ; 51 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder                                                                                                         ; FA_struct         ; work         ;
;       |org2:\G1:10:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|org2:\G1:10:g_OR1                                                                                       ; org2              ; work         ;
;       |org2:\G1:11:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|org2:\G1:11:g_OR1                                                                                       ; org2              ; work         ;
;       |org2:\G1:12:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|org2:\G1:12:g_OR1                                                                                       ; org2              ; work         ;
;       |org2:\G1:13:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|org2:\G1:13:g_OR1                                                                                       ; org2              ; work         ;
;       |org2:\G1:14:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|org2:\G1:14:g_OR1                                                                                       ; org2              ; work         ;
;       |org2:\G1:15:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|org2:\G1:15:g_OR1                                                                                       ; org2              ; work         ;
;       |org2:\G1:16:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|org2:\G1:16:g_OR1                                                                                       ; org2              ; work         ;
;       |org2:\G1:17:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|org2:\G1:17:g_OR1                                                                                       ; org2              ; work         ;
;       |org2:\G1:18:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|org2:\G1:18:g_OR1                                                                                       ; org2              ; work         ;
;       |org2:\G1:19:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|org2:\G1:19:g_OR1                                                                                       ; org2              ; work         ;
;       |org2:\G1:20:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|org2:\G1:20:g_OR1                                                                                       ; org2              ; work         ;
;       |org2:\G1:21:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|org2:\G1:21:g_OR1                                                                                       ; org2              ; work         ;
;       |org2:\G1:22:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|org2:\G1:22:g_OR1                                                                                       ; org2              ; work         ;
;       |org2:\G1:23:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|org2:\G1:23:g_OR1                                                                                       ; org2              ; work         ;
;       |org2:\G1:24:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|org2:\G1:24:g_OR1                                                                                       ; org2              ; work         ;
;       |org2:\G1:25:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|org2:\G1:25:g_OR1                                                                                       ; org2              ; work         ;
;       |org2:\G1:26:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|org2:\G1:26:g_OR1                                                                                       ; org2              ; work         ;
;       |org2:\G1:27:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|org2:\G1:27:g_OR1                                                                                       ; org2              ; work         ;
;       |org2:\G1:28:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|org2:\G1:28:g_OR1                                                                                       ; org2              ; work         ;
;       |org2:\G1:29:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|org2:\G1:29:g_OR1                                                                                       ; org2              ; work         ;
;       |org2:\G1:30:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|org2:\G1:30:g_OR1                                                                                       ; org2              ; work         ;
;       |org2:\G1:3:g_OR1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|org2:\G1:3:g_OR1                                                                                        ; org2              ; work         ;
;       |org2:\G1:4:g_OR1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|org2:\G1:4:g_OR1                                                                                        ; org2              ; work         ;
;       |org2:\G1:5:g_OR1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|org2:\G1:5:g_OR1                                                                                        ; org2              ; work         ;
;       |org2:\G1:6:g_OR1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|org2:\G1:6:g_OR1                                                                                        ; org2              ; work         ;
;       |org2:\G1:7:g_OR1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|org2:\G1:7:g_OR1                                                                                        ; org2              ; work         ;
;       |org2:\G1:8:g_OR1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|org2:\G1:8:g_OR1                                                                                        ; org2              ; work         ;
;       |org2:\G1:9:g_OR1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|org2:\G1:9:g_OR1                                                                                        ; org2              ; work         ;
;       |xorg2:\G1:10:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|xorg2:\G1:10:g_XOR2                                                                                     ; xorg2             ; work         ;
;       |xorg2:\G1:11:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|xorg2:\G1:11:g_XOR2                                                                                     ; xorg2             ; work         ;
;       |xorg2:\G1:12:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|xorg2:\G1:12:g_XOR2                                                                                     ; xorg2             ; work         ;
;       |xorg2:\G1:13:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|xorg2:\G1:13:g_XOR2                                                                                     ; xorg2             ; work         ;
;       |xorg2:\G1:14:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|xorg2:\G1:14:g_XOR2                                                                                     ; xorg2             ; work         ;
;       |xorg2:\G1:15:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|xorg2:\G1:15:g_XOR2                                                                                     ; xorg2             ; work         ;
;       |xorg2:\G1:16:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|xorg2:\G1:16:g_XOR2                                                                                     ; xorg2             ; work         ;
;       |xorg2:\G1:17:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|xorg2:\G1:17:g_XOR2                                                                                     ; xorg2             ; work         ;
;       |xorg2:\G1:18:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|xorg2:\G1:18:g_XOR2                                                                                     ; xorg2             ; work         ;
;       |xorg2:\G1:19:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|xorg2:\G1:19:g_XOR2                                                                                     ; xorg2             ; work         ;
;       |xorg2:\G1:20:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|xorg2:\G1:20:g_XOR2                                                                                     ; xorg2             ; work         ;
;       |xorg2:\G1:21:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|xorg2:\G1:21:g_XOR2                                                                                     ; xorg2             ; work         ;
;       |xorg2:\G1:23:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|xorg2:\G1:23:g_XOR2                                                                                     ; xorg2             ; work         ;
;       |xorg2:\G1:24:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|xorg2:\G1:24:g_XOR2                                                                                     ; xorg2             ; work         ;
;       |xorg2:\G1:25:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|xorg2:\G1:25:g_XOR2                                                                                     ; xorg2             ; work         ;
;       |xorg2:\G1:26:g_XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|xorg2:\G1:26:g_XOR2                                                                                     ; xorg2             ; work         ;
;       |xorg2:\G1:3:g_XOR2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|xorg2:\G1:3:g_XOR2                                                                                      ; xorg2             ; work         ;
;       |xorg2:\G1:4:g_XOR2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|xorg2:\G1:4:g_XOR2                                                                                      ; xorg2             ; work         ;
;       |xorg2:\G1:5:g_XOR2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|xorg2:\G1:5:g_XOR2                                                                                      ; xorg2             ; work         ;
;       |xorg2:\G1:6:g_XOR2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|xorg2:\G1:6:g_XOR2                                                                                      ; xorg2             ; work         ;
;       |xorg2:\G1:7:g_XOR2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|xorg2:\G1:7:g_XOR2                                                                                      ; xorg2             ; work         ;
;       |xorg2:\G1:8:g_XOR2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|xorg2:\G1:8:g_XOR2                                                                                      ; xorg2             ; work         ;
;       |xorg2:\G1:9:g_XOR2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FA_struct:BranchAdder|xorg2:\G1:9:g_XOR2                                                                                      ; xorg2             ; work         ;
;    |MIPS_ALU:ALU|                                        ; 567 (130)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU                                                                                                                  ; MIPS_ALU          ; work         ;
;       |ALU32:g_ALU|                                      ; 231 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|ALU32:g_ALU                                                                                                      ; ALU32             ; work         ;
;          |oneBitALU:A1|                                  ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:A1                                                                                         ; oneBitALU         ; work         ;
;          |oneBitALU:\G1:10:ALUs|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:10:ALUs                                                                                ; oneBitALU         ; work         ;
;          |oneBitALU:\G1:11:ALUs|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:11:ALUs                                                                                ; oneBitALU         ; work         ;
;          |oneBitALU:\G1:12:ALUs|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:12:ALUs                                                                                ; oneBitALU         ; work         ;
;          |oneBitALU:\G1:13:ALUs|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:13:ALUs                                                                                ; oneBitALU         ; work         ;
;          |oneBitALU:\G1:14:ALUs|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:14:ALUs                                                                                ; oneBitALU         ; work         ;
;          |oneBitALU:\G1:15:ALUs|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:15:ALUs                                                                                ; oneBitALU         ; work         ;
;          |oneBitALU:\G1:16:ALUs|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:16:ALUs                                                                                ; oneBitALU         ; work         ;
;          |oneBitALU:\G1:17:ALUs|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:17:ALUs                                                                                ; oneBitALU         ; work         ;
;          |oneBitALU:\G1:18:ALUs|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:18:ALUs                                                                                ; oneBitALU         ; work         ;
;          |oneBitALU:\G1:19:ALUs|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:19:ALUs                                                                                ; oneBitALU         ; work         ;
;          |oneBitALU:\G1:1:ALUs|                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:1:ALUs                                                                                 ; oneBitALU         ; work         ;
;          |oneBitALU:\G1:20:ALUs|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:20:ALUs                                                                                ; oneBitALU         ; work         ;
;          |oneBitALU:\G1:21:ALUs|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:21:ALUs                                                                                ; oneBitALU         ; work         ;
;          |oneBitALU:\G1:22:ALUs|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:22:ALUs                                                                                ; oneBitALU         ; work         ;
;          |oneBitALU:\G1:23:ALUs|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:23:ALUs                                                                                ; oneBitALU         ; work         ;
;          |oneBitALU:\G1:24:ALUs|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:24:ALUs                                                                                ; oneBitALU         ; work         ;
;          |oneBitALU:\G1:25:ALUs|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:25:ALUs                                                                                ; oneBitALU         ; work         ;
;          |oneBitALU:\G1:26:ALUs|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:26:ALUs                                                                                ; oneBitALU         ; work         ;
;          |oneBitALU:\G1:27:ALUs|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:27:ALUs                                                                                ; oneBitALU         ; work         ;
;          |oneBitALU:\G1:28:ALUs|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:28:ALUs                                                                                ; oneBitALU         ; work         ;
;          |oneBitALU:\G1:29:ALUs|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:29:ALUs                                                                                ; oneBitALU         ; work         ;
;          |oneBitALU:\G1:2:ALUs|                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:2:ALUs                                                                                 ; oneBitALU         ; work         ;
;          |oneBitALU:\G1:30:ALUs|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:30:ALUs                                                                                ; oneBitALU         ; work         ;
;          |oneBitALU:\G1:3:ALUs|                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:3:ALUs                                                                                 ; oneBitALU         ; work         ;
;          |oneBitALU:\G1:4:ALUs|                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:4:ALUs                                                                                 ; oneBitALU         ; work         ;
;          |oneBitALU:\G1:5:ALUs|                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:5:ALUs                                                                                 ; oneBitALU         ; work         ;
;          |oneBitALU:\G1:6:ALUs|                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:6:ALUs                                                                                 ; oneBitALU         ; work         ;
;          |oneBitALU:\G1:7:ALUs|                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:7:ALUs                                                                                 ; oneBitALU         ; work         ;
;          |oneBitALU:\G1:8:ALUs|                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:8:ALUs                                                                                 ; oneBitALU         ; work         ;
;          |oneBitALU:\G1:9:ALUs|                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:9:ALUs                                                                                 ; oneBitALU         ; work         ;
;          |oneBitALU_withSet:A32|                         ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU_withSet:A32                                                                                ; oneBitALU_withSet ; work         ;
;       |BarrelShifter:g_BarrelShifter0|                   ; 206 (36)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0                                                                                   ; BarrelShifter     ; work         ;
;          |mux_2to1:\GEN_1stMuxRow:2:First30Muxes:M0_30|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_1stMuxRow:2:First30Muxes:M0_30                                      ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_1stMuxRow:3:First30Muxes:M0_30|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_1stMuxRow:3:First30Muxes:M0_30                                      ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_1stMuxRow:4:First30Muxes:M0_30|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_1stMuxRow:4:First30Muxes:M0_30                                      ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_1stMuxRow:5:First30Muxes:M0_30|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_1stMuxRow:5:First30Muxes:M0_30                                      ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_2ndMuxRow:10:First30Muxes:M0_30| ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_2ndMuxRow:10:First30Muxes:M0_30                                     ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_2ndMuxRow:11:First30Muxes:M0_30| ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_2ndMuxRow:11:First30Muxes:M0_30                                     ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_2ndMuxRow:12:First30Muxes:M0_30| ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_2ndMuxRow:12:First30Muxes:M0_30                                     ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_2ndMuxRow:13:First30Muxes:M0_30| ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_2ndMuxRow:13:First30Muxes:M0_30                                     ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_2ndMuxRow:14:First30Muxes:M0_30| ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_2ndMuxRow:14:First30Muxes:M0_30                                     ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_2ndMuxRow:15:First30Muxes:M0_30| ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_2ndMuxRow:15:First30Muxes:M0_30                                     ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_2ndMuxRow:16:First30Muxes:M0_30| ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_2ndMuxRow:16:First30Muxes:M0_30                                     ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_2ndMuxRow:17:First30Muxes:M0_30| ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_2ndMuxRow:17:First30Muxes:M0_30                                     ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_2ndMuxRow:18:First30Muxes:M0_30| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_2ndMuxRow:18:First30Muxes:M0_30                                     ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_2ndMuxRow:19:First30Muxes:M0_30| ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_2ndMuxRow:19:First30Muxes:M0_30                                     ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_2ndMuxRow:20:First30Muxes:M0_30| ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_2ndMuxRow:20:First30Muxes:M0_30                                     ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_2ndMuxRow:21:First30Muxes:M0_30| ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_2ndMuxRow:21:First30Muxes:M0_30                                     ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_2ndMuxRow:22:First30Muxes:M0_30| ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_2ndMuxRow:22:First30Muxes:M0_30                                     ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_2ndMuxRow:23:First30Muxes:M0_30| ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_2ndMuxRow:23:First30Muxes:M0_30                                     ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_2ndMuxRow:24:First30Muxes:M0_30| ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_2ndMuxRow:24:First30Muxes:M0_30                                     ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_2ndMuxRow:25:First30Muxes:M0_30| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_2ndMuxRow:25:First30Muxes:M0_30                                     ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_2ndMuxRow:26:First30Muxes:M0_30| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_2ndMuxRow:26:First30Muxes:M0_30                                     ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_2ndMuxRow:27:First30Muxes:M0_30| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_2ndMuxRow:27:First30Muxes:M0_30                                     ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_2ndMuxRow:28:First30Muxes:M0_30| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_2ndMuxRow:28:First30Muxes:M0_30                                     ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_2ndMuxRow:29:First30Muxes:M0_30| ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_2ndMuxRow:29:First30Muxes:M0_30                                     ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_2ndMuxRow:4:First30Muxes:M0_30|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_2ndMuxRow:4:First30Muxes:M0_30                                      ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_2ndMuxRow:5:First30Muxes:M0_30|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_2ndMuxRow:5:First30Muxes:M0_30                                      ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_2ndMuxRow:6:First30Muxes:M0_30|  ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_2ndMuxRow:6:First30Muxes:M0_30                                      ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_2ndMuxRow:7:First30Muxes:M0_30|  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_2ndMuxRow:7:First30Muxes:M0_30                                      ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_2ndMuxRow:8:First30Muxes:M0_30|  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_2ndMuxRow:8:First30Muxes:M0_30                                      ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_2ndMuxRow:9:First30Muxes:M0_30|  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_2ndMuxRow:9:First30Muxes:M0_30                                      ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_3rdMuxRow:10:First30Muxes:M0_30| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_3rdMuxRow:10:First30Muxes:M0_30                                     ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_3rdMuxRow:11:First30Muxes:M0_30| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_3rdMuxRow:11:First30Muxes:M0_30                                     ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_3rdMuxRow:12:First30Muxes:M0_30| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_3rdMuxRow:12:First30Muxes:M0_30                                     ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_3rdMuxRow:13:First30Muxes:M0_30| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_3rdMuxRow:13:First30Muxes:M0_30                                     ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_3rdMuxRow:14:First30Muxes:M0_30| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_3rdMuxRow:14:First30Muxes:M0_30                                     ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_3rdMuxRow:15:First30Muxes:M0_30| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_3rdMuxRow:15:First30Muxes:M0_30                                     ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_3rdMuxRow:24:First30Muxes:M0_30| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_3rdMuxRow:24:First30Muxes:M0_30                                     ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_3rdMuxRow:25:First30Muxes:M0_30| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_3rdMuxRow:25:First30Muxes:M0_30                                     ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_3rdMuxRow:26:First30Muxes:M0_30| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_3rdMuxRow:26:First30Muxes:M0_30                                     ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_3rdMuxRow:27:First30Muxes:M0_30| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_3rdMuxRow:27:First30Muxes:M0_30                                     ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_4thMuxRow:16:First30Muxes:M0_30| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_4thMuxRow:16:First30Muxes:M0_30                                     ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_4thMuxRow:17:First30Muxes:M0_30| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_4thMuxRow:17:First30Muxes:M0_30                                     ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_4thMuxRow:18:First30Muxes:M0_30| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_4thMuxRow:18:First30Muxes:M0_30                                     ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_4thMuxRow:19:First30Muxes:M0_30| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_4thMuxRow:19:First30Muxes:M0_30                                     ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_4thMuxRow:20:First30Muxes:M0_30| ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_4thMuxRow:20:First30Muxes:M0_30                                     ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_4thMuxRow:21:First30Muxes:M0_30| ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_4thMuxRow:21:First30Muxes:M0_30                                     ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_4thMuxRow:22:First30Muxes:M0_30| ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_4thMuxRow:22:First30Muxes:M0_30                                     ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_4thMuxRow:23:First30Muxes:M0_30| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_4thMuxRow:23:First30Muxes:M0_30                                     ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_5thMuxRow:0:First30Muxes:M0_30|  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_5thMuxRow:0:First30Muxes:M0_30                                      ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_5thMuxRow:10:First30Muxes:M0_30| ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_5thMuxRow:10:First30Muxes:M0_30                                     ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_5thMuxRow:11:First30Muxes:M0_30| ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_5thMuxRow:11:First30Muxes:M0_30                                     ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_5thMuxRow:12:First30Muxes:M0_30| ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_5thMuxRow:12:First30Muxes:M0_30                                     ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_5thMuxRow:13:First30Muxes:M0_30| ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_5thMuxRow:13:First30Muxes:M0_30                                     ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_5thMuxRow:14:First30Muxes:M0_30| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_5thMuxRow:14:First30Muxes:M0_30                                     ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_5thMuxRow:15:First30Muxes:M0_30| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_5thMuxRow:15:First30Muxes:M0_30                                     ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_5thMuxRow:1:First30Muxes:M0_30|  ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_5thMuxRow:1:First30Muxes:M0_30                                      ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_5thMuxRow:28:Mux31:M31|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_5thMuxRow:28:Mux31:M31                                              ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_5thMuxRow:29:Mux31:M31|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_5thMuxRow:29:Mux31:M31                                              ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_5thMuxRow:2:First30Muxes:M0_30|  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_5thMuxRow:2:First30Muxes:M0_30                                      ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_5thMuxRow:30:Mux31:M31|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_5thMuxRow:30:Mux31:M31                                              ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_5thMuxRow:3:First30Muxes:M0_30|  ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_5thMuxRow:3:First30Muxes:M0_30                                      ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_5thMuxRow:4:First30Muxes:M0_30|  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_5thMuxRow:4:First30Muxes:M0_30                                      ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_5thMuxRow:5:First30Muxes:M0_30|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_5thMuxRow:5:First30Muxes:M0_30                                      ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_5thMuxRow:6:First30Muxes:M0_30|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_5thMuxRow:6:First30Muxes:M0_30                                      ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_5thMuxRow:7:First30Muxes:M0_30|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_5thMuxRow:7:First30Muxes:M0_30                                      ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_5thMuxRow:8:First30Muxes:M0_30|  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_5thMuxRow:8:First30Muxes:M0_30                                      ; mux_2to1          ; work         ;
;          |mux_2to1:\GEN_5thMuxRow:9:First30Muxes:M0_30|  ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_5thMuxRow:9:First30Muxes:M0_30                                      ; mux_2to1          ; work         ;
;    |MUX21_structN:ALUSrc_Mux|                            ; 32 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:ALUSrc_Mux                                                                                                      ; MUX21_structN     ; work         ;
;       |org2:\G1:0:g_OR1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:ALUSrc_Mux|org2:\G1:0:g_OR1                                                                                     ; org2              ; work         ;
;       |org2:\G1:10:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:ALUSrc_Mux|org2:\G1:10:g_OR1                                                                                    ; org2              ; work         ;
;       |org2:\G1:11:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:ALUSrc_Mux|org2:\G1:11:g_OR1                                                                                    ; org2              ; work         ;
;       |org2:\G1:12:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:ALUSrc_Mux|org2:\G1:12:g_OR1                                                                                    ; org2              ; work         ;
;       |org2:\G1:13:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:ALUSrc_Mux|org2:\G1:13:g_OR1                                                                                    ; org2              ; work         ;
;       |org2:\G1:14:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:ALUSrc_Mux|org2:\G1:14:g_OR1                                                                                    ; org2              ; work         ;
;       |org2:\G1:15:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:ALUSrc_Mux|org2:\G1:15:g_OR1                                                                                    ; org2              ; work         ;
;       |org2:\G1:16:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:ALUSrc_Mux|org2:\G1:16:g_OR1                                                                                    ; org2              ; work         ;
;       |org2:\G1:17:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:ALUSrc_Mux|org2:\G1:17:g_OR1                                                                                    ; org2              ; work         ;
;       |org2:\G1:18:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:ALUSrc_Mux|org2:\G1:18:g_OR1                                                                                    ; org2              ; work         ;
;       |org2:\G1:19:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:ALUSrc_Mux|org2:\G1:19:g_OR1                                                                                    ; org2              ; work         ;
;       |org2:\G1:1:g_OR1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:ALUSrc_Mux|org2:\G1:1:g_OR1                                                                                     ; org2              ; work         ;
;       |org2:\G1:20:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:ALUSrc_Mux|org2:\G1:20:g_OR1                                                                                    ; org2              ; work         ;
;       |org2:\G1:21:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:ALUSrc_Mux|org2:\G1:21:g_OR1                                                                                    ; org2              ; work         ;
;       |org2:\G1:22:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:ALUSrc_Mux|org2:\G1:22:g_OR1                                                                                    ; org2              ; work         ;
;       |org2:\G1:23:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:ALUSrc_Mux|org2:\G1:23:g_OR1                                                                                    ; org2              ; work         ;
;       |org2:\G1:24:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:ALUSrc_Mux|org2:\G1:24:g_OR1                                                                                    ; org2              ; work         ;
;       |org2:\G1:25:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:ALUSrc_Mux|org2:\G1:25:g_OR1                                                                                    ; org2              ; work         ;
;       |org2:\G1:26:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:ALUSrc_Mux|org2:\G1:26:g_OR1                                                                                    ; org2              ; work         ;
;       |org2:\G1:27:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:ALUSrc_Mux|org2:\G1:27:g_OR1                                                                                    ; org2              ; work         ;
;       |org2:\G1:28:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:ALUSrc_Mux|org2:\G1:28:g_OR1                                                                                    ; org2              ; work         ;
;       |org2:\G1:29:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:ALUSrc_Mux|org2:\G1:29:g_OR1                                                                                    ; org2              ; work         ;
;       |org2:\G1:2:g_OR1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:ALUSrc_Mux|org2:\G1:2:g_OR1                                                                                     ; org2              ; work         ;
;       |org2:\G1:30:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:ALUSrc_Mux|org2:\G1:30:g_OR1                                                                                    ; org2              ; work         ;
;       |org2:\G1:31:g_OR1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:ALUSrc_Mux|org2:\G1:31:g_OR1                                                                                    ; org2              ; work         ;
;       |org2:\G1:3:g_OR1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:ALUSrc_Mux|org2:\G1:3:g_OR1                                                                                     ; org2              ; work         ;
;       |org2:\G1:4:g_OR1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:ALUSrc_Mux|org2:\G1:4:g_OR1                                                                                     ; org2              ; work         ;
;       |org2:\G1:5:g_OR1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:ALUSrc_Mux|org2:\G1:5:g_OR1                                                                                     ; org2              ; work         ;
;       |org2:\G1:6:g_OR1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:ALUSrc_Mux|org2:\G1:6:g_OR1                                                                                     ; org2              ; work         ;
;       |org2:\G1:7:g_OR1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:ALUSrc_Mux|org2:\G1:7:g_OR1                                                                                     ; org2              ; work         ;
;       |org2:\G1:8:g_OR1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:ALUSrc_Mux|org2:\G1:8:g_OR1                                                                                     ; org2              ; work         ;
;       |org2:\G1:9:g_OR1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:ALUSrc_Mux|org2:\G1:9:g_OR1                                                                                     ; org2              ; work         ;
;    |MUX21_structN:Jal_Mux|                               ; 64 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:Jal_Mux                                                                                                         ; MUX21_structN     ; work         ;
;       |org2:\G1:0:g_OR1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:Jal_Mux|org2:\G1:0:g_OR1                                                                                        ; org2              ; work         ;
;       |org2:\G1:10:g_OR1|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:Jal_Mux|org2:\G1:10:g_OR1                                                                                       ; org2              ; work         ;
;       |org2:\G1:11:g_OR1|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:Jal_Mux|org2:\G1:11:g_OR1                                                                                       ; org2              ; work         ;
;       |org2:\G1:12:g_OR1|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:Jal_Mux|org2:\G1:12:g_OR1                                                                                       ; org2              ; work         ;
;       |org2:\G1:13:g_OR1|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:Jal_Mux|org2:\G1:13:g_OR1                                                                                       ; org2              ; work         ;
;       |org2:\G1:14:g_OR1|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:Jal_Mux|org2:\G1:14:g_OR1                                                                                       ; org2              ; work         ;
;       |org2:\G1:15:g_OR1|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:Jal_Mux|org2:\G1:15:g_OR1                                                                                       ; org2              ; work         ;
;       |org2:\G1:16:g_OR1|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:Jal_Mux|org2:\G1:16:g_OR1                                                                                       ; org2              ; work         ;
;       |org2:\G1:17:g_OR1|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:Jal_Mux|org2:\G1:17:g_OR1                                                                                       ; org2              ; work         ;
;       |org2:\G1:18:g_OR1|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:Jal_Mux|org2:\G1:18:g_OR1                                                                                       ; org2              ; work         ;
;       |org2:\G1:19:g_OR1|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:Jal_Mux|org2:\G1:19:g_OR1                                                                                       ; org2              ; work         ;
;       |org2:\G1:1:g_OR1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:Jal_Mux|org2:\G1:1:g_OR1                                                                                        ; org2              ; work         ;
;       |org2:\G1:20:g_OR1|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:Jal_Mux|org2:\G1:20:g_OR1                                                                                       ; org2              ; work         ;
;       |org2:\G1:21:g_OR1|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:Jal_Mux|org2:\G1:21:g_OR1                                                                                       ; org2              ; work         ;
;       |org2:\G1:22:g_OR1|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:Jal_Mux|org2:\G1:22:g_OR1                                                                                       ; org2              ; work         ;
;       |org2:\G1:23:g_OR1|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:Jal_Mux|org2:\G1:23:g_OR1                                                                                       ; org2              ; work         ;
;       |org2:\G1:24:g_OR1|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:Jal_Mux|org2:\G1:24:g_OR1                                                                                       ; org2              ; work         ;
;       |org2:\G1:25:g_OR1|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:Jal_Mux|org2:\G1:25:g_OR1                                                                                       ; org2              ; work         ;
;       |org2:\G1:26:g_OR1|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:Jal_Mux|org2:\G1:26:g_OR1                                                                                       ; org2              ; work         ;
;       |org2:\G1:27:g_OR1|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:Jal_Mux|org2:\G1:27:g_OR1                                                                                       ; org2              ; work         ;
;       |org2:\G1:28:g_OR1|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:Jal_Mux|org2:\G1:28:g_OR1                                                                                       ; org2              ; work         ;
;       |org2:\G1:29:g_OR1|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:Jal_Mux|org2:\G1:29:g_OR1                                                                                       ; org2              ; work         ;
;       |org2:\G1:2:g_OR1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:Jal_Mux|org2:\G1:2:g_OR1                                                                                        ; org2              ; work         ;
;       |org2:\G1:30:g_OR1|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:Jal_Mux|org2:\G1:30:g_OR1                                                                                       ; org2              ; work         ;
;       |org2:\G1:31:g_OR1|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:Jal_Mux|org2:\G1:31:g_OR1                                                                                       ; org2              ; work         ;
;       |org2:\G1:3:g_OR1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:Jal_Mux|org2:\G1:3:g_OR1                                                                                        ; org2              ; work         ;
;       |org2:\G1:4:g_OR1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:Jal_Mux|org2:\G1:4:g_OR1                                                                                        ; org2              ; work         ;
;       |org2:\G1:5:g_OR1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:Jal_Mux|org2:\G1:5:g_OR1                                                                                        ; org2              ; work         ;
;       |org2:\G1:6:g_OR1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:Jal_Mux|org2:\G1:6:g_OR1                                                                                        ; org2              ; work         ;
;       |org2:\G1:7:g_OR1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:Jal_Mux|org2:\G1:7:g_OR1                                                                                        ; org2              ; work         ;
;       |org2:\G1:8:g_OR1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:Jal_Mux|org2:\G1:8:g_OR1                                                                                        ; org2              ; work         ;
;       |org2:\G1:9:g_OR1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:Jal_Mux|org2:\G1:9:g_OR1                                                                                        ; org2              ; work         ;
;    |MUX21_structN:Jal_Register_Mux|                      ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:Jal_Register_Mux                                                                                                ; MUX21_structN     ; work         ;
;       |org2:\G1:0:g_OR1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:Jal_Register_Mux|org2:\G1:0:g_OR1                                                                               ; org2              ; work         ;
;       |org2:\G1:1:g_OR1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:Jal_Register_Mux|org2:\G1:1:g_OR1                                                                               ; org2              ; work         ;
;       |org2:\G1:2:g_OR1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:Jal_Register_Mux|org2:\G1:2:g_OR1                                                                               ; org2              ; work         ;
;       |org2:\G1:3:g_OR1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:Jal_Register_Mux|org2:\G1:3:g_OR1                                                                               ; org2              ; work         ;
;       |org2:\G1:4:g_OR1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:Jal_Register_Mux|org2:\G1:4:g_OR1                                                                               ; org2              ; work         ;
;    |MUX21_structN:Jump_Mux|                              ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:Jump_Mux                                                                                                        ; MUX21_structN     ; work         ;
;       |andg2:\G1:0:g_AND2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:Jump_Mux|andg2:\G1:0:g_AND2                                                                                     ; andg2             ; work         ;
;       |andg2:\G1:1:g_AND2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:Jump_Mux|andg2:\G1:1:g_AND2                                                                                     ; andg2             ; work         ;
;       |andg2:\G1:29:g_AND2|                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:Jump_Mux|andg2:\G1:29:g_AND2                                                                                    ; andg2             ; work         ;
;       |andg2:\G1:30:g_AND2|                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:Jump_Mux|andg2:\G1:30:g_AND2                                                                                    ; andg2             ; work         ;
;       |andg2:\G1:31:g_AND2|                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:Jump_Mux|andg2:\G1:31:g_AND2                                                                                    ; andg2             ; work         ;
;    |MUX21_structN:PCsrc_Mux|                             ; 83 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:PCsrc_Mux                                                                                                       ; MUX21_structN     ; work         ;
;       |org2:\G1:10:g_OR1|                                ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:PCsrc_Mux|org2:\G1:10:g_OR1                                                                                     ; org2              ; work         ;
;       |org2:\G1:11:g_OR1|                                ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:PCsrc_Mux|org2:\G1:11:g_OR1                                                                                     ; org2              ; work         ;
;       |org2:\G1:12:g_OR1|                                ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:PCsrc_Mux|org2:\G1:12:g_OR1                                                                                     ; org2              ; work         ;
;       |org2:\G1:13:g_OR1|                                ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:PCsrc_Mux|org2:\G1:13:g_OR1                                                                                     ; org2              ; work         ;
;       |org2:\G1:14:g_OR1|                                ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:PCsrc_Mux|org2:\G1:14:g_OR1                                                                                     ; org2              ; work         ;
;       |org2:\G1:15:g_OR1|                                ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:PCsrc_Mux|org2:\G1:15:g_OR1                                                                                     ; org2              ; work         ;
;       |org2:\G1:16:g_OR1|                                ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:PCsrc_Mux|org2:\G1:16:g_OR1                                                                                     ; org2              ; work         ;
;       |org2:\G1:17:g_OR1|                                ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:PCsrc_Mux|org2:\G1:17:g_OR1                                                                                     ; org2              ; work         ;
;       |org2:\G1:18:g_OR1|                                ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:PCsrc_Mux|org2:\G1:18:g_OR1                                                                                     ; org2              ; work         ;
;       |org2:\G1:19:g_OR1|                                ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:PCsrc_Mux|org2:\G1:19:g_OR1                                                                                     ; org2              ; work         ;
;       |org2:\G1:20:g_OR1|                                ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:PCsrc_Mux|org2:\G1:20:g_OR1                                                                                     ; org2              ; work         ;
;       |org2:\G1:21:g_OR1|                                ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:PCsrc_Mux|org2:\G1:21:g_OR1                                                                                     ; org2              ; work         ;
;       |org2:\G1:22:g_OR1|                                ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:PCsrc_Mux|org2:\G1:22:g_OR1                                                                                     ; org2              ; work         ;
;       |org2:\G1:23:g_OR1|                                ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:PCsrc_Mux|org2:\G1:23:g_OR1                                                                                     ; org2              ; work         ;
;       |org2:\G1:24:g_OR1|                                ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:PCsrc_Mux|org2:\G1:24:g_OR1                                                                                     ; org2              ; work         ;
;       |org2:\G1:25:g_OR1|                                ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:PCsrc_Mux|org2:\G1:25:g_OR1                                                                                     ; org2              ; work         ;
;       |org2:\G1:26:g_OR1|                                ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:PCsrc_Mux|org2:\G1:26:g_OR1                                                                                     ; org2              ; work         ;
;       |org2:\G1:27:g_OR1|                                ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:PCsrc_Mux|org2:\G1:27:g_OR1                                                                                     ; org2              ; work         ;
;       |org2:\G1:28:g_OR1|                                ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:PCsrc_Mux|org2:\G1:28:g_OR1                                                                                     ; org2              ; work         ;
;       |org2:\G1:2:g_OR1|                                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:PCsrc_Mux|org2:\G1:2:g_OR1                                                                                      ; org2              ; work         ;
;       |org2:\G1:3:g_OR1|                                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:PCsrc_Mux|org2:\G1:3:g_OR1                                                                                      ; org2              ; work         ;
;       |org2:\G1:4:g_OR1|                                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:PCsrc_Mux|org2:\G1:4:g_OR1                                                                                      ; org2              ; work         ;
;       |org2:\G1:5:g_OR1|                                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:PCsrc_Mux|org2:\G1:5:g_OR1                                                                                      ; org2              ; work         ;
;       |org2:\G1:6:g_OR1|                                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:PCsrc_Mux|org2:\G1:6:g_OR1                                                                                      ; org2              ; work         ;
;       |org2:\G1:7:g_OR1|                                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:PCsrc_Mux|org2:\G1:7:g_OR1                                                                                      ; org2              ; work         ;
;       |org2:\G1:8:g_OR1|                                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:PCsrc_Mux|org2:\G1:8:g_OR1                                                                                      ; org2              ; work         ;
;       |org2:\G1:9:g_OR1|                                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX21_structN:PCsrc_Mux|org2:\G1:9:g_OR1                                                                                      ; org2              ; work         ;
;    |PC_reg:PC|                                           ; 6 (6)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|PC_reg:PC                                                                                                                     ; PC_reg            ; work         ;
;    |ex_mem:EXMEM|                                        ; 0 (0)               ; 65 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ex_mem:EXMEM                                                                                                                  ; ex_mem            ; work         ;
;       |Register_1bit:ex_mem_memWr_reg|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ex_mem:EXMEM|Register_1bit:ex_mem_memWr_reg                                                                                   ; Register_1bit     ; work         ;
;       |Register_Nbits:ex_mem_alu_OUT_IN|                 ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN                                                                                 ; Register_Nbits    ; work         ;
;       |Register_Nbits:ex_mem_data2|                      ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ex_mem:EXMEM|Register_Nbits:ex_mem_data2                                                                                      ; Register_Nbits    ; work         ;
;    |extender:SignExtend|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|extender:SignExtend                                                                                                           ; extender          ; work         ;
;    |id_ex:IDEX|                                          ; 9 (0)               ; 93 (0)                    ; 120         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|id_ex:IDEX                                                                                                                    ; id_ex             ; work         ;
;       |Register_1bit:id_ex_ALUSrc_reg|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|id_ex:IDEX|Register_1bit:id_ex_ALUSrc_reg                                                                                     ; Register_1bit     ; work         ;
;       |Register_1bit:id_ex_memToReg_reg|                 ; 9 (0)               ; 6 (0)                     ; 120         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|id_ex:IDEX|Register_1bit:id_ex_memToReg_reg                                                                                   ; Register_1bit     ; work         ;
;          |altshift_taps:s_Q_rtl_0|                       ; 9 (0)               ; 6 (0)                     ; 120         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0                                                           ; altshift_taps     ; work         ;
;             |shift_taps_bkm:auto_generated|              ; 9 (2)               ; 6 (3)                     ; 120         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated                             ; shift_taps_bkm    ; work         ;
;                |altsyncram_r861:altsyncram4|             ; 0 (0)               ; 0 (0)                     ; 120         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4 ; altsyncram_r861   ; work         ;
;                |cntr_6pf:cntr1|                          ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1              ; cntr_6pf          ; work         ;
;                |cntr_p8h:cntr5|                          ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_p8h:cntr5              ; cntr_p8h          ; work         ;
;       |Register_1bit:id_ex_memWr_reg|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|id_ex:IDEX|Register_1bit:id_ex_memWr_reg                                                                                      ; Register_1bit     ; work         ;
;       |Register_Nbits:id_ex_ALUOp_reg|                   ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg                                                                                     ; Register_Nbits    ; work         ;
;       |Register_Nbits:id_ex_SignExt_reg|                 ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|id_ex:IDEX|Register_Nbits:id_ex_SignExt_reg                                                                                   ; Register_Nbits    ; work         ;
;       |Register_Nbits:id_ex_data_reg1|                   ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|id_ex:IDEX|Register_Nbits:id_ex_data_reg1                                                                                     ; Register_Nbits    ; work         ;
;       |Register_Nbits:id_ex_data_reg2|                   ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|id_ex:IDEX|Register_Nbits:id_ex_data_reg2                                                                                     ; Register_Nbits    ; work         ;
;       |Register_Nbits:id_ex_instruction|                 ; 0 (0)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|id_ex:IDEX|Register_Nbits:id_ex_instruction                                                                                   ; Register_Nbits    ; work         ;
;    |if_id:IFID|                                          ; 1 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|if_id:IFID                                                                                                                    ; if_id             ; work         ;
;       |Register_Nbits:if_id_pc4_reg|                     ; 1 (1)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|if_id:IFID|Register_Nbits:if_id_pc4_reg                                                                                       ; Register_Nbits    ; work         ;
;    |mem:DMem|                                            ; 0 (0)               ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:DMem                                                                                                                      ; mem               ; work         ;
;       |altsyncram:ram_rtl_0|                             ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:DMem|altsyncram:ram_rtl_0                                                                                                 ; altsyncram        ; work         ;
;          |altsyncram_eg81:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated                                                                  ; altsyncram_eg81   ; work         ;
;    |mem:IMem|                                            ; 29 (29)             ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:IMem                                                                                                                      ; mem               ; work         ;
;       |altsyncram:ram_rtl_0|                             ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:IMem|altsyncram:ram_rtl_0                                                                                                 ; altsyncram        ; work         ;
;          |altsyncram_eg81:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated                                                                  ; altsyncram_eg81   ; work         ;
;    |mem_wb:MEMWB|                                        ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem_wb:MEMWB                                                                                                                  ; mem_wb            ; work         ;
;       |Register_Nbits:mem_wb_alu_OUT_IN|                 ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem_wb:MEMWB|Register_Nbits:mem_wb_alu_OUT_IN                                                                                 ; Register_Nbits    ; work         ;
;    |regfile:RegisterFile|                                ; 1330 (40)           ; 992 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:RegisterFile                                                                                                          ; regfile           ; work         ;
;       |Register_Nbits:g_reg10|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:RegisterFile|Register_Nbits:g_reg10                                                                                   ; Register_Nbits    ; work         ;
;       |Register_Nbits:g_reg11|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:RegisterFile|Register_Nbits:g_reg11                                                                                   ; Register_Nbits    ; work         ;
;       |Register_Nbits:g_reg12|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:RegisterFile|Register_Nbits:g_reg12                                                                                   ; Register_Nbits    ; work         ;
;       |Register_Nbits:g_reg13|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:RegisterFile|Register_Nbits:g_reg13                                                                                   ; Register_Nbits    ; work         ;
;       |Register_Nbits:g_reg14|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:RegisterFile|Register_Nbits:g_reg14                                                                                   ; Register_Nbits    ; work         ;
;       |Register_Nbits:g_reg15|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:RegisterFile|Register_Nbits:g_reg15                                                                                   ; Register_Nbits    ; work         ;
;       |Register_Nbits:g_reg16|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:RegisterFile|Register_Nbits:g_reg16                                                                                   ; Register_Nbits    ; work         ;
;       |Register_Nbits:g_reg17|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:RegisterFile|Register_Nbits:g_reg17                                                                                   ; Register_Nbits    ; work         ;
;       |Register_Nbits:g_reg18|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:RegisterFile|Register_Nbits:g_reg18                                                                                   ; Register_Nbits    ; work         ;
;       |Register_Nbits:g_reg19|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:RegisterFile|Register_Nbits:g_reg19                                                                                   ; Register_Nbits    ; work         ;
;       |Register_Nbits:g_reg1|                            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:RegisterFile|Register_Nbits:g_reg1                                                                                    ; Register_Nbits    ; work         ;
;       |Register_Nbits:g_reg20|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:RegisterFile|Register_Nbits:g_reg20                                                                                   ; Register_Nbits    ; work         ;
;       |Register_Nbits:g_reg21|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:RegisterFile|Register_Nbits:g_reg21                                                                                   ; Register_Nbits    ; work         ;
;       |Register_Nbits:g_reg22|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:RegisterFile|Register_Nbits:g_reg22                                                                                   ; Register_Nbits    ; work         ;
;       |Register_Nbits:g_reg23|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:RegisterFile|Register_Nbits:g_reg23                                                                                   ; Register_Nbits    ; work         ;
;       |Register_Nbits:g_reg24|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:RegisterFile|Register_Nbits:g_reg24                                                                                   ; Register_Nbits    ; work         ;
;       |Register_Nbits:g_reg25|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:RegisterFile|Register_Nbits:g_reg25                                                                                   ; Register_Nbits    ; work         ;
;       |Register_Nbits:g_reg26|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:RegisterFile|Register_Nbits:g_reg26                                                                                   ; Register_Nbits    ; work         ;
;       |Register_Nbits:g_reg27|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:RegisterFile|Register_Nbits:g_reg27                                                                                   ; Register_Nbits    ; work         ;
;       |Register_Nbits:g_reg28|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:RegisterFile|Register_Nbits:g_reg28                                                                                   ; Register_Nbits    ; work         ;
;       |Register_Nbits:g_reg29|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:RegisterFile|Register_Nbits:g_reg29                                                                                   ; Register_Nbits    ; work         ;
;       |Register_Nbits:g_reg2|                            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:RegisterFile|Register_Nbits:g_reg2                                                                                    ; Register_Nbits    ; work         ;
;       |Register_Nbits:g_reg30|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:RegisterFile|Register_Nbits:g_reg30                                                                                   ; Register_Nbits    ; work         ;
;       |Register_Nbits:g_reg31|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:RegisterFile|Register_Nbits:g_reg31                                                                                   ; Register_Nbits    ; work         ;
;       |Register_Nbits:g_reg3|                            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:RegisterFile|Register_Nbits:g_reg3                                                                                    ; Register_Nbits    ; work         ;
;       |Register_Nbits:g_reg4|                            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:RegisterFile|Register_Nbits:g_reg4                                                                                    ; Register_Nbits    ; work         ;
;       |Register_Nbits:g_reg5|                            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:RegisterFile|Register_Nbits:g_reg5                                                                                    ; Register_Nbits    ; work         ;
;       |Register_Nbits:g_reg6|                            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:RegisterFile|Register_Nbits:g_reg6                                                                                    ; Register_Nbits    ; work         ;
;       |Register_Nbits:g_reg7|                            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:RegisterFile|Register_Nbits:g_reg7                                                                                    ; Register_Nbits    ; work         ;
;       |Register_Nbits:g_reg8|                            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:RegisterFile|Register_Nbits:g_reg8                                                                                    ; Register_Nbits    ; work         ;
;       |Register_Nbits:g_reg9|                            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:RegisterFile|Register_Nbits:g_reg9                                                                                    ; Register_Nbits    ; work         ;
;       |mux32to1:g_mux32to1_1|                            ; 645 (645)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:RegisterFile|mux32to1:g_mux32to1_1                                                                                    ; mux32to1          ; work         ;
;       |mux32to1:g_mux32to1_2|                            ; 645 (645)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:RegisterFile|mux32to1:g_mux32to1_2                                                                                    ; mux32to1          ; work         ;
+----------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 3            ; 40           ; 3            ; 40           ; 120   ; None ;
; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ALTSYNCRAM                                                                  ; AUTO ; Single Port      ; 1024         ; 32           ; --           ; --           ; 32768 ; None ;
; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ALTSYNCRAM                                                                  ; AUTO ; Single Port      ; 1024         ; 32           ; --           ; --           ; 32768 ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; CLM:Control|ALUControl[0]                          ; GND                 ; yes                    ;
; CLM:Control|ALUControl[3]                          ; GND                 ; yes                    ;
; CLM:Control|ALUControl[2]                          ; GND                 ; yes                    ;
; CLM:Control|ALUControl[1]                          ; GND                 ; yes                    ;
; CLM:Control|RegDst                                 ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 5  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                        ;
+---------------------------------------------------------+-----------------------------------------------------------------+
; Register name                                           ; Reason for Removal                                              ;
+---------------------------------------------------------+-----------------------------------------------------------------+
; regfile:RegisterFile|Register_Nbits:g_reg0|s_Q[0..31]   ; Stuck at GND due to stuck port data_in                          ;
; id_ex:IDEX|Register_Nbits:id_ex_SignExt_reg|s_Q[10]     ; Merged with id_ex:IDEX|Register_Nbits:id_ex_instruction|s_Q[10] ;
; id_ex:IDEX|Register_Nbits:id_ex_SignExt_reg|s_Q[9]      ; Merged with id_ex:IDEX|Register_Nbits:id_ex_instruction|s_Q[9]  ;
; id_ex:IDEX|Register_Nbits:id_ex_SignExt_reg|s_Q[8]      ; Merged with id_ex:IDEX|Register_Nbits:id_ex_instruction|s_Q[8]  ;
; id_ex:IDEX|Register_Nbits:id_ex_SignExt_reg|s_Q[7]      ; Merged with id_ex:IDEX|Register_Nbits:id_ex_instruction|s_Q[7]  ;
; id_ex:IDEX|Register_Nbits:id_ex_SignExt_reg|s_Q[6]      ; Merged with id_ex:IDEX|Register_Nbits:id_ex_instruction|s_Q[6]  ;
; id_ex:IDEX|Register_Nbits:id_ex_SignExt_reg|s_Q[17..31] ; Merged with id_ex:IDEX|Register_Nbits:id_ex_SignExt_reg|s_Q[16] ;
; Total Number of Removed Registers = 52                  ;                                                                 ;
+---------------------------------------------------------+-----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1248  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 5     ;
; Number of registers using Asynchronous Clear ; 1244  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 993   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                      ;
+---------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                       ; Fan out ;
+---------------------------------------------------------------------------------------------------------+---------+
; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; 40      ;
; PC_reg:PC|s_Q[22]                                                                                       ; 2       ;
; Total number of inverted registers = 2                                                                  ;         ;
+---------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                     ;
+-------------------------------------------------------------+-------------------------------------------------------+------------+
; Register Name                                               ; Megafunction                                          ; Type       ;
+-------------------------------------------------------------+-------------------------------------------------------+------------+
; if_id:IFID|Register_Nbits:if_id_iMem_reg|s_Q[0..31]         ; mem:IMem|ram_rtl_0                                    ; RAM        ;
; mem_wb:MEMWB|Register_Nbits:mem_wb_mem_read_data|s_Q[0..31] ; mem:DMem|ram_rtl_0                                    ; RAM        ;
; mem_wb:MEMWB|Register_1bit:mem_wb_memToReg_reg|s_Q          ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|s_Q_rtl_0 ; SHIFT_TAPS ;
; ex_mem:EXMEM|Register_1bit:ex_mem_memToReg_reg|s_Q          ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|s_Q_rtl_0 ; SHIFT_TAPS ;
; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|s_Q             ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|s_Q_rtl_0 ; SHIFT_TAPS ;
; mem_wb:MEMWB|Register_Nbits:mem_wb_PC4_reg|s_Q[0..31]       ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|s_Q_rtl_0 ; SHIFT_TAPS ;
; ex_mem:EXMEM|Register_Nbits:ex_mem_PC4_reg|s_Q[0..31]       ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|s_Q_rtl_0 ; SHIFT_TAPS ;
; id_ex:IDEX|Register_Nbits:id_ex_PC4_reg|s_Q[0..31]          ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|s_Q_rtl_0 ; SHIFT_TAPS ;
; mem_wb:MEMWB|Register_1bit:mem_wb_jal_reg|s_Q               ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|s_Q_rtl_0 ; SHIFT_TAPS ;
; ex_mem:EXMEM|Register_1bit:ex_mem_jal_reg|s_Q               ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|s_Q_rtl_0 ; SHIFT_TAPS ;
; id_ex:IDEX|Register_1bit:id_ex_jal_reg|s_Q                  ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|s_Q_rtl_0 ; SHIFT_TAPS ;
; mem_wb:MEMWB|Register_Nbits:ex_mem_RegWrAdrr|s_Q[0..4]      ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|s_Q_rtl_0 ; SHIFT_TAPS ;
; ex_mem:EXMEM|Register_Nbits:ex_mem_RegWrAdrr|s_Q[0..4]      ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|s_Q_rtl_0 ; SHIFT_TAPS ;
; id_ex:IDEX|Register_Nbits:id_ex_RegWrAdrr|s_Q[0..4]         ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|s_Q_rtl_0 ; SHIFT_TAPS ;
; mem_wb:MEMWB|Register_1bit:ex_mem_RegWr_reg|s_Q             ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|s_Q_rtl_0 ; SHIFT_TAPS ;
; ex_mem:EXMEM|Register_1bit:ex_mem_RegWr_reg|s_Q             ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|s_Q_rtl_0 ; SHIFT_TAPS ;
; id_ex:IDEX|Register_1bit:id_ex_RegWr_reg|s_Q                ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|s_Q_rtl_0 ; SHIFT_TAPS ;
+-------------------------------------------------------------+-------------------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |MIPS_Processor|PC_reg:PC|s_Q[1]                                                                            ;
; 5:1                ; 25 bits   ; 75 LEs        ; 75 LEs               ; 0 LEs                  ; Yes        ; |MIPS_Processor|PC_reg:PC|s_Q[9]                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MIPS_Processor|MIPS_ALU:ALU|s_shamt[0]                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|MUX21_structN:Jal_Mux|org2:\G1:13:g_OR1|o_F                                                 ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|temp[18]                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_5thMuxRow:12:First30Muxes:M0_30|Q ;
; 8:1                ; 31 bits   ; 155 LEs       ; 124 LEs              ; 31 LEs                 ; No         ; |MIPS_Processor|MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU_withSet:A32|oOut                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|MIPS_ALU:ALU|data_out[2]                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_5thMuxRow:4:First30Muxes:M0_30|Q  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MIPS_Processor|MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|mux_2to1:\GEN_5thMuxRow:3:First30Muxes:M0_30|Q  ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |MIPS_Processor|regfile:RegisterFile|mux32to1:g_mux32to1_2|Mux17                                            ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |MIPS_Processor|regfile:RegisterFile|mux32to1:g_mux32to1_1|Mux16                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated ;
+---------------------------------+--------------------+------+-----------------------+
; Assignment                      ; Value              ; From ; To                    ;
+---------------------------------+--------------------+------+-----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                     ;
+---------------------------------+--------------------+------+-----------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated ;
+---------------------------------+--------------------+------+-----------------------+
; Assignment                      ; Value              ; From ; To                    ;
+---------------------------------+--------------------+------+-----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                     ;
+---------------------------------+--------------------+------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_Processor ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; N              ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:IMem ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; data_width     ; 32    ; Signed Integer               ;
; addr_width     ; 10    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:DMem ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; data_width     ; 32    ; Signed Integer               ;
; addr_width     ; 10    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX21_structN:Jr_Mux ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX21_structN:PCsrc_Mux ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: PC_reg:PC ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; n              ; 32    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FA_struct:AddFour ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; n              ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: if_id:IFID ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 32    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: if_id:IFID|Register_Nbits:if_id_iMem_reg ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: if_id:IFID|Register_Nbits:if_id_pc4_reg ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX21_structN:Jump_Mux ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FA_struct:BranchAdder ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX21_structN:Branch_Mux ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; n              ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX21_structN:RegDst_Mux ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; n              ; 5     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX21_structN:Jal_Register_Mux ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 5     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg0 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg1 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg2 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg3 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg4 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg5 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg6 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg7 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg8 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg9 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg10 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg11 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg12 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg13 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg14 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg15 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg16 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg17 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg18 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg19 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg20 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg21 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg22 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg23 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg24 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg25 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg26 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg27 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg28 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg29 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg30 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:RegisterFile|Register_Nbits:g_reg31 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_ex:IDEX ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 32    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_ex:IDEX|Register_Nbits:id_ex_data_reg1 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_ex:IDEX|Register_Nbits:id_ex_data_reg2 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_ex:IDEX|Register_Nbits:id_ex_SignExt_reg ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_ex:IDEX|Register_Nbits:id_ex_PC4_reg ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_ex:IDEX|Register_Nbits:id_ex_instruction ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_ex:IDEX|Register_Nbits:id_ex_RegWrAdrr ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX21_structN:ALUSrc_Mux ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; n              ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: ex_mem:EXMEM ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; n              ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ex_mem:EXMEM|Register_Nbits:ex_mem_data2 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ex_mem:EXMEM|Register_Nbits:ex_mem_alu_OUT_IN ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ex_mem:EXMEM|Register_Nbits:ex_mem_PC4_reg ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ex_mem:EXMEM|Register_Nbits:ex_mem_RegWrAdrr ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_wb:MEMWB ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; n              ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_wb:MEMWB|Register_Nbits:mem_wb_mem_read_data ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_wb:MEMWB|Register_Nbits:mem_wb_alu_OUT_IN ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_wb:MEMWB|Register_Nbits:mem_wb_PC4_reg ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_wb:MEMWB|Register_Nbits:ex_mem_RegWrAdrr ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX21_structN:MemToReg_Mux ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX21_structN:Jal_Mux ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mem:IMem|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------+
; Parameter Name                     ; Value                ; Type               ;
+------------------------------------+----------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped            ;
; WIDTH_A                            ; 32                   ; Untyped            ;
; WIDTHAD_A                          ; 10                   ; Untyped            ;
; NUMWORDS_A                         ; 1024                 ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped            ;
; WIDTH_B                            ; 1                    ; Untyped            ;
; WIDTHAD_B                          ; 1                    ; Untyped            ;
; NUMWORDS_B                         ; 1                    ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped            ;
; BYTE_SIZE                          ; 8                    ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped            ;
; INIT_FILE                          ; UNUSED               ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped            ;
; ENABLE_ECC                         ; FALSE                ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_eg81      ; Untyped            ;
+------------------------------------+----------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mem:DMem|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------+
; Parameter Name                     ; Value                ; Type               ;
+------------------------------------+----------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped            ;
; WIDTH_A                            ; 32                   ; Untyped            ;
; WIDTHAD_A                          ; 10                   ; Untyped            ;
; NUMWORDS_A                         ; 1024                 ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped            ;
; WIDTH_B                            ; 1                    ; Untyped            ;
; WIDTHAD_B                          ; 1                    ; Untyped            ;
; NUMWORDS_B                         ; 1                    ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped            ;
; BYTE_SIZE                          ; 8                    ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped            ;
; INIT_FILE                          ; UNUSED               ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped            ;
; ENABLE_ECC                         ; FALSE                ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_eg81      ; Untyped            ;
+------------------------------------+----------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                               ;
+----------------+----------------+------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                            ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                            ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                            ;
; WIDTH          ; 40             ; Untyped                                                                            ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                            ;
; CBXI_PARAMETER ; shift_taps_bkm ; Untyped                                                                            ;
+----------------+----------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                          ;
+-------------------------------------------+-------------------------------+
; Name                                      ; Value                         ;
+-------------------------------------------+-------------------------------+
; Number of entity instances                ; 2                             ;
; Entity Instance                           ; mem:IMem|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                   ;
;     -- WIDTH_A                            ; 32                            ;
;     -- NUMWORDS_A                         ; 1024                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                  ;
;     -- WIDTH_B                            ; 1                             ;
;     -- NUMWORDS_B                         ; 1                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ;
; Entity Instance                           ; mem:DMem|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                   ;
;     -- WIDTH_A                            ; 32                            ;
;     -- NUMWORDS_A                         ; 1024                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                  ;
;     -- WIDTH_B                            ; 1                             ;
;     -- NUMWORDS_B                         ; 1                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ;
+-------------------------------------------+-------------------------------+


+--------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                              ;
+----------------------------+---------------------------------------------------------------------+
; Name                       ; Value                                                               ;
+----------------------------+---------------------------------------------------------------------+
; Number of entity instances ; 1                                                                   ;
; Entity Instance            ; id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                   ;
;     -- TAP_DISTANCE        ; 3                                                                   ;
;     -- WIDTH               ; 40                                                                  ;
+----------------------------+---------------------------------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "mem_wb:MEMWB"     ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; i_we_memwb ; Input ; Info     ; Stuck at VCC ;
+------------+-------+----------+--------------+


+----------------------------------------------+
; Port Connectivity Checks: "ex_mem:EXMEM"     ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; i_we_exmem ; Input ; Info     ; Stuck at VCC ;
+------------+-------+----------+--------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU_withSet:A32" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                     ;
+------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:30:ALUs" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                     ;
+------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:29:ALUs" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                     ;
+------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:28:ALUs" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                     ;
+------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:27:ALUs" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                     ;
+------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:26:ALUs" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                     ;
+------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:25:ALUs" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                     ;
+------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:24:ALUs" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                     ;
+------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:23:ALUs" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                     ;
+------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:22:ALUs" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                     ;
+------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:21:ALUs" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                     ;
+------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:20:ALUs" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                     ;
+------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:19:ALUs" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                     ;
+------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:18:ALUs" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                     ;
+------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:17:ALUs" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                     ;
+------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:16:ALUs" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                     ;
+------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:15:ALUs" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                     ;
+------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:14:ALUs" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                     ;
+------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:13:ALUs" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                     ;
+------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:12:ALUs" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                     ;
+------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:11:ALUs" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                     ;
+------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:10:ALUs" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                     ;
+------+-------+----------+--------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:9:ALUs" ;
+------+-------+----------+-------------------------------------------------+
; Port ; Type  ; Severity ; Details                                         ;
+------+-------+----------+-------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                    ;
+------+-------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:8:ALUs" ;
+------+-------+----------+-------------------------------------------------+
; Port ; Type  ; Severity ; Details                                         ;
+------+-------+----------+-------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                    ;
+------+-------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:7:ALUs" ;
+------+-------+----------+-------------------------------------------------+
; Port ; Type  ; Severity ; Details                                         ;
+------+-------+----------+-------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                    ;
+------+-------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:6:ALUs" ;
+------+-------+----------+-------------------------------------------------+
; Port ; Type  ; Severity ; Details                                         ;
+------+-------+----------+-------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                    ;
+------+-------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:5:ALUs" ;
+------+-------+----------+-------------------------------------------------+
; Port ; Type  ; Severity ; Details                                         ;
+------+-------+----------+-------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                    ;
+------+-------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:4:ALUs" ;
+------+-------+----------+-------------------------------------------------+
; Port ; Type  ; Severity ; Details                                         ;
+------+-------+----------+-------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                    ;
+------+-------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:3:ALUs" ;
+------+-------+----------+-------------------------------------------------+
; Port ; Type  ; Severity ; Details                                         ;
+------+-------+----------+-------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                    ;
+------+-------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:2:ALUs" ;
+------+-------+----------+-------------------------------------------------+
; Port ; Type  ; Severity ; Details                                         ;
+------+-------+----------+-------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                    ;
+------+-------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:1:ALUs" ;
+------+-------+----------+-------------------------------------------------+
; Port ; Type  ; Severity ; Details                                         ;
+------+-------+----------+-------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                    ;
+------+-------+----------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_ALU:ALU"                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; zero  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "id_ex:IDEX"      ;
+-----------+-------+----------+--------------+
; Port      ; Type  ; Severity ; Details      ;
+-----------+-------+----------+--------------+
; i_we_idex ; Input ; Info     ; Stuck at VCC ;
+-----------+-------+----------+--------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "regfile:RegisterFile|Register_Nbits:g_reg0" ;
+------+-------+----------+----------------------------------------------+
; Port ; Type  ; Severity ; Details                                      ;
+------+-------+----------+----------------------------------------------+
; i_d  ; Input ; Info     ; Stuck at GND                                 ;
+------+-------+----------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regfile:RegisterFile"                                                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; reg2_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "MUX21_structN:Jal_Register_Mux" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; a    ; Input ; Info     ; Stuck at VCC                     ;
+------+-------+----------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FA_struct:BranchAdder"                                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_SignExtend" ;
+-------------+-------+----------+----------------------------------+
; Port        ; Type  ; Severity ; Details                          ;
+-------------+-------+----------+----------------------------------+
; issigned    ; Input ; Info     ; Stuck at GND                     ;
; left_shift  ; Input ; Info     ; Stuck at VCC                     ;
; shamt[4..2] ; Input ; Info     ; Stuck at GND                     ;
; shamt[1]    ; Input ; Info     ; Stuck at VCC                     ;
; shamt[0]    ; Input ; Info     ; Stuck at GND                     ;
+-------------+-------+----------+----------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_5thMuxRow:31:Mux31:M31" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_5thMuxRow:30:Mux31:M31" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_5thMuxRow:29:Mux31:M31" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_5thMuxRow:28:Mux31:M31" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_5thMuxRow:27:Mux31:M31" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_5thMuxRow:26:Mux31:M31" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_5thMuxRow:25:Mux31:M31" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_5thMuxRow:24:Mux31:M31" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_5thMuxRow:23:Mux31:M31" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_5thMuxRow:22:Mux31:M31" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_5thMuxRow:21:Mux31:M31" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_5thMuxRow:20:Mux31:M31" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_5thMuxRow:19:Mux31:M31" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_5thMuxRow:18:Mux31:M31" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_5thMuxRow:17:Mux31:M31" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_5thMuxRow:16:Mux31:M31" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_4thMuxRow:31:Mux31:M31" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_4thMuxRow:30:Mux31:M31" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_4thMuxRow:29:Mux31:M31" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_4thMuxRow:28:Mux31:M31" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_4thMuxRow:27:Mux31:M31" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_4thMuxRow:26:Mux31:M31" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_4thMuxRow:25:Mux31:M31" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_4thMuxRow:24:Mux31:M31" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_3rdMuxRow:31:Mux31:M31" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_3rdMuxRow:30:Mux31:M31" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_3rdMuxRow:29:Mux31:M31" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_3rdMuxRow:28:Mux31:M31" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_2ndMuxRow:31:Mux31:M31" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_2ndMuxRow:30:Mux31:M31" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_1stMuxRow:31:Mux31:M31" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "BarrelShifter:ShiftLeftTwo_Instruction" ;
+-----------------+-------+----------+-------------------------------+
; Port            ; Type  ; Severity ; Details                       ;
+-----------------+-------+----------+-------------------------------+
; data_in[31..26] ; Input ; Info     ; Stuck at GND                  ;
; issigned        ; Input ; Info     ; Stuck at GND                  ;
; left_shift      ; Input ; Info     ; Stuck at VCC                  ;
; shamt[4..2]     ; Input ; Info     ; Stuck at GND                  ;
; shamt[1]        ; Input ; Info     ; Stuck at VCC                  ;
; shamt[0]        ; Input ; Info     ; Stuck at GND                  ;
+-----------------+-------+----------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CLM:Control"                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; memread ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "if_id:IFID"      ;
+-----------+-------+----------+--------------+
; Port      ; Type  ; Severity ; Details      ;
+-----------+-------+----------+--------------+
; i_we_ifid ; Input ; Info     ; Stuck at VCC ;
+-----------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FA_struct:AddFour"                                                                      ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; cin      ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[31..3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[2]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------+
; Port Connectivity Checks: "PC_reg:PC"  ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; i_we ; Input ; Info     ; Stuck at VCC ;
+------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 99                          ;
; cycloneiii_ff         ; 1248                        ;
;     CLR               ; 246                         ;
;     CLR SLD           ; 5                           ;
;     ENA CLR           ; 993                         ;
;     plain             ; 4                           ;
; cycloneiii_lcell_comb ; 2348                        ;
;     arith             ; 3                           ;
;         2 data inputs ; 3                           ;
;     normal            ; 2345                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 71                          ;
;         3 data inputs ; 227                         ;
;         4 data inputs ; 2042                        ;
; cycloneiii_ram_block  ; 104                         ;
;                       ;                             ;
; Max LUT depth         ; 43.00                       ;
; Average LUT depth     ; 15.85                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Nov 24 13:40:49 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Info (125068): Revision "toolflow" was previously opened in Quartus II software version 18.0.0 Standard Edition. Created Quartus Prime Default Settings File U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/QuartusWork/toolflow_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 18.0.0 Standard Edition.
Info (125069): Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga/20.1/quartus/bin64/assignment_defaults.qdf
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/alu32.vhd
    Info (12022): Found design unit 1: ALU32-structure File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/ALU32.vhd Line: 27
    Info (12023): Found entity 1: ALU32 File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/ALU32.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/barrelshifter.vhd
    Info (12022): Found design unit 1: BarrelShifter-structural File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 16
    Info (12023): Found entity 1: BarrelShifter File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/branchlogic.vhd
    Info (12022): Found design unit 1: BranchLogic-behavioural File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BranchLogic.vhd Line: 18
    Info (12023): Found entity 1: BranchLogic File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BranchLogic.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/clm.vhd
    Info (12022): Found design unit 1: CLM-dataflow File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/CLM.vhd Line: 24
    Info (12023): Found entity 1: CLM File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/CLM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/fa_struct.vhd
    Info (12022): Found design unit 1: FA_struct-structure File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/FA_struct.vhd Line: 12
    Info (12023): Found entity 1: FA_struct File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/FA_struct.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/mips_alu.vhd
    Info (12022): Found design unit 1: MIPS_ALU-behaviour File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_ALU.vhd Line: 17
    Info (12023): Found entity 1: MIPS_ALU File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_ALU.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/mips_processor.vhd
    Info (12022): Found design unit 1: MIPS_Processor-structure File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_Processor.vhd Line: 32
    Info (12023): Found entity 1: MIPS_Processor File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_Processor.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/mux21_structn.vhd
    Info (12022): Found design unit 1: MUX21_structN-structure File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MUX21_structN.vhd Line: 11
    Info (12023): Found entity 1: MUX21_structN File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MUX21_structN.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/pc_reg.vhd
    Info (12022): Found design unit 1: PC_reg-mixed File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/PC_reg.vhd Line: 22
    Info (12023): Found entity 1: PC_reg File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/PC_reg.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/q1a.vhd
    Info (12022): Found design unit 1: Q1A-structure File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/Q1A.vhd Line: 10
    Info (12023): Found entity 1: Q1A File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/Q1A.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/reg29.vhd
    Info (12022): Found design unit 1: Reg29-mixed File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/Reg29.vhd Line: 22
    Info (12023): Found entity 1: Reg29 File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/Reg29.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/register_1bit.vhd
    Info (12022): Found design unit 1: Register_1bit-mixed File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/Register_1bit.vhd Line: 21
    Info (12023): Found entity 1: Register_1bit File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/Register_1bit.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/register_nbits.vhd
    Info (12022): Found design unit 1: Register_Nbits-mixed File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/Register_Nbits.vhd Line: 22
    Info (12023): Found entity 1: Register_Nbits File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/Register_Nbits.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/register_nbits_falledgeclock.vhd
    Info (12022): Found design unit 1: Register_Nbits_FallEdgeClock-mixed File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/Register_Nbits_FallEdgeClock.vhd Line: 22
    Info (12023): Found entity 1: Register_Nbits_FallEdgeClock File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/Register_Nbits_FallEdgeClock.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/andg.vhd
    Info (12022): Found design unit 1: andg-behavior File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/andg.vhd Line: 21
    Info (12023): Found entity 1: andg File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/andg.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/andg2.vhd
    Info (12022): Found design unit 1: andg2-dataflow File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/andg2.vhd Line: 31
    Info (12023): Found entity 1: andg2 File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/andg2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/decoder_5_32.vhd
    Info (12022): Found design unit 1: Decoder_5_32-mixed File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/decoder_5_32.vhd Line: 11
    Info (12023): Found entity 1: Decoder_5_32 File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/decoder_5_32.vhd Line: 5
Warning (12018): Entity "dff" will be ignored because it conflicts with Quartus Prime primitive name File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/dff.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/dff.vhd
    Info (12022): Found design unit 1: dff-mixed File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/dff.vhd Line: 31
Info (12021): Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/ex_mem.vhd
    Info (12022): Found design unit 1: ex_mem-structure File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/ex_mem.vhd Line: 31
    Info (12023): Found entity 1: ex_mem File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/ex_mem.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/extender.vhd
    Info (12022): Found design unit 1: extender-behavioural File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/extender.vhd Line: 16
    Info (12023): Found entity 1: extender File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/extender.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/id_ex.vhd
    Info (12022): Found design unit 1: id_ex-structure File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/id_ex.vhd Line: 40
    Info (12023): Found entity 1: id_ex File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/id_ex.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/if_id.vhd
    Info (12022): Found design unit 1: if_id-structure File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/if_id.vhd Line: 20
    Info (12023): Found entity 1: if_id File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/if_id.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/invg.vhd
    Info (12022): Found design unit 1: invg-dataflow File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/invg.vhd Line: 30
    Info (12023): Found entity 1: invg File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/invg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/mem.vhd
    Info (12022): Found design unit 1: mem-rtl File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/mem.vhd Line: 27
    Info (12023): Found entity 1: mem File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/mem.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/mem_wb.vhd
    Info (12022): Found design unit 1: mem_wb-structure File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/mem_wb.vhd Line: 29
    Info (12023): Found entity 1: mem_wb File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/mem_wb.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/mux32to1.vhd
    Info (12022): Found design unit 1: mux32to1-mixed File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/mux32to1.vhd Line: 14
    Info (12023): Found entity 1: mux32to1 File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/mux32to1.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/mux_2to1.vhd
    Info (12022): Found design unit 1: mux_2to1-behaviour File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/mux_2to1.vhd Line: 13
    Info (12023): Found entity 1: mux_2to1 File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/mux_2to1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/nandg.vhd
    Info (12022): Found design unit 1: nandg-behavior File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/nandg.vhd Line: 21
    Info (12023): Found entity 1: nandg File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/nandg.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/nbitr.vhd
    Info (12022): Found design unit 1: nbitR-structure File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/nbitR.vhd Line: 25
    Info (12023): Found entity 1: nbitR File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/nbitR.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/norg.vhd
    Info (12022): Found design unit 1: norg-behavior File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/norg.vhd Line: 21
    Info (12023): Found entity 1: norg File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/norg.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/onebitalu.vhd
    Info (12022): Found design unit 1: oneBitALU-dataflow File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd Line: 30
    Info (12023): Found entity 1: oneBitALU File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/onebitalu_withset.vhd
    Info (12022): Found design unit 1: oneBitALU_withSet-dataflow File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU_withSet.vhd Line: 31
    Info (12023): Found entity 1: oneBitALU_withSet File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU_withSet.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/org.vhd
    Info (12022): Found design unit 1: org-behavior File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/org.vhd Line: 21
    Info (12023): Found entity 1: org File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/org.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/org2.vhd
    Info (12022): Found design unit 1: org2-dataflow File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/org2.vhd Line: 31
    Info (12023): Found entity 1: org2 File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/org2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/regfile.vhd
    Info (12022): Found design unit 1: regfile-behavior File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/regfile.vhd Line: 17
    Info (12023): Found entity 1: regfile File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/regfile.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/xorg.vhd
    Info (12022): Found design unit 1: xorg-behavior File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/xorg.vhd Line: 21
    Info (12023): Found entity 1: xorg File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/xorg.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/xorg2.vhd
    Info (12022): Found design unit 1: xorg2-dataflow File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/xorg2.vhd Line: 31
    Info (12023): Found entity 1: xorg2 File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/xorg2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /mips_processor/pipelined processor/pipeline tests/modelsimwork/src/zero.vhd
    Info (12022): Found design unit 1: zero-behavior File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/zero.vhd Line: 20
    Info (12023): Found entity 1: zero File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/zero.vhd Line: 15
Info (12127): Elaborating entity "MIPS_Processor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(52): object "s_Halt" assigned a value but never read File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_Processor.vhd Line: 52
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(339): object "s_MemReadEnable" assigned a value but never read File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_Processor.vhd Line: 339
Info (12128): Elaborating entity "mem" for hierarchy "mem:IMem" File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_Processor.vhd Line: 351
Info (12128): Elaborating entity "MUX21_structN" for hierarchy "MUX21_structN:Jr_Mux" File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_Processor.vhd Line: 375
Info (12128): Elaborating entity "andg2" for hierarchy "MUX21_structN:Jr_Mux|andg2:\G1:0:g_AND1" File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MUX21_structN.vhd Line: 39
Info (12128): Elaborating entity "invg" for hierarchy "MUX21_structN:Jr_Mux|invg:\G1:0:g_NOT1" File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MUX21_structN.vhd Line: 46
Info (12128): Elaborating entity "org2" for hierarchy "MUX21_structN:Jr_Mux|org2:\G1:0:g_OR1" File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MUX21_structN.vhd Line: 59
Info (12128): Elaborating entity "PC_reg" for hierarchy "PC_reg:PC" File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_Processor.vhd Line: 393
Info (12128): Elaborating entity "FA_struct" for hierarchy "FA_struct:AddFour" File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_Processor.vhd Line: 405
Info (12128): Elaborating entity "xorg2" for hierarchy "FA_struct:AddFour|xorg2:\G1:0:g_XOR1" File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/FA_struct.vhd Line: 44
Info (12128): Elaborating entity "if_id" for hierarchy "if_id:IFID" File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_Processor.vhd Line: 415
Info (12128): Elaborating entity "Register_Nbits" for hierarchy "if_id:IFID|Register_Nbits:if_id_iMem_reg" File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/if_id.vhd Line: 49
Info (12128): Elaborating entity "CLM" for hierarchy "CLM:Control" File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_Processor.vhd Line: 433
Info (10041): Inferred latch for "RegDst" at CLM.vhd(118) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/CLM.vhd Line: 118
Info (10041): Inferred latch for "ALUControl[0]" at CLM.vhd(35) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/CLM.vhd Line: 35
Info (10041): Inferred latch for "ALUControl[1]" at CLM.vhd(35) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/CLM.vhd Line: 35
Info (10041): Inferred latch for "ALUControl[2]" at CLM.vhd(35) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/CLM.vhd Line: 35
Info (10041): Inferred latch for "ALUControl[3]" at CLM.vhd(35) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/CLM.vhd Line: 35
Info (12128): Elaborating entity "BarrelShifter" for hierarchy "BarrelShifter:ShiftLeftTwo_Instruction" File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_Processor.vhd Line: 455
Info (10041): Inferred latch for "data_out[0]" at BarrelShifter.vhd(136) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Info (10041): Inferred latch for "data_out[1]" at BarrelShifter.vhd(136) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Info (10041): Inferred latch for "data_out[2]" at BarrelShifter.vhd(136) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Info (10041): Inferred latch for "data_out[3]" at BarrelShifter.vhd(136) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Info (10041): Inferred latch for "data_out[4]" at BarrelShifter.vhd(136) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Info (10041): Inferred latch for "data_out[5]" at BarrelShifter.vhd(136) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Info (10041): Inferred latch for "data_out[6]" at BarrelShifter.vhd(136) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Info (10041): Inferred latch for "data_out[7]" at BarrelShifter.vhd(136) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Info (10041): Inferred latch for "data_out[8]" at BarrelShifter.vhd(136) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Info (10041): Inferred latch for "data_out[9]" at BarrelShifter.vhd(136) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Info (10041): Inferred latch for "data_out[10]" at BarrelShifter.vhd(136) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Info (10041): Inferred latch for "data_out[11]" at BarrelShifter.vhd(136) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Info (10041): Inferred latch for "data_out[12]" at BarrelShifter.vhd(136) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Info (10041): Inferred latch for "data_out[13]" at BarrelShifter.vhd(136) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Info (10041): Inferred latch for "data_out[14]" at BarrelShifter.vhd(136) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Info (10041): Inferred latch for "data_out[15]" at BarrelShifter.vhd(136) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Info (10041): Inferred latch for "data_out[16]" at BarrelShifter.vhd(136) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Info (10041): Inferred latch for "data_out[17]" at BarrelShifter.vhd(136) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Info (10041): Inferred latch for "data_out[18]" at BarrelShifter.vhd(136) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Info (10041): Inferred latch for "data_out[19]" at BarrelShifter.vhd(136) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Info (10041): Inferred latch for "data_out[20]" at BarrelShifter.vhd(136) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Info (10041): Inferred latch for "data_out[21]" at BarrelShifter.vhd(136) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Info (10041): Inferred latch for "data_out[22]" at BarrelShifter.vhd(136) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Info (10041): Inferred latch for "data_out[23]" at BarrelShifter.vhd(136) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Info (10041): Inferred latch for "data_out[24]" at BarrelShifter.vhd(136) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Info (10041): Inferred latch for "data_out[25]" at BarrelShifter.vhd(136) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Info (10041): Inferred latch for "data_out[26]" at BarrelShifter.vhd(136) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Info (10041): Inferred latch for "data_out[27]" at BarrelShifter.vhd(136) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Info (10041): Inferred latch for "data_out[28]" at BarrelShifter.vhd(136) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Info (10041): Inferred latch for "data_out[29]" at BarrelShifter.vhd(136) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Info (10041): Inferred latch for "data_out[30]" at BarrelShifter.vhd(136) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Info (10041): Inferred latch for "data_out[31]" at BarrelShifter.vhd(136) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Info (10041): Inferred latch for "temp[0]" at BarrelShifter.vhd(44) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Info (10041): Inferred latch for "temp[1]" at BarrelShifter.vhd(44) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Info (10041): Inferred latch for "temp[2]" at BarrelShifter.vhd(44) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Info (10041): Inferred latch for "temp[3]" at BarrelShifter.vhd(44) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Info (10041): Inferred latch for "temp[4]" at BarrelShifter.vhd(44) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Info (10041): Inferred latch for "temp[5]" at BarrelShifter.vhd(44) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Info (10041): Inferred latch for "temp[6]" at BarrelShifter.vhd(44) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Info (10041): Inferred latch for "temp[7]" at BarrelShifter.vhd(44) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Info (10041): Inferred latch for "temp[8]" at BarrelShifter.vhd(44) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Info (10041): Inferred latch for "temp[9]" at BarrelShifter.vhd(44) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Info (10041): Inferred latch for "temp[10]" at BarrelShifter.vhd(44) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Info (10041): Inferred latch for "temp[11]" at BarrelShifter.vhd(44) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Info (10041): Inferred latch for "temp[12]" at BarrelShifter.vhd(44) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Info (10041): Inferred latch for "temp[13]" at BarrelShifter.vhd(44) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Info (10041): Inferred latch for "temp[14]" at BarrelShifter.vhd(44) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Info (10041): Inferred latch for "temp[15]" at BarrelShifter.vhd(44) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Info (10041): Inferred latch for "temp[16]" at BarrelShifter.vhd(44) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Info (10041): Inferred latch for "temp[17]" at BarrelShifter.vhd(44) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Info (10041): Inferred latch for "temp[18]" at BarrelShifter.vhd(44) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Info (10041): Inferred latch for "temp[19]" at BarrelShifter.vhd(44) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Info (10041): Inferred latch for "temp[20]" at BarrelShifter.vhd(44) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Info (10041): Inferred latch for "temp[21]" at BarrelShifter.vhd(44) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Info (10041): Inferred latch for "temp[22]" at BarrelShifter.vhd(44) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Info (10041): Inferred latch for "temp[23]" at BarrelShifter.vhd(44) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Info (10041): Inferred latch for "temp[24]" at BarrelShifter.vhd(44) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Info (10041): Inferred latch for "temp[25]" at BarrelShifter.vhd(44) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Info (10041): Inferred latch for "temp[26]" at BarrelShifter.vhd(44) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Info (10041): Inferred latch for "temp[27]" at BarrelShifter.vhd(44) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Info (10041): Inferred latch for "temp[28]" at BarrelShifter.vhd(44) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Info (10041): Inferred latch for "temp[29]" at BarrelShifter.vhd(44) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Info (10041): Inferred latch for "temp[30]" at BarrelShifter.vhd(44) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Info (10041): Inferred latch for "temp[31]" at BarrelShifter.vhd(44) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Info (12128): Elaborating entity "mux_2to1" for hierarchy "BarrelShifter:ShiftLeftTwo_Instruction|mux_2to1:\GEN_1stMuxRow:0:First30Muxes:M0_30" File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 53
Info (12128): Elaborating entity "BranchLogic" for hierarchy "BranchLogic:BranchLogicBlock" File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_Processor.vhd Line: 495
Info (12128): Elaborating entity "extender" for hierarchy "extender:SignExtend" File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_Processor.vhd Line: 513
Info (12128): Elaborating entity "MUX21_structN" for hierarchy "MUX21_structN:RegDst_Mux" File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_Processor.vhd Line: 521
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:RegisterFile" File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_Processor.vhd Line: 539
Info (12128): Elaborating entity "Decoder_5_32" for hierarchy "regfile:RegisterFile|Decoder_5_32:g_Decoder5to32_1" File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/regfile.vhd Line: 62
Info (12128): Elaborating entity "mux32to1" for hierarchy "regfile:RegisterFile|mux32to1:g_mux32to1_1" File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/regfile.vhd Line: 390
Info (12128): Elaborating entity "id_ex" for hierarchy "id_ex:IDEX" File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_Processor.vhd Line: 554
Info (12128): Elaborating entity "Register_Nbits" for hierarchy "id_ex:IDEX|Register_Nbits:id_ex_RegWrAdrr" File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/id_ex.vhd Line: 140
Info (12128): Elaborating entity "Register_Nbits" for hierarchy "id_ex:IDEX|Register_Nbits:id_ex_ALUOp_reg" File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/id_ex.vhd Line: 150
Info (12128): Elaborating entity "Register_1bit" for hierarchy "id_ex:IDEX|Register_1bit:id_ex_jal_reg" File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/id_ex.vhd Line: 162
Info (12128): Elaborating entity "MIPS_ALU" for hierarchy "MIPS_ALU:ALU" File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_Processor.vhd Line: 599
Info (12128): Elaborating entity "ALU32" for hierarchy "MIPS_ALU:ALU|ALU32:g_ALU" File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_ALU.vhd Line: 77
Info (12128): Elaborating entity "oneBitALU" for hierarchy "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:A1" File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/ALU32.vhd Line: 66
Info (10041): Inferred latch for "oOut" at oneBitALU.vhd(71) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd Line: 71
Info (10041): Inferred latch for "s_B_in" at oneBitALU.vhd(52) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd Line: 52
Info (12128): Elaborating entity "oneBitALU_withSet" for hierarchy "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU_withSet:A32" File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/ALU32.vhd Line: 90
Info (10041): Inferred latch for "oOut" at oneBitALU_withSet.vhd(74) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU_withSet.vhd Line: 74
Info (10041): Inferred latch for "s_B_in" at oneBitALU_withSet.vhd(52) File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU_withSet.vhd Line: 52
Info (12128): Elaborating entity "ex_mem" for hierarchy "ex_mem:EXMEM" File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_Processor.vhd Line: 611
Info (12128): Elaborating entity "mem_wb" for hierarchy "mem_wb:MEMWB" File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_Processor.vhd Line: 644
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|temp[1]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|temp[2]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|temp[3]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|temp[4]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|temp[5]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|temp[6]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|temp[7]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|temp[8]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|temp[9]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|temp[10]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|temp[11]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|temp[12]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|temp[13]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|temp[14]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|temp[15]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|temp[16]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|temp[17]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|temp[18]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|temp[19]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|temp[20]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|temp[21]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|temp[22]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|temp[23]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|temp[24]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|temp[25]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|temp[26]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|temp[27]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|temp[28]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|temp[29]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|temp[30]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|temp[31]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|temp[1]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|temp[2]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|temp[3]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|temp[4]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|temp[5]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|temp[6]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|temp[7]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|temp[8]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|temp[9]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|temp[10]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|temp[11]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|temp[12]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|temp[13]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|temp[14]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|temp[15]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|temp[16]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|temp[17]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|temp[18]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|temp[19]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|temp[20]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|temp[21]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|temp[22]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|temp[23]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|temp[24]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|temp[25]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|temp[26]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|temp[27]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|temp[28]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|temp[29]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|temp[30]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|temp[31]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|data_out[2]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|data_out[3]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|data_out[4]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|data_out[5]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|data_out[6]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|data_out[7]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|data_out[8]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|data_out[9]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|data_out[10]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|data_out[11]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|data_out[12]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|data_out[13]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|data_out[14]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|data_out[15]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|data_out[16]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|data_out[17]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|data_out[18]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|data_out[19]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|data_out[20]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|data_out[21]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|data_out[22]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|data_out[23]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|data_out[24]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|data_out[25]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|data_out[26]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|data_out[27]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|data_out[28]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|data_out[29]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|data_out[30]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_SignExtend|data_out[31]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|data_out[2]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|data_out[3]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|data_out[4]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|data_out[5]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|data_out[6]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|data_out[7]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|data_out[8]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|data_out[9]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|data_out[10]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|data_out[11]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|data_out[12]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|data_out[13]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|data_out[14]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|data_out[15]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|data_out[16]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|data_out[17]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|data_out[18]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|data_out[19]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|data_out[20]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|data_out[21]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|data_out[22]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|data_out[23]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|data_out[24]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|data_out[25]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|data_out[26]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "BarrelShifter:ShiftLeftTwo_Instruction|data_out[27]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|data_out[0]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|data_out[1]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|data_out[2]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|data_out[3]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|data_out[4]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|data_out[5]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|data_out[6]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|data_out[7]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|data_out[8]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|data_out[9]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|data_out[10]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|data_out[11]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|data_out[12]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|data_out[13]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|data_out[14]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|data_out[15]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|data_out[16]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|data_out[17]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|data_out[18]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|data_out[19]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|data_out[20]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|data_out[21]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|data_out[22]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|data_out[23]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|data_out[24]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|data_out[25]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|data_out[26]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|data_out[27]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|data_out[28]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|data_out[29]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|data_out[30]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|data_out[31]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 136
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|temp[31]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|temp[30]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|temp[29]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|temp[28]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|temp[27]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|temp[26]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|temp[25]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|temp[24]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|temp[23]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|temp[22]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|temp[21]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|temp[20]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|temp[19]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|temp[18]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|temp[17]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|temp[16]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|temp[15]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|temp[14]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|temp[13]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|temp[12]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|temp[11]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|temp[10]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|temp[9]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|temp[8]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|temp[7]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|temp[6]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|temp[5]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|temp[4]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|temp[3]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|temp[2]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|temp[1]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "MIPS_ALU:ALU|BarrelShifter:g_BarrelShifter0|temp[0]" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd Line: 44
Warning (14026): LATCH primitive "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU_withSet:A32|oOut" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU_withSet.vhd Line: 27
Warning (14026): LATCH primitive "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:A1|oOut" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd Line: 26
Warning (14026): LATCH primitive "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:30:ALUs|oOut" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd Line: 26
Warning (14026): LATCH primitive "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:1:ALUs|oOut" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd Line: 26
Warning (14026): LATCH primitive "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:29:ALUs|oOut" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd Line: 26
Warning (14026): LATCH primitive "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:2:ALUs|oOut" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd Line: 26
Warning (14026): LATCH primitive "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:28:ALUs|oOut" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd Line: 26
Warning (14026): LATCH primitive "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:3:ALUs|oOut" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd Line: 26
Warning (14026): LATCH primitive "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:27:ALUs|oOut" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd Line: 26
Warning (14026): LATCH primitive "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:4:ALUs|oOut" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd Line: 26
Warning (14026): LATCH primitive "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:26:ALUs|oOut" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd Line: 26
Warning (14026): LATCH primitive "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:5:ALUs|oOut" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd Line: 26
Warning (14026): LATCH primitive "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:25:ALUs|oOut" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd Line: 26
Warning (14026): LATCH primitive "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:6:ALUs|oOut" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd Line: 26
Warning (14026): LATCH primitive "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:24:ALUs|oOut" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd Line: 26
Warning (14026): LATCH primitive "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:7:ALUs|oOut" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd Line: 26
Warning (14026): LATCH primitive "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:23:ALUs|oOut" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd Line: 26
Warning (14026): LATCH primitive "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:8:ALUs|oOut" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd Line: 26
Warning (14026): LATCH primitive "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:22:ALUs|oOut" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd Line: 26
Warning (14026): LATCH primitive "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:9:ALUs|oOut" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd Line: 26
Warning (14026): LATCH primitive "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:21:ALUs|oOut" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd Line: 26
Warning (14026): LATCH primitive "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:10:ALUs|oOut" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd Line: 26
Warning (14026): LATCH primitive "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:20:ALUs|oOut" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd Line: 26
Warning (14026): LATCH primitive "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:11:ALUs|oOut" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd Line: 26
Warning (14026): LATCH primitive "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:19:ALUs|oOut" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd Line: 26
Warning (14026): LATCH primitive "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:12:ALUs|oOut" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd Line: 26
Warning (14026): LATCH primitive "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:18:ALUs|oOut" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd Line: 26
Warning (14026): LATCH primitive "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:13:ALUs|oOut" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd Line: 26
Warning (14026): LATCH primitive "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:17:ALUs|oOut" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd Line: 26
Warning (14026): LATCH primitive "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:14:ALUs|oOut" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd Line: 26
Warning (14026): LATCH primitive "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:16:ALUs|oOut" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd Line: 26
Warning (14026): LATCH primitive "MIPS_ALU:ALU|ALU32:g_ALU|oneBitALU:\G1:15:ALUs|oOut" is permanently enabled File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd Line: 26
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mem:IMem|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mem:DMem|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|s_Q_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 40
Info (12130): Elaborated megafunction instantiation "mem:IMem|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "mem:IMem|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eg81.tdf
    Info (12023): Found entity 1: altsyncram_eg81 File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/QuartusWork/db/altsyncram_eg81.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0"
Info (12133): Instantiated megafunction "id_ex:IDEX|Register_1bit:id_ex_memToReg_reg|altshift_taps:s_Q_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "40"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_bkm.tdf
    Info (12023): Found entity 1: shift_taps_bkm File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/QuartusWork/db/shift_taps_bkm.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r861.tdf
    Info (12023): Found entity 1: altsyncram_r861 File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/QuartusWork/db/altsyncram_r861.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf
    Info (12023): Found entity 1: add_sub_24e File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/QuartusWork/db/add_sub_24e.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/QuartusWork/db/cntr_6pf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/QuartusWork/db/cmpr_ogc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf
    Info (12023): Found entity 1: cntr_p8h File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/QuartusWork/db/cntr_p8h.tdf Line: 26
Info (13000): Registers with preset signals will power-up high File: U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/QuartusWork/db/shift_taps_bkm.tdf Line: 42
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3758 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 67 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 3555 logic cells
    Info (21064): Implemented 104 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 218 warnings
    Info: Peak virtual memory: 4855 megabytes
    Info: Processing ended: Tue Nov 24 13:41:11 2020
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:09


