Information: Updating design information... (UID-85)
Warning: Design 'RISCV_pipeline_abs' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : RISCV_pipeline_abs
Version: O-2018.06-SP4
Date   : Sat Feb 13 16:45:32 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: ALUsrc1_1_reg
              (rising edge-triggered flip-flop clocked by MY_CLK)
  Endpoint: ALU_RESULT_1_reg[63]
            (rising edge-triggered flip-flop clocked by MY_CLK)
  Path Group: MY_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RISCV_pipeline_abs 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MY_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALUsrc1_1_reg/CK (SDFFR_X1)                             0.00 #     0.00 r
  ALUsrc1_1_reg/Q (SDFFR_X1)                              0.09       0.09 r
  EX_STAGE/ALUsrc1_1 (EXECUTE_abs)                        0.00       0.09 r
  EX_STAGE/U3/Z (CLKBUF_X3)                               0.07       0.16 r
  EX_STAGE/U115/Z (MUX2_X1)                               0.11       0.26 f
  EX_STAGE/ALU_DP/A[15] (ALU_abs)                         0.00       0.26 f
  EX_STAGE/ALU_DP/U376/Z (XOR2_X1)                        0.09       0.35 f
  EX_STAGE/ALU_DP/SUB_ABS/A[15] (SUBTRACTOR_N64_0)        0.00       0.35 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/A[15] (SUBTRACTOR_N64_0_DW01_sub_1)
                                                          0.00       0.35 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U784/ZN (NOR2_X1)        0.04       0.40 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1014/ZN (OAI21_X1)      0.03       0.43 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1013/ZN (AOI21_X1)      0.05       0.48 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U541/ZN (OAI21_X1)       0.04       0.52 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U538/ZN (AOI21_X1)       0.06       0.57 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U532/ZN (OAI21_X1)       0.03       0.60 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U531/ZN (AOI21_X1)       0.04       0.64 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U524/ZN (OAI21_X1)       0.03       0.68 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U523/ZN (AOI21_X1)       0.04       0.72 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U522/ZN (OAI21_X1)       0.03       0.75 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U529/ZN (AOI21_X1)       0.04       0.79 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U590/ZN (OAI21_X1)       0.03       0.83 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U589/ZN (AOI21_X1)       0.04       0.87 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U583/ZN (OAI21_X1)       0.03       0.90 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U582/ZN (AOI21_X1)       0.04       0.94 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U576/ZN (OAI21_X1)       0.03       0.97 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U575/ZN (AOI21_X1)       0.04       1.02 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U568/ZN (OAI21_X1)       0.03       1.05 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U567/ZN (AOI21_X1)       0.04       1.09 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U566/ZN (OAI21_X1)       0.03       1.12 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U573/ZN (AOI21_X1)       0.04       1.17 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U634/ZN (OAI21_X1)       0.03       1.20 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U633/ZN (AOI21_X1)       0.04       1.24 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U627/ZN (OAI21_X1)       0.03       1.27 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U626/ZN (AOI21_X1)       0.04       1.31 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U620/ZN (OAI21_X1)       0.03       1.35 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U619/ZN (AOI21_X1)       0.04       1.39 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U618/ZN (OAI21_X1)       0.03       1.42 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U11/CO (FA_X1)           0.10       1.52 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U612/ZN (NAND2_X1)       0.04       1.56 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U608/ZN (NAND3_X1)       0.04       1.60 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U602/ZN (NAND2_X1)       0.04       1.63 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U601/ZN (NAND3_X1)       0.04       1.67 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U606/ZN (NAND2_X1)       0.04       1.71 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U679/ZN (NAND3_X1)       0.03       1.74 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U675/ZN (NAND2_X1)       0.03       1.78 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U672/ZN (NAND3_X1)       0.04       1.81 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U668/ZN (NAND2_X1)       0.04       1.85 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U664/ZN (NAND3_X1)       0.04       1.89 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U661/ZN (NAND2_X1)       0.04       1.92 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U655/ZN (NAND3_X1)       0.04       1.97 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U649/ZN (NAND2_X1)       0.04       2.00 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U648/ZN (NAND3_X1)       0.03       2.04 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U647/ZN (NAND2_X1)       0.03       2.06 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U646/ZN (NAND3_X1)       0.03       2.10 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U645/ZN (XNOR2_X1)       0.05       2.15 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/DIFF[63] (SUBTRACTOR_N64_0_DW01_sub_1)
                                                          0.00       2.15 f
  EX_STAGE/ALU_DP/SUB_ABS/S[63] (SUBTRACTOR_N64_0)        0.00       2.15 f
  EX_STAGE/ALU_DP/U29/ZN (AOI22_X1)                       0.05       2.21 r
  EX_STAGE/ALU_DP/U17/ZN (NAND2_X1)                       0.03       2.23 f
  EX_STAGE/ALU_DP/ALU_RESULT[63] (ALU_abs)                0.00       2.23 f
  EX_STAGE/ALU_RESULT[63] (EXECUTE_abs)                   0.00       2.23 f
  ALU_RESULT_1_reg[63]/D (DFFR_X1)                        0.01       2.24 f
  data arrival time                                                  2.24

  clock MY_CLK (rise edge)                                2.35       2.35
  clock network delay (ideal)                             0.00       2.35
  clock uncertainty                                      -0.07       2.28
  ALU_RESULT_1_reg[63]/CK (DFFR_X1)                       0.00       2.28 r
  library setup time                                     -0.04       2.24
  data required time                                                 2.24
  --------------------------------------------------------------------------
  data required time                                                 2.24
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


1
