['text':'**************************
 * load/store
 **************************','line_number':10,'multiline':True]
['text':' stream load','line_number':13,'multiline':False]
['text':' unaligned load','line_number':48,'multiline':False]
['text':' aligned load','line_number':51,'multiline':False]
['text':' load lower part','line_number':54,'multiline':False]
['text':' stream load','line_number':57,'multiline':False]
['text':' unaligned store','line_number':60,'multiline':False]
['text':' aligned store','line_number':63,'multiline':False]
['text':' stream store','line_number':66,'multiline':False]
['text':' store lower part','line_number':69,'multiline':False]
['text':' store higher part','line_number':72,'multiline':False]
['text':'**************************
 * Non-contiguous Load
 **************************','line_number':75,'multiline':True]
['text':'// 32','line_number':78,'multiline':False]
['text':'// 64','line_number':99,'multiline':False]
['text':'// 64-bit load over 32-bit stride','line_number':107,'multiline':False]
['text':'// 128-bit load over 64-bit stride','line_number':120,'multiline':False]
['text':'**************************
 * Non-contiguous Store
 **************************','line_number':128,'multiline':True]
['text':'// 32','line_number':131,'multiline':False]
['text':'// 64','line_number':149,'multiline':False]
['text':'// 64-bit store over 32-bit stride','line_number':160,'multiline':False]
['text':'// 128-bit store over 64-bit stride','line_number':171,'multiline':False]
['text':'********************************
 * Partial Load
 ********************************','line_number':178,'multiline':True]
['text':'// 32','line_number':181,'multiline':False]
['text':' NPY_HAVE_SSE41','line_number':216,'multiline':False]
['text':' We use a variable marked 'volatile' to convince the compiler that','line_number':221,'multiline':False]
['text':' the entire vector is needed.','line_number':222,'multiline':False]
['text':' avoid optimizing it out','line_number':224,'multiline':False]
['text':' fill zero to rest lanes','line_number':229,'multiline':False]
['text':'// 64','line_number':250,'multiline':False]
['text':' fill zero to rest lanes','line_number':267,'multiline':False]
['text':'// 64-bit nlane','line_number':277,'multiline':False]
['text':' fill zero to rest lanes','line_number':295,'multiline':False]
['text':'// 128-bit nlane','line_number':299,'multiline':False]
['text':'********************************
 * Non-contiguous partial load
 ********************************','line_number':307,'multiline':True]
['text':'// 32','line_number':310,'multiline':False]
['text':' NPY_HAVE_SSE41','line_number':340,'multiline':False]
['text':' switch','line_number':343,'multiline':False]
['text':' fill zero to rest lanes','line_number':350,'multiline':False]
['text':' NPY_HAVE_SSE41','line_number':365,'multiline':False]
['text':' NPY_HAVE_SSE41','line_number':378,'multiline':False]
['text':'// 64','line_number':384,'multiline':False]
['text':' fill zero to rest lanes','line_number':394,'multiline':False]
['text':'// 64-bit load over 32-bit stride','line_number':404,'multiline':False]
['text':'// 128-bit load over 64-bit stride','line_number':431,'multiline':False]
['text':'********************************
 * Partial store
 ********************************','line_number':439,'multiline':True]
['text':'// 32','line_number':442,'multiline':False]
['text':'// 64','line_number':465,'multiline':False]
['text':'// 64-bit nlane','line_number':475,'multiline':False]
['text':'// 128-bit nlane','line_number':479,'multiline':False]
['text':'********************************
 * Non-contiguous partial store
 ********************************','line_number':486,'multiline':True]
['text':'// 32','line_number':489,'multiline':False]
['text':'// 64','line_number':524,'multiline':False]
['text':'// 64-bit store over 32-bit stride','line_number':535,'multiline':False]
['text':'// 128-bit store over 64-bit stride','line_number':545,'multiline':False]
['text':'****************************************************************
 * Implement partial load/store for u32/f32/u64/f64... via casting
 ****************************************************************','line_number':549,'multiline':True]
['text':' 128-bit/64-bit stride','line_number':614,'multiline':False]
['text':'***********************************************************
 *  de-interlave load / interleave contiguous store
 ***********************************************************','line_number':685,'multiline':True]
['text':' two channels','line_number':688,'multiline':False]
['text':'********************************
 * Lookup table
 ********************************','line_number':718,'multiline':True]
['text':' uses vector as indexes into a table','line_number':721,'multiline':False]
['text':' that contains 32 elements of float32.','line_number':722,'multiline':False]
['text':' uses vector as indexes into a table','line_number':742,'multiline':False]
['text':' that contains 16 elements of float64.','line_number':743,'multiline':False]
['text':' _NPY_SIMD_SSE_MEMORY_H','line_number':759,'multiline':False]
