Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date             : Tue Jul 28 23:01:34 2020
| Host             : LAPTOP-D823LPN1 running 64-bit major release  (build 9200)
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
| Design           : system_wrapper
| Device           : xc7z015clg485-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.962        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.838        |
| Device Static (W)        | 0.124        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 76.0         |
| Junction Temperature (C) | 34.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.034 |        7 |       --- |             --- |
| Slice Logic              |     0.011 |    19491 |       --- |             --- |
|   LUT as Logic           |     0.010 |     7024 |     46200 |           15.20 |
|   Register               |    <0.001 |     8731 |     92400 |            9.45 |
|   LUT as Distributed RAM |    <0.001 |      314 |     14400 |            2.18 |
|   CARRY4                 |    <0.001 |      161 |     11550 |            1.39 |
|   F7/F8 Muxes            |    <0.001 |      140 |     46200 |            0.30 |
|   LUT as Shift Register  |    <0.001 |      277 |     14400 |            1.92 |
|   Others                 |     0.000 |      752 |       --- |             --- |
| Signals                  |     0.014 |    14251 |       --- |             --- |
| Block RAM                |     0.004 |        6 |        95 |            6.32 |
| MMCM                     |     0.116 |        1 |         3 |           33.33 |
| I/O                      |     0.121 |       48 |       150 |           32.00 |
| XADC                     |     0.002 |        1 |       --- |             --- |
| PS7                      |     1.535 |        1 |       --- |             --- |
| Static Power             |     0.124 |          |           |                 |
| Total                    |     1.962 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.077 |       0.066 |      0.011 |
| Vccaux    |       1.800 |     0.113 |       0.102 |      0.011 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.022 |       0.021 |      0.001 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.744 |       0.722 |      0.022 |
| Vccpaux   |       1.800 |     0.062 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                          | Domain                                                                                                                                             | Constraint (ns) |
+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| axi_c2c_selio_rx_diff_clk_in_p | Z_c2c_rxclk_in_p                                                                                                                                   |            10.0 |
| clk_fpga_0                     | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                                                                                          |            10.0 |
| clk_fpga_1                     | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]                                                                                          |             5.0 |
| clk_out                        | system_i/axi_c2c_z/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out  |            10.0 |
| clkfbout                       | system_i/axi_c2c_z/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clkfbout |            10.0 |
+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| system_wrapper           |     1.838 |
|   system_i               |     1.838 |
|     axi_bram_ctrl_0      |     0.002 |
|       U0                 |     0.002 |
|     axi_c2c_z            |     0.255 |
|       inst               |     0.255 |
|     blk_mem_gen_0        |     0.002 |
|       U0                 |     0.002 |
|     processing_system7_0 |     1.537 |
|       inst               |     1.537 |
|     ps7_0_axi_periph     |     0.039 |
|       m00_couplers       |     0.004 |
|       m01_couplers       |     0.006 |
|       m02_couplers       |     0.007 |
|       m03_couplers       |     0.007 |
|       m04_couplers       |     0.002 |
|       s00_couplers       |     0.003 |
|       s01_couplers       |     0.003 |
|       xbar               |     0.006 |
|     xadc_wiz_0           |     0.004 |
|       U0                 |     0.004 |
+--------------------------+-----------+


