add r0, r1, r0, lsr #7 
cmp r0, r1 
movcc r0, r2 
movcs r0, r1 
mov r3, r0 
lsl r0, r3, #13 
