

================================================================
== Vivado HLS Report for 'MAT_Stream'
================================================================
* Date:           Wed Oct 28 11:39:22 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        Mat_mult
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|    22|    no    |
        | + Loop 1.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|      8|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      6|
|Register         |        -|      -|      15|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      15|     14|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+-------+---+----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+---+----+------------+------------+
    |p_rec_i_fu_93_p2  |     +    |      0|  0|   5|           5|           1|
    |tmp_i_fu_87_p2    |   icmp   |      0|  0|   2|           5|           5|
    |ap_sig_bdd_62     |    or    |      0|  0|   1|           1|           1|
    +------------------+----------+-------+---+----+------------+------------+
    |Total             |          |      0|  0|   8|          11|           7|
    +------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |   1|          5|    1|          5|
    |p_0_rec_i_reg_70  |   5|          2|    5|         10|
    +------------------+----+-----------+-----+-----------+
    |Total             |   6|          7|    6|         15|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+---+----+-----+-----------+
    |       Name       | FF| LUT| Bits| Const Bits|
    +------------------+---+----+-----+-----------+
    |ap_CS_fsm         |  4|   0|    4|          0|
    |debug_ready       |  0|   0|    8|          8|
    |p_0_rec_i_reg_70  |  5|   0|    5|          0|
    |p_rec_i_reg_125   |  5|   0|    5|          0|
    |tmp_i_reg_121     |  1|   0|    1|          0|
    +------------------+---+----+-----+-----------+
    |Total             | 15|   0|   23|          8|
    +------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+--------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|   Protocol   | Source Object|    C Type    |
+----------------+-----+-----+--------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_none |  MAT_Stream  | return value |
|ap_rst          |  in |    1| ap_ctrl_none |  MAT_Stream  | return value |
|in_arr_dout     |  in |   32|    ap_fifo   |    in_arr    |    pointer   |
|in_arr_empty_n  |  in |    1|    ap_fifo   |    in_arr    |    pointer   |
|in_arr_read     | out |    1|    ap_fifo   |    in_arr    |    pointer   |
|out_arr_din     | out |   32|    ap_fifo   |    out_arr   |    pointer   |
|out_arr_full_n  |  in |    1|    ap_fifo   |    out_arr   |    pointer   |
|out_arr_write   | out |    1|    ap_fifo   |    out_arr   |    pointer   |
|op_type         |  in |    8|    ap_none   |    op_type   |    scalar    |
+----------------+-----+-----+--------------+--------------+--------------+

