Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Sep 19 07:27:28 2020
| Host         : uwlogin running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9p
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     5 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              18 |           11 |
| Yes          | No                    | No                     |            2816 |          325 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------+------------------+------------------+----------------+
| Clock Signal |             Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+--------------------------------------+------------------+------------------+----------------+
|  ap_clk      |                                      |                  |                1 |              1 |
|  ap_clk      |                                      | ap_rst           |               11 |             18 |
|  ap_clk      | bd_0_i/hls_inst/U0/ap_CS_fsm_state9  |                  |                5 |             32 |
|  ap_clk      | bd_0_i/hls_inst/U0/ap_CS_fsm_state8  |                  |                4 |             32 |
|  ap_clk      | bd_0_i/hls_inst/U0/reg_959           |                  |               21 |             64 |
|  ap_clk      | bd_0_i/hls_inst/U0/reg_931           |                  |               16 |             64 |
|  ap_clk      | bd_0_i/hls_inst/U0/reg_8920          |                  |               12 |             64 |
|  ap_clk      | bd_0_i/hls_inst/U0/ap_CS_fsm_state2  |                  |               34 |            128 |
|  ap_clk      | bd_0_i/hls_inst/U0/ap_CS_fsm_state7  |                  |               16 |            128 |
|  ap_clk      | bd_0_i/hls_inst/U0/reg_9170          |                  |               77 |            320 |
|  ap_clk      | bd_0_i/hls_inst/U0/mat_1_address0[3] |                  |               45 |            352 |
|  ap_clk      | bd_0_i/hls_inst/U0/ap_CS_fsm_state3  |                  |               91 |            512 |
|  ap_clk      | bd_0_i/hls_inst/U0/ap_CS_fsm_state6  |                  |               68 |            544 |
|  ap_clk      | bd_0_i/hls_inst/U0/ap_CS_fsm_state4  |                  |               87 |            576 |
+--------------+--------------------------------------+------------------+------------------+----------------+


