// Seed: 1498864078
module module_0 (
    input supply1 id_0
    , id_13,
    input tri id_1,
    input uwire id_2,
    input tri0 id_3
    , id_14,
    input tri1 id_4,
    input wand id_5,
    input uwire id_6,
    output wand id_7,
    input tri0 id_8,
    input supply0 id_9,
    input wand id_10,
    output wire id_11
);
endmodule
module module_1 (
    input  tri0 id_0,
    output wand id_1
);
  logic [7:0] id_3;
  wire id_4;
  module_0(
      id_0, id_0, id_0, id_0, id_0, id_0, id_0, id_1, id_0, id_0, id_0, id_1
  );
  assign id_3[(1)] = id_3;
endmodule
