# mmul_systolic_array
Verilog implementation of a weight stationary systolic array for matrix multiplication, with skew/deskew data orchestration and AXI4-stream integration
