

================================================================
== Vivado HLS Report for 'quantize_activation'
================================================================
* Date:           Fri Dec  6 23:28:23 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_4th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.690 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1791|     1791| 17.910 us | 17.910 us |  1791|  1791|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- QUANTIZE_ACTIVATION_LOOP_2   |     1149|     1149|         3|          -|          -|   383|    no    |
        |- QUANTIZE_ACTIVATION_LOOP_3   |      588|      588|        98|          -|          -|     6|    no    |
        | + QUANTIZE_ACTIVATION_LOOP_4  |       96|       96|         6|          -|          -|    16|    no    |
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     20|       0|   1289|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     575|    347|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    369|    -|
|Register         |        -|      -|     684|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     20|    1259|   2005|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      9|       1|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |dut_udiv_47s_37nsdEe_U8  |dut_udiv_47s_37nsdEe  |        0|      0|  575|  347|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      0|  575|  347|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_1_fu_1410_p2    |     *    |      5|  0|  27|          38|          38|
    |mul_ln1118_2_fu_1585_p2    |     *    |      5|  0|  27|          38|          38|
    |mul_ln1118_3_fu_1604_p2    |     *    |      5|  0|  27|          38|          38|
    |mul_ln1118_fu_1391_p2      |     *    |      5|  0|  27|          38|          38|
    |add_ln67_1_fu_1516_p2      |     +    |      0|  0|  45|          38|          38|
    |add_ln67_2_fu_1702_p2      |     +    |      0|  0|  45|          38|          38|
    |add_ln67_3_fu_1780_p2      |     +    |      0|  0|  45|          38|          38|
    |add_ln67_fu_1438_p2        |     +    |      0|  0|  45|          38|          38|
    |add_ln700_1_fu_1549_p2     |     +    |      0|  0|  25|           1|          18|
    |add_ln700_2_fu_1735_p2     |     +    |      0|  0|  25|           1|          18|
    |add_ln700_3_fu_1813_p2     |     +    |      0|  0|  25|           1|          18|
    |add_ln700_fu_1471_p2       |     +    |      0|  0|  25|           1|          18|
    |add_ln87_fu_1234_p2        |     +    |      0|  0|  15|           9|           1|
    |add_ln94_fu_1294_p2        |     +    |      0|  0|  12|           3|           1|
    |add_ln95_fu_1318_p2        |     +    |      0|  0|  15|           5|           1|
    |add_ln96_fu_1328_p2        |     +    |      0|  0|  15|           7|           7|
    |grp_fu_1199_p2             |     -    |      0|  0|  45|           1|          38|
    |icmp_ln1494_32_fu_1244_p2  |   icmp   |      0|  0|  21|          38|           4|
    |icmp_ln1494_33_fu_1425_p2  |   icmp   |      0|  0|  21|          38|           1|
    |icmp_ln1494_34_fu_1503_p2  |   icmp   |      0|  0|  21|          38|           1|
    |icmp_ln1494_35_fu_1689_p2  |   icmp   |      0|  0|  21|          38|           1|
    |icmp_ln1494_36_fu_1767_p2  |   icmp   |      0|  0|  21|          38|           1|
    |icmp_ln1494_fu_1268_p2     |   icmp   |      0|  0|  21|          38|          38|
    |icmp_ln851_1_fu_1543_p2    |   icmp   |      0|  0|  18|          20|           1|
    |icmp_ln851_2_fu_1729_p2    |   icmp   |      0|  0|  18|          20|           1|
    |icmp_ln851_3_fu_1807_p2    |   icmp   |      0|  0|  18|          20|           1|
    |icmp_ln851_fu_1465_p2      |   icmp   |      0|  0|  18|          20|           1|
    |icmp_ln87_fu_1223_p2       |   icmp   |      0|  0|  13|           9|           9|
    |icmp_ln887_1_fu_1654_p2    |   icmp   |      0|  0|  18|          18|           9|
    |icmp_ln887_2_fu_1912_p2    |   icmp   |      0|  0|  18|          18|           9|
    |icmp_ln887_3_fu_1963_p2    |   icmp   |      0|  0|  18|          18|           9|
    |icmp_ln887_fu_1619_p2      |   icmp   |      0|  0|  18|          18|           9|
    |icmp_ln895_1_fu_1659_p2    |   icmp   |      0|  0|  13|          11|           1|
    |icmp_ln895_2_fu_1917_p2    |   icmp   |      0|  0|  13|          11|           1|
    |icmp_ln895_3_fu_1968_p2    |   icmp   |      0|  0|  13|          11|           1|
    |icmp_ln895_fu_1624_p2      |   icmp   |      0|  0|  13|          11|           1|
    |icmp_ln94_fu_1288_p2       |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln95_fu_1312_p2       |   icmp   |      0|  0|  11|           5|           6|
    |or_ln887_1_fu_1675_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln887_2_fu_1933_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln887_3_fu_1984_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln887_fu_1640_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln98_1_fu_1367_p2       |    or    |      0|  0|   9|           9|           2|
    |or_ln98_2_fu_1377_p2       |    or    |      0|  0|   9|           9|           2|
    |or_ln98_fu_1356_p2         |    or    |      0|  0|   9|           9|           1|
    |grp_fu_1205_p3             |  select  |      0|  0|  38|           1|          38|
    |p_Val2_16_fu_1273_p3       |  select  |      0|  0|  38|           1|          38|
    |select_ln60_fu_1250_p3     |  select  |      0|  0|  37|           1|          37|
    |select_ln67_1_fu_1508_p3   |  select  |      0|  0|  21|           1|          20|
    |select_ln67_2_fu_1694_p3   |  select  |      0|  0|  21|           1|          20|
    |select_ln67_3_fu_1772_p3   |  select  |      0|  0|  21|           1|          20|
    |select_ln67_fu_1430_p3     |  select  |      0|  0|  21|           1|          20|
    |select_ln850_1_fu_1563_p3  |  select  |      0|  0|  18|           1|          18|
    |select_ln850_2_fu_1749_p3  |  select  |      0|  0|  18|           1|          18|
    |select_ln850_3_fu_1827_p3  |  select  |      0|  0|  18|           1|          18|
    |select_ln850_fu_1485_p3    |  select  |      0|  0|  18|           1|          18|
    |select_ln851_1_fu_1555_p3  |  select  |      0|  0|  18|           1|          18|
    |select_ln851_2_fu_1741_p3  |  select  |      0|  0|  18|           1|          18|
    |select_ln851_3_fu_1819_p3  |  select  |      0|  0|  18|           1|          18|
    |select_ln851_fu_1477_p3    |  select  |      0|  0|  18|           1|          18|
    |select_ln887_1_fu_1646_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln887_2_fu_1667_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln887_3_fu_1681_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln887_4_fu_1925_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln887_5_fu_1939_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln887_6_fu_1976_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln887_7_fu_1990_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln887_fu_1632_p3    |  select  |      0|  0|   9|           1|           9|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |     20|  0|1289|         828|         946|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  273|         64|    1|         64|
    |input_0_V_address0      |   27|          5|    9|         45|
    |input_0_V_address1      |   15|          3|    9|         27|
    |j_0_0_reg_1158          |    9|          2|    9|         18|
    |ji_0_0_reg_1180         |    9|          2|    5|         10|
    |jo_0_0_reg_1169         |    9|          2|    3|          6|
    |max_val_V_0_0_reg_1148  |    9|          2|   38|         76|
    |reg_1213                |    9|          2|   38|         76|
    |reg_1218                |    9|          2|   38|         76|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  369|         84|  150|        398|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln87_reg_2032        |   9|   0|    9|          0|
    |add_ln94_reg_2068        |   3|   0|    3|          0|
    |add_ln95_reg_2081        |   5|   0|    5|          0|
    |ap_CS_fsm                |  63|   0|   63|          0|
    |j_0_0_reg_1158           |   9|   0|    9|          0|
    |ji_0_0_reg_1180          |   5|   0|    5|          0|
    |jo_0_0_reg_1169          |   3|   0|    3|          0|
    |lshr_ln_reg_2101         |   3|   0|    3|          0|
    |max_val_V_0_0_reg_1148   |  38|   0|   38|          0|
    |p_Val2_13_reg_2019       |  38|   0|   38|          0|
    |p_Val2_15_reg_2042       |  38|   0|   38|          0|
    |p_Val2_17_reg_2127       |  38|   0|   38|          0|
    |p_Val2_18_reg_2155       |  38|   0|   38|          0|
    |p_Val2_19_reg_2161       |  38|   0|   38|          0|
    |p_Val2_9_reg_2121        |  38|   0|   38|          0|
    |reg_1213                 |  38|   0|   38|          0|
    |reg_1218                 |  38|   0|   38|          0|
    |select_ln850_1_reg_2144  |  18|   0|   18|          0|
    |select_ln850_2_reg_2207  |  18|   0|   18|          0|
    |select_ln850_3_reg_2218  |  18|   0|   18|          0|
    |select_ln850_reg_2133    |  18|   0|   18|          0|
    |select_ln887_1_reg_2167  |   8|   0|    8|          0|
    |select_ln887_3_reg_2187  |   8|   0|    8|          0|
    |sext_ln94_reg_2057       |  58|   0|   58|          0|
    |shl_ln1_reg_2090         |   7|   0|    9|          2|
    |shl_ln_reg_2073          |   3|   0|    7|          4|
    |tmp_75_reg_2139          |  11|   0|   11|          0|
    |tmp_77_reg_2150          |  11|   0|   11|          0|
    |tmp_79_reg_2213          |  11|   0|   11|          0|
    |tmp_81_reg_2224          |  11|   0|   11|          0|
    |trunc_ln703_reg_2053     |  38|   0|   38|          0|
    |trunc_ln96_reg_2086      |   4|   0|    4|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 684|   0|  690|          6|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |   quantize_activation  | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |   quantize_activation  | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |   quantize_activation  | return value |
|ap_done                          | out |    1| ap_ctrl_hs |   quantize_activation  | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |   quantize_activation  | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |   quantize_activation  | return value |
|ap_return                        | out |   38| ap_ctrl_hs |   quantize_activation  | return value |
|input_0_V_address0               | out |    9|  ap_memory |        input_0_V       |     array    |
|input_0_V_ce0                    | out |    1|  ap_memory |        input_0_V       |     array    |
|input_0_V_q0                     |  in |   38|  ap_memory |        input_0_V       |     array    |
|input_0_V_address1               | out |    9|  ap_memory |        input_0_V       |     array    |
|input_0_V_ce1                    | out |    1|  ap_memory |        input_0_V       |     array    |
|input_0_V_q1                     |  in |   38|  ap_memory |        input_0_V       |     array    |
|output_states_0_0_0_V_address0   | out |    3|  ap_memory |  output_states_0_0_0_V |     array    |
|output_states_0_0_0_V_ce0        | out |    1|  ap_memory |  output_states_0_0_0_V |     array    |
|output_states_0_0_0_V_we0        | out |    1|  ap_memory |  output_states_0_0_0_V |     array    |
|output_states_0_0_0_V_d0         | out |    8|  ap_memory |  output_states_0_0_0_V |     array    |
|output_states_0_1_0_V_address0   | out |    3|  ap_memory |  output_states_0_1_0_V |     array    |
|output_states_0_1_0_V_ce0        | out |    1|  ap_memory |  output_states_0_1_0_V |     array    |
|output_states_0_1_0_V_we0        | out |    1|  ap_memory |  output_states_0_1_0_V |     array    |
|output_states_0_1_0_V_d0         | out |    8|  ap_memory |  output_states_0_1_0_V |     array    |
|output_states_0_2_0_V_address0   | out |    3|  ap_memory |  output_states_0_2_0_V |     array    |
|output_states_0_2_0_V_ce0        | out |    1|  ap_memory |  output_states_0_2_0_V |     array    |
|output_states_0_2_0_V_we0        | out |    1|  ap_memory |  output_states_0_2_0_V |     array    |
|output_states_0_2_0_V_d0         | out |    8|  ap_memory |  output_states_0_2_0_V |     array    |
|output_states_0_3_0_V_address0   | out |    3|  ap_memory |  output_states_0_3_0_V |     array    |
|output_states_0_3_0_V_ce0        | out |    1|  ap_memory |  output_states_0_3_0_V |     array    |
|output_states_0_3_0_V_we0        | out |    1|  ap_memory |  output_states_0_3_0_V |     array    |
|output_states_0_3_0_V_d0         | out |    8|  ap_memory |  output_states_0_3_0_V |     array    |
|output_states_1_0_0_V_address0   | out |    3|  ap_memory |  output_states_1_0_0_V |     array    |
|output_states_1_0_0_V_ce0        | out |    1|  ap_memory |  output_states_1_0_0_V |     array    |
|output_states_1_0_0_V_we0        | out |    1|  ap_memory |  output_states_1_0_0_V |     array    |
|output_states_1_0_0_V_d0         | out |    8|  ap_memory |  output_states_1_0_0_V |     array    |
|output_states_1_1_0_V_address0   | out |    3|  ap_memory |  output_states_1_1_0_V |     array    |
|output_states_1_1_0_V_ce0        | out |    1|  ap_memory |  output_states_1_1_0_V |     array    |
|output_states_1_1_0_V_we0        | out |    1|  ap_memory |  output_states_1_1_0_V |     array    |
|output_states_1_1_0_V_d0         | out |    8|  ap_memory |  output_states_1_1_0_V |     array    |
|output_states_1_2_0_V_address0   | out |    3|  ap_memory |  output_states_1_2_0_V |     array    |
|output_states_1_2_0_V_ce0        | out |    1|  ap_memory |  output_states_1_2_0_V |     array    |
|output_states_1_2_0_V_we0        | out |    1|  ap_memory |  output_states_1_2_0_V |     array    |
|output_states_1_2_0_V_d0         | out |    8|  ap_memory |  output_states_1_2_0_V |     array    |
|output_states_1_3_0_V_address0   | out |    3|  ap_memory |  output_states_1_3_0_V |     array    |
|output_states_1_3_0_V_ce0        | out |    1|  ap_memory |  output_states_1_3_0_V |     array    |
|output_states_1_3_0_V_we0        | out |    1|  ap_memory |  output_states_1_3_0_V |     array    |
|output_states_1_3_0_V_d0         | out |    8|  ap_memory |  output_states_1_3_0_V |     array    |
|output_states_2_0_0_V_address0   | out |    3|  ap_memory |  output_states_2_0_0_V |     array    |
|output_states_2_0_0_V_ce0        | out |    1|  ap_memory |  output_states_2_0_0_V |     array    |
|output_states_2_0_0_V_we0        | out |    1|  ap_memory |  output_states_2_0_0_V |     array    |
|output_states_2_0_0_V_d0         | out |    8|  ap_memory |  output_states_2_0_0_V |     array    |
|output_states_2_1_0_V_address0   | out |    3|  ap_memory |  output_states_2_1_0_V |     array    |
|output_states_2_1_0_V_ce0        | out |    1|  ap_memory |  output_states_2_1_0_V |     array    |
|output_states_2_1_0_V_we0        | out |    1|  ap_memory |  output_states_2_1_0_V |     array    |
|output_states_2_1_0_V_d0         | out |    8|  ap_memory |  output_states_2_1_0_V |     array    |
|output_states_2_2_0_V_address0   | out |    3|  ap_memory |  output_states_2_2_0_V |     array    |
|output_states_2_2_0_V_ce0        | out |    1|  ap_memory |  output_states_2_2_0_V |     array    |
|output_states_2_2_0_V_we0        | out |    1|  ap_memory |  output_states_2_2_0_V |     array    |
|output_states_2_2_0_V_d0         | out |    8|  ap_memory |  output_states_2_2_0_V |     array    |
|output_states_2_3_0_V_address0   | out |    3|  ap_memory |  output_states_2_3_0_V |     array    |
|output_states_2_3_0_V_ce0        | out |    1|  ap_memory |  output_states_2_3_0_V |     array    |
|output_states_2_3_0_V_we0        | out |    1|  ap_memory |  output_states_2_3_0_V |     array    |
|output_states_2_3_0_V_d0         | out |    8|  ap_memory |  output_states_2_3_0_V |     array    |
|output_states_3_0_0_V_address0   | out |    3|  ap_memory |  output_states_3_0_0_V |     array    |
|output_states_3_0_0_V_ce0        | out |    1|  ap_memory |  output_states_3_0_0_V |     array    |
|output_states_3_0_0_V_we0        | out |    1|  ap_memory |  output_states_3_0_0_V |     array    |
|output_states_3_0_0_V_d0         | out |    8|  ap_memory |  output_states_3_0_0_V |     array    |
|output_states_3_1_0_V_address0   | out |    3|  ap_memory |  output_states_3_1_0_V |     array    |
|output_states_3_1_0_V_ce0        | out |    1|  ap_memory |  output_states_3_1_0_V |     array    |
|output_states_3_1_0_V_we0        | out |    1|  ap_memory |  output_states_3_1_0_V |     array    |
|output_states_3_1_0_V_d0         | out |    8|  ap_memory |  output_states_3_1_0_V |     array    |
|output_states_3_2_0_V_address0   | out |    3|  ap_memory |  output_states_3_2_0_V |     array    |
|output_states_3_2_0_V_ce0        | out |    1|  ap_memory |  output_states_3_2_0_V |     array    |
|output_states_3_2_0_V_we0        | out |    1|  ap_memory |  output_states_3_2_0_V |     array    |
|output_states_3_2_0_V_d0         | out |    8|  ap_memory |  output_states_3_2_0_V |     array    |
|output_states_3_3_0_V_address0   | out |    3|  ap_memory |  output_states_3_3_0_V |     array    |
|output_states_3_3_0_V_ce0        | out |    1|  ap_memory |  output_states_3_3_0_V |     array    |
|output_states_3_3_0_V_we0        | out |    1|  ap_memory |  output_states_3_3_0_V |     array    |
|output_states_3_3_0_V_d0         | out |    8|  ap_memory |  output_states_3_3_0_V |     array    |
|output_states_4_0_0_V_address0   | out |    3|  ap_memory |  output_states_4_0_0_V |     array    |
|output_states_4_0_0_V_ce0        | out |    1|  ap_memory |  output_states_4_0_0_V |     array    |
|output_states_4_0_0_V_we0        | out |    1|  ap_memory |  output_states_4_0_0_V |     array    |
|output_states_4_0_0_V_d0         | out |    8|  ap_memory |  output_states_4_0_0_V |     array    |
|output_states_4_1_0_V_address0   | out |    3|  ap_memory |  output_states_4_1_0_V |     array    |
|output_states_4_1_0_V_ce0        | out |    1|  ap_memory |  output_states_4_1_0_V |     array    |
|output_states_4_1_0_V_we0        | out |    1|  ap_memory |  output_states_4_1_0_V |     array    |
|output_states_4_1_0_V_d0         | out |    8|  ap_memory |  output_states_4_1_0_V |     array    |
|output_states_4_2_0_V_address0   | out |    3|  ap_memory |  output_states_4_2_0_V |     array    |
|output_states_4_2_0_V_ce0        | out |    1|  ap_memory |  output_states_4_2_0_V |     array    |
|output_states_4_2_0_V_we0        | out |    1|  ap_memory |  output_states_4_2_0_V |     array    |
|output_states_4_2_0_V_d0         | out |    8|  ap_memory |  output_states_4_2_0_V |     array    |
|output_states_4_3_0_V_address0   | out |    3|  ap_memory |  output_states_4_3_0_V |     array    |
|output_states_4_3_0_V_ce0        | out |    1|  ap_memory |  output_states_4_3_0_V |     array    |
|output_states_4_3_0_V_we0        | out |    1|  ap_memory |  output_states_4_3_0_V |     array    |
|output_states_4_3_0_V_d0         | out |    8|  ap_memory |  output_states_4_3_0_V |     array    |
|output_states_5_0_0_V_address0   | out |    3|  ap_memory |  output_states_5_0_0_V |     array    |
|output_states_5_0_0_V_ce0        | out |    1|  ap_memory |  output_states_5_0_0_V |     array    |
|output_states_5_0_0_V_we0        | out |    1|  ap_memory |  output_states_5_0_0_V |     array    |
|output_states_5_0_0_V_d0         | out |    8|  ap_memory |  output_states_5_0_0_V |     array    |
|output_states_5_1_0_V_address0   | out |    3|  ap_memory |  output_states_5_1_0_V |     array    |
|output_states_5_1_0_V_ce0        | out |    1|  ap_memory |  output_states_5_1_0_V |     array    |
|output_states_5_1_0_V_we0        | out |    1|  ap_memory |  output_states_5_1_0_V |     array    |
|output_states_5_1_0_V_d0         | out |    8|  ap_memory |  output_states_5_1_0_V |     array    |
|output_states_5_2_0_V_address0   | out |    3|  ap_memory |  output_states_5_2_0_V |     array    |
|output_states_5_2_0_V_ce0        | out |    1|  ap_memory |  output_states_5_2_0_V |     array    |
|output_states_5_2_0_V_we0        | out |    1|  ap_memory |  output_states_5_2_0_V |     array    |
|output_states_5_2_0_V_d0         | out |    8|  ap_memory |  output_states_5_2_0_V |     array    |
|output_states_5_3_0_V_address0   | out |    3|  ap_memory |  output_states_5_3_0_V |     array    |
|output_states_5_3_0_V_ce0        | out |    1|  ap_memory |  output_states_5_3_0_V |     array    |
|output_states_5_3_0_V_we0        | out |    1|  ap_memory |  output_states_5_3_0_V |     array    |
|output_states_5_3_0_V_d0         | out |    8|  ap_memory |  output_states_5_3_0_V |     array    |
|output_states_6_0_0_V_address0   | out |    3|  ap_memory |  output_states_6_0_0_V |     array    |
|output_states_6_0_0_V_ce0        | out |    1|  ap_memory |  output_states_6_0_0_V |     array    |
|output_states_6_0_0_V_we0        | out |    1|  ap_memory |  output_states_6_0_0_V |     array    |
|output_states_6_0_0_V_d0         | out |    8|  ap_memory |  output_states_6_0_0_V |     array    |
|output_states_6_1_0_V_address0   | out |    3|  ap_memory |  output_states_6_1_0_V |     array    |
|output_states_6_1_0_V_ce0        | out |    1|  ap_memory |  output_states_6_1_0_V |     array    |
|output_states_6_1_0_V_we0        | out |    1|  ap_memory |  output_states_6_1_0_V |     array    |
|output_states_6_1_0_V_d0         | out |    8|  ap_memory |  output_states_6_1_0_V |     array    |
|output_states_6_2_0_V_address0   | out |    3|  ap_memory |  output_states_6_2_0_V |     array    |
|output_states_6_2_0_V_ce0        | out |    1|  ap_memory |  output_states_6_2_0_V |     array    |
|output_states_6_2_0_V_we0        | out |    1|  ap_memory |  output_states_6_2_0_V |     array    |
|output_states_6_2_0_V_d0         | out |    8|  ap_memory |  output_states_6_2_0_V |     array    |
|output_states_6_3_0_V_address0   | out |    3|  ap_memory |  output_states_6_3_0_V |     array    |
|output_states_6_3_0_V_ce0        | out |    1|  ap_memory |  output_states_6_3_0_V |     array    |
|output_states_6_3_0_V_we0        | out |    1|  ap_memory |  output_states_6_3_0_V |     array    |
|output_states_6_3_0_V_d0         | out |    8|  ap_memory |  output_states_6_3_0_V |     array    |
|output_states_7_0_0_V_address0   | out |    3|  ap_memory |  output_states_7_0_0_V |     array    |
|output_states_7_0_0_V_ce0        | out |    1|  ap_memory |  output_states_7_0_0_V |     array    |
|output_states_7_0_0_V_we0        | out |    1|  ap_memory |  output_states_7_0_0_V |     array    |
|output_states_7_0_0_V_d0         | out |    8|  ap_memory |  output_states_7_0_0_V |     array    |
|output_states_7_1_0_V_address0   | out |    3|  ap_memory |  output_states_7_1_0_V |     array    |
|output_states_7_1_0_V_ce0        | out |    1|  ap_memory |  output_states_7_1_0_V |     array    |
|output_states_7_1_0_V_we0        | out |    1|  ap_memory |  output_states_7_1_0_V |     array    |
|output_states_7_1_0_V_d0         | out |    8|  ap_memory |  output_states_7_1_0_V |     array    |
|output_states_7_2_0_V_address0   | out |    3|  ap_memory |  output_states_7_2_0_V |     array    |
|output_states_7_2_0_V_ce0        | out |    1|  ap_memory |  output_states_7_2_0_V |     array    |
|output_states_7_2_0_V_we0        | out |    1|  ap_memory |  output_states_7_2_0_V |     array    |
|output_states_7_2_0_V_d0         | out |    8|  ap_memory |  output_states_7_2_0_V |     array    |
|output_states_7_3_0_V_address0   | out |    3|  ap_memory |  output_states_7_3_0_V |     array    |
|output_states_7_3_0_V_ce0        | out |    1|  ap_memory |  output_states_7_3_0_V |     array    |
|output_states_7_3_0_V_we0        | out |    1|  ap_memory |  output_states_7_3_0_V |     array    |
|output_states_7_3_0_V_d0         | out |    8|  ap_memory |  output_states_7_3_0_V |     array    |
|output_states_8_0_0_V_address0   | out |    3|  ap_memory |  output_states_8_0_0_V |     array    |
|output_states_8_0_0_V_ce0        | out |    1|  ap_memory |  output_states_8_0_0_V |     array    |
|output_states_8_0_0_V_we0        | out |    1|  ap_memory |  output_states_8_0_0_V |     array    |
|output_states_8_0_0_V_d0         | out |    8|  ap_memory |  output_states_8_0_0_V |     array    |
|output_states_8_1_0_V_address0   | out |    3|  ap_memory |  output_states_8_1_0_V |     array    |
|output_states_8_1_0_V_ce0        | out |    1|  ap_memory |  output_states_8_1_0_V |     array    |
|output_states_8_1_0_V_we0        | out |    1|  ap_memory |  output_states_8_1_0_V |     array    |
|output_states_8_1_0_V_d0         | out |    8|  ap_memory |  output_states_8_1_0_V |     array    |
|output_states_8_2_0_V_address0   | out |    3|  ap_memory |  output_states_8_2_0_V |     array    |
|output_states_8_2_0_V_ce0        | out |    1|  ap_memory |  output_states_8_2_0_V |     array    |
|output_states_8_2_0_V_we0        | out |    1|  ap_memory |  output_states_8_2_0_V |     array    |
|output_states_8_2_0_V_d0         | out |    8|  ap_memory |  output_states_8_2_0_V |     array    |
|output_states_8_3_0_V_address0   | out |    3|  ap_memory |  output_states_8_3_0_V |     array    |
|output_states_8_3_0_V_ce0        | out |    1|  ap_memory |  output_states_8_3_0_V |     array    |
|output_states_8_3_0_V_we0        | out |    1|  ap_memory |  output_states_8_3_0_V |     array    |
|output_states_8_3_0_V_d0         | out |    8|  ap_memory |  output_states_8_3_0_V |     array    |
|output_states_9_0_0_V_address0   | out |    3|  ap_memory |  output_states_9_0_0_V |     array    |
|output_states_9_0_0_V_ce0        | out |    1|  ap_memory |  output_states_9_0_0_V |     array    |
|output_states_9_0_0_V_we0        | out |    1|  ap_memory |  output_states_9_0_0_V |     array    |
|output_states_9_0_0_V_d0         | out |    8|  ap_memory |  output_states_9_0_0_V |     array    |
|output_states_9_1_0_V_address0   | out |    3|  ap_memory |  output_states_9_1_0_V |     array    |
|output_states_9_1_0_V_ce0        | out |    1|  ap_memory |  output_states_9_1_0_V |     array    |
|output_states_9_1_0_V_we0        | out |    1|  ap_memory |  output_states_9_1_0_V |     array    |
|output_states_9_1_0_V_d0         | out |    8|  ap_memory |  output_states_9_1_0_V |     array    |
|output_states_9_2_0_V_address0   | out |    3|  ap_memory |  output_states_9_2_0_V |     array    |
|output_states_9_2_0_V_ce0        | out |    1|  ap_memory |  output_states_9_2_0_V |     array    |
|output_states_9_2_0_V_we0        | out |    1|  ap_memory |  output_states_9_2_0_V |     array    |
|output_states_9_2_0_V_d0         | out |    8|  ap_memory |  output_states_9_2_0_V |     array    |
|output_states_9_3_0_V_address0   | out |    3|  ap_memory |  output_states_9_3_0_V |     array    |
|output_states_9_3_0_V_ce0        | out |    1|  ap_memory |  output_states_9_3_0_V |     array    |
|output_states_9_3_0_V_we0        | out |    1|  ap_memory |  output_states_9_3_0_V |     array    |
|output_states_9_3_0_V_d0         | out |    8|  ap_memory |  output_states_9_3_0_V |     array    |
|output_states_10_0_0_V_address0  | out |    3|  ap_memory | output_states_10_0_0_V |     array    |
|output_states_10_0_0_V_ce0       | out |    1|  ap_memory | output_states_10_0_0_V |     array    |
|output_states_10_0_0_V_we0       | out |    1|  ap_memory | output_states_10_0_0_V |     array    |
|output_states_10_0_0_V_d0        | out |    8|  ap_memory | output_states_10_0_0_V |     array    |
|output_states_10_1_0_V_address0  | out |    3|  ap_memory | output_states_10_1_0_V |     array    |
|output_states_10_1_0_V_ce0       | out |    1|  ap_memory | output_states_10_1_0_V |     array    |
|output_states_10_1_0_V_we0       | out |    1|  ap_memory | output_states_10_1_0_V |     array    |
|output_states_10_1_0_V_d0        | out |    8|  ap_memory | output_states_10_1_0_V |     array    |
|output_states_10_2_0_V_address0  | out |    3|  ap_memory | output_states_10_2_0_V |     array    |
|output_states_10_2_0_V_ce0       | out |    1|  ap_memory | output_states_10_2_0_V |     array    |
|output_states_10_2_0_V_we0       | out |    1|  ap_memory | output_states_10_2_0_V |     array    |
|output_states_10_2_0_V_d0        | out |    8|  ap_memory | output_states_10_2_0_V |     array    |
|output_states_10_3_0_V_address0  | out |    3|  ap_memory | output_states_10_3_0_V |     array    |
|output_states_10_3_0_V_ce0       | out |    1|  ap_memory | output_states_10_3_0_V |     array    |
|output_states_10_3_0_V_we0       | out |    1|  ap_memory | output_states_10_3_0_V |     array    |
|output_states_10_3_0_V_d0        | out |    8|  ap_memory | output_states_10_3_0_V |     array    |
|output_states_11_0_0_V_address0  | out |    3|  ap_memory | output_states_11_0_0_V |     array    |
|output_states_11_0_0_V_ce0       | out |    1|  ap_memory | output_states_11_0_0_V |     array    |
|output_states_11_0_0_V_we0       | out |    1|  ap_memory | output_states_11_0_0_V |     array    |
|output_states_11_0_0_V_d0        | out |    8|  ap_memory | output_states_11_0_0_V |     array    |
|output_states_11_1_0_V_address0  | out |    3|  ap_memory | output_states_11_1_0_V |     array    |
|output_states_11_1_0_V_ce0       | out |    1|  ap_memory | output_states_11_1_0_V |     array    |
|output_states_11_1_0_V_we0       | out |    1|  ap_memory | output_states_11_1_0_V |     array    |
|output_states_11_1_0_V_d0        | out |    8|  ap_memory | output_states_11_1_0_V |     array    |
|output_states_11_2_0_V_address0  | out |    3|  ap_memory | output_states_11_2_0_V |     array    |
|output_states_11_2_0_V_ce0       | out |    1|  ap_memory | output_states_11_2_0_V |     array    |
|output_states_11_2_0_V_we0       | out |    1|  ap_memory | output_states_11_2_0_V |     array    |
|output_states_11_2_0_V_d0        | out |    8|  ap_memory | output_states_11_2_0_V |     array    |
|output_states_11_3_0_V_address0  | out |    3|  ap_memory | output_states_11_3_0_V |     array    |
|output_states_11_3_0_V_ce0       | out |    1|  ap_memory | output_states_11_3_0_V |     array    |
|output_states_11_3_0_V_we0       | out |    1|  ap_memory | output_states_11_3_0_V |     array    |
|output_states_11_3_0_V_d0        | out |    8|  ap_memory | output_states_11_3_0_V |     array    |
|output_states_12_0_0_V_address0  | out |    3|  ap_memory | output_states_12_0_0_V |     array    |
|output_states_12_0_0_V_ce0       | out |    1|  ap_memory | output_states_12_0_0_V |     array    |
|output_states_12_0_0_V_we0       | out |    1|  ap_memory | output_states_12_0_0_V |     array    |
|output_states_12_0_0_V_d0        | out |    8|  ap_memory | output_states_12_0_0_V |     array    |
|output_states_12_1_0_V_address0  | out |    3|  ap_memory | output_states_12_1_0_V |     array    |
|output_states_12_1_0_V_ce0       | out |    1|  ap_memory | output_states_12_1_0_V |     array    |
|output_states_12_1_0_V_we0       | out |    1|  ap_memory | output_states_12_1_0_V |     array    |
|output_states_12_1_0_V_d0        | out |    8|  ap_memory | output_states_12_1_0_V |     array    |
|output_states_12_2_0_V_address0  | out |    3|  ap_memory | output_states_12_2_0_V |     array    |
|output_states_12_2_0_V_ce0       | out |    1|  ap_memory | output_states_12_2_0_V |     array    |
|output_states_12_2_0_V_we0       | out |    1|  ap_memory | output_states_12_2_0_V |     array    |
|output_states_12_2_0_V_d0        | out |    8|  ap_memory | output_states_12_2_0_V |     array    |
|output_states_12_3_0_V_address0  | out |    3|  ap_memory | output_states_12_3_0_V |     array    |
|output_states_12_3_0_V_ce0       | out |    1|  ap_memory | output_states_12_3_0_V |     array    |
|output_states_12_3_0_V_we0       | out |    1|  ap_memory | output_states_12_3_0_V |     array    |
|output_states_12_3_0_V_d0        | out |    8|  ap_memory | output_states_12_3_0_V |     array    |
|output_states_13_0_0_V_address0  | out |    3|  ap_memory | output_states_13_0_0_V |     array    |
|output_states_13_0_0_V_ce0       | out |    1|  ap_memory | output_states_13_0_0_V |     array    |
|output_states_13_0_0_V_we0       | out |    1|  ap_memory | output_states_13_0_0_V |     array    |
|output_states_13_0_0_V_d0        | out |    8|  ap_memory | output_states_13_0_0_V |     array    |
|output_states_13_1_0_V_address0  | out |    3|  ap_memory | output_states_13_1_0_V |     array    |
|output_states_13_1_0_V_ce0       | out |    1|  ap_memory | output_states_13_1_0_V |     array    |
|output_states_13_1_0_V_we0       | out |    1|  ap_memory | output_states_13_1_0_V |     array    |
|output_states_13_1_0_V_d0        | out |    8|  ap_memory | output_states_13_1_0_V |     array    |
|output_states_13_2_0_V_address0  | out |    3|  ap_memory | output_states_13_2_0_V |     array    |
|output_states_13_2_0_V_ce0       | out |    1|  ap_memory | output_states_13_2_0_V |     array    |
|output_states_13_2_0_V_we0       | out |    1|  ap_memory | output_states_13_2_0_V |     array    |
|output_states_13_2_0_V_d0        | out |    8|  ap_memory | output_states_13_2_0_V |     array    |
|output_states_13_3_0_V_address0  | out |    3|  ap_memory | output_states_13_3_0_V |     array    |
|output_states_13_3_0_V_ce0       | out |    1|  ap_memory | output_states_13_3_0_V |     array    |
|output_states_13_3_0_V_we0       | out |    1|  ap_memory | output_states_13_3_0_V |     array    |
|output_states_13_3_0_V_d0        | out |    8|  ap_memory | output_states_13_3_0_V |     array    |
|output_states_14_0_0_V_address0  | out |    3|  ap_memory | output_states_14_0_0_V |     array    |
|output_states_14_0_0_V_ce0       | out |    1|  ap_memory | output_states_14_0_0_V |     array    |
|output_states_14_0_0_V_we0       | out |    1|  ap_memory | output_states_14_0_0_V |     array    |
|output_states_14_0_0_V_d0        | out |    8|  ap_memory | output_states_14_0_0_V |     array    |
|output_states_14_1_0_V_address0  | out |    3|  ap_memory | output_states_14_1_0_V |     array    |
|output_states_14_1_0_V_ce0       | out |    1|  ap_memory | output_states_14_1_0_V |     array    |
|output_states_14_1_0_V_we0       | out |    1|  ap_memory | output_states_14_1_0_V |     array    |
|output_states_14_1_0_V_d0        | out |    8|  ap_memory | output_states_14_1_0_V |     array    |
|output_states_14_2_0_V_address0  | out |    3|  ap_memory | output_states_14_2_0_V |     array    |
|output_states_14_2_0_V_ce0       | out |    1|  ap_memory | output_states_14_2_0_V |     array    |
|output_states_14_2_0_V_we0       | out |    1|  ap_memory | output_states_14_2_0_V |     array    |
|output_states_14_2_0_V_d0        | out |    8|  ap_memory | output_states_14_2_0_V |     array    |
|output_states_14_3_0_V_address0  | out |    3|  ap_memory | output_states_14_3_0_V |     array    |
|output_states_14_3_0_V_ce0       | out |    1|  ap_memory | output_states_14_3_0_V |     array    |
|output_states_14_3_0_V_we0       | out |    1|  ap_memory | output_states_14_3_0_V |     array    |
|output_states_14_3_0_V_d0        | out |    8|  ap_memory | output_states_14_3_0_V |     array    |
|output_states_15_0_0_V_address0  | out |    3|  ap_memory | output_states_15_0_0_V |     array    |
|output_states_15_0_0_V_ce0       | out |    1|  ap_memory | output_states_15_0_0_V |     array    |
|output_states_15_0_0_V_we0       | out |    1|  ap_memory | output_states_15_0_0_V |     array    |
|output_states_15_0_0_V_d0        | out |    8|  ap_memory | output_states_15_0_0_V |     array    |
|output_states_15_1_0_V_address0  | out |    3|  ap_memory | output_states_15_1_0_V |     array    |
|output_states_15_1_0_V_ce0       | out |    1|  ap_memory | output_states_15_1_0_V |     array    |
|output_states_15_1_0_V_we0       | out |    1|  ap_memory | output_states_15_1_0_V |     array    |
|output_states_15_1_0_V_d0        | out |    8|  ap_memory | output_states_15_1_0_V |     array    |
|output_states_15_2_0_V_address0  | out |    3|  ap_memory | output_states_15_2_0_V |     array    |
|output_states_15_2_0_V_ce0       | out |    1|  ap_memory | output_states_15_2_0_V |     array    |
|output_states_15_2_0_V_we0       | out |    1|  ap_memory | output_states_15_2_0_V |     array    |
|output_states_15_2_0_V_d0        | out |    8|  ap_memory | output_states_15_2_0_V |     array    |
|output_states_15_3_0_V_address0  | out |    3|  ap_memory | output_states_15_3_0_V |     array    |
|output_states_15_3_0_V_ce0       | out |    1|  ap_memory | output_states_15_3_0_V |     array    |
|output_states_15_3_0_V_we0       | out |    1|  ap_memory | output_states_15_3_0_V |     array    |
|output_states_15_3_0_V_d0        | out |    8|  ap_memory | output_states_15_3_0_V |     array    |
+---------------------------------+-----+-----+------------+------------------------+--------------+

