#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Jun 27 09:44:56 2025
# Process ID: 268551
# Current directory: /home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1
# Command line: vivado -log design_1_myproject_axi_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_myproject_axi_0_0.tcl
# Log file: /home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/design_1_myproject_axi_0_0.vds
# Journal file: /home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_myproject_axi_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_prj'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top design_1_myproject_axi_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 268786
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2127.316 ; gain = 0.000 ; free physical = 6011 ; free virtual = 30744
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_myproject_axi_0_0' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_myproject_axi_0_0/synth/design_1_myproject_axi_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/myproject_axi.v:12]
INFO: [Synth 8-6157] synthesizing module 'Loop_1_proc604' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/Loop_1_proc604.v:10]
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_state4 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_state5 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_state6 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_state7 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_state8 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_state9 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_state10 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state11 bound to: 11'b10000000000 
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_fpext_32ns_64_3_1' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/myproject_axi_fpext_32ns_64_3_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_axi_ap_fpext_1_no_dsp_32' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/ip/myproject_axi_ap_fpext_1_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_PART bound to: xc7z020clg400-1 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_10' declared at '/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/248c/hdl/floating_point_v7_1_rfs.vhd:94738' bound to instance 'U0' of component 'floating_point_v7_1_10' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/ip/myproject_axi_ap_fpext_1_no_dsp_32.vhd:206]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_ap_fpext_1_no_dsp_32' (11#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/ip/myproject_axi_ap_fpext_1_no_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_fpext_32ns_64_3_1' (12#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/myproject_axi_fpext_32ns_64_3_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_ashr_54ns_32ns_54_2_1' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/myproject_axi_ashr_54ns_32ns_54_2_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 54 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 54 - type: integer 
	Parameter OP bound to: 2 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter K bound to: 16 - type: integer 
	Parameter LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_ashr_54ns_32ns_54_2_1' (13#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/myproject_axi_ashr_54ns_32ns_54_2_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf' (14#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf' (15#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both' (16#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized0' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized0' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized0' (16#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized0' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized0' (16#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized0' (16#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/regslice_core.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/Loop_1_proc604.v:726]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/Loop_1_proc604.v:740]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/Loop_1_proc604.v:742]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/Loop_1_proc604.v:744]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/Loop_1_proc604.v:746]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/Loop_1_proc604.v:748]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/Loop_1_proc604.v:750]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/Loop_1_proc604.v:752]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/Loop_1_proc604.v:754]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/Loop_1_proc604.v:756]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/Loop_1_proc604.v:762]
INFO: [Synth 8-6155] done synthesizing module 'Loop_1_proc604' (17#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/Loop_1_proc604.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/myproject.v:10]
INFO: [Synth 8-6157] synthesizing module 'zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config22_s' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config22_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config22_s' (18#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config22_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_s' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_outidx7' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_outidx7.v:39]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 108 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_outidx7_rom' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_outidx7.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 108 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_outidx7_rom.dat' is read successfully [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_outidx7.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_outidx7_rom' (19#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_outidx7.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_outidx7' (20#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_outidx7.v:39]
INFO: [Synth 8-6157] synthesizing module 'dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_w2_V' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_w2_V.v:39]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 108 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_w2_V_rom' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_w2_V.v:6]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 108 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_w2_V_rom.dat' is read successfully [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_w2_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_w2_V_rom' (21#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_w2_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_w2_V' (22#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_w2_V.v:39]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_42_16_1_1' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/myproject_axi_mux_42_16_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_42_16_1_1' (23#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/myproject_axi_mux_42_16_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_mul_16s_10s_26_3_1' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/myproject_axi_mul_mul_16s_10s_26_3_1.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_mul_16s_10s_26_3_1_DSP48_0' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/myproject_axi_mul_mul_16s_10s_26_3_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_mul_16s_10s_26_3_1_DSP48_0' (24#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/myproject_axi_mul_mul_16s_10s_26_3_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_mul_16s_10s_26_3_1' (25#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/myproject_axi_mul_mul_16s_10s_26_3_1.v:29]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0.v:921]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0' (26#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb.v:49]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 34 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core' (27#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb' (28#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb.v:49]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s' (29#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.v:632]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.v:634]
INFO: [Synth 8-6155] done synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s' (30#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_s' (31#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.v:563]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.v:565]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.v:567]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.v:569]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s' (32#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'clone_stream_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_4096_s' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/clone_stream_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_4096_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'clone_stream_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_4096_s' (33#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/clone_stream_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_4096_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0100 
	Parameter ap_ST_fsm_state7 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buhbi' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buhbi.v:49]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buhbi_core' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buhbi.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buhbi_core' (34#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buhbi.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buhbi' (35#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buhbi.v:49]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.v:1103]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.v:1105]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.v:1107]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.v:1109]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.v:1111]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.v:1113]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.v:1115]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.v:1117]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.v:1119]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.v:1121]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.v:1123]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.v:1125]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.v:1127]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.v:1129]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.v:1131]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.v:1133]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.v:1135]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.v:1137]
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s' (36#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config23_s' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config23_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config23_s' (37#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config23_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_outidx6' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_outidx6.v:39]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 288 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_outidx6_rom' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_outidx6.v:6]
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 288 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_outidx6_rom.dat' is read successfully [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_outidx6.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_outidx6_rom' (38#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_outidx6.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_outidx6' (39#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_outidx6.v:39]
INFO: [Synth 8-6157] synthesizing module 'dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_w5_V' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_w5_V.v:39]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 288 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_w5_V_rom' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_w5_V.v:6]
	Parameter DWIDTH bound to: 11 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 288 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_w5_V_rom.dat' is read successfully [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_w5_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_w5_V_rom' (40#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_w5_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_w5_V' (41#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_w5_V.v:39]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_83_16_1_1' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/myproject_axi_mux_83_16_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_83_16_1_1' (42#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/myproject_axi_mux_83_16_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_mul_16s_11s_26_3_1' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/myproject_axi_mul_mul_16s_11s_26_3_1.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_mul_16s_11s_26_3_1_DSP48_1' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/myproject_axi_mul_mul_16s_11s_26_3_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_mul_16s_11s_26_3_1_DSP48_1' (43#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/myproject_axi_mul_mul_16s_11s_26_3_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_mul_16s_11s_26_3_1' (44#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/myproject_axi_mul_mul_16s_11s_26_3_1.v:29]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0.v:1741]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0' (45#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW.v:49]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 18 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core' (46#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW.v:8]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW' (47#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW.v:49]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s' (48#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.v:807]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.v:809]
INFO: [Synth 8-6155] done synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s' (49#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s' (50#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.v:795]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.v:797]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.v:799]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.v:801]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.v:803]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.v:805]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.v:807]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.v:809]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s' (51#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'clone_stream_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_2048_s' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/clone_stream_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_2048_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'clone_stream_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_2048_s' (52#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/clone_stream_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_2048_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0100 
	Parameter ap_ST_fsm_state7 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde.v:49]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde_core' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde_core' (53#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde' (54#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde.v:49]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.v:1645]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.v:1647]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.v:1649]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.v:1651]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.v:1653]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.v:1655]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.v:1657]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.v:1659]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.v:1661]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.v:1663]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.v:1665]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.v:1667]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.v:1669]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.v:1671]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.v:1673]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.v:1675]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.v:1677]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.v:1679]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.v:1681]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.v:1683]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.v:1685]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.v:1687]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.v:1689]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.v:1691]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.v:1693]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.v:1695]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.v:1697]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.v:1699]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.v:1701]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.v:1703]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.v:1705]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.v:1707]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.v:1709]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.v:1711]
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s' (55#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config24_s' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config24_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config24_s' (56#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config24_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_s' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_outidx4' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_outidx4.v:39]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 1152 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_outidx4_rom' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_outidx4.v:6]
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1152 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_outidx4_rom.dat' is read successfully [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_outidx4.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_outidx4_rom' (57#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_outidx4.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_outidx4' (58#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_outidx4.v:39]
INFO: [Synth 8-6157] synthesizing module 'dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_w8_V' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_w8_V.v:39]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 1152 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_w8_V_rom' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_w8_V.v:6]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1152 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_w8_V_rom.dat' is read successfully [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_w8_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_w8_V_rom' (59#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_w8_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_w8_V' (60#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_w8_V.v:39]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_727_16_1_1' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/myproject_axi_mux_727_16_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 16 - type: integer 
	Parameter din33_WIDTH bound to: 16 - type: integer 
	Parameter din34_WIDTH bound to: 16 - type: integer 
	Parameter din35_WIDTH bound to: 16 - type: integer 
	Parameter din36_WIDTH bound to: 16 - type: integer 
	Parameter din37_WIDTH bound to: 16 - type: integer 
	Parameter din38_WIDTH bound to: 16 - type: integer 
	Parameter din39_WIDTH bound to: 16 - type: integer 
	Parameter din40_WIDTH bound to: 16 - type: integer 
	Parameter din41_WIDTH bound to: 16 - type: integer 
	Parameter din42_WIDTH bound to: 16 - type: integer 
	Parameter din43_WIDTH bound to: 16 - type: integer 
	Parameter din44_WIDTH bound to: 16 - type: integer 
	Parameter din45_WIDTH bound to: 16 - type: integer 
	Parameter din46_WIDTH bound to: 16 - type: integer 
	Parameter din47_WIDTH bound to: 16 - type: integer 
	Parameter din48_WIDTH bound to: 16 - type: integer 
	Parameter din49_WIDTH bound to: 16 - type: integer 
	Parameter din50_WIDTH bound to: 16 - type: integer 
	Parameter din51_WIDTH bound to: 16 - type: integer 
	Parameter din52_WIDTH bound to: 16 - type: integer 
	Parameter din53_WIDTH bound to: 16 - type: integer 
	Parameter din54_WIDTH bound to: 16 - type: integer 
	Parameter din55_WIDTH bound to: 16 - type: integer 
	Parameter din56_WIDTH bound to: 16 - type: integer 
	Parameter din57_WIDTH bound to: 16 - type: integer 
	Parameter din58_WIDTH bound to: 16 - type: integer 
	Parameter din59_WIDTH bound to: 16 - type: integer 
	Parameter din60_WIDTH bound to: 16 - type: integer 
	Parameter din61_WIDTH bound to: 16 - type: integer 
	Parameter din62_WIDTH bound to: 16 - type: integer 
	Parameter din63_WIDTH bound to: 16 - type: integer 
	Parameter din64_WIDTH bound to: 16 - type: integer 
	Parameter din65_WIDTH bound to: 16 - type: integer 
	Parameter din66_WIDTH bound to: 16 - type: integer 
	Parameter din67_WIDTH bound to: 16 - type: integer 
	Parameter din68_WIDTH bound to: 16 - type: integer 
	Parameter din69_WIDTH bound to: 16 - type: integer 
	Parameter din70_WIDTH bound to: 16 - type: integer 
	Parameter din71_WIDTH bound to: 16 - type: integer 
	Parameter din72_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_727_16_1_1' (61#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/myproject_axi_mux_727_16_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_164_16_1_1' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/myproject_axi_mux_164_16_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_164_16_1_1' (62#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/myproject_axi_mux_164_16_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_mul_12s_16s_26_3_1' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/myproject_axi_mul_mul_12s_16s_26_3_1.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_mul_12s_16s_26_3_1_DSP48_2' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/myproject_axi_mul_mul_12s_16s_26_3_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_mul_12s_16s_26_3_1_DSP48_2' (63#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/myproject_axi_mul_mul_12s_16s_26_3_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_mul_12s_16s_26_3_1' (64#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/myproject_axi_mul_mul_12s_16s_26_3_1.v:29]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.v:2122]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' (65#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew.v:49]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core' (66#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew.v:8]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew' (67#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew.v:49]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s' (68#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s.v:1292]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s.v:1294]
INFO: [Synth 8-6155] done synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s' (69#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_s' (70#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_s' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_s.v:1259]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_s.v:1261]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_s.v:1263]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_s.v:1265]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_s.v:1267]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_s.v:1269]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_s.v:1271]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_s.v:1273]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_s.v:1275]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_s.v:1277]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_s.v:1279]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_s.v:1281]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_s.v:1283]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_s.v:1285]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_s.v:1287]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_s.v:1289]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_s' (71#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config25_s' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config25_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config25_s' (72#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config25_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_s' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_outidx2' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_outidx2.v:39]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 1152 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_outidx2_rom' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_outidx2.v:6]
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1152 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_outidx2_rom.dat' is read successfully [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_outidx2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_outidx2_rom' (73#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_outidx2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_outidx2' (74#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_outidx2.v:39]
INFO: [Synth 8-6157] synthesizing module 'dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_w10_V' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_w10_V.v:39]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 1152 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_w10_V_rom' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_w10_V.v:6]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1152 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_w10_V_rom.dat' is read successfully [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_w10_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_w10_V_rom' (75#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_w10_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_w10_V' (76#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_w10_V.v:39]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_1448_16_1_1' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/myproject_axi_mux_1448_16_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 16 - type: integer 
	Parameter din33_WIDTH bound to: 16 - type: integer 
	Parameter din34_WIDTH bound to: 16 - type: integer 
	Parameter din35_WIDTH bound to: 16 - type: integer 
	Parameter din36_WIDTH bound to: 16 - type: integer 
	Parameter din37_WIDTH bound to: 16 - type: integer 
	Parameter din38_WIDTH bound to: 16 - type: integer 
	Parameter din39_WIDTH bound to: 16 - type: integer 
	Parameter din40_WIDTH bound to: 16 - type: integer 
	Parameter din41_WIDTH bound to: 16 - type: integer 
	Parameter din42_WIDTH bound to: 16 - type: integer 
	Parameter din43_WIDTH bound to: 16 - type: integer 
	Parameter din44_WIDTH bound to: 16 - type: integer 
	Parameter din45_WIDTH bound to: 16 - type: integer 
	Parameter din46_WIDTH bound to: 16 - type: integer 
	Parameter din47_WIDTH bound to: 16 - type: integer 
	Parameter din48_WIDTH bound to: 16 - type: integer 
	Parameter din49_WIDTH bound to: 16 - type: integer 
	Parameter din50_WIDTH bound to: 16 - type: integer 
	Parameter din51_WIDTH bound to: 16 - type: integer 
	Parameter din52_WIDTH bound to: 16 - type: integer 
	Parameter din53_WIDTH bound to: 16 - type: integer 
	Parameter din54_WIDTH bound to: 16 - type: integer 
	Parameter din55_WIDTH bound to: 16 - type: integer 
	Parameter din56_WIDTH bound to: 16 - type: integer 
	Parameter din57_WIDTH bound to: 16 - type: integer 
	Parameter din58_WIDTH bound to: 16 - type: integer 
	Parameter din59_WIDTH bound to: 16 - type: integer 
	Parameter din60_WIDTH bound to: 16 - type: integer 
	Parameter din61_WIDTH bound to: 16 - type: integer 
	Parameter din62_WIDTH bound to: 16 - type: integer 
	Parameter din63_WIDTH bound to: 16 - type: integer 
	Parameter din64_WIDTH bound to: 16 - type: integer 
	Parameter din65_WIDTH bound to: 16 - type: integer 
	Parameter din66_WIDTH bound to: 16 - type: integer 
	Parameter din67_WIDTH bound to: 16 - type: integer 
	Parameter din68_WIDTH bound to: 16 - type: integer 
	Parameter din69_WIDTH bound to: 16 - type: integer 
	Parameter din70_WIDTH bound to: 16 - type: integer 
	Parameter din71_WIDTH bound to: 16 - type: integer 
	Parameter din72_WIDTH bound to: 16 - type: integer 
	Parameter din73_WIDTH bound to: 16 - type: integer 
	Parameter din74_WIDTH bound to: 16 - type: integer 
	Parameter din75_WIDTH bound to: 16 - type: integer 
	Parameter din76_WIDTH bound to: 16 - type: integer 
	Parameter din77_WIDTH bound to: 16 - type: integer 
	Parameter din78_WIDTH bound to: 16 - type: integer 
	Parameter din79_WIDTH bound to: 16 - type: integer 
	Parameter din80_WIDTH bound to: 16 - type: integer 
	Parameter din81_WIDTH bound to: 16 - type: integer 
	Parameter din82_WIDTH bound to: 16 - type: integer 
	Parameter din83_WIDTH bound to: 16 - type: integer 
	Parameter din84_WIDTH bound to: 16 - type: integer 
	Parameter din85_WIDTH bound to: 16 - type: integer 
	Parameter din86_WIDTH bound to: 16 - type: integer 
	Parameter din87_WIDTH bound to: 16 - type: integer 
	Parameter din88_WIDTH bound to: 16 - type: integer 
	Parameter din89_WIDTH bound to: 16 - type: integer 
	Parameter din90_WIDTH bound to: 16 - type: integer 
	Parameter din91_WIDTH bound to: 16 - type: integer 
	Parameter din92_WIDTH bound to: 16 - type: integer 
	Parameter din93_WIDTH bound to: 16 - type: integer 
	Parameter din94_WIDTH bound to: 16 - type: integer 
	Parameter din95_WIDTH bound to: 16 - type: integer 
	Parameter din96_WIDTH bound to: 16 - type: integer 
	Parameter din97_WIDTH bound to: 16 - type: integer 
	Parameter din98_WIDTH bound to: 16 - type: integer 
	Parameter din99_WIDTH bound to: 16 - type: integer 
	Parameter din100_WIDTH bound to: 16 - type: integer 
	Parameter din101_WIDTH bound to: 16 - type: integer 
	Parameter din102_WIDTH bound to: 16 - type: integer 
	Parameter din103_WIDTH bound to: 16 - type: integer 
	Parameter din104_WIDTH bound to: 16 - type: integer 
	Parameter din105_WIDTH bound to: 16 - type: integer 
	Parameter din106_WIDTH bound to: 16 - type: integer 
	Parameter din107_WIDTH bound to: 16 - type: integer 
	Parameter din108_WIDTH bound to: 16 - type: integer 
	Parameter din109_WIDTH bound to: 16 - type: integer 
	Parameter din110_WIDTH bound to: 16 - type: integer 
	Parameter din111_WIDTH bound to: 16 - type: integer 
	Parameter din112_WIDTH bound to: 16 - type: integer 
	Parameter din113_WIDTH bound to: 16 - type: integer 
	Parameter din114_WIDTH bound to: 16 - type: integer 
	Parameter din115_WIDTH bound to: 16 - type: integer 
	Parameter din116_WIDTH bound to: 16 - type: integer 
	Parameter din117_WIDTH bound to: 16 - type: integer 
	Parameter din118_WIDTH bound to: 16 - type: integer 
	Parameter din119_WIDTH bound to: 16 - type: integer 
	Parameter din120_WIDTH bound to: 16 - type: integer 
	Parameter din121_WIDTH bound to: 16 - type: integer 
	Parameter din122_WIDTH bound to: 16 - type: integer 
	Parameter din123_WIDTH bound to: 16 - type: integer 
	Parameter din124_WIDTH bound to: 16 - type: integer 
	Parameter din125_WIDTH bound to: 16 - type: integer 
	Parameter din126_WIDTH bound to: 16 - type: integer 
	Parameter din127_WIDTH bound to: 16 - type: integer 
	Parameter din128_WIDTH bound to: 16 - type: integer 
	Parameter din129_WIDTH bound to: 16 - type: integer 
	Parameter din130_WIDTH bound to: 16 - type: integer 
	Parameter din131_WIDTH bound to: 16 - type: integer 
	Parameter din132_WIDTH bound to: 16 - type: integer 
	Parameter din133_WIDTH bound to: 16 - type: integer 
	Parameter din134_WIDTH bound to: 16 - type: integer 
	Parameter din135_WIDTH bound to: 16 - type: integer 
	Parameter din136_WIDTH bound to: 16 - type: integer 
	Parameter din137_WIDTH bound to: 16 - type: integer 
	Parameter din138_WIDTH bound to: 16 - type: integer 
	Parameter din139_WIDTH bound to: 16 - type: integer 
	Parameter din140_WIDTH bound to: 16 - type: integer 
	Parameter din141_WIDTH bound to: 16 - type: integer 
	Parameter din142_WIDTH bound to: 16 - type: integer 
	Parameter din143_WIDTH bound to: 16 - type: integer 
	Parameter din144_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_1448_16_1_1' (77#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/myproject_axi_mux_1448_16_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1' (78#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s' (79#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s' (80#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_s' (81#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config11_s' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config11_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config11_s' (82#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config11_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'resize_nearest_array_ap_fixed_16_6_5_3_0_8u_config12_s' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/resize_nearest_array_ap_fixed_16_6_5_3_0_8u_config12_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 34'b0000000000000000000000000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 34'b0000000000000000000000000000000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 34'b0000000000000000000000000000000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 34'b0000000000000000000000000000001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 34'b0000000000000000000000000000010000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 34'b0000000000000000000000000000100000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 34'b0000000000000000000000000001000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 34'b0000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 34'b0000000000000000000000000100000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 34'b0000000000000000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 34'b0000000000000000000000010000000000 
	Parameter ap_ST_fsm_pp0_stage10 bound to: 34'b0000000000000000000000100000000000 
	Parameter ap_ST_fsm_pp0_stage11 bound to: 34'b0000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage12 bound to: 34'b0000000000000000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage13 bound to: 34'b0000000000000000000100000000000000 
	Parameter ap_ST_fsm_pp0_stage14 bound to: 34'b0000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage15 bound to: 34'b0000000000000000010000000000000000 
	Parameter ap_ST_fsm_pp0_stage16 bound to: 34'b0000000000000000100000000000000000 
	Parameter ap_ST_fsm_pp0_stage17 bound to: 34'b0000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp0_stage18 bound to: 34'b0000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp0_stage19 bound to: 34'b0000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp0_stage20 bound to: 34'b0000000000001000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage21 bound to: 34'b0000000000010000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage22 bound to: 34'b0000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage23 bound to: 34'b0000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage24 bound to: 34'b0000000010000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage25 bound to: 34'b0000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage26 bound to: 34'b0000001000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage27 bound to: 34'b0000010000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage28 bound to: 34'b0000100000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage29 bound to: 34'b0001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage30 bound to: 34'b0010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage31 bound to: 34'b0100000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 34'b1000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'resize_nearest_array_ap_fixed_16_6_5_3_0_8u_config12_s' (83#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/resize_nearest_array_ap_fixed_16_6_5_3_0_8u_config12_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_s' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_s' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_s' (84#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_s' (85#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_s' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_s' (86#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config14_s' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config14_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_outidx' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_outidx.v:39]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 576 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_outidx_rom' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_outidx.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 576 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_outidx_rom.dat' is read successfully [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_outidx.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_outidx_rom' (87#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_outidx.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_outidx' (88#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_outidx.v:39]
INFO: [Synth 8-6157] synthesizing module 'dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_w14_V' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_w14_V.v:39]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 576 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_w14_V_rom' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_w14_V.v:6]
	Parameter DWIDTH bound to: 11 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 576 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_w14_V_rom.dat' is read successfully [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_w14_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_w14_V_rom' (89#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_w14_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_w14_V' (90#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_w14_V.v:39]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_mul_11s_16s_26_3_1' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/myproject_axi_mul_mul_11s_16s_26_3_1.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_mul_11s_16s_26_3_1_DSP48_3' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/myproject_axi_mul_mul_11s_16s_26_3_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_mul_11s_16s_26_3_1_DSP48_3' (91#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/myproject_axi_mul_mul_11s_16s_26_3_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_mul_11s_16s_26_3_1' (92#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/myproject_axi_mul_mul_11s_16s_26_3_1.v:29]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0' (93#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config14_s' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config14_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config14_s' (94#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config14_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s' (95#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config14_s' (96#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config14_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config15_s' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config15_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config15_s' (97#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config15_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'resize_nearest_array_ap_fixed_16_6_5_3_0_4u_config16_s' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/resize_nearest_array_ap_fixed_16_6_5_3_0_4u_config16_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 66'b000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 66'b000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 66'b000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 66'b000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 66'b000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 66'b000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 66'b000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 66'b000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 66'b000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 66'b000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 66'b000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_pp0_stage10 bound to: 66'b000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_pp0_stage11 bound to: 66'b000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage12 bound to: 66'b000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage13 bound to: 66'b000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_pp0_stage14 bound to: 66'b000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage15 bound to: 66'b000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_pp0_stage16 bound to: 66'b000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_pp0_stage17 bound to: 66'b000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp0_stage18 bound to: 66'b000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp0_stage19 bound to: 66'b000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp0_stage20 bound to: 66'b000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage21 bound to: 66'b000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage22 bound to: 66'b000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage23 bound to: 66'b000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage24 bound to: 66'b000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage25 bound to: 66'b000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage26 bound to: 66'b000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage27 bound to: 66'b000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage28 bound to: 66'b000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage29 bound to: 66'b000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage30 bound to: 66'b000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage31 bound to: 66'b000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage32 bound to: 66'b000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage33 bound to: 66'b000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage34 bound to: 66'b000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage35 bound to: 66'b000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage36 bound to: 66'b000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage37 bound to: 66'b000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage38 bound to: 66'b000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage39 bound to: 66'b000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage40 bound to: 66'b000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage41 bound to: 66'b000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage42 bound to: 66'b000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage43 bound to: 66'b000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage44 bound to: 66'b000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage45 bound to: 66'b000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage46 bound to: 66'b000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage47 bound to: 66'b000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage48 bound to: 66'b000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage49 bound to: 66'b000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage50 bound to: 66'b000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage51 bound to: 66'b000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage52 bound to: 66'b000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage53 bound to: 66'b000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage54 bound to: 66'b000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage55 bound to: 66'b000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage56 bound to: 66'b000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage57 bound to: 66'b000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage58 bound to: 66'b000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage59 bound to: 66'b000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage60 bound to: 66'b000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage61 bound to: 66'b000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage62 bound to: 66'b001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage63 bound to: 66'b010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 66'b100000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'resize_nearest_array_ap_fixed_16_6_5_3_0_4u_config16_s' (98#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/resize_nearest_array_ap_fixed_16_6_5_3_0_4u_config16_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_s' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_s' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_s' (99#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_s' (100#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config27_s' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config27_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config27_s' (101#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config27_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_1u_config18_s' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_1u_config18_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_w18_V' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_w18_V.v:39]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 72 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 11 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 72 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_w18_V_rom.dat' is read successfully [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_w18_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_w18_V_rom' (102#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_w18_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_w18_V' (103#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_w18_V.v:39]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0' (104#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config18_s' (105#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config18_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s' (106#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_1u_config18_s' (107#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_1u_config18_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state9 bound to: 3'b100 
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-3876] $readmem data file './sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config19_s_sigmoid_table1_rom.dat' is read successfully [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config19_s_sigmoid_table1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config19_s_sigmoid_table1_rom' (108#1) [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config19_s_sigmoid_table1.v:6]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DEPTH bound to: 1156 - type: integer 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DEPTH bound to: 324 - type: integer 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 7'b1000000 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 7'b1000000 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 100 - type: integer 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b010100 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b010100 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01010 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01010 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_state4 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_state5 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_state6 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_state7 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_state8 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_state9 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_state10 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state11 bound to: 11'b10000000000 
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter OP bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter K bound to: 16 - type: integer 
	Parameter LATENCY bound to: 1 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
	Parameter OP bound to: 0 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter K bound to: 16 - type: integer 
	Parameter LATENCY bound to: 1 - type: integer 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2377.758 ; gain = 250.441 ; free physical = 5866 ; free virtual = 30604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2395.570 ; gain = 268.254 ; free physical = 5906 ; free virtual = 30644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2395.570 ; gain = 268.254 ; free physical = 5906 ; free virtual = 30644
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2398.539 ; gain = 0.000 ; free physical = 6768 ; free virtual = 31507
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_myproject_axi_0_0/constraints/myproject_axi_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_myproject_axi_0_0/constraints/myproject_axi_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2695.039 ; gain = 0.000 ; free physical = 6551 ; free virtual = 31291
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2749.883 ; gain = 54.844 ; free physical = 6485 ; free virtual = 31228
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2749.883 ; gain = 622.566 ; free physical = 6854 ; free virtual = 31598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2749.883 ; gain = 622.566 ; free physical = 6854 ; free virtual = 31598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2749.883 ; gain = 622.566 ; free physical = 6854 ; free virtual = 31598
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2749.883 ; gain = 622.566 ; free physical = 6868 ; free virtual = 31614
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/Loop_1_proc604_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/Loop_1_proc604_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/Loop_1_proc604_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/Loop_1_proc604_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Loop_1_proc604_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/Loop_1_proc604_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP r_V_reg_2236_reg, operation Mode is: (A''*B'')'.
DSP Report: register w10_V_load_reg_2216_reg is absorbed into DSP r_V_reg_2236_reg.
DSP Report: register myproject_axi_mul_mul_12s_16s_26_3_1_U667/myproject_axi_mul_mul_12s_16s_26_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP r_V_reg_2236_reg.
DSP Report: register tmp_reg_2211_reg is absorbed into DSP r_V_reg_2236_reg.
DSP Report: register myproject_axi_mul_mul_12s_16s_26_3_1_U667/myproject_axi_mul_mul_12s_16s_26_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP r_V_reg_2236_reg.
DSP Report: register r_V_reg_2236_reg is absorbed into DSP r_V_reg_2236_reg.
DSP Report: register myproject_axi_mul_mul_12s_16s_26_3_1_U667/myproject_axi_mul_mul_12s_16s_26_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP r_V_reg_2236_reg.
DSP Report: operator myproject_axi_mul_mul_12s_16s_26_3_1_U667/myproject_axi_mul_mul_12s_16s_26_3_1_DSP48_2_U/p_reg0 is absorbed into DSP r_V_reg_2236_reg.
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter2_acc_0_V_1_reg_897_reg[0]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter2_acc_0_V_1_reg_897_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter2_acc_0_V_1_reg_897_reg[1]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter2_acc_0_V_1_reg_897_reg[2]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter2_acc_0_V_1_reg_897_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter2_acc_0_V_1_reg_897_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter2_acc_0_V_1_reg_897_reg[3]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter2_acc_0_V_1_reg_897_reg[4]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter2_acc_0_V_1_reg_897_reg[4]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter2_acc_0_V_1_reg_897_reg[5]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter2_acc_0_V_1_reg_897_reg[5]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter2_acc_0_V_1_reg_897_reg[6]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter2_acc_0_V_1_reg_897_reg[6]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter2_acc_0_V_1_reg_897_reg[7]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter2_acc_0_V_1_reg_897_reg[7]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter2_acc_0_V_1_reg_897_reg[8]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter2_acc_0_V_1_reg_897_reg[8]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter2_acc_0_V_1_reg_897_reg[9]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter2_acc_0_V_1_reg_897_reg[9]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter2_acc_0_V_1_reg_897_reg[10]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter2_acc_0_V_1_reg_897_reg[10]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter2_acc_0_V_1_reg_897_reg[11]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter2_acc_0_V_1_reg_897_reg[11]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter2_acc_0_V_1_reg_897_reg[12]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter2_acc_0_V_1_reg_897_reg[12]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter2_acc_0_V_1_reg_897_reg[13]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter2_acc_0_V_1_reg_897_reg[13]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter2_acc_0_V_1_reg_897_reg[14]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter2_acc_0_V_1_reg_897_reg[14]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter2_acc_0_V_1_reg_897_reg[15]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/call_ret4_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_fu_873/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577 /\ap_phi_reg_pp0_iter2_acc_0_V_1_reg_897_reg[15] )
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter3_acc_0_V_1_reg_897_reg[0]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter3_acc_0_V_1_reg_897_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter3_acc_0_V_1_reg_897_reg[1]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter3_acc_0_V_1_reg_897_reg[2]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter3_acc_0_V_1_reg_897_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter3_acc_0_V_1_reg_897_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter3_acc_0_V_1_reg_897_reg[3]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter3_acc_0_V_1_reg_897_reg[4]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter3_acc_0_V_1_reg_897_reg[4]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter3_acc_0_V_1_reg_897_reg[5]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter3_acc_0_V_1_reg_897_reg[5]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter3_acc_0_V_1_reg_897_reg[6]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter3_acc_0_V_1_reg_897_reg[6]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter3_acc_0_V_1_reg_897_reg[7]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter3_acc_0_V_1_reg_897_reg[7]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter3_acc_0_V_1_reg_897_reg[8]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter3_acc_0_V_1_reg_897_reg[8]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter3_acc_0_V_1_reg_897_reg[9]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter3_acc_0_V_1_reg_897_reg[9]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter3_acc_0_V_1_reg_897_reg[10]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter3_acc_0_V_1_reg_897_reg[10]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter3_acc_0_V_1_reg_897_reg[11]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter3_acc_0_V_1_reg_897_reg[11]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter3_acc_0_V_1_reg_897_reg[12]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter3_acc_0_V_1_reg_897_reg[12]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter3_acc_0_V_1_reg_897_reg[13]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter3_acc_0_V_1_reg_897_reg[13]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter3_acc_0_V_1_reg_897_reg[14]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter3_acc_0_V_1_reg_897_reg[14]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter3_acc_0_V_1_reg_897_reg[15]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter4_acc_0_V_1_reg_897_reg[0]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter4_acc_0_V_1_reg_897_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter4_acc_0_V_1_reg_897_reg[1]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter4_acc_0_V_1_reg_897_reg[2]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter4_acc_0_V_1_reg_897_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter4_acc_0_V_1_reg_897_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter4_acc_0_V_1_reg_897_reg[3]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter4_acc_0_V_1_reg_897_reg[4]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter4_acc_0_V_1_reg_897_reg[4]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter4_acc_0_V_1_reg_897_reg[5]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter4_acc_0_V_1_reg_897_reg[5]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter4_acc_0_V_1_reg_897_reg[6]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter4_acc_0_V_1_reg_897_reg[6]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter4_acc_0_V_1_reg_897_reg[7]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter4_acc_0_V_1_reg_897_reg[7]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter4_acc_0_V_1_reg_897_reg[8]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter4_acc_0_V_1_reg_897_reg[8]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter4_acc_0_V_1_reg_897_reg[9]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter4_acc_0_V_1_reg_897_reg[9]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter4_acc_0_V_1_reg_897_reg[10]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter4_acc_0_V_1_reg_897_reg[10]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter4_acc_0_V_1_reg_897_reg[11]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter4_acc_0_V_1_reg_897_reg[11]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter4_acc_0_V_1_reg_897_reg[12]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter4_acc_0_V_1_reg_897_reg[12]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter4_acc_0_V_1_reg_897_reg[13]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter4_acc_0_V_1_reg_897_reg[13]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter4_acc_0_V_1_reg_897_reg[14]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter4_acc_0_V_1_reg_897_reg[14]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter4_acc_0_V_1_reg_897_reg[15]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter5_acc_0_V_1_reg_897_reg[0]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter5_acc_0_V_1_reg_897_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter5_acc_0_V_1_reg_897_reg[1]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter5_acc_0_V_1_reg_897_reg[2]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter5_acc_0_V_1_reg_897_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter5_acc_0_V_1_reg_897_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter5_acc_0_V_1_reg_897_reg[3]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter5_acc_0_V_1_reg_897_reg[4]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter5_acc_0_V_1_reg_897_reg[4]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter5_acc_0_V_1_reg_897_reg[5]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter5_acc_0_V_1_reg_897_reg[5]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter5_acc_0_V_1_reg_897_reg[6]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter5_acc_0_V_1_reg_897_reg[6]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter5_acc_0_V_1_reg_897_reg[7]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter5_acc_0_V_1_reg_897_reg[7]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter5_acc_0_V_1_reg_897_reg[8]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter5_acc_0_V_1_reg_897_reg[8]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter5_acc_0_V_1_reg_897_reg[9]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter5_acc_0_V_1_reg_897_reg[9]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter5_acc_0_V_1_reg_897_reg[10]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter5_acc_0_V_1_reg_897_reg[10]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter5_acc_0_V_1_reg_897_reg[11]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter5_acc_0_V_1_reg_897_reg[11]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter5_acc_0_V_1_reg_897_reg[12]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter5_acc_0_V_1_reg_897_reg[12]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter5_acc_0_V_1_reg_897_reg[13]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter5_acc_0_V_1_reg_897_reg[13]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter5_acc_0_V_1_reg_897_reg[14]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter5_acc_0_V_1_reg_897_reg[14]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter5_acc_0_V_1_reg_897_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config11_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (resize_nearest_array_ap_fixed_16_6_5_3_0_8u_config12_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config25_U0/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/call_ret4_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_fu_873/line_buffer_Array_V_1_0_15_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/kernel_data_V_1_143_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/call_ret4_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_fu_873/line_buffer_Array_V_1_0_14_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/kernel_data_V_1_142_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/call_ret4_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_fu_873/line_buffer_Array_V_1_0_13_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/kernel_data_V_1_141_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/call_ret4_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_fu_873/line_buffer_Array_V_1_0_12_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/kernel_data_V_1_140_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/call_ret4_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_fu_873/line_buffer_Array_V_1_0_11_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/kernel_data_V_1_139_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/call_ret4_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_fu_873/line_buffer_Array_V_1_0_10_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/kernel_data_V_1_138_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/call_ret4_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_fu_873/line_buffer_Array_V_1_0_9_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/kernel_data_V_1_137_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/call_ret4_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_fu_873/line_buffer_Array_V_1_0_8_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/kernel_data_V_1_136_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/call_ret4_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_fu_873/line_buffer_Array_V_1_0_7_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/kernel_data_V_1_135_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/call_ret4_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_fu_873/line_buffer_Array_V_1_0_6_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/kernel_data_V_1_134_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/call_ret4_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_fu_873/line_buffer_Array_V_1_0_5_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/kernel_data_V_1_133_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/call_ret4_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_fu_873/line_buffer_Array_V_1_0_4_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/kernel_data_V_1_132_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/call_ret4_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_fu_873/line_buffer_Array_V_1_0_3_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/kernel_data_V_1_131_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/call_ret4_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_fu_873/line_buffer_Array_V_1_0_2_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/kernel_data_V_1_130_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/call_ret4_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_fu_873/line_buffer_Array_V_1_0_1_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/kernel_data_V_1_129_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/call_ret4_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_fu_873/line_buffer_Array_V_1_0_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/kernel_data_V_1_128_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/call_ret4_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_fu_873/line_buffer_Array_V_1_1_15_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/kernel_data_V_1_95_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/call_ret4_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_fu_873/line_buffer_Array_V_1_1_14_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/kernel_data_V_1_94_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/call_ret4_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_fu_873/line_buffer_Array_V_1_1_13_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/kernel_data_V_1_93_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/call_ret4_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_fu_873/line_buffer_Array_V_1_1_12_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/kernel_data_V_1_92_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/call_ret4_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_fu_873/line_buffer_Array_V_1_1_11_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/kernel_data_V_1_91_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/call_ret4_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_fu_873/line_buffer_Array_V_1_1_10_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/kernel_data_V_1_90_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/call_ret4_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_fu_873/line_buffer_Array_V_1_1_9_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/kernel_data_V_1_89_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/call_ret4_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_fu_873/line_buffer_Array_V_1_1_8_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/kernel_data_V_1_88_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/call_ret4_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_fu_873/line_buffer_Array_V_1_1_7_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/kernel_data_V_1_87_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/call_ret4_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_fu_873/line_buffer_Array_V_1_1_6_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/kernel_data_V_1_86_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/call_ret4_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_fu_873/line_buffer_Array_V_1_1_5_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/kernel_data_V_1_85_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/call_ret4_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_fu_873/line_buffer_Array_V_1_1_4_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/kernel_data_V_1_84_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/call_ret4_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_fu_873/line_buffer_Array_V_1_1_3_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/kernel_data_V_1_83_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/call_ret4_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_fu_873/line_buffer_Array_V_1_1_2_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/kernel_data_V_1_82_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/call_ret4_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_fu_873/line_buffer_Array_V_1_1_1_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/kernel_data_V_1_81_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/call_ret4_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_fu_873/line_buffer_Array_V_1_1_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/kernel_data_V_1_80_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/call_ret4_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_fu_873/line_buffer_Array_V_1_0_15_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U/ShiftRegMem_reg[0][1]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/kernel_data_V_1_143_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/call_ret4_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_fu_873/line_buffer_Array_V_1_0_14_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U/ShiftRegMem_reg[0][1]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/kernel_data_V_1_142_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/call_ret4_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_fu_873/line_buffer_Array_V_1_0_13_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U/ShiftRegMem_reg[0][1]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/kernel_data_V_1_141_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/call_ret4_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_fu_873/line_buffer_Array_V_1_0_12_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U/ShiftRegMem_reg[0][1]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/kernel_data_V_1_140_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/call_ret4_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_fu_873/line_buffer_Array_V_1_0_11_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U/ShiftRegMem_reg[0][1]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/kernel_data_V_1_139_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/call_ret4_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_fu_873/line_buffer_Array_V_1_0_10_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U/ShiftRegMem_reg[0][1]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/kernel_data_V_1_138_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/call_ret4_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_fu_873/line_buffer_Array_V_1_0_9_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U/ShiftRegMem_reg[0][1]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/kernel_data_V_1_137_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/call_ret4_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_fu_873/line_buffer_Array_V_1_0_8_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U/ShiftRegMem_reg[0][1]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/kernel_data_V_1_136_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577 /\ap_phi_reg_pp0_iter3_acc_0_V_1_reg_897_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577 /\ap_phi_reg_pp0_iter4_acc_0_V_1_reg_897_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577 /\ap_phi_reg_pp0_iter5_acc_0_V_1_reg_897_reg[15] )
DSP Report: Generating DSP r_V_reg_3227_reg, operation Mode is: (A''*B'')'.
DSP Report: register w8_V_load_reg_3207_reg is absorbed into DSP r_V_reg_3227_reg.
DSP Report: register myproject_axi_mul_mul_12s_16s_26_3_1_U363/myproject_axi_mul_mul_12s_16s_26_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP r_V_reg_3227_reg.
DSP Report: register tmp_reg_3202_reg is absorbed into DSP r_V_reg_3227_reg.
DSP Report: register myproject_axi_mul_mul_12s_16s_26_3_1_U363/myproject_axi_mul_mul_12s_16s_26_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP r_V_reg_3227_reg.
DSP Report: register r_V_reg_3227_reg is absorbed into DSP r_V_reg_3227_reg.
DSP Report: register myproject_axi_mul_mul_12s_16s_26_3_1_U363/myproject_axi_mul_mul_12s_16s_26_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP r_V_reg_3227_reg.
DSP Report: operator myproject_axi_mul_mul_12s_16s_26_3_1_U363/myproject_axi_mul_mul_12s_16s_26_3_1_DSP48_2_U/p_reg0 is absorbed into DSP r_V_reg_3227_reg.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_U0/ap_done_reg_reg )
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_fu_557/r_V_reg_1727_reg, operation Mode is: (A''*B'')'.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_fu_557/w14_V_load_reg_1707_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_fu_557/r_V_reg_1727_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_fu_557/myproject_axi_mul_mul_11s_16s_26_3_1_U1105/myproject_axi_mul_mul_11s_16s_26_3_1_DSP48_3_U/a_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_fu_557/r_V_reg_1727_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_fu_557/tmp_reg_1702_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_fu_557/r_V_reg_1727_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_fu_557/myproject_axi_mul_mul_11s_16s_26_3_1_U1105/myproject_axi_mul_mul_11s_16s_26_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_fu_557/r_V_reg_1727_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_fu_557/r_V_reg_1727_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_fu_557/r_V_reg_1727_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_fu_557/myproject_axi_mul_mul_11s_16s_26_3_1_U1105/myproject_axi_mul_mul_11s_16s_26_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_fu_557/r_V_reg_1727_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_fu_557/myproject_axi_mul_mul_11s_16s_26_3_1_U1105/myproject_axi_mul_mul_11s_16s_26_3_1_DSP48_3_U/p_reg0 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_fu_557/r_V_reg_1727_reg.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config14_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483/call_ret5_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config14_s_fu_853/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config14_U0/ap_done_reg_reg)
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_7_0_0_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde_core_U/ShiftRegMem_reg[0][15:0]' into 'kernel_data_V_7_24_reg[15:0]' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_7_0_1_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde_core_U/ShiftRegMem_reg[0][15:0]' into 'kernel_data_V_7_25_reg[15:0]' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_7_0_2_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde_core_U/ShiftRegMem_reg[0][15:0]' into 'kernel_data_V_7_26_reg[15:0]' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_7_0_3_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde_core_U/ShiftRegMem_reg[0][15:0]' into 'kernel_data_V_7_27_reg[15:0]' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_7_0_4_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde_core_U/ShiftRegMem_reg[0][15:0]' into 'kernel_data_V_7_28_reg[15:0]' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_7_0_5_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde_core_U/ShiftRegMem_reg[0][15:0]' into 'kernel_data_V_7_29_reg[15:0]' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_7_0_6_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde_core_U/ShiftRegMem_reg[0][15:0]' into 'kernel_data_V_7_30_reg[15:0]' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_7_0_7_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde_core_U/ShiftRegMem_reg[0][15:0]' into 'kernel_data_V_7_31_reg[15:0]' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_6_0_0_U/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buhbi_core_U/ShiftRegMem_reg[0][15:0]' into 'kernel_data_V_6_12_reg[15:0]' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buhbi.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_6_0_1_U/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buhbi_core_U/ShiftRegMem_reg[0][15:0]' into 'kernel_data_V_6_13_reg[15:0]' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buhbi.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_6_0_2_U/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buhbi_core_U/ShiftRegMem_reg[0][15:0]' into 'kernel_data_V_6_14_reg[15:0]' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buhbi.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_6_0_3_U/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buhbi_core_U/ShiftRegMem_reg[0][15:0]' into 'kernel_data_V_6_15_reg[15:0]' [/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/e26e/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buhbi.v:40]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0/\ap_phi_reg_pp0_iter1_storemerge_i_i_reg_219_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config23_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (clone_stream_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_2048_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config24_U0/ap_done_reg_reg)
DSP Report: Generating DSP r_V_reg_1619_reg, operation Mode is: (A''*B'')'.
DSP Report: register w5_V_load_reg_1599_reg is absorbed into DSP r_V_reg_1619_reg.
DSP Report: register myproject_axi_mul_mul_16s_11s_26_3_1_U158/myproject_axi_mul_mul_16s_11s_26_3_1_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_reg_1619_reg.
DSP Report: register ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283_reg is absorbed into DSP r_V_reg_1619_reg.
DSP Report: register myproject_axi_mul_mul_16s_11s_26_3_1_U158/myproject_axi_mul_mul_16s_11s_26_3_1_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_reg_1619_reg.
DSP Report: register r_V_reg_1619_reg is absorbed into DSP r_V_reg_1619_reg.
DSP Report: register myproject_axi_mul_mul_16s_11s_26_3_1_U158/myproject_axi_mul_mul_16s_11s_26_3_1_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_reg_1619_reg.
DSP Report: operator myproject_axi_mul_mul_16s_11s_26_3_1_U158/myproject_axi_mul_mul_16s_11s_26_3_1_DSP48_1_U/p_reg0 is absorbed into DSP r_V_reg_1619_reg.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217 /\ap_phi_reg_pp0_iter2_acc_0_V_1_reg_826_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config22_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config15_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (resize_nearest_array_ap_fixed_16_6_5_3_0_4u_config16_U0/ap_done_reg_reg)
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217 /\ap_phi_reg_pp0_iter3_acc_0_V_1_reg_826_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217 /\ap_phi_reg_pp0_iter4_acc_0_V_1_reg_826_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217 /\ap_phi_reg_pp0_iter5_acc_0_V_1_reg_826_reg[15] )
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s_fu_267/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_fu_300/r_V_reg_773_reg, operation Mode is: (A''*B'')'.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s_fu_267/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_fu_300/w18_V_load_reg_758_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s_fu_267/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_fu_300/r_V_reg_773_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s_fu_267/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_fu_300/myproject_axi_mul_mul_16s_11s_26_3_1_U1414/myproject_axi_mul_mul_16s_11s_26_3_1_DSP48_1_U/b_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s_fu_267/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_fu_300/r_V_reg_773_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s_fu_267/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_fu_300/tmp_reg_753_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s_fu_267/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_fu_300/r_V_reg_773_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s_fu_267/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_fu_300/myproject_axi_mul_mul_16s_11s_26_3_1_U1414/myproject_axi_mul_mul_16s_11s_26_3_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s_fu_267/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_fu_300/r_V_reg_773_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s_fu_267/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_fu_300/r_V_reg_773_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s_fu_267/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_fu_300/r_V_reg_773_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s_fu_267/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_fu_300/myproject_axi_mul_mul_16s_11s_26_3_1_U1414/myproject_axi_mul_mul_16s_11s_26_3_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s_fu_267/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_fu_300/r_V_reg_773_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s_fu_267/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_fu_300/myproject_axi_mul_mul_16s_11s_26_3_1_U1414/myproject_axi_mul_mul_16s_11s_26_3_1_DSP48_1_U/p_reg0 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s_fu_267/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_fu_300/r_V_reg_773_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167/r_V_reg_975_reg, operation Mode is: (A''*B'')'.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167/w2_V_load_reg_955_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167/r_V_reg_975_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167/myproject_axi_mul_mul_16s_10s_26_3_1_U41/myproject_axi_mul_mul_16s_10s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167/r_V_reg_975_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167/ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_231_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167/r_V_reg_975_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167/myproject_axi_mul_mul_16s_10s_26_3_1_U41/myproject_axi_mul_mul_16s_10s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167/r_V_reg_975_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167/r_V_reg_975_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167/r_V_reg_975_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167/myproject_axi_mul_mul_16s_10s_26_3_1_U41/myproject_axi_mul_mul_16s_10s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167/r_V_reg_975_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167/myproject_axi_mul_mul_16s_10s_26_3_1_U41/myproject_axi_mul_mul_16s_10s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167/r_V_reg_975_reg.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145/call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_1u_config18_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s_fu_267/call_ret_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config18_s_fu_451/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (clone_stream_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_4096_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config27_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_1u_config18_U0/ap_done_reg_reg)
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:01:07 . Memory (MB): peak = 2749.883 ; gain = 622.566 ; free physical = 3805 ; free virtual = 28618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:01:13 . Memory (MB): peak = 2749.883 ; gain = 622.566 ; free physical = 3594 ; free virtual = 28484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:27 ; elapsed = 00:01:53 . Memory (MB): peak = 2780.023 ; gain = 652.707 ; free physical = 3671 ; free virtual = 28562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/i_1_0/in_local_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_0/in_local_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_0/in_local_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_0/out_local_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_2/myproject_U0/layer26_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_2/myproject_U0/layer26_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_2/myproject_U0/layer26_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_2/myproject_U0/layer26_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_2/myproject_U0/layer26_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_2/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/w8_V_U/dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_w8_V_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_2/myproject_U0/layer26_out_V_data_12_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_2/myproject_U0/layer26_out_V_data_14_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_2/myproject_U0/layer26_out_V_data_15_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1/myproject_U0/layer18_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_1u_config18_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s_fu_267/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_fu_300/w18_V_U/dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_w18_V_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_3/myproject_U0/layer27_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_3/myproject_U0/layer27_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_3/myproject_U0/layer27_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_3/myproject_U0/layer16_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_3/myproject_U0/layer16_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_3/myproject_U0/layer16_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_3/myproject_U0/layer16_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_3/myproject_U0/layer20_cpy2_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_3/myproject_U0/layer20_cpy2_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_3/myproject_U0/layer20_cpy2_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_3/myproject_U0/layer20_cpy2_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_3/myproject_U0/layer20_cpy1_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_3/myproject_U0/layer20_cpy1_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_3/myproject_U0/layer17_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_3/myproject_U0/layer17_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_3/myproject_U0/layer17_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_3/myproject_U0/layer17_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_3/myproject_U0/layer17_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_3/myproject_U0/layer17_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_3/myproject_U0/layer17_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_3/myproject_U0/layer17_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_3/myproject_U0/layer27_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_3/myproject_U0/layer27_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_3/myproject_U0/layer27_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_3/myproject_U0/layer27_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_3/myproject_U0/layer27_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_3/myproject_U0/layer20_cpy1_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_3/myproject_U0/layer20_cpy1_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_3/myproject_U0/layer3_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_3/myproject_U0/layer3_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_3/myproject_U0/layer3_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_3/myproject_U0/layer3_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_3/myproject_U0/layer2_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_3/myproject_U0/layer2_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_3/myproject_U0/layer2_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_3/myproject_U0/layer2_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_3/myproject_U0/layer22_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_3/myproject_U0/layer22_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_3/myproject_U0/layer22_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_3/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167/w2_V_U/dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_w2_V_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer24_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer24_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer24_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer24_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer24_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer24_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer24_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer24_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer21_cpy2_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer21_cpy2_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer21_cpy2_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer21_cpy2_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer21_cpy2_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer21_cpy2_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer21_cpy2_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer21_cpy2_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer21_cpy1_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer21_cpy1_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer21_cpy1_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer21_cpy1_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer25_out_V_data_14_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer25_out_V_data_15_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer21_cpy1_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer21_cpy1_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer21_cpy1_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer21_cpy1_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer4_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer4_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer4_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer4_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer6_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer5_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer23_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer23_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/w5_V_U/dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_w5_V_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer5_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer5_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer5_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer5_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer5_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer5_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer23_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer23_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer14_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer6_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:31 ; elapsed = 00:02:04 . Memory (MB): peak = 2799.957 ; gain = 672.641 ; free physical = 2812 ; free virtual = 27730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/icmp_ln135_reg_3193_pp0_iter5_reg_reg[0] with forward move, found 2 loads out of which
2 loads can have forward move
      Retimed registers names:
            inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/icmp_ln135_reg_3193_pp0_iter5_reg_reg[0]_fret
            inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/icmp_ln135_reg_3193_pp0_iter5_reg_reg[0]_fret__0

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_1u_config18_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s_fu_267/ap_CS_fsm_reg[0] with forward move, found 1 loads out of which
1 loads can have forward move
      Retimed registers names:
            inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_1u_config18_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s_fu_267/ap_CS_fsm_reg[0]_fret

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/out_index_reg_1410_pp0_iter5_reg_reg[0] with forward move, found 1 loads out of which
1 loads can have forward move
      Retimed registers names:
            inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/out_index_reg_1410_pp0_iter5_reg_reg[0]_fret

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config14_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483/ap_CS_fsm_reg[0] with forward move, found 1 loads out of which
1 loads can have forward move
      Retimed registers names:
            inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config14_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483/ap_CS_fsm_reg[0]_fret

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/ap_CS_fsm_reg[0] with forward move, found 1 loads out of which
1 loads can have forward move
      Retimed registers names:
            inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/ap_CS_fsm_reg[0]_fret

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:39 ; elapsed = 00:02:12 . Memory (MB): peak = 2840.527 ; gain = 713.211 ; free physical = 2671 ; free virtual = 27677
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:40 ; elapsed = 00:02:12 . Memory (MB): peak = 2840.527 ; gain = 713.211 ; free physical = 2673 ; free virtual = 27679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:43 ; elapsed = 00:02:16 . Memory (MB): peak = 2840.527 ; gain = 713.211 ; free physical = 2704 ; free virtual = 27711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:43 ; elapsed = 00:02:16 . Memory (MB): peak = 2840.527 ; gain = 713.211 ; free physical = 2710 ; free virtual = 27716
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:44 ; elapsed = 00:02:17 . Memory (MB): peak = 2840.527 ; gain = 713.211 ; free physical = 2716 ; free virtual = 27722
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:44 ; elapsed = 00:02:17 . Memory (MB): peak = 2840.527 ; gain = 713.211 ; free physical = 2716 ; free virtual = 27722
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |  1263|
|2     |DSP48E1  |     6|
|3     |LUT1     |   796|
|4     |LUT2     |  5222|
|5     |LUT3     |  4978|
|6     |LUT4     |  3111|
|7     |LUT5     |  4022|
|8     |LUT6     |  7692|
|9     |MUXCY    |     4|
|10    |MUXF7    |  1892|
|11    |MUXF8    |   450|
|12    |RAMB18E1 |   153|
|21    |RAMB36E1 |    13|
|24    |SRL16E   |  1548|
|25    |SRLC32E  |  2208|
|26    |FDRE     | 30633|
|27    |FDSE     |   857|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:44 ; elapsed = 00:02:17 . Memory (MB): peak = 2840.527 ; gain = 713.211 ; free physical = 2716 ; free virtual = 27722
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:37 ; elapsed = 00:02:11 . Memory (MB): peak = 2844.438 ; gain = 362.809 ; free physical = 7289 ; free virtual = 32296
Synthesis Optimization Complete : Time (s): cpu = 00:01:47 ; elapsed = 00:02:18 . Memory (MB): peak = 2844.438 ; gain = 717.121 ; free physical = 7326 ; free virtual = 32302
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2844.438 ; gain = 0.000 ; free physical = 7322 ; free virtual = 32298
INFO: [Netlist 29-17] Analyzing 3781 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2888.551 ; gain = 0.000 ; free physical = 7291 ; free virtual = 32267
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
558 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:54 ; elapsed = 00:02:26 . Memory (MB): peak = 2888.551 ; gain = 761.234 ; free physical = 7459 ; free virtual = 32434
INFO: [Common 17-1381] The checkpoint '/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/design_1_myproject_axi_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2920.566 ; gain = 32.016 ; free physical = 7502 ; free virtual = 32486
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_myproject_axi_0_0, cache-ID = a7403281376e2e58
INFO: [Coretcl 2-1174] Renamed 641 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/jeanleo2/hls4ml2/pynqz2m2/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/design_1_myproject_axi_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2920.566 ; gain = 0.000 ; free physical = 7487 ; free virtual = 32522
INFO: [runtcl-4] Executing : report_utilization -file design_1_myproject_axi_0_0_utilization_synth.rpt -pb design_1_myproject_axi_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 27 09:47:43 2025...
