# Nand_gate
Design and Implementation of 2-input NAND GATE in Cadence Virtuoso in CMOS 180nm Technology. Starting with Schematic, creating Symbol and verifying the design by simulation and also DRC, LVS ,QRC Checks, verifying the schematic output with Layout Simulation output.

