#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7f9813f1bbf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7f9813f1bee0 .scope module, "axil_register_rd" "axil_register_rd" 3 34;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "s_axil_araddr";
    .port_info 3 /INPUT 3 "s_axil_arprot";
    .port_info 4 /INPUT 1 "s_axil_arvalid";
    .port_info 5 /OUTPUT 1 "s_axil_arready";
    .port_info 6 /OUTPUT 32 "s_axil_rdata";
    .port_info 7 /OUTPUT 2 "s_axil_rresp";
    .port_info 8 /OUTPUT 1 "s_axil_rvalid";
    .port_info 9 /INPUT 1 "s_axil_rready";
    .port_info 10 /OUTPUT 32 "m_axil_araddr";
    .port_info 11 /OUTPUT 3 "m_axil_arprot";
    .port_info 12 /OUTPUT 1 "m_axil_arvalid";
    .port_info 13 /INPUT 1 "m_axil_arready";
    .port_info 14 /INPUT 32 "m_axil_rdata";
    .port_info 15 /INPUT 2 "m_axil_rresp";
    .port_info 16 /INPUT 1 "m_axil_rvalid";
    .port_info 17 /OUTPUT 1 "m_axil_rready";
P_0x7f9813f1c590 .param/l "ADDR_WIDTH" 0 3 39, +C4<00000000000000000000000000100000>;
P_0x7f9813f1c5d0 .param/l "AR_REG_TYPE" 0 3 44, +C4<00000000000000000000000000000010>;
P_0x7f9813f1c610 .param/l "DATA_WIDTH" 0 3 37, +C4<00000000000000000000000000100000>;
P_0x7f9813f1c650 .param/l "R_REG_TYPE" 0 3 47, +C4<00000000000000000000000000000010>;
P_0x7f9813f1c690 .param/l "STRB_WIDTH" 0 3 41, +C4<00000000000000000000000000000100>;
o0x7f98148326c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9813f319e0_0 .net "clk", 0 0, o0x7f98148326c8;  0 drivers
v0x7f9813f31a70_0 .net "m_axil_araddr", 31 0, L_0x7f9813f20450;  1 drivers
v0x7f9813f31b10_0 .net "m_axil_arprot", 2 0, L_0x7f9813f32890;  1 drivers
o0x7f9814832758 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9813f31ba0_0 .net "m_axil_arready", 0 0, o0x7f9814832758;  0 drivers
v0x7f9813f31c30_0 .net "m_axil_arvalid", 0 0, L_0x7f9813f32960;  1 drivers
o0x7f98148327b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f9813f31d00_0 .net "m_axil_rdata", 31 0, o0x7f98148327b8;  0 drivers
v0x7f9813f31d90_0 .net "m_axil_rready", 0 0, L_0x7f9813f32f50;  1 drivers
o0x7f9814832818 .functor BUFZ 2, C4<zz>; HiZ drive
v0x7f9813f31e30_0 .net "m_axil_rresp", 1 0, o0x7f9814832818;  0 drivers
o0x7f9814832848 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9813f31ee0_0 .net "m_axil_rvalid", 0 0, o0x7f9814832848;  0 drivers
o0x7f9814832878 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9813f31ff0_0 .net "rst", 0 0, o0x7f9814832878;  0 drivers
o0x7f98148328a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f9813f32080_0 .net "s_axil_araddr", 31 0, o0x7f98148328a8;  0 drivers
o0x7f98148328d8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x7f9813f32130_0 .net "s_axil_arprot", 2 0, o0x7f98148328d8;  0 drivers
v0x7f9813f321e0_0 .net "s_axil_arready", 0 0, L_0x7f9813f31f70;  1 drivers
o0x7f9814832938 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9813f32280_0 .net "s_axil_arvalid", 0 0, o0x7f9814832938;  0 drivers
v0x7f9813f32320_0 .net "s_axil_rdata", 31 0, L_0x7f9813f32fc0;  1 drivers
o0x7f9814832998 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9813f323d0_0 .net "s_axil_rready", 0 0, o0x7f9814832998;  0 drivers
v0x7f9813f32470_0 .net "s_axil_rresp", 1 0, L_0x7f9813f33050;  1 drivers
v0x7f9813f32600_0 .net "s_axil_rvalid", 0 0, L_0x7f9813f33120;  1 drivers
S_0x7f9813f1c230 .scope generate, "genblk1" "genblk1" 3 82, 3 82 0, S_0x7f9813f1bee0;
 .timescale -9 -12;
L_0x7f9813f31f70 .functor BUFZ 1, v0x7f9813f304d0_0, C4<0>, C4<0>, C4<0>;
L_0x7f9813f20450 .functor BUFZ 32, v0x7f9813f30130_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f9813f32890 .functor BUFZ 3, v0x7f9813f301e0_0, C4<000>, C4<000>, C4<000>;
L_0x7f9813f32960 .functor BUFZ 1, v0x7f9813f30330_0, C4<0>, C4<0>, C4<0>;
L_0x7f9813f32a10 .functor NOT 1, v0x7f9813f30a40_0, C4<0>, C4<0>, C4<0>;
L_0x7f9813f32af0 .functor NOT 1, v0x7f9813f30330_0, C4<0>, C4<0>, C4<0>;
L_0x7f9813f32ba0 .functor NOT 1, o0x7f9814832938, C4<0>, C4<0>, C4<0>;
L_0x7f9813f32c70 .functor OR 1, L_0x7f9813f32af0, L_0x7f9813f32ba0, C4<0>, C4<0>;
L_0x7f9813f32da0 .functor AND 1, L_0x7f9813f32a10, L_0x7f9813f32c70, C4<1>, C4<1>;
L_0x7f9813f32ee0 .functor OR 1, o0x7f9814832758, L_0x7f9813f32da0, C4<0>, C4<0>;
v0x7f9813f0b6f0_0 .net *"_ivl_10", 0 0, L_0x7f9813f32af0;  1 drivers
v0x7f9813f2fe40_0 .net *"_ivl_12", 0 0, L_0x7f9813f32ba0;  1 drivers
v0x7f9813f2fee0_0 .net *"_ivl_14", 0 0, L_0x7f9813f32c70;  1 drivers
v0x7f9813f2ff90_0 .net *"_ivl_16", 0 0, L_0x7f9813f32da0;  1 drivers
v0x7f9813f30040_0 .net *"_ivl_8", 0 0, L_0x7f9813f32a10;  1 drivers
v0x7f9813f30130_0 .var "m_axil_araddr_reg", 31 0;
v0x7f9813f301e0_0 .var "m_axil_arprot_reg", 2 0;
v0x7f9813f30290_0 .var "m_axil_arvalid_next", 0 0;
v0x7f9813f30330_0 .var "m_axil_arvalid_reg", 0 0;
v0x7f9813f30440_0 .net "s_axil_arready_early", 0 0, L_0x7f9813f32ee0;  1 drivers
v0x7f9813f304d0_0 .var "s_axil_arready_reg", 0 0;
v0x7f9813f30570_0 .var "store_axil_ar_input_to_output", 0 0;
v0x7f9813f30610_0 .var "store_axil_ar_input_to_temp", 0 0;
v0x7f9813f306b0_0 .var "store_axil_ar_temp_to_output", 0 0;
v0x7f9813f30750_0 .var "temp_m_axil_araddr_reg", 31 0;
v0x7f9813f30800_0 .var "temp_m_axil_arprot_reg", 2 0;
v0x7f9813f308b0_0 .var "temp_m_axil_arvalid_next", 0 0;
v0x7f9813f30a40_0 .var "temp_m_axil_arvalid_reg", 0 0;
E_0x7f9813f09ff0 .event posedge, v0x7f9813f319e0_0;
E_0x7f9813f09470/0 .event anyedge, v0x7f9813f30330_0, v0x7f9813f30a40_0, v0x7f9813f304d0_0, v0x7f9813f31ba0_0;
E_0x7f9813f09470/1 .event anyedge, v0x7f9813f32280_0;
E_0x7f9813f09470 .event/or E_0x7f9813f09470/0, E_0x7f9813f09470/1;
S_0x7f9813f30ad0 .scope generate, "genblk2" "genblk2" 3 228, 3 228 0, S_0x7f9813f1bee0;
 .timescale -9 -12;
L_0x7f9813f32f50 .functor BUFZ 1, v0x7f9813f310e0_0, C4<0>, C4<0>, C4<0>;
L_0x7f9813f32fc0 .functor BUFZ 32, v0x7f9813f31180_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f9813f33050 .functor BUFZ 2, v0x7f9813f31230_0, C4<00>, C4<00>, C4<00>;
L_0x7f9813f33120 .functor BUFZ 1, v0x7f9813f313e0_0, C4<0>, C4<0>, C4<0>;
L_0x7f9813f331d0 .functor NOT 1, v0x7f9813f31950_0, C4<0>, C4<0>, C4<0>;
L_0x7f9813f33290 .functor NOT 1, v0x7f9813f313e0_0, C4<0>, C4<0>, C4<0>;
L_0x7f9813f33340 .functor NOT 1, o0x7f9814832848, C4<0>, C4<0>, C4<0>;
L_0x7f9813f33410 .functor OR 1, L_0x7f9813f33290, L_0x7f9813f33340, C4<0>, C4<0>;
L_0x7f9813f33520 .functor AND 1, L_0x7f9813f331d0, L_0x7f9813f33410, C4<1>, C4<1>;
L_0x7f9813f33660 .functor OR 1, o0x7f9814832998, L_0x7f9813f33520, C4<0>, C4<0>;
v0x7f9813f30c90_0 .net *"_ivl_10", 0 0, L_0x7f9813f33290;  1 drivers
v0x7f9813f30d30_0 .net *"_ivl_12", 0 0, L_0x7f9813f33340;  1 drivers
v0x7f9813f30de0_0 .net *"_ivl_14", 0 0, L_0x7f9813f33410;  1 drivers
v0x7f9813f30ea0_0 .net *"_ivl_16", 0 0, L_0x7f9813f33520;  1 drivers
v0x7f9813f30f50_0 .net *"_ivl_8", 0 0, L_0x7f9813f331d0;  1 drivers
v0x7f9813f31040_0 .net "m_axil_rready_early", 0 0, L_0x7f9813f33660;  1 drivers
v0x7f9813f310e0_0 .var "m_axil_rready_reg", 0 0;
v0x7f9813f31180_0 .var "s_axil_rdata_reg", 31 0;
v0x7f9813f31230_0 .var "s_axil_rresp_reg", 1 0;
v0x7f9813f31340_0 .var "s_axil_rvalid_next", 0 0;
v0x7f9813f313e0_0 .var "s_axil_rvalid_reg", 0 0;
v0x7f9813f31480_0 .var "store_axil_r_input_to_output", 0 0;
v0x7f9813f31520_0 .var "store_axil_r_input_to_temp", 0 0;
v0x7f9813f315c0_0 .var "store_axil_r_temp_to_output", 0 0;
v0x7f9813f31660_0 .var "temp_s_axil_rdata_reg", 31 0;
v0x7f9813f31710_0 .var "temp_s_axil_rresp_reg", 1 0;
v0x7f9813f317c0_0 .var "temp_s_axil_rvalid_next", 0 0;
v0x7f9813f31950_0 .var "temp_s_axil_rvalid_reg", 0 0;
E_0x7f9813f303c0/0 .event anyedge, v0x7f9813f313e0_0, v0x7f9813f31950_0, v0x7f9813f310e0_0, v0x7f9813f323d0_0;
E_0x7f9813f303c0/1 .event anyedge, v0x7f9813f31ee0_0;
E_0x7f9813f303c0 .event/or E_0x7f9813f303c0/0, E_0x7f9813f303c0/1;
    .scope S_0x7f9813f1c230;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9813f304d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9813f30130_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f9813f301e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9813f30330_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9813f30750_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f9813f30800_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9813f30a40_0, 0, 1;
    %end;
    .thread T_0, $init;
    .scope S_0x7f9813f1c230;
T_1 ;
    %wait E_0x7f9813f09470;
    %load/vec4 v0x7f9813f30330_0;
    %store/vec4 v0x7f9813f30290_0, 0, 1;
    %load/vec4 v0x7f9813f30a40_0;
    %store/vec4 v0x7f9813f308b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9813f30570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9813f30610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9813f306b0_0, 0, 1;
    %load/vec4 v0x7f9813f304d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7f9813f31ba0_0;
    %load/vec4 v0x7f9813f30330_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7f9813f32280_0;
    %store/vec4 v0x7f9813f30290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9813f30570_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7f9813f32280_0;
    %store/vec4 v0x7f9813f308b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9813f30610_0, 0, 1;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f9813f31ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x7f9813f30a40_0;
    %store/vec4 v0x7f9813f30290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9813f308b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9813f306b0_0, 0, 1;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f9813f1c230;
T_2 ;
    %wait E_0x7f9813f09ff0;
    %load/vec4 v0x7f9813f31ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9813f304d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9813f30330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9813f30a40_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7f9813f30440_0;
    %assign/vec4 v0x7f9813f304d0_0, 0;
    %load/vec4 v0x7f9813f30290_0;
    %assign/vec4 v0x7f9813f30330_0, 0;
    %load/vec4 v0x7f9813f308b0_0;
    %assign/vec4 v0x7f9813f30a40_0, 0;
T_2.1 ;
    %load/vec4 v0x7f9813f30570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7f9813f32080_0;
    %assign/vec4 v0x7f9813f30130_0, 0;
    %load/vec4 v0x7f9813f32130_0;
    %assign/vec4 v0x7f9813f301e0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x7f9813f306b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x7f9813f30750_0;
    %assign/vec4 v0x7f9813f30130_0, 0;
    %load/vec4 v0x7f9813f30800_0;
    %assign/vec4 v0x7f9813f301e0_0, 0;
T_2.4 ;
T_2.3 ;
    %load/vec4 v0x7f9813f30610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0x7f9813f32080_0;
    %assign/vec4 v0x7f9813f30750_0, 0;
    %load/vec4 v0x7f9813f32130_0;
    %assign/vec4 v0x7f9813f30800_0, 0;
T_2.6 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f9813f30ad0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9813f310e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9813f31180_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9813f31230_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9813f313e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9813f31660_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9813f31710_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9813f31950_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x7f9813f30ad0;
T_4 ;
    %wait E_0x7f9813f303c0;
    %load/vec4 v0x7f9813f313e0_0;
    %store/vec4 v0x7f9813f31340_0, 0, 1;
    %load/vec4 v0x7f9813f31950_0;
    %store/vec4 v0x7f9813f317c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9813f31480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9813f31520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9813f315c0_0, 0, 1;
    %load/vec4 v0x7f9813f310e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7f9813f323d0_0;
    %load/vec4 v0x7f9813f313e0_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x7f9813f31ee0_0;
    %store/vec4 v0x7f9813f31340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9813f31480_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x7f9813f31ee0_0;
    %store/vec4 v0x7f9813f317c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9813f31520_0, 0, 1;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7f9813f323d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x7f9813f31950_0;
    %store/vec4 v0x7f9813f31340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9813f317c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9813f315c0_0, 0, 1;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f9813f30ad0;
T_5 ;
    %wait E_0x7f9813f09ff0;
    %load/vec4 v0x7f9813f31ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9813f310e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9813f313e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9813f31950_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7f9813f31040_0;
    %assign/vec4 v0x7f9813f310e0_0, 0;
    %load/vec4 v0x7f9813f31340_0;
    %assign/vec4 v0x7f9813f313e0_0, 0;
    %load/vec4 v0x7f9813f317c0_0;
    %assign/vec4 v0x7f9813f31950_0, 0;
T_5.1 ;
    %load/vec4 v0x7f9813f31480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7f9813f31d00_0;
    %assign/vec4 v0x7f9813f31180_0, 0;
    %load/vec4 v0x7f9813f31e30_0;
    %assign/vec4 v0x7f9813f31230_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7f9813f315c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x7f9813f31660_0;
    %assign/vec4 v0x7f9813f31180_0, 0;
    %load/vec4 v0x7f9813f31710_0;
    %assign/vec4 v0x7f9813f31230_0, 0;
T_5.4 ;
T_5.3 ;
    %load/vec4 v0x7f9813f31520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0x7f9813f31d00_0;
    %assign/vec4 v0x7f9813f31660_0, 0;
    %load/vec4 v0x7f9813f31e30_0;
    %assign/vec4 v0x7f9813f31710_0, 0;
T_5.6 ;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "/Users/fatimafarooq/Desktop/axi_LLM/responses/axil_register_rd.v";
