INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA_XILINX/BCD/BCD.srcs/sources_1/new/BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
ERROR: [VRFC 10-4982] syntax error near 'out' [D:/Project/FPGA_XILINX/BCD/BCD.srcs/sources_1/new/BCD.v:52]
ERROR: [VRFC 10-8530] module 'BCD' is ignored due to previous errors [D:/Project/FPGA_XILINX/BCD/BCD.srcs/sources_1/new/BCD.v:23]
