../src/mem/config.sv
../src/mem/ram_mux.sv
../src/mem/instr_ram_wrap.sv
../src/mem/boot_code.sv
../src/mem/boot_rom_wrap.sv
../src/mem/sp_ram_wrap_data.sv
../src/mem/sp_ram_wrap_instr.sv
../src/mem/sp_ram_data.sv
../src/mem/sp_ram_instr.sv
../src/core/core_execution_unit/core_branchig_unit.v
../src/core/core_execution_unit/core_execution_unit_alu.v
../src/core/core_control_unit.v
../src/core/core_id_stage.v
../src/core/core_if_stage.v
../src/core/core_exe_stage.v
../src/core/core_mem_stage.v
../src/core/core_wb_stage.v
../src/core/core_reg_file.v
../src/core/core_csr_unit/core_csr_unit.v
../src/core/core_csr_unit/core_csr_unit_counter.v
../src/core/core_csr_unit/core_csr_unit_timer.v
../src/core/core.v
../src/top_CoreMem.v
../tb/testbench.sv

// Tests
../tb/load_store.v
../tb/arithmeticologicM.v
//../tb/branch.v


// Instruction expansion set RV32M modules
../src/core/core_execution_unit/core_execution_unit_alu_m.v
../src/core/core_execution_unit/MULDIV/dseDIVrest32u.v
../src/core/core_execution_unit/MULDIV/HighestLeftBit32u.v
../src/core/core_execution_unit/MULDIV/MULgold.v
../src/core/core_execution_unit/MULDIV/Signed2Unsigned.v
