# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../VHDL/I2CIntf.vhd" \
"../../../../../VHDL/Testbench/TB_I2CIntf.vhd" \

# Do not sort compile order
nosort
