Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Wed Feb  5 19:17:46 2020
| Host         : Qlala-Blade running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_multi_wrapper_control_sets_placed.rpt
| Design       : design_multi_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1052 |
|    Minimum number of control sets                        |  1052 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  3242 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1052 |
| >= 0 to < 4        |   143 |
| >= 4 to < 6        |   193 |
| >= 6 to < 8        |    95 |
| >= 8 to < 10       |   137 |
| >= 10 to < 12      |    20 |
| >= 12 to < 14      |    84 |
| >= 14 to < 16      |     8 |
| >= 16              |   372 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            5499 |         1653 |
| No           | No                    | Yes                    |              30 |            9 |
| No           | Yes                   | No                     |            1889 |          892 |
| Yes          | No                    | No                     |            7451 |         1840 |
| Yes          | No                    | Yes                    |              15 |            9 |
| Yes          | Yes                   | No                     |            6730 |         1860 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                            Clock Signal                            |                                                                                                        Enable Signal                                                                                                       |                                                                                                Set/Reset Signal                                                                                               | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                      |                                                                                                                                                                                                               |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[0].srl_nx1/shift                                                                                    |                                                                                                                                                                                                               |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Use_Async_Reset.sync_reset_reg                                                                                 |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3/Using_FPGA.Native_0                                                                     |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                       |                1 |              1 |
|  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            |                                                                                                                                                                                                                            | design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/data_cmd_reset6_out                                                                                                                        |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                      |                                                                                                                                                                                                               |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                       |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                                                                                                   |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Native_1                                                                                                                       |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Native                                                                                                                         |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/exception_kind[0]                                                                                                                         |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                              | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.doutb_reg_reg[4]                                                                  |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                        |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Use_Async_Reset.sync_reset_reg                                |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                        |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                  |                                                                                                                                                                                                               |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                        |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__156_n_0                                      |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                       |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                       |                1 |              1 |
|  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                      | design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset24_out                                                                                                                                  |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                           | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                   |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                        |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                           |                                                                                                                                                                                                               |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__157_n_0                                |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                     |                                                                                                                                                                                                               |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                        |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/capture_1                                                                                             |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                        |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                       |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                                     |                                                                                                                                                                                                               |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[6]_i_1_n_0              | design_multi_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[1]_i_1_n_0 |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                        |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                      |                                                                                                                                                                                                               |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_1/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_1/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                             |                                                                                                                                                                                                               |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                             |                                                                                                                                                                                                               |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
| ~design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                      | design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_2                                                                                                                                        |                1 |              1 |
| ~design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            |                                                                                                                                                                                                                            | design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                      |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                              | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_rd_b.doutb_reg_reg[4]_0                                                                |                1 |              1 |
|  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                     | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg_n_0                                                                             |                1 |              1 |
|  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                     | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_rst19_out                                                                              |                1 |              1 |
|  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                     | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_rst18_out                                                                             |                1 |              1 |
|  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                     | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                             |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                  | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Use_Async_Reset.sync_reset_reg_0                                                                            |                1 |              1 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_resp/q[1]_i_1_n_3                                                                                                                                        | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                            |                1 |              2 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                           |                                                                                                                                                                                                               |                1 |              2 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                           |                                                                                                                                                                                                               |                1 |              2 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                           |                                                                                                                                                                                                               |                1 |              2 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                |                2 |              2 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                              |                                                                                                                                                                                                               |                1 |              2 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                           |                                                                                                                                                                                                               |                1 |              2 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                             |                                                                                                                                                                                                               |                1 |              2 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |                2 |              2 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                           |                                                                                                                                                                                                               |                1 |              2 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_resp/wrreq24_out                                                                                                                                         |                                                                                                                                                                                                               |                1 |              2 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                              |                                                                                                                                                                                                               |                1 |              2 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                            |                1 |              2 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                      |                                                                                                                                                                                                               |                1 |              2 |
|  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En                                                                                                     | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear                                                                                     |                2 |              2 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |                2 |              2 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                           |                                                                                                                                                                                                               |                1 |              2 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                             |                                                                                                                                                                                                               |                1 |              2 |
|  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i0                                                                                                                                            |                                                                                                                                                                                                               |                1 |              2 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |                1 |              2 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                  |                                                                                                                                                                                                               |                1 |              2 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                             |                                                                                                                                                                                                               |                1 |              2 |
|  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            |                                                                                                                                                                                                                            |                                                                                                                                                                                                               |                2 |              2 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                        |                                                                                                                                                                                                               |                1 |              2 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |                2 |              3 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                      |                                                                                                                                                                                                               |                1 |              3 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                3 |              3 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                3 |              3 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                               |                3 |              3 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                         | design_multi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                    |                1 |              3 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |                2 |              3 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                            | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[185]_i_1_n_0                                                                   |                1 |              3 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                |                3 |              3 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                 |                                                                                                                                                                                                               |                1 |              3 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                          |                                                                                                                                                                                                               |                2 |              3 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                2 |              3 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                |                3 |              3 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |                3 |              3 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                      |                                                                                                                                                                                                               |                1 |              3 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                |                2 |              3 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                3 |              3 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/mdm_1/U0/MDM_Core_I1/S_AXI_ARESETN_0                                                                                                                                                           |                2 |              3 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |                3 |              3 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |                2 |              3 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                    |                                                                                                                                                                                                               |                1 |              3 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                      | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                   |                1 |              3 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                3 |              3 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                               |                1 |              3 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                 |                                                                                                                                                                                                               |                1 |              3 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                    |                                                                                                                                                                                                               |                1 |              3 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                      |                                                                                                                                                                                                               |                1 |              3 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                               |                                                                                                                                                                                                               |                1 |              3 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                 |                                                                                                                                                                                                               |                1 |              3 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                   | design_multi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[185]_i_1_n_0                                                                          |                1 |              3 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                  |                1 |              3 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                3 |              3 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                             |                                                                                                                                                                                                               |                1 |              3 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                      |                                                                                                                                                                                                               |                1 |              3 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                3 |              3 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                3 |              3 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                               |                3 |              3 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                2 |              3 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                      |                                                                                                                                                                                                               |                1 |              3 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                   |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                4 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1__5_n_0                         | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                2 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                        | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                2 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                              | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                     |                2 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                          | design_multi_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                   |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                         |                2 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |                4 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                                     | design_multi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                            |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                              | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                     |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr                                                                                                                    | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                     |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                            | design_multi_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                            |                2 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                   |                                                                                                                                                                                                               |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                            | design_multi_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                   |                2 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                            |                                                                                                                                                                                                               |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                              |                                                                                                                                                                                                               |                2 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                 | design_multi_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                     |                2 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |                3 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                              | design_multi_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                     |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                       | design_multi_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                   |                2 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                   | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                2 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1_n_0                                                                     | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                     |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                     | design_multi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                            |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/ap_NS_fsm138_out                                                                                                                                                                                | design_multi_i/Kmeans_0/U0/ap_CS_fsm_state42                                                                                                                                                                  |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr                                                                                                                    | design_multi_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                     |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                       | design_multi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                      |                3 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/ap_CS_fsm_state64                                                                                                                                                                               | design_multi_i/Kmeans_0/U0/belonging_cluster_in_reg_486                                                                                                                                                       |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/ap_CS_fsm_state71                                                                                                                                                                               |                                                                                                                                                                                                               |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/areset_r                                                                                                                                |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                     | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                   | design_multi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                               |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                       |                                                                                                                                                                                                               |                2 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                             | design_multi_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                   |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                4 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/ap_CS_fsm_state108                                                                                                                                                                              | design_multi_i/Kmeans_0/U0/ap_NS_fsm140_out                                                                                                                                                                   |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                                         | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                        |                2 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                         |                                                                                                                                                                                                               |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                           |                1 |              4 |
| ~design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            |                                                                                                                                                                                                                            | design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                  |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_fcmp_32ns_32ns_1_2_1_U24/Kmeans_ap_fcmp_0_no_dsp_32_u/ap_CS_fsm_reg[55]                                                                                                                  | design_multi_i/Kmeans_0/U0/Kmeans_fcmp_32ns_32ns_1_2_1_U24/Kmeans_ap_fcmp_0_no_dsp_32_u/ap_CS_fsm_reg[36]                                                                                                     |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                       | design_multi_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                      |                3 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R_0                                                                                                          |                3 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1_n_3                                                                                                                                       | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                            |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/fifo_rctl/full_n_tmp_reg_1                                                                                                                                      | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                            |                2 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                   | design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/areset_r                                                                                                                        |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                   | design_multi_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                               |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/E[0]                                                                                                                                                  |                                                                                                                                                                                                               |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                              |                2 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                        |                2 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_resp/push                                                                                                                                                |                                                                                                                                                                                                               |                1 |              4 |
|  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | design_multi_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                | design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                  |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                4 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_resp/pout[3]_i_1__0_n_3                                                                                                                                  | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                            |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                       | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                   |                2 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Read_Req_Granted                                                  |                                                                                                                                                                                                               |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0              | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                   |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/incoming_data_valid                                               | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Update_Idle_Safe                                     |                2 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                          | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                   |                2 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                     | design_multi_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                           |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                   | design_multi_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                         |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                2 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp2_iter0_reg[0]                                                                                                                         |                                                                                                                                                                                                               |                2 |              4 |
|  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_multi_i/mdm_1/U0/MDM_Core_I1/p_5_out                                                                                                                                                                                | design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                  |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/state_reg[0]_5[0]                                                                                                                                      | design_multi_i/Kmeans_0/U0/ap_CS_fsm_state38                                                                                                                                                                  |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                 |                                                                                                                                                                                                               |                2 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp3_iter0_reg[0]                                                                                                                         |                                                                                                                                                                                                               |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                            | design_multi_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                            |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/state_reg[0]_4[0]                                                                                                                                      | design_multi_i/Kmeans_0/U0/ap_CS_fsm_state28                                                                                                                                                                  |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                                                | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                   |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                 | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                            |                2 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg_0                                                                                                                                  | design_multi_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg_n_0                                                                                                                                            |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                     |                3 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                            | design_multi_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg_0                                                                                                                                  | design_multi_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg_n_0                                                                                                                                            |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                2 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                2 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                2 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                   | design_multi_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                        |                2 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                2 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0][0]                                                   | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                  |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                          |                                                                                                                                                                                                               |                3 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_0[0]                                                 | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                  |                2 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                 | design_multi_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                     |                2 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                      | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                         |                3 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                              | design_multi_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                     |                2 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[16][0]                               | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                  |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                               |                2 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[51][0]                               | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                  |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[35][0]                               | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                  |                2 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[2][0]                                | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                  |                2 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[59][0]                               | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                  |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[24][0]                               | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                  |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                 | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                  |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bready[0][0]                                                  | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                  |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[56][0]                              | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                  |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bready[0]_4[0]                                                | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                  |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/p_2_out                                                                                                               | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                   |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                   | design_multi_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                        |                2 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]                               | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                  |                2 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                  |                2 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                          | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                   |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bready[0]_0[0]                                                | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                  |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bready[0]_2[0]                                                | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                  |                2 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bready[0]_3[0]                                                | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                  |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                       | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                   |                2 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bready[0]_1[0]                                                | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                  |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                   |                                                                                                                                                                                                               |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                            |                                                                                                                                                                                                               |                2 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                            | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                   |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                              |                                                                                                                                                                                                               |                2 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                3 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                              | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                     |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                           |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                       |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                                 | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                   |                2 |              4 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1__0_n_0                                              | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                     |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/DIBDI[0]                                                                                                              | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                              |                1 |              4 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                      | design_multi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[146]_i_1_n_0                                                                          |                2 |              5 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_pipelined.state_reg[0][0]                                                                                 | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                   |                1 |              5 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[4]_i_1__0_n_0                                                     | design_multi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                            |                1 |              5 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                                 |                                                                                                                                                                                                               |                2 |              5 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[4]_i_1_n_0                                                                            | design_multi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                            |                1 |              5 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                         |                                                                                                                                                                                                               |                3 |              5 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                              |                                                                                                                                                                                                               |                2 |              5 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                   | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                   |                3 |              5 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                |                2 |              5 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                     |                                                                                                                                                                                                               |                2 |              5 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                              |                                                                                                                                                                                                               |                2 |              5 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                   | design_multi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[146]_i_1__0_n_0                                                                       |                1 |              5 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                           | design_multi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                            |                2 |              5 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                            | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                     |                2 |              5 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |                3 |              5 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                |                4 |              5 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                   | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                            |                1 |              5 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[4]_i_1__1_n_0                                                                                                     | design_multi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                            |                1 |              5 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[4]_i_1_n_0                                                                                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                   |                2 |              5 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                            | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                     |                3 |              5 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |                4 |              5 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                   | design_multi_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                            |                1 |              5 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/E[0]                                                                                                                                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                     |                1 |              5 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                            | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                4 |              5 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                       |                                                                                                                                                                                                               |                2 |              5 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                               | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                3 |              5 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr                                                                                                                           | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                            |                2 |              5 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                            | design_multi_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                     |                1 |              5 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                          |                2 |              5 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                              |                                                                                                                                                                                                               |                2 |              5 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                       |                                                                                                                                                                                                               |                2 |              5 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                            | design_multi_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                     |                2 |              5 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/E[0]                                                                                                                                             | design_multi_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                     |                1 |              5 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[6]_i_1_n_0              |                                                                                                                                                                                                               |                2 |              5 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                      | design_multi_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                      |                2 |              5 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                    | design_multi_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                      |                1 |              5 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |              5 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                   | design_multi_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                   |                2 |              5 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                3 |              5 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                3 |              5 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_tmp_i_1__2_n_3                                                                                                               | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                            |                2 |              5 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                          |                                                                                                                                                                                                               |                2 |              5 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                  |                                                                                                                                                                                                               |                2 |              5 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                            | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[146]_i_1__0_n_0                                                                |                1 |              5 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                    | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                     |                2 |              5 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                               | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[146]_i_1_n_0                                                                   |                1 |              5 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[4]_i_1_n_0                                                                                          | design_multi_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                               |                1 |              5 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                    | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                     |                2 |              5 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                            | design_multi_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                     |                1 |              5 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                            | design_multi_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                     |                1 |              5 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                              |                                                                                                                                                                                                               |                2 |              5 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                            | design_multi_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                     |                1 |              5 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state_reg[s_ready_i]_2[0]                                                                                                                       | design_multi_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                     |                2 |              5 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/state_reg[s_ready_i]_1                                                                                                                           | design_multi_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                     |                1 |              5 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                  | design_multi_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                    |                2 |              5 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                    | design_multi_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                    |                1 |              5 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                      |                                                                                                                                                                                                               |                2 |              5 |
|  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                     |                                                                                                                                                                                                               |                1 |              5 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[4]_i_1__0_n_0                                                                               | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                   |                2 |              5 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/E[0]                                                                                                                     |                                                                                                                                                                                                               |                2 |              5 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                     |                                                                                                                                                                                                               |                2 |              5 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                      | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                   |                4 |              5 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                        | design_multi_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |                3 |              6 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr               | design_multi_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                2 |              6 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                            | design_multi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                        |                1 |              6 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                             | design_multi_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                         |                2 |              6 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                          | design_multi_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              6 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                          | design_multi_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              6 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/fifo_rctl/full_n_tmp_reg_6[0]                                                                                                                                   | design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                    |                2 |              6 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr               | design_multi_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |              6 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push68_out                                                                                              |                                                                                                                                                                                                               |                2 |              6 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                 | design_multi_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                2 |              6 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                        | design_multi_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |                2 |              6 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_CTRL_BUS_s_axi_U/waddr                                                                                                                                                                   |                                                                                                                                                                                                               |                2 |              6 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                 | design_multi_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                1 |              6 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                       |                                                                                                                                                                                                               |                3 |              6 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                    | design_multi_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                         |                2 |              6 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                        | design_multi_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                    |                1 |              6 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[0]                                                                 | design_multi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                |                2 |              6 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                 | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                   |                2 |              6 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                     |                                                                                                                                                                                                               |                2 |              6 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0             |                                                                                                                                                                                                               |                2 |              6 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                          | design_multi_i/smartconnect_1/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              6 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                          | design_multi_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              6 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | design_multi_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                2 |              6 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                     |                3 |              6 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr               | design_multi_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              6 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                 | design_multi_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              6 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                 | design_multi_i/smartconnect_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                1 |              6 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                    | design_multi_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                         |                1 |              6 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | design_multi_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                3 |              6 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_multi_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |                3 |              6 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                     |                2 |              6 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                        | design_multi_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |                3 |              6 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr               | design_multi_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              6 |
|  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[6]_0[0]                                                                                                                           |                                                                                                                                                                                                               |                1 |              6 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                        | design_multi_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |                3 |              6 |
|  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Using_FPGA.Native[0]                                                                                                                                                                |                                                                                                                                                                                                               |                2 |              6 |
|  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                         |                                                                                                                                                                                                               |                2 |              6 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/last_outstanding_write                                            | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                   |                2 |              6 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr               | design_multi_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              6 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr               | design_multi_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                2 |              6 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[0]                                                          | design_multi_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                         |                2 |              6 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[1]                                                          | design_multi_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_si_handler/areset_r                                                                                                                         |                1 |              6 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[m_valid_i]_2[0]                                                                                                                              | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                            |                3 |              6 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_resp/wrreq24_out                                                                                                                                         | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_resp/ap_rst_n_0[0]                                                                                                                          |                2 |              6 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                     |                                                                                                                                                                                                               |                2 |              6 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push68_out                                                                                       |                                                                                                                                                                                                               |                2 |              6 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                 | design_multi_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                   |                2 |              6 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                 | design_multi_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                   |                2 |              6 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr               | design_multi_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                2 |              6 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                 | design_multi_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                2 |              6 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr               | design_multi_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              6 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[0]                                                          | design_multi_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                         |                3 |              6 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | design_multi_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              6 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[1]                                                          | design_multi_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_si_handler/areset_r                                                                                                                         |                2 |              6 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | design_multi_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              6 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[32][0]                                                                                                                                   |                                                                                                                                                                                                               |                2 |              6 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                   | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                            |                2 |              6 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                           | design_multi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                            |                2 |              6 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[24][0]                                                                                                                                   |                                                                                                                                                                                                               |                2 |              6 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/microblaze_0_axi_periph/s00_mmu/inst/gen_write.w_cnt[5]_i_1_n_0                                                                                                                                             | design_multi_i/microblaze_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                         |                2 |              6 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                |                                                                                                                                                                                                               |                2 |              6 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_multi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |                3 |              6 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                 | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                   |                2 |              6 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/microblaze_0_axi_periph/s00_mmu/inst/register_slice_inst/ar.ar_pipe/gen_read.ar_cnt_reg[5][0]                                                                                                               | design_multi_i/microblaze_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                         |                2 |              6 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              6 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/microblaze_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                    | design_multi_i/microblaze_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                         |                2 |              6 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr               | design_multi_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |              6 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_1_in                                                                                           |                3 |              6 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                           |                3 |              6 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | design_multi_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              6 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                      | design_multi_i/smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                  |                1 |              6 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                  | design_multi_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                2 |              6 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | design_multi_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              6 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                      | design_multi_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                  |                1 |              6 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | design_multi_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              6 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                        | design_multi_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                   |                3 |              7 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                 | design_multi_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                4 |              7 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/Kmeans_0/U0/grp_moy_fu_599/Kmeans_fdiv_32ns_32ns_32_16_1_U15/Kmeans_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/state_op[0]                                                            |                2 |              7 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | design_multi_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |              7 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | design_multi_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |              7 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/ap_CS_fsm_state77                                                                                                                                                                               |                                                                                                                                                                                                               |                2 |              7 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/zext_ln49_reg_12641                                                                                                                                                                             |                                                                                                                                                                                                               |                2 |              7 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                  | design_multi_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |                3 |              7 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                 | design_multi_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                4 |              7 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                4 |              7 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |              7 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                5 |              7 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_1/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              7 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              7 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                  | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R                                                                                                            |                2 |              7 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/ap_NS_fsm[70]                                                                                                                                                                                   |                                                                                                                                                                                                               |                2 |              7 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                4 |              7 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/Kmeans_0/U0/grp_moy_fu_607/Kmeans_fdiv_32ns_32ns_32_16_1_U15/Kmeans_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/state_op[0]                                                            |                2 |              7 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                 | design_multi_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                3 |              7 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state_reg[1]_0[0]                                                   | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                   |                2 |              7 |
|  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/E[0]                                                                                                                                                |                                                                                                                                                                                                               |                1 |              8 |
|  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                            |                                                                                                                                                                                                               |                2 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                               |                2 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                        | design_multi_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                |                2 |              8 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/state_reg[0]_3[0]                                                                                                                                      | design_multi_i/Kmeans_0/U0/ap_CS_fsm_state18                                                                                                                                                                  |                2 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                            | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                            |                3 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                          | design_multi_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              8 |
|  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0[0]                                                                                                                                                               |                                                                                                                                                                                                               |                2 |              8 |
|  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0              |                                                                                                                                                                                                               |                7 |              8 |
|  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                                       |                                                                                                                                                                                                               |                1 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                          | design_multi_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                4 |              8 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                     | design_multi_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                     |                3 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_word_cnt_reg[0][7][0]                                          | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                4 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                  | design_multi_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |                3 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                      |                                                                                                                                                                                                               |                1 |              8 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                 | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_0[0]                                                                                                           |                2 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                     |                                                                                                                                                                                                               |                1 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                               |                1 |              8 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                          | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                  |                3 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_word_cnt_reg[0][7][0]                                                 | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                   |                3 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                        |                2 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                            | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                   |                3 |              8 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter0_reg[0]                                                                                                                         |                                                                                                                                                                                                               |                3 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                       |                                                                                                                                                                                                               |                2 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/areset_r                                                                                                                        |                2 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                              |                                                                                                                                                                                                               |                2 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                     |                                                                                                                                                                                                               |                1 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                               |                1 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                     |                                                                                                                                                                                                               |                1 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                  | design_multi_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |                4 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                                           |                                                                                                                                                                                                               |                2 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                                           |                                                                                                                                                                                                               |                2 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                         |                2 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                         |                2 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                      |                                                                                                                                                                                                               |                1 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                     | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                     |                3 |              8 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                   |                                                                                                                                                                                                               |                3 |              8 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/we014_in                                                                                                                                                                                        | design_multi_i/Kmeans_0/U0/j_0_reg_475                                                                                                                                                                        |                2 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_si_handler/areset_r                                                                                                                         |                2 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_si_handler/areset_r                                                                                                                         |                2 |              8 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/ap_CS_fsm_state78                                                                                                                                                                               |                                                                                                                                                                                                               |                2 |              8 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/ap_CS_fsm_state44                                                                                                                                                                               |                                                                                                                                                                                                               |                2 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                            | design_multi_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                            |                3 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                 | design_multi_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                2 |              8 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/ap_CS_fsm_state46                                                                                                                                                                               |                                                                                                                                                                                                               |                1 |              8 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.WVALID_Dummy_reg_1[0]                                                                                                                           | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                            |                3 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                         | design_multi_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                   |                3 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | design_multi_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                     |                                                                                                                                                                                                               |                1 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                      | design_multi_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                   |                2 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                     |                                                                                                                                                                                                               |                1 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                  | design_multi_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                     |                                                                                                                                                                                                               |                3 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                               |                1 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                     |                                                                                                                                                                                                               |                1 |              8 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                        |                3 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                            |                                                                                                                                                                                                               |                2 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                  | design_multi_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                               |                                                                                                                                                                                                               |                2 |              8 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | design_multi_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | design_multi_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                           | design_multi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                      |                4 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                               |                1 |              8 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                               |                1 |              8 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | design_multi_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |              8 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                               |                1 |              8 |
| ~design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                               |                2 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                     | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                4 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | design_multi_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |              8 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                     | design_multi_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                     |                4 |              8 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/state_reg[0]_2[0]                                                                                                                                      | design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/SR[0]                                                                                                                                     |                4 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                               |                1 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                           | design_multi_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                      |                3 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                        |                                                                                                                                                                                                               |                4 |              8 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                               |                1 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                              |                                                                                                                                                                                                               |                1 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                      |                                                                                                                                                                                                               |                1 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                               |                1 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                          | design_multi_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                4 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                              |                                                                                                                                                                                                               |                1 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0]                                                                                                                            | design_multi_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                         |                1 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                | design_multi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                              |                                                                                                                                                                                                               |                1 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                          | design_multi_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                4 |              8 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                               | design_multi_i/smartconnect_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |              8 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                               |                1 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                              |                                                                                                                                                                                                               |                1 |              8 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                               | design_multi_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                              |                3 |              8 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                             |                                                                                                                                                                                                               |                3 |              8 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                             |                                                                                                                                                                                                               |                3 |              8 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                         |                                                                                                                                                                                                               |                4 |              8 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                       |                                                                                                                                                                                                               |                2 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | design_multi_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                 | design_multi_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                |                3 |              8 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][0]                                                                                 |                                                                                                                                                                                                               |                4 |              9 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                               |                4 |              9 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                5 |              9 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |                5 |              9 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |                4 |              9 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[8]_0[0]                                                                                                                                  |                                                                                                                                                                                                               |                2 |              9 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                4 |              9 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                5 |              9 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |                4 |              9 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                        | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                    |                2 |              9 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][2]                                                                                 |                                                                                                                                                                                                               |                3 |              9 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |                6 |              9 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |              9 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][1]                                                                                 |                                                                                                                                                                                                               |                3 |              9 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/microblaze_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                         |                5 |              9 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                4 |              9 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |              9 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                5 |              9 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                              | design_multi_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                         |                2 |              9 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                5 |              9 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                6 |              9 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                    | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                   |                3 |              9 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |              9 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                5 |              9 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |              9 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                 | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                4 |              9 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                5 |              9 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][1]                                                                                        |                                                                                                                                                                                                               |                3 |              9 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                               | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                           |                2 |              9 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][0]                                                                                        |                                                                                                                                                                                                               |                3 |              9 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                           | design_multi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                            |                3 |              9 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][2]                                                                                        |                                                                                                                                                                                                               |                4 |              9 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | design_multi_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              9 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                4 |              9 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                 | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                   |                4 |              9 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                4 |              9 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                 | design_multi_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                   |                4 |              9 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                    | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                3 |              9 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | design_multi_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |              9 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[16]_0[0]                                                                                                                                 |                                                                                                                                                                                                               |                3 |              9 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                    | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                     |                3 |              9 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                          | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                3 |              9 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                  | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/SR[0]                                                                                                       |                3 |              9 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                5 |             10 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                              | design_multi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                                               |                6 |             10 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_resp/last_sect_buf                                                                                                                                       | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_resp/ap_rst_n_1[0]                                                                                                                          |                2 |             10 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                    |                5 |             10 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/fifo_rctl/p_23_in                                                                                                                                               | design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                            |                2 |             10 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                         |                3 |             10 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                      |                5 |             10 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                         |                3 |             10 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_read/fifo_rdata/empty_n                                                                                                                                             | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                            |                3 |             10 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                              | design_multi_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                                               |                3 |             10 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].rlast_i_reg[0][0]                                                         | design_multi_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                   |                4 |             10 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_si_handler/areset_r                                                                                                                         |                3 |             10 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/fifo_rdata/full_n_i_1__1_n_3                                                                                                                                    | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                            |                4 |             10 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                   |                3 |             10 |
|  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                    |                                                                                                                                                                                                               |                4 |             10 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                       | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                   |                5 |             10 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/empty_n                                                                                                                                            | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                            |                4 |             10 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                |                4 |             11 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                   |                                                                                                                                                                                                               |                4 |             11 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                          |                                                                                                                                                                                                               |                3 |             11 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                               |                                                                                                                                                                                                               |                2 |             12 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                        |                5 |             12 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/areset_r                                                                                                                        |                5 |             12 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                               |                                                                                                                                                                                                               |                6 |             12 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                    | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                  |                2 |             12 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                         |                                                                                                                                                                                                               |                2 |             12 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in               |                                                                                                                                                                                                               |                5 |             12 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                           |                                                                                                                                                                                                               |                4 |             12 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                      | design_multi_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                               |                4 |             12 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                            | design_multi_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                               |                5 |             12 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                      | design_multi_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                               |                5 |             12 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                   | design_multi_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                               |                3 |             12 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                               | design_multi_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                3 |             12 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                            | design_multi_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                5 |             12 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                | design_multi_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |                4 |             12 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                       | design_multi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                |                4 |             12 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/gen_pipelined.mesg_reg_reg[0]                                              | design_multi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                |                4 |             12 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                             | design_multi_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |                5 |             12 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                        |                4 |             12 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                | design_multi_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |                3 |             12 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                            | design_multi_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                5 |             12 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                               | design_multi_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                3 |             12 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                               | design_multi_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                4 |             12 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                            | design_multi_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                4 |             12 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                               | design_multi_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                4 |             12 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                | design_multi_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |                3 |             12 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                            | design_multi_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                5 |             12 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                       | design_multi_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                |                3 |             12 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                             | design_multi_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                |                4 |             12 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                | design_multi_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                3 |             12 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                          | design_multi_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                4 |             12 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                       | design_multi_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                |                4 |             12 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                            | design_multi_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                5 |             12 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                             | design_multi_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |                6 |             12 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                               | design_multi_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                3 |             12 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                             | design_multi_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                |                4 |             12 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                             | design_multi_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |                5 |             12 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                | design_multi_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |                4 |             12 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                | design_multi_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |                4 |             12 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                | design_multi_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |                5 |             12 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                          | design_multi_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                4 |             12 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                            | design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                5 |             12 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                | design_multi_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |                6 |             12 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                | design_multi_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |                3 |             12 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                | design_multi_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |                5 |             12 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s01_nodes/s01_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                | design_multi_i/smartconnect_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |                5 |             12 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                | design_multi_i/smartconnect_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |                4 |             12 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                               | design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                4 |             12 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                             | design_multi_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |                5 |             12 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                       | design_multi_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                |                6 |             12 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                             | design_multi_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                |                4 |             12 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                | design_multi_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                4 |             12 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                          | design_multi_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                6 |             12 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                | design_multi_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                4 |             12 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                                      | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                  |                3 |             12 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                | design_multi_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |                4 |             12 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                            | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                  |                3 |             13 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                            | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                  |                4 |             13 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                            | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                  |                3 |             13 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                            | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                  |                3 |             13 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                  |                3 |             13 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                  |                3 |             13 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                           | design_multi_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                      |                3 |             13 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                  |                3 |             13 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                            | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                  |                3 |             13 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                               |                                                                                                                                                                                                               |                3 |             13 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                           | design_multi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                      |                4 |             13 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                              |                                                                                                                                                                                                               |                4 |             13 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                       |                                                                                                                                                                                                               |                4 |             13 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                  |                3 |             13 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                  |                3 |             13 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                            | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                  |                3 |             13 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                            | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                  |                4 |             13 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                  |                3 |             13 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                  |                3 |             13 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_1[0]                                                 |                                                                                                                                                                                                               |                5 |             13 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                |                                                                                                                                                                                                               |                5 |             13 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                   |                                                                                                                                                                                                               |                4 |             13 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                            |                                                                                                                                                                                                               |                4 |             13 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                     |                                                                                                                                                                                                               |                5 |             13 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                     |                                                                                                                                                                                                               |                4 |             13 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                  |                3 |             13 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                             |                6 |             13 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                            | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                  |                3 |             13 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                    |                                                                                                                                                                                                               |                2 |             14 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                     |                8 |             14 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen41_in               |                                                                                                                                                                                                               |                2 |             14 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                           |                                                                                                                                                                                                               |                3 |             14 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                     |                                                                                                                                                                                                               |                3 |             15 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                     |                                                                                                                                                                                                               |                2 |             15 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                       |                                                                                                                                                                                                               |                3 |             15 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i                                                                                                                                       |                                                                                                                                                                                                               |                3 |             15 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                     |                                                                                                                                                                                                               |                2 |             16 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                   |                                                                                                                                                                                                               |                5 |             16 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                                                                                                  |                3 |             16 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                    |                7 |             16 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                             | design_multi_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                         |                2 |             16 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/E[0]                                                                                                                  | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                   |                7 |             16 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                       |                                                                                                                                                                                                               |                3 |             16 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                            |                                                                                                                                                                                                               |                3 |             17 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                           |                                                                                                                                                                                                               |                4 |             17 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                 |                                                                                                                                                                                                               |                4 |             17 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                            |                6 |             17 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                           |                                                                                                                                                                                                               |                3 |             17 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                 |                                                                                                                                                                                                               |                3 |             17 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                               |                                                                                                                                                                                                               |                4 |             17 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                            |                                                                                                                                                                                                               |                4 |             17 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                               |                3 |             17 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awid_d                                                                                         |                                                                                                                                                                                                               |                6 |             18 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.aw_split_state_reg_1                                                                             |                                                                                                                                                                                                               |               10 |             18 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                          | design_multi_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                |                4 |             19 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                     |               11 |             19 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                               |                3 |             19 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                       |                                                                                                                                                                                                               |                4 |             19 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                               |                5 |             19 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i                                                                                                                                       |                                                                                                                                                                                                               |                5 |             19 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                  | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                            |                4 |             20 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                           |                                                                                                                                                                                                               |                4 |             20 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                             |                                                                                                                                                                                                               |                4 |             20 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                   |               13 |             20 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/empty_n_tmp_reg_1[0]                                                                                                                                | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                            |                4 |             20 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                           |                                                                                                                                                                                                               |                6 |             20 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                               |                                                                                                                                                                                                               |                4 |             20 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arid_d                                                                                         |                                                                                                                                                                                                               |                7 |             21 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.ar_split_state_reg_0                                                                             |                                                                                                                                                                                                               |                5 |             21 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/Kmeans_0/U0/grp_moy_fu_599/Kmeans_fdiv_32ns_32ns_32_16_1_U15/Kmeans_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/state_op[1]                                                            |                7 |             22 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                             |                                                                                                                                                                                                               |               10 |             22 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                         |                                                                                                                                                                                                               |               11 |             22 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/Kmeans_0/U0/grp_moy_fu_607/Kmeans_fdiv_32ns_32ns_32_16_1_U15/Kmeans_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/state_op[1]                                                            |                7 |             22 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                             |                                                                                                                                                                                                               |                5 |             23 |
|  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK |                                                                                                                                                                                                                            | design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset1_out                                                                                                                                                     |                5 |             23 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___2_n_0                                                                                              |                                                                                                                                                                                                               |                7 |             23 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                               | design_multi_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                9 |             24 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                      | design_multi_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                               |                7 |             24 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                      | design_multi_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                               |                9 |             24 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                | design_multi_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                7 |             24 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                               | design_multi_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                |                8 |             24 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                | design_multi_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |                7 |             24 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                | design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                7 |             24 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                | design_multi_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |               10 |             24 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                | design_multi_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |                8 |             24 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                       | design_multi_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                |                8 |             24 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                               | design_multi_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                9 |             24 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                       | design_multi_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                |                9 |             24 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                | design_multi_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |                8 |             24 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                | design_multi_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                7 |             24 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                               | design_multi_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                8 |             24 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                | design_multi_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |                9 |             24 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                        | design_multi_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |               10 |             24 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                | design_multi_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                9 |             24 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                               | design_multi_i/smartconnect_1/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                9 |             24 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                               | design_multi_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                9 |             24 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                | design_multi_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |                7 |             24 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                         |                7 |             24 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                        | design_multi_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                7 |             24 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                               | design_multi_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                9 |             24 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                               | design_multi_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                7 |             24 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                               | design_multi_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                8 |             24 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                      | design_multi_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                               |                9 |             24 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                               |                                                                                                                                                                                                               |                4 |             25 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/Kmeans_0/U0/grp_moy_fu_599/Kmeans_sitofp_32ns_32_6_1_U16/Kmeans_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                      |                8 |             25 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                           |                                                                                                                                                                                                               |                6 |             25 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/Kmeans_0/U0/grp_moy_fu_607/Kmeans_sitofp_32ns_32_6_1_U16/Kmeans_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                      |                8 |             25 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                               |                7 |             25 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                 |                                                                                                                                                                                                               |                5 |             25 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                           |                                                                                                                                                                                                               |                6 |             25 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                            |                                                                                                                                                                                                               |                5 |             25 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                 |                                                                                                                                                                                                               |                7 |             25 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                           |                                                                                                                                                                                                               |                7 |             25 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[5].MUXCY_I/E[0]                                                                     | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                   |                4 |             25 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                            |                                                                                                                                                                                                               |                4 |             25 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/Kmeans_0/U0/Kmeans_sitofp_32ns_32_6_1_U23/Kmeans_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                                     |                8 |             25 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                               |                                                                                                                                                                                                               |               11 |             26 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                           |                                                                                                                                                                                                               |               11 |             26 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                             |                                                                                                                                                                                                               |               11 |             26 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___2_n_0                                                                                              |                                                                                                                                                                                                               |                9 |             26 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                 |                                                                                                                                                                                                               |                6 |             27 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                          |                                                                                                                                                                                                               |                7 |             27 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                  | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                  |                6 |             28 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                         |                                                                                                                                                                                                               |                5 |             28 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                         |                                                                                                                                                                                                               |                8 |             28 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                     |               10 |             28 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                           |                                                                                                                                                                                                               |                6 |             28 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                  | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                  |                6 |             28 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                             |                                                                                                                                                                                                               |                5 |             28 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                 | design_multi_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                6 |             29 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                 | design_multi_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                7 |             29 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Update_Idle_Safe                                                  | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                   |                6 |             29 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                            |                7 |             30 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/fifo_rctl/p_23_in                                                                                                                                               | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                            |                7 |             30 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                | design_multi_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                9 |             30 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |               17 |             30 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/reg_6470                                                                                                                                                                                        |                                                                                                                                                                                                               |               10 |             30 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                               |                                                                                                                                                                                                               |               10 |             30 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_CTRL_BUS_s_axi_U/ar_hs                                                                                                                                                                   | design_multi_i/Kmeans_0/U0/Kmeans_CTRL_BUS_s_axi_U/rdata_data[31]_i_1_n_3                                                                                                                                     |                9 |             30 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/fifo_rctl/full_n_tmp_reg_6[0]                                                                                                                                   | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                            |                5 |             30 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                | design_multi_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                9 |             30 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2[29]_i_1__0_n_3                                                                                                                                |                                                                                                                                                                                                               |                6 |             30 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_2/mul_Executing_reg                                                                                                            |                                                                                                                                                                                                               |                8 |             30 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/ap_CS_fsm_state62                                                                                                                                                                               |                                                                                                                                                                                                               |                8 |             31 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                      |               16 |             31 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                      |               16 |             31 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_fcmp_32ns_32ns_1_2_1_U24/Kmeans_ap_fcmp_0_no_dsp_32_u/E[0]                                                                                                                               | design_multi_i/Kmeans_0/U0/belonging_cluster_in_reg_486                                                                                                                                                       |                8 |             31 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_resp/last_sect_buf                                                                                                                                       | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                            |                7 |             31 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                |                                                                                                                                                                                                               |                5 |             31 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                  |               16 |             32 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                  | design_multi_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                      |                6 |             32 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                    | design_multi_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                  |                5 |             32 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                   |                                                                                                                                                                                                               |                5 |             32 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/m_valid_i_reg[0]                                                                  |                                                                                                                                                                                                               |                9 |             32 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[100]_0[0]                                                                                                                            |                                                                                                                                                                                                               |                5 |             32 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                 |                                                                                                                                                                                                               |               12 |             32 |
|  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK                                                                                                  |                                                                                                                                                                                                               |               10 |             32 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                       |                                                                                                                                                                                                               |               13 |             32 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/microblaze_0_axi_periph/s00_mmu/inst/decerr_slave_inst/s_axi_rvalid                                                                                                                                         | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                   |                6 |             32 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[40].srl_nx1/push                                                                  |                                                                                                                                                                                                               |                9 |             32 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                    |                                                                                                                                                                                                               |                4 |             32 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                    |                                                                                                                                                                                                               |                9 |             32 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                              |                                                                                                                                                                                                               |               11 |             32 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1136]_i_1__2_n_0                                                                                                                    |                                                                                                                                                                                                               |                8 |             32 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                      |                                                                                                                                                                                                               |                7 |             32 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                      |                                                                                                                                                                                                               |                8 |             32 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                      |                                                                                                                                                                                                               |                8 |             32 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/E[0]                                                              | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                   |               13 |             32 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Comp_Carry_Chain[5].MUXCY_I/Read_Req                                                               | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                   |                6 |             32 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1136]_i_1__1_n_0                                                                                                                    |                                                                                                                                                                                                               |                6 |             32 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_CTRL_BUS_s_axi_U/p_0_in19_out                                                                                                                                                            |                                                                                                                                                                                                               |               10 |             32 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                 |                                                                                                                                                                                                               |                6 |             32 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/empty_n_tmp_i_1__1_n_3                                                                                                                              | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                            |                6 |             32 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_CTRL_BUS_s_axi_U/p_0_in15_out                                                                                                                                                            |                                                                                                                                                                                                               |                8 |             32 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                    |                                                                                                                                                                                                               |                4 |             32 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                   | design_multi_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                |                8 |             32 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                        |                                                                                                                                                                                                               |                9 |             32 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                              |                                                                                                                                                                                                               |               10 |             32 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_CTRL_BUS_s_axi_U/p_0_in13_out                                                                                                                                                            |                                                                                                                                                                                                               |                7 |             32 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_CTRL_BUS_s_axi_U/p_0_in11_out                                                                                                                                                            |                                                                                                                                                                                                               |                9 |             32 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                                                                                                                  | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                   |               11 |             32 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_CTRL_BUS_s_axi_U/p_0_in17_out                                                                                                                                                            |                                                                                                                                                                                                               |                6 |             32 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                    |                                                                                                                                                                                                               |                7 |             32 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i                                                                                  |                                                                                                                                                                                                               |                9 |             32 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                      |                                                                                                                                                                                                               |                7 |             32 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/E[0]                                                                                                                  | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                   |               13 |             32 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Read_Req                                                                                                              | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                   |               13 |             32 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[40].srl_nx1/push                                                                  |                                                                                                                                                                                                               |                9 |             32 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/read_register_PC_1_reg                                                   | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                   |               10 |             32 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                  |                                                                                                                                                                                                               |               19 |             32 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                               | design_multi_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                  |                5 |             32 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/Write_Data_Valid |                                                                                                                                                                                                               |                4 |             32 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                 |                                                                                                                                                                                                               |                8 |             32 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                               |                5 |             32 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                  |                                                                                                                                                                                                               |                5 |             32 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                    |                                                                                                                                                                                                               |                4 |             32 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                   |                                                                                                                                                                                                               |                6 |             32 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                  | design_multi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                      |                7 |             32 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                    | design_multi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                  |                6 |             32 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/icmp_ln28_reg_1219_reg[0][0]                                                                                                                           |                                                                                                                                                                                                               |                7 |             32 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/icmp_ln27_reg_1205_reg[0][0]                                                                                                                           |                                                                                                                                                                                                               |               13 |             32 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/icmp_ln29_reg_1233_reg[0][0]                                                                                                                           |                                                                                                                                                                                                               |                7 |             32 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_0[0]                                                                                                                                     |                                                                                                                                                                                                               |                5 |             32 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/icmp_ln26_reg_1191_reg[0][0]                                                                                                                           |                                                                                                                                                                                                               |                5 |             32 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                    |                                                                                                                                                                                                               |                4 |             32 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                |                                                                                                                                                                                                               |                6 |             32 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                     | design_multi_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                             |               11 |             32 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                |                                                                                                                                                                                                               |               10 |             32 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                               |                6 |             33 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                              |                                                                                                                                                                                                               |               10 |             33 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/microblaze_0_axi_periph/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                              |                                                                                                                                                                                                               |                8 |             33 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i                                                                                                                                        |                                                                                                                                                                                                               |                6 |             33 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/microblaze_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                               |                8 |             33 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                             |                                                                                                                                                                                                               |                7 |             33 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                        |                                                                                                                                                                                                               |                5 |             33 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                      |                                                                                                                                                                                                               |                9 |             33 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                               |                6 |             33 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                     |                                                                                                                                                                                                               |               13 |             33 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/fifo_rdata/pop                                                                                                                                                  | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                            |                6 |             33 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                              |                                                                                                                                                                                                               |                9 |             33 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/state_reg[s_ready_i]_1[0]                                                                                      |                                                                                                                                                                                                               |               12 |             33 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/SR[0]                                                         |               15 |             33 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/fifo_rreq/empty_n_tmp_i_1_n_3                                                                                                                                   | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                            |                6 |             33 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                           |                                                                                                                                                                                                               |                6 |             33 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/ap_CS_fsm_state80                                                                                                                                                                               |                                                                                                                                                                                                               |                9 |             33 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                             |                                                                                                                                                                                                               |                9 |             34 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                        | design_multi_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                           |                7 |             34 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_resp/wrreq24_out                                                                                                                                         | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                            |                6 |             34 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i                                                                           |                                                                                                                                                                                                               |                9 |             34 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[40].srl_nx1/push                                                           |                                                                                                                                                                                                               |                9 |             34 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                  | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                            |               10 |             35 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                  |                                                                                                                                                                                                               |                5 |             35 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                       |                                                                                                                                                                                                               |               10 |             35 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                               |                6 |             35 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                       |                                                                                                                                                                                                               |               10 |             35 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                               |                6 |             36 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/write_req_granted                                                 |                                                                                                                                                                                                               |                5 |             36 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                       |                                                                                                                                                                                                               |                9 |             36 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                        |                                                                                                                                                                                                               |               10 |             36 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                              |                                                                                                                                                                                                               |                7 |             36 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                               |                                                                                                                                                                                                               |                8 |             36 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                       |                                                                                                                                                                                                               |                6 |             36 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                               |                6 |             37 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                               |                9 |             37 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                               |                9 |             37 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                       |                                                                                                                                                                                                               |                5 |             37 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                               |                6 |             37 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                              |                                                                                                                                                                                                               |                6 |             37 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                               |                8 |             37 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                       |                                                                                                                                                                                                               |                8 |             37 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                 |                                                                                                                                                                                                               |                9 |             37 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                    |                                                                                                                                                                                                               |               10 |             37 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                               |                                                                                                                                                                                                               |               11 |             37 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                 |                                                                                                                                                                                                               |                7 |             37 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                        |                                                                                                                                                                                                               |                8 |             37 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i                                                                                                                                        |                                                                                                                                                                                                               |                8 |             37 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                               |                7 |             37 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                      |                                                                                                                                                                                                               |                7 |             38 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                    |                                                                                                                                                                                                               |                8 |             38 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                             |                                                                                                                                                                                                               |               10 |             38 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                  |                                                                                                                                                                                                               |               11 |             38 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                      |                                                                                                                                                                                                               |                8 |             38 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                    |                                                                                                                                                                                                               |               10 |             38 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                           |                                                                                                                                                                                                               |               11 |             39 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                        |                                                                                                                                                                                                               |                7 |             39 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                 | design_multi_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                9 |             39 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                      |                                                                                                                                                                                                               |                7 |             39 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                             |                                                                                                                                                                                                               |               11 |             39 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                           |                                                                                                                                                                                                               |                8 |             39 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                            |                8 |             40 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                     |               16 |             40 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                 | design_multi_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                9 |             40 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                      |                                                                                                                                                                                                               |                8 |             40 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                    |                                                                                                                                                                                                               |                7 |             40 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                    |                                                                                                                                                                                                               |                9 |             40 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/ap_CS_fsm_state85                                                                                                                                                                               | design_multi_i/Kmeans_0/U0/j_1_reg_533                                                                                                                                                                        |                8 |             40 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                      |                                                                                                                                                                                                               |                8 |             40 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/fifo_rdata/push                                                                                                                                                 | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                            |                7 |             41 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                 | design_multi_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                7 |             41 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                             |                                                                                                                                                                                                               |                7 |             41 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                               |               10 |             41 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                     |               18 |             41 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/push                                                                                                                                               | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                            |                8 |             41 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                 | design_multi_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                8 |             41 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                           |                                                                                                                                                                                                               |                9 |             41 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                        |                                                                                                                                                                                                               |                8 |             41 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                           |                                                                                                                                                                                                               |                7 |             42 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                             |                                                                                                                                                                                                               |                9 |             42 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                        |                                                                                                                                                                                                               |                9 |             42 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                               |                9 |             42 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                  | design_multi_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                7 |             42 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                  | design_multi_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                9 |             42 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                 | design_multi_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |               10 |             43 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                   |               20 |             43 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                 | design_multi_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                9 |             43 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                     |                                                                                                                                                                                                               |               12 |             45 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                    |                                                                                                                                                                                                               |               10 |             45 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                            |               22 |             45 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                    |                                                                                                                                                                                                               |               11 |             45 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                               |                                                                                                                                                                                                               |               13 |             45 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                      |                                                                                                                                                                                                               |               14 |             45 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                           |                                                                                                                                                                                                               |               12 |             45 |
|  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                      |                                                                                                                                                                                                               |               12 |             47 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                  | design_multi_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |               10 |             47 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                  | design_multi_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                8 |             47 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                    |                                                                                                                                                                                                               |                6 |             48 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                     |                                                                                                                                                                                                               |                6 |             48 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                     |                                                                                                                                                                                                               |                6 |             48 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                     |                                                                                                                                                                                                               |                6 |             48 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                    |                                                                                                                                                                                                               |               13 |             48 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                                  |                                                                                                                                                                                                               |               12 |             48 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                    |                                                                                                                                                                                                               |                6 |             48 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                     |                                                                                                                                                                                                               |                6 |             48 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                    |                                                                                                                                                                                                               |                6 |             48 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                    |                                                                                                                                                                                                               |                6 |             48 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                                     |                                                                                                                                                                                                               |               12 |             49 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                       |                                                                                                                                                                                                               |               10 |             49 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                                     |                                                                                                                                                                                                               |               11 |             49 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                              |                                                                                                                                                                                                               |               10 |             49 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                                            |                                                                                                                                                                                                               |               10 |             49 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                                            |                                                                                                                                                                                                               |               12 |             49 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                              |                                                                                                                                                                                                               |               10 |             49 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                       |                                                                                                                                                                                                               |               10 |             49 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                    |                                                                                                                                                                                                               |               11 |             50 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                     |                                                                                                                                                                                                               |               13 |             50 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                | design_multi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                    |               14 |             52 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                            |               24 |             54 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                     |               23 |             54 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                     |                                                                                                                                                                                                               |                7 |             56 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                               |                                                                                                                                                                                                               |                9 |             56 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                     |                                                                                                                                                                                                               |                7 |             56 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                     |                                                                                                                                                                                                               |                7 |             56 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                      |                                                                                                                                                                                                               |               14 |             56 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                     |                                                                                                                                                                                                               |                7 |             56 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                   |                                                                                                                                                                                                               |               10 |             56 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                            |                                                                                                                                                                                                               |               16 |             56 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                              |                                                                                                                                                                                                               |               20 |             61 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                     |                                                                                                                                                                                                               |               24 |             61 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/grp_moy_fu_599/E[0]                                                                                                                                                                             |                                                                                                                                                                                                               |               15 |             62 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/in0                                                                                                                                       |               28 |             63 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                     |                                                                                                                                                                                                               |               18 |             64 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/ap_CS_fsm_state107                                                                                                                                                                              |                                                                                                                                                                                                               |               20 |             64 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Y_clus_0_reg_568                                                                                                                                                                                | design_multi_i/Kmeans_0/U0/X_clus_0_reg_556[31]_i_1_n_3                                                                                                                                                       |               15 |             64 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                              |                                                                                                                                                                                                               |               24 |             64 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                        |                                                                                                                                                                                                               |                8 |             64 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/lopt_4                                                                                         |                                                                                                                                                                                                               |               16 |             64 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                             | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                            |               17 |             65 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_resp/rdreq33_out                                                                                                                                         | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                            |               17 |             66 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                               |               14 |             67 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                               |               15 |             67 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                        |                                                                                                                                                                                                               |               10 |             67 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                               |                                                                                                                                                                                                               |               12 |             67 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_AWVALID_i1                                                                                                         | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                   |               18 |             68 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                | design_multi_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |               15 |             71 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                       | design_multi_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |               15 |             71 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                      | design_multi_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |               15 |             72 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                      | design_multi_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |               15 |             72 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                        |                                                                                                                                                                                                               |               11 |             73 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                               |               13 |             73 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                               |               17 |             73 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                               |                                                                                                                                                                                                               |               16 |             73 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                       | design_multi_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |               16 |             74 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                | design_multi_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |               16 |             74 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                               | design_multi_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |               15 |             75 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                         | design_multi_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |               17 |             76 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                  | design_multi_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |               17 |             76 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                        | design_multi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |               15 |             78 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                 | design_multi_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |               15 |             78 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                | design_multi_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |               16 |             81 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                | design_multi_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |               15 |             81 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                 | design_multi_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |               16 |             82 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                       | design_multi_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |               16 |             82 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                 | design_multi_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |               15 |             82 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                        | design_multi_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |               15 |             83 |
|  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK |                                                                                                                                                                                                                            |                                                                                                                                                                                                               |               25 |             83 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                | design_multi_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |               17 |             87 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                | design_multi_i/smartconnect_1/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |               17 |             87 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                       | design_multi_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |               17 |             88 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                       | design_multi_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                          |               16 |             88 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                  | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                   |               31 |             95 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                            |                                                                                                                                                                                                               |               13 |            104 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                            |                                                                                                                                                                                                               |               13 |            104 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                           |                                                                                                                                                                                                               |               13 |            104 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                    |                                                                                                                                                                                                               |               13 |            104 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                            |                                                                                                                                                                                                               |               13 |            104 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                    |                                                                                                                                                                                                               |               13 |            104 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                            |                                                                                                                                                                                                               |               13 |            104 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                     |                                                                                                                                                                                                               |               13 |            104 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                     |                                                                                                                                                                                                               |               13 |            104 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                     |                                                                                                                                                                                                               |               13 |            104 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                     |                                                                                                                                                                                                               |               13 |            104 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                    |                                                                                                                                                                                                               |               13 |            104 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                           |                                                                                                                                                                                                               |               13 |            104 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                           |                                                                                                                                                                                                               |               14 |            112 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                            |                                                                                                                                                                                                               |               14 |            112 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                    |                                                                                                                                                                                                               |               14 |            112 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                    |                                                                                                                                                                                                               |               14 |            112 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                           |                                                                                                                                                                                                               |               14 |            112 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                    |                                                                                                                                                                                                               |               14 |            112 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                     |                                                                                                                                                                                                               |               14 |            112 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                           |                                                                                                                                                                                                               |               14 |            112 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/ap_CS_fsm_state8                                                                                                                                                                                |                                                                                                                                                                                                               |               25 |            120 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Reg_Write                                                                  |                                                                                                                                                                                                               |               32 |            128 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             | design_multi_i/Kmeans_0/U0/Kmeans_CTRL_BUS_s_axi_U/E[0]                                                                                                                                                                    |                                                                                                                                                                                                               |               33 |            150 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            | design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                   |               68 |            182 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            | design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                            |               68 |            191 |
|  design_multi_i/clk_wiz_1/inst/AXI_clk                             |                                                                                                                                                                                                                            |                                                                                                                                                                                                               |              541 |           1615 |
|  design_multi_i/clk_wiz_1/inst/hls_clk                             |                                                                                                                                                                                                                            |                                                                                                                                                                                                               |             1094 |           3958 |
+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


