\hypertarget{classv8_1_1internal_1_1compiler_1_1_arm_operand_converter}{}\section{v8\+:\+:internal\+:\+:compiler\+:\+:Arm\+Operand\+Converter Class Reference}
\label{classv8_1_1internal_1_1compiler_1_1_arm_operand_converter}\index{v8\+::internal\+::compiler\+::\+Arm\+Operand\+Converter@{v8\+::internal\+::compiler\+::\+Arm\+Operand\+Converter}}
Inheritance diagram for v8\+:\+:internal\+:\+:compiler\+:\+:Arm\+Operand\+Converter\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2.000000cm]{classv8_1_1internal_1_1compiler_1_1_arm_operand_converter}
\end{center}
\end{figure}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
{\bfseries Arm\+Operand\+Converter} (\hyperlink{classv8_1_1internal_1_1compiler_1_1_code_generator}{Code\+Generator} $\ast$gen, \hyperlink{classv8_1_1internal_1_1compiler_1_1_instruction}{Instruction} $\ast$instr)\hypertarget{classv8_1_1internal_1_1compiler_1_1_arm_operand_converter_adad200cb10696b6ae6a7be2b8651eee8}{}\label{classv8_1_1internal_1_1compiler_1_1_arm_operand_converter_adad200cb10696b6ae6a7be2b8651eee8}

\item 
\hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} {\bfseries Output\+Float32\+Register} (size\+\_\+t index=0)\hypertarget{classv8_1_1internal_1_1compiler_1_1_arm_operand_converter_a60d0041c0cf69e1cf0f27e0860b48cd3}{}\label{classv8_1_1internal_1_1compiler_1_1_arm_operand_converter_a60d0041c0cf69e1cf0f27e0860b48cd3}

\item 
\hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} {\bfseries Input\+Float32\+Register} (size\+\_\+t index)\hypertarget{classv8_1_1internal_1_1compiler_1_1_arm_operand_converter_a698f9725f19ed67da7c478108cc1a57a}{}\label{classv8_1_1internal_1_1compiler_1_1_arm_operand_converter_a698f9725f19ed67da7c478108cc1a57a}

\item 
\hyperlink{structv8_1_1internal_1_1_sw_vfp_register}{Sw\+Vfp\+Register} {\bfseries To\+Float32\+Register} (\hyperlink{classv8_1_1internal_1_1compiler_1_1_instruction_operand}{Instruction\+Operand} $\ast$op)\hypertarget{classv8_1_1internal_1_1compiler_1_1_arm_operand_converter_ab69758ac2aa5bdd3e1256178b99c4a2b}{}\label{classv8_1_1internal_1_1compiler_1_1_arm_operand_converter_ab69758ac2aa5bdd3e1256178b99c4a2b}

\item 
\hyperlink{structv8_1_1internal_1_1_low_dw_vfp_register}{Low\+Dw\+Vfp\+Register} {\bfseries Output\+Float64\+Register} (size\+\_\+t index=0)\hypertarget{classv8_1_1internal_1_1compiler_1_1_arm_operand_converter_ad97cc3738c962f94041b17f3e7e0eba1}{}\label{classv8_1_1internal_1_1compiler_1_1_arm_operand_converter_ad97cc3738c962f94041b17f3e7e0eba1}

\item 
\hyperlink{structv8_1_1internal_1_1_low_dw_vfp_register}{Low\+Dw\+Vfp\+Register} {\bfseries Input\+Float64\+Register} (size\+\_\+t index)\hypertarget{classv8_1_1internal_1_1compiler_1_1_arm_operand_converter_ae2c8310133b6597440ded36b83d9852e}{}\label{classv8_1_1internal_1_1compiler_1_1_arm_operand_converter_ae2c8310133b6597440ded36b83d9852e}

\item 
\hyperlink{structv8_1_1internal_1_1_low_dw_vfp_register}{Low\+Dw\+Vfp\+Register} {\bfseries To\+Float64\+Register} (\hyperlink{classv8_1_1internal_1_1compiler_1_1_instruction_operand}{Instruction\+Operand} $\ast$op)\hypertarget{classv8_1_1internal_1_1compiler_1_1_arm_operand_converter_adbce11e141f4a2714eca9af1948236ed}{}\label{classv8_1_1internal_1_1compiler_1_1_arm_operand_converter_adbce11e141f4a2714eca9af1948236ed}

\item 
S\+Bit {\bfseries Output\+S\+Bit} () const \hypertarget{classv8_1_1internal_1_1compiler_1_1_arm_operand_converter_a99028527c2fc6ac0d857aed386249118}{}\label{classv8_1_1internal_1_1compiler_1_1_arm_operand_converter_a99028527c2fc6ac0d857aed386249118}

\item 
\hyperlink{classv8_1_1internal_1_1_operand}{Operand} {\bfseries Input\+Immediate} (size\+\_\+t index)\hypertarget{classv8_1_1internal_1_1compiler_1_1_arm_operand_converter_a88d969057024c8e2c5598b4b57e4ee10}{}\label{classv8_1_1internal_1_1compiler_1_1_arm_operand_converter_a88d969057024c8e2c5598b4b57e4ee10}

\item 
\hyperlink{classv8_1_1internal_1_1_operand}{Operand} {\bfseries Input\+Operand2} (size\+\_\+t first\+\_\+index)\hypertarget{classv8_1_1internal_1_1compiler_1_1_arm_operand_converter_a9c3f60c336ab369f989dae735c8f8e7c}{}\label{classv8_1_1internal_1_1compiler_1_1_arm_operand_converter_a9c3f60c336ab369f989dae735c8f8e7c}

\item 
\hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} {\bfseries Input\+Offset} (size\+\_\+t $\ast$first\+\_\+index)\hypertarget{classv8_1_1internal_1_1compiler_1_1_arm_operand_converter_a94fa5318669d2fc386c77a69d8fb883f}{}\label{classv8_1_1internal_1_1compiler_1_1_arm_operand_converter_a94fa5318669d2fc386c77a69d8fb883f}

\item 
\hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} {\bfseries Input\+Offset} (size\+\_\+t first\+\_\+index=0)\hypertarget{classv8_1_1internal_1_1compiler_1_1_arm_operand_converter_a2851c3df1f5aed11b07f8b4ba6bf1a7d}{}\label{classv8_1_1internal_1_1compiler_1_1_arm_operand_converter_a2851c3df1f5aed11b07f8b4ba6bf1a7d}

\item 
\hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} {\bfseries To\+Mem\+Operand} (\hyperlink{classv8_1_1internal_1_1compiler_1_1_instruction_operand}{Instruction\+Operand} $\ast$op) const \hypertarget{classv8_1_1internal_1_1compiler_1_1_arm_operand_converter_a1dd7f0263faa368af4afc69323ecb4e3}{}\label{classv8_1_1internal_1_1compiler_1_1_arm_operand_converter_a1dd7f0263faa368af4afc69323ecb4e3}

\item 
\hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} {\bfseries Slot\+To\+Mem\+Operand} (int slot) const \hypertarget{classv8_1_1internal_1_1compiler_1_1_arm_operand_converter_a77522938ef2c637f6fb6d78713215491}{}\label{classv8_1_1internal_1_1compiler_1_1_arm_operand_converter_a77522938ef2c637f6fb6d78713215491}

\end{DoxyCompactItemize}
\subsection*{Additional Inherited Members}


The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/\+Users/joshgav/node/v8/src/compiler/arm/code-\/generator-\/arm.\+cc\end{DoxyCompactItemize}
