Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 94a745e946de41a0bb134ab644ab5ecd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_DedicaterProcessor_behav xil_defaultlib.tb_DedicaterProcessor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'b' [D:/FPGA_RISC/20240528_Dedicated_Processor_0_9_Counter/20240528_Dedicated_Processor_0_9_Counter.srcs/sources_1/new/DataPath.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_2X1
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.outbuf
Compiling module xil_defaultlib.dataPath
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.DedicatedProcess
Compiling module xil_defaultlib.tb_DedicaterProcessor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_DedicaterProcessor_behav
