# Computer Architectures

## I. Logical Architecture

1. **Computational Model & Computer Architecture**  
   - Definitions, relationship, Von-Neumann and Dataflow models, logical vs. physical architecture

2. **Data Files & Manipulations**  
   - Memory types, register file evolution, data types, addressing modes

3. **Sequential Instruction Execution**  
   - Arithmetic, load/store, jumps (conditional/unconditional)

4. **Instruction Types & State Transitions**  
   - Instruction/operand types, regular architectures, state space

---

## II. Classical Microarchitectures (Physical Architecture)

5. **ALU I**  
   - Components, data paths, single/n-bit adders

6. **ALU II**  
   - BCD, floating-point formats, IEEE 754, rounding, exceptions

7. **Control Unit**  
   - Hard-wired vs. microprogrammed, implementation details

8. **Semiconductor Memories**  
   - DRAM types, operation, DIMMs, timing

9. **Interrupt System**  
   - Handling process, classification, one/multi-level systems

10. **External Bus**  
    - Structure, parallel/sequential buses, PCI/PCIe, arbitration

11. **Processor-Controlled I/O and DMA**  
    - Programmed I/O, interrupts, DMA concepts

---

## III. Modern Microarchitectures

12. **Architecture Classification**  
    - Flynn’s and modern classification methods

13. **Data Dependencies**  
    - Types, impact on performance

14. **Control Dependencies**  
    - Branch prediction, speculative execution

15. **Sequential Consistency**  
    - Instruction/interrupt ordering, ROB, reservation stations

16. **Parallel Instruction Execution**  
    - Prefetching, pipelining, bottlenecks

17. **Pipeline-Based Execution**  
    - Logical/physical pipelines, characteristics

18. **Superscalar Architectures**  
    - Harvard architecture, CISC vs. RISC, gen 1 & 2

19. **Instruction Fetch & Branch Prediction**  
    - Local prediction methods, target prediction

20. **3rd Gen Superscalar**  
    - SIMD, VLIW, vector multimedia execution

---

## IV. New Era in Processor Development

21. **Caches**  
    - Structure, types, tags, L1–L4, inclusive/exclusive

22. **Development Limits**  
    - Clock frequency, heat, TDP, superscalar limits

23. **Thread-Level Parallelism**  
    - Multithreading forms, SMT vs. single-thread

24. **Process-Level Parallelism**  
    - Shared/distributed memory, Amdahl’s law

---

## V. Intel Core 2 Family

25. **Intel vs. AMD I**  
    - IC tech growth, transistor count trends

26. **Intel vs. AMD II**  
    - Performance race, rise of ARM

27. **Core Family Roadmap**  
    - Pentium 4 cancelation, tick-tock model

28. **Desktop/Laptop/HED CPUs**  
    - Core count, performance, topology

29. **Server CPUs**  
    - UMA, NUMA, memory bandwidth

30. **Thermal Management**  
    - Dissipation techniques, thermal reserve use

31. **ISA Extensions**  
    - x86 SIMD extension details

32. **Memory Subsystem Evolution**  
    - Channel attachment methods, bandwidth

33. **Cache Architecture Evolution**  
    - L2–L4, shared/split/unified designs

---

## VI. AMD Zen Family

34. **Zen Roadmap**  
    - Zen to Zen+, core complexes, Threadripper, Infinity Fabric

35. **Ryzen Line**  
    - Precision Boost, XFR, StoreMI, power management

36. **In-Package Integration**  
    - MCMs, die integration types, power limits

37. **Zen Family Introduction & Success**  
    - Modular design, success factors

38. **Zen 2 Development**  
    - Processor types, chipset choices

39. **Zen Overview**  
    - With/without GPU, packaging, Pro models

---

## VII. Mobile Revolution & ARM CPUs

40. **Mobile Revolution**  
    - History, use cases, power/connectivity needs

41. **ARM CPU Families**  
    - Business model, dominance in mobile market

42. **ARM ISA Development**  
    - Base versions, key extension focus

43. **ARMv7 ISA**  
    - Purpose, Cortex profiles, secondary register set

44. **ARMv7 big.LITTLE Architectures**  
    - Emergence, operation principle

45. **ARMv7–v9 CPU Evolution**  
    - From single-core to 64-bit, ARMv8.2/v9 progress
