# AXI4lite_project
Repository to showcase my project "AXI4Lite protocol - slave module" for the SystemVerilog and UVM Course offered by NIELIT Virtual Academy.

Status: Under progress. Have to provide detailed constraints and construct scoreboard.
