// ===========================================================
// RTL generated by ActiveCore framework
// Date: 2020-10-25
// Copyright Alexander Antonov <antonov.alex.alex@gmail.com>
// ===========================================================

`include "riscv_5stage.svh"

module riscv_5stage (
	input logic unsigned [0:0] clk_i
	, input logic unsigned [0:0] rst_i
	, output logic unsigned [0:0] genmcopipe_instr_mem_req_genfifo_req_o
	, output genpmodule_riscv_5stage_genmcopipe_instr_mem_genstruct_fifo_wdata genmcopipe_instr_mem_req_genfifo_wdata_bo
	, input logic unsigned [0:0] genmcopipe_instr_mem_req_genfifo_ack_i
	, output logic unsigned [0:0] genmcopipe_data_mem_req_genfifo_req_o
	, output genpmodule_riscv_5stage_genmcopipe_data_mem_genstruct_fifo_wdata genmcopipe_data_mem_req_genfifo_wdata_bo
	, input logic unsigned [0:0] genmcopipe_data_mem_req_genfifo_ack_i
	, input logic unsigned [0:0] irq_fifo_genfifo_req_i
	, input logic unsigned [7:0] irq_fifo_genfifo_rdata_bi
	, output logic unsigned [0:0] irq_fifo_genfifo_ack_o
	, input logic unsigned [0:0] genmcopipe_instr_mem_resp_genfifo_req_i
	, input logic unsigned [31:0] genmcopipe_instr_mem_resp_genfifo_rdata_bi
	, output logic unsigned [0:0] genmcopipe_instr_mem_resp_genfifo_ack_o
	, input logic unsigned [0:0] genmcopipe_data_mem_resp_genfifo_req_i
	, input logic unsigned [31:0] genmcopipe_data_mem_resp_genfifo_rdata_bi
	, output logic unsigned [0:0] genmcopipe_data_mem_resp_genfifo_ack_o
);

logic unsigned [31:0] genpsticky_glbl_pc_buf;
logic unsigned [31:0] genpsticky_glbl_regfile_buf [31:1];
logic unsigned [0:0] genpsticky_glbl_jump_req_cmd_buf;
logic unsigned [31:0] genpsticky_glbl_jump_vector_cmd_buf;
logic unsigned [7:0] genpsticky_glbl_CSR_MCAUSE_buf;
logic unsigned [0:0] genpsticky_glbl_MIRQEN_buf;
logic unsigned [31:0] genpsticky_glbl_MRETADDR_buf;
logic unsigned [0:0] genmcopipe_instr_mem_wr_ptr_next;
logic unsigned [0:0] genmcopipe_instr_mem_rd_ptr_next;
logic unsigned [0:0] genmcopipe_data_mem_wr_ptr_next;
logic unsigned [0:0] genmcopipe_data_mem_rd_ptr_next;
logic unsigned [0:0] genpstage_IFETCH_genpctrl_new;
logic unsigned [0:0] genpstage_IFETCH_genpctrl_working;
logic unsigned [0:0] genpstage_IFETCH_genpctrl_succ;
logic unsigned [0:0] genpstage_IFETCH_genpctrl_occupied;
logic unsigned [0:0] genpstage_IFETCH_genpctrl_finish;
logic unsigned [0:0] genpstage_IFETCH_genpctrl_flushreq;
logic unsigned [0:0] genpstage_IFETCH_genpctrl_nevictable;
logic unsigned [0:0] genpstage_IFETCH_genpctrl_rdy;
logic unsigned [0:0] gen222_pipex_syncreq;
logic unsigned [0:0] gen223_pipex_syncbuf;
logic unsigned [0:0] gen224_pipex_syncreq;
logic unsigned [31:0] gen225_pipex_syncbuf;
logic unsigned [0:0] genpstage_IDECODE_genpctrl_new;
logic unsigned [0:0] genpstage_IDECODE_genpctrl_working;
logic unsigned [0:0] genpstage_IDECODE_genpctrl_succ;
logic unsigned [0:0] genpstage_IDECODE_genpctrl_occupied;
logic unsigned [0:0] genpstage_IDECODE_genpctrl_finish;
logic unsigned [0:0] genpstage_IDECODE_genpctrl_flushreq;
logic unsigned [0:0] genpstage_IDECODE_genpctrl_nevictable;
logic unsigned [0:0] genpstage_IDECODE_genpctrl_rdy;
logic unsigned [0:0] genpstage_EXEC_genpctrl_new;
logic unsigned [0:0] genpstage_EXEC_genpctrl_working;
logic unsigned [0:0] genpstage_EXEC_genpctrl_succ;
logic unsigned [0:0] genpstage_EXEC_genpctrl_occupied;
logic unsigned [0:0] genpstage_EXEC_genpctrl_finish;
logic unsigned [0:0] genpstage_EXEC_genpctrl_flushreq;
logic unsigned [0:0] genpstage_EXEC_genpctrl_nevictable;
logic unsigned [0:0] genpstage_EXEC_genpctrl_rdy;
logic unsigned [0:0] genpstage_MEM_genpctrl_new;
logic unsigned [0:0] genpstage_MEM_genpctrl_working;
logic unsigned [0:0] genpstage_MEM_genpctrl_succ;
logic unsigned [0:0] genpstage_MEM_genpctrl_occupied;
logic unsigned [0:0] genpstage_MEM_genpctrl_finish;
logic unsigned [0:0] genpstage_MEM_genpctrl_flushreq;
logic unsigned [0:0] genpstage_MEM_genpctrl_nevictable;
logic unsigned [0:0] genpstage_MEM_genpctrl_rdy;
logic unsigned [0:0] gen226_pipex_syncreq;
logic unsigned [0:0] gen227_pipex_syncbuf;
logic unsigned [0:0] gen228_pipex_syncreq;
logic unsigned [31:0] gen229_pipex_syncbuf;
logic unsigned [0:0] genpstage_WB_genpctrl_new;
logic unsigned [0:0] genpstage_WB_genpctrl_working;
logic unsigned [0:0] genpstage_WB_genpctrl_succ;
logic unsigned [0:0] genpstage_WB_genpctrl_occupied;
logic unsigned [0:0] genpstage_WB_genpctrl_finish;
logic unsigned [0:0] genpstage_WB_genpctrl_flushreq;
logic unsigned [0:0] genpstage_WB_genpctrl_nevictable;
logic unsigned [0:0] genpstage_WB_genpctrl_rdy;
logic unsigned [0:0] gen230_pipex_syncreq;
logic unsigned [31:0] gen231_pipex_syncbuf [31:1];
logic unsigned [0:0] gen232_pipex_var;
logic unsigned [32:0] gen233_pipex_var;
logic unsigned [0:0] gen234_pipex_var;
logic unsigned [0:0] gen235_pipex_var;
logic unsigned [0:0] gen236_pipex_var;
logic unsigned [0:0] gen237_pipex_var;
logic unsigned [0:0] gen238_pipex_var;
logic unsigned [0:0] gen239_pipex_var;
logic unsigned [0:0] gen240_pipex_var;
logic unsigned [0:0] gen241_pipex_var;
logic unsigned [6:0] gen242_pipex_var;
logic unsigned [19:15] gen243_pipex_var;
logic unsigned [24:20] gen244_pipex_var;
logic unsigned [11:7] gen245_pipex_var;
logic unsigned [14:12] gen246_pipex_var;
logic unsigned [31:25] gen247_pipex_var;
logic unsigned [24:20] gen248_pipex_var;
logic unsigned [27:24] gen249_pipex_var;
logic unsigned [23:20] gen250_pipex_var;
logic unsigned [31:20] gen251_pipex_var;
logic unsigned [19:15] gen252_pipex_var;
logic unsigned [31:20] gen253_pipex_var;
logic unsigned [0:0] gen254_pipex_var;
logic unsigned [31:0] gen255_pipex_var;
logic unsigned [31:25] gen256_pipex_var;
logic unsigned [11:7] gen257_pipex_var;
logic unsigned [11:0] gen258_pipex_var;
logic unsigned [0:0] gen259_pipex_var;
logic unsigned [31:0] gen260_pipex_var;
logic unsigned [0:0] gen261_pipex_var;
logic unsigned [0:0] gen262_pipex_var;
logic unsigned [30:25] gen263_pipex_var;
logic unsigned [11:8] gen264_pipex_var;
logic unsigned [12:0] gen265_pipex_var;
logic unsigned [0:0] gen266_pipex_var;
logic unsigned [31:0] gen267_pipex_var;
logic unsigned [31:12] gen268_pipex_var;
logic unsigned [31:0] gen269_pipex_var;
logic unsigned [0:0] gen270_pipex_var;
logic unsigned [19:12] gen271_pipex_var;
logic unsigned [0:0] gen272_pipex_var;
logic unsigned [30:21] gen273_pipex_var;
logic unsigned [20:0] gen274_pipex_var;
logic unsigned [0:0] gen275_pipex_var;
logic unsigned [31:0] gen276_pipex_var;
logic unsigned [0:0] gen277_pipex_var;
logic unsigned [0:0] gen278_pipex_var;
logic unsigned [0:0] gen279_pipex_var;
logic unsigned [0:0] gen280_pipex_var;
logic unsigned [24:20] gen281_pipex_var;
logic unsigned [31:0] gen282_pipex_var;
logic unsigned [0:0] gen283_pipex_var;
logic unsigned [0:0] gen284_pipex_var;
logic unsigned [0:0] gen285_pipex_var;
logic unsigned [24:20] gen286_pipex_var;
logic unsigned [31:0] gen287_pipex_var;
logic unsigned [0:0] gen288_pipex_var;
logic unsigned [0:0] gen289_pipex_var;
logic unsigned [0:0] gen290_pipex_var;
logic unsigned [0:0] gen291_pipex_var;
logic unsigned [0:0] gen292_pipex_var;
logic unsigned [0:0] gen293_pipex_var;
logic unsigned [0:0] gen294_pipex_var;
logic unsigned [0:0] gen295_pipex_var;
logic unsigned [0:0] gen296_pipex_var;
logic unsigned [31:0] gen297_pipex_var;
logic unsigned [31:0] gen298_pipex_var;
logic unsigned [31:0] gen299_pipex_var;
logic unsigned [0:0] gen300_pipex_var;
logic unsigned [0:0] gen301_pipex_var;
logic unsigned [0:0] gen302_pipex_var;
logic unsigned [0:0] gen303_pipex_var;
logic unsigned [0:0] gen304_pipex_var;
logic unsigned [31:0] gen305_pipex_var [31:1];
logic unsigned [31:0] gen306_pipex_var;
logic unsigned [31:0] gen307_pipex_var [31:1];
logic unsigned [31:0] gen308_pipex_var;
logic unsigned [0:0] gen309_pipex_var;
logic unsigned [0:0] gen310_pipex_var;
logic unsigned [0:0] gen311_pipex_var;
logic unsigned [0:0] gen312_pipex_var;
logic unsigned [0:0] gen313_pipex_var;
logic unsigned [0:0] gen314_pipex_var;
logic unsigned [0:0] gen315_pipex_var;
logic unsigned [0:0] gen316_pipex_var;
logic unsigned [0:0] gen317_pipex_var;
logic unsigned [0:0] gen318_pipex_var;
logic unsigned [4:0] gen319_pipex_var;
logic unsigned [0:0] gen320_pipex_var;
logic unsigned [0:0] gen321_pipex_var;
logic unsigned [0:0] gen322_pipex_var;
logic unsigned [0:0] gen323_pipex_var;
logic unsigned [31:0] gen324_pipex_var;
logic unsigned [0:0] gen325_pipex_var;
logic unsigned [0:0] gen326_pipex_var;
logic unsigned [4:0] gen327_pipex_var;
logic unsigned [0:0] gen328_pipex_var;
logic unsigned [0:0] gen329_pipex_var;
logic unsigned [0:0] gen330_pipex_var;
logic unsigned [0:0] gen331_pipex_var;
logic unsigned [31:0] gen332_pipex_var;
logic unsigned [0:0] gen333_pipex_var;
logic unsigned [0:0] gen334_pipex_var;
logic unsigned [0:0] gen335_pipex_var;
logic unsigned [0:0] gen336_pipex_var;
logic unsigned [0:0] gen337_pipex_var;
logic unsigned [0:0] gen338_pipex_var;
logic unsigned [4:0] gen339_pipex_var;
logic unsigned [0:0] gen340_pipex_var;
logic unsigned [0:0] gen341_pipex_var;
logic unsigned [0:0] gen342_pipex_var;
logic unsigned [0:0] gen343_pipex_var;
logic unsigned [31:0] gen344_pipex_var;
logic unsigned [0:0] gen345_pipex_var;
logic unsigned [0:0] gen346_pipex_var;
logic unsigned [4:0] gen347_pipex_var;
logic unsigned [0:0] gen348_pipex_var;
logic unsigned [0:0] gen349_pipex_var;
logic unsigned [0:0] gen350_pipex_var;
logic unsigned [0:0] gen351_pipex_var;
logic unsigned [31:0] gen352_pipex_var;
logic unsigned [0:0] gen353_pipex_var;
logic unsigned [0:0] gen354_pipex_var;
logic unsigned [0:0] gen355_pipex_var;
logic unsigned [0:0] gen356_pipex_var;
logic unsigned [0:0] gen357_pipex_var;
logic unsigned [0:0] gen358_pipex_var;
logic unsigned [4:0] gen359_pipex_var;
logic unsigned [0:0] gen360_pipex_var;
logic unsigned [0:0] gen361_pipex_var;
logic unsigned [0:0] gen362_pipex_var;
logic unsigned [0:0] gen363_pipex_var;
logic unsigned [31:0] gen364_pipex_var;
logic unsigned [0:0] gen365_pipex_var;
logic unsigned [0:0] gen366_pipex_var;
logic unsigned [4:0] gen367_pipex_var;
logic unsigned [0:0] gen368_pipex_var;
logic unsigned [0:0] gen369_pipex_var;
logic unsigned [0:0] gen370_pipex_var;
logic unsigned [0:0] gen371_pipex_var;
logic unsigned [31:0] gen372_pipex_var;
logic unsigned [0:0] gen373_pipex_var;
logic unsigned [0:0] gen374_pipex_var;
logic unsigned [32:0] gen375_pipex_var;
logic unsigned [32:0] gen376_pipex_var;
logic unsigned [0:0] gen377_pipex_var;
logic unsigned [0:0] gen378_pipex_var;
logic unsigned [32:0] gen379_pipex_var;
logic unsigned [0:0] gen380_pipex_var;
logic unsigned [32:0] gen381_pipex_var;
logic unsigned [0:0] gen382_pipex_var;
logic unsigned [0:0] gen383_pipex_var;
logic unsigned [0:0] gen384_pipex_var;
logic unsigned [0:0] gen385_pipex_var;
logic unsigned [0:0] gen386_pipex_var;
logic unsigned [0:0] gen387_pipex_var;
logic unsigned [0:0] gen388_pipex_var;
logic unsigned [33:0] gen389_pipex_var;
logic unsigned [33:0] gen390_pipex_var;
logic unsigned [32:0] gen391_pipex_var;
logic unsigned [32:0] gen392_pipex_var;
logic unsigned [32:0] gen393_pipex_var;
logic unsigned [31:0] gen394_pipex_var;
logic unsigned [63:0] gen395_pipex_var;
logic unsigned [4:0] gen396_pipex_var;
logic unsigned [63:0] gen397_pipex_var;
logic unsigned [31:0] gen398_pipex_var;
logic unsigned [0:0] gen399_pipex_var;
logic unsigned [63:0] gen400_pipex_var;
logic unsigned [4:0] gen401_pipex_var;
logic unsigned [63:0] gen402_pipex_var;
logic unsigned [32:0] gen403_pipex_var;
logic unsigned [32:0] gen404_pipex_var;
logic unsigned [32:0] gen405_pipex_var;
logic unsigned [31:0] gen406_pipex_var;
logic unsigned [0:0] gen407_pipex_var;
logic unsigned [0:0] gen408_pipex_var;
logic unsigned [0:0] gen409_pipex_var;
logic unsigned [0:0] gen410_pipex_var;
logic unsigned [0:0] gen411_pipex_var;
logic unsigned [0:0] gen412_pipex_var;
logic unsigned [0:0] gen413_pipex_var;
logic unsigned [0:0] gen414_pipex_var;
logic unsigned [0:0] gen415_pipex_var;
logic unsigned [0:0] gen416_pipex_var;
logic unsigned [0:0] gen417_pipex_var;
logic unsigned [0:0] gen418_pipex_var;
logic unsigned [0:0] gen419_pipex_var;
logic unsigned [0:0] gen420_pipex_var;
logic unsigned [0:0] gen421_pipex_var;
logic unsigned [0:0] gen422_pipex_var;
logic unsigned [0:0] gen423_pipex_var;
logic unsigned [0:0] gen424_pipex_var;
logic unsigned [0:0] gen425_pipex_var;
logic unsigned [0:0] gen426_pipex_var;
logic unsigned [32:0] gen427_pipex_var;
logic unsigned [0:0] gen428_pipex_var;
logic unsigned [0:0] gen429_pipex_var;
logic unsigned [0:0] gen430_pipex_var;
logic unsigned [0:0] gen431_pipex_var;
logic unsigned [0:0] gen432_pipex_var;
logic unsigned [0:0] gen433_pipex_var;
logic unsigned [0:0] gen434_pipex_var;
logic unsigned [0:0] gen435_pipex_var;
logic unsigned [0:0] gen436_pipex_var;
logic unsigned [0:0] gen437_pipex_var;
logic unsigned [0:0] gen438_pipex_var;
logic unsigned [0:0] gen439_pipex_var;
logic unsigned [0:0] gen440_pipex_var;
logic unsigned [0:0] gen441_pipex_var;
logic unsigned [0:0] gen442_pipex_var;
logic unsigned [0:0] gen443_pipex_var;
logic unsigned [0:0] gen444_pipex_var;
logic unsigned [0:0] gen445_pipex_var;
logic unsigned [0:0] gen446_pipex_var;
logic unsigned [0:0] gen447_pipex_var;
logic unsigned [0:0] gen448_pipex_var;
logic unsigned [0:0] gen449_pipex_var;
logic unsigned [0:0] gen450_pipex_var;
logic unsigned [0:0] gen451_pipex_var;
logic unsigned [0:0] gen452_pipex_var;
logic unsigned [0:0] gen453_pipex_var;
logic unsigned [31:0] genpstage_IFETCH_curinstr_addr;
logic unsigned [31:0] genpstage_IFETCH_nextinstr_addr;
riscv_5stage_busreq_mem_struct genpstage_IFETCH_instr_busreq;
logic unsigned [31:0] genpstage_IDECODE_instr_code;
logic unsigned [6:0] genpstage_IDECODE_opcode;
logic unsigned [0:0] genpstage_IDECODE_alu_unsigned;
logic unsigned [4:0] genpstage_IDECODE_rs1_addr;
logic unsigned [4:0] genpstage_IDECODE_rs2_addr;
logic unsigned [4:0] genpstage_IDECODE_rd_addr;
logic unsigned [2:0] genpstage_IDECODE_funct3;
logic unsigned [6:0] genpstage_IDECODE_funct7;
logic unsigned [4:0] genpstage_IDECODE_shamt;
logic unsigned [3:0] genpstage_IDECODE_pred;
logic unsigned [3:0] genpstage_IDECODE_succ;
logic unsigned [11:0] genpstage_IDECODE_csrnum;
logic unsigned [4:0] genpstage_IDECODE_zimm;
logic unsigned [31:0] genpstage_IDECODE_immediate_I;
logic unsigned [31:0] genpstage_IDECODE_immediate_S;
logic unsigned [31:0] genpstage_IDECODE_immediate_B;
logic unsigned [31:0] genpstage_IDECODE_immediate_U;
logic unsigned [31:0] genpstage_IDECODE_immediate_J;
logic unsigned [1:0] genpstage_IDECODE_op1_source;
logic unsigned [0:0] genpstage_IDECODE_rd_req;
logic unsigned [2:0] genpstage_IDECODE_rd_source;
logic unsigned [31:0] genpstage_IDECODE_immediate;
logic unsigned [1:0] genpstage_IDECODE_op2_source;
logic unsigned [0:0] genpstage_IDECODE_alu_req;
logic unsigned [3:0] genpstage_IDECODE_alu_opcode;
logic unsigned [0:0] genpstage_IDECODE_jump_req;
logic unsigned [0:0] genpstage_IDECODE_jump_src;
logic unsigned [0:0] genpstage_IDECODE_rs1_req;
logic unsigned [0:0] genpstage_IDECODE_rs2_req;
logic unsigned [0:0] genpstage_IDECODE_jump_req_cond;
logic unsigned [0:0] genpstage_IDECODE_mem_req;
logic unsigned [0:0] genpstage_IDECODE_mem_cmd;
logic unsigned [0:0] genpstage_IDECODE_fencereq;
logic unsigned [0:0] genpstage_IDECODE_ebreakreq;
logic unsigned [0:0] genpstage_IDECODE_ecallreq;
logic unsigned [0:0] genpstage_IDECODE_csrreq;
logic unsigned [3:0] genpstage_IDECODE_mem_be;
logic unsigned [0:0] genpstage_IDECODE_mret_req;
logic unsigned [31:0] genpstage_IDECODE_csr_rdata;
logic unsigned [31:0] genpstage_IDECODE_alu_op1;
logic unsigned [31:0] genpstage_IDECODE_alu_op2;
logic unsigned [32:0] genpstage_IDECODE_alu_op1_wide;
logic unsigned [32:0] genpstage_IDECODE_alu_op2_wide;
logic unsigned [31:0] genpstage_IDECODE_curinstr_addr;
logic unsigned [31:0] genpstage_IDECODE_nextinstr_addr;
logic unsigned [0:0] genpstage_EXEC_jump_req;
logic unsigned [0:0] genpstage_EXEC_jump_req_cond;
logic unsigned [0:0] genpstage_EXEC_jump_src;
logic unsigned [0:0] genpstage_EXEC_rs1_req;
logic unsigned [0:0] genpstage_EXEC_rs2_req;
logic unsigned [0:0] genpstage_EXEC_rd_req;
logic unsigned [31:0] genpstage_EXEC_immediate;
logic unsigned [0:0] genpstage_EXEC_fencereq;
logic unsigned [0:0] genpstage_EXEC_ecallreq;
logic unsigned [0:0] genpstage_EXEC_ebreakreq;
logic unsigned [0:0] genpstage_EXEC_csrreq;
logic unsigned [0:0] genpstage_EXEC_alu_req;
logic unsigned [0:0] genpstage_EXEC_mem_req;
logic unsigned [32:0] genpstage_EXEC_alu_result_wide;
logic unsigned [31:0] genpstage_EXEC_alu_result;
logic unsigned [0:0] genpstage_EXEC_alu_CF;
logic unsigned [0:0] genpstage_EXEC_alu_SF;
logic unsigned [0:0] genpstage_EXEC_alu_ZF;
logic unsigned [0:0] genpstage_EXEC_alu_OF;
logic unsigned [0:0] genpstage_EXEC_alu_overflow;
logic unsigned [31:0] genpstage_EXEC_rd_wdata;
logic unsigned [0:0] genpstage_EXEC_rd_rdy;
logic unsigned [31:0] genpstage_EXEC_curinstraddr_imm;
logic unsigned [31:0] genpstage_EXEC_jump_vector;
logic unsigned [31:0] genpstage_EXEC_mem_addr;
logic unsigned [31:0] genpstage_EXEC_mem_wdata;
logic unsigned [4:0] genpstage_EXEC_rd_addr;
logic unsigned [31:0] genpstage_EXEC_curinstr_addr;
logic unsigned [0:0] genpstage_EXEC_mret_req;
logic unsigned [32:0] genpstage_EXEC_alu_op1_wide;
logic unsigned [3:0] genpstage_EXEC_alu_opcode;
logic unsigned [32:0] genpstage_EXEC_alu_op2_wide;
logic unsigned [31:0] genpstage_EXEC_alu_op1;
logic unsigned [31:0] genpstage_EXEC_alu_op2;
logic unsigned [0:0] genpstage_EXEC_alu_unsigned;
logic unsigned [2:0] genpstage_EXEC_rd_source;
logic unsigned [31:0] genpstage_EXEC_nextinstr_addr;
logic unsigned [31:0] genpstage_EXEC_csr_rdata;
logic unsigned [2:0] genpstage_EXEC_funct3;
logic unsigned [0:0] genpstage_EXEC_mem_cmd;
riscv_5stage_busreq_mem_struct genpstage_MEM_data_busreq;
logic unsigned [0:0] genpstage_MEM_rd_req;
logic unsigned [4:0] genpstage_MEM_rd_addr;
logic unsigned [0:0] genpstage_MEM_rd_rdy;
logic unsigned [31:0] genpstage_MEM_rd_wdata;
logic unsigned [0:0] genpstage_MEM_jump_req;
logic unsigned [31:0] genpstage_MEM_jump_vector;
logic unsigned [0:0] genpstage_MEM_mem_req;
logic unsigned [31:0] genpstage_MEM_mem_addr;
logic unsigned [31:0] genpstage_MEM_mem_wdata;
logic unsigned [0:0] genpstage_MEM_mem_cmd;
logic unsigned [2:0] genpstage_MEM_rd_source;
logic unsigned [31:0] genpstage_WB_mem_rdata;
logic unsigned [0:0] genpstage_WB_rd_rdy;
logic unsigned [31:0] genpstage_WB_rd_wdata;
logic unsigned [0:0] genpstage_WB_rd_req;
logic unsigned [4:0] genpstage_WB_rd_addr;
logic unsigned [0:0] genpstage_WB_mem_req;
logic unsigned [0:0] genpstage_WB_mem_cmd;
logic unsigned [2:0] genpstage_WB_rd_source;
logic unsigned [31:0] gen454_pipex_mcopipe_rdata;
logic unsigned [0:0] gen455_pipex_genpstage_WB_mcopipe_rdreq_inprogress;
logic unsigned [31:0] gen456_pipex_mcopipe_rdata;
logic unsigned [0:0] gen457_pipex_genpstage_MEM_mcopipe_rdreq_inprogress;
genpmodule_riscv_5stage_genmcopipe_data_mem_genstruct_fifo_wdata gen458_pipex_req_struct;
logic unsigned [0:0] gen459_pipex_genpstage_EXEC_mcopipe_rdreq_inprogress;
logic unsigned [31:0] gen460_pipex_mcopipe_rdata;
logic unsigned [0:0] gen461_pipex_genpstage_IDECODE_mcopipe_rdreq_inprogress;
logic unsigned [31:0] gen462_pipex_mcopipe_rdata;
logic unsigned [0:0] gen463_pipex_genpstage_IFETCH_mcopipe_rdreq_inprogress;
genpmodule_riscv_5stage_genmcopipe_instr_mem_genstruct_fifo_wdata gen464_pipex_req_struct;
logic unsigned [31:0] gen392_cyclix_var;
logic unsigned [31:0] gen393_cyclix_var;
logic unsigned [31:0] gen394_cyclix_var;
logic unsigned [31:0] gen395_cyclix_var;
logic unsigned [31:0] gen396_cyclix_var;
logic unsigned [31:0] gen397_cyclix_var;
logic unsigned [31:0] gen398_cyclix_var;
logic unsigned [31:0] gen399_cyclix_var;
logic unsigned [31:0] gen400_cyclix_var;
logic unsigned [31:0] gen401_cyclix_var;
logic unsigned [31:0] gen402_cyclix_var;
logic unsigned [31:0] gen403_cyclix_var;
logic unsigned [31:0] gen404_cyclix_var;
logic unsigned [31:0] gen405_cyclix_var;
logic unsigned [31:0] gen406_cyclix_var;
logic unsigned [31:0] gen407_cyclix_var;
logic unsigned [31:0] gen408_cyclix_var;
logic unsigned [31:0] gen409_cyclix_var;
logic unsigned [31:0] gen410_cyclix_var;
logic unsigned [31:0] gen411_cyclix_var;
logic unsigned [31:0] gen412_cyclix_var;
logic unsigned [31:0] gen413_cyclix_var;
logic unsigned [31:0] gen414_cyclix_var;
logic unsigned [31:0] gen415_cyclix_var;
logic unsigned [31:0] gen416_cyclix_var;
logic unsigned [31:0] gen417_cyclix_var;
logic unsigned [31:0] gen418_cyclix_var;
logic unsigned [31:0] gen419_cyclix_var;
logic unsigned [31:0] gen420_cyclix_var;
logic unsigned [31:0] gen421_cyclix_var;
logic unsigned [31:0] gen422_cyclix_var;
logic unsigned [0:0] gen423_cyclix_var;
logic unsigned [0:0] gen424_cyclix_var;
logic unsigned [0:0] gen425_cyclix_var;
logic unsigned [0:0] gen426_cyclix_var;
logic unsigned [0:0] gen427_cyclix_var;
logic unsigned [0:0] gen428_cyclix_var;
logic unsigned [0:0] gen429_cyclix_var;
logic unsigned [0:0] gen430_cyclix_var;
logic unsigned [0:0] gen431_cyclix_var;
logic unsigned [0:0] gen432_cyclix_var;
logic unsigned [0:0] gen433_cyclix_var;
logic unsigned [0:0] gen434_cyclix_var;
logic unsigned [0:0] gen435_cyclix_var;
logic unsigned [0:0] gen436_cyclix_var;
logic unsigned [31:0] gen437_cyclix_var;
logic unsigned [31:0] gen438_cyclix_var;
logic unsigned [31:0] gen439_cyclix_var;
logic unsigned [31:0] gen440_cyclix_var;
logic unsigned [31:0] gen441_cyclix_var;
logic unsigned [31:0] gen442_cyclix_var;
logic unsigned [31:0] gen443_cyclix_var;
logic unsigned [31:0] gen444_cyclix_var;
logic unsigned [31:0] gen445_cyclix_var;
logic unsigned [31:0] gen446_cyclix_var;
logic unsigned [31:0] gen447_cyclix_var;
logic unsigned [31:0] gen448_cyclix_var;
logic unsigned [31:0] gen449_cyclix_var;
logic unsigned [31:0] gen450_cyclix_var;
logic unsigned [31:0] gen451_cyclix_var;
logic unsigned [31:0] gen452_cyclix_var;
logic unsigned [31:0] gen453_cyclix_var;
logic unsigned [31:0] gen454_cyclix_var;
logic unsigned [31:0] gen455_cyclix_var;
logic unsigned [31:0] gen456_cyclix_var;
logic unsigned [31:0] gen457_cyclix_var;
logic unsigned [31:0] gen458_cyclix_var;
logic unsigned [31:0] gen459_cyclix_var;
logic unsigned [31:0] gen460_cyclix_var;
logic unsigned [31:0] gen461_cyclix_var;
logic unsigned [31:0] gen462_cyclix_var;
logic unsigned [31:0] gen463_cyclix_var;
logic unsigned [31:0] gen464_cyclix_var;
logic unsigned [31:0] gen465_cyclix_var;
logic unsigned [31:0] gen466_cyclix_var;
logic unsigned [31:0] gen467_cyclix_var;
logic unsigned [0:0] gen468_cyclix_var;
logic unsigned [0:0] gen469_cyclix_var;
logic unsigned [0:0] gen470_cyclix_var;
logic unsigned [0:0] gen471_cyclix_var;
logic unsigned [0:0] gen472_cyclix_var;
logic unsigned [0:0] gen473_cyclix_var;
logic unsigned [0:0] gen474_cyclix_var;
logic unsigned [0:0] gen475_cyclix_var;
logic unsigned [0:0] gen476_cyclix_var;
logic unsigned [0:0] gen477_cyclix_var;
logic unsigned [0:0] gen478_cyclix_var;
logic unsigned [31:0] gen479_cyclix_var;
logic unsigned [31:0] gen480_cyclix_var;
logic unsigned [31:0] gen481_cyclix_var;
logic unsigned [31:0] gen482_cyclix_var;
logic unsigned [31:0] gen483_cyclix_var;
logic unsigned [31:0] gen484_cyclix_var;
logic unsigned [31:0] gen485_cyclix_var;
logic unsigned [31:0] gen486_cyclix_var;
logic unsigned [31:0] gen487_cyclix_var;
logic unsigned [31:0] gen488_cyclix_var;
logic unsigned [31:0] gen489_cyclix_var;
logic unsigned [31:0] gen490_cyclix_var;
logic unsigned [31:0] gen491_cyclix_var;
logic unsigned [31:0] gen492_cyclix_var;
logic unsigned [31:0] gen493_cyclix_var;
logic unsigned [31:0] gen494_cyclix_var;
logic unsigned [31:0] gen495_cyclix_var;
logic unsigned [31:0] gen496_cyclix_var;
logic unsigned [31:0] gen497_cyclix_var;
logic unsigned [31:0] gen498_cyclix_var;
logic unsigned [31:0] gen499_cyclix_var;
logic unsigned [31:0] gen500_cyclix_var;
logic unsigned [31:0] gen501_cyclix_var;
logic unsigned [31:0] gen502_cyclix_var;
logic unsigned [31:0] gen503_cyclix_var;
logic unsigned [31:0] gen504_cyclix_var;
logic unsigned [31:0] gen505_cyclix_var;
logic unsigned [31:0] gen506_cyclix_var;
logic unsigned [31:0] gen507_cyclix_var;
logic unsigned [31:0] gen508_cyclix_var;
logic unsigned [31:0] gen509_cyclix_var;
logic unsigned [0:0] gen510_cyclix_var;
logic unsigned [0:0] gen511_cyclix_var;
logic unsigned [0:0] gen512_cyclix_var;
logic unsigned [0:0] gen513_cyclix_var;
logic unsigned [0:0] gen514_cyclix_var;
logic unsigned [0:0] gen515_cyclix_var;
logic unsigned [0:0] gen516_cyclix_var;
logic unsigned [0:0] gen517_cyclix_var;
logic unsigned [0:0] gen518_cyclix_var;
logic unsigned [0:0] gen519_cyclix_var;
logic unsigned [0:0] gen520_cyclix_var;
logic unsigned [0:0] gen521_cyclix_var;
logic unsigned [0:0] gen522_cyclix_var;
logic unsigned [0:0] gen523_cyclix_var;
logic unsigned [0:0] gen524_cyclix_var;
logic unsigned [0:0] gen525_cyclix_var;
logic unsigned [0:0] gen526_cyclix_var;
logic unsigned [0:0] gen527_cyclix_var;
logic unsigned [0:0] gen528_cyclix_var;
logic unsigned [0:0] gen529_cyclix_var;
logic unsigned [0:0] gen530_cyclix_var;
logic unsigned [0:0] gen531_cyclix_var;
logic unsigned [0:0] gen532_cyclix_var;
logic unsigned [0:0] gen533_cyclix_var;
logic unsigned [0:0] gen534_cyclix_var;
logic unsigned [0:0] gen535_cyclix_var;
logic unsigned [0:0] gen536_cyclix_var;
logic unsigned [0:0] gen537_cyclix_var;
logic unsigned [0:0] gen538_cyclix_var;
logic unsigned [0:0] gen539_cyclix_var;
logic unsigned [0:0] gen540_cyclix_var;
logic unsigned [0:0] gen541_cyclix_var;
logic unsigned [0:0] gen542_cyclix_var;
logic unsigned [0:0] gen543_cyclix_var;
logic unsigned [0:0] gen544_cyclix_var;
logic unsigned [0:0] gen545_cyclix_var;
logic unsigned [0:0] gen546_cyclix_var;
logic unsigned [0:0] gen547_cyclix_var;
logic unsigned [0:0] gen548_cyclix_var;
logic unsigned [0:0] gen549_cyclix_var;
logic unsigned [0:0] gen550_cyclix_var;
logic unsigned [0:0] gen551_cyclix_var;
logic unsigned [0:0] gen552_cyclix_var;
logic unsigned [0:0] gen553_cyclix_var;
logic unsigned [0:0] gen554_cyclix_var;
logic unsigned [0:0] gen555_cyclix_var;
logic unsigned [0:0] gen556_cyclix_var;
logic unsigned [0:0] gen557_cyclix_var;
logic unsigned [0:0] gen558_cyclix_var;
logic unsigned [0:0] gen559_cyclix_var;
logic unsigned [0:0] gen560_cyclix_var;
logic unsigned [0:0] gen561_cyclix_var;
logic unsigned [0:0] gen562_cyclix_var;
logic unsigned [0:0] gen563_cyclix_var;
logic unsigned [0:0] gen564_cyclix_var;
logic unsigned [0:0] gen565_cyclix_var;
logic unsigned [0:0] gen566_cyclix_var;
logic unsigned [0:0] gen567_cyclix_var;
logic unsigned [0:0] gen568_cyclix_var;
logic unsigned [0:0] gen569_cyclix_var;
logic unsigned [0:0] gen570_cyclix_var;
logic unsigned [0:0] gen571_cyclix_var;
logic unsigned [0:0] gen572_cyclix_var;
logic unsigned [0:0] gen573_cyclix_var;
logic unsigned [0:0] gen574_cyclix_var;
logic unsigned [0:0] gen575_cyclix_var;
logic unsigned [0:0] gen576_cyclix_var;
logic unsigned [0:0] gen577_cyclix_var;
logic unsigned [0:0] gen578_cyclix_var;
logic unsigned [0:0] gen579_cyclix_var;
logic unsigned [0:0] gen580_cyclix_var;
logic unsigned [0:0] gen581_cyclix_var;
logic unsigned [0:0] gen582_cyclix_var;
logic unsigned [0:0] gen583_cyclix_var;
logic unsigned [0:0] gen584_cyclix_var;
logic unsigned [0:0] gen585_cyclix_var;
logic unsigned [0:0] gen586_cyclix_var;
logic unsigned [0:0] gen587_cyclix_var;
logic unsigned [0:0] gen588_cyclix_var;
logic unsigned [0:0] gen589_cyclix_var;
logic unsigned [0:0] gen590_cyclix_var;
logic unsigned [0:0] gen591_cyclix_var;
logic unsigned [0:0] gen592_cyclix_var;
logic unsigned [0:0] gen593_cyclix_var;
logic unsigned [0:0] gen594_cyclix_var;
logic unsigned [0:0] gen595_cyclix_var;
logic unsigned [0:0] gen596_cyclix_var;
logic unsigned [0:0] gen597_cyclix_var;
logic unsigned [0:0] gen598_cyclix_var;
logic unsigned [0:0] gen599_cyclix_var;
logic unsigned [0:0] gen600_cyclix_var;
logic unsigned [0:0] gen601_cyclix_var;
logic unsigned [0:0] gen602_cyclix_var;
logic unsigned [0:0] gen603_cyclix_var;
logic unsigned [0:0] gen604_cyclix_var;
logic unsigned [0:0] gen605_cyclix_var;
logic unsigned [0:0] gen606_cyclix_var;
logic unsigned [0:0] gen607_cyclix_var;
logic unsigned [0:0] gen608_cyclix_var;
logic unsigned [0:0] gen609_cyclix_var;
logic unsigned [0:0] gen610_cyclix_var;
logic unsigned [0:0] gen611_cyclix_var;
logic unsigned [0:0] gen612_cyclix_var;
logic unsigned [0:0] gen613_cyclix_var;
logic unsigned [0:0] gen614_cyclix_var;
logic unsigned [0:0] gen615_cyclix_var;
logic unsigned [0:0] gen616_cyclix_var;
logic unsigned [0:0] gen617_cyclix_var;
logic unsigned [0:0] gen618_cyclix_var;
logic unsigned [0:0] gen619_cyclix_var;
logic unsigned [0:0] gen620_cyclix_var;
logic unsigned [0:0] gen621_cyclix_var;
logic unsigned [0:0] gen622_cyclix_var;
logic unsigned [0:0] gen623_cyclix_var;
logic unsigned [0:0] gen624_cyclix_var;
logic unsigned [0:0] gen625_cyclix_var;
logic unsigned [31:0] gen626_cyclix_var;
logic unsigned [31:0] gen627_cyclix_var;
logic unsigned [31:0] gen628_cyclix_var;
logic unsigned [31:0] gen629_cyclix_var;
logic unsigned [31:0] gen630_cyclix_var;
logic unsigned [31:0] gen631_cyclix_var;
logic unsigned [31:0] gen632_cyclix_var;
logic unsigned [31:0] gen633_cyclix_var;
logic unsigned [31:0] gen634_cyclix_var;
logic unsigned [31:0] gen635_cyclix_var;
logic unsigned [31:0] gen636_cyclix_var;
logic unsigned [31:0] gen637_cyclix_var;
logic unsigned [31:0] gen638_cyclix_var;
logic unsigned [31:0] gen639_cyclix_var;
logic unsigned [31:0] gen640_cyclix_var;
logic unsigned [31:0] gen641_cyclix_var;
logic unsigned [31:0] gen642_cyclix_var;
logic unsigned [31:0] gen643_cyclix_var;
logic unsigned [31:0] gen644_cyclix_var;
logic unsigned [31:0] gen645_cyclix_var;
logic unsigned [31:0] gen646_cyclix_var;
logic unsigned [31:0] gen647_cyclix_var;
logic unsigned [31:0] gen648_cyclix_var;
logic unsigned [31:0] gen649_cyclix_var;
logic unsigned [31:0] gen650_cyclix_var;
logic unsigned [31:0] gen651_cyclix_var;
logic unsigned [31:0] gen652_cyclix_var;
logic unsigned [31:0] gen653_cyclix_var;
logic unsigned [31:0] gen654_cyclix_var;
logic unsigned [31:0] gen655_cyclix_var;
logic unsigned [31:0] gen656_cyclix_var;
logic unsigned [31:0] gen657_cyclix_var;
logic unsigned [31:0] gen658_cyclix_var;
logic unsigned [31:0] gen659_cyclix_var;
logic unsigned [31:0] gen660_cyclix_var;
logic unsigned [31:0] gen661_cyclix_var;
logic unsigned [31:0] gen662_cyclix_var;
logic unsigned [31:0] gen663_cyclix_var;
logic unsigned [31:0] gen664_cyclix_var;
logic unsigned [31:0] gen665_cyclix_var;
logic unsigned [31:0] gen666_cyclix_var;
logic unsigned [31:0] gen667_cyclix_var;
logic unsigned [31:0] gen668_cyclix_var;
logic unsigned [31:0] gen669_cyclix_var;
logic unsigned [31:0] gen670_cyclix_var;
logic unsigned [31:0] gen671_cyclix_var;
logic unsigned [31:0] gen672_cyclix_var;
logic unsigned [31:0] gen673_cyclix_var;
logic unsigned [31:0] gen674_cyclix_var;
logic unsigned [31:0] gen675_cyclix_var;
logic unsigned [31:0] gen676_cyclix_var;
logic unsigned [31:0] gen677_cyclix_var;
logic unsigned [31:0] gen678_cyclix_var;
logic unsigned [31:0] gen679_cyclix_var;
logic unsigned [31:0] gen680_cyclix_var;
logic unsigned [31:0] gen681_cyclix_var;
logic unsigned [31:0] gen682_cyclix_var;
logic unsigned [31:0] gen683_cyclix_var;
logic unsigned [31:0] gen684_cyclix_var;
logic unsigned [31:0] gen685_cyclix_var;
logic unsigned [31:0] gen686_cyclix_var;
logic unsigned [31:0] gen687_cyclix_var;
logic unsigned [0:0] gen688_cyclix_var;
logic unsigned [0:0] gen689_cyclix_var;
logic unsigned [0:0] gen690_cyclix_var;
logic unsigned [0:0] gen691_cyclix_var;
logic unsigned [0:0] gen692_cyclix_var;
logic unsigned [0:0] gen693_cyclix_var;
logic unsigned [0:0] gen694_cyclix_var;
logic unsigned [0:0] gen695_cyclix_var;
logic unsigned [0:0] gen696_cyclix_var;
logic unsigned [0:0] gen697_cyclix_var;
logic unsigned [0:0] gen698_cyclix_var;
logic unsigned [0:0] gen699_cyclix_var;
logic unsigned [0:0] gen700_cyclix_var;
logic unsigned [0:0] gen701_cyclix_var;
logic unsigned [0:0] gen702_cyclix_var;
logic unsigned [0:0] gen703_cyclix_var;
logic unsigned [0:0] gen704_cyclix_var;
logic unsigned [0:0] gen705_cyclix_var;
logic unsigned [0:0] gen706_cyclix_var;
logic unsigned [0:0] gen707_cyclix_var;
logic unsigned [0:0] gen708_cyclix_var;
logic unsigned [0:0] gen709_cyclix_var;
logic unsigned [0:0] gen710_cyclix_var;
logic unsigned [0:0] gen711_cyclix_var;
logic unsigned [0:0] gen712_cyclix_var;
logic unsigned [0:0] gen713_cyclix_var;
logic unsigned [0:0] gen714_cyclix_var;
logic unsigned [0:0] gen715_cyclix_var;
logic unsigned [0:0] gen716_cyclix_var;
logic unsigned [0:0] gen717_cyclix_var;
logic unsigned [0:0] gen718_cyclix_var;
logic unsigned [0:0] gen719_cyclix_var;
logic unsigned [0:0] gen720_cyclix_var;
logic unsigned [0:0] gen721_cyclix_var;
logic unsigned [0:0] gen722_cyclix_var;
logic unsigned [0:0] gen723_cyclix_var;
logic unsigned [0:0] gen724_cyclix_var;
logic unsigned [0:0] gen725_cyclix_var;
logic unsigned [0:0] gen726_cyclix_var;
logic unsigned [0:0] gen727_cyclix_var;
logic unsigned [0:0] gen728_cyclix_var;
logic unsigned [0:0] gen729_cyclix_var;
logic unsigned [0:0] gen730_cyclix_var;
logic unsigned [0:0] gen731_cyclix_var;
logic unsigned [0:0] gen732_cyclix_var;
logic unsigned [0:0] gen733_cyclix_var;
logic unsigned [0:0] gen734_cyclix_var;
logic unsigned [0:0] gen735_cyclix_var;
logic unsigned [0:0] gen736_cyclix_var;
logic unsigned [0:0] gen737_cyclix_var;
logic unsigned [0:0] gen738_cyclix_var;
logic unsigned [0:0] gen739_cyclix_var;
logic unsigned [0:0] gen740_cyclix_var;
logic unsigned [0:0] gen741_cyclix_var;
logic unsigned [0:0] gen742_cyclix_var;
logic unsigned [0:0] gen743_cyclix_var;
logic unsigned [0:0] gen744_cyclix_var;
logic unsigned [0:0] gen745_cyclix_var;
logic unsigned [0:0] gen746_cyclix_var;
logic unsigned [0:0] gen747_cyclix_var;
logic unsigned [0:0] gen748_cyclix_var;
logic unsigned [0:0] gen749_cyclix_var;
logic unsigned [0:0] gen750_cyclix_var;
logic unsigned [0:0] gen751_cyclix_var;
logic unsigned [0:0] gen752_cyclix_var;
logic unsigned [0:0] gen753_cyclix_var;
logic unsigned [0:0] gen754_cyclix_var;
logic unsigned [0:0] gen755_cyclix_var;
logic unsigned [0:0] gen756_cyclix_var;
logic unsigned [0:0] gen757_cyclix_var;
logic unsigned [0:0] gen758_cyclix_var;
logic unsigned [0:0] gen759_cyclix_var;
logic unsigned [0:0] gen760_cyclix_var;
logic unsigned [0:0] gen761_cyclix_var;
logic unsigned [0:0] gen762_cyclix_var;
logic unsigned [0:0] gen763_cyclix_var;
logic unsigned [0:0] gen764_cyclix_var;
logic unsigned [0:0] gen765_cyclix_var;
logic unsigned [0:0] gen766_cyclix_var;
logic unsigned [0:0] gen767_cyclix_var;
logic unsigned [0:0] gen768_cyclix_var;
logic unsigned [0:0] gen769_cyclix_var;
logic unsigned [0:0] gen770_cyclix_var;
logic unsigned [0:0] gen771_cyclix_var;
logic unsigned [0:0] gen772_cyclix_var;
logic unsigned [0:0] gen773_cyclix_var;
logic unsigned [0:0] gen774_cyclix_var;
logic unsigned [0:0] gen775_cyclix_var;
logic unsigned [0:0] gen776_cyclix_var;
logic unsigned [0:0] gen777_cyclix_var;
logic unsigned [0:0] gen778_cyclix_var;
logic unsigned [0:0] gen779_cyclix_var;
logic unsigned [0:0] gen780_cyclix_var;
logic unsigned [0:0] gen781_cyclix_var;
logic unsigned [0:0] gen782_cyclix_var;
logic unsigned [0:0] gen783_cyclix_var;
logic unsigned [31:0] genpsticky_glbl_pc;
logic unsigned [31:0] genpsticky_glbl_regfile [31:1];
logic unsigned [0:0] genpsticky_glbl_jump_req_cmd;
logic unsigned [31:0] genpsticky_glbl_jump_vector_cmd;
logic unsigned [7:0] genpsticky_glbl_CSR_MCAUSE;
logic unsigned [0:0] genpsticky_glbl_MIRQEN;
logic unsigned [31:0] genpsticky_glbl_MRETADDR;
logic unsigned [0:0] genmcopipe_instr_mem_wr_done;
logic unsigned [0:0] genmcopipe_instr_mem_rd_done;
logic unsigned [0:0] genmcopipe_instr_mem_full_flag;
logic unsigned [0:0] genmcopipe_instr_mem_empty_flag;
logic unsigned [0:0] genmcopipe_instr_mem_wr_ptr;
logic unsigned [0:0] genmcopipe_instr_mem_rd_ptr;
logic unsigned [0:0] genmcopipe_data_mem_wr_done;
logic unsigned [0:0] genmcopipe_data_mem_rd_done;
logic unsigned [0:0] genmcopipe_data_mem_full_flag;
logic unsigned [0:0] genmcopipe_data_mem_empty_flag;
logic unsigned [0:0] genmcopipe_data_mem_wr_ptr;
logic unsigned [0:0] genmcopipe_data_mem_rd_ptr;
logic unsigned [0:0] genpstage_IFETCH_genpctrl_active_glbl;
logic unsigned [0:0] genpstage_IFETCH_genpctrl_stalled_glbl;
logic unsigned [0:0] genpstage_IFETCH_genpctrl_killed_glbl;
logic unsigned [0:0] genpstage_IDECODE_genpctrl_active_glbl;
logic unsigned [0:0] genpstage_IDECODE_genpctrl_stalled_glbl;
logic unsigned [0:0] genpstage_IDECODE_genpctrl_killed_glbl;
logic unsigned [0:0] genpstage_EXEC_genpctrl_active_glbl;
logic unsigned [0:0] genpstage_EXEC_genpctrl_stalled_glbl;
logic unsigned [0:0] genpstage_EXEC_genpctrl_killed_glbl;
logic unsigned [0:0] genpstage_MEM_genpctrl_active_glbl;
logic unsigned [0:0] genpstage_MEM_genpctrl_stalled_glbl;
logic unsigned [0:0] genpstage_MEM_genpctrl_killed_glbl;
logic unsigned [0:0] genpstage_WB_genpctrl_active_glbl;
logic unsigned [0:0] genpstage_WB_genpctrl_stalled_glbl;
logic unsigned [0:0] genpstage_WB_genpctrl_killed_glbl;
logic unsigned [0:0] genpstage_IFETCH_instr_req_done;
logic unsigned [0:0] genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_if_id;
logic unsigned [0:0] genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
logic unsigned [0:0] genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_tid;
logic unsigned [0:0] genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_resp_done;
logic unsigned [31:0] genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata;
logic unsigned [31:0] genpstage_IDECODE_rs1_rdata;
logic unsigned [31:0] genpstage_IDECODE_rs2_rdata;
logic unsigned [0:0] genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_if_id;
logic unsigned [0:0] genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
logic unsigned [0:0] genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_tid;
logic unsigned [0:0] genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_resp_done;
logic unsigned [31:0] genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata;
logic unsigned [31:0] genpstage_IDECODE_curinstr_addr_genglbl;
logic unsigned [31:0] genpstage_IDECODE_nextinstr_addr_genglbl;
logic unsigned [7:0] genpstage_EXEC_irq_mcause;
logic unsigned [0:0] genpstage_EXEC_irq_recv;
logic unsigned [31:0] genpstage_EXEC_rs2_rdata;
logic unsigned [0:0] genpstage_EXEC_rd_req_genglbl;
logic unsigned [4:0] genpstage_EXEC_rd_addr_genglbl;
logic unsigned [31:0] genpstage_EXEC_curinstr_addr_genglbl;
logic unsigned [0:0] genpstage_EXEC_mret_req_genglbl;
logic unsigned [32:0] genpstage_EXEC_alu_op1_wide_genglbl;
logic unsigned [0:0] genpstage_EXEC_alu_req_genglbl;
logic unsigned [3:0] genpstage_EXEC_alu_opcode_genglbl;
logic unsigned [32:0] genpstage_EXEC_alu_op2_wide_genglbl;
logic unsigned [31:0] genpstage_EXEC_alu_op1_genglbl;
logic unsigned [31:0] genpstage_EXEC_alu_op2_genglbl;
logic unsigned [0:0] genpstage_EXEC_alu_unsigned_genglbl;
logic unsigned [2:0] genpstage_EXEC_rd_source_genglbl;
logic unsigned [31:0] genpstage_EXEC_immediate_genglbl;
logic unsigned [31:0] genpstage_EXEC_nextinstr_addr_genglbl;
logic unsigned [31:0] genpstage_EXEC_csr_rdata_genglbl;
logic unsigned [0:0] genpstage_EXEC_jump_src_genglbl;
logic unsigned [0:0] genpstage_EXEC_jump_req_cond_genglbl;
logic unsigned [2:0] genpstage_EXEC_funct3_genglbl;
logic unsigned [0:0] genpstage_EXEC_jump_req_genglbl;
logic unsigned [0:0] genpstage_EXEC_mem_req_genglbl;
logic unsigned [0:0] genpstage_EXEC_mem_cmd_genglbl;
logic unsigned [0:0] genpstage_MEM_data_req_done;
logic unsigned [0:0] genpstage_MEM_genmcopipe_handle_data_mem_genvar_if_id;
logic unsigned [0:0] genpstage_MEM_genmcopipe_handle_data_mem_genvar_rdreq_pending;
logic unsigned [0:0] genpstage_MEM_genmcopipe_handle_data_mem_genvar_tid;
logic unsigned [0:0] genpstage_MEM_genmcopipe_handle_data_mem_genvar_resp_done;
logic unsigned [31:0] genpstage_MEM_genmcopipe_handle_data_mem_genvar_rdata;
logic unsigned [0:0] genpstage_MEM_rd_req_genglbl;
logic unsigned [4:0] genpstage_MEM_rd_addr_genglbl;
logic unsigned [0:0] genpstage_MEM_rd_rdy_genglbl;
logic unsigned [31:0] genpstage_MEM_rd_wdata_genglbl;
logic unsigned [0:0] genpstage_MEM_jump_req_genglbl;
logic unsigned [31:0] genpstage_MEM_jump_vector_genglbl;
logic unsigned [0:0] genpstage_MEM_mem_req_genglbl;
logic unsigned [31:0] genpstage_MEM_mem_addr_genglbl;
logic unsigned [31:0] genpstage_MEM_mem_wdata_genglbl;
logic unsigned [0:0] genpstage_MEM_mem_cmd_genglbl;
logic unsigned [2:0] genpstage_MEM_rd_source_genglbl;
logic unsigned [0:0] genpstage_WB_genmcopipe_handle_data_mem_genvar_if_id;
logic unsigned [0:0] genpstage_WB_genmcopipe_handle_data_mem_genvar_rdreq_pending;
logic unsigned [0:0] genpstage_WB_genmcopipe_handle_data_mem_genvar_tid;
logic unsigned [0:0] genpstage_WB_genmcopipe_handle_data_mem_genvar_resp_done;
logic unsigned [31:0] genpstage_WB_genmcopipe_handle_data_mem_genvar_rdata;
logic unsigned [0:0] genpstage_WB_rd_req_genglbl;
logic unsigned [4:0] genpstage_WB_rd_addr_genglbl;
logic unsigned [0:0] genpstage_WB_rd_rdy_genglbl;
logic unsigned [31:0] genpstage_WB_rd_wdata_genglbl;
logic unsigned [0:0] genpstage_WB_mem_req_genglbl;
logic unsigned [0:0] genpstage_WB_mem_cmd_genglbl;
logic unsigned [2:0] genpstage_WB_rd_source_genglbl;
logic unsigned [0:0] genmcopipe_instr_mem_req_genfifo_reqbuf_req;
logic unsigned [0:0] genmcopipe_data_mem_req_genfifo_reqbuf_req;
logic unsigned [0:0] irq_fifo_genfifo_buf_req;
logic unsigned [7:0] irq_fifo_genfifo_buf_rdata;
logic unsigned [0:0] genmcopipe_instr_mem_resp_genfifo_buf_req;
logic unsigned [31:0] genmcopipe_instr_mem_resp_genfifo_buf_rdata;
logic unsigned [0:0] genmcopipe_data_mem_resp_genfifo_buf_req;
logic unsigned [31:0] genmcopipe_data_mem_resp_genfifo_buf_rdata;
logic unsigned [0:0] gen0_rtl_var;
logic unsigned [0:0] gen1_rtl_var;
logic unsigned [0:0] gen2_rtl_var;
logic unsigned [0:0] gen3_rtl_var;
logic unsigned [0:0] gen4_rtl_var;
logic unsigned [0:0] gen5_rtl_var;
logic unsigned [0:0] gen6_rtl_var;
logic unsigned [0:0] gen7_rtl_var;
logic unsigned [0:0] gen8_rtl_var;
logic unsigned [0:0] gen9_rtl_var;
logic unsigned [0:0] gen10_rtl_var;
logic unsigned [0:0] gen11_rtl_var;
logic unsigned [0:0] gen12_rtl_var;
logic unsigned [0:0] gen13_rtl_var;
logic unsigned [0:0] gen14_rtl_var;
logic unsigned [0:0] gen15_rtl_var;
logic unsigned [0:0] gen16_rtl_var;
logic unsigned [0:0] gen17_rtl_var;
logic unsigned [0:0] gen18_rtl_var;
logic unsigned [0:0] gen19_rtl_var;
logic unsigned [0:0] gen20_rtl_var;
logic unsigned [0:0] gen21_rtl_var;
logic unsigned [0:0] gen22_rtl_var;
logic unsigned [0:0] gen23_rtl_var;
logic unsigned [0:0] gen24_rtl_var;
logic unsigned [0:0] gen25_rtl_var;
logic unsigned [0:0] gen26_rtl_var;
logic unsigned [0:0] gen27_rtl_var;
logic unsigned [0:0] gen28_rtl_var;
logic unsigned [0:0] gen29_rtl_var;
logic unsigned [0:0] gen30_rtl_var;
logic unsigned [0:0] gen31_rtl_var;
logic unsigned [0:0] gen32_rtl_var;
logic unsigned [0:0] gen33_rtl_var;
logic unsigned [0:0] gen34_rtl_var;
logic unsigned [0:0] gen35_rtl_var;
logic unsigned [0:0] gen36_rtl_var;
logic unsigned [0:0] gen37_rtl_var;
logic unsigned [0:0] gen38_rtl_var;
logic unsigned [0:0] gen39_rtl_var;
logic unsigned [0:0] gen40_rtl_var;
logic unsigned [0:0] gen41_rtl_var;
logic unsigned [0:0] gen42_rtl_var;
logic unsigned [0:0] gen43_rtl_var;
logic unsigned [0:0] gen44_rtl_var;
logic unsigned [0:0] gen45_rtl_var;
logic unsigned [0:0] gen46_rtl_var;
logic unsigned [0:0] gen47_rtl_var;
logic unsigned [0:0] gen48_rtl_var;
logic unsigned [0:0] gen49_rtl_var;
logic unsigned [0:0] gen50_rtl_var;
logic unsigned [0:0] gen51_rtl_var;
logic unsigned [0:0] gen52_rtl_var;
logic unsigned [0:0] gen53_rtl_var;
logic unsigned [0:0] gen54_rtl_var;
logic unsigned [0:0] gen55_rtl_var;
logic unsigned [0:0] gen56_rtl_var;
logic unsigned [0:0] gen57_rtl_var;
logic unsigned [0:0] gen58_rtl_var;
logic unsigned [0:0] gen59_rtl_var;
logic unsigned [0:0] gen60_rtl_var;
logic unsigned [0:0] gen61_rtl_var;
logic unsigned [0:0] gen62_rtl_var;
logic unsigned [0:0] gen63_rtl_var;
logic unsigned [0:0] gen64_rtl_var;
logic unsigned [0:0] gen65_rtl_var;
logic unsigned [0:0] gen66_rtl_var;
logic unsigned [0:0] gen67_rtl_var;
logic unsigned [0:0] gen68_rtl_var;
logic unsigned [0:0] gen69_rtl_var;
logic unsigned [0:0] gen70_rtl_var;
logic unsigned [0:0] gen71_rtl_var;
logic unsigned [0:0] gen72_rtl_var;
logic unsigned [0:0] gen73_rtl_var;
logic unsigned [0:0] gen74_rtl_var;
logic unsigned [0:0] gen75_rtl_var;
logic unsigned [0:0] gen76_rtl_var;
logic unsigned [0:0] gen77_rtl_var;
logic unsigned [0:0] gen78_rtl_var;
logic unsigned [0:0] gen79_rtl_var;
logic unsigned [0:0] gen80_rtl_var;
logic unsigned [0:0] gen81_rtl_var;
logic unsigned [0:0] gen82_rtl_var;
logic unsigned [0:0] gen83_rtl_var;
logic unsigned [0:0] gen84_rtl_var;
logic unsigned [0:0] gen85_rtl_var;
logic unsigned [0:0] gen86_rtl_var;
logic unsigned [0:0] gen87_rtl_var;
logic unsigned [0:0] gen88_rtl_var;
logic unsigned [0:0] gen89_rtl_var;
logic unsigned [0:0] gen90_rtl_var;
logic unsigned [0:0] gen91_rtl_var;
logic unsigned [0:0] gen92_rtl_var;
logic unsigned [0:0] gen93_rtl_var;
logic unsigned [0:0] gen94_rtl_var;
logic unsigned [0:0] gen95_rtl_var;
logic unsigned [0:0] gen96_rtl_var;
logic unsigned [0:0] gen97_rtl_var;
logic unsigned [0:0] gen98_rtl_var;
logic unsigned [0:0] gen99_rtl_var;
logic unsigned [0:0] gen100_rtl_var;
logic unsigned [0:0] gen101_rtl_var;
logic unsigned [0:0] gen102_rtl_var;
logic unsigned [0:0] gen103_rtl_var;
logic unsigned [0:0] gen104_rtl_var;
logic unsigned [0:0] gen105_rtl_var;
logic unsigned [0:0] gen106_rtl_var;
logic unsigned [0:0] gen107_rtl_var;
logic unsigned [0:0] gen108_rtl_var;
logic unsigned [0:0] gen109_rtl_var;
logic unsigned [0:0] gen110_rtl_var;
logic unsigned [0:0] gen111_rtl_var;
logic unsigned [0:0] gen112_rtl_var;
logic unsigned [0:0] gen113_rtl_var;
logic unsigned [0:0] gen114_rtl_var;
logic unsigned [0:0] gen115_rtl_var;
logic unsigned [0:0] gen116_rtl_var;
logic unsigned [0:0] gen117_rtl_var;
logic unsigned [0:0] gen118_rtl_var;
logic unsigned [0:0] gen119_rtl_var;
logic unsigned [0:0] gen120_rtl_var;
logic unsigned [0:0] gen121_rtl_var;
logic unsigned [0:0] gen122_rtl_var;
logic unsigned [0:0] gen123_rtl_var;
logic unsigned [0:0] gen124_rtl_var;
logic unsigned [0:0] gen125_rtl_var;
logic unsigned [0:0] gen126_rtl_var;
logic unsigned [0:0] gen127_rtl_var;
logic unsigned [0:0] gen128_rtl_var;
logic unsigned [0:0] gen129_rtl_var;
logic unsigned [0:0] gen130_rtl_var;
logic unsigned [0:0] gen131_rtl_var;
logic unsigned [0:0] gen132_rtl_var;
logic unsigned [0:0] gen133_rtl_var;
logic unsigned [0:0] gen134_rtl_var;
logic unsigned [0:0] gen135_rtl_var;
logic unsigned [0:0] gen136_rtl_var;
logic unsigned [0:0] gen137_rtl_var;
logic unsigned [0:0] gen138_rtl_var;
logic unsigned [0:0] gen139_rtl_var;
logic unsigned [0:0] gen140_rtl_var;
logic unsigned [0:0] gen141_rtl_var;
logic unsigned [0:0] gen142_rtl_var;
logic unsigned [0:0] gen143_rtl_var;
logic unsigned [0:0] gen144_rtl_var;
logic unsigned [0:0] gen145_rtl_var;
logic unsigned [0:0] gen146_rtl_var;
logic unsigned [0:0] gen147_rtl_var;
logic unsigned [0:0] gen148_rtl_var;
logic unsigned [0:0] gen149_rtl_var;
logic unsigned [0:0] gen150_rtl_var;
logic unsigned [0:0] gen151_rtl_var;
logic unsigned [0:0] gen152_rtl_var;
logic unsigned [0:0] gen153_rtl_var;
logic unsigned [0:0] gen154_rtl_var;
logic unsigned [0:0] gen155_rtl_var;
logic unsigned [0:0] gen156_rtl_var;
logic unsigned [0:0] gen157_rtl_var;
logic unsigned [0:0] gen158_rtl_var;
logic unsigned [0:0] gen159_rtl_var;
logic unsigned [0:0] gen160_rtl_var;
logic unsigned [0:0] gen161_rtl_var;
logic unsigned [0:0] gen162_rtl_var;
logic unsigned [0:0] gen163_rtl_var;
logic unsigned [0:0] gen164_rtl_var;
logic unsigned [0:0] gen165_rtl_var;
logic unsigned [0:0] gen166_rtl_var;
logic unsigned [0:0] gen167_rtl_var;
logic unsigned [0:0] gen168_rtl_var;
logic unsigned [0:0] gen169_rtl_var;
logic unsigned [0:0] gen170_rtl_var;
logic unsigned [0:0] gen171_rtl_var;
logic unsigned [0:0] gen172_rtl_var;
logic unsigned [0:0] gen173_rtl_var;
logic unsigned [0:0] gen174_rtl_var;
logic unsigned [0:0] gen175_rtl_var;
logic unsigned [0:0] gen176_rtl_var;
logic unsigned [0:0] gen177_rtl_var;
logic unsigned [0:0] gen178_rtl_var;
logic unsigned [0:0] gen179_rtl_var;
logic unsigned [0:0] gen180_rtl_var;
logic unsigned [0:0] gen181_rtl_var;
logic unsigned [0:0] gen182_rtl_var;
logic unsigned [0:0] gen183_rtl_var;
logic unsigned [0:0] gen184_rtl_var;
logic unsigned [0:0] gen185_rtl_var;
logic unsigned [0:0] gen186_rtl_var;
logic unsigned [0:0] gen187_rtl_var;
logic unsigned [0:0] gen188_rtl_var;
logic unsigned [0:0] gen189_rtl_var;
logic unsigned [0:0] gen190_rtl_var;
logic unsigned [0:0] gen191_rtl_var;
logic unsigned [0:0] gen192_rtl_var;
logic unsigned [0:0] gen193_rtl_var;
logic unsigned [0:0] gen194_rtl_var;
logic unsigned [0:0] gen195_rtl_var;
logic unsigned [0:0] gen196_rtl_var;
logic unsigned [0:0] gen197_rtl_var;
logic unsigned [0:0] gen198_rtl_var;
logic unsigned [0:0] gen199_rtl_var;
logic unsigned [0:0] gen200_rtl_var;
logic unsigned [0:0] gen201_rtl_var;
logic unsigned [0:0] gen202_rtl_var;
logic unsigned [0:0] gen203_rtl_var;
logic unsigned [0:0] gen204_rtl_var;
logic unsigned [0:0] gen205_rtl_var;
logic unsigned [0:0] gen206_rtl_var;
logic unsigned [0:0] gen207_rtl_var;
logic unsigned [0:0] gen208_rtl_var;
logic unsigned [0:0] gen209_rtl_var;
logic unsigned [0:0] gen210_rtl_var;
logic unsigned [0:0] gen211_rtl_var;
logic unsigned [0:0] gen212_rtl_var;
logic unsigned [0:0] gen213_rtl_var;
logic unsigned [0:0] gen214_rtl_var;
logic unsigned [0:0] gen215_rtl_var;
logic unsigned [0:0] gen216_rtl_var;
logic unsigned [0:0] gen217_rtl_var;
logic unsigned [0:0] gen218_rtl_var;
logic unsigned [31:0] gen219_rtl_var;
logic unsigned [31:0] gen220_rtl_var;
logic unsigned [31:0] gen221_rtl_var;
logic unsigned [31:0] gen222_rtl_var;
logic unsigned [31:0] gen223_rtl_var;
logic unsigned [31:0] gen224_rtl_var;
logic unsigned [31:0] gen225_rtl_var;
logic unsigned [31:0] gen226_rtl_var;
logic unsigned [31:0] gen227_rtl_var;
logic unsigned [31:0] gen228_rtl_var;
logic unsigned [31:0] gen229_rtl_var;
logic unsigned [31:0] gen230_rtl_var;
logic unsigned [31:0] gen231_rtl_var;
logic unsigned [31:0] gen232_rtl_var;
logic unsigned [31:0] gen233_rtl_var;
logic unsigned [31:0] gen234_rtl_var;
logic unsigned [31:0] gen235_rtl_var;
logic unsigned [31:0] gen236_rtl_var;
logic unsigned [31:0] gen237_rtl_var;
logic unsigned [31:0] gen238_rtl_var;
logic unsigned [31:0] gen239_rtl_var;
logic unsigned [31:0] gen240_rtl_var;
logic unsigned [31:0] gen241_rtl_var;
logic unsigned [31:0] gen242_rtl_var;
logic unsigned [31:0] gen243_rtl_var;
logic unsigned [31:0] gen244_rtl_var;
logic unsigned [31:0] gen245_rtl_var;
logic unsigned [31:0] gen246_rtl_var;
logic unsigned [31:0] gen247_rtl_var;
logic unsigned [31:0] gen248_rtl_var;
logic unsigned [31:0] gen249_rtl_var;

logic unsigned [31:0] gensticky_genpsticky_glbl_pc;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpsticky_glbl_pc <= 512;
		end
	else
		begin
		gensticky_genpsticky_glbl_pc <= genpsticky_glbl_pc;
		end

logic unsigned [31:0] gensticky_genpsticky_glbl_regfile [31:1];
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpsticky_glbl_regfile[1] <= 0;
		gensticky_genpsticky_glbl_regfile[2] <= 0;
		gensticky_genpsticky_glbl_regfile[3] <= 0;
		gensticky_genpsticky_glbl_regfile[4] <= 0;
		gensticky_genpsticky_glbl_regfile[5] <= 0;
		gensticky_genpsticky_glbl_regfile[6] <= 0;
		gensticky_genpsticky_glbl_regfile[7] <= 0;
		gensticky_genpsticky_glbl_regfile[8] <= 0;
		gensticky_genpsticky_glbl_regfile[9] <= 0;
		gensticky_genpsticky_glbl_regfile[10] <= 0;
		gensticky_genpsticky_glbl_regfile[11] <= 0;
		gensticky_genpsticky_glbl_regfile[12] <= 0;
		gensticky_genpsticky_glbl_regfile[13] <= 0;
		gensticky_genpsticky_glbl_regfile[14] <= 0;
		gensticky_genpsticky_glbl_regfile[15] <= 0;
		gensticky_genpsticky_glbl_regfile[16] <= 0;
		gensticky_genpsticky_glbl_regfile[17] <= 0;
		gensticky_genpsticky_glbl_regfile[18] <= 0;
		gensticky_genpsticky_glbl_regfile[19] <= 0;
		gensticky_genpsticky_glbl_regfile[20] <= 0;
		gensticky_genpsticky_glbl_regfile[21] <= 0;
		gensticky_genpsticky_glbl_regfile[22] <= 0;
		gensticky_genpsticky_glbl_regfile[23] <= 0;
		gensticky_genpsticky_glbl_regfile[24] <= 0;
		gensticky_genpsticky_glbl_regfile[25] <= 0;
		gensticky_genpsticky_glbl_regfile[26] <= 0;
		gensticky_genpsticky_glbl_regfile[27] <= 0;
		gensticky_genpsticky_glbl_regfile[28] <= 0;
		gensticky_genpsticky_glbl_regfile[29] <= 0;
		gensticky_genpsticky_glbl_regfile[30] <= 0;
		gensticky_genpsticky_glbl_regfile[31] <= 0;
		end
	else
		begin
		gensticky_genpsticky_glbl_regfile[1] <= genpsticky_glbl_regfile[1];
		gensticky_genpsticky_glbl_regfile[2] <= genpsticky_glbl_regfile[2];
		gensticky_genpsticky_glbl_regfile[3] <= genpsticky_glbl_regfile[3];
		gensticky_genpsticky_glbl_regfile[4] <= genpsticky_glbl_regfile[4];
		gensticky_genpsticky_glbl_regfile[5] <= genpsticky_glbl_regfile[5];
		gensticky_genpsticky_glbl_regfile[6] <= genpsticky_glbl_regfile[6];
		gensticky_genpsticky_glbl_regfile[7] <= genpsticky_glbl_regfile[7];
		gensticky_genpsticky_glbl_regfile[8] <= genpsticky_glbl_regfile[8];
		gensticky_genpsticky_glbl_regfile[9] <= genpsticky_glbl_regfile[9];
		gensticky_genpsticky_glbl_regfile[10] <= genpsticky_glbl_regfile[10];
		gensticky_genpsticky_glbl_regfile[11] <= genpsticky_glbl_regfile[11];
		gensticky_genpsticky_glbl_regfile[12] <= genpsticky_glbl_regfile[12];
		gensticky_genpsticky_glbl_regfile[13] <= genpsticky_glbl_regfile[13];
		gensticky_genpsticky_glbl_regfile[14] <= genpsticky_glbl_regfile[14];
		gensticky_genpsticky_glbl_regfile[15] <= genpsticky_glbl_regfile[15];
		gensticky_genpsticky_glbl_regfile[16] <= genpsticky_glbl_regfile[16];
		gensticky_genpsticky_glbl_regfile[17] <= genpsticky_glbl_regfile[17];
		gensticky_genpsticky_glbl_regfile[18] <= genpsticky_glbl_regfile[18];
		gensticky_genpsticky_glbl_regfile[19] <= genpsticky_glbl_regfile[19];
		gensticky_genpsticky_glbl_regfile[20] <= genpsticky_glbl_regfile[20];
		gensticky_genpsticky_glbl_regfile[21] <= genpsticky_glbl_regfile[21];
		gensticky_genpsticky_glbl_regfile[22] <= genpsticky_glbl_regfile[22];
		gensticky_genpsticky_glbl_regfile[23] <= genpsticky_glbl_regfile[23];
		gensticky_genpsticky_glbl_regfile[24] <= genpsticky_glbl_regfile[24];
		gensticky_genpsticky_glbl_regfile[25] <= genpsticky_glbl_regfile[25];
		gensticky_genpsticky_glbl_regfile[26] <= genpsticky_glbl_regfile[26];
		gensticky_genpsticky_glbl_regfile[27] <= genpsticky_glbl_regfile[27];
		gensticky_genpsticky_glbl_regfile[28] <= genpsticky_glbl_regfile[28];
		gensticky_genpsticky_glbl_regfile[29] <= genpsticky_glbl_regfile[29];
		gensticky_genpsticky_glbl_regfile[30] <= genpsticky_glbl_regfile[30];
		gensticky_genpsticky_glbl_regfile[31] <= genpsticky_glbl_regfile[31];
		end

logic unsigned [0:0] gensticky_genpsticky_glbl_jump_req_cmd;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpsticky_glbl_jump_req_cmd <= 0;
		end
	else
		begin
		gensticky_genpsticky_glbl_jump_req_cmd <= genpsticky_glbl_jump_req_cmd;
		end

logic unsigned [31:0] gensticky_genpsticky_glbl_jump_vector_cmd;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpsticky_glbl_jump_vector_cmd <= 0;
		end
	else
		begin
		gensticky_genpsticky_glbl_jump_vector_cmd <= genpsticky_glbl_jump_vector_cmd;
		end

logic unsigned [7:0] gensticky_genpsticky_glbl_CSR_MCAUSE;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpsticky_glbl_CSR_MCAUSE <= 0;
		end
	else
		begin
		gensticky_genpsticky_glbl_CSR_MCAUSE <= genpsticky_glbl_CSR_MCAUSE;
		end

logic unsigned [0:0] gensticky_genpsticky_glbl_MIRQEN;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpsticky_glbl_MIRQEN <= 1;
		end
	else
		begin
		gensticky_genpsticky_glbl_MIRQEN <= genpsticky_glbl_MIRQEN;
		end

logic unsigned [31:0] gensticky_genpsticky_glbl_MRETADDR;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpsticky_glbl_MRETADDR <= 0;
		end
	else
		begin
		gensticky_genpsticky_glbl_MRETADDR <= genpsticky_glbl_MRETADDR;
		end

logic unsigned [0:0] gensticky_genmcopipe_instr_mem_wr_done;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_instr_mem_wr_done <= 0;
		end
	else
		begin
		gensticky_genmcopipe_instr_mem_wr_done <= genmcopipe_instr_mem_wr_done;
		end

logic unsigned [0:0] gensticky_genmcopipe_instr_mem_rd_done;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_instr_mem_rd_done <= 0;
		end
	else
		begin
		gensticky_genmcopipe_instr_mem_rd_done <= genmcopipe_instr_mem_rd_done;
		end

logic unsigned [0:0] gensticky_genmcopipe_instr_mem_full_flag;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_instr_mem_full_flag <= 0;
		end
	else
		begin
		gensticky_genmcopipe_instr_mem_full_flag <= genmcopipe_instr_mem_full_flag;
		end

logic unsigned [0:0] gensticky_genmcopipe_instr_mem_empty_flag;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_instr_mem_empty_flag <= 1;
		end
	else
		begin
		gensticky_genmcopipe_instr_mem_empty_flag <= genmcopipe_instr_mem_empty_flag;
		end

logic unsigned [0:0] gensticky_genmcopipe_instr_mem_wr_ptr;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_instr_mem_wr_ptr <= 0;
		end
	else
		begin
		gensticky_genmcopipe_instr_mem_wr_ptr <= genmcopipe_instr_mem_wr_ptr;
		end

logic unsigned [0:0] gensticky_genmcopipe_instr_mem_rd_ptr;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_instr_mem_rd_ptr <= 0;
		end
	else
		begin
		gensticky_genmcopipe_instr_mem_rd_ptr <= genmcopipe_instr_mem_rd_ptr;
		end

logic unsigned [0:0] gensticky_genmcopipe_data_mem_wr_done;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_data_mem_wr_done <= 0;
		end
	else
		begin
		gensticky_genmcopipe_data_mem_wr_done <= genmcopipe_data_mem_wr_done;
		end

logic unsigned [0:0] gensticky_genmcopipe_data_mem_rd_done;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_data_mem_rd_done <= 0;
		end
	else
		begin
		gensticky_genmcopipe_data_mem_rd_done <= genmcopipe_data_mem_rd_done;
		end

logic unsigned [0:0] gensticky_genmcopipe_data_mem_full_flag;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_data_mem_full_flag <= 0;
		end
	else
		begin
		gensticky_genmcopipe_data_mem_full_flag <= genmcopipe_data_mem_full_flag;
		end

logic unsigned [0:0] gensticky_genmcopipe_data_mem_empty_flag;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_data_mem_empty_flag <= 1;
		end
	else
		begin
		gensticky_genmcopipe_data_mem_empty_flag <= genmcopipe_data_mem_empty_flag;
		end

logic unsigned [0:0] gensticky_genmcopipe_data_mem_wr_ptr;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_data_mem_wr_ptr <= 0;
		end
	else
		begin
		gensticky_genmcopipe_data_mem_wr_ptr <= genmcopipe_data_mem_wr_ptr;
		end

logic unsigned [0:0] gensticky_genmcopipe_data_mem_rd_ptr;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_data_mem_rd_ptr <= 0;
		end
	else
		begin
		gensticky_genmcopipe_data_mem_rd_ptr <= genmcopipe_data_mem_rd_ptr;
		end

logic unsigned [0:0] gensticky_genpstage_IFETCH_genpctrl_active_glbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IFETCH_genpctrl_active_glbl <= 0;
		end
	else
		begin
		gensticky_genpstage_IFETCH_genpctrl_active_glbl <= genpstage_IFETCH_genpctrl_active_glbl;
		end

logic unsigned [0:0] gensticky_genpstage_IFETCH_genpctrl_stalled_glbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IFETCH_genpctrl_stalled_glbl <= 0;
		end
	else
		begin
		gensticky_genpstage_IFETCH_genpctrl_stalled_glbl <= genpstage_IFETCH_genpctrl_stalled_glbl;
		end

logic unsigned [0:0] gensticky_genpstage_IFETCH_genpctrl_killed_glbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IFETCH_genpctrl_killed_glbl <= 0;
		end
	else
		begin
		gensticky_genpstage_IFETCH_genpctrl_killed_glbl <= genpstage_IFETCH_genpctrl_killed_glbl;
		end

logic unsigned [0:0] gensticky_genpstage_IDECODE_genpctrl_active_glbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IDECODE_genpctrl_active_glbl <= 0;
		end
	else
		begin
		gensticky_genpstage_IDECODE_genpctrl_active_glbl <= genpstage_IDECODE_genpctrl_active_glbl;
		end

logic unsigned [0:0] gensticky_genpstage_IDECODE_genpctrl_stalled_glbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IDECODE_genpctrl_stalled_glbl <= 0;
		end
	else
		begin
		gensticky_genpstage_IDECODE_genpctrl_stalled_glbl <= genpstage_IDECODE_genpctrl_stalled_glbl;
		end

logic unsigned [0:0] gensticky_genpstage_IDECODE_genpctrl_killed_glbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IDECODE_genpctrl_killed_glbl <= 0;
		end
	else
		begin
		gensticky_genpstage_IDECODE_genpctrl_killed_glbl <= genpstage_IDECODE_genpctrl_killed_glbl;
		end

logic unsigned [0:0] gensticky_genpstage_EXEC_genpctrl_active_glbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_genpctrl_active_glbl <= 0;
		end
	else
		begin
		gensticky_genpstage_EXEC_genpctrl_active_glbl <= genpstage_EXEC_genpctrl_active_glbl;
		end

logic unsigned [0:0] gensticky_genpstage_EXEC_genpctrl_stalled_glbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_genpctrl_stalled_glbl <= 0;
		end
	else
		begin
		gensticky_genpstage_EXEC_genpctrl_stalled_glbl <= genpstage_EXEC_genpctrl_stalled_glbl;
		end

logic unsigned [0:0] gensticky_genpstage_EXEC_genpctrl_killed_glbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_genpctrl_killed_glbl <= 0;
		end
	else
		begin
		gensticky_genpstage_EXEC_genpctrl_killed_glbl <= genpstage_EXEC_genpctrl_killed_glbl;
		end

logic unsigned [0:0] gensticky_genpstage_MEM_genpctrl_active_glbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_MEM_genpctrl_active_glbl <= 0;
		end
	else
		begin
		gensticky_genpstage_MEM_genpctrl_active_glbl <= genpstage_MEM_genpctrl_active_glbl;
		end

logic unsigned [0:0] gensticky_genpstage_MEM_genpctrl_stalled_glbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_MEM_genpctrl_stalled_glbl <= 0;
		end
	else
		begin
		gensticky_genpstage_MEM_genpctrl_stalled_glbl <= genpstage_MEM_genpctrl_stalled_glbl;
		end

logic unsigned [0:0] gensticky_genpstage_MEM_genpctrl_killed_glbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_MEM_genpctrl_killed_glbl <= 0;
		end
	else
		begin
		gensticky_genpstage_MEM_genpctrl_killed_glbl <= genpstage_MEM_genpctrl_killed_glbl;
		end

logic unsigned [0:0] gensticky_genpstage_WB_genpctrl_active_glbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_WB_genpctrl_active_glbl <= 0;
		end
	else
		begin
		gensticky_genpstage_WB_genpctrl_active_glbl <= genpstage_WB_genpctrl_active_glbl;
		end

logic unsigned [0:0] gensticky_genpstage_WB_genpctrl_stalled_glbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_WB_genpctrl_stalled_glbl <= 0;
		end
	else
		begin
		gensticky_genpstage_WB_genpctrl_stalled_glbl <= genpstage_WB_genpctrl_stalled_glbl;
		end

logic unsigned [0:0] gensticky_genpstage_WB_genpctrl_killed_glbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_WB_genpctrl_killed_glbl <= 0;
		end
	else
		begin
		gensticky_genpstage_WB_genpctrl_killed_glbl <= genpstage_WB_genpctrl_killed_glbl;
		end

logic unsigned [0:0] gensticky_genpstage_IFETCH_instr_req_done;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IFETCH_instr_req_done <= 0;
		end
	else
		begin
		gensticky_genpstage_IFETCH_instr_req_done <= genpstage_IFETCH_instr_req_done;
		end

logic unsigned [0:0] gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_if_id;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_if_id <= 0;
		end
	else
		begin
		gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_if_id <= genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_if_id;
		end

logic unsigned [0:0] gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending <= 0;
		end
	else
		begin
		gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending <= genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
		end

logic unsigned [0:0] gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_tid;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_tid <= 0;
		end
	else
		begin
		gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_tid <= genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_tid;
		end

logic unsigned [0:0] gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_resp_done;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_resp_done <= 0;
		end
	else
		begin
		gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_resp_done <= genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_resp_done;
		end

logic unsigned [31:0] gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata <= 0;
		end
	else
		begin
		gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata <= genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata;
		end

logic unsigned [31:0] gensticky_genpstage_IDECODE_rs1_rdata;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IDECODE_rs1_rdata <= 0;
		end
	else
		begin
		gensticky_genpstage_IDECODE_rs1_rdata <= genpstage_IDECODE_rs1_rdata;
		end

logic unsigned [31:0] gensticky_genpstage_IDECODE_rs2_rdata;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IDECODE_rs2_rdata <= 0;
		end
	else
		begin
		gensticky_genpstage_IDECODE_rs2_rdata <= genpstage_IDECODE_rs2_rdata;
		end

logic unsigned [0:0] gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_if_id;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_if_id <= 0;
		end
	else
		begin
		gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_if_id <= genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_if_id;
		end

logic unsigned [0:0] gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdreq_pending <= 0;
		end
	else
		begin
		gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdreq_pending <= genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
		end

logic unsigned [0:0] gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_tid;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_tid <= 0;
		end
	else
		begin
		gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_tid <= genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_tid;
		end

logic unsigned [0:0] gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_resp_done;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_resp_done <= 0;
		end
	else
		begin
		gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_resp_done <= genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_resp_done;
		end

logic unsigned [31:0] gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata <= 0;
		end
	else
		begin
		gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata <= genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata;
		end

logic unsigned [31:0] gensticky_genpstage_IDECODE_curinstr_addr_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IDECODE_curinstr_addr_genglbl <= 0;
		end
	else
		begin
		gensticky_genpstage_IDECODE_curinstr_addr_genglbl <= genpstage_IDECODE_curinstr_addr_genglbl;
		end

logic unsigned [31:0] gensticky_genpstage_IDECODE_nextinstr_addr_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IDECODE_nextinstr_addr_genglbl <= 0;
		end
	else
		begin
		gensticky_genpstage_IDECODE_nextinstr_addr_genglbl <= genpstage_IDECODE_nextinstr_addr_genglbl;
		end

logic unsigned [7:0] gensticky_genpstage_EXEC_irq_mcause;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_irq_mcause <= 0;
		end
	else
		begin
		gensticky_genpstage_EXEC_irq_mcause <= genpstage_EXEC_irq_mcause;
		end

logic unsigned [0:0] gensticky_genpstage_EXEC_irq_recv;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_irq_recv <= 0;
		end
	else
		begin
		gensticky_genpstage_EXEC_irq_recv <= genpstage_EXEC_irq_recv;
		end

logic unsigned [31:0] gensticky_genpstage_EXEC_rs2_rdata;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_rs2_rdata <= 0;
		end
	else
		begin
		gensticky_genpstage_EXEC_rs2_rdata <= genpstage_EXEC_rs2_rdata;
		end

logic unsigned [0:0] gensticky_genpstage_EXEC_rd_req_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_rd_req_genglbl <= 0;
		end
	else
		begin
		gensticky_genpstage_EXEC_rd_req_genglbl <= genpstage_EXEC_rd_req_genglbl;
		end

logic unsigned [4:0] gensticky_genpstage_EXEC_rd_addr_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_rd_addr_genglbl <= 0;
		end
	else
		begin
		gensticky_genpstage_EXEC_rd_addr_genglbl <= genpstage_EXEC_rd_addr_genglbl;
		end

logic unsigned [31:0] gensticky_genpstage_EXEC_curinstr_addr_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_curinstr_addr_genglbl <= 0;
		end
	else
		begin
		gensticky_genpstage_EXEC_curinstr_addr_genglbl <= genpstage_EXEC_curinstr_addr_genglbl;
		end

logic unsigned [0:0] gensticky_genpstage_EXEC_mret_req_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_mret_req_genglbl <= 0;
		end
	else
		begin
		gensticky_genpstage_EXEC_mret_req_genglbl <= genpstage_EXEC_mret_req_genglbl;
		end

logic unsigned [32:0] gensticky_genpstage_EXEC_alu_op1_wide_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_alu_op1_wide_genglbl <= 0;
		end
	else
		begin
		gensticky_genpstage_EXEC_alu_op1_wide_genglbl <= genpstage_EXEC_alu_op1_wide_genglbl;
		end

logic unsigned [0:0] gensticky_genpstage_EXEC_alu_req_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_alu_req_genglbl <= 0;
		end
	else
		begin
		gensticky_genpstage_EXEC_alu_req_genglbl <= genpstage_EXEC_alu_req_genglbl;
		end

logic unsigned [3:0] gensticky_genpstage_EXEC_alu_opcode_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_alu_opcode_genglbl <= 0;
		end
	else
		begin
		gensticky_genpstage_EXEC_alu_opcode_genglbl <= genpstage_EXEC_alu_opcode_genglbl;
		end

logic unsigned [32:0] gensticky_genpstage_EXEC_alu_op2_wide_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_alu_op2_wide_genglbl <= 0;
		end
	else
		begin
		gensticky_genpstage_EXEC_alu_op2_wide_genglbl <= genpstage_EXEC_alu_op2_wide_genglbl;
		end

logic unsigned [31:0] gensticky_genpstage_EXEC_alu_op1_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_alu_op1_genglbl <= 0;
		end
	else
		begin
		gensticky_genpstage_EXEC_alu_op1_genglbl <= genpstage_EXEC_alu_op1_genglbl;
		end

logic unsigned [31:0] gensticky_genpstage_EXEC_alu_op2_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_alu_op2_genglbl <= 0;
		end
	else
		begin
		gensticky_genpstage_EXEC_alu_op2_genglbl <= genpstage_EXEC_alu_op2_genglbl;
		end

logic unsigned [0:0] gensticky_genpstage_EXEC_alu_unsigned_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_alu_unsigned_genglbl <= 0;
		end
	else
		begin
		gensticky_genpstage_EXEC_alu_unsigned_genglbl <= genpstage_EXEC_alu_unsigned_genglbl;
		end

logic unsigned [2:0] gensticky_genpstage_EXEC_rd_source_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_rd_source_genglbl <= 1;
		end
	else
		begin
		gensticky_genpstage_EXEC_rd_source_genglbl <= genpstage_EXEC_rd_source_genglbl;
		end

logic unsigned [31:0] gensticky_genpstage_EXEC_immediate_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_immediate_genglbl <= 0;
		end
	else
		begin
		gensticky_genpstage_EXEC_immediate_genglbl <= genpstage_EXEC_immediate_genglbl;
		end

logic unsigned [31:0] gensticky_genpstage_EXEC_nextinstr_addr_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_nextinstr_addr_genglbl <= 0;
		end
	else
		begin
		gensticky_genpstage_EXEC_nextinstr_addr_genglbl <= genpstage_EXEC_nextinstr_addr_genglbl;
		end

logic unsigned [31:0] gensticky_genpstage_EXEC_csr_rdata_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_csr_rdata_genglbl <= 0;
		end
	else
		begin
		gensticky_genpstage_EXEC_csr_rdata_genglbl <= genpstage_EXEC_csr_rdata_genglbl;
		end

logic unsigned [0:0] gensticky_genpstage_EXEC_jump_src_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_jump_src_genglbl <= 0;
		end
	else
		begin
		gensticky_genpstage_EXEC_jump_src_genglbl <= genpstage_EXEC_jump_src_genglbl;
		end

logic unsigned [0:0] gensticky_genpstage_EXEC_jump_req_cond_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_jump_req_cond_genglbl <= 0;
		end
	else
		begin
		gensticky_genpstage_EXEC_jump_req_cond_genglbl <= genpstage_EXEC_jump_req_cond_genglbl;
		end

logic unsigned [2:0] gensticky_genpstage_EXEC_funct3_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_funct3_genglbl <= 0;
		end
	else
		begin
		gensticky_genpstage_EXEC_funct3_genglbl <= genpstage_EXEC_funct3_genglbl;
		end

logic unsigned [0:0] gensticky_genpstage_EXEC_jump_req_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_jump_req_genglbl <= 0;
		end
	else
		begin
		gensticky_genpstage_EXEC_jump_req_genglbl <= genpstage_EXEC_jump_req_genglbl;
		end

logic unsigned [0:0] gensticky_genpstage_EXEC_mem_req_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_mem_req_genglbl <= 0;
		end
	else
		begin
		gensticky_genpstage_EXEC_mem_req_genglbl <= genpstage_EXEC_mem_req_genglbl;
		end

logic unsigned [0:0] gensticky_genpstage_EXEC_mem_cmd_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_mem_cmd_genglbl <= 0;
		end
	else
		begin
		gensticky_genpstage_EXEC_mem_cmd_genglbl <= genpstage_EXEC_mem_cmd_genglbl;
		end

logic unsigned [0:0] gensticky_genpstage_MEM_data_req_done;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_MEM_data_req_done <= 0;
		end
	else
		begin
		gensticky_genpstage_MEM_data_req_done <= genpstage_MEM_data_req_done;
		end

logic unsigned [0:0] gensticky_genpstage_MEM_genmcopipe_handle_data_mem_genvar_if_id;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_MEM_genmcopipe_handle_data_mem_genvar_if_id <= 0;
		end
	else
		begin
		gensticky_genpstage_MEM_genmcopipe_handle_data_mem_genvar_if_id <= genpstage_MEM_genmcopipe_handle_data_mem_genvar_if_id;
		end

logic unsigned [0:0] gensticky_genpstage_MEM_genmcopipe_handle_data_mem_genvar_rdreq_pending;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_MEM_genmcopipe_handle_data_mem_genvar_rdreq_pending <= 0;
		end
	else
		begin
		gensticky_genpstage_MEM_genmcopipe_handle_data_mem_genvar_rdreq_pending <= genpstage_MEM_genmcopipe_handle_data_mem_genvar_rdreq_pending;
		end

logic unsigned [0:0] gensticky_genpstage_MEM_genmcopipe_handle_data_mem_genvar_tid;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_MEM_genmcopipe_handle_data_mem_genvar_tid <= 0;
		end
	else
		begin
		gensticky_genpstage_MEM_genmcopipe_handle_data_mem_genvar_tid <= genpstage_MEM_genmcopipe_handle_data_mem_genvar_tid;
		end

logic unsigned [0:0] gensticky_genpstage_MEM_genmcopipe_handle_data_mem_genvar_resp_done;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_MEM_genmcopipe_handle_data_mem_genvar_resp_done <= 0;
		end
	else
		begin
		gensticky_genpstage_MEM_genmcopipe_handle_data_mem_genvar_resp_done <= genpstage_MEM_genmcopipe_handle_data_mem_genvar_resp_done;
		end

logic unsigned [31:0] gensticky_genpstage_MEM_genmcopipe_handle_data_mem_genvar_rdata;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_MEM_genmcopipe_handle_data_mem_genvar_rdata <= 0;
		end
	else
		begin
		gensticky_genpstage_MEM_genmcopipe_handle_data_mem_genvar_rdata <= genpstage_MEM_genmcopipe_handle_data_mem_genvar_rdata;
		end

logic unsigned [0:0] gensticky_genpstage_MEM_rd_req_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_MEM_rd_req_genglbl <= 0;
		end
	else
		begin
		gensticky_genpstage_MEM_rd_req_genglbl <= genpstage_MEM_rd_req_genglbl;
		end

logic unsigned [4:0] gensticky_genpstage_MEM_rd_addr_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_MEM_rd_addr_genglbl <= 0;
		end
	else
		begin
		gensticky_genpstage_MEM_rd_addr_genglbl <= genpstage_MEM_rd_addr_genglbl;
		end

logic unsigned [0:0] gensticky_genpstage_MEM_rd_rdy_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_MEM_rd_rdy_genglbl <= 0;
		end
	else
		begin
		gensticky_genpstage_MEM_rd_rdy_genglbl <= genpstage_MEM_rd_rdy_genglbl;
		end

logic unsigned [31:0] gensticky_genpstage_MEM_rd_wdata_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_MEM_rd_wdata_genglbl <= 0;
		end
	else
		begin
		gensticky_genpstage_MEM_rd_wdata_genglbl <= genpstage_MEM_rd_wdata_genglbl;
		end

logic unsigned [0:0] gensticky_genpstage_MEM_jump_req_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_MEM_jump_req_genglbl <= 0;
		end
	else
		begin
		gensticky_genpstage_MEM_jump_req_genglbl <= genpstage_MEM_jump_req_genglbl;
		end

logic unsigned [31:0] gensticky_genpstage_MEM_jump_vector_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_MEM_jump_vector_genglbl <= 0;
		end
	else
		begin
		gensticky_genpstage_MEM_jump_vector_genglbl <= genpstage_MEM_jump_vector_genglbl;
		end

logic unsigned [0:0] gensticky_genpstage_MEM_mem_req_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_MEM_mem_req_genglbl <= 0;
		end
	else
		begin
		gensticky_genpstage_MEM_mem_req_genglbl <= genpstage_MEM_mem_req_genglbl;
		end

logic unsigned [31:0] gensticky_genpstage_MEM_mem_addr_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_MEM_mem_addr_genglbl <= 0;
		end
	else
		begin
		gensticky_genpstage_MEM_mem_addr_genglbl <= genpstage_MEM_mem_addr_genglbl;
		end

logic unsigned [31:0] gensticky_genpstage_MEM_mem_wdata_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_MEM_mem_wdata_genglbl <= 0;
		end
	else
		begin
		gensticky_genpstage_MEM_mem_wdata_genglbl <= genpstage_MEM_mem_wdata_genglbl;
		end

logic unsigned [0:0] gensticky_genpstage_MEM_mem_cmd_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_MEM_mem_cmd_genglbl <= 0;
		end
	else
		begin
		gensticky_genpstage_MEM_mem_cmd_genglbl <= genpstage_MEM_mem_cmd_genglbl;
		end

logic unsigned [2:0] gensticky_genpstage_MEM_rd_source_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_MEM_rd_source_genglbl <= 1;
		end
	else
		begin
		gensticky_genpstage_MEM_rd_source_genglbl <= genpstage_MEM_rd_source_genglbl;
		end

logic unsigned [0:0] gensticky_genpstage_WB_genmcopipe_handle_data_mem_genvar_if_id;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_WB_genmcopipe_handle_data_mem_genvar_if_id <= 0;
		end
	else
		begin
		gensticky_genpstage_WB_genmcopipe_handle_data_mem_genvar_if_id <= genpstage_WB_genmcopipe_handle_data_mem_genvar_if_id;
		end

logic unsigned [0:0] gensticky_genpstage_WB_genmcopipe_handle_data_mem_genvar_rdreq_pending;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_WB_genmcopipe_handle_data_mem_genvar_rdreq_pending <= 0;
		end
	else
		begin
		gensticky_genpstage_WB_genmcopipe_handle_data_mem_genvar_rdreq_pending <= genpstage_WB_genmcopipe_handle_data_mem_genvar_rdreq_pending;
		end

logic unsigned [0:0] gensticky_genpstage_WB_genmcopipe_handle_data_mem_genvar_tid;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_WB_genmcopipe_handle_data_mem_genvar_tid <= 0;
		end
	else
		begin
		gensticky_genpstage_WB_genmcopipe_handle_data_mem_genvar_tid <= genpstage_WB_genmcopipe_handle_data_mem_genvar_tid;
		end

logic unsigned [0:0] gensticky_genpstage_WB_genmcopipe_handle_data_mem_genvar_resp_done;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_WB_genmcopipe_handle_data_mem_genvar_resp_done <= 0;
		end
	else
		begin
		gensticky_genpstage_WB_genmcopipe_handle_data_mem_genvar_resp_done <= genpstage_WB_genmcopipe_handle_data_mem_genvar_resp_done;
		end

logic unsigned [31:0] gensticky_genpstage_WB_genmcopipe_handle_data_mem_genvar_rdata;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_WB_genmcopipe_handle_data_mem_genvar_rdata <= 0;
		end
	else
		begin
		gensticky_genpstage_WB_genmcopipe_handle_data_mem_genvar_rdata <= genpstage_WB_genmcopipe_handle_data_mem_genvar_rdata;
		end

logic unsigned [0:0] gensticky_genpstage_WB_rd_req_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_WB_rd_req_genglbl <= 0;
		end
	else
		begin
		gensticky_genpstage_WB_rd_req_genglbl <= genpstage_WB_rd_req_genglbl;
		end

logic unsigned [4:0] gensticky_genpstage_WB_rd_addr_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_WB_rd_addr_genglbl <= 0;
		end
	else
		begin
		gensticky_genpstage_WB_rd_addr_genglbl <= genpstage_WB_rd_addr_genglbl;
		end

logic unsigned [0:0] gensticky_genpstage_WB_rd_rdy_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_WB_rd_rdy_genglbl <= 0;
		end
	else
		begin
		gensticky_genpstage_WB_rd_rdy_genglbl <= genpstage_WB_rd_rdy_genglbl;
		end

logic unsigned [31:0] gensticky_genpstage_WB_rd_wdata_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_WB_rd_wdata_genglbl <= 0;
		end
	else
		begin
		gensticky_genpstage_WB_rd_wdata_genglbl <= genpstage_WB_rd_wdata_genglbl;
		end

logic unsigned [0:0] gensticky_genpstage_WB_mem_req_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_WB_mem_req_genglbl <= 0;
		end
	else
		begin
		gensticky_genpstage_WB_mem_req_genglbl <= genpstage_WB_mem_req_genglbl;
		end

logic unsigned [0:0] gensticky_genpstage_WB_mem_cmd_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_WB_mem_cmd_genglbl <= 0;
		end
	else
		begin
		gensticky_genpstage_WB_mem_cmd_genglbl <= genpstage_WB_mem_cmd_genglbl;
		end

logic unsigned [2:0] gensticky_genpstage_WB_rd_source_genglbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_WB_rd_source_genglbl <= 1;
		end
	else
		begin
		gensticky_genpstage_WB_rd_source_genglbl <= genpstage_WB_rd_source_genglbl;
		end


always @*
	begin
	genpstage_WB_genpctrl_new = 32'd0;
	genpstage_WB_genpctrl_stalled_glbl = 32'd0;
	gen424_cyclix_var = 32'd0;
	genpstage_WB_genpctrl_active_glbl = 32'd0;
	gen432_cyclix_var = 32'd0;
	gen454_pipex_mcopipe_rdata = 32'd0;
	genmcopipe_data_mem_resp_genfifo_buf_req = 32'd0;
	genmcopipe_data_mem_resp_genfifo_ack_o = 32'd0;
	gen8_rtl_var = 32'd0;
	genpstage_WB_genmcopipe_handle_data_mem_genvar_rdreq_pending = 32'd0;
	genpstage_WB_genmcopipe_handle_data_mem_genvar_resp_done = 32'd0;
	genpstage_WB_genmcopipe_handle_data_mem_genvar_rdata = 32'd0;
	genmcopipe_data_mem_rd_done = 32'd0;
	gen6_rtl_var = 32'd0;
	gen7_rtl_var = 32'd0;
	gen433_cyclix_var = 32'd0;
	gen9_rtl_var = 32'd0;
	gen430_cyclix_var = 32'd0;
	gen431_cyclix_var = 32'd0;
	gen5_rtl_var = 32'd0;
	gen428_cyclix_var = 32'd0;
	gen429_cyclix_var = 32'd0;
	gen4_rtl_var = 32'd0;
	genpstage_WB_genpctrl_killed_glbl = 32'd0;
	gen435_cyclix_var = 32'd0;
	gen11_rtl_var = 32'd0;
	gen427_cyclix_var = 32'd0;
	gen3_rtl_var = 32'd0;
	gen455_pipex_genpstage_WB_mcopipe_rdreq_inprogress = 32'd0;
	gen434_cyclix_var = 32'd0;
	gen10_rtl_var = 32'd0;
	genpstage_WB_mem_rdata = 32'd0;
	genpstage_WB_rd_rdy = 32'd0;
	gen470_cyclix_var = 32'd0;
	gen15_rtl_var = 32'd0;
	gen448_pipex_var = 32'd0;
	gen449_pipex_var = 32'd0;
	gen471_cyclix_var = 32'd0;
	gen16_rtl_var = 32'd0;
	gen450_pipex_var = 32'd0;
	gen472_cyclix_var = 32'd0;
	gen17_rtl_var = 32'd0;
	gen446_pipex_var = 32'd0;
	gen447_pipex_var = 32'd0;
	gen469_cyclix_var = 32'd0;
	gen14_rtl_var = 32'd0;
	genpstage_WB_rd_wdata = 32'd0;
	gen230_pipex_syncreq = 32'd0;
	gen231_pipex_syncbuf[1] = 32'd0;
	gen231_pipex_syncbuf[2] = 32'd0;
	gen231_pipex_syncbuf[3] = 32'd0;
	gen231_pipex_syncbuf[4] = 32'd0;
	gen231_pipex_syncbuf[5] = 32'd0;
	gen231_pipex_syncbuf[6] = 32'd0;
	gen231_pipex_syncbuf[7] = 32'd0;
	gen231_pipex_syncbuf[8] = 32'd0;
	gen231_pipex_syncbuf[9] = 32'd0;
	gen231_pipex_syncbuf[10] = 32'd0;
	gen231_pipex_syncbuf[11] = 32'd0;
	gen231_pipex_syncbuf[12] = 32'd0;
	gen231_pipex_syncbuf[13] = 32'd0;
	gen231_pipex_syncbuf[14] = 32'd0;
	gen231_pipex_syncbuf[15] = 32'd0;
	gen231_pipex_syncbuf[16] = 32'd0;
	gen231_pipex_syncbuf[17] = 32'd0;
	gen231_pipex_syncbuf[18] = 32'd0;
	gen231_pipex_syncbuf[19] = 32'd0;
	gen231_pipex_syncbuf[20] = 32'd0;
	gen231_pipex_syncbuf[21] = 32'd0;
	gen231_pipex_syncbuf[22] = 32'd0;
	gen231_pipex_syncbuf[23] = 32'd0;
	gen231_pipex_syncbuf[24] = 32'd0;
	gen231_pipex_syncbuf[25] = 32'd0;
	gen231_pipex_syncbuf[26] = 32'd0;
	gen231_pipex_syncbuf[27] = 32'd0;
	gen231_pipex_syncbuf[28] = 32'd0;
	gen231_pipex_syncbuf[29] = 32'd0;
	gen231_pipex_syncbuf[30] = 32'd0;
	gen231_pipex_syncbuf[31] = 32'd0;
	genpstage_WB_genpctrl_finish = 32'd0;
	genpstage_WB_genpctrl_succ = 32'd0;
	gen479_cyclix_var = 32'd0;
	genpsticky_glbl_regfile[1] = 32'd0;
	genpsticky_glbl_regfile[2] = 32'd0;
	genpsticky_glbl_regfile[3] = 32'd0;
	genpsticky_glbl_regfile[4] = 32'd0;
	genpsticky_glbl_regfile[5] = 32'd0;
	genpsticky_glbl_regfile[6] = 32'd0;
	genpsticky_glbl_regfile[7] = 32'd0;
	genpsticky_glbl_regfile[8] = 32'd0;
	genpsticky_glbl_regfile[9] = 32'd0;
	genpsticky_glbl_regfile[10] = 32'd0;
	genpsticky_glbl_regfile[11] = 32'd0;
	genpsticky_glbl_regfile[12] = 32'd0;
	genpsticky_glbl_regfile[13] = 32'd0;
	genpsticky_glbl_regfile[14] = 32'd0;
	genpsticky_glbl_regfile[15] = 32'd0;
	genpsticky_glbl_regfile[16] = 32'd0;
	genpsticky_glbl_regfile[17] = 32'd0;
	genpsticky_glbl_regfile[18] = 32'd0;
	genpsticky_glbl_regfile[19] = 32'd0;
	genpsticky_glbl_regfile[20] = 32'd0;
	genpsticky_glbl_regfile[21] = 32'd0;
	genpsticky_glbl_regfile[22] = 32'd0;
	genpsticky_glbl_regfile[23] = 32'd0;
	genpsticky_glbl_regfile[24] = 32'd0;
	genpsticky_glbl_regfile[25] = 32'd0;
	genpsticky_glbl_regfile[26] = 32'd0;
	genpsticky_glbl_regfile[27] = 32'd0;
	genpsticky_glbl_regfile[28] = 32'd0;
	genpsticky_glbl_regfile[29] = 32'd0;
	genpsticky_glbl_regfile[30] = 32'd0;
	genpsticky_glbl_regfile[31] = 32'd0;
	gen480_cyclix_var = 32'd0;
	gen481_cyclix_var = 32'd0;
	gen482_cyclix_var = 32'd0;
	gen483_cyclix_var = 32'd0;
	gen484_cyclix_var = 32'd0;
	gen485_cyclix_var = 32'd0;
	gen486_cyclix_var = 32'd0;
	gen487_cyclix_var = 32'd0;
	gen488_cyclix_var = 32'd0;
	gen489_cyclix_var = 32'd0;
	gen490_cyclix_var = 32'd0;
	gen491_cyclix_var = 32'd0;
	gen492_cyclix_var = 32'd0;
	gen493_cyclix_var = 32'd0;
	gen494_cyclix_var = 32'd0;
	gen495_cyclix_var = 32'd0;
	gen496_cyclix_var = 32'd0;
	gen497_cyclix_var = 32'd0;
	gen498_cyclix_var = 32'd0;
	gen499_cyclix_var = 32'd0;
	gen500_cyclix_var = 32'd0;
	gen501_cyclix_var = 32'd0;
	gen502_cyclix_var = 32'd0;
	gen503_cyclix_var = 32'd0;
	gen504_cyclix_var = 32'd0;
	gen505_cyclix_var = 32'd0;
	gen506_cyclix_var = 32'd0;
	gen507_cyclix_var = 32'd0;
	gen508_cyclix_var = 32'd0;
	gen509_cyclix_var = 32'd0;
	gen478_cyclix_var = 32'd0;
	gen23_rtl_var = 32'd0;
	genpstage_MEM_genpctrl_new = 32'd0;
	genpstage_MEM_genpctrl_stalled_glbl = 32'd0;
	gen513_cyclix_var = 32'd0;
	genpstage_MEM_genpctrl_active_glbl = 32'd0;
	genpstage_MEM_data_req_done = 32'd0;
	genpstage_MEM_genmcopipe_handle_data_mem_genvar_if_id = 32'd0;
	genpstage_MEM_genmcopipe_handle_data_mem_genvar_rdreq_pending = 32'd0;
	genpstage_MEM_genmcopipe_handle_data_mem_genvar_tid = 32'd0;
	genpstage_MEM_genmcopipe_handle_data_mem_genvar_resp_done = 32'd0;
	genpstage_MEM_genmcopipe_handle_data_mem_genvar_rdata = 32'd0;
	gen522_cyclix_var = 32'd0;
	gen456_pipex_mcopipe_rdata = 32'd0;
	gen34_rtl_var = 32'd0;
	gen32_rtl_var = 32'd0;
	gen33_rtl_var = 32'd0;
	gen523_cyclix_var = 32'd0;
	gen35_rtl_var = 32'd0;
	gen520_cyclix_var = 32'd0;
	gen521_cyclix_var = 32'd0;
	gen31_rtl_var = 32'd0;
	gen518_cyclix_var = 32'd0;
	gen519_cyclix_var = 32'd0;
	gen30_rtl_var = 32'd0;
	genpstage_MEM_genpctrl_killed_glbl = 32'd0;
	gen525_cyclix_var = 32'd0;
	gen37_rtl_var = 32'd0;
	gen516_cyclix_var = 32'd0;
	gen28_rtl_var = 32'd0;
	gen517_cyclix_var = 32'd0;
	gen29_rtl_var = 32'd0;
	gen457_pipex_genpstage_MEM_mcopipe_rdreq_inprogress = 32'd0;
	gen524_cyclix_var = 32'd0;
	gen36_rtl_var = 32'd0;
	genpstage_MEM_genpctrl_flushreq = 32'd0;
	gen533_cyclix_var = 32'd0;
	genmcopipe_data_mem_req_genfifo_wdata_bo = '{default:32'd0};
	genmcopipe_data_mem_req_genfifo_req_o = 32'd0;
	gen46_rtl_var = 32'd0;
	gen47_rtl_var = 32'd0;
	genmcopipe_data_mem_req_genfifo_reqbuf_req = 32'd0;
	genmcopipe_data_mem_wr_done = 32'd0;
	gen442_pipex_var = 32'd0;
	gen535_cyclix_var = 32'd0;
	gen536_cyclix_var = 32'd0;
	gen49_rtl_var = 32'd0;
	gen458_pipex_req_struct = '{default:32'd0};
	gen44_rtl_var = 32'd0;
	gen45_rtl_var = 32'd0;
	gen534_cyclix_var = 32'd0;
	gen48_rtl_var = 32'd0;
	gen531_cyclix_var = 32'd0;
	gen532_cyclix_var = 32'd0;
	gen43_rtl_var = 32'd0;
	genpstage_MEM_data_busreq = '{default:32'd0};
	gen530_cyclix_var = 32'd0;
	gen42_rtl_var = 32'd0;
	gen440_pipex_var = 32'd0;
	gen441_pipex_var = 32'd0;
	gen529_cyclix_var = 32'd0;
	gen41_rtl_var = 32'd0;
	gen443_pipex_var = 32'd0;
	gen444_pipex_var = 32'd0;
	gen537_cyclix_var = 32'd0;
	gen50_rtl_var = 32'd0;
	genpstage_MEM_genpctrl_occupied = 32'd0;
	gen541_cyclix_var = 32'd0;
	gen53_rtl_var = 32'd0;
	gen540_cyclix_var = 32'd0;
	gen52_rtl_var = 32'd0;
	gen543_cyclix_var = 32'd0;
	gen55_rtl_var = 32'd0;
	genpstage_MEM_genpctrl_finish = 32'd0;
	genpstage_MEM_genpctrl_succ = 32'd0;
	genpsticky_glbl_jump_req_cmd = 32'd0;
	genpsticky_glbl_jump_vector_cmd = 32'd0;
	gen547_cyclix_var = 32'd0;
	gen59_rtl_var = 32'd0;
	gen548_cyclix_var = 32'd0;
	gen60_rtl_var = 32'd0;
	genpstage_WB_rd_rdy_genglbl = 32'd0;
	genpstage_WB_rd_wdata_genglbl = 32'd0;
	genpstage_WB_genmcopipe_handle_data_mem_genvar_if_id = 32'd0;
	genpstage_WB_genmcopipe_handle_data_mem_genvar_tid = 32'd0;
	genpstage_WB_rd_req_genglbl = 32'd0;
	genpstage_WB_rd_addr_genglbl = 32'd0;
	genpstage_WB_mem_req_genglbl = 32'd0;
	genpstage_WB_mem_cmd_genglbl = 32'd0;
	genpstage_WB_rd_source_genglbl = 32'd1;
	gen550_cyclix_var = 32'd0;
	gen62_rtl_var = 32'd0;
	genpstage_EXEC_genpctrl_new = 32'd0;
	genpstage_EXEC_genpctrl_stalled_glbl = 32'd0;
	gen553_cyclix_var = 32'd0;
	genpstage_EXEC_genpctrl_active_glbl = 32'd0;
	genpstage_EXEC_irq_mcause = 32'd0;
	genpstage_EXEC_irq_recv = 32'd0;
	genpstage_EXEC_genpctrl_killed_glbl = 32'd0;
	gen558_cyclix_var = 32'd0;
	gen68_rtl_var = 32'd0;
	gen556_cyclix_var = 32'd0;
	gen66_rtl_var = 32'd0;
	gen459_pipex_genpstage_EXEC_mcopipe_rdreq_inprogress = 32'd0;
	gen557_cyclix_var = 32'd0;
	gen67_rtl_var = 32'd0;
	gen563_cyclix_var = 32'd0;
	irq_fifo_genfifo_buf_req = 32'd0;
	irq_fifo_genfifo_ack_o = 32'd0;
	gen75_rtl_var = 32'd0;
	gen73_rtl_var = 32'd0;
	gen74_rtl_var = 32'd0;
	gen385_pipex_var = 32'd0;
	gen562_cyclix_var = 32'd0;
	gen72_rtl_var = 32'd0;
	genpsticky_glbl_MIRQEN = 32'd1;
	gen567_cyclix_var = 32'd0;
	gen78_rtl_var = 32'd0;
	genpsticky_glbl_CSR_MCAUSE = 32'd0;
	gen570_cyclix_var = 32'd0;
	gen80_rtl_var = 32'd0;
	genpsticky_glbl_MRETADDR = 32'd0;
	gen573_cyclix_var = 32'd0;
	gen82_rtl_var = 32'd0;
	genpstage_EXEC_jump_req = 32'd0;
	genpstage_EXEC_jump_req_cond = 32'd0;
	genpstage_EXEC_jump_src = 32'd0;
	genpstage_EXEC_rs1_req = 32'd0;
	genpstage_EXEC_rs2_req = 32'd0;
	genpstage_EXEC_rd_req = 32'd0;
	genpstage_EXEC_immediate = 32'd0;
	genpstage_EXEC_fencereq = 32'd0;
	genpstage_EXEC_ecallreq = 32'd0;
	genpstage_EXEC_ebreakreq = 32'd0;
	genpstage_EXEC_csrreq = 32'd0;
	genpstage_EXEC_alu_req = 32'd0;
	genpstage_EXEC_mem_req = 32'd0;
	gen565_cyclix_var = 32'd0;
	gen566_cyclix_var = 32'd0;
	gen77_rtl_var = 32'd0;
	gen568_cyclix_var = 32'd0;
	gen569_cyclix_var = 32'd0;
	gen79_rtl_var = 32'd0;
	gen571_cyclix_var = 32'd0;
	gen572_cyclix_var = 32'd0;
	gen81_rtl_var = 32'd0;
	gen383_pipex_var = 32'd0;
	gen384_pipex_var = 32'd0;
	gen561_cyclix_var = 32'd0;
	gen71_rtl_var = 32'd0;
	gen386_pipex_var = 32'd0;
	gen564_cyclix_var = 32'd0;
	gen76_rtl_var = 32'd0;
	gen577_cyclix_var = 32'd0;
	gen85_rtl_var = 32'd0;
	gen575_cyclix_var = 32'd0;
	gen576_cyclix_var = 32'd0;
	gen84_rtl_var = 32'd0;
	gen389_pipex_var = 32'd0;
	genpstage_EXEC_alu_result_wide = 32'd0;
	gen390_pipex_var = 32'd0;
	gen391_pipex_var = 32'd0;
	gen392_pipex_var = 32'd0;
	gen393_pipex_var = 32'd0;
	gen394_pipex_var = 32'd0;
	gen395_pipex_var = 32'd0;
	gen396_pipex_var = 32'd0;
	gen397_pipex_var = 32'd0;
	gen398_pipex_var = 32'd0;
	gen399_pipex_var = 32'd0;
	gen400_pipex_var = 32'd0;
	gen401_pipex_var = 32'd0;
	gen402_pipex_var = 32'd0;
	gen403_pipex_var = 32'd0;
	gen404_pipex_var = 32'd0;
	gen405_pipex_var = 32'd0;
	genpstage_EXEC_alu_overflow = 32'd0;
	gen406_pipex_var = 32'd0;
	genpstage_EXEC_alu_result = 32'd0;
	gen407_pipex_var = 32'd0;
	genpstage_EXEC_alu_CF = 32'd0;
	gen408_pipex_var = 32'd0;
	genpstage_EXEC_alu_SF = 32'd0;
	gen409_pipex_var = 32'd0;
	gen410_pipex_var = 32'd0;
	genpstage_EXEC_alu_ZF = 32'd0;
	gen411_pipex_var = 32'd0;
	gen412_pipex_var = 32'd0;
	gen413_pipex_var = 32'd0;
	gen414_pipex_var = 32'd0;
	gen415_pipex_var = 32'd0;
	gen416_pipex_var = 32'd0;
	gen417_pipex_var = 32'd0;
	gen418_pipex_var = 32'd0;
	gen419_pipex_var = 32'd0;
	gen420_pipex_var = 32'd0;
	gen421_pipex_var = 32'd0;
	gen422_pipex_var = 32'd0;
	gen423_pipex_var = 32'd0;
	gen424_pipex_var = 32'd0;
	genpstage_EXEC_alu_OF = 32'd0;
	gen425_pipex_var = 32'd0;
	gen579_cyclix_var = 32'd0;
	gen87_rtl_var = 32'd0;
	gen426_pipex_var = 32'd0;
	gen580_cyclix_var = 32'd0;
	gen88_rtl_var = 32'd0;
	genpstage_EXEC_rd_wdata = 32'd0;
	genpstage_EXEC_rd_rdy = 32'd0;
	genpstage_EXEC_jump_vector = 32'd0;
	gen429_pipex_var = 32'd0;
	gen582_cyclix_var = 32'd0;
	gen90_rtl_var = 32'd0;
	gen430_pipex_var = 32'd0;
	gen431_pipex_var = 32'd0;
	gen583_cyclix_var = 32'd0;
	gen91_rtl_var = 32'd0;
	gen432_pipex_var = 32'd0;
	gen584_cyclix_var = 32'd0;
	gen92_rtl_var = 32'd0;
	gen433_pipex_var = 32'd0;
	gen434_pipex_var = 32'd0;
	gen585_cyclix_var = 32'd0;
	gen93_rtl_var = 32'd0;
	gen435_pipex_var = 32'd0;
	gen586_cyclix_var = 32'd0;
	gen94_rtl_var = 32'd0;
	gen436_pipex_var = 32'd0;
	gen437_pipex_var = 32'd0;
	gen587_cyclix_var = 32'd0;
	gen95_rtl_var = 32'd0;
	genpstage_EXEC_genpctrl_occupied = 32'd0;
	gen591_cyclix_var = 32'd0;
	gen98_rtl_var = 32'd0;
	gen590_cyclix_var = 32'd0;
	gen97_rtl_var = 32'd0;
	genpstage_EXEC_genpctrl_finish = 32'd0;
	genpstage_EXEC_genpctrl_succ = 32'd0;
	genpstage_MEM_rd_req_genglbl = 32'd0;
	genpstage_MEM_rd_addr_genglbl = 32'd0;
	genpstage_MEM_rd_rdy_genglbl = 32'd0;
	genpstage_MEM_rd_wdata_genglbl = 32'd0;
	genpstage_MEM_jump_req_genglbl = 32'd0;
	genpstage_MEM_jump_vector_genglbl = 32'd0;
	genpstage_MEM_mem_req_genglbl = 32'd0;
	genpstage_MEM_mem_addr_genglbl = 32'd0;
	genpstage_MEM_mem_wdata_genglbl = 32'd0;
	genpstage_MEM_mem_cmd_genglbl = 32'd0;
	genpstage_MEM_rd_source_genglbl = 32'd1;
	gen595_cyclix_var = 32'd0;
	gen102_rtl_var = 32'd0;
	genpstage_IDECODE_genpctrl_new = 32'd0;
	genpstage_IDECODE_genpctrl_stalled_glbl = 32'd0;
	gen598_cyclix_var = 32'd0;
	genpstage_IDECODE_genpctrl_active_glbl = 32'd0;
	genpstage_IDECODE_rs1_rdata = 32'd0;
	genpstage_IDECODE_rs2_rdata = 32'd0;
	gen607_cyclix_var = 32'd0;
	gen460_pipex_mcopipe_rdata = 32'd0;
	genmcopipe_instr_mem_resp_genfifo_buf_req = 32'd0;
	genmcopipe_instr_mem_resp_genfifo_ack_o = 32'd0;
	gen112_rtl_var = 32'd0;
	genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdreq_pending = 32'd0;
	genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_resp_done = 32'd0;
	genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata = 32'd0;
	genmcopipe_instr_mem_rd_done = 32'd0;
	gen110_rtl_var = 32'd0;
	gen111_rtl_var = 32'd0;
	gen608_cyclix_var = 32'd0;
	gen113_rtl_var = 32'd0;
	gen605_cyclix_var = 32'd0;
	gen606_cyclix_var = 32'd0;
	gen109_rtl_var = 32'd0;
	gen603_cyclix_var = 32'd0;
	gen604_cyclix_var = 32'd0;
	gen108_rtl_var = 32'd0;
	genpstage_IDECODE_genpctrl_killed_glbl = 32'd0;
	gen610_cyclix_var = 32'd0;
	gen115_rtl_var = 32'd0;
	gen601_cyclix_var = 32'd0;
	gen106_rtl_var = 32'd0;
	gen602_cyclix_var = 32'd0;
	gen107_rtl_var = 32'd0;
	gen461_pipex_genpstage_IDECODE_mcopipe_rdreq_inprogress = 32'd0;
	gen609_cyclix_var = 32'd0;
	gen114_rtl_var = 32'd0;
	genpstage_IDECODE_instr_code = 32'd0;
	genpstage_IDECODE_alu_unsigned = 32'd0;
	genpstage_IDECODE_alu_opcode = 32'd0;
	genpstage_IDECODE_rd_source = 32'd1;
	gen281_pipex_var = 32'd0;
	gen282_pipex_var = 32'd0;
	genpstage_IDECODE_immediate = 32'd0;
	gen283_pipex_var = 32'd0;
	gen284_pipex_var = 32'd0;
	gen615_cyclix_var = 32'd0;
	gen120_rtl_var = 32'd0;
	gen285_pipex_var = 32'd0;
	gen616_cyclix_var = 32'd0;
	gen121_rtl_var = 32'd0;
	gen286_pipex_var = 32'd0;
	gen287_pipex_var = 32'd0;
	gen288_pipex_var = 32'd0;
	gen289_pipex_var = 32'd0;
	gen617_cyclix_var = 32'd0;
	gen122_rtl_var = 32'd0;
	gen290_pipex_var = 32'd0;
	gen618_cyclix_var = 32'd0;
	gen123_rtl_var = 32'd0;
	gen291_pipex_var = 32'd0;
	gen292_pipex_var = 32'd0;
	gen619_cyclix_var = 32'd0;
	gen124_rtl_var = 32'd0;
	gen293_pipex_var = 32'd0;
	gen620_cyclix_var = 32'd0;
	gen125_rtl_var = 32'd0;
	genpstage_IDECODE_ebreakreq = 32'd0;
	genpstage_IDECODE_ecallreq = 32'd0;
	gen294_pipex_var = 32'd0;
	gen295_pipex_var = 32'd0;
	gen621_cyclix_var = 32'd0;
	gen126_rtl_var = 32'd0;
	gen296_pipex_var = 32'd0;
	gen622_cyclix_var = 32'd0;
	gen127_rtl_var = 32'd0;
	genpstage_IDECODE_csrreq = 32'd0;
	genpstage_IDECODE_rs1_req = 32'd0;
	genpstage_IDECODE_rd_req = 32'd0;
	genpstage_IDECODE_op1_source = 32'd0;
	genpstage_IDECODE_op2_source = 32'd0;
	genpstage_IDECODE_alu_req = 32'd0;
	gen297_pipex_var = 32'd0;
	gen298_pipex_var = 32'd0;
	gen299_pipex_var = 32'd0;
	genpstage_IDECODE_jump_req = 32'd0;
	genpstage_IDECODE_jump_src = 32'd0;
	genpstage_IDECODE_rs2_req = 32'd0;
	genpstage_IDECODE_jump_req_cond = 32'd0;
	gen277_pipex_var = 32'd0;
	gen278_pipex_var = 32'd0;
	gen279_pipex_var = 32'd0;
	gen280_pipex_var = 32'd0;
	gen614_cyclix_var = 32'd0;
	gen119_rtl_var = 32'd0;
	genpstage_IDECODE_mem_req = 32'd0;
	genpstage_IDECODE_mem_cmd = 32'd0;
	genpstage_IDECODE_fencereq = 32'd0;
	genpstage_IDECODE_mem_be = 32'd0;
	genpstage_IDECODE_mret_req = 32'd0;
	genpstage_IDECODE_csr_rdata = 32'd0;
	gen324_pipex_var = 32'd0;
	gen322_pipex_var = 32'd0;
	gen323_pipex_var = 32'd0;
	gen694_cyclix_var = 32'd0;
	gen137_rtl_var = 32'd0;
	gen325_pipex_var = 32'd0;
	gen695_cyclix_var = 32'd0;
	gen138_rtl_var = 32'd0;
	gen319_pipex_var = 32'd0;
	gen320_pipex_var = 32'd0;
	gen321_pipex_var = 32'd0;
	gen693_cyclix_var = 32'd0;
	gen136_rtl_var = 32'd0;
	gen332_pipex_var = 32'd0;
	gen330_pipex_var = 32'd0;
	gen331_pipex_var = 32'd0;
	gen698_cyclix_var = 32'd0;
	gen141_rtl_var = 32'd0;
	gen333_pipex_var = 32'd0;
	gen699_cyclix_var = 32'd0;
	gen142_rtl_var = 32'd0;
	gen327_pipex_var = 32'd0;
	gen328_pipex_var = 32'd0;
	gen329_pipex_var = 32'd0;
	gen697_cyclix_var = 32'd0;
	gen140_rtl_var = 32'd0;
	gen318_pipex_var = 32'd0;
	gen692_cyclix_var = 32'd0;
	gen135_rtl_var = 32'd0;
	gen326_pipex_var = 32'd0;
	gen696_cyclix_var = 32'd0;
	gen139_rtl_var = 32'd0;
	gen344_pipex_var = 32'd0;
	gen342_pipex_var = 32'd0;
	gen343_pipex_var = 32'd0;
	gen703_cyclix_var = 32'd0;
	gen146_rtl_var = 32'd0;
	gen345_pipex_var = 32'd0;
	gen704_cyclix_var = 32'd0;
	gen147_rtl_var = 32'd0;
	gen339_pipex_var = 32'd0;
	gen340_pipex_var = 32'd0;
	gen341_pipex_var = 32'd0;
	gen702_cyclix_var = 32'd0;
	gen145_rtl_var = 32'd0;
	gen352_pipex_var = 32'd0;
	gen350_pipex_var = 32'd0;
	gen351_pipex_var = 32'd0;
	gen707_cyclix_var = 32'd0;
	gen150_rtl_var = 32'd0;
	gen353_pipex_var = 32'd0;
	gen708_cyclix_var = 32'd0;
	gen151_rtl_var = 32'd0;
	gen347_pipex_var = 32'd0;
	gen348_pipex_var = 32'd0;
	gen349_pipex_var = 32'd0;
	gen706_cyclix_var = 32'd0;
	gen149_rtl_var = 32'd0;
	gen338_pipex_var = 32'd0;
	gen701_cyclix_var = 32'd0;
	gen144_rtl_var = 32'd0;
	gen346_pipex_var = 32'd0;
	gen705_cyclix_var = 32'd0;
	gen148_rtl_var = 32'd0;
	gen364_pipex_var = 32'd0;
	gen362_pipex_var = 32'd0;
	gen363_pipex_var = 32'd0;
	gen712_cyclix_var = 32'd0;
	gen155_rtl_var = 32'd0;
	gen365_pipex_var = 32'd0;
	gen713_cyclix_var = 32'd0;
	gen156_rtl_var = 32'd0;
	gen359_pipex_var = 32'd0;
	gen360_pipex_var = 32'd0;
	gen361_pipex_var = 32'd0;
	gen711_cyclix_var = 32'd0;
	gen154_rtl_var = 32'd0;
	gen372_pipex_var = 32'd0;
	gen370_pipex_var = 32'd0;
	gen371_pipex_var = 32'd0;
	gen716_cyclix_var = 32'd0;
	gen159_rtl_var = 32'd0;
	gen373_pipex_var = 32'd0;
	gen717_cyclix_var = 32'd0;
	gen160_rtl_var = 32'd0;
	gen367_pipex_var = 32'd0;
	gen368_pipex_var = 32'd0;
	gen369_pipex_var = 32'd0;
	gen715_cyclix_var = 32'd0;
	gen158_rtl_var = 32'd0;
	gen358_pipex_var = 32'd0;
	gen710_cyclix_var = 32'd0;
	gen153_rtl_var = 32'd0;
	gen366_pipex_var = 32'd0;
	gen714_cyclix_var = 32'd0;
	gen157_rtl_var = 32'd0;
	genpstage_IDECODE_alu_op1 = 32'd0;
	genpstage_IDECODE_alu_op2 = 32'd0;
	gen375_pipex_var = 32'd0;
	genpstage_IDECODE_alu_op1_wide = 32'd0;
	gen376_pipex_var = 32'd0;
	genpstage_IDECODE_alu_op2_wide = 32'd0;
	gen378_pipex_var = 32'd0;
	gen379_pipex_var = 32'd0;
	gen380_pipex_var = 32'd0;
	gen381_pipex_var = 32'd0;
	genpstage_IDECODE_genpctrl_occupied = 32'd0;
	gen723_cyclix_var = 32'd0;
	gen165_rtl_var = 32'd0;
	gen722_cyclix_var = 32'd0;
	gen164_rtl_var = 32'd0;
	gen725_cyclix_var = 32'd0;
	gen167_rtl_var = 32'd0;
	genpstage_IDECODE_genpctrl_finish = 32'd0;
	genpstage_IDECODE_genpctrl_succ = 32'd0;
	genpstage_EXEC_jump_req_genglbl = 32'd0;
	genpstage_EXEC_jump_req_cond_genglbl = 32'd0;
	genpstage_EXEC_jump_src_genglbl = 32'd0;
	genpstage_EXEC_rd_req_genglbl = 32'd0;
	genpstage_EXEC_immediate_genglbl = 32'd0;
	genpstage_EXEC_alu_req_genglbl = 32'd0;
	genpstage_EXEC_mem_req_genglbl = 32'd0;
	genpstage_EXEC_rd_addr_genglbl = 32'd0;
	genpstage_EXEC_curinstr_addr_genglbl = 32'd0;
	genpstage_EXEC_mret_req_genglbl = 32'd0;
	genpstage_EXEC_alu_op1_wide_genglbl = 32'd0;
	genpstage_EXEC_alu_opcode_genglbl = 32'd0;
	genpstage_EXEC_alu_op2_wide_genglbl = 32'd0;
	genpstage_EXEC_alu_op1_genglbl = 32'd0;
	genpstage_EXEC_alu_op2_genglbl = 32'd0;
	genpstage_EXEC_alu_unsigned_genglbl = 32'd0;
	genpstage_EXEC_rd_source_genglbl = 32'd1;
	genpstage_EXEC_nextinstr_addr_genglbl = 32'd0;
	genpstage_EXEC_csr_rdata_genglbl = 32'd0;
	genpstage_EXEC_funct3_genglbl = 32'd0;
	genpstage_EXEC_rs2_rdata = 32'd0;
	genpstage_EXEC_mem_cmd_genglbl = 32'd0;
	gen729_cyclix_var = 32'd0;
	gen171_rtl_var = 32'd0;
	genpstage_IFETCH_genpctrl_new = 32'd0;
	genpstage_IFETCH_genpctrl_stalled_glbl = 32'd0;
	gen732_cyclix_var = 32'd0;
	genpstage_IFETCH_genpctrl_active_glbl = 32'd0;
	genpstage_IFETCH_genpctrl_killed_glbl = 32'd0;
	genpstage_IFETCH_instr_req_done = 32'd0;
	genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_if_id = 32'd0;
	genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending = 32'd0;
	genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_tid = 32'd0;
	genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_resp_done = 32'd0;
	genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata = 32'd0;
	gen741_cyclix_var = 32'd0;
	gen462_pipex_mcopipe_rdata = 32'd0;
	gen181_rtl_var = 32'd0;
	gen179_rtl_var = 32'd0;
	gen180_rtl_var = 32'd0;
	gen742_cyclix_var = 32'd0;
	gen182_rtl_var = 32'd0;
	gen739_cyclix_var = 32'd0;
	gen740_cyclix_var = 32'd0;
	gen178_rtl_var = 32'd0;
	gen737_cyclix_var = 32'd0;
	gen738_cyclix_var = 32'd0;
	gen177_rtl_var = 32'd0;
	gen745_cyclix_var = 32'd0;
	gen185_rtl_var = 32'd0;
	gen744_cyclix_var = 32'd0;
	gen184_rtl_var = 32'd0;
	gen746_cyclix_var = 32'd0;
	gen186_rtl_var = 32'd0;
	gen735_cyclix_var = 32'd0;
	gen175_rtl_var = 32'd0;
	gen736_cyclix_var = 32'd0;
	gen176_rtl_var = 32'd0;
	gen463_pipex_genpstage_IFETCH_mcopipe_rdreq_inprogress = 32'd0;
	gen743_cyclix_var = 32'd0;
	gen183_rtl_var = 32'd0;
	genpstage_IFETCH_curinstr_addr = 32'd0;
	gen753_cyclix_var = 32'd0;
	genmcopipe_instr_mem_req_genfifo_wdata_bo = '{default:32'd0};
	genmcopipe_instr_mem_req_genfifo_req_o = 32'd0;
	gen194_rtl_var = 32'd0;
	gen195_rtl_var = 32'd0;
	genmcopipe_instr_mem_req_genfifo_reqbuf_req = 32'd0;
	genmcopipe_instr_mem_wr_done = 32'd0;
	gen236_pipex_var = 32'd0;
	gen755_cyclix_var = 32'd0;
	gen756_cyclix_var = 32'd0;
	gen197_rtl_var = 32'd0;
	gen464_pipex_req_struct = '{default:32'd0};
	gen192_rtl_var = 32'd0;
	gen193_rtl_var = 32'd0;
	gen754_cyclix_var = 32'd0;
	gen196_rtl_var = 32'd0;
	gen751_cyclix_var = 32'd0;
	gen752_cyclix_var = 32'd0;
	gen191_rtl_var = 32'd0;
	gen750_cyclix_var = 32'd0;
	gen190_rtl_var = 32'd0;
	genpstage_IFETCH_genpctrl_occupied = 32'd0;
	gen761_cyclix_var = 32'd0;
	gen201_rtl_var = 32'd0;
	gen760_cyclix_var = 32'd0;
	gen200_rtl_var = 32'd0;
	gen763_cyclix_var = 32'd0;
	gen203_rtl_var = 32'd0;
	genpstage_IFETCH_genpctrl_finish = 32'd0;
	genpstage_IFETCH_genpctrl_succ = 32'd0;
	genpsticky_glbl_pc = 32'd512;
	gen767_cyclix_var = 32'd0;
	gen207_rtl_var = 32'd0;
	gen768_cyclix_var = 32'd0;
	gen208_rtl_var = 32'd0;
	genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_if_id = 32'd0;
	genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_tid = 32'd0;
	genpstage_IDECODE_curinstr_addr_genglbl = 32'd0;
	genpstage_IDECODE_nextinstr_addr_genglbl = 32'd0;
	gen770_cyclix_var = 32'd0;
	gen210_rtl_var = 32'd0;
	genmcopipe_instr_mem_empty_flag = 32'd1;
	genmcopipe_instr_mem_rd_ptr = 32'd0;
	genmcopipe_instr_mem_full_flag = 32'd0;
	gen773_cyclix_var = 32'd0;
	gen774_cyclix_var = 32'd0;
	gen212_rtl_var = 32'd0;
	genmcopipe_instr_mem_wr_ptr = 32'd0;
	gen776_cyclix_var = 32'd0;
	gen777_cyclix_var = 32'd0;
	gen214_rtl_var = 32'd0;
	genmcopipe_data_mem_empty_flag = 32'd1;
	genmcopipe_data_mem_rd_ptr = 32'd0;
	genmcopipe_data_mem_full_flag = 32'd0;
	gen779_cyclix_var = 32'd0;
	gen780_cyclix_var = 32'd0;
	gen216_rtl_var = 32'd0;
	genmcopipe_data_mem_wr_ptr = 32'd0;
	gen782_cyclix_var = 32'd0;
	gen783_cyclix_var = 32'd0;
	gen218_rtl_var = 32'd0;
	genmcopipe_instr_mem_wr_done = gensticky_genmcopipe_instr_mem_wr_done;
	genmcopipe_instr_mem_rd_done = gensticky_genmcopipe_instr_mem_rd_done;
	genmcopipe_data_mem_wr_done = gensticky_genmcopipe_data_mem_wr_done;
	genmcopipe_data_mem_rd_done = gensticky_genmcopipe_data_mem_rd_done;
	genpstage_WB_genpctrl_stalled_glbl = gensticky_genpstage_WB_genpctrl_stalled_glbl;
	genpstage_WB_genpctrl_active_glbl = gensticky_genpstage_WB_genpctrl_active_glbl;
	genpstage_WB_genmcopipe_handle_data_mem_genvar_rdreq_pending = gensticky_genpstage_WB_genmcopipe_handle_data_mem_genvar_rdreq_pending;
	genpstage_WB_genmcopipe_handle_data_mem_genvar_resp_done = gensticky_genpstage_WB_genmcopipe_handle_data_mem_genvar_resp_done;
	genpstage_WB_genmcopipe_handle_data_mem_genvar_rdata = gensticky_genpstage_WB_genmcopipe_handle_data_mem_genvar_rdata;
	genpstage_WB_genpctrl_killed_glbl = gensticky_genpstage_WB_genpctrl_killed_glbl;
	gen219_rtl_var = gensticky_genpsticky_glbl_regfile[1];
	genpsticky_glbl_regfile[1] = gen219_rtl_var;
	gen220_rtl_var = gensticky_genpsticky_glbl_regfile[2];
	genpsticky_glbl_regfile[2] = gen220_rtl_var;
	gen221_rtl_var = gensticky_genpsticky_glbl_regfile[3];
	genpsticky_glbl_regfile[3] = gen221_rtl_var;
	gen222_rtl_var = gensticky_genpsticky_glbl_regfile[4];
	genpsticky_glbl_regfile[4] = gen222_rtl_var;
	gen223_rtl_var = gensticky_genpsticky_glbl_regfile[5];
	genpsticky_glbl_regfile[5] = gen223_rtl_var;
	gen224_rtl_var = gensticky_genpsticky_glbl_regfile[6];
	genpsticky_glbl_regfile[6] = gen224_rtl_var;
	gen225_rtl_var = gensticky_genpsticky_glbl_regfile[7];
	genpsticky_glbl_regfile[7] = gen225_rtl_var;
	gen226_rtl_var = gensticky_genpsticky_glbl_regfile[8];
	genpsticky_glbl_regfile[8] = gen226_rtl_var;
	gen227_rtl_var = gensticky_genpsticky_glbl_regfile[9];
	genpsticky_glbl_regfile[9] = gen227_rtl_var;
	gen228_rtl_var = gensticky_genpsticky_glbl_regfile[10];
	genpsticky_glbl_regfile[10] = gen228_rtl_var;
	gen229_rtl_var = gensticky_genpsticky_glbl_regfile[11];
	genpsticky_glbl_regfile[11] = gen229_rtl_var;
	gen230_rtl_var = gensticky_genpsticky_glbl_regfile[12];
	genpsticky_glbl_regfile[12] = gen230_rtl_var;
	gen231_rtl_var = gensticky_genpsticky_glbl_regfile[13];
	genpsticky_glbl_regfile[13] = gen231_rtl_var;
	gen232_rtl_var = gensticky_genpsticky_glbl_regfile[14];
	genpsticky_glbl_regfile[14] = gen232_rtl_var;
	gen233_rtl_var = gensticky_genpsticky_glbl_regfile[15];
	genpsticky_glbl_regfile[15] = gen233_rtl_var;
	gen234_rtl_var = gensticky_genpsticky_glbl_regfile[16];
	genpsticky_glbl_regfile[16] = gen234_rtl_var;
	gen235_rtl_var = gensticky_genpsticky_glbl_regfile[17];
	genpsticky_glbl_regfile[17] = gen235_rtl_var;
	gen236_rtl_var = gensticky_genpsticky_glbl_regfile[18];
	genpsticky_glbl_regfile[18] = gen236_rtl_var;
	gen237_rtl_var = gensticky_genpsticky_glbl_regfile[19];
	genpsticky_glbl_regfile[19] = gen237_rtl_var;
	gen238_rtl_var = gensticky_genpsticky_glbl_regfile[20];
	genpsticky_glbl_regfile[20] = gen238_rtl_var;
	gen239_rtl_var = gensticky_genpsticky_glbl_regfile[21];
	genpsticky_glbl_regfile[21] = gen239_rtl_var;
	gen240_rtl_var = gensticky_genpsticky_glbl_regfile[22];
	genpsticky_glbl_regfile[22] = gen240_rtl_var;
	gen241_rtl_var = gensticky_genpsticky_glbl_regfile[23];
	genpsticky_glbl_regfile[23] = gen241_rtl_var;
	gen242_rtl_var = gensticky_genpsticky_glbl_regfile[24];
	genpsticky_glbl_regfile[24] = gen242_rtl_var;
	gen243_rtl_var = gensticky_genpsticky_glbl_regfile[25];
	genpsticky_glbl_regfile[25] = gen243_rtl_var;
	gen244_rtl_var = gensticky_genpsticky_glbl_regfile[26];
	genpsticky_glbl_regfile[26] = gen244_rtl_var;
	gen245_rtl_var = gensticky_genpsticky_glbl_regfile[27];
	genpsticky_glbl_regfile[27] = gen245_rtl_var;
	gen246_rtl_var = gensticky_genpsticky_glbl_regfile[28];
	genpsticky_glbl_regfile[28] = gen246_rtl_var;
	gen247_rtl_var = gensticky_genpsticky_glbl_regfile[29];
	genpsticky_glbl_regfile[29] = gen247_rtl_var;
	gen248_rtl_var = gensticky_genpsticky_glbl_regfile[30];
	genpsticky_glbl_regfile[30] = gen248_rtl_var;
	gen249_rtl_var = gensticky_genpsticky_glbl_regfile[31];
	genpsticky_glbl_regfile[31] = gen249_rtl_var;
	genpstage_MEM_genpctrl_stalled_glbl = gensticky_genpstage_MEM_genpctrl_stalled_glbl;
	genpstage_MEM_genpctrl_active_glbl = gensticky_genpstage_MEM_genpctrl_active_glbl;
	genpstage_MEM_data_req_done = gensticky_genpstage_MEM_data_req_done;
	genpstage_MEM_genmcopipe_handle_data_mem_genvar_if_id = gensticky_genpstage_MEM_genmcopipe_handle_data_mem_genvar_if_id;
	genpstage_MEM_genmcopipe_handle_data_mem_genvar_rdreq_pending = gensticky_genpstage_MEM_genmcopipe_handle_data_mem_genvar_rdreq_pending;
	genpstage_MEM_genmcopipe_handle_data_mem_genvar_tid = gensticky_genpstage_MEM_genmcopipe_handle_data_mem_genvar_tid;
	genpstage_MEM_genmcopipe_handle_data_mem_genvar_resp_done = gensticky_genpstage_MEM_genmcopipe_handle_data_mem_genvar_resp_done;
	genpstage_MEM_genmcopipe_handle_data_mem_genvar_rdata = gensticky_genpstage_MEM_genmcopipe_handle_data_mem_genvar_rdata;
	genpstage_MEM_genpctrl_killed_glbl = gensticky_genpstage_MEM_genpctrl_killed_glbl;
	genpsticky_glbl_jump_req_cmd = gensticky_genpsticky_glbl_jump_req_cmd;
	genpsticky_glbl_jump_vector_cmd = gensticky_genpsticky_glbl_jump_vector_cmd;
	genpstage_WB_rd_rdy_genglbl = gensticky_genpstage_WB_rd_rdy_genglbl;
	genpstage_WB_rd_wdata_genglbl = gensticky_genpstage_WB_rd_wdata_genglbl;
	genpstage_WB_genmcopipe_handle_data_mem_genvar_if_id = gensticky_genpstage_WB_genmcopipe_handle_data_mem_genvar_if_id;
	genpstage_WB_genmcopipe_handle_data_mem_genvar_tid = gensticky_genpstage_WB_genmcopipe_handle_data_mem_genvar_tid;
	genpstage_WB_rd_req_genglbl = gensticky_genpstage_WB_rd_req_genglbl;
	genpstage_WB_rd_addr_genglbl = gensticky_genpstage_WB_rd_addr_genglbl;
	genpstage_WB_mem_req_genglbl = gensticky_genpstage_WB_mem_req_genglbl;
	genpstage_WB_mem_cmd_genglbl = gensticky_genpstage_WB_mem_cmd_genglbl;
	genpstage_WB_rd_source_genglbl = gensticky_genpstage_WB_rd_source_genglbl;
	genpstage_EXEC_genpctrl_stalled_glbl = gensticky_genpstage_EXEC_genpctrl_stalled_glbl;
	genpstage_EXEC_genpctrl_active_glbl = gensticky_genpstage_EXEC_genpctrl_active_glbl;
	genpstage_EXEC_irq_mcause = gensticky_genpstage_EXEC_irq_mcause;
	genpstage_EXEC_irq_recv = gensticky_genpstage_EXEC_irq_recv;
	genpstage_EXEC_genpctrl_killed_glbl = gensticky_genpstage_EXEC_genpctrl_killed_glbl;
	genpsticky_glbl_MIRQEN = gensticky_genpsticky_glbl_MIRQEN;
	genpsticky_glbl_CSR_MCAUSE = gensticky_genpsticky_glbl_CSR_MCAUSE;
	genpsticky_glbl_MRETADDR = gensticky_genpsticky_glbl_MRETADDR;
	genpstage_MEM_rd_req_genglbl = gensticky_genpstage_MEM_rd_req_genglbl;
	genpstage_MEM_rd_addr_genglbl = gensticky_genpstage_MEM_rd_addr_genglbl;
	genpstage_MEM_rd_rdy_genglbl = gensticky_genpstage_MEM_rd_rdy_genglbl;
	genpstage_MEM_rd_wdata_genglbl = gensticky_genpstage_MEM_rd_wdata_genglbl;
	genpstage_MEM_jump_req_genglbl = gensticky_genpstage_MEM_jump_req_genglbl;
	genpstage_MEM_jump_vector_genglbl = gensticky_genpstage_MEM_jump_vector_genglbl;
	genpstage_MEM_mem_req_genglbl = gensticky_genpstage_MEM_mem_req_genglbl;
	genpstage_MEM_mem_addr_genglbl = gensticky_genpstage_MEM_mem_addr_genglbl;
	genpstage_MEM_mem_wdata_genglbl = gensticky_genpstage_MEM_mem_wdata_genglbl;
	genpstage_MEM_mem_cmd_genglbl = gensticky_genpstage_MEM_mem_cmd_genglbl;
	genpstage_MEM_rd_source_genglbl = gensticky_genpstage_MEM_rd_source_genglbl;
	genpstage_IDECODE_genpctrl_stalled_glbl = gensticky_genpstage_IDECODE_genpctrl_stalled_glbl;
	genpstage_IDECODE_genpctrl_active_glbl = gensticky_genpstage_IDECODE_genpctrl_active_glbl;
	genpstage_IDECODE_rs1_rdata = gensticky_genpstage_IDECODE_rs1_rdata;
	genpstage_IDECODE_rs2_rdata = gensticky_genpstage_IDECODE_rs2_rdata;
	genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdreq_pending = gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
	genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_resp_done = gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_resp_done;
	genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata = gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata;
	genpstage_IDECODE_genpctrl_killed_glbl = gensticky_genpstage_IDECODE_genpctrl_killed_glbl;
	genpstage_EXEC_jump_req_genglbl = gensticky_genpstage_EXEC_jump_req_genglbl;
	genpstage_EXEC_jump_req_cond_genglbl = gensticky_genpstage_EXEC_jump_req_cond_genglbl;
	genpstage_EXEC_jump_src_genglbl = gensticky_genpstage_EXEC_jump_src_genglbl;
	genpstage_EXEC_rd_req_genglbl = gensticky_genpstage_EXEC_rd_req_genglbl;
	genpstage_EXEC_immediate_genglbl = gensticky_genpstage_EXEC_immediate_genglbl;
	genpstage_EXEC_alu_req_genglbl = gensticky_genpstage_EXEC_alu_req_genglbl;
	genpstage_EXEC_mem_req_genglbl = gensticky_genpstage_EXEC_mem_req_genglbl;
	genpstage_EXEC_rd_addr_genglbl = gensticky_genpstage_EXEC_rd_addr_genglbl;
	genpstage_EXEC_curinstr_addr_genglbl = gensticky_genpstage_EXEC_curinstr_addr_genglbl;
	genpstage_EXEC_mret_req_genglbl = gensticky_genpstage_EXEC_mret_req_genglbl;
	genpstage_EXEC_alu_op1_wide_genglbl = gensticky_genpstage_EXEC_alu_op1_wide_genglbl;
	genpstage_EXEC_alu_opcode_genglbl = gensticky_genpstage_EXEC_alu_opcode_genglbl;
	genpstage_EXEC_alu_op2_wide_genglbl = gensticky_genpstage_EXEC_alu_op2_wide_genglbl;
	genpstage_EXEC_alu_op1_genglbl = gensticky_genpstage_EXEC_alu_op1_genglbl;
	genpstage_EXEC_alu_op2_genglbl = gensticky_genpstage_EXEC_alu_op2_genglbl;
	genpstage_EXEC_alu_unsigned_genglbl = gensticky_genpstage_EXEC_alu_unsigned_genglbl;
	genpstage_EXEC_rd_source_genglbl = gensticky_genpstage_EXEC_rd_source_genglbl;
	genpstage_EXEC_nextinstr_addr_genglbl = gensticky_genpstage_EXEC_nextinstr_addr_genglbl;
	genpstage_EXEC_csr_rdata_genglbl = gensticky_genpstage_EXEC_csr_rdata_genglbl;
	genpstage_EXEC_funct3_genglbl = gensticky_genpstage_EXEC_funct3_genglbl;
	genpstage_EXEC_rs2_rdata = gensticky_genpstage_EXEC_rs2_rdata;
	genpstage_EXEC_mem_cmd_genglbl = gensticky_genpstage_EXEC_mem_cmd_genglbl;
	genpstage_IFETCH_genpctrl_stalled_glbl = gensticky_genpstage_IFETCH_genpctrl_stalled_glbl;
	genpstage_IFETCH_genpctrl_active_glbl = gensticky_genpstage_IFETCH_genpctrl_active_glbl;
	genpstage_IFETCH_genpctrl_killed_glbl = gensticky_genpstage_IFETCH_genpctrl_killed_glbl;
	genpstage_IFETCH_instr_req_done = gensticky_genpstage_IFETCH_instr_req_done;
	genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_if_id = gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_if_id;
	genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending = gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
	genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_tid = gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_tid;
	genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_resp_done = gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_resp_done;
	genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata = gensticky_genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata;
	genpsticky_glbl_pc = gensticky_genpsticky_glbl_pc;
	genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_if_id = gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_if_id;
	genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_tid = gensticky_genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_tid;
	genpstage_IDECODE_curinstr_addr_genglbl = gensticky_genpstage_IDECODE_curinstr_addr_genglbl;
	genpstage_IDECODE_nextinstr_addr_genglbl = gensticky_genpstage_IDECODE_nextinstr_addr_genglbl;
	genmcopipe_instr_mem_rd_ptr = gensticky_genmcopipe_instr_mem_rd_ptr;
	genmcopipe_instr_mem_full_flag = gensticky_genmcopipe_instr_mem_full_flag;
	genmcopipe_instr_mem_empty_flag = gensticky_genmcopipe_instr_mem_empty_flag;
	genmcopipe_instr_mem_wr_ptr = gensticky_genmcopipe_instr_mem_wr_ptr;
	genmcopipe_data_mem_rd_ptr = gensticky_genmcopipe_data_mem_rd_ptr;
	genmcopipe_data_mem_full_flag = gensticky_genmcopipe_data_mem_full_flag;
	genmcopipe_data_mem_empty_flag = gensticky_genmcopipe_data_mem_empty_flag;
	genmcopipe_data_mem_wr_ptr = gensticky_genmcopipe_data_mem_wr_ptr;
	irq_fifo_genfifo_buf_req = irq_fifo_genfifo_req_i;
	irq_fifo_genfifo_buf_rdata = irq_fifo_genfifo_rdata_bi;
	genmcopipe_instr_mem_resp_genfifo_buf_req = genmcopipe_instr_mem_resp_genfifo_req_i;
	genmcopipe_instr_mem_resp_genfifo_buf_rdata = genmcopipe_instr_mem_resp_genfifo_rdata_bi;
	genmcopipe_data_mem_resp_genfifo_buf_req = genmcopipe_data_mem_resp_genfifo_req_i;
	genmcopipe_data_mem_resp_genfifo_buf_rdata = genmcopipe_data_mem_resp_genfifo_rdata_bi;
	genmcopipe_instr_mem_wr_done = 32'd0;
	genmcopipe_instr_mem_rd_done = 32'd0;
	genmcopipe_instr_mem_wr_ptr_next = (genmcopipe_instr_mem_wr_ptr + 32'd1);
	genmcopipe_instr_mem_rd_ptr_next = (genmcopipe_instr_mem_rd_ptr + 32'd1);
	genmcopipe_data_mem_wr_done = 32'd0;
	genmcopipe_data_mem_rd_done = 32'd0;
	genmcopipe_data_mem_wr_ptr_next = (genmcopipe_data_mem_wr_ptr + 32'd1);
	genmcopipe_data_mem_rd_ptr_next = (genmcopipe_data_mem_rd_ptr + 32'd1);
	genpsticky_glbl_pc_buf = genpsticky_glbl_pc;
	gen392_cyclix_var = genpsticky_glbl_regfile[1];
	genpsticky_glbl_regfile_buf[1] = gen392_cyclix_var;
	gen393_cyclix_var = genpsticky_glbl_regfile[2];
	genpsticky_glbl_regfile_buf[2] = gen393_cyclix_var;
	gen394_cyclix_var = genpsticky_glbl_regfile[3];
	genpsticky_glbl_regfile_buf[3] = gen394_cyclix_var;
	gen395_cyclix_var = genpsticky_glbl_regfile[4];
	genpsticky_glbl_regfile_buf[4] = gen395_cyclix_var;
	gen396_cyclix_var = genpsticky_glbl_regfile[5];
	genpsticky_glbl_regfile_buf[5] = gen396_cyclix_var;
	gen397_cyclix_var = genpsticky_glbl_regfile[6];
	genpsticky_glbl_regfile_buf[6] = gen397_cyclix_var;
	gen398_cyclix_var = genpsticky_glbl_regfile[7];
	genpsticky_glbl_regfile_buf[7] = gen398_cyclix_var;
	gen399_cyclix_var = genpsticky_glbl_regfile[8];
	genpsticky_glbl_regfile_buf[8] = gen399_cyclix_var;
	gen400_cyclix_var = genpsticky_glbl_regfile[9];
	genpsticky_glbl_regfile_buf[9] = gen400_cyclix_var;
	gen401_cyclix_var = genpsticky_glbl_regfile[10];
	genpsticky_glbl_regfile_buf[10] = gen401_cyclix_var;
	gen402_cyclix_var = genpsticky_glbl_regfile[11];
	genpsticky_glbl_regfile_buf[11] = gen402_cyclix_var;
	gen403_cyclix_var = genpsticky_glbl_regfile[12];
	genpsticky_glbl_regfile_buf[12] = gen403_cyclix_var;
	gen404_cyclix_var = genpsticky_glbl_regfile[13];
	genpsticky_glbl_regfile_buf[13] = gen404_cyclix_var;
	gen405_cyclix_var = genpsticky_glbl_regfile[14];
	genpsticky_glbl_regfile_buf[14] = gen405_cyclix_var;
	gen406_cyclix_var = genpsticky_glbl_regfile[15];
	genpsticky_glbl_regfile_buf[15] = gen406_cyclix_var;
	gen407_cyclix_var = genpsticky_glbl_regfile[16];
	genpsticky_glbl_regfile_buf[16] = gen407_cyclix_var;
	gen408_cyclix_var = genpsticky_glbl_regfile[17];
	genpsticky_glbl_regfile_buf[17] = gen408_cyclix_var;
	gen409_cyclix_var = genpsticky_glbl_regfile[18];
	genpsticky_glbl_regfile_buf[18] = gen409_cyclix_var;
	gen410_cyclix_var = genpsticky_glbl_regfile[19];
	genpsticky_glbl_regfile_buf[19] = gen410_cyclix_var;
	gen411_cyclix_var = genpsticky_glbl_regfile[20];
	genpsticky_glbl_regfile_buf[20] = gen411_cyclix_var;
	gen412_cyclix_var = genpsticky_glbl_regfile[21];
	genpsticky_glbl_regfile_buf[21] = gen412_cyclix_var;
	gen413_cyclix_var = genpsticky_glbl_regfile[22];
	genpsticky_glbl_regfile_buf[22] = gen413_cyclix_var;
	gen414_cyclix_var = genpsticky_glbl_regfile[23];
	genpsticky_glbl_regfile_buf[23] = gen414_cyclix_var;
	gen415_cyclix_var = genpsticky_glbl_regfile[24];
	genpsticky_glbl_regfile_buf[24] = gen415_cyclix_var;
	gen416_cyclix_var = genpsticky_glbl_regfile[25];
	genpsticky_glbl_regfile_buf[25] = gen416_cyclix_var;
	gen417_cyclix_var = genpsticky_glbl_regfile[26];
	genpsticky_glbl_regfile_buf[26] = gen417_cyclix_var;
	gen418_cyclix_var = genpsticky_glbl_regfile[27];
	genpsticky_glbl_regfile_buf[27] = gen418_cyclix_var;
	gen419_cyclix_var = genpsticky_glbl_regfile[28];
	genpsticky_glbl_regfile_buf[28] = gen419_cyclix_var;
	gen420_cyclix_var = genpsticky_glbl_regfile[29];
	genpsticky_glbl_regfile_buf[29] = gen420_cyclix_var;
	gen421_cyclix_var = genpsticky_glbl_regfile[30];
	genpsticky_glbl_regfile_buf[30] = gen421_cyclix_var;
	gen422_cyclix_var = genpsticky_glbl_regfile[31];
	genpsticky_glbl_regfile_buf[31] = gen422_cyclix_var;
	genpsticky_glbl_jump_req_cmd_buf = genpsticky_glbl_jump_req_cmd;
	genpsticky_glbl_jump_vector_cmd_buf = genpsticky_glbl_jump_vector_cmd;
	genpsticky_glbl_CSR_MCAUSE_buf = genpsticky_glbl_CSR_MCAUSE;
	genpsticky_glbl_MIRQEN_buf = genpsticky_glbl_MIRQEN;
	genpsticky_glbl_MRETADDR_buf = genpsticky_glbl_MRETADDR;
	genpstage_WB_genpctrl_succ = 32'd0;
	genpstage_WB_genpctrl_working = 32'd0;
	gen423_cyclix_var = genpstage_WB_genpctrl_stalled_glbl;
	gen0_rtl_var = gen423_cyclix_var;
	if (gen0_rtl_var)
		begin
		genpstage_WB_genpctrl_new = 32'd0;
		genpstage_WB_genpctrl_stalled_glbl = 32'd0;
		gen424_cyclix_var = !genpstage_WB_genpctrl_killed_glbl;
		genpstage_WB_genpctrl_active_glbl = gen424_cyclix_var;
		end
	gen425_cyclix_var = 1'd0;
	gen425_cyclix_var = (gen425_cyclix_var || gen423_cyclix_var);
	gen425_cyclix_var = !gen425_cyclix_var;
	gen1_rtl_var = gen425_cyclix_var;
	if (gen1_rtl_var)
		begin
		genpstage_WB_genpctrl_new = (genpstage_WB_genpctrl_active_glbl || genpstage_WB_genpctrl_killed_glbl);
		end
	genpstage_WB_genpctrl_finish = 32'd0;
	genpstage_WB_genpctrl_flushreq = 32'd0;
	genpstage_WB_genpctrl_nevictable = 32'd0;
	genpstage_WB_genpctrl_occupied = (genpstage_WB_genpctrl_active_glbl | genpstage_WB_genpctrl_killed_glbl);
	genpstage_WB_rd_req = genpstage_WB_rd_req_genglbl;
	genpstage_WB_rd_addr = genpstage_WB_rd_addr_genglbl;
	genpstage_WB_rd_rdy = genpstage_WB_rd_rdy_genglbl;
	genpstage_WB_rd_wdata = genpstage_WB_rd_wdata_genglbl;
	genpstage_WB_mem_req = genpstage_WB_mem_req_genglbl;
	genpstage_WB_mem_cmd = genpstage_WB_mem_cmd_genglbl;
	genpstage_WB_rd_source = genpstage_WB_rd_source_genglbl;
	gen426_cyclix_var = genpstage_WB_genpctrl_occupied;
	gen2_rtl_var = gen426_cyclix_var;
	if (gen2_rtl_var)
		begin
		gen427_cyclix_var = genpstage_WB_genmcopipe_handle_data_mem_genvar_rdreq_pending;
		gen3_rtl_var = gen427_cyclix_var;
		if (gen3_rtl_var)
			begin
			gen428_cyclix_var = (genpstage_WB_genmcopipe_handle_data_mem_genvar_if_id == 1'd0);
			gen429_cyclix_var = gen428_cyclix_var;
			gen4_rtl_var = gen429_cyclix_var;
			if (gen4_rtl_var)
				begin
				gen430_cyclix_var = (genpstage_WB_genmcopipe_handle_data_mem_genvar_tid == genmcopipe_data_mem_rd_ptr);
				gen431_cyclix_var = gen430_cyclix_var;
				gen5_rtl_var = gen431_cyclix_var;
				if (gen5_rtl_var)
					begin
					gen6_rtl_var = !rst_i;
					gen7_rtl_var = gen6_rtl_var;
					if (gen7_rtl_var)
						begin
						gen432_cyclix_var = 32'd0;
						gen8_rtl_var = genmcopipe_data_mem_resp_genfifo_buf_req;
						if (gen8_rtl_var)
							begin
							gen432_cyclix_var = 32'd1;
							gen454_pipex_mcopipe_rdata = genmcopipe_data_mem_resp_genfifo_buf_rdata;
							genmcopipe_data_mem_resp_genfifo_buf_req = 32'd0;
							genmcopipe_data_mem_resp_genfifo_ack_o = 32'd1;
							end
						end
					gen433_cyclix_var = gen432_cyclix_var;
					gen9_rtl_var = gen433_cyclix_var;
					if (gen9_rtl_var)
						begin
						genpstage_WB_genmcopipe_handle_data_mem_genvar_rdreq_pending = 32'd0;
						genpstage_WB_genmcopipe_handle_data_mem_genvar_resp_done = 32'd1;
						genpstage_WB_genmcopipe_handle_data_mem_genvar_rdata = gen454_pipex_mcopipe_rdata;
						genmcopipe_data_mem_rd_done = 32'd1;
						end
					end
				end
			end
		gen455_pipex_genpstage_WB_mcopipe_rdreq_inprogress = 32'd0;
		gen455_pipex_genpstage_WB_mcopipe_rdreq_inprogress = (gen455_pipex_genpstage_WB_mcopipe_rdreq_inprogress || genpstage_WB_genmcopipe_handle_data_mem_genvar_rdreq_pending);
		gen434_cyclix_var = genpstage_WB_genpctrl_flushreq;
		gen10_rtl_var = gen434_cyclix_var;
		if (gen10_rtl_var)
			begin
			gen435_cyclix_var = genpstage_WB_genpctrl_active_glbl;
			gen11_rtl_var = gen435_cyclix_var;
			if (gen11_rtl_var)
				begin
				genpstage_WB_genpctrl_active_glbl = 32'd0;
				genpstage_WB_genpctrl_killed_glbl = 32'd1;
				end
			end
		end
	gen436_cyclix_var = 1'd0;
	gen436_cyclix_var = (gen436_cyclix_var || gen426_cyclix_var);
	gen436_cyclix_var = !gen436_cyclix_var;
	gen12_rtl_var = gen436_cyclix_var;
	if (gen12_rtl_var)
		begin
		genpstage_WB_genmcopipe_handle_data_mem_genvar_resp_done = 32'd0;
		genpstage_WB_genmcopipe_handle_data_mem_genvar_rdreq_pending = 32'd0;
		end
	gen437_cyclix_var = genpsticky_glbl_regfile[1];
	gen231_pipex_syncbuf[1] = gen437_cyclix_var;
	gen438_cyclix_var = genpsticky_glbl_regfile[2];
	gen231_pipex_syncbuf[2] = gen438_cyclix_var;
	gen439_cyclix_var = genpsticky_glbl_regfile[3];
	gen231_pipex_syncbuf[3] = gen439_cyclix_var;
	gen440_cyclix_var = genpsticky_glbl_regfile[4];
	gen231_pipex_syncbuf[4] = gen440_cyclix_var;
	gen441_cyclix_var = genpsticky_glbl_regfile[5];
	gen231_pipex_syncbuf[5] = gen441_cyclix_var;
	gen442_cyclix_var = genpsticky_glbl_regfile[6];
	gen231_pipex_syncbuf[6] = gen442_cyclix_var;
	gen443_cyclix_var = genpsticky_glbl_regfile[7];
	gen231_pipex_syncbuf[7] = gen443_cyclix_var;
	gen444_cyclix_var = genpsticky_glbl_regfile[8];
	gen231_pipex_syncbuf[8] = gen444_cyclix_var;
	gen445_cyclix_var = genpsticky_glbl_regfile[9];
	gen231_pipex_syncbuf[9] = gen445_cyclix_var;
	gen446_cyclix_var = genpsticky_glbl_regfile[10];
	gen231_pipex_syncbuf[10] = gen446_cyclix_var;
	gen447_cyclix_var = genpsticky_glbl_regfile[11];
	gen231_pipex_syncbuf[11] = gen447_cyclix_var;
	gen448_cyclix_var = genpsticky_glbl_regfile[12];
	gen231_pipex_syncbuf[12] = gen448_cyclix_var;
	gen449_cyclix_var = genpsticky_glbl_regfile[13];
	gen231_pipex_syncbuf[13] = gen449_cyclix_var;
	gen450_cyclix_var = genpsticky_glbl_regfile[14];
	gen231_pipex_syncbuf[14] = gen450_cyclix_var;
	gen451_cyclix_var = genpsticky_glbl_regfile[15];
	gen231_pipex_syncbuf[15] = gen451_cyclix_var;
	gen452_cyclix_var = genpsticky_glbl_regfile[16];
	gen231_pipex_syncbuf[16] = gen452_cyclix_var;
	gen453_cyclix_var = genpsticky_glbl_regfile[17];
	gen231_pipex_syncbuf[17] = gen453_cyclix_var;
	gen454_cyclix_var = genpsticky_glbl_regfile[18];
	gen231_pipex_syncbuf[18] = gen454_cyclix_var;
	gen455_cyclix_var = genpsticky_glbl_regfile[19];
	gen231_pipex_syncbuf[19] = gen455_cyclix_var;
	gen456_cyclix_var = genpsticky_glbl_regfile[20];
	gen231_pipex_syncbuf[20] = gen456_cyclix_var;
	gen457_cyclix_var = genpsticky_glbl_regfile[21];
	gen231_pipex_syncbuf[21] = gen457_cyclix_var;
	gen458_cyclix_var = genpsticky_glbl_regfile[22];
	gen231_pipex_syncbuf[22] = gen458_cyclix_var;
	gen459_cyclix_var = genpsticky_glbl_regfile[23];
	gen231_pipex_syncbuf[23] = gen459_cyclix_var;
	gen460_cyclix_var = genpsticky_glbl_regfile[24];
	gen231_pipex_syncbuf[24] = gen460_cyclix_var;
	gen461_cyclix_var = genpsticky_glbl_regfile[25];
	gen231_pipex_syncbuf[25] = gen461_cyclix_var;
	gen462_cyclix_var = genpsticky_glbl_regfile[26];
	gen231_pipex_syncbuf[26] = gen462_cyclix_var;
	gen463_cyclix_var = genpsticky_glbl_regfile[27];
	gen231_pipex_syncbuf[27] = gen463_cyclix_var;
	gen464_cyclix_var = genpsticky_glbl_regfile[28];
	gen231_pipex_syncbuf[28] = gen464_cyclix_var;
	gen465_cyclix_var = genpsticky_glbl_regfile[29];
	gen231_pipex_syncbuf[29] = gen465_cyclix_var;
	gen466_cyclix_var = genpsticky_glbl_regfile[30];
	gen231_pipex_syncbuf[30] = gen466_cyclix_var;
	gen467_cyclix_var = genpsticky_glbl_regfile[31];
	gen231_pipex_syncbuf[31] = gen467_cyclix_var;
	gen445_pipex_var = genpstage_WB_mem_req;
	gen468_cyclix_var = gen445_pipex_var;
	gen13_rtl_var = gen468_cyclix_var;
	if (gen13_rtl_var)
		begin
		gen446_pipex_var = ~genpstage_WB_mem_cmd;
		gen447_pipex_var = gen446_pipex_var;
		gen469_cyclix_var = gen447_pipex_var;
		gen14_rtl_var = gen469_cyclix_var;
		if (gen14_rtl_var)
			begin
			gen470_cyclix_var = genpstage_WB_genmcopipe_handle_data_mem_genvar_resp_done;
			gen15_rtl_var = gen470_cyclix_var;
			if (gen15_rtl_var)
				begin
				genpstage_WB_mem_rdata = genpstage_WB_genmcopipe_handle_data_mem_genvar_rdata;
				end
			gen448_pipex_var = genpstage_WB_genmcopipe_handle_data_mem_genvar_resp_done;
			gen449_pipex_var = gen448_pipex_var;
			gen471_cyclix_var = gen449_pipex_var;
			gen16_rtl_var = gen471_cyclix_var;
			if (gen16_rtl_var)
				begin
				genpstage_WB_rd_rdy = 32'd1;
				end
			gen450_pipex_var = 1'd0;
			gen450_pipex_var = (gen450_pipex_var || gen449_pipex_var);
			gen450_pipex_var = !gen450_pipex_var;
			gen472_cyclix_var = gen450_pipex_var;
			gen17_rtl_var = gen472_cyclix_var;
			if (gen17_rtl_var)
				begin
				genpstage_WB_genpctrl_stalled_glbl = (genpstage_WB_genpctrl_stalled_glbl | genpstage_WB_genpctrl_active_glbl);
				genpstage_WB_genpctrl_active_glbl = 32'd0;
				end
			end
		end
	gen451_pipex_var = (genpstage_WB_rd_source == 32'd5);
	gen452_pipex_var = gen451_pipex_var;
	gen473_cyclix_var = gen452_pipex_var;
	gen18_rtl_var = gen473_cyclix_var;
	if (gen18_rtl_var)
		begin
		genpstage_WB_rd_wdata = genpstage_WB_mem_rdata;
		end
	gen453_pipex_var = genpstage_WB_rd_req;
	gen474_cyclix_var = gen453_pipex_var;
	gen19_rtl_var = gen474_cyclix_var;
	if (gen19_rtl_var)
		begin
		gen230_pipex_syncreq = 32'd1;
		gen231_pipex_syncbuf[genpstage_WB_rd_addr] = genpstage_WB_rd_wdata;
		end
	genpstage_WB_genpctrl_nevictable = (genpstage_WB_genpctrl_nevictable || genpstage_WB_genmcopipe_handle_data_mem_genvar_rdreq_pending);
	gen475_cyclix_var = genpstage_WB_genpctrl_stalled_glbl;
	gen20_rtl_var = gen475_cyclix_var;
	if (gen20_rtl_var)
		begin
		genpstage_WB_genpctrl_finish = 32'd0;
		genpstage_WB_genpctrl_succ = 32'd0;
		end
	gen476_cyclix_var = 1'd0;
	gen476_cyclix_var = (gen476_cyclix_var || gen475_cyclix_var);
	gen476_cyclix_var = !gen476_cyclix_var;
	gen21_rtl_var = gen476_cyclix_var;
	if (gen21_rtl_var)
		begin
		genpstage_WB_genpctrl_finish = genpstage_WB_genpctrl_occupied;
		genpstage_WB_genpctrl_succ = genpstage_WB_genpctrl_active_glbl;
		end
	gen477_cyclix_var = genpstage_WB_genpctrl_succ;
	gen22_rtl_var = gen477_cyclix_var;
	if (gen22_rtl_var)
		begin
		gen478_cyclix_var = gen230_pipex_syncreq;
		gen23_rtl_var = gen478_cyclix_var;
		if (gen23_rtl_var)
			begin
			gen479_cyclix_var = gen231_pipex_syncbuf[1];
			genpsticky_glbl_regfile[1] = gen479_cyclix_var;
			gen480_cyclix_var = gen231_pipex_syncbuf[2];
			genpsticky_glbl_regfile[2] = gen480_cyclix_var;
			gen481_cyclix_var = gen231_pipex_syncbuf[3];
			genpsticky_glbl_regfile[3] = gen481_cyclix_var;
			gen482_cyclix_var = gen231_pipex_syncbuf[4];
			genpsticky_glbl_regfile[4] = gen482_cyclix_var;
			gen483_cyclix_var = gen231_pipex_syncbuf[5];
			genpsticky_glbl_regfile[5] = gen483_cyclix_var;
			gen484_cyclix_var = gen231_pipex_syncbuf[6];
			genpsticky_glbl_regfile[6] = gen484_cyclix_var;
			gen485_cyclix_var = gen231_pipex_syncbuf[7];
			genpsticky_glbl_regfile[7] = gen485_cyclix_var;
			gen486_cyclix_var = gen231_pipex_syncbuf[8];
			genpsticky_glbl_regfile[8] = gen486_cyclix_var;
			gen487_cyclix_var = gen231_pipex_syncbuf[9];
			genpsticky_glbl_regfile[9] = gen487_cyclix_var;
			gen488_cyclix_var = gen231_pipex_syncbuf[10];
			genpsticky_glbl_regfile[10] = gen488_cyclix_var;
			gen489_cyclix_var = gen231_pipex_syncbuf[11];
			genpsticky_glbl_regfile[11] = gen489_cyclix_var;
			gen490_cyclix_var = gen231_pipex_syncbuf[12];
			genpsticky_glbl_regfile[12] = gen490_cyclix_var;
			gen491_cyclix_var = gen231_pipex_syncbuf[13];
			genpsticky_glbl_regfile[13] = gen491_cyclix_var;
			gen492_cyclix_var = gen231_pipex_syncbuf[14];
			genpsticky_glbl_regfile[14] = gen492_cyclix_var;
			gen493_cyclix_var = gen231_pipex_syncbuf[15];
			genpsticky_glbl_regfile[15] = gen493_cyclix_var;
			gen494_cyclix_var = gen231_pipex_syncbuf[16];
			genpsticky_glbl_regfile[16] = gen494_cyclix_var;
			gen495_cyclix_var = gen231_pipex_syncbuf[17];
			genpsticky_glbl_regfile[17] = gen495_cyclix_var;
			gen496_cyclix_var = gen231_pipex_syncbuf[18];
			genpsticky_glbl_regfile[18] = gen496_cyclix_var;
			gen497_cyclix_var = gen231_pipex_syncbuf[19];
			genpsticky_glbl_regfile[19] = gen497_cyclix_var;
			gen498_cyclix_var = gen231_pipex_syncbuf[20];
			genpsticky_glbl_regfile[20] = gen498_cyclix_var;
			gen499_cyclix_var = gen231_pipex_syncbuf[21];
			genpsticky_glbl_regfile[21] = gen499_cyclix_var;
			gen500_cyclix_var = gen231_pipex_syncbuf[22];
			genpsticky_glbl_regfile[22] = gen500_cyclix_var;
			gen501_cyclix_var = gen231_pipex_syncbuf[23];
			genpsticky_glbl_regfile[23] = gen501_cyclix_var;
			gen502_cyclix_var = gen231_pipex_syncbuf[24];
			genpsticky_glbl_regfile[24] = gen502_cyclix_var;
			gen503_cyclix_var = gen231_pipex_syncbuf[25];
			genpsticky_glbl_regfile[25] = gen503_cyclix_var;
			gen504_cyclix_var = gen231_pipex_syncbuf[26];
			genpsticky_glbl_regfile[26] = gen504_cyclix_var;
			gen505_cyclix_var = gen231_pipex_syncbuf[27];
			genpsticky_glbl_regfile[27] = gen505_cyclix_var;
			gen506_cyclix_var = gen231_pipex_syncbuf[28];
			genpsticky_glbl_regfile[28] = gen506_cyclix_var;
			gen507_cyclix_var = gen231_pipex_syncbuf[29];
			genpsticky_glbl_regfile[29] = gen507_cyclix_var;
			gen508_cyclix_var = gen231_pipex_syncbuf[30];
			genpsticky_glbl_regfile[30] = gen508_cyclix_var;
			gen509_cyclix_var = gen231_pipex_syncbuf[31];
			genpsticky_glbl_regfile[31] = gen509_cyclix_var;
			end
		end
	gen510_cyclix_var = genpstage_WB_genpctrl_finish;
	gen24_rtl_var = gen510_cyclix_var;
	if (gen24_rtl_var)
		begin
		genpstage_WB_genpctrl_active_glbl = 32'd0;
		genpstage_WB_genpctrl_killed_glbl = 32'd0;
		genpstage_WB_genpctrl_stalled_glbl = 32'd0;
		end
	gen511_cyclix_var = ~genpstage_WB_genpctrl_stalled_glbl;
	genpstage_WB_genpctrl_rdy = gen511_cyclix_var;
	genpstage_WB_genpctrl_working = (genpstage_WB_genpctrl_succ | genpstage_WB_genpctrl_stalled_glbl);
	genpstage_MEM_genpctrl_succ = 32'd0;
	genpstage_MEM_genpctrl_working = 32'd0;
	gen512_cyclix_var = genpstage_MEM_genpctrl_stalled_glbl;
	gen25_rtl_var = gen512_cyclix_var;
	if (gen25_rtl_var)
		begin
		genpstage_MEM_genpctrl_new = 32'd0;
		genpstage_MEM_genpctrl_stalled_glbl = 32'd0;
		gen513_cyclix_var = !genpstage_MEM_genpctrl_killed_glbl;
		genpstage_MEM_genpctrl_active_glbl = gen513_cyclix_var;
		end
	gen514_cyclix_var = 1'd0;
	gen514_cyclix_var = (gen514_cyclix_var || gen512_cyclix_var);
	gen514_cyclix_var = !gen514_cyclix_var;
	gen26_rtl_var = gen514_cyclix_var;
	if (gen26_rtl_var)
		begin
		genpstage_MEM_genpctrl_new = (genpstage_MEM_genpctrl_active_glbl || genpstage_MEM_genpctrl_killed_glbl);
		end
	genpstage_MEM_genpctrl_finish = 32'd0;
	genpstage_MEM_genpctrl_flushreq = 32'd0;
	genpstage_MEM_genpctrl_nevictable = 32'd0;
	genpstage_MEM_genpctrl_occupied = (genpstage_MEM_genpctrl_active_glbl | genpstage_MEM_genpctrl_killed_glbl);
	genpstage_MEM_rd_req = genpstage_MEM_rd_req_genglbl;
	genpstage_MEM_rd_addr = genpstage_MEM_rd_addr_genglbl;
	genpstage_MEM_rd_rdy = genpstage_MEM_rd_rdy_genglbl;
	genpstage_MEM_rd_wdata = genpstage_MEM_rd_wdata_genglbl;
	genpstage_MEM_jump_req = genpstage_MEM_jump_req_genglbl;
	genpstage_MEM_jump_vector = genpstage_MEM_jump_vector_genglbl;
	genpstage_MEM_mem_req = genpstage_MEM_mem_req_genglbl;
	genpstage_MEM_mem_addr = genpstage_MEM_mem_addr_genglbl;
	genpstage_MEM_mem_wdata = genpstage_MEM_mem_wdata_genglbl;
	genpstage_MEM_mem_cmd = genpstage_MEM_mem_cmd_genglbl;
	genpstage_MEM_rd_source = genpstage_MEM_rd_source_genglbl;
	genpstage_MEM_genpctrl_flushreq = (genpstage_MEM_genpctrl_flushreq | genpstage_WB_genpctrl_flushreq);
	gen515_cyclix_var = genpstage_MEM_genpctrl_occupied;
	gen27_rtl_var = gen515_cyclix_var;
	if (gen27_rtl_var)
		begin
		gen516_cyclix_var = genpstage_MEM_genpctrl_new;
		gen28_rtl_var = gen516_cyclix_var;
		if (gen28_rtl_var)
			begin
			genpstage_MEM_data_req_done = 32'd0;
			genpstage_MEM_genmcopipe_handle_data_mem_genvar_if_id = 32'd0;
			genpstage_MEM_genmcopipe_handle_data_mem_genvar_rdreq_pending = 32'd0;
			genpstage_MEM_genmcopipe_handle_data_mem_genvar_tid = 32'd0;
			genpstage_MEM_genmcopipe_handle_data_mem_genvar_resp_done = 32'd0;
			genpstage_MEM_genmcopipe_handle_data_mem_genvar_rdata = 32'd0;
			end
		gen517_cyclix_var = genpstage_MEM_genmcopipe_handle_data_mem_genvar_rdreq_pending;
		gen29_rtl_var = gen517_cyclix_var;
		if (gen29_rtl_var)
			begin
			gen518_cyclix_var = (genpstage_MEM_genmcopipe_handle_data_mem_genvar_if_id == 1'd0);
			gen519_cyclix_var = gen518_cyclix_var;
			gen30_rtl_var = gen519_cyclix_var;
			if (gen30_rtl_var)
				begin
				gen520_cyclix_var = (genpstage_MEM_genmcopipe_handle_data_mem_genvar_tid == genmcopipe_data_mem_rd_ptr);
				gen521_cyclix_var = gen520_cyclix_var;
				gen31_rtl_var = gen521_cyclix_var;
				if (gen31_rtl_var)
					begin
					gen32_rtl_var = !rst_i;
					gen33_rtl_var = gen32_rtl_var;
					if (gen33_rtl_var)
						begin
						gen522_cyclix_var = 32'd0;
						gen34_rtl_var = genmcopipe_data_mem_resp_genfifo_buf_req;
						if (gen34_rtl_var)
							begin
							gen522_cyclix_var = 32'd1;
							gen456_pipex_mcopipe_rdata = genmcopipe_data_mem_resp_genfifo_buf_rdata;
							genmcopipe_data_mem_resp_genfifo_buf_req = 32'd0;
							genmcopipe_data_mem_resp_genfifo_ack_o = 32'd1;
							end
						end
					gen523_cyclix_var = gen522_cyclix_var;
					gen35_rtl_var = gen523_cyclix_var;
					if (gen35_rtl_var)
						begin
						genpstage_MEM_genmcopipe_handle_data_mem_genvar_rdreq_pending = 32'd0;
						genpstage_MEM_genmcopipe_handle_data_mem_genvar_resp_done = 32'd1;
						genpstage_MEM_genmcopipe_handle_data_mem_genvar_rdata = gen456_pipex_mcopipe_rdata;
						genmcopipe_data_mem_rd_done = 32'd1;
						end
					end
				end
			end
		gen457_pipex_genpstage_MEM_mcopipe_rdreq_inprogress = 32'd0;
		gen457_pipex_genpstage_MEM_mcopipe_rdreq_inprogress = (gen457_pipex_genpstage_MEM_mcopipe_rdreq_inprogress || genpstage_MEM_genmcopipe_handle_data_mem_genvar_rdreq_pending);
		gen524_cyclix_var = genpstage_MEM_genpctrl_flushreq;
		gen36_rtl_var = gen524_cyclix_var;
		if (gen36_rtl_var)
			begin
			gen525_cyclix_var = genpstage_MEM_genpctrl_active_glbl;
			gen37_rtl_var = gen525_cyclix_var;
			if (gen37_rtl_var)
				begin
				genpstage_MEM_genpctrl_active_glbl = 32'd0;
				genpstage_MEM_genpctrl_killed_glbl = 32'd1;
				end
			end
		end
	gen526_cyclix_var = 1'd0;
	gen526_cyclix_var = (gen526_cyclix_var || gen515_cyclix_var);
	gen526_cyclix_var = !gen526_cyclix_var;
	gen38_rtl_var = gen526_cyclix_var;
	if (gen38_rtl_var)
		begin
		genpstage_MEM_genmcopipe_handle_data_mem_genvar_resp_done = 32'd0;
		genpstage_MEM_genmcopipe_handle_data_mem_genvar_rdreq_pending = 32'd0;
		end
	gen227_pipex_syncbuf = genpsticky_glbl_jump_req_cmd;
	gen229_pipex_syncbuf = genpsticky_glbl_jump_vector_cmd;
	gen226_pipex_syncreq = 32'd1;
	gen227_pipex_syncbuf = genpstage_MEM_jump_req;
	gen228_pipex_syncreq = 32'd1;
	gen229_pipex_syncbuf = genpstage_MEM_jump_vector;
	gen438_pipex_var = genpstage_MEM_jump_req;
	gen527_cyclix_var = gen438_pipex_var;
	gen39_rtl_var = gen527_cyclix_var;
	if (gen39_rtl_var)
		begin
		genpstage_MEM_genpctrl_flushreq = (genpstage_MEM_genpctrl_flushreq | genpstage_MEM_genpctrl_active_glbl);
		end
	gen439_pipex_var = genpstage_MEM_mem_req;
	gen528_cyclix_var = gen439_pipex_var;
	gen40_rtl_var = gen528_cyclix_var;
	if (gen40_rtl_var)
		begin
		gen440_pipex_var = ~genpstage_MEM_data_req_done;
		gen441_pipex_var = gen440_pipex_var;
		gen529_cyclix_var = gen441_pipex_var;
		gen41_rtl_var = gen529_cyclix_var;
		if (gen41_rtl_var)
			begin
			genpstage_MEM_data_busreq.addr = genpstage_MEM_mem_addr;
			genpstage_MEM_data_busreq.be = 32'd15;
			genpstage_MEM_data_busreq.wdata = genpstage_MEM_mem_wdata;
			gen530_cyclix_var = genpstage_MEM_genpctrl_active_glbl;
			gen42_rtl_var = gen530_cyclix_var;
			if (gen42_rtl_var)
				begin
				gen531_cyclix_var = ~genmcopipe_data_mem_full_flag;
				gen532_cyclix_var = gen531_cyclix_var;
				gen43_rtl_var = gen532_cyclix_var;
				if (gen43_rtl_var)
					begin
					gen458_pipex_req_struct.we = genpstage_MEM_mem_cmd;
					gen458_pipex_req_struct.wdata = genpstage_MEM_data_busreq;
					gen44_rtl_var = !rst_i;
					gen45_rtl_var = gen44_rtl_var;
					if (gen45_rtl_var)
						begin
						genmcopipe_data_mem_req_genfifo_req_o = 32'd1;
						gen46_rtl_var = genmcopipe_data_mem_req_genfifo_reqbuf_req;
						if (gen46_rtl_var)
							begin
							gen533_cyclix_var = 32'd0;
							end
						gen47_rtl_var = 1'd0;
						gen47_rtl_var = (gen47_rtl_var || gen46_rtl_var);
						gen47_rtl_var = !gen47_rtl_var;
						if (gen47_rtl_var)
							begin
							genmcopipe_data_mem_req_genfifo_wdata_bo = gen458_pipex_req_struct;
							gen533_cyclix_var = genmcopipe_data_mem_req_genfifo_ack_i;
							end
						genmcopipe_data_mem_req_genfifo_reqbuf_req = 32'd1;
						end
					gen534_cyclix_var = gen533_cyclix_var;
					gen48_rtl_var = gen534_cyclix_var;
					if (gen48_rtl_var)
						begin
						gen442_pipex_var = 32'd1;
						gen535_cyclix_var = !genpstage_MEM_mem_cmd;
						genpstage_MEM_genmcopipe_handle_data_mem_genvar_rdreq_pending = gen535_cyclix_var;
						genpstage_MEM_genmcopipe_handle_data_mem_genvar_tid = genmcopipe_data_mem_wr_ptr;
						genpstage_MEM_genmcopipe_handle_data_mem_genvar_if_id = 1'd0;
						gen536_cyclix_var = genpstage_MEM_genmcopipe_handle_data_mem_genvar_rdreq_pending;
						gen49_rtl_var = gen536_cyclix_var;
						if (gen49_rtl_var)
							begin
							genmcopipe_data_mem_wr_done = 32'd1;
							end
						end
					end
				end
			genpstage_MEM_data_req_done = gen442_pipex_var;
			end
		gen443_pipex_var = ~genpstage_MEM_data_req_done;
		gen444_pipex_var = gen443_pipex_var;
		gen537_cyclix_var = gen444_pipex_var;
		gen50_rtl_var = gen537_cyclix_var;
		if (gen50_rtl_var)
			begin
			genpstage_MEM_genpctrl_stalled_glbl = (genpstage_MEM_genpctrl_stalled_glbl | genpstage_MEM_genpctrl_active_glbl);
			genpstage_MEM_genpctrl_active_glbl = 32'd0;
			end
		end
	genpstage_MEM_genpctrl_nevictable = (genpstage_MEM_genpctrl_nevictable || genpstage_MEM_genmcopipe_handle_data_mem_genvar_rdreq_pending);
	gen538_cyclix_var = ~genpstage_WB_genpctrl_rdy;
	gen539_cyclix_var = gen538_cyclix_var;
	gen51_rtl_var = gen539_cyclix_var;
	if (gen51_rtl_var)
		begin
		genpstage_MEM_genpctrl_stalled_glbl = (genpstage_MEM_genpctrl_stalled_glbl | genpstage_MEM_genpctrl_active_glbl);
		genpstage_MEM_genpctrl_active_glbl = 32'd0;
		gen540_cyclix_var = genpstage_MEM_genpctrl_nevictable;
		gen52_rtl_var = gen540_cyclix_var;
		if (gen52_rtl_var)
			begin
			genpstage_MEM_genpctrl_occupied = (genpstage_MEM_genpctrl_active_glbl | genpstage_MEM_genpctrl_killed_glbl);
			gen541_cyclix_var = genpstage_MEM_genpctrl_occupied;
			gen53_rtl_var = gen541_cyclix_var;
			if (gen53_rtl_var)
				begin
				genpstage_MEM_genpctrl_stalled_glbl = (genpstage_MEM_genpctrl_stalled_glbl | 32'd1);
				end
			end
		end
	gen542_cyclix_var = genpstage_MEM_genmcopipe_handle_data_mem_genvar_rdreq_pending;
	gen54_rtl_var = gen542_cyclix_var;
	if (gen54_rtl_var)
		begin
		genpstage_MEM_genpctrl_occupied = (genpstage_MEM_genpctrl_active_glbl | genpstage_MEM_genpctrl_killed_glbl);
		gen543_cyclix_var = genpstage_MEM_genpctrl_occupied;
		gen55_rtl_var = gen543_cyclix_var;
		if (gen55_rtl_var)
			begin
			genpstage_MEM_genpctrl_stalled_glbl = (genpstage_MEM_genpctrl_stalled_glbl | 32'd1);
			end
		end
	gen544_cyclix_var = genpstage_MEM_genpctrl_stalled_glbl;
	gen56_rtl_var = gen544_cyclix_var;
	if (gen56_rtl_var)
		begin
		genpstage_MEM_genpctrl_finish = 32'd0;
		genpstage_MEM_genpctrl_succ = 32'd0;
		end
	gen545_cyclix_var = 1'd0;
	gen545_cyclix_var = (gen545_cyclix_var || gen544_cyclix_var);
	gen545_cyclix_var = !gen545_cyclix_var;
	gen57_rtl_var = gen545_cyclix_var;
	if (gen57_rtl_var)
		begin
		genpstage_MEM_genpctrl_finish = genpstage_MEM_genpctrl_occupied;
		genpstage_MEM_genpctrl_succ = genpstage_MEM_genpctrl_active_glbl;
		end
	gen546_cyclix_var = genpstage_MEM_genpctrl_succ;
	gen58_rtl_var = gen546_cyclix_var;
	if (gen58_rtl_var)
		begin
		gen547_cyclix_var = gen226_pipex_syncreq;
		gen59_rtl_var = gen547_cyclix_var;
		if (gen59_rtl_var)
			begin
			genpsticky_glbl_jump_req_cmd = gen227_pipex_syncbuf;
			end
		gen548_cyclix_var = gen228_pipex_syncreq;
		gen60_rtl_var = gen548_cyclix_var;
		if (gen60_rtl_var)
			begin
			genpsticky_glbl_jump_vector_cmd = gen229_pipex_syncbuf;
			end
		end
	gen549_cyclix_var = genpstage_MEM_genpctrl_finish;
	gen61_rtl_var = gen549_cyclix_var;
	if (gen61_rtl_var)
		begin
		gen550_cyclix_var = genpstage_WB_genpctrl_rdy;
		gen62_rtl_var = gen550_cyclix_var;
		if (gen62_rtl_var)
			begin
			genpstage_WB_rd_rdy_genglbl = genpstage_MEM_rd_rdy;
			genpstage_WB_rd_wdata_genglbl = genpstage_MEM_rd_wdata;
			genpstage_WB_genmcopipe_handle_data_mem_genvar_if_id = genpstage_MEM_genmcopipe_handle_data_mem_genvar_if_id;
			genpstage_WB_genmcopipe_handle_data_mem_genvar_rdreq_pending = genpstage_MEM_genmcopipe_handle_data_mem_genvar_rdreq_pending;
			genpstage_WB_genmcopipe_handle_data_mem_genvar_tid = genpstage_MEM_genmcopipe_handle_data_mem_genvar_tid;
			genpstage_WB_genmcopipe_handle_data_mem_genvar_resp_done = genpstage_MEM_genmcopipe_handle_data_mem_genvar_resp_done;
			genpstage_WB_genmcopipe_handle_data_mem_genvar_rdata = genpstage_MEM_genmcopipe_handle_data_mem_genvar_rdata;
			genpstage_WB_rd_req_genglbl = genpstage_MEM_rd_req;
			genpstage_WB_rd_addr_genglbl = genpstage_MEM_rd_addr;
			genpstage_WB_mem_req_genglbl = genpstage_MEM_mem_req;
			genpstage_WB_mem_cmd_genglbl = genpstage_MEM_mem_cmd;
			genpstage_WB_rd_source_genglbl = genpstage_MEM_rd_source;
			genpstage_WB_genpctrl_active_glbl = genpstage_MEM_genpctrl_active_glbl;
			genpstage_WB_genpctrl_killed_glbl = genpstage_MEM_genpctrl_killed_glbl;
			genpstage_WB_genpctrl_stalled_glbl = 32'd0;
			end
		genpstage_MEM_genpctrl_active_glbl = 32'd0;
		genpstage_MEM_genpctrl_killed_glbl = 32'd0;
		genpstage_MEM_genpctrl_stalled_glbl = 32'd0;
		end
	gen551_cyclix_var = ~genpstage_MEM_genpctrl_stalled_glbl;
	genpstage_MEM_genpctrl_rdy = gen551_cyclix_var;
	genpstage_MEM_genpctrl_working = (genpstage_MEM_genpctrl_succ | genpstage_MEM_genpctrl_stalled_glbl);
	genpstage_EXEC_genpctrl_succ = 32'd0;
	genpstage_EXEC_genpctrl_working = 32'd0;
	gen552_cyclix_var = genpstage_EXEC_genpctrl_stalled_glbl;
	gen63_rtl_var = gen552_cyclix_var;
	if (gen63_rtl_var)
		begin
		genpstage_EXEC_genpctrl_new = 32'd0;
		genpstage_EXEC_genpctrl_stalled_glbl = 32'd0;
		gen553_cyclix_var = !genpstage_EXEC_genpctrl_killed_glbl;
		genpstage_EXEC_genpctrl_active_glbl = gen553_cyclix_var;
		end
	gen554_cyclix_var = 1'd0;
	gen554_cyclix_var = (gen554_cyclix_var || gen552_cyclix_var);
	gen554_cyclix_var = !gen554_cyclix_var;
	gen64_rtl_var = gen554_cyclix_var;
	if (gen64_rtl_var)
		begin
		genpstage_EXEC_genpctrl_new = (genpstage_EXEC_genpctrl_active_glbl || genpstage_EXEC_genpctrl_killed_glbl);
		end
	genpstage_EXEC_genpctrl_finish = 32'd0;
	genpstage_EXEC_genpctrl_flushreq = 32'd0;
	genpstage_EXEC_genpctrl_nevictable = 32'd0;
	genpstage_EXEC_genpctrl_occupied = (genpstage_EXEC_genpctrl_active_glbl | genpstage_EXEC_genpctrl_killed_glbl);
	genpstage_EXEC_rd_req = genpstage_EXEC_rd_req_genglbl;
	genpstage_EXEC_rd_addr = genpstage_EXEC_rd_addr_genglbl;
	genpstage_EXEC_curinstr_addr = genpstage_EXEC_curinstr_addr_genglbl;
	genpstage_EXEC_mret_req = genpstage_EXEC_mret_req_genglbl;
	genpstage_EXEC_alu_op1_wide = genpstage_EXEC_alu_op1_wide_genglbl;
	genpstage_EXEC_alu_req = genpstage_EXEC_alu_req_genglbl;
	genpstage_EXEC_alu_opcode = genpstage_EXEC_alu_opcode_genglbl;
	genpstage_EXEC_alu_op2_wide = genpstage_EXEC_alu_op2_wide_genglbl;
	genpstage_EXEC_alu_op1 = genpstage_EXEC_alu_op1_genglbl;
	genpstage_EXEC_alu_op2 = genpstage_EXEC_alu_op2_genglbl;
	genpstage_EXEC_alu_unsigned = genpstage_EXEC_alu_unsigned_genglbl;
	genpstage_EXEC_rd_source = genpstage_EXEC_rd_source_genglbl;
	genpstage_EXEC_immediate = genpstage_EXEC_immediate_genglbl;
	genpstage_EXEC_nextinstr_addr = genpstage_EXEC_nextinstr_addr_genglbl;
	genpstage_EXEC_csr_rdata = genpstage_EXEC_csr_rdata_genglbl;
	genpstage_EXEC_jump_src = genpstage_EXEC_jump_src_genglbl;
	genpstage_EXEC_jump_req_cond = genpstage_EXEC_jump_req_cond_genglbl;
	genpstage_EXEC_funct3 = genpstage_EXEC_funct3_genglbl;
	genpstage_EXEC_jump_req = genpstage_EXEC_jump_req_genglbl;
	genpstage_EXEC_mem_req = genpstage_EXEC_mem_req_genglbl;
	genpstage_EXEC_mem_cmd = genpstage_EXEC_mem_cmd_genglbl;
	genpstage_EXEC_genpctrl_flushreq = (genpstage_EXEC_genpctrl_flushreq | genpstage_MEM_genpctrl_flushreq);
	gen555_cyclix_var = genpstage_EXEC_genpctrl_occupied;
	gen65_rtl_var = gen555_cyclix_var;
	if (gen65_rtl_var)
		begin
		gen556_cyclix_var = genpstage_EXEC_genpctrl_new;
		gen66_rtl_var = gen556_cyclix_var;
		if (gen66_rtl_var)
			begin
			genpstage_EXEC_irq_mcause = 32'd0;
			genpstage_EXEC_irq_recv = 32'd0;
			end
		gen459_pipex_genpstage_EXEC_mcopipe_rdreq_inprogress = 32'd0;
		gen557_cyclix_var = genpstage_EXEC_genpctrl_flushreq;
		gen67_rtl_var = gen557_cyclix_var;
		if (gen67_rtl_var)
			begin
			gen558_cyclix_var = genpstage_EXEC_genpctrl_active_glbl;
			gen68_rtl_var = gen558_cyclix_var;
			if (gen68_rtl_var)
				begin
				genpstage_EXEC_genpctrl_active_glbl = 32'd0;
				genpstage_EXEC_genpctrl_killed_glbl = 32'd1;
				end
			end
		end
	gen559_cyclix_var = 1'd0;
	gen559_cyclix_var = (gen559_cyclix_var || gen555_cyclix_var);
	gen559_cyclix_var = !gen559_cyclix_var;
	gen69_rtl_var = gen559_cyclix_var;
	if (gen69_rtl_var)
		begin
		end
	gen382_pipex_var = genpsticky_glbl_MIRQEN;
	gen560_cyclix_var = gen382_pipex_var;
	gen70_rtl_var = gen560_cyclix_var;
	if (gen70_rtl_var)
		begin
		gen383_pipex_var = ~genpstage_EXEC_irq_recv;
		gen384_pipex_var = gen383_pipex_var;
		gen561_cyclix_var = gen384_pipex_var;
		gen71_rtl_var = gen561_cyclix_var;
		if (gen71_rtl_var)
			begin
			gen562_cyclix_var = genpstage_EXEC_genpctrl_active_glbl;
			gen72_rtl_var = gen562_cyclix_var;
			if (gen72_rtl_var)
				begin
				gen73_rtl_var = !rst_i;
				gen74_rtl_var = gen73_rtl_var;
				if (gen74_rtl_var)
					begin
					gen563_cyclix_var = 32'd0;
					gen75_rtl_var = irq_fifo_genfifo_buf_req;
					if (gen75_rtl_var)
						begin
						gen563_cyclix_var = 32'd1;
						genpstage_EXEC_irq_mcause = irq_fifo_genfifo_buf_rdata;
						irq_fifo_genfifo_buf_req = 32'd0;
						irq_fifo_genfifo_ack_o = 32'd1;
						end
					end
				gen385_pipex_var = gen563_cyclix_var;
				end
			genpstage_EXEC_irq_recv = gen385_pipex_var;
			end
		gen386_pipex_var = genpstage_EXEC_irq_recv;
		gen564_cyclix_var = gen386_pipex_var;
		gen76_rtl_var = gen564_cyclix_var;
		if (gen76_rtl_var)
			begin
			genpstage_EXEC_jump_req = 32'd1;
			genpstage_EXEC_jump_req_cond = 32'd0;
			genpstage_EXEC_jump_src = 32'd0;
			genpstage_EXEC_rs1_req = 32'd0;
			genpstage_EXEC_rs2_req = 32'd0;
			genpstage_EXEC_rd_req = 32'd0;
			genpstage_EXEC_immediate = 32'd128;
			genpstage_EXEC_fencereq = 32'd0;
			genpstage_EXEC_ecallreq = 32'd0;
			genpstage_EXEC_ebreakreq = 32'd0;
			genpstage_EXEC_csrreq = 32'd0;
			genpstage_EXEC_alu_req = 32'd0;
			genpstage_EXEC_mem_req = 32'd0;
			gen565_cyclix_var = ~genpstage_EXEC_genpctrl_stalled_glbl;
			gen566_cyclix_var = gen565_cyclix_var;
			gen77_rtl_var = gen566_cyclix_var;
			if (gen77_rtl_var)
				begin
				gen567_cyclix_var = genpstage_EXEC_genpctrl_active_glbl;
				gen78_rtl_var = gen567_cyclix_var;
				if (gen78_rtl_var)
					begin
					genpsticky_glbl_MIRQEN = 32'd0;
					end
				end
			gen568_cyclix_var = ~genpstage_EXEC_genpctrl_stalled_glbl;
			gen569_cyclix_var = gen568_cyclix_var;
			gen79_rtl_var = gen569_cyclix_var;
			if (gen79_rtl_var)
				begin
				gen570_cyclix_var = genpstage_EXEC_genpctrl_active_glbl;
				gen80_rtl_var = gen570_cyclix_var;
				if (gen80_rtl_var)
					begin
					genpsticky_glbl_CSR_MCAUSE = genpstage_EXEC_irq_mcause;
					end
				end
			gen571_cyclix_var = ~genpstage_EXEC_genpctrl_stalled_glbl;
			gen572_cyclix_var = gen571_cyclix_var;
			gen81_rtl_var = gen572_cyclix_var;
			if (gen81_rtl_var)
				begin
				gen573_cyclix_var = genpstage_EXEC_genpctrl_active_glbl;
				gen82_rtl_var = gen573_cyclix_var;
				if (gen82_rtl_var)
					begin
					genpsticky_glbl_MRETADDR = genpstage_EXEC_curinstr_addr;
					end
				end
			end
		end
	gen387_pipex_var = genpstage_EXEC_mret_req;
	gen574_cyclix_var = gen387_pipex_var;
	gen83_rtl_var = gen574_cyclix_var;
	if (gen83_rtl_var)
		begin
		gen575_cyclix_var = ~genpstage_EXEC_genpctrl_stalled_glbl;
		gen576_cyclix_var = gen575_cyclix_var;
		gen84_rtl_var = gen576_cyclix_var;
		if (gen84_rtl_var)
			begin
			gen577_cyclix_var = genpstage_EXEC_genpctrl_active_glbl;
			gen85_rtl_var = gen577_cyclix_var;
			if (gen85_rtl_var)
				begin
				genpsticky_glbl_MIRQEN = 32'd1;
				end
			end
		end
	genpstage_EXEC_alu_result_wide = genpstage_EXEC_alu_op1_wide;
	gen388_pipex_var = genpstage_EXEC_alu_req;
	gen578_cyclix_var = gen388_pipex_var;
	gen86_rtl_var = gen578_cyclix_var;
	if (gen86_rtl_var)
		begin
		case (genpstage_EXEC_alu_opcode)
			0:
				begin
				gen389_pipex_var = (genpstage_EXEC_alu_op1_wide + genpstage_EXEC_alu_op2_wide);
				genpstage_EXEC_alu_result_wide = gen389_pipex_var;
				end
			1:
				begin
				gen390_pipex_var = (genpstage_EXEC_alu_op1_wide - genpstage_EXEC_alu_op2_wide);
				genpstage_EXEC_alu_result_wide = gen390_pipex_var;
				end
			2:
				begin
				gen391_pipex_var = (genpstage_EXEC_alu_op1_wide & genpstage_EXEC_alu_op2_wide);
				genpstage_EXEC_alu_result_wide = gen391_pipex_var;
				end
			3:
				begin
				gen392_pipex_var = (genpstage_EXEC_alu_op1_wide | genpstage_EXEC_alu_op2_wide);
				genpstage_EXEC_alu_result_wide = gen392_pipex_var;
				end
			4:
				begin
				gen393_pipex_var = (genpstage_EXEC_alu_op1_wide << genpstage_EXEC_alu_op2_wide);
				genpstage_EXEC_alu_result_wide = gen393_pipex_var;
				end
			5:
				begin
				gen394_pipex_var = genpstage_EXEC_alu_op1_wide[31:0];
				gen395_pipex_var = {32'd0, gen394_pipex_var};
				gen396_pipex_var = genpstage_EXEC_alu_op2_wide[4:0];
				gen397_pipex_var = (gen395_pipex_var >> gen396_pipex_var);
				genpstage_EXEC_alu_result_wide = gen397_pipex_var;
				end
			6:
				begin
				gen398_pipex_var = genpstage_EXEC_alu_op1_wide[31:0];
				gen399_pipex_var = gen398_pipex_var[31];
				gen400_pipex_var = {gen399_pipex_var, gen399_pipex_var, gen399_pipex_var, gen399_pipex_var, gen399_pipex_var, gen399_pipex_var, gen399_pipex_var, gen399_pipex_var, gen399_pipex_var, gen399_pipex_var, gen399_pipex_var, gen399_pipex_var, gen399_pipex_var, gen399_pipex_var, gen399_pipex_var, gen399_pipex_var, gen399_pipex_var, gen399_pipex_var, gen399_pipex_var, gen399_pipex_var, gen399_pipex_var, gen399_pipex_var, gen399_pipex_var, gen399_pipex_var, gen399_pipex_var, gen399_pipex_var, gen399_pipex_var, gen399_pipex_var, gen399_pipex_var, gen399_pipex_var, gen399_pipex_var, gen399_pipex_var, gen398_pipex_var};
				gen401_pipex_var = genpstage_EXEC_alu_op2_wide[4:0];
				gen402_pipex_var = (gen400_pipex_var >>> gen401_pipex_var);
				genpstage_EXEC_alu_result_wide = gen402_pipex_var;
				end
			7:
				begin
				gen403_pipex_var = (genpstage_EXEC_alu_op1_wide ^ genpstage_EXEC_alu_op2_wide);
				genpstage_EXEC_alu_result_wide = gen403_pipex_var;
				end
			8:
				begin
				gen404_pipex_var = ~genpstage_EXEC_alu_op2_wide;
				gen405_pipex_var = (genpstage_EXEC_alu_op1_wide & gen404_pipex_var);
				genpstage_EXEC_alu_result_wide = gen405_pipex_var;
				end
		endcase
		gen406_pipex_var = genpstage_EXEC_alu_result_wide[31:0];
		genpstage_EXEC_alu_result = gen406_pipex_var;
		gen407_pipex_var = genpstage_EXEC_alu_result_wide[32];
		genpstage_EXEC_alu_CF = gen407_pipex_var;
		gen408_pipex_var = genpstage_EXEC_alu_result_wide[31];
		genpstage_EXEC_alu_SF = gen408_pipex_var;
		gen409_pipex_var = |genpstage_EXEC_alu_result;
		gen410_pipex_var = ~gen409_pipex_var;
		genpstage_EXEC_alu_ZF = gen410_pipex_var;
		gen411_pipex_var = genpstage_EXEC_alu_op1[31];
		gen412_pipex_var = ~gen411_pipex_var;
		gen413_pipex_var = genpstage_EXEC_alu_op2[31];
		gen414_pipex_var = ~gen413_pipex_var;
		gen415_pipex_var = genpstage_EXEC_alu_result[31];
		gen416_pipex_var = (gen414_pipex_var & gen415_pipex_var);
		gen417_pipex_var = (gen412_pipex_var & gen416_pipex_var);
		gen418_pipex_var = genpstage_EXEC_alu_op1[31];
		gen419_pipex_var = genpstage_EXEC_alu_op2[31];
		gen420_pipex_var = genpstage_EXEC_alu_result[31];
		gen421_pipex_var = ~gen420_pipex_var;
		gen422_pipex_var = (gen419_pipex_var & gen421_pipex_var);
		gen423_pipex_var = (gen418_pipex_var & gen422_pipex_var);
		gen424_pipex_var = (gen417_pipex_var | gen423_pipex_var);
		genpstage_EXEC_alu_OF = gen424_pipex_var;
		gen425_pipex_var = genpstage_EXEC_alu_unsigned;
		gen579_cyclix_var = gen425_pipex_var;
		gen87_rtl_var = gen579_cyclix_var;
		if (gen87_rtl_var)
			begin
			genpstage_EXEC_alu_overflow = genpstage_EXEC_alu_CF;
			end
		gen426_pipex_var = 1'd0;
		gen426_pipex_var = (gen426_pipex_var || gen425_pipex_var);
		gen426_pipex_var = !gen426_pipex_var;
		gen580_cyclix_var = gen426_pipex_var;
		gen88_rtl_var = gen580_cyclix_var;
		if (gen88_rtl_var)
			begin
			genpstage_EXEC_alu_overflow = genpstage_EXEC_alu_OF;
			end
		end
	case (genpstage_EXEC_rd_source)
		0:
			begin
			genpstage_EXEC_rd_wdata = genpstage_EXEC_immediate;
			genpstage_EXEC_rd_rdy = 32'd1;
			end
		1:
			begin
			genpstage_EXEC_rd_wdata = genpstage_EXEC_alu_result;
			genpstage_EXEC_rd_rdy = 32'd1;
			end
		2:
			begin
			genpstage_EXEC_rd_wdata = genpstage_EXEC_alu_CF;
			genpstage_EXEC_rd_rdy = 32'd1;
			end
		3:
			begin
			genpstage_EXEC_rd_wdata = genpstage_EXEC_alu_OF;
			genpstage_EXEC_rd_rdy = 32'd1;
			end
		4:
			begin
			genpstage_EXEC_rd_wdata = genpstage_EXEC_nextinstr_addr;
			genpstage_EXEC_rd_rdy = 32'd1;
			end
		6:
			begin
			genpstage_EXEC_rd_wdata = genpstage_EXEC_csr_rdata;
			genpstage_EXEC_rd_rdy = 32'd1;
			end
	endcase
	gen427_pipex_var = (genpstage_EXEC_curinstr_addr + genpstage_EXEC_immediate);
	genpstage_EXEC_curinstraddr_imm = gen427_pipex_var;
	case (genpstage_EXEC_jump_src)
		0:
			begin
			genpstage_EXEC_jump_vector = genpstage_EXEC_immediate;
			end
		1:
			begin
			genpstage_EXEC_jump_vector = genpstage_EXEC_alu_result;
			end
	endcase
	gen428_pipex_var = genpstage_EXEC_jump_req_cond;
	gen581_cyclix_var = gen428_pipex_var;
	gen89_rtl_var = gen581_cyclix_var;
	if (gen89_rtl_var)
		begin
		case (genpstage_EXEC_funct3)
			0:
				begin
				gen429_pipex_var = genpstage_EXEC_alu_ZF;
				gen582_cyclix_var = gen429_pipex_var;
				gen90_rtl_var = gen582_cyclix_var;
				if (gen90_rtl_var)
					begin
					genpstage_EXEC_jump_req = 32'd1;
					genpstage_EXEC_jump_vector = genpstage_EXEC_curinstraddr_imm;
					end
				end
			1:
				begin
				gen430_pipex_var = ~genpstage_EXEC_alu_ZF;
				gen431_pipex_var = gen430_pipex_var;
				gen583_cyclix_var = gen431_pipex_var;
				gen91_rtl_var = gen583_cyclix_var;
				if (gen91_rtl_var)
					begin
					genpstage_EXEC_jump_req = 32'd1;
					genpstage_EXEC_jump_vector = genpstage_EXEC_curinstraddr_imm;
					end
				end
			4:
				begin
				gen432_pipex_var = genpstage_EXEC_alu_CF;
				gen584_cyclix_var = gen432_pipex_var;
				gen92_rtl_var = gen584_cyclix_var;
				if (gen92_rtl_var)
					begin
					genpstage_EXEC_jump_req = 32'd1;
					genpstage_EXEC_jump_vector = genpstage_EXEC_curinstraddr_imm;
					end
				end
			5:
				begin
				gen433_pipex_var = ~genpstage_EXEC_alu_CF;
				gen434_pipex_var = gen433_pipex_var;
				gen585_cyclix_var = gen434_pipex_var;
				gen93_rtl_var = gen585_cyclix_var;
				if (gen93_rtl_var)
					begin
					genpstage_EXEC_jump_req = 32'd1;
					genpstage_EXEC_jump_vector = genpstage_EXEC_curinstraddr_imm;
					end
				end
			6:
				begin
				gen435_pipex_var = genpstage_EXEC_alu_CF;
				gen586_cyclix_var = gen435_pipex_var;
				gen94_rtl_var = gen586_cyclix_var;
				if (gen94_rtl_var)
					begin
					genpstage_EXEC_jump_req = 32'd1;
					genpstage_EXEC_jump_vector = genpstage_EXEC_curinstraddr_imm;
					end
				end
			7:
				begin
				gen436_pipex_var = ~genpstage_EXEC_alu_CF;
				gen437_pipex_var = gen436_pipex_var;
				gen587_cyclix_var = gen437_pipex_var;
				gen95_rtl_var = gen587_cyclix_var;
				if (gen95_rtl_var)
					begin
					genpstage_EXEC_jump_req = 32'd1;
					genpstage_EXEC_jump_vector = genpstage_EXEC_curinstraddr_imm;
					end
				end
		endcase
		end
	genpstage_EXEC_mem_addr = genpstage_EXEC_alu_result;
	genpstage_EXEC_mem_wdata = genpstage_EXEC_rs2_rdata;
	gen588_cyclix_var = ~genpstage_MEM_genpctrl_rdy;
	gen589_cyclix_var = gen588_cyclix_var;
	gen96_rtl_var = gen589_cyclix_var;
	if (gen96_rtl_var)
		begin
		genpstage_EXEC_genpctrl_stalled_glbl = (genpstage_EXEC_genpctrl_stalled_glbl | genpstage_EXEC_genpctrl_active_glbl);
		genpstage_EXEC_genpctrl_active_glbl = 32'd0;
		gen590_cyclix_var = genpstage_EXEC_genpctrl_nevictable;
		gen97_rtl_var = gen590_cyclix_var;
		if (gen97_rtl_var)
			begin
			genpstage_EXEC_genpctrl_occupied = (genpstage_EXEC_genpctrl_active_glbl | genpstage_EXEC_genpctrl_killed_glbl);
			gen591_cyclix_var = genpstage_EXEC_genpctrl_occupied;
			gen98_rtl_var = gen591_cyclix_var;
			if (gen98_rtl_var)
				begin
				genpstage_EXEC_genpctrl_stalled_glbl = (genpstage_EXEC_genpctrl_stalled_glbl | 32'd1);
				end
			end
		end
	gen592_cyclix_var = genpstage_EXEC_genpctrl_stalled_glbl;
	gen99_rtl_var = gen592_cyclix_var;
	if (gen99_rtl_var)
		begin
		genpstage_EXEC_genpctrl_finish = 32'd0;
		genpstage_EXEC_genpctrl_succ = 32'd0;
		end
	gen593_cyclix_var = 1'd0;
	gen593_cyclix_var = (gen593_cyclix_var || gen592_cyclix_var);
	gen593_cyclix_var = !gen593_cyclix_var;
	gen100_rtl_var = gen593_cyclix_var;
	if (gen100_rtl_var)
		begin
		genpstage_EXEC_genpctrl_finish = genpstage_EXEC_genpctrl_occupied;
		genpstage_EXEC_genpctrl_succ = genpstage_EXEC_genpctrl_active_glbl;
		end
	gen594_cyclix_var = genpstage_EXEC_genpctrl_finish;
	gen101_rtl_var = gen594_cyclix_var;
	if (gen101_rtl_var)
		begin
		gen595_cyclix_var = genpstage_MEM_genpctrl_rdy;
		gen102_rtl_var = gen595_cyclix_var;
		if (gen102_rtl_var)
			begin
			genpstage_MEM_rd_req_genglbl = genpstage_EXEC_rd_req;
			genpstage_MEM_rd_addr_genglbl = genpstage_EXEC_rd_addr;
			genpstage_MEM_rd_rdy_genglbl = genpstage_EXEC_rd_rdy;
			genpstage_MEM_rd_wdata_genglbl = genpstage_EXEC_rd_wdata;
			genpstage_MEM_jump_req_genglbl = genpstage_EXEC_jump_req;
			genpstage_MEM_jump_vector_genglbl = genpstage_EXEC_jump_vector;
			genpstage_MEM_mem_req_genglbl = genpstage_EXEC_mem_req;
			genpstage_MEM_mem_addr_genglbl = genpstage_EXEC_mem_addr;
			genpstage_MEM_mem_wdata_genglbl = genpstage_EXEC_mem_wdata;
			genpstage_MEM_mem_cmd_genglbl = genpstage_EXEC_mem_cmd;
			genpstage_MEM_rd_source_genglbl = genpstage_EXEC_rd_source;
			genpstage_MEM_genpctrl_active_glbl = genpstage_EXEC_genpctrl_active_glbl;
			genpstage_MEM_genpctrl_killed_glbl = genpstage_EXEC_genpctrl_killed_glbl;
			genpstage_MEM_genpctrl_stalled_glbl = 32'd0;
			end
		genpstage_EXEC_genpctrl_active_glbl = 32'd0;
		genpstage_EXEC_genpctrl_killed_glbl = 32'd0;
		genpstage_EXEC_genpctrl_stalled_glbl = 32'd0;
		end
	gen596_cyclix_var = ~genpstage_EXEC_genpctrl_stalled_glbl;
	genpstage_EXEC_genpctrl_rdy = gen596_cyclix_var;
	genpstage_EXEC_genpctrl_working = (genpstage_EXEC_genpctrl_succ | genpstage_EXEC_genpctrl_stalled_glbl);
	genpstage_IDECODE_genpctrl_succ = 32'd0;
	genpstage_IDECODE_genpctrl_working = 32'd0;
	gen597_cyclix_var = genpstage_IDECODE_genpctrl_stalled_glbl;
	gen103_rtl_var = gen597_cyclix_var;
	if (gen103_rtl_var)
		begin
		genpstage_IDECODE_genpctrl_new = 32'd0;
		genpstage_IDECODE_genpctrl_stalled_glbl = 32'd0;
		gen598_cyclix_var = !genpstage_IDECODE_genpctrl_killed_glbl;
		genpstage_IDECODE_genpctrl_active_glbl = gen598_cyclix_var;
		end
	gen599_cyclix_var = 1'd0;
	gen599_cyclix_var = (gen599_cyclix_var || gen597_cyclix_var);
	gen599_cyclix_var = !gen599_cyclix_var;
	gen104_rtl_var = gen599_cyclix_var;
	if (gen104_rtl_var)
		begin
		genpstage_IDECODE_genpctrl_new = (genpstage_IDECODE_genpctrl_active_glbl || genpstage_IDECODE_genpctrl_killed_glbl);
		end
	genpstage_IDECODE_genpctrl_finish = 32'd0;
	genpstage_IDECODE_genpctrl_flushreq = 32'd0;
	genpstage_IDECODE_genpctrl_nevictable = 32'd0;
	genpstage_IDECODE_genpctrl_occupied = (genpstage_IDECODE_genpctrl_active_glbl | genpstage_IDECODE_genpctrl_killed_glbl);
	genpstage_IDECODE_curinstr_addr = genpstage_IDECODE_curinstr_addr_genglbl;
	genpstage_IDECODE_nextinstr_addr = genpstage_IDECODE_nextinstr_addr_genglbl;
	genpstage_IDECODE_genpctrl_flushreq = (genpstage_IDECODE_genpctrl_flushreq | genpstage_EXEC_genpctrl_flushreq);
	gen600_cyclix_var = genpstage_IDECODE_genpctrl_occupied;
	gen105_rtl_var = gen600_cyclix_var;
	if (gen105_rtl_var)
		begin
		gen601_cyclix_var = genpstage_IDECODE_genpctrl_new;
		gen106_rtl_var = gen601_cyclix_var;
		if (gen106_rtl_var)
			begin
			genpstage_IDECODE_rs1_rdata = 32'd0;
			genpstage_IDECODE_rs2_rdata = 32'd0;
			end
		gen602_cyclix_var = genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
		gen107_rtl_var = gen602_cyclix_var;
		if (gen107_rtl_var)
			begin
			gen603_cyclix_var = (genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_if_id == 1'd0);
			gen604_cyclix_var = gen603_cyclix_var;
			gen108_rtl_var = gen604_cyclix_var;
			if (gen108_rtl_var)
				begin
				gen605_cyclix_var = (genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_tid == genmcopipe_instr_mem_rd_ptr);
				gen606_cyclix_var = gen605_cyclix_var;
				gen109_rtl_var = gen606_cyclix_var;
				if (gen109_rtl_var)
					begin
					gen110_rtl_var = !rst_i;
					gen111_rtl_var = gen110_rtl_var;
					if (gen111_rtl_var)
						begin
						gen607_cyclix_var = 32'd0;
						gen112_rtl_var = genmcopipe_instr_mem_resp_genfifo_buf_req;
						if (gen112_rtl_var)
							begin
							gen607_cyclix_var = 32'd1;
							gen460_pipex_mcopipe_rdata = genmcopipe_instr_mem_resp_genfifo_buf_rdata;
							genmcopipe_instr_mem_resp_genfifo_buf_req = 32'd0;
							genmcopipe_instr_mem_resp_genfifo_ack_o = 32'd1;
							end
						end
					gen608_cyclix_var = gen607_cyclix_var;
					gen113_rtl_var = gen608_cyclix_var;
					if (gen113_rtl_var)
						begin
						genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdreq_pending = 32'd0;
						genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_resp_done = 32'd1;
						genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata = gen460_pipex_mcopipe_rdata;
						genmcopipe_instr_mem_rd_done = 32'd1;
						end
					end
				end
			end
		gen461_pipex_genpstage_IDECODE_mcopipe_rdreq_inprogress = 32'd0;
		gen461_pipex_genpstage_IDECODE_mcopipe_rdreq_inprogress = (gen461_pipex_genpstage_IDECODE_mcopipe_rdreq_inprogress || genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdreq_pending);
		gen609_cyclix_var = genpstage_IDECODE_genpctrl_flushreq;
		gen114_rtl_var = gen609_cyclix_var;
		if (gen114_rtl_var)
			begin
			gen610_cyclix_var = genpstage_IDECODE_genpctrl_active_glbl;
			gen115_rtl_var = gen610_cyclix_var;
			if (gen115_rtl_var)
				begin
				genpstage_IDECODE_genpctrl_active_glbl = 32'd0;
				genpstage_IDECODE_genpctrl_killed_glbl = 32'd1;
				end
			end
		end
	gen611_cyclix_var = 1'd0;
	gen611_cyclix_var = (gen611_cyclix_var || gen600_cyclix_var);
	gen611_cyclix_var = !gen611_cyclix_var;
	gen116_rtl_var = gen611_cyclix_var;
	if (gen116_rtl_var)
		begin
		genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_resp_done = 32'd0;
		genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdreq_pending = 32'd0;
		end
	gen612_cyclix_var = genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_resp_done;
	gen117_rtl_var = gen612_cyclix_var;
	if (gen117_rtl_var)
		begin
		genpstage_IDECODE_instr_code = genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata;
		end
	gen239_pipex_var = genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_resp_done;
	gen240_pipex_var = ~gen239_pipex_var;
	gen241_pipex_var = gen240_pipex_var;
	gen613_cyclix_var = gen241_pipex_var;
	gen118_rtl_var = gen613_cyclix_var;
	if (gen118_rtl_var)
		begin
		genpstage_IDECODE_genpctrl_stalled_glbl = (genpstage_IDECODE_genpctrl_stalled_glbl | genpstage_IDECODE_genpctrl_active_glbl);
		genpstage_IDECODE_genpctrl_active_glbl = 32'd0;
		end
	gen242_pipex_var = genpstage_IDECODE_instr_code[6:0];
	genpstage_IDECODE_opcode = gen242_pipex_var;
	genpstage_IDECODE_alu_unsigned = 32'd0;
	gen243_pipex_var = genpstage_IDECODE_instr_code[19:15];
	genpstage_IDECODE_rs1_addr = gen243_pipex_var;
	gen244_pipex_var = genpstage_IDECODE_instr_code[24:20];
	genpstage_IDECODE_rs2_addr = gen244_pipex_var;
	gen245_pipex_var = genpstage_IDECODE_instr_code[11:7];
	genpstage_IDECODE_rd_addr = gen245_pipex_var;
	gen246_pipex_var = genpstage_IDECODE_instr_code[14:12];
	genpstage_IDECODE_funct3 = gen246_pipex_var;
	gen247_pipex_var = genpstage_IDECODE_instr_code[31:25];
	genpstage_IDECODE_funct7 = gen247_pipex_var;
	gen248_pipex_var = genpstage_IDECODE_instr_code[24:20];
	genpstage_IDECODE_shamt = gen248_pipex_var;
	gen249_pipex_var = genpstage_IDECODE_instr_code[27:24];
	genpstage_IDECODE_pred = gen249_pipex_var;
	gen250_pipex_var = genpstage_IDECODE_instr_code[23:20];
	genpstage_IDECODE_succ = gen250_pipex_var;
	gen251_pipex_var = genpstage_IDECODE_instr_code[31:20];
	genpstage_IDECODE_csrnum = gen251_pipex_var;
	gen252_pipex_var = genpstage_IDECODE_instr_code[19:15];
	genpstage_IDECODE_zimm = gen252_pipex_var;
	gen253_pipex_var = genpstage_IDECODE_instr_code[31:20];
	gen254_pipex_var = gen253_pipex_var[31];
	gen255_pipex_var = {gen254_pipex_var, gen254_pipex_var, gen254_pipex_var, gen254_pipex_var, gen254_pipex_var, gen254_pipex_var, gen254_pipex_var, gen254_pipex_var, gen254_pipex_var, gen254_pipex_var, gen254_pipex_var, gen254_pipex_var, gen254_pipex_var, gen254_pipex_var, gen254_pipex_var, gen254_pipex_var, gen254_pipex_var, gen254_pipex_var, gen254_pipex_var, gen254_pipex_var, gen253_pipex_var};
	genpstage_IDECODE_immediate_I = gen255_pipex_var;
	gen256_pipex_var = genpstage_IDECODE_instr_code[31:25];
	gen257_pipex_var = genpstage_IDECODE_instr_code[11:7];
	gen258_pipex_var = {gen256_pipex_var, gen257_pipex_var};
	gen259_pipex_var = gen258_pipex_var[11];
	gen260_pipex_var = {gen259_pipex_var, gen259_pipex_var, gen259_pipex_var, gen259_pipex_var, gen259_pipex_var, gen259_pipex_var, gen259_pipex_var, gen259_pipex_var, gen259_pipex_var, gen259_pipex_var, gen259_pipex_var, gen259_pipex_var, gen259_pipex_var, gen259_pipex_var, gen259_pipex_var, gen259_pipex_var, gen259_pipex_var, gen259_pipex_var, gen259_pipex_var, gen259_pipex_var, gen258_pipex_var};
	genpstage_IDECODE_immediate_S = gen260_pipex_var;
	gen261_pipex_var = genpstage_IDECODE_instr_code[31];
	gen262_pipex_var = genpstage_IDECODE_instr_code[7];
	gen263_pipex_var = genpstage_IDECODE_instr_code[30:25];
	gen264_pipex_var = genpstage_IDECODE_instr_code[11:8];
	gen265_pipex_var = {gen261_pipex_var, gen262_pipex_var, gen263_pipex_var, gen264_pipex_var, 1'd0};
	gen266_pipex_var = gen265_pipex_var[12];
	gen267_pipex_var = {gen266_pipex_var, gen266_pipex_var, gen266_pipex_var, gen266_pipex_var, gen266_pipex_var, gen266_pipex_var, gen266_pipex_var, gen266_pipex_var, gen266_pipex_var, gen266_pipex_var, gen266_pipex_var, gen266_pipex_var, gen266_pipex_var, gen266_pipex_var, gen266_pipex_var, gen266_pipex_var, gen266_pipex_var, gen266_pipex_var, gen266_pipex_var, gen265_pipex_var};
	genpstage_IDECODE_immediate_B = gen267_pipex_var;
	gen268_pipex_var = genpstage_IDECODE_instr_code[31:12];
	gen269_pipex_var = {gen268_pipex_var, 12'd0};
	genpstage_IDECODE_immediate_U = gen269_pipex_var;
	gen270_pipex_var = genpstage_IDECODE_instr_code[31];
	gen271_pipex_var = genpstage_IDECODE_instr_code[19:12];
	gen272_pipex_var = genpstage_IDECODE_instr_code[20];
	gen273_pipex_var = genpstage_IDECODE_instr_code[30:21];
	gen274_pipex_var = {gen270_pipex_var, gen271_pipex_var, gen272_pipex_var, gen273_pipex_var, 1'd0};
	gen275_pipex_var = gen274_pipex_var[20];
	gen276_pipex_var = {gen275_pipex_var, gen275_pipex_var, gen275_pipex_var, gen275_pipex_var, gen275_pipex_var, gen275_pipex_var, gen275_pipex_var, gen275_pipex_var, gen275_pipex_var, gen275_pipex_var, gen275_pipex_var, gen274_pipex_var};
	genpstage_IDECODE_immediate_J = gen276_pipex_var;
	case (genpstage_IDECODE_opcode)
		55:
			begin
			genpstage_IDECODE_op1_source = 32'd1;
			genpstage_IDECODE_rd_req = 32'd1;
			genpstage_IDECODE_rd_source = 32'd0;
			genpstage_IDECODE_immediate = genpstage_IDECODE_immediate_U;
			end
		23:
			begin
			genpstage_IDECODE_op1_source = 32'd2;
			genpstage_IDECODE_op2_source = 32'd1;
			genpstage_IDECODE_alu_req = 32'd1;
			genpstage_IDECODE_alu_opcode = 32'd0;
			genpstage_IDECODE_rd_req = 32'd1;
			genpstage_IDECODE_rd_source = 32'd1;
			genpstage_IDECODE_immediate = genpstage_IDECODE_immediate_U;
			end
		111:
			begin
			genpstage_IDECODE_op1_source = 32'd2;
			genpstage_IDECODE_op2_source = 32'd1;
			genpstage_IDECODE_alu_req = 32'd1;
			genpstage_IDECODE_alu_opcode = 32'd0;
			genpstage_IDECODE_rd_req = 32'd1;
			genpstage_IDECODE_rd_source = 32'd4;
			genpstage_IDECODE_jump_req = 32'd1;
			genpstage_IDECODE_jump_src = 32'd1;
			genpstage_IDECODE_immediate = genpstage_IDECODE_immediate_J;
			end
		103:
			begin
			genpstage_IDECODE_rs1_req = 32'd1;
			genpstage_IDECODE_op1_source = 32'd0;
			genpstage_IDECODE_op2_source = 32'd1;
			genpstage_IDECODE_alu_req = 32'd1;
			genpstage_IDECODE_alu_opcode = 32'd0;
			genpstage_IDECODE_rd_req = 32'd1;
			genpstage_IDECODE_rd_source = 32'd4;
			genpstage_IDECODE_jump_req = 32'd1;
			genpstage_IDECODE_jump_src = 32'd1;
			genpstage_IDECODE_immediate = genpstage_IDECODE_immediate_I;
			end
		99:
			begin
			genpstage_IDECODE_rs1_req = 32'd1;
			genpstage_IDECODE_rs2_req = 32'd1;
			genpstage_IDECODE_alu_req = 32'd1;
			genpstage_IDECODE_alu_opcode = 32'd1;
			genpstage_IDECODE_jump_req_cond = 32'd1;
			genpstage_IDECODE_jump_src = 32'd1;
			genpstage_IDECODE_immediate = genpstage_IDECODE_immediate_B;
			gen277_pipex_var = (genpstage_IDECODE_funct3 == 32'd6);
			gen278_pipex_var = (genpstage_IDECODE_funct3 == 32'd7);
			gen279_pipex_var = (gen277_pipex_var | gen278_pipex_var);
			gen280_pipex_var = gen279_pipex_var;
			gen614_cyclix_var = gen280_pipex_var;
			gen119_rtl_var = gen614_cyclix_var;
			if (gen119_rtl_var)
				begin
				genpstage_IDECODE_alu_unsigned = 32'd1;
				end
			end
		3:
			begin
			genpstage_IDECODE_rs1_req = 32'd1;
			genpstage_IDECODE_op1_source = 32'd0;
			genpstage_IDECODE_op2_source = 32'd1;
			genpstage_IDECODE_rd_req = 32'd1;
			genpstage_IDECODE_rd_source = 32'd5;
			genpstage_IDECODE_alu_req = 32'd1;
			genpstage_IDECODE_mem_req = 32'd1;
			genpstage_IDECODE_mem_cmd = 32'd0;
			genpstage_IDECODE_immediate = genpstage_IDECODE_immediate_I;
			end
		35:
			begin
			genpstage_IDECODE_rs1_req = 32'd1;
			genpstage_IDECODE_rs2_req = 32'd1;
			genpstage_IDECODE_op1_source = 32'd0;
			genpstage_IDECODE_op2_source = 32'd1;
			genpstage_IDECODE_alu_req = 32'd1;
			genpstage_IDECODE_mem_req = 32'd1;
			genpstage_IDECODE_mem_cmd = 32'd1;
			genpstage_IDECODE_immediate = genpstage_IDECODE_immediate_S;
			end
		19:
			begin
			genpstage_IDECODE_rs1_req = 32'd1;
			genpstage_IDECODE_op1_source = 32'd0;
			genpstage_IDECODE_op2_source = 32'd1;
			genpstage_IDECODE_rd_req = 32'd1;
			genpstage_IDECODE_immediate = genpstage_IDECODE_immediate_I;
			genpstage_IDECODE_alu_req = 32'd1;
			case (genpstage_IDECODE_funct3)
				0:
					begin
					genpstage_IDECODE_alu_opcode = 32'd0;
					genpstage_IDECODE_rd_source = 32'd1;
					end
				1:
					begin
					genpstage_IDECODE_alu_opcode = 32'd4;
					genpstage_IDECODE_rd_source = 32'd1;
					gen281_pipex_var = genpstage_IDECODE_instr_code[24:20];
					gen282_pipex_var = {27'd0, gen281_pipex_var};
					genpstage_IDECODE_immediate = gen282_pipex_var;
					end
				2:
					begin
					genpstage_IDECODE_alu_opcode = 32'd1;
					genpstage_IDECODE_rd_source = 32'd2;
					end
				3:
					begin
					genpstage_IDECODE_alu_opcode = 32'd1;
					genpstage_IDECODE_alu_unsigned = 32'd1;
					genpstage_IDECODE_rd_source = 32'd2;
					end
				4:
					begin
					genpstage_IDECODE_alu_opcode = 32'd7;
					genpstage_IDECODE_rd_source = 32'd1;
					end
				5:
					begin
					gen283_pipex_var = genpstage_IDECODE_instr_code[30];
					gen284_pipex_var = gen283_pipex_var;
					gen615_cyclix_var = gen284_pipex_var;
					gen120_rtl_var = gen615_cyclix_var;
					if (gen120_rtl_var)
						begin
						genpstage_IDECODE_alu_opcode = 32'd6;
						end
					gen285_pipex_var = 1'd0;
					gen285_pipex_var = (gen285_pipex_var || gen284_pipex_var);
					gen285_pipex_var = !gen285_pipex_var;
					gen616_cyclix_var = gen285_pipex_var;
					gen121_rtl_var = gen616_cyclix_var;
					if (gen121_rtl_var)
						begin
						genpstage_IDECODE_alu_opcode = 32'd5;
						end
					genpstage_IDECODE_rd_source = 32'd1;
					gen286_pipex_var = genpstage_IDECODE_instr_code[24:20];
					gen287_pipex_var = {27'd0, gen286_pipex_var};
					genpstage_IDECODE_immediate = gen287_pipex_var;
					end
				6:
					begin
					genpstage_IDECODE_alu_opcode = 32'd3;
					genpstage_IDECODE_rd_source = 32'd1;
					end
				7:
					begin
					genpstage_IDECODE_alu_opcode = 32'd2;
					genpstage_IDECODE_rd_source = 32'd1;
					end
			endcase
			end
		51:
			begin
			genpstage_IDECODE_rs1_req = 32'd1;
			genpstage_IDECODE_rs2_req = 32'd1;
			genpstage_IDECODE_op1_source = 32'd0;
			genpstage_IDECODE_op2_source = 32'd0;
			genpstage_IDECODE_rd_req = 32'd1;
			genpstage_IDECODE_rd_source = 32'd1;
			genpstage_IDECODE_alu_req = 32'd1;
			case (genpstage_IDECODE_funct3)
				0:
					begin
					gen288_pipex_var = genpstage_IDECODE_instr_code[30];
					gen289_pipex_var = gen288_pipex_var;
					gen617_cyclix_var = gen289_pipex_var;
					gen122_rtl_var = gen617_cyclix_var;
					if (gen122_rtl_var)
						begin
						genpstage_IDECODE_alu_opcode = 32'd1;
						end
					gen290_pipex_var = 1'd0;
					gen290_pipex_var = (gen290_pipex_var || gen289_pipex_var);
					gen290_pipex_var = !gen290_pipex_var;
					gen618_cyclix_var = gen290_pipex_var;
					gen123_rtl_var = gen618_cyclix_var;
					if (gen123_rtl_var)
						begin
						genpstage_IDECODE_alu_opcode = 32'd0;
						end
					genpstage_IDECODE_rd_source = 32'd1;
					end
				1:
					begin
					genpstage_IDECODE_alu_opcode = 32'd4;
					genpstage_IDECODE_rd_source = 32'd1;
					end
				2:
					begin
					genpstage_IDECODE_alu_opcode = 32'd1;
					genpstage_IDECODE_rd_source = 32'd2;
					end
				3:
					begin
					genpstage_IDECODE_alu_opcode = 32'd1;
					genpstage_IDECODE_alu_unsigned = 32'd1;
					genpstage_IDECODE_rd_source = 32'd2;
					end
				4:
					begin
					genpstage_IDECODE_alu_opcode = 32'd7;
					genpstage_IDECODE_rd_source = 32'd1;
					end
				5:
					begin
					gen291_pipex_var = genpstage_IDECODE_instr_code[30];
					gen292_pipex_var = gen291_pipex_var;
					gen619_cyclix_var = gen292_pipex_var;
					gen124_rtl_var = gen619_cyclix_var;
					if (gen124_rtl_var)
						begin
						genpstage_IDECODE_alu_opcode = 32'd6;
						end
					gen293_pipex_var = 1'd0;
					gen293_pipex_var = (gen293_pipex_var || gen292_pipex_var);
					gen293_pipex_var = !gen293_pipex_var;
					gen620_cyclix_var = gen293_pipex_var;
					gen125_rtl_var = gen620_cyclix_var;
					if (gen125_rtl_var)
						begin
						genpstage_IDECODE_alu_opcode = 32'd5;
						end
					genpstage_IDECODE_rd_source = 32'd1;
					end
				6:
					begin
					genpstage_IDECODE_alu_opcode = 32'd3;
					genpstage_IDECODE_rd_source = 32'd1;
					end
				7:
					begin
					genpstage_IDECODE_alu_opcode = 32'd2;
					genpstage_IDECODE_rd_source = 32'd1;
					end
			endcase
			end
		15:
			begin
			genpstage_IDECODE_fencereq = 32'd1;
			end
		115:
			begin
			case (genpstage_IDECODE_funct3)
				0:
					begin
					gen294_pipex_var = genpstage_IDECODE_instr_code[20];
					gen295_pipex_var = gen294_pipex_var;
					gen621_cyclix_var = gen295_pipex_var;
					gen126_rtl_var = gen621_cyclix_var;
					if (gen126_rtl_var)
						begin
						genpstage_IDECODE_ebreakreq = 32'd1;
						end
					gen296_pipex_var = 1'd0;
					gen296_pipex_var = (gen296_pipex_var || gen295_pipex_var);
					gen296_pipex_var = !gen296_pipex_var;
					gen622_cyclix_var = gen296_pipex_var;
					gen127_rtl_var = gen622_cyclix_var;
					if (gen127_rtl_var)
						begin
						genpstage_IDECODE_ecallreq = 32'd1;
						end
					end
				1:
					begin
					genpstage_IDECODE_csrreq = 32'd1;
					genpstage_IDECODE_rs1_req = 32'd1;
					genpstage_IDECODE_rd_req = 32'd1;
					genpstage_IDECODE_rd_source = 32'd6;
					genpstage_IDECODE_op1_source = 32'd0;
					genpstage_IDECODE_op2_source = 32'd2;
					end
				2:
					begin
					genpstage_IDECODE_csrreq = 32'd1;
					genpstage_IDECODE_rs1_req = 32'd1;
					genpstage_IDECODE_rd_req = 32'd1;
					genpstage_IDECODE_rd_source = 32'd6;
					genpstage_IDECODE_alu_req = 32'd1;
					genpstage_IDECODE_alu_opcode = 32'd3;
					genpstage_IDECODE_op1_source = 32'd0;
					genpstage_IDECODE_op2_source = 32'd2;
					end
				3:
					begin
					genpstage_IDECODE_csrreq = 32'd1;
					genpstage_IDECODE_rs1_req = 32'd1;
					genpstage_IDECODE_rd_req = 32'd1;
					genpstage_IDECODE_rd_source = 32'd6;
					genpstage_IDECODE_alu_req = 32'd1;
					genpstage_IDECODE_alu_opcode = 32'd8;
					genpstage_IDECODE_op1_source = 32'd0;
					genpstage_IDECODE_op2_source = 32'd2;
					end
				5:
					begin
					genpstage_IDECODE_csrreq = 32'd1;
					genpstage_IDECODE_rd_req = 32'd1;
					genpstage_IDECODE_op1_source = 32'd1;
					genpstage_IDECODE_op2_source = 32'd2;
					gen297_pipex_var = {27'd0, genpstage_IDECODE_zimm};
					genpstage_IDECODE_immediate = gen297_pipex_var;
					end
				6:
					begin
					genpstage_IDECODE_csrreq = 32'd1;
					genpstage_IDECODE_rd_req = 32'd1;
					genpstage_IDECODE_rd_source = 32'd6;
					genpstage_IDECODE_alu_req = 32'd1;
					genpstage_IDECODE_alu_opcode = 32'd8;
					genpstage_IDECODE_op1_source = 32'd1;
					genpstage_IDECODE_op2_source = 32'd2;
					gen298_pipex_var = {27'd0, genpstage_IDECODE_zimm};
					genpstage_IDECODE_immediate = gen298_pipex_var;
					end
				7:
					begin
					genpstage_IDECODE_csrreq = 32'd1;
					genpstage_IDECODE_rd_req = 32'd1;
					genpstage_IDECODE_rd_source = 32'd6;
					genpstage_IDECODE_alu_req = 32'd1;
					genpstage_IDECODE_alu_opcode = 32'd8;
					genpstage_IDECODE_op1_source = 32'd1;
					genpstage_IDECODE_op2_source = 32'd2;
					gen299_pipex_var = {27'd0, genpstage_IDECODE_zimm};
					genpstage_IDECODE_immediate = gen299_pipex_var;
					end
			endcase
			end
	endcase
	gen300_pipex_var = genpstage_IDECODE_mem_req;
	gen623_cyclix_var = gen300_pipex_var;
	gen128_rtl_var = gen623_cyclix_var;
	if (gen128_rtl_var)
		begin
		case (genpstage_IDECODE_funct3)
			0:
				begin
				genpstage_IDECODE_mem_be = 32'd1;
				end
			1:
				begin
				genpstage_IDECODE_mem_be = 32'd3;
				end
			2:
				begin
				genpstage_IDECODE_mem_be = 32'd15;
				end
			4:
				begin
				genpstage_IDECODE_mem_be = 32'd1;
				end
			5:
				begin
				genpstage_IDECODE_mem_be = 32'd3;
				end
		endcase
		end
	gen301_pipex_var = (genpstage_IDECODE_instr_code == 32'd807403635);
	gen302_pipex_var = gen301_pipex_var;
	gen624_cyclix_var = gen302_pipex_var;
	gen129_rtl_var = gen624_cyclix_var;
	if (gen129_rtl_var)
		begin
		genpstage_IDECODE_mret_req = 32'd1;
		genpstage_IDECODE_jump_req = 32'd1;
		genpstage_IDECODE_jump_req_cond = 32'd0;
		genpstage_IDECODE_jump_src = 32'd0;
		genpstage_IDECODE_immediate = genpsticky_glbl_MRETADDR;
		end
	gen303_pipex_var = (genpstage_IDECODE_rd_addr == 32'd0);
	gen304_pipex_var = gen303_pipex_var;
	gen625_cyclix_var = gen304_pipex_var;
	gen130_rtl_var = gen625_cyclix_var;
	if (gen130_rtl_var)
		begin
		genpstage_IDECODE_rd_req = 32'd0;
		end
	gen626_cyclix_var = genpsticky_glbl_regfile_buf[1];
	gen305_pipex_var[1] = gen626_cyclix_var;
	gen627_cyclix_var = genpsticky_glbl_regfile_buf[2];
	gen305_pipex_var[2] = gen627_cyclix_var;
	gen628_cyclix_var = genpsticky_glbl_regfile_buf[3];
	gen305_pipex_var[3] = gen628_cyclix_var;
	gen629_cyclix_var = genpsticky_glbl_regfile_buf[4];
	gen305_pipex_var[4] = gen629_cyclix_var;
	gen630_cyclix_var = genpsticky_glbl_regfile_buf[5];
	gen305_pipex_var[5] = gen630_cyclix_var;
	gen631_cyclix_var = genpsticky_glbl_regfile_buf[6];
	gen305_pipex_var[6] = gen631_cyclix_var;
	gen632_cyclix_var = genpsticky_glbl_regfile_buf[7];
	gen305_pipex_var[7] = gen632_cyclix_var;
	gen633_cyclix_var = genpsticky_glbl_regfile_buf[8];
	gen305_pipex_var[8] = gen633_cyclix_var;
	gen634_cyclix_var = genpsticky_glbl_regfile_buf[9];
	gen305_pipex_var[9] = gen634_cyclix_var;
	gen635_cyclix_var = genpsticky_glbl_regfile_buf[10];
	gen305_pipex_var[10] = gen635_cyclix_var;
	gen636_cyclix_var = genpsticky_glbl_regfile_buf[11];
	gen305_pipex_var[11] = gen636_cyclix_var;
	gen637_cyclix_var = genpsticky_glbl_regfile_buf[12];
	gen305_pipex_var[12] = gen637_cyclix_var;
	gen638_cyclix_var = genpsticky_glbl_regfile_buf[13];
	gen305_pipex_var[13] = gen638_cyclix_var;
	gen639_cyclix_var = genpsticky_glbl_regfile_buf[14];
	gen305_pipex_var[14] = gen639_cyclix_var;
	gen640_cyclix_var = genpsticky_glbl_regfile_buf[15];
	gen305_pipex_var[15] = gen640_cyclix_var;
	gen641_cyclix_var = genpsticky_glbl_regfile_buf[16];
	gen305_pipex_var[16] = gen641_cyclix_var;
	gen642_cyclix_var = genpsticky_glbl_regfile_buf[17];
	gen305_pipex_var[17] = gen642_cyclix_var;
	gen643_cyclix_var = genpsticky_glbl_regfile_buf[18];
	gen305_pipex_var[18] = gen643_cyclix_var;
	gen644_cyclix_var = genpsticky_glbl_regfile_buf[19];
	gen305_pipex_var[19] = gen644_cyclix_var;
	gen645_cyclix_var = genpsticky_glbl_regfile_buf[20];
	gen305_pipex_var[20] = gen645_cyclix_var;
	gen646_cyclix_var = genpsticky_glbl_regfile_buf[21];
	gen305_pipex_var[21] = gen646_cyclix_var;
	gen647_cyclix_var = genpsticky_glbl_regfile_buf[22];
	gen305_pipex_var[22] = gen647_cyclix_var;
	gen648_cyclix_var = genpsticky_glbl_regfile_buf[23];
	gen305_pipex_var[23] = gen648_cyclix_var;
	gen649_cyclix_var = genpsticky_glbl_regfile_buf[24];
	gen305_pipex_var[24] = gen649_cyclix_var;
	gen650_cyclix_var = genpsticky_glbl_regfile_buf[25];
	gen305_pipex_var[25] = gen650_cyclix_var;
	gen651_cyclix_var = genpsticky_glbl_regfile_buf[26];
	gen305_pipex_var[26] = gen651_cyclix_var;
	gen652_cyclix_var = genpsticky_glbl_regfile_buf[27];
	gen305_pipex_var[27] = gen652_cyclix_var;
	gen653_cyclix_var = genpsticky_glbl_regfile_buf[28];
	gen305_pipex_var[28] = gen653_cyclix_var;
	gen654_cyclix_var = genpsticky_glbl_regfile_buf[29];
	gen305_pipex_var[29] = gen654_cyclix_var;
	gen655_cyclix_var = genpsticky_glbl_regfile_buf[30];
	gen305_pipex_var[30] = gen655_cyclix_var;
	gen656_cyclix_var = genpsticky_glbl_regfile_buf[31];
	gen305_pipex_var[31] = gen656_cyclix_var;
	gen306_pipex_var = gen305_pipex_var[genpstage_IDECODE_rs1_addr];
	genpstage_IDECODE_rs1_rdata = gen306_pipex_var;
	gen657_cyclix_var = genpsticky_glbl_regfile_buf[1];
	gen307_pipex_var[1] = gen657_cyclix_var;
	gen658_cyclix_var = genpsticky_glbl_regfile_buf[2];
	gen307_pipex_var[2] = gen658_cyclix_var;
	gen659_cyclix_var = genpsticky_glbl_regfile_buf[3];
	gen307_pipex_var[3] = gen659_cyclix_var;
	gen660_cyclix_var = genpsticky_glbl_regfile_buf[4];
	gen307_pipex_var[4] = gen660_cyclix_var;
	gen661_cyclix_var = genpsticky_glbl_regfile_buf[5];
	gen307_pipex_var[5] = gen661_cyclix_var;
	gen662_cyclix_var = genpsticky_glbl_regfile_buf[6];
	gen307_pipex_var[6] = gen662_cyclix_var;
	gen663_cyclix_var = genpsticky_glbl_regfile_buf[7];
	gen307_pipex_var[7] = gen663_cyclix_var;
	gen664_cyclix_var = genpsticky_glbl_regfile_buf[8];
	gen307_pipex_var[8] = gen664_cyclix_var;
	gen665_cyclix_var = genpsticky_glbl_regfile_buf[9];
	gen307_pipex_var[9] = gen665_cyclix_var;
	gen666_cyclix_var = genpsticky_glbl_regfile_buf[10];
	gen307_pipex_var[10] = gen666_cyclix_var;
	gen667_cyclix_var = genpsticky_glbl_regfile_buf[11];
	gen307_pipex_var[11] = gen667_cyclix_var;
	gen668_cyclix_var = genpsticky_glbl_regfile_buf[12];
	gen307_pipex_var[12] = gen668_cyclix_var;
	gen669_cyclix_var = genpsticky_glbl_regfile_buf[13];
	gen307_pipex_var[13] = gen669_cyclix_var;
	gen670_cyclix_var = genpsticky_glbl_regfile_buf[14];
	gen307_pipex_var[14] = gen670_cyclix_var;
	gen671_cyclix_var = genpsticky_glbl_regfile_buf[15];
	gen307_pipex_var[15] = gen671_cyclix_var;
	gen672_cyclix_var = genpsticky_glbl_regfile_buf[16];
	gen307_pipex_var[16] = gen672_cyclix_var;
	gen673_cyclix_var = genpsticky_glbl_regfile_buf[17];
	gen307_pipex_var[17] = gen673_cyclix_var;
	gen674_cyclix_var = genpsticky_glbl_regfile_buf[18];
	gen307_pipex_var[18] = gen674_cyclix_var;
	gen675_cyclix_var = genpsticky_glbl_regfile_buf[19];
	gen307_pipex_var[19] = gen675_cyclix_var;
	gen676_cyclix_var = genpsticky_glbl_regfile_buf[20];
	gen307_pipex_var[20] = gen676_cyclix_var;
	gen677_cyclix_var = genpsticky_glbl_regfile_buf[21];
	gen307_pipex_var[21] = gen677_cyclix_var;
	gen678_cyclix_var = genpsticky_glbl_regfile_buf[22];
	gen307_pipex_var[22] = gen678_cyclix_var;
	gen679_cyclix_var = genpsticky_glbl_regfile_buf[23];
	gen307_pipex_var[23] = gen679_cyclix_var;
	gen680_cyclix_var = genpsticky_glbl_regfile_buf[24];
	gen307_pipex_var[24] = gen680_cyclix_var;
	gen681_cyclix_var = genpsticky_glbl_regfile_buf[25];
	gen307_pipex_var[25] = gen681_cyclix_var;
	gen682_cyclix_var = genpsticky_glbl_regfile_buf[26];
	gen307_pipex_var[26] = gen682_cyclix_var;
	gen683_cyclix_var = genpsticky_glbl_regfile_buf[27];
	gen307_pipex_var[27] = gen683_cyclix_var;
	gen684_cyclix_var = genpsticky_glbl_regfile_buf[28];
	gen307_pipex_var[28] = gen684_cyclix_var;
	gen685_cyclix_var = genpsticky_glbl_regfile_buf[29];
	gen307_pipex_var[29] = gen685_cyclix_var;
	gen686_cyclix_var = genpsticky_glbl_regfile_buf[30];
	gen307_pipex_var[30] = gen686_cyclix_var;
	gen687_cyclix_var = genpsticky_glbl_regfile_buf[31];
	gen307_pipex_var[31] = gen687_cyclix_var;
	gen308_pipex_var = gen307_pipex_var[genpstage_IDECODE_rs2_addr];
	genpstage_IDECODE_rs2_rdata = gen308_pipex_var;
	gen309_pipex_var = (genpstage_IDECODE_rs1_addr == 32'd0);
	gen310_pipex_var = gen309_pipex_var;
	gen688_cyclix_var = gen310_pipex_var;
	gen131_rtl_var = gen688_cyclix_var;
	if (gen131_rtl_var)
		begin
		genpstage_IDECODE_rs1_rdata = 32'd0;
		end
	gen311_pipex_var = (genpstage_IDECODE_rs2_addr == 32'd0);
	gen312_pipex_var = gen311_pipex_var;
	gen689_cyclix_var = gen312_pipex_var;
	gen132_rtl_var = gen689_cyclix_var;
	if (gen132_rtl_var)
		begin
		genpstage_IDECODE_rs2_rdata = 32'd0;
		end
	gen313_pipex_var = genpstage_IDECODE_csrreq;
	gen690_cyclix_var = gen313_pipex_var;
	gen133_rtl_var = gen690_cyclix_var;
	if (gen133_rtl_var)
		begin
		genpstage_IDECODE_csr_rdata = genpsticky_glbl_CSR_MCAUSE;
		end
	gen314_pipex_var = genpstage_WB_genpctrl_working;
	gen315_pipex_var = genpstage_WB_rd_req;
	gen316_pipex_var = (gen314_pipex_var & gen315_pipex_var);
	gen317_pipex_var = gen316_pipex_var;
	gen691_cyclix_var = gen317_pipex_var;
	gen134_rtl_var = gen691_cyclix_var;
	if (gen134_rtl_var)
		begin
		gen318_pipex_var = genpstage_IDECODE_rs1_req;
		gen692_cyclix_var = gen318_pipex_var;
		gen135_rtl_var = gen692_cyclix_var;
		if (gen135_rtl_var)
			begin
			gen319_pipex_var = genpstage_WB_rd_addr;
			gen320_pipex_var = (gen319_pipex_var == genpstage_IDECODE_rs1_addr);
			gen321_pipex_var = gen320_pipex_var;
			gen693_cyclix_var = gen321_pipex_var;
			gen136_rtl_var = gen693_cyclix_var;
			if (gen136_rtl_var)
				begin
				gen322_pipex_var = genpstage_WB_rd_rdy;
				gen323_pipex_var = gen322_pipex_var;
				gen694_cyclix_var = gen323_pipex_var;
				gen137_rtl_var = gen694_cyclix_var;
				if (gen137_rtl_var)
					begin
					gen324_pipex_var = genpstage_WB_rd_wdata;
					genpstage_IDECODE_rs1_rdata = gen324_pipex_var;
					end
				gen325_pipex_var = 1'd0;
				gen325_pipex_var = (gen325_pipex_var || gen323_pipex_var);
				gen325_pipex_var = !gen325_pipex_var;
				gen695_cyclix_var = gen325_pipex_var;
				gen138_rtl_var = gen695_cyclix_var;
				if (gen138_rtl_var)
					begin
					genpstage_IDECODE_genpctrl_stalled_glbl = (genpstage_IDECODE_genpctrl_stalled_glbl | genpstage_IDECODE_genpctrl_active_glbl);
					genpstage_IDECODE_genpctrl_active_glbl = 32'd0;
					end
				end
			end
		gen326_pipex_var = genpstage_IDECODE_rs2_req;
		gen696_cyclix_var = gen326_pipex_var;
		gen139_rtl_var = gen696_cyclix_var;
		if (gen139_rtl_var)
			begin
			gen327_pipex_var = genpstage_WB_rd_addr;
			gen328_pipex_var = (gen327_pipex_var == genpstage_IDECODE_rs2_addr);
			gen329_pipex_var = gen328_pipex_var;
			gen697_cyclix_var = gen329_pipex_var;
			gen140_rtl_var = gen697_cyclix_var;
			if (gen140_rtl_var)
				begin
				gen330_pipex_var = genpstage_WB_rd_rdy;
				gen331_pipex_var = gen330_pipex_var;
				gen698_cyclix_var = gen331_pipex_var;
				gen141_rtl_var = gen698_cyclix_var;
				if (gen141_rtl_var)
					begin
					gen332_pipex_var = genpstage_WB_rd_wdata;
					genpstage_IDECODE_rs2_rdata = gen332_pipex_var;
					end
				gen333_pipex_var = 1'd0;
				gen333_pipex_var = (gen333_pipex_var || gen331_pipex_var);
				gen333_pipex_var = !gen333_pipex_var;
				gen699_cyclix_var = gen333_pipex_var;
				gen142_rtl_var = gen699_cyclix_var;
				if (gen142_rtl_var)
					begin
					genpstage_IDECODE_genpctrl_stalled_glbl = (genpstage_IDECODE_genpctrl_stalled_glbl | genpstage_IDECODE_genpctrl_active_glbl);
					genpstage_IDECODE_genpctrl_active_glbl = 32'd0;
					end
				end
			end
		end
	gen334_pipex_var = genpstage_MEM_genpctrl_working;
	gen335_pipex_var = genpstage_MEM_rd_req;
	gen336_pipex_var = (gen334_pipex_var & gen335_pipex_var);
	gen337_pipex_var = gen336_pipex_var;
	gen700_cyclix_var = gen337_pipex_var;
	gen143_rtl_var = gen700_cyclix_var;
	if (gen143_rtl_var)
		begin
		gen338_pipex_var = genpstage_IDECODE_rs1_req;
		gen701_cyclix_var = gen338_pipex_var;
		gen144_rtl_var = gen701_cyclix_var;
		if (gen144_rtl_var)
			begin
			gen339_pipex_var = genpstage_MEM_rd_addr;
			gen340_pipex_var = (gen339_pipex_var == genpstage_IDECODE_rs1_addr);
			gen341_pipex_var = gen340_pipex_var;
			gen702_cyclix_var = gen341_pipex_var;
			gen145_rtl_var = gen702_cyclix_var;
			if (gen145_rtl_var)
				begin
				gen342_pipex_var = genpstage_MEM_rd_rdy;
				gen343_pipex_var = gen342_pipex_var;
				gen703_cyclix_var = gen343_pipex_var;
				gen146_rtl_var = gen703_cyclix_var;
				if (gen146_rtl_var)
					begin
					gen344_pipex_var = genpstage_MEM_rd_wdata;
					genpstage_IDECODE_rs1_rdata = gen344_pipex_var;
					end
				gen345_pipex_var = 1'd0;
				gen345_pipex_var = (gen345_pipex_var || gen343_pipex_var);
				gen345_pipex_var = !gen345_pipex_var;
				gen704_cyclix_var = gen345_pipex_var;
				gen147_rtl_var = gen704_cyclix_var;
				if (gen147_rtl_var)
					begin
					genpstage_IDECODE_genpctrl_stalled_glbl = (genpstage_IDECODE_genpctrl_stalled_glbl | genpstage_IDECODE_genpctrl_active_glbl);
					genpstage_IDECODE_genpctrl_active_glbl = 32'd0;
					end
				end
			end
		gen346_pipex_var = genpstage_IDECODE_rs2_req;
		gen705_cyclix_var = gen346_pipex_var;
		gen148_rtl_var = gen705_cyclix_var;
		if (gen148_rtl_var)
			begin
			gen347_pipex_var = genpstage_MEM_rd_addr;
			gen348_pipex_var = (gen347_pipex_var == genpstage_IDECODE_rs2_addr);
			gen349_pipex_var = gen348_pipex_var;
			gen706_cyclix_var = gen349_pipex_var;
			gen149_rtl_var = gen706_cyclix_var;
			if (gen149_rtl_var)
				begin
				gen350_pipex_var = genpstage_MEM_rd_rdy;
				gen351_pipex_var = gen350_pipex_var;
				gen707_cyclix_var = gen351_pipex_var;
				gen150_rtl_var = gen707_cyclix_var;
				if (gen150_rtl_var)
					begin
					gen352_pipex_var = genpstage_MEM_rd_wdata;
					genpstage_IDECODE_rs2_rdata = gen352_pipex_var;
					end
				gen353_pipex_var = 1'd0;
				gen353_pipex_var = (gen353_pipex_var || gen351_pipex_var);
				gen353_pipex_var = !gen353_pipex_var;
				gen708_cyclix_var = gen353_pipex_var;
				gen151_rtl_var = gen708_cyclix_var;
				if (gen151_rtl_var)
					begin
					genpstage_IDECODE_genpctrl_stalled_glbl = (genpstage_IDECODE_genpctrl_stalled_glbl | genpstage_IDECODE_genpctrl_active_glbl);
					genpstage_IDECODE_genpctrl_active_glbl = 32'd0;
					end
				end
			end
		end
	gen354_pipex_var = genpstage_EXEC_genpctrl_working;
	gen355_pipex_var = genpstage_EXEC_rd_req;
	gen356_pipex_var = (gen354_pipex_var & gen355_pipex_var);
	gen357_pipex_var = gen356_pipex_var;
	gen709_cyclix_var = gen357_pipex_var;
	gen152_rtl_var = gen709_cyclix_var;
	if (gen152_rtl_var)
		begin
		gen358_pipex_var = genpstage_IDECODE_rs1_req;
		gen710_cyclix_var = gen358_pipex_var;
		gen153_rtl_var = gen710_cyclix_var;
		if (gen153_rtl_var)
			begin
			gen359_pipex_var = genpstage_EXEC_rd_addr;
			gen360_pipex_var = (gen359_pipex_var == genpstage_IDECODE_rs1_addr);
			gen361_pipex_var = gen360_pipex_var;
			gen711_cyclix_var = gen361_pipex_var;
			gen154_rtl_var = gen711_cyclix_var;
			if (gen154_rtl_var)
				begin
				gen362_pipex_var = genpstage_EXEC_rd_rdy;
				gen363_pipex_var = gen362_pipex_var;
				gen712_cyclix_var = gen363_pipex_var;
				gen155_rtl_var = gen712_cyclix_var;
				if (gen155_rtl_var)
					begin
					gen364_pipex_var = genpstage_EXEC_rd_wdata;
					genpstage_IDECODE_rs1_rdata = gen364_pipex_var;
					end
				gen365_pipex_var = 1'd0;
				gen365_pipex_var = (gen365_pipex_var || gen363_pipex_var);
				gen365_pipex_var = !gen365_pipex_var;
				gen713_cyclix_var = gen365_pipex_var;
				gen156_rtl_var = gen713_cyclix_var;
				if (gen156_rtl_var)
					begin
					genpstage_IDECODE_genpctrl_stalled_glbl = (genpstage_IDECODE_genpctrl_stalled_glbl | genpstage_IDECODE_genpctrl_active_glbl);
					genpstage_IDECODE_genpctrl_active_glbl = 32'd0;
					end
				end
			end
		gen366_pipex_var = genpstage_IDECODE_rs2_req;
		gen714_cyclix_var = gen366_pipex_var;
		gen157_rtl_var = gen714_cyclix_var;
		if (gen157_rtl_var)
			begin
			gen367_pipex_var = genpstage_EXEC_rd_addr;
			gen368_pipex_var = (gen367_pipex_var == genpstage_IDECODE_rs2_addr);
			gen369_pipex_var = gen368_pipex_var;
			gen715_cyclix_var = gen369_pipex_var;
			gen158_rtl_var = gen715_cyclix_var;
			if (gen158_rtl_var)
				begin
				gen370_pipex_var = genpstage_EXEC_rd_rdy;
				gen371_pipex_var = gen370_pipex_var;
				gen716_cyclix_var = gen371_pipex_var;
				gen159_rtl_var = gen716_cyclix_var;
				if (gen159_rtl_var)
					begin
					gen372_pipex_var = genpstage_EXEC_rd_wdata;
					genpstage_IDECODE_rs2_rdata = gen372_pipex_var;
					end
				gen373_pipex_var = 1'd0;
				gen373_pipex_var = (gen373_pipex_var || gen371_pipex_var);
				gen373_pipex_var = !gen373_pipex_var;
				gen717_cyclix_var = gen373_pipex_var;
				gen160_rtl_var = gen717_cyclix_var;
				if (gen160_rtl_var)
					begin
					genpstage_IDECODE_genpctrl_stalled_glbl = (genpstage_IDECODE_genpctrl_stalled_glbl | genpstage_IDECODE_genpctrl_active_glbl);
					genpstage_IDECODE_genpctrl_active_glbl = 32'd0;
					end
				end
			end
		end
	genpstage_IDECODE_alu_op1 = genpstage_IDECODE_rs1_rdata;
	case (genpstage_IDECODE_op1_source)
		1:
			begin
			genpstage_IDECODE_alu_op1 = genpstage_IDECODE_immediate;
			end
		2:
			begin
			genpstage_IDECODE_alu_op1 = genpstage_IDECODE_curinstr_addr;
			end
	endcase
	genpstage_IDECODE_alu_op2 = genpstage_IDECODE_rs2_rdata;
	case (genpstage_IDECODE_op2_source)
		1:
			begin
			genpstage_IDECODE_alu_op2 = genpstage_IDECODE_immediate;
			end
		2:
			begin
			genpstage_IDECODE_alu_op2 = genpstage_IDECODE_csr_rdata;
			end
	endcase
	gen374_pipex_var = genpstage_IDECODE_alu_unsigned;
	gen718_cyclix_var = gen374_pipex_var;
	gen161_rtl_var = gen718_cyclix_var;
	if (gen161_rtl_var)
		begin
		gen375_pipex_var = {1'd0, genpstage_IDECODE_alu_op1};
		genpstage_IDECODE_alu_op1_wide = gen375_pipex_var;
		gen376_pipex_var = {1'd0, genpstage_IDECODE_alu_op2};
		genpstage_IDECODE_alu_op2_wide = gen376_pipex_var;
		end
	gen377_pipex_var = 1'd0;
	gen377_pipex_var = (gen377_pipex_var || gen374_pipex_var);
	gen377_pipex_var = !gen377_pipex_var;
	gen719_cyclix_var = gen377_pipex_var;
	gen162_rtl_var = gen719_cyclix_var;
	if (gen162_rtl_var)
		begin
		gen378_pipex_var = genpstage_IDECODE_alu_op1[31];
		gen379_pipex_var = {gen378_pipex_var, genpstage_IDECODE_alu_op1};
		genpstage_IDECODE_alu_op1_wide = gen379_pipex_var;
		gen380_pipex_var = genpstage_IDECODE_alu_op2[31];
		gen381_pipex_var = {gen380_pipex_var, genpstage_IDECODE_alu_op2};
		genpstage_IDECODE_alu_op2_wide = gen381_pipex_var;
		end
	genpstage_IDECODE_genpctrl_nevictable = (genpstage_IDECODE_genpctrl_nevictable || genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdreq_pending);
	gen720_cyclix_var = ~genpstage_EXEC_genpctrl_rdy;
	gen721_cyclix_var = gen720_cyclix_var;
	gen163_rtl_var = gen721_cyclix_var;
	if (gen163_rtl_var)
		begin
		genpstage_IDECODE_genpctrl_stalled_glbl = (genpstage_IDECODE_genpctrl_stalled_glbl | genpstage_IDECODE_genpctrl_active_glbl);
		genpstage_IDECODE_genpctrl_active_glbl = 32'd0;
		gen722_cyclix_var = genpstage_IDECODE_genpctrl_nevictable;
		gen164_rtl_var = gen722_cyclix_var;
		if (gen164_rtl_var)
			begin
			genpstage_IDECODE_genpctrl_occupied = (genpstage_IDECODE_genpctrl_active_glbl | genpstage_IDECODE_genpctrl_killed_glbl);
			gen723_cyclix_var = genpstage_IDECODE_genpctrl_occupied;
			gen165_rtl_var = gen723_cyclix_var;
			if (gen165_rtl_var)
				begin
				genpstage_IDECODE_genpctrl_stalled_glbl = (genpstage_IDECODE_genpctrl_stalled_glbl | 32'd1);
				end
			end
		end
	gen724_cyclix_var = genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
	gen166_rtl_var = gen724_cyclix_var;
	if (gen166_rtl_var)
		begin
		genpstage_IDECODE_genpctrl_occupied = (genpstage_IDECODE_genpctrl_active_glbl | genpstage_IDECODE_genpctrl_killed_glbl);
		gen725_cyclix_var = genpstage_IDECODE_genpctrl_occupied;
		gen167_rtl_var = gen725_cyclix_var;
		if (gen167_rtl_var)
			begin
			genpstage_IDECODE_genpctrl_stalled_glbl = (genpstage_IDECODE_genpctrl_stalled_glbl | 32'd1);
			end
		end
	gen726_cyclix_var = genpstage_IDECODE_genpctrl_stalled_glbl;
	gen168_rtl_var = gen726_cyclix_var;
	if (gen168_rtl_var)
		begin
		genpstage_IDECODE_genpctrl_finish = 32'd0;
		genpstage_IDECODE_genpctrl_succ = 32'd0;
		end
	gen727_cyclix_var = 1'd0;
	gen727_cyclix_var = (gen727_cyclix_var || gen726_cyclix_var);
	gen727_cyclix_var = !gen727_cyclix_var;
	gen169_rtl_var = gen727_cyclix_var;
	if (gen169_rtl_var)
		begin
		genpstage_IDECODE_genpctrl_finish = genpstage_IDECODE_genpctrl_occupied;
		genpstage_IDECODE_genpctrl_succ = genpstage_IDECODE_genpctrl_active_glbl;
		end
	gen728_cyclix_var = genpstage_IDECODE_genpctrl_finish;
	gen170_rtl_var = gen728_cyclix_var;
	if (gen170_rtl_var)
		begin
		gen729_cyclix_var = genpstage_EXEC_genpctrl_rdy;
		gen171_rtl_var = gen729_cyclix_var;
		if (gen171_rtl_var)
			begin
			genpstage_EXEC_jump_req_genglbl = genpstage_IDECODE_jump_req;
			genpstage_EXEC_jump_req_cond_genglbl = genpstage_IDECODE_jump_req_cond;
			genpstage_EXEC_jump_src_genglbl = genpstage_IDECODE_jump_src;
			genpstage_EXEC_rd_req_genglbl = genpstage_IDECODE_rd_req;
			genpstage_EXEC_immediate_genglbl = genpstage_IDECODE_immediate;
			genpstage_EXEC_alu_req_genglbl = genpstage_IDECODE_alu_req;
			genpstage_EXEC_mem_req_genglbl = genpstage_IDECODE_mem_req;
			genpstage_EXEC_rd_addr_genglbl = genpstage_IDECODE_rd_addr;
			genpstage_EXEC_curinstr_addr_genglbl = genpstage_IDECODE_curinstr_addr;
			genpstage_EXEC_mret_req_genglbl = genpstage_IDECODE_mret_req;
			genpstage_EXEC_alu_op1_wide_genglbl = genpstage_IDECODE_alu_op1_wide;
			genpstage_EXEC_alu_opcode_genglbl = genpstage_IDECODE_alu_opcode;
			genpstage_EXEC_alu_op2_wide_genglbl = genpstage_IDECODE_alu_op2_wide;
			genpstage_EXEC_alu_op1_genglbl = genpstage_IDECODE_alu_op1;
			genpstage_EXEC_alu_op2_genglbl = genpstage_IDECODE_alu_op2;
			genpstage_EXEC_alu_unsigned_genglbl = genpstage_IDECODE_alu_unsigned;
			genpstage_EXEC_rd_source_genglbl = genpstage_IDECODE_rd_source;
			genpstage_EXEC_nextinstr_addr_genglbl = genpstage_IDECODE_nextinstr_addr;
			genpstage_EXEC_csr_rdata_genglbl = genpstage_IDECODE_csr_rdata;
			genpstage_EXEC_funct3_genglbl = genpstage_IDECODE_funct3;
			genpstage_EXEC_rs2_rdata = genpstage_IDECODE_rs2_rdata;
			genpstage_EXEC_mem_cmd_genglbl = genpstage_IDECODE_mem_cmd;
			genpstage_EXEC_genpctrl_active_glbl = genpstage_IDECODE_genpctrl_active_glbl;
			genpstage_EXEC_genpctrl_killed_glbl = genpstage_IDECODE_genpctrl_killed_glbl;
			genpstage_EXEC_genpctrl_stalled_glbl = 32'd0;
			end
		genpstage_IDECODE_genpctrl_active_glbl = 32'd0;
		genpstage_IDECODE_genpctrl_killed_glbl = 32'd0;
		genpstage_IDECODE_genpctrl_stalled_glbl = 32'd0;
		end
	gen730_cyclix_var = ~genpstage_IDECODE_genpctrl_stalled_glbl;
	genpstage_IDECODE_genpctrl_rdy = gen730_cyclix_var;
	genpstage_IDECODE_genpctrl_working = (genpstage_IDECODE_genpctrl_succ | genpstage_IDECODE_genpctrl_stalled_glbl);
	genpstage_IFETCH_genpctrl_succ = 32'd0;
	genpstage_IFETCH_genpctrl_working = 32'd0;
	gen731_cyclix_var = genpstage_IFETCH_genpctrl_stalled_glbl;
	gen172_rtl_var = gen731_cyclix_var;
	if (gen172_rtl_var)
		begin
		genpstage_IFETCH_genpctrl_new = 32'd0;
		genpstage_IFETCH_genpctrl_stalled_glbl = 32'd0;
		gen732_cyclix_var = !genpstage_IFETCH_genpctrl_killed_glbl;
		genpstage_IFETCH_genpctrl_active_glbl = gen732_cyclix_var;
		end
	gen733_cyclix_var = 1'd0;
	gen733_cyclix_var = (gen733_cyclix_var || gen731_cyclix_var);
	gen733_cyclix_var = !gen733_cyclix_var;
	gen173_rtl_var = gen733_cyclix_var;
	if (gen173_rtl_var)
		begin
		genpstage_IFETCH_genpctrl_active_glbl = 32'd1;
		genpstage_IFETCH_genpctrl_killed_glbl = 32'd0;
		genpstage_IFETCH_genpctrl_new = (genpstage_IFETCH_genpctrl_active_glbl || genpstage_IFETCH_genpctrl_killed_glbl);
		end
	genpstage_IFETCH_genpctrl_finish = 32'd0;
	genpstage_IFETCH_genpctrl_flushreq = 32'd0;
	genpstage_IFETCH_genpctrl_nevictable = 32'd0;
	genpstage_IFETCH_genpctrl_occupied = (genpstage_IFETCH_genpctrl_active_glbl | genpstage_IFETCH_genpctrl_killed_glbl);
	genpstage_IFETCH_genpctrl_flushreq = (genpstage_IFETCH_genpctrl_flushreq | genpstage_IDECODE_genpctrl_flushreq);
	gen734_cyclix_var = genpstage_IFETCH_genpctrl_occupied;
	gen174_rtl_var = gen734_cyclix_var;
	if (gen174_rtl_var)
		begin
		gen735_cyclix_var = genpstage_IFETCH_genpctrl_new;
		gen175_rtl_var = gen735_cyclix_var;
		if (gen175_rtl_var)
			begin
			genpstage_IFETCH_instr_req_done = 32'd0;
			genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_if_id = 32'd0;
			genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending = 32'd0;
			genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_tid = 32'd0;
			genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_resp_done = 32'd0;
			genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata = 32'd0;
			end
		gen736_cyclix_var = genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
		gen176_rtl_var = gen736_cyclix_var;
		if (gen176_rtl_var)
			begin
			gen737_cyclix_var = (genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_if_id == 1'd0);
			gen738_cyclix_var = gen737_cyclix_var;
			gen177_rtl_var = gen738_cyclix_var;
			if (gen177_rtl_var)
				begin
				gen739_cyclix_var = (genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_tid == genmcopipe_instr_mem_rd_ptr);
				gen740_cyclix_var = gen739_cyclix_var;
				gen178_rtl_var = gen740_cyclix_var;
				if (gen178_rtl_var)
					begin
					gen179_rtl_var = !rst_i;
					gen180_rtl_var = gen179_rtl_var;
					if (gen180_rtl_var)
						begin
						gen741_cyclix_var = 32'd0;
						gen181_rtl_var = genmcopipe_instr_mem_resp_genfifo_buf_req;
						if (gen181_rtl_var)
							begin
							gen741_cyclix_var = 32'd1;
							gen462_pipex_mcopipe_rdata = genmcopipe_instr_mem_resp_genfifo_buf_rdata;
							genmcopipe_instr_mem_resp_genfifo_buf_req = 32'd0;
							genmcopipe_instr_mem_resp_genfifo_ack_o = 32'd1;
							end
						end
					gen742_cyclix_var = gen741_cyclix_var;
					gen182_rtl_var = gen742_cyclix_var;
					if (gen182_rtl_var)
						begin
						genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending = 32'd0;
						genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_resp_done = 32'd1;
						genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata = gen462_pipex_mcopipe_rdata;
						genmcopipe_instr_mem_rd_done = 32'd1;
						end
					end
				end
			end
		gen463_pipex_genpstage_IFETCH_mcopipe_rdreq_inprogress = 32'd0;
		gen463_pipex_genpstage_IFETCH_mcopipe_rdreq_inprogress = (gen463_pipex_genpstage_IFETCH_mcopipe_rdreq_inprogress || genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending);
		gen743_cyclix_var = genpstage_IFETCH_genpctrl_flushreq;
		gen183_rtl_var = gen743_cyclix_var;
		if (gen183_rtl_var)
			begin
			gen744_cyclix_var = gen463_pipex_genpstage_IFETCH_mcopipe_rdreq_inprogress;
			gen184_rtl_var = gen744_cyclix_var;
			if (gen184_rtl_var)
				begin
				gen745_cyclix_var = genpstage_IFETCH_genpctrl_active_glbl;
				gen185_rtl_var = gen745_cyclix_var;
				if (gen185_rtl_var)
					begin
					genpstage_IFETCH_genpctrl_active_glbl = 32'd0;
					genpstage_IFETCH_genpctrl_killed_glbl = 32'd1;
					end
				end
			gen746_cyclix_var = 1'd0;
			gen746_cyclix_var = (gen746_cyclix_var || gen744_cyclix_var);
			gen746_cyclix_var = !gen746_cyclix_var;
			gen186_rtl_var = gen746_cyclix_var;
			if (gen186_rtl_var)
				begin
				genpstage_IFETCH_instr_req_done = 32'd0;
				genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_if_id = 32'd0;
				genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending = 32'd0;
				genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_tid = 32'd0;
				genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_resp_done = 32'd0;
				genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata = 32'd0;
				end
			end
		end
	gen747_cyclix_var = 1'd0;
	gen747_cyclix_var = (gen747_cyclix_var || gen734_cyclix_var);
	gen747_cyclix_var = !gen747_cyclix_var;
	gen187_rtl_var = gen747_cyclix_var;
	if (gen187_rtl_var)
		begin
		genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_resp_done = 32'd0;
		genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending = 32'd0;
		end
	gen223_pipex_syncbuf = genpsticky_glbl_jump_req_cmd;
	gen225_pipex_syncbuf = genpsticky_glbl_pc;
	genpstage_IFETCH_curinstr_addr = genpsticky_glbl_pc;
	gen232_pipex_var = genpsticky_glbl_jump_req_cmd;
	gen748_cyclix_var = gen232_pipex_var;
	gen188_rtl_var = gen748_cyclix_var;
	if (gen188_rtl_var)
		begin
		genpstage_IFETCH_curinstr_addr = genpsticky_glbl_jump_vector_cmd;
		end
	gen222_pipex_syncreq = 32'd1;
	gen223_pipex_syncbuf = 32'd0;
	gen233_pipex_var = (genpstage_IFETCH_curinstr_addr + 32'd4);
	genpstage_IFETCH_nextinstr_addr = gen233_pipex_var;
	gen224_pipex_syncreq = 32'd1;
	gen225_pipex_syncbuf = genpstage_IFETCH_nextinstr_addr;
	genpstage_IFETCH_instr_busreq.addr = genpstage_IFETCH_curinstr_addr;
	genpstage_IFETCH_instr_busreq.be = 32'd15;
	genpstage_IFETCH_instr_busreq.wdata = 32'd0;
	gen234_pipex_var = ~genpstage_IFETCH_instr_req_done;
	gen235_pipex_var = gen234_pipex_var;
	gen749_cyclix_var = gen235_pipex_var;
	gen189_rtl_var = gen749_cyclix_var;
	if (gen189_rtl_var)
		begin
		gen750_cyclix_var = genpstage_IFETCH_genpctrl_active_glbl;
		gen190_rtl_var = gen750_cyclix_var;
		if (gen190_rtl_var)
			begin
			gen751_cyclix_var = ~genmcopipe_instr_mem_full_flag;
			gen752_cyclix_var = gen751_cyclix_var;
			gen191_rtl_var = gen752_cyclix_var;
			if (gen191_rtl_var)
				begin
				gen464_pipex_req_struct.we = 1'd0;
				gen464_pipex_req_struct.wdata = genpstage_IFETCH_instr_busreq;
				gen192_rtl_var = !rst_i;
				gen193_rtl_var = gen192_rtl_var;
				if (gen193_rtl_var)
					begin
					genmcopipe_instr_mem_req_genfifo_req_o = 32'd1;
					gen194_rtl_var = genmcopipe_instr_mem_req_genfifo_reqbuf_req;
					if (gen194_rtl_var)
						begin
						gen753_cyclix_var = 32'd0;
						end
					gen195_rtl_var = 1'd0;
					gen195_rtl_var = (gen195_rtl_var || gen194_rtl_var);
					gen195_rtl_var = !gen195_rtl_var;
					if (gen195_rtl_var)
						begin
						genmcopipe_instr_mem_req_genfifo_wdata_bo = gen464_pipex_req_struct;
						gen753_cyclix_var = genmcopipe_instr_mem_req_genfifo_ack_i;
						end
					genmcopipe_instr_mem_req_genfifo_reqbuf_req = 32'd1;
					end
				gen754_cyclix_var = gen753_cyclix_var;
				gen196_rtl_var = gen754_cyclix_var;
				if (gen196_rtl_var)
					begin
					gen236_pipex_var = 32'd1;
					gen755_cyclix_var = !1'd0;
					genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending = gen755_cyclix_var;
					genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_tid = genmcopipe_instr_mem_wr_ptr;
					genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_if_id = 1'd0;
					gen756_cyclix_var = genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
					gen197_rtl_var = gen756_cyclix_var;
					if (gen197_rtl_var)
						begin
						genmcopipe_instr_mem_wr_done = 32'd1;
						end
					end
				end
			end
		genpstage_IFETCH_instr_req_done = gen236_pipex_var;
		end
	gen237_pipex_var = ~genpstage_IFETCH_instr_req_done;
	gen238_pipex_var = gen237_pipex_var;
	gen757_cyclix_var = gen238_pipex_var;
	gen198_rtl_var = gen757_cyclix_var;
	if (gen198_rtl_var)
		begin
		genpstage_IFETCH_genpctrl_stalled_glbl = (genpstage_IFETCH_genpctrl_stalled_glbl | genpstage_IFETCH_genpctrl_active_glbl);
		genpstage_IFETCH_genpctrl_active_glbl = 32'd0;
		end
	genpstage_IFETCH_genpctrl_nevictable = (genpstage_IFETCH_genpctrl_nevictable || genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending);
	gen758_cyclix_var = ~genpstage_IDECODE_genpctrl_rdy;
	gen759_cyclix_var = gen758_cyclix_var;
	gen199_rtl_var = gen759_cyclix_var;
	if (gen199_rtl_var)
		begin
		genpstage_IFETCH_genpctrl_stalled_glbl = (genpstage_IFETCH_genpctrl_stalled_glbl | genpstage_IFETCH_genpctrl_active_glbl);
		genpstage_IFETCH_genpctrl_active_glbl = 32'd0;
		gen760_cyclix_var = genpstage_IFETCH_genpctrl_nevictable;
		gen200_rtl_var = gen760_cyclix_var;
		if (gen200_rtl_var)
			begin
			genpstage_IFETCH_genpctrl_occupied = (genpstage_IFETCH_genpctrl_active_glbl | genpstage_IFETCH_genpctrl_killed_glbl);
			gen761_cyclix_var = genpstage_IFETCH_genpctrl_occupied;
			gen201_rtl_var = gen761_cyclix_var;
			if (gen201_rtl_var)
				begin
				genpstage_IFETCH_genpctrl_stalled_glbl = (genpstage_IFETCH_genpctrl_stalled_glbl | 32'd1);
				end
			end
		end
	gen762_cyclix_var = genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
	gen202_rtl_var = gen762_cyclix_var;
	if (gen202_rtl_var)
		begin
		genpstage_IFETCH_genpctrl_occupied = (genpstage_IFETCH_genpctrl_active_glbl | genpstage_IFETCH_genpctrl_killed_glbl);
		gen763_cyclix_var = genpstage_IFETCH_genpctrl_occupied;
		gen203_rtl_var = gen763_cyclix_var;
		if (gen203_rtl_var)
			begin
			genpstage_IFETCH_genpctrl_stalled_glbl = (genpstage_IFETCH_genpctrl_stalled_glbl | 32'd1);
			end
		end
	gen764_cyclix_var = genpstage_IFETCH_genpctrl_stalled_glbl;
	gen204_rtl_var = gen764_cyclix_var;
	if (gen204_rtl_var)
		begin
		genpstage_IFETCH_genpctrl_finish = 32'd0;
		genpstage_IFETCH_genpctrl_succ = 32'd0;
		end
	gen765_cyclix_var = 1'd0;
	gen765_cyclix_var = (gen765_cyclix_var || gen764_cyclix_var);
	gen765_cyclix_var = !gen765_cyclix_var;
	gen205_rtl_var = gen765_cyclix_var;
	if (gen205_rtl_var)
		begin
		genpstage_IFETCH_genpctrl_finish = genpstage_IFETCH_genpctrl_occupied;
		genpstage_IFETCH_genpctrl_succ = genpstage_IFETCH_genpctrl_active_glbl;
		end
	gen766_cyclix_var = genpstage_IFETCH_genpctrl_succ;
	gen206_rtl_var = gen766_cyclix_var;
	if (gen206_rtl_var)
		begin
		gen767_cyclix_var = gen222_pipex_syncreq;
		gen207_rtl_var = gen767_cyclix_var;
		if (gen207_rtl_var)
			begin
			genpsticky_glbl_jump_req_cmd = gen223_pipex_syncbuf;
			end
		gen768_cyclix_var = gen224_pipex_syncreq;
		gen208_rtl_var = gen768_cyclix_var;
		if (gen208_rtl_var)
			begin
			genpsticky_glbl_pc = gen225_pipex_syncbuf;
			end
		end
	gen769_cyclix_var = genpstage_IFETCH_genpctrl_finish;
	gen209_rtl_var = gen769_cyclix_var;
	if (gen209_rtl_var)
		begin
		gen770_cyclix_var = genpstage_IDECODE_genpctrl_rdy;
		gen210_rtl_var = gen770_cyclix_var;
		if (gen210_rtl_var)
			begin
			genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_if_id = genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_if_id;
			genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdreq_pending = genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdreq_pending;
			genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_tid = genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_tid;
			genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_resp_done = genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_resp_done;
			genpstage_IDECODE_genmcopipe_handle_instr_mem_genvar_rdata = genpstage_IFETCH_genmcopipe_handle_instr_mem_genvar_rdata;
			genpstage_IDECODE_curinstr_addr_genglbl = genpstage_IFETCH_curinstr_addr;
			genpstage_IDECODE_nextinstr_addr_genglbl = genpstage_IFETCH_nextinstr_addr;
			genpstage_IDECODE_genpctrl_active_glbl = genpstage_IFETCH_genpctrl_active_glbl;
			genpstage_IDECODE_genpctrl_killed_glbl = genpstage_IFETCH_genpctrl_killed_glbl;
			genpstage_IDECODE_genpctrl_stalled_glbl = 32'd0;
			end
		genpstage_IFETCH_genpctrl_active_glbl = 32'd0;
		genpstage_IFETCH_genpctrl_killed_glbl = 32'd0;
		genpstage_IFETCH_genpctrl_stalled_glbl = 32'd0;
		end
	gen771_cyclix_var = ~genpstage_IFETCH_genpctrl_stalled_glbl;
	genpstage_IFETCH_genpctrl_rdy = gen771_cyclix_var;
	genpstage_IFETCH_genpctrl_working = (genpstage_IFETCH_genpctrl_succ | genpstage_IFETCH_genpctrl_stalled_glbl);
	gen772_cyclix_var = genmcopipe_instr_mem_rd_done;
	gen211_rtl_var = gen772_cyclix_var;
	if (gen211_rtl_var)
		begin
		genmcopipe_instr_mem_rd_ptr = genmcopipe_instr_mem_rd_ptr_next;
		genmcopipe_instr_mem_full_flag = 32'd0;
		gen773_cyclix_var = (genmcopipe_instr_mem_rd_ptr == genmcopipe_instr_mem_wr_ptr);
		gen774_cyclix_var = gen773_cyclix_var;
		gen212_rtl_var = gen774_cyclix_var;
		if (gen212_rtl_var)
			begin
			genmcopipe_instr_mem_empty_flag = 32'd1;
			end
		end
	gen775_cyclix_var = genmcopipe_instr_mem_wr_done;
	gen213_rtl_var = gen775_cyclix_var;
	if (gen213_rtl_var)
		begin
		genmcopipe_instr_mem_wr_ptr = genmcopipe_instr_mem_wr_ptr_next;
		genmcopipe_instr_mem_empty_flag = 32'd0;
		gen776_cyclix_var = (genmcopipe_instr_mem_rd_ptr == genmcopipe_instr_mem_wr_ptr);
		gen777_cyclix_var = gen776_cyclix_var;
		gen214_rtl_var = gen777_cyclix_var;
		if (gen214_rtl_var)
			begin
			genmcopipe_instr_mem_full_flag = 32'd1;
			end
		end
	gen778_cyclix_var = genmcopipe_data_mem_rd_done;
	gen215_rtl_var = gen778_cyclix_var;
	if (gen215_rtl_var)
		begin
		genmcopipe_data_mem_rd_ptr = genmcopipe_data_mem_rd_ptr_next;
		genmcopipe_data_mem_full_flag = 32'd0;
		gen779_cyclix_var = (genmcopipe_data_mem_rd_ptr == genmcopipe_data_mem_wr_ptr);
		gen780_cyclix_var = gen779_cyclix_var;
		gen216_rtl_var = gen780_cyclix_var;
		if (gen216_rtl_var)
			begin
			genmcopipe_data_mem_empty_flag = 32'd1;
			end
		end
	gen781_cyclix_var = genmcopipe_data_mem_wr_done;
	gen217_rtl_var = gen781_cyclix_var;
	if (gen217_rtl_var)
		begin
		genmcopipe_data_mem_wr_ptr = genmcopipe_data_mem_wr_ptr_next;
		genmcopipe_data_mem_empty_flag = 32'd0;
		gen782_cyclix_var = (genmcopipe_data_mem_rd_ptr == genmcopipe_data_mem_wr_ptr);
		gen783_cyclix_var = gen782_cyclix_var;
		gen218_rtl_var = gen783_cyclix_var;
		if (gen218_rtl_var)
			begin
			genmcopipe_data_mem_full_flag = 32'd1;
			end
		end
	end


endmodule
