INFO: [VRFC 10-2263] Analyzing Verilog file "E:/coding/verilog/Verilog/example6.4_add4/example6.4_add4.srcs/sources_1/new/fulladd4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladd4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/coding/verilog/Verilog/example6.4_add4/example6.4_add4.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
