Analysis & Synthesis report for Main
Wed Nov 30 22:44:54 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Wed Nov 30 22:44:54 2022           ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; Main                                        ;
; Top-level Entity Name              ; DATAPATH                                    ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M08DAF484C8G     ;                    ;
; Top-level entity name                                            ; DATAPATH           ; Main               ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Nov 30 22:44:46 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 224_Iterations -c Main
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file rf_alt.vhdl
    Info (12022): Found design unit 1: RF-RF_bhv File: E:/214/Project/Original/Digital-Circuits-Project/RF_alt.vhdl Line: 18
    Info (12023): Found entity 1: RF File: E:/214/Project/Original/Digital-Circuits-Project/RF_alt.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhdl
    Info (12022): Found design unit 1: DATAPATH-bhv File: E:/214/Project/Original/Digital-Circuits-Project/DATAPATH.vhdl Line: 46
    Info (12023): Found entity 1: DATAPATH File: E:/214/Project/Original/Digital-Circuits-Project/DATAPATH.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file lu.vhdl
    Info (12022): Found design unit 1: lu-lu_bhv File: E:/214/Project/Original/Digital-Circuits-Project/LU.vhdl Line: 13
    Info (12023): Found entity 1: lu File: E:/214/Project/Original/Digital-Circuits-Project/LU.vhdl Line: 4
Error (10500): VHDL syntax error at FSM.vhdl(51) near text ")";  expecting an identifier, or "constant", or "file", or "signal", or "variable" File: E:/214/Project/Original/Digital-Circuits-Project/FSM.vhdl Line: 51
Error (10500): VHDL syntax error at FSM.vhdl(63) near text "begin";  expecting an identifier ("begin" is a reserved keyword), or "constant", or "file", or "signal", or "variable" File: E:/214/Project/Original/Digital-Circuits-Project/FSM.vhdl Line: 63
Error (10500): VHDL syntax error at FSM.vhdl(69) near text "then";  expecting "<=" File: E:/214/Project/Original/Digital-Circuits-Project/FSM.vhdl Line: 69
Error (10500): VHDL syntax error at FSM.vhdl(71) near text "else";  expecting "end", or "(", or an identifier ("else" is a reserved keyword), or a concurrent statement File: E:/214/Project/Original/Digital-Circuits-Project/FSM.vhdl Line: 71
Error (10500): VHDL syntax error at FSM.vhdl(72) near text "then";  expecting "<=" File: E:/214/Project/Original/Digital-Circuits-Project/FSM.vhdl Line: 72
Error (10500): VHDL syntax error at FSM.vhdl(74) near text "if";  expecting ";", or an identifier ("if" is a reserved keyword), or "architecture" File: E:/214/Project/Original/Digital-Circuits-Project/FSM.vhdl Line: 74
Info (12021): Found 0 design units, including 0 entities, in source file fsm.vhdl
Info (12021): Found 2 design units, including 1 entities, in source file rf_da_in_mux.vhdl
    Info (12022): Found design unit 1: RF_DA_IN_MUX-arch File: E:/214/Project/Original/Digital-Circuits-Project/RF_DA_IN_MUX.vhdl Line: 20
    Info (12023): Found entity 1: RF_DA_IN_MUX File: E:/214/Project/Original/Digital-Circuits-Project/RF_DA_IN_MUX.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file rf_ad_out1_mux.vhdl
    Info (12022): Found design unit 1: RF_AD_OUT1_MUX-arch File: E:/214/Project/Original/Digital-Circuits-Project/RF_AD_OUT1_MUX.vhdl Line: 19
    Info (12023): Found entity 1: RF_AD_OUT1_MUX File: E:/214/Project/Original/Digital-Circuits-Project/RF_AD_OUT1_MUX.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file rf_ad_in_mux.vhdl
    Info (12022): Found design unit 1: RF_AD_IN_MUX-arch File: E:/214/Project/Original/Digital-Circuits-Project/RF_AD_IN_MUX.vhdl Line: 20
    Info (12023): Found entity 1: RF_AD_IN_MUX File: E:/214/Project/Original/Digital-Circuits-Project/RF_AD_IN_MUX.vhdl Line: 4
Error (10430): VHDL Primary Unit Declaration error at RF.vhdl(4): primary unit "RF" already exists in library "work". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl Line: 4
Error (10784): HDL error at RF_alt.vhdl(4): see declaration for object "RF" File: E:/214/Project/Original/Digital-Circuits-Project/RF_alt.vhdl Line: 4
Info (12021): Found 0 design units, including 0 entities, in source file rf.vhdl
Info (12021): Found 2 design units, including 1 entities, in source file register.vhdl
    Info (12022): Found design unit 1: reg-reg_bhv File: E:/214/Project/Original/Digital-Circuits-Project/register.vhdl Line: 13
    Info (12023): Found entity 1: reg File: E:/214/Project/Original/Digital-Circuits-Project/register.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mem.vhdl
    Info (12022): Found design unit 1: mem_blk-mem_blk_bhv File: E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl Line: 14
    Info (12023): Found entity 1: mem_blk File: E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl Line: 4
Error (10500): VHDL syntax error at IR.vhdl(17) near text ")";  expecting an identifier, or "constant", or "file", or "signal", or "variable" File: E:/214/Project/Original/Digital-Circuits-Project/IR.vhdl Line: 17
Error (10500): VHDL syntax error at IR.vhdl(23) near text "begin";  expecting an identifier ("begin" is a reserved keyword), or "constant", or "file", or "signal", or "variable" File: E:/214/Project/Original/Digital-Circuits-Project/IR.vhdl Line: 23
Info (12021): Found 0 design units, including 0 entities, in source file ir.vhdl
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhdl
    Info (12022): Found design unit 1: ALU-a1 File: E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl Line: 17
    Info (12023): Found entity 1: ALU File: E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl Line: 4
Error (10500): VHDL syntax error at T2_MUX.vhd(36) near text "if";  expecting "end", or "(", or an identifier ("if" is a reserved keyword), or a concurrent statement File: E:/214/Project/Original/Digital-Circuits-Project/T2_MUX.vhd Line: 36
Error (10500): VHDL syntax error at T2_MUX.vhd(36) near text "then";  expecting "<=" File: E:/214/Project/Original/Digital-Circuits-Project/T2_MUX.vhd Line: 36
Error (10500): VHDL syntax error at T2_MUX.vhd(38) near text "if";  expecting ";", or an identifier ("if" is a reserved keyword), or "architecture" File: E:/214/Project/Original/Digital-Circuits-Project/T2_MUX.vhd Line: 38
Info (12021): Found 0 design units, including 0 entities, in source file t2_mux.vhd
Error (10500): VHDL syntax error at T1_MUX.vhd(42) near text "if";  expecting "end", or "(", or an identifier ("if" is a reserved keyword), or a concurrent statement File: E:/214/Project/Original/Digital-Circuits-Project/T1_MUX.vhd Line: 42
Error (10500): VHDL syntax error at T1_MUX.vhd(42) near text "then";  expecting "<=" File: E:/214/Project/Original/Digital-Circuits-Project/T1_MUX.vhd Line: 42
Error (10500): VHDL syntax error at T1_MUX.vhd(44) near text "if";  expecting ";", or an identifier ("if" is a reserved keyword), or "architecture" File: E:/214/Project/Original/Digital-Circuits-Project/T1_MUX.vhd Line: 44
Info (12021): Found 0 design units, including 0 entities, in source file t1_mux.vhd
Info (12021): Found 2 design units, including 1 entities, in source file mem_data_mux.vhd
    Info (12022): Found design unit 1: MEM_DATA_MUX-arch File: E:/214/Project/Original/Digital-Circuits-Project/MEM_DATA_MUX.vhd Line: 19
    Info (12023): Found entity 1: MEM_DATA_MUX File: E:/214/Project/Original/Digital-Circuits-Project/MEM_DATA_MUX.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mem_add_mux.vhd
    Info (12022): Found design unit 1: MEM_ADD_MUX-arch File: E:/214/Project/Original/Digital-Circuits-Project/MEM_ADD_MUX.vhd Line: 20
    Info (12023): Found entity 1: MEM_ADD_MUX File: E:/214/Project/Original/Digital-Circuits-Project/MEM_ADD_MUX.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ir_mux.vhd
    Info (12022): Found design unit 1: IR_MUX-arch File: E:/214/Project/Original/Digital-Circuits-Project/IR_MUX.vhd Line: 19
    Info (12023): Found entity 1: IR_MUX File: E:/214/Project/Original/Digital-Circuits-Project/IR_MUX.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file alub_mux.vhd
    Info (12022): Found design unit 1: ALUB_MUX-arch File: E:/214/Project/Original/Digital-Circuits-Project/ALUB_MUX.vhd Line: 19
    Info (12023): Found entity 1: ALUB_MUX File: E:/214/Project/Original/Digital-Circuits-Project/ALUB_MUX.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file alua_mux.vhd
    Info (12022): Found design unit 1: ALUA_MUX-arch File: E:/214/Project/Original/Digital-Circuits-Project/ALUA_MUX.vhd Line: 19
    Info (12023): Found entity 1: ALUA_MUX File: E:/214/Project/Original/Digital-Circuits-Project/ALUA_MUX.vhd Line: 4
Info (12021): Found 4 design units, including 2 entities, in source file signextend.vhdl
    Info (12022): Found design unit 1: se6-se6_bhv File: E:/214/Project/Original/Digital-Circuits-Project/signextend.vhdl Line: 8
    Info (12022): Found design unit 2: se9-se9_bhv File: E:/214/Project/Original/Digital-Circuits-Project/signextend.vhdl Line: 35
    Info (12023): Found entity 1: se6 File: E:/214/Project/Original/Digital-Circuits-Project/signextend.vhdl Line: 4
    Info (12023): Found entity 2: se9 File: E:/214/Project/Original/Digital-Circuits-Project/signextend.vhdl Line: 31
Info (12021): Found 2 design units, including 1 entities, in source file priorityencoder.vhdl
    Info (12022): Found design unit 1: PEN-PEN_bhv File: E:/214/Project/Original/Digital-Circuits-Project/priorityencoder.vhdl Line: 8
    Info (12023): Found entity 1: PEN File: E:/214/Project/Original/Digital-Circuits-Project/priorityencoder.vhdl Line: 4
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 16 errors, 1 warning
    Error: Peak virtual memory: 4776 megabytes
    Error: Processing ended: Wed Nov 30 22:44:54 2022
    Error: Elapsed time: 00:00:08
    Error: Total CPU time (on all processors): 00:00:05


