<session jtag_chain="USB-Blaster [USB-0]" jtag_device="@1: 10CL120(Y|Z)/EP3C120/.. (0x020F70DD)" sof_file="../fpga.sof">
  <display_tree gui_logging_enabled="1">
    <display_branch instance="auto_signaltap_0" log="log: Trig @ 2023/03/21 20:51:26 (0:0:2.1 elapsed)" signal_set="signal_set: 2023/03/21 20:45:40  #0" trigger="trigger: 2023/03/21 20:45:40  #1"/>
  </display_tree>
  <instance enabled="true" entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <signal_set is_expanded="true" name="signal_set: 2023/03/21 20:45:40  #0">
      <clock name="CLOCK_50" polarity="posedge" tap_mode="classic"/>
      <config pipeline_level="0" ram_type="AUTO" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="128" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="KEY[0]" tap_mode="classic"/>
          <wire name="UART_TXD" tap_mode="classic"/>
          <wire name="fpga_core:core_inst|axis_uart_v1_0:axis_uart|s_axis_tready" tap_mode="classic"/>
          <wire name="fpga_core:core_inst|axis_uart_v1_0:axis_uart|tx" tap_mode="classic"/>
          <wire name="fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state~12" tap_mode="probeonly"/>
          <wire name="fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state~13" tap_mode="probeonly"/>
          <wire name="fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state~14" tap_mode="probeonly"/>
          <wire name="fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state~15" tap_mode="probeonly"/>
          <wire name="fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|txd_out" tap_mode="probeonly"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="KEY[0]" tap_mode="classic"/>
          <wire name="UART_TXD" tap_mode="classic"/>
          <wire name="fpga_core:core_inst|axis_uart_v1_0:axis_uart|s_axis_tready" tap_mode="classic"/>
          <wire name="fpga_core:core_inst|axis_uart_v1_0:axis_uart|tx" tap_mode="classic"/>
          <wire name="fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state~12" tap_mode="probeonly"/>
          <wire name="fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state~13" tap_mode="probeonly"/>
          <wire name="fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state~14" tap_mode="probeonly"/>
          <wire name="fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state~15" tap_mode="probeonly"/>
          <wire name="fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|txd_out" tap_mode="probeonly"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="KEY[0]" tap_mode="classic"/>
          <wire name="UART_TXD" tap_mode="classic"/>
          <wire name="fpga_core:core_inst|axis_uart_v1_0:axis_uart|s_axis_tready" tap_mode="classic"/>
          <wire name="fpga_core:core_inst|axis_uart_v1_0:axis_uart|tx" tap_mode="classic"/>
          <wire name="fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state~12" tap_mode="probeonly"/>
          <wire name="fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state~13" tap_mode="probeonly"/>
          <wire name="fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state~14" tap_mode="probeonly"/>
          <wire name="fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state~15" tap_mode="probeonly"/>
          <wire name="fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|txd_out" tap_mode="probeonly"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <unified_setup_data_view>
          <node data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|txd_out" storage_index="8" tap_mode="probeonly" trigger_index="8" type="unknown"/>
          <node data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="UART_TXD" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
          <node data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="either edge" name="KEY[0]" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          <node data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="fpga_core:core_inst|axis_uart_v1_0:axis_uart|tx" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
          <node data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="fpga_core:core_inst|axis_uart_v1_0:axis_uart|s_axis_tready" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
          <node data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state~12" storage_index="4" tap_mode="probeonly" trigger_index="4" type="unknown"/>
          <node data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state~13" storage_index="5" tap_mode="probeonly" trigger_index="5" type="unknown"/>
          <node data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state~14" storage_index="6" tap_mode="probeonly" trigger_index="6" type="unknown"/>
          <node data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state~15" storage_index="7" tap_mode="probeonly" trigger_index="7" type="unknown"/>
        </unified_setup_data_view>
        <data_view>
          <net data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|txd_out" storage_index="8" tap_mode="probeonly" trigger_index="8" type="unknown"/>
          <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="UART_TXD" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
          <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="either edge" name="KEY[0]" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="fpga_core:core_inst|axis_uart_v1_0:axis_uart|tx" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
          <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="fpga_core:core_inst|axis_uart_v1_0:axis_uart|s_axis_tready" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
          <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state~12" storage_index="4" tap_mode="probeonly" trigger_index="4" type="unknown"/>
          <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state~13" storage_index="5" tap_mode="probeonly" trigger_index="5" type="unknown"/>
          <net data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state~14" storage_index="6" tap_mode="probeonly" trigger_index="6" type="unknown"/>
          <net data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state~15" storage_index="7" tap_mode="probeonly" trigger_index="7" type="unknown"/>
        </data_view>
        <setup_view>
          <net data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|txd_out" storage_index="8" tap_mode="probeonly" trigger_index="8" type="unknown"/>
          <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="UART_TXD" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
          <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="either edge" name="KEY[0]" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="fpga_core:core_inst|axis_uart_v1_0:axis_uart|tx" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
          <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="fpga_core:core_inst|axis_uart_v1_0:axis_uart|s_axis_tready" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
          <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state~12" storage_index="4" tap_mode="probeonly" trigger_index="4" type="unknown"/>
          <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state~13" storage_index="5" tap_mode="probeonly" trigger_index="5" type="unknown"/>
          <net data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state~14" storage_index="6" tap_mode="probeonly" trigger_index="6" type="unknown"/>
          <net data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state~15" storage_index="7" tap_mode="probeonly" trigger_index="7" type="unknown"/>
        </setup_view>
        <trigger_in_editor/>
        <trigger_out_editor/>
      </presentation>
      <trigger CRC="7B3DE815" attribute_mem_mode="false" gap_record="true" is_expanded="true" name="trigger: 2023/03/21 20:45:40  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="1" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">'KEY[0]' == either edge
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>111111111
            <pwr_up_transitional>111111111</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
      </trigger>
    </signal_set>
    <position_info>
      <single attribute="active tab" value="0"/>
      <single attribute="data horizontal scroll position" value="15"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="setup vertical scroll position" value="0"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="16384"/>
      <single attribute="zoom offset denominator" value="2"/>
      <single attribute="zoom offset numerator" value="5"/>
    </position_info>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <single attribute="lock mode" value="0"/>
    <multi attribute="frame size" size="2" value="1920,1017"/>
    <multi attribute="jtag widget size" size="2" value="398,137"/>
  </global_info>
</session>
