ModuleName mod_converter
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 416 ,Y1: 72 ,X2: 624 ,Y2: 72
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 416 ,Y1: 168 ,X2: 592 ,Y2: 168
Edge X1: 592 ,Y1: 104 ,X2: 592 ,Y2: 168
Edge X1: 592 ,Y1: 104 ,X2: 624 ,Y2: 104
End
Branches
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 416 ,Y1: 136 ,X2: 624 ,Y2: 136
End
Branches
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 416 ,Y1: 184 ,X2: 576 ,Y2: 184
Edge X1: 576 ,Y1: 152 ,X2: 576 ,Y2: 184
Edge X1: 576 ,Y1: 152 ,X2: 624 ,Y2: 152
End
Branches
End
Wire Name: w10
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 416 ,Y1: 104 ,X2: 584 ,Y2: 104
Edge X1: 584 ,Y1: 104 ,X2: 584 ,Y2: 160
Edge X1: 584 ,Y1: 160 ,X2: 624 ,Y2: 160
Edge X1: 624 ,Y1: 160 ,X2: 624 ,Y2: 168
End
Branches
End
Wire Name: w11
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 416 ,Y1: 152 ,X2: 552 ,Y2: 152
Edge X1: 552 ,Y1: 152 ,X2: 552 ,Y2: 176
Edge X1: 552 ,Y1: 176 ,X2: 624 ,Y2: 176
Edge X1: 624 ,Y1: 176 ,X2: 624 ,Y2: 184
End
Branches
End
Wire Name: w13
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 688 ,Y1: 88 ,X2: 712 ,Y2: 88
Edge X1: 712 ,Y1: 88 ,X2: 712 ,Y2: 120
End
Branches
End
Wire Name: w14
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 688 ,Y1: 136 ,X2: 712 ,Y2: 136
End
Branches
End
Wire Name: w15
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 688 ,Y1: 184 ,X2: 712 ,Y2: 184
Edge X1: 712 ,Y1: 152 ,X2: 712 ,Y2: 184
End
Branches
End
Wire Name: w16
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 304 ,Y1: 72 ,X2: 304 ,Y2: 88
Edge X1: 304 ,Y1: 72 ,X2: 360 ,Y2: 72
Edge X1: 288 ,Y1: 72 ,X2: 304 ,Y2: 72
Edge X1: 304 ,Y1: 88 ,X2: 560 ,Y2: 88
Edge X1: 304 ,Y1: 88 ,X2: 304 ,Y2: 104
Edge X1: 560 ,Y1: 88 ,X2: 560 ,Y2: 112
Edge X1: 560 ,Y1: 112 ,X2: 624 ,Y2: 112
Edge X1: 624 ,Y1: 112 ,X2: 624 ,Y2: 120
Edge X1: 304 ,Y1: 104 ,X2: 360 ,Y2: 104
Edge X1: 240 ,Y1: 72 ,X2: 288 ,Y2: 72
Edge X1: 288 ,Y1: 72 ,X2: 288 ,Y2: 216
Edge X1: 288 ,Y1: 216 ,X2: 744 ,Y2: 216
End
Branches
End
Wire Name: w17
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 304 ,Y1: 120 ,X2: 304 ,Y2: 136
Edge X1: 304 ,Y1: 120 ,X2: 576 ,Y2: 120
Edge X1: 272 ,Y1: 120 ,X2: 304 ,Y2: 120
Edge X1: 304 ,Y1: 136 ,X2: 360 ,Y2: 136
Edge X1: 304 ,Y1: 136 ,X2: 304 ,Y2: 152
Edge X1: 304 ,Y1: 152 ,X2: 360 ,Y2: 152
Edge X1: 576 ,Y1: 88 ,X2: 576 ,Y2: 120
Edge X1: 576 ,Y1: 88 ,X2: 624 ,Y2: 88
Edge X1: 240 ,Y1: 120 ,X2: 272 ,Y2: 120
Edge X1: 272 ,Y1: 120 ,X2: 272 ,Y2: 248
Edge X1: 272 ,Y1: 248 ,X2: 744 ,Y2: 248
End
Branches
End
Wire Name: w12
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 304 ,Y1: 168 ,X2: 304 ,Y2: 184
Edge X1: 304 ,Y1: 168 ,X2: 360 ,Y2: 168
Edge X1: 256 ,Y1: 168 ,X2: 304 ,Y2: 168
Edge X1: 304 ,Y1: 184 ,X2: 360 ,Y2: 184
Edge X1: 304 ,Y1: 184 ,X2: 304 ,Y2: 200
Edge X1: 304 ,Y1: 200 ,X2: 624 ,Y2: 200
Edge X1: 240 ,Y1: 168 ,X2: 256 ,Y2: 168
Edge X1: 256 ,Y1: 168 ,X2: 256 ,Y2: 280
Edge X1: 256 ,Y1: 280 ,X2: 744 ,Y2: 280
End
Branches
End
Wire Name: w18
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 776 ,Y1: 136 ,X2: 776 ,Y2: 184
Edge X1: 728 ,Y1: 184 ,X2: 776 ,Y2: 184
Edge X1: 728 ,Y1: 184 ,X2: 728 ,Y2: 232
Edge X1: 728 ,Y1: 232 ,X2: 744 ,Y2: 232
Edge X1: 728 ,Y1: 232 ,X2: 728 ,Y2: 264
Edge X1: 728 ,Y1: 264 ,X2: 744 ,Y2: 264
Edge X1: 728 ,Y1: 264 ,X2: 728 ,Y2: 296
Edge X1: 728 ,Y1: 296 ,X2: 744 ,Y2: 296
End
Branches
End
Wire Name: w19
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 808 ,Y1: 224 ,X2: 832 ,Y2: 224
End
Branches
End
Wire Name: w20
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 808 ,Y1: 256 ,X2: 832 ,Y2: 256
End
Branches
End
Wire Name: w21
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 808 ,Y1: 288 ,X2: 832 ,Y2: 288
End
Branches
End
End
Ports
Port Left: 240 Top: 72 ,Orientation: 0
Portname: switch_1 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 240 Top: 120 ,Orientation: 0
Portname: switch_2 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 240 Top: 168 ,Orientation: 0
Portname: switch_3 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 832 Top: 224 ,Orientation: 0
Portname: mod_1 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 832 Top: 256 ,Orientation: 0
Portname: mod_2 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 832 Top: 288 ,Orientation: 0
Portname: mod_3 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 360 Top: 64
Name: s0
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
Symbol Left: 360 Top: 96
Name: s1
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
Symbol Left: 360 Top: 128
Name: s2
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
Symbol Left: 360 Top: 144
Name: s3
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
Symbol Left: 360 Top: 160
Name: s4
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
Symbol Left: 360 Top: 176
Name: s5
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
Symbol Left: 624 Top: 72
Name: s6
LibraryName: PNULib
IpName: PNU_AND3
SymbolParameters
End
Symbol Left: 624 Top: 120
Name: s7
LibraryName: PNULib
IpName: PNU_AND3
SymbolParameters
End
Symbol Left: 624 Top: 168
Name: s8
LibraryName: PNULib
IpName: PNU_AND3
SymbolParameters
End
Symbol Left: 712 Top: 120
Name: s9
LibraryName: PNULib
IpName: PNU_OR3
SymbolParameters
End
Symbol Left: 744 Top: 208
Name: s10
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
Symbol Left: 744 Top: 240
Name: s11
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
Symbol Left: 744 Top: 272
Name: s12
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
End
Texts
End
Links
End
