{"vcs1":{"timestamp_begin":1684262692.625871436, "rt":1.29, "ut":0.37, "st":0.21}}
{"vcselab":{"timestamp_begin":1684262694.002232337, "rt":1.24, "ut":0.46, "st":0.17}}
{"link":{"timestamp_begin":1684262695.316503722, "rt":0.45, "ut":0.23, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684262691.988239565}
{"VCS_COMP_START_TIME": 1684262691.988239565}
{"VCS_COMP_END_TIME": 1684262697.250668453}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330308}}
{"stitch_vcselab": {"peak_mem": 211888}}
