Running: D:\BUAA\software\ISE\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -nodebug -prj C:\CO\P4\cpu\mips.prj -o mips.exe C:\CO\P4\cpu\mips_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "C:/CO/P4/cpu/RF.v" into library work
Analyzing Verilog file "C:/CO/P4/cpu/NPC.v" into library work
Analyzing Verilog file "C:/CO/P4/cpu/IFU.v" into library work
Analyzing Verilog file "C:/CO/P4/cpu/EXT.v" into library work
Analyzing Verilog file "C:/CO/P4/cpu/DM.v" into library work
Analyzing Verilog file "C:/CO/P4/cpu/CU.v" into library work
Analyzing Verilog file "C:/CO/P4/cpu/ALU.v" into library work
Analyzing Verilog file "C:/CO/P4/cpu/mips.v" into library work
ERROR:Simulator:702 - Can not find design unit C:\CO\P4\cpu\mips_tb in library work located at isim/work 
