Running: D:\Xilinx_ISE_14.7\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/Xilinx_ISE_14.7/ISE_project/main/main_t_isim_beh.exe -prj D:/Xilinx_ISE_14.7/ISE_project/main/main_t_beh.prj work.main_t work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Xilinx_ISE_14.7/ISE_project/main/rf.v" into library work
Analyzing Verilog file "D:/Xilinx_ISE_14.7/ISE_project/main/mux2.v" into library work
Analyzing Verilog file "D:/Xilinx_ISE_14.7/ISE_project/main/alu.v" into library work
Analyzing Verilog file "D:/Xilinx_ISE_14.7/ISE_project/main/main.v" into library work
Analyzing Verilog file "D:/Xilinx_ISE_14.7/ISE_project/main/main_t.v" into library work
Analyzing Verilog file "D:/Xilinx_ISE_14.7/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 160368 KB
Fuse CPU Usage: 234 ms
Compiling module rf
Compiling module alu
Compiling module mux2
Compiling module main
Compiling module main_t
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable D:/Xilinx_ISE_14.7/ISE_project/main/main_t_isim_beh.exe
Fuse Memory Usage: 168916 KB
Fuse CPU Usage: 249 ms
