`timescale 1ns / 1ps

module Registro_IF_ID (clk,
    clear,
    pc_in,
    pc_out,
    instruction_in,
    instruction_out
    );

input [9:0] pc_in;
output reg [9:0] pc_out;
input [31:0] instruction_in;
output reg [31:0] instruction_out;



always @(negedge clk)
begin
    pc_out <= pc_in;
    instruction_out <= instruction_in;
end

endmodule
