/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_1_0z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [22:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire [14:0] celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = celloutsig_1_5z[2] | celloutsig_1_0z;
  reg [2:0] _01_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _01_ <= 3'h0;
    else _01_ <= in_data[28:26];
  assign out_data[2:0] = _01_;
  assign celloutsig_1_4z = ! in_data[145:133];
  assign celloutsig_1_14z = ! { celloutsig_1_8z[10:9], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_0z = in_data[108:103] || in_data[154:149];
  assign celloutsig_1_5z = { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } % { 1'h1, in_data[102:99], celloutsig_1_3z };
  assign celloutsig_1_8z = { celloutsig_1_2z[11:8], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[148:136], in_data[96] };
  assign celloutsig_1_19z = celloutsig_1_8z[9:6] % { 1'h1, celloutsig_1_7z[2:1], celloutsig_1_14z };
  assign celloutsig_0_0z = | in_data[64:57];
  assign celloutsig_1_3z = | { celloutsig_1_2z[12:11], celloutsig_1_0z };
  assign celloutsig_1_1z = ^ { in_data[188:176], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_18z = ^ { in_data[110], celloutsig_1_6z, celloutsig_1_9z[4:1], celloutsig_1_6z };
  assign celloutsig_0_1z = { in_data[79:75], celloutsig_0_0z } >>> { in_data[94:91], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_7z = { celloutsig_1_5z[5:2], celloutsig_1_6z, celloutsig_1_1z } ^ in_data[136:131];
  assign { celloutsig_1_2z[1], celloutsig_1_2z[22:2] } = { celloutsig_1_0z, in_data[139:119] } ^ { in_data[115], in_data[136:116] };
  assign { celloutsig_1_9z[1], celloutsig_1_9z[4:2] } = { celloutsig_1_2z[1], celloutsig_1_2z[4:2] } ^ { in_data[147], in_data[150:148] };
  assign celloutsig_1_2z[0] = 1'h0;
  assign celloutsig_1_9z[0] = celloutsig_1_6z;
  assign { out_data[128], out_data[99:96], out_data[37:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_1z };
endmodule
