library ieee;
use ieee.std_logic_1164.all;

entity threebit_2seg is
  port ( clk : in  std_logic;
         btn : in  std_logic;
         rst : in  std_logic;
         cnt : out std_logic_vector(2 downto 0);
       );
