//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_14 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_14
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_14
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_14(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_14_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_14_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_14_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_14_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_14_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_14_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_14_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_14_param_7,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_14_param_8,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_14_param_9,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_14_param_10,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_14_param_11,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_14_param_12,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_14_param_13,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_14_param_14,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_14_param_15,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_14_param_16,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_14_param_17,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_14_param_18,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_14_param_19,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_14_param_20
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<25>;
	.reg .b32 	%r<54>;
	.reg .f32 	%f<41>;
	.reg .b64 	%rd<73>;
	.loc	1 19 0                          // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd27, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_14_param_0];
	ld.param.u64 	%rd28, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_14_param_1];
$L__tmp0:
	.loc	1 21 28                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:21:33
	shl.b32 	%r29, %r1, 7;
	ld.param.u64 	%rd29, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_14_param_2];
	ld.param.u64 	%rd30, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_14_param_3];
	.loc	1 22 36                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:22:36
	mov.u32 	%r30, %tid.x;
	and.b32  	%r31, %r30, 127;
	ld.param.u64 	%rd31, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_14_param_4];
	.loc	1 22 23                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:22:23
	or.b32  	%r32, %r29, %r31;
	ld.param.u64 	%rd32, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_14_param_5];
	.loc	1 25 21                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:25:21
	bfe.s32 	%r33, %r1, 24, 1;
	shr.u32 	%r34, %r33, 24;
	add.s32 	%r35, %r32, %r34;
	shr.s32 	%r36, %r35, 8;
	ld.param.u64 	%rd33, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_14_param_6];
	.loc	1 25 28                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:25:28
	shr.u32 	%r37, %r36, 27;
	add.s32 	%r38, %r36, %r37;
	and.b32  	%r39, %r38, -32;
	sub.s32 	%r40, %r36, %r39;
	ld.param.u64 	%rd34, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_14_param_7];
	ld.param.u64 	%rd35, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_14_param_8];
	.loc	1 26 21                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:26:21
	shr.s32 	%r42, %r32, 31;
	shr.u32 	%r43, %r42, 28;
	add.s32 	%r44, %r32, %r43;
	shr.s32 	%r45, %r44, 4;
	ld.param.u64 	%rd36, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_14_param_9];
	.loc	1 26 27                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:26:27
	shr.u32 	%r46, %r45, 28;
	add.s32 	%r47, %r45, %r46;
	and.b32  	%r48, %r47, -16;
	sub.s32 	%r49, %r45, %r48;
	ld.param.u64 	%rd37, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_14_param_10];
	.loc	1 27 19                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:27:19
	and.b32  	%r50, %r44, -16;
	ld.param.u64 	%rd38, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_14_param_11];
	sub.s32 	%r51, %r32, %r50;
	ld.param.u64 	%rd39, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_14_param_12];
	ld.param.u64 	%rd40, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_14_param_13];
	.loc	1 29 30                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:29:30
	mul.wide.s32 	%rd41, %r32, 4;
	add.s64 	%rd1, %rd28, %rd41;
	ld.param.u64 	%rd42, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_14_param_14];
	mov.pred 	%p1, -1;
	.loc	1 29 35                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:29:35
	// begin inline asm
	mov.u32 %r2, 0x0;
	@%p1 ld.global.b32 { %r2 }, [ %rd1 + 0 ];
	// end inline asm
	ld.param.u64 	%rd43, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_14_param_15];
	ld.param.u64 	%rd44, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_14_param_16];
	.loc	1 30 30                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:30:30
	mul.wide.s32 	%rd45, %r40, 4;
	add.s64 	%rd2, %rd29, %rd45;
	ld.param.u64 	%rd46, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_14_param_17];
	.loc	1 30 35                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:30:35
	// begin inline asm
	mov.u32 %r3, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r3 }, [ %rd2 + 0 ];
	// end inline asm
	ld.param.u64 	%rd47, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_14_param_18];
	.loc	1 31 30                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:31:30
	add.s64 	%rd3, %rd30, %rd45;
	ld.param.u64 	%rd48, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_14_param_19];
	.loc	1 31 35                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:31:35
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r4 }, [ %rd3 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r4;
	.loc	1 32 31                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:32:31
	add.s64 	%rd4, %rd31, %rd45;
	.loc	1 32 36                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:32:36
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r5 }, [ %rd4 + 0 ];
	// end inline asm
	.loc	1 33 31                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:33:31
	add.s64 	%rd5, %rd32, %rd45;
	.loc	1 33 36                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:33:36
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd5 + 0 ];
	// end inline asm
	.loc	1 34 31                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:34:31
	add.s64 	%rd6, %rd33, %rd41;
	.loc	1 34 36                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:34:36
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p1 ld.global.b32 { %r7 }, [ %rd6 + 0 ];
	// end inline asm
	.loc	1 35 31                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:35:31
	mul.wide.s32 	%rd49, %r49, 8;
	add.s64 	%rd8, %rd34, %rd49;
	.loc	1 35 36                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:35:36
	// begin inline asm
	mov.u64 %rd7, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd7 }, [ %rd8 + 0 ];
	// end inline asm
	.loc	1 36 31                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:36:31
	mul.wide.s32 	%rd50, %r51, 8;
	add.s64 	%rd10, %rd34, %rd50;
	.loc	1 36 36                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:36:36
	// begin inline asm
	mov.u64 %rd9, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd9 }, [ %rd10 + 0 ];
	// end inline asm
	.loc	1 37 31                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:37:31
	add.s64 	%rd11, %rd36, %rd45;
	.loc	1 37 36                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:37:36
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r8 }, [ %rd11 + 0 ];
	// end inline asm
	.loc	1 38 31                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:38:31
	add.s64 	%rd12, %rd37, %rd45;
	.loc	1 38 36                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:38:36
	// begin inline asm
	mov.u32 %r9, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r9 }, [ %rd12 + 0 ];
	// end inline asm
	mov.b32 	%f2, %r9;
	.loc	1 39 32                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:39:32
	add.s64 	%rd13, %rd38, %rd45;
	.loc	1 39 37                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:39:37
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r10 }, [ %rd13 + 0 ];
	// end inline asm
	.loc	1 40 32                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:40:32
	add.s64 	%rd14, %rd39, %rd45;
	.loc	1 40 37                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:40:37
	// begin inline asm
	mov.u32 %r11, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r11 }, [ %rd14 + 0 ];
	// end inline asm
	.loc	1 41 32                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:41:32
	add.s64 	%rd16, %rd40, %rd49;
	.loc	1 41 37                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:41:37
	// begin inline asm
	mov.u64 %rd15, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd15 }, [ %rd16 + 0 ];
	// end inline asm
	.loc	1 42 32                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:42:32
	add.s64 	%rd18, %rd40, %rd50;
	.loc	1 42 37                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:42:37
	// begin inline asm
	mov.u64 %rd17, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd17 }, [ %rd18 + 0 ];
	// end inline asm
	.loc	1 43 32                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:43:32
	add.s64 	%rd19, %rd43, %rd45;
	.loc	1 43 37                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:43:37
	// begin inline asm
	mov.u32 %r12, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r12 }, [ %rd19 + 0 ];
	// end inline asm
	.loc	1 44 32                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:44:32
	add.s64 	%rd20, %rd44, %rd45;
	.loc	1 44 37                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:44:37
	// begin inline asm
	mov.u32 %r13, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r13 }, [ %rd20 + 0 ];
	// end inline asm
	mov.b32 	%f3, %r13;
	.loc	1 45 32                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:45:32
	add.s64 	%rd21, %rd46, %rd45;
	.loc	1 45 37                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:45:37
	// begin inline asm
	mov.u32 %r14, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r14 }, [ %rd21 + 0 ];
	// end inline asm
	.loc	1 46 32                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:46:32
	add.s64 	%rd22, %rd47, %rd45;
	.loc	1 46 37                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:46:37
	// begin inline asm
	mov.u32 %r15, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r15 }, [ %rd22 + 0 ];
	// end inline asm
	.loc	1 49 18                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:49:18
	add.f32 	%f4, %f1, 0f3727C5AC;
	.loc	1 50 26                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:50:26
	sqrt.approx.ftz.f32 	%f5, %f4;
	.loc	1 52 18                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:52:18
	mov.b32 	%r18, %f5;
	mov.b32 	%r17, 1065353216;
	// begin inline asm
	div.full.f32 %r16, %r17, %r18;
	// end inline asm
	mov.b32 	%f6, %r16;
	.loc	1 66 35                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:66:35
	shr.u64 	%rd51, %rd7, 60;
	and.b64  	%rd52, %rd51, 8;
	add.s64 	%rd53, %rd52, %rd7;
	.loc	1 70 52                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:70:52
	shl.b32 	%r52, %r36, 6;
	.loc	1 70 31                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:70:31
	shl.b64 	%rd54, %rd9, 2;
	add.s64 	%rd55, %rd35, %rd54;
	shr.u64 	%rd56, %rd9, 58;
	and.b64  	%rd57, %rd56, 32;
	add.s64 	%rd58, %rd55, %rd57;
	shl.b64 	%rd59, %rd53, 5;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.s32 	%rd61, %r52, 4;
	add.s64 	%rd23, %rd60, %rd61;
	.loc	1 70 57                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:70:57
	// begin inline asm
	mov.u32 %r19, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r19 }, [ %rd23 + 0 ];
	// end inline asm
	.loc	1 72 20                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:72:20
	add.f32 	%f7, %f2, 0f3727C5AC;
	.loc	1 73 27                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:73:27
	sqrt.approx.ftz.f32 	%f8, %f7;
	.loc	1 74 19                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:74:19
	mov.b32 	%r22, %f8;
	// begin inline asm
	div.full.f32 %r20, %r17, %r22;
	// end inline asm
	mov.b32 	%f9, %r20;
	.loc	1 83 35                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:83:35
	shr.u64 	%rd62, %rd15, 61;
	and.b64  	%rd63, %rd62, 4;
	add.s64 	%rd64, %rd63, %rd15;
	.loc	1 87 53                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:87:53
	shl.b32 	%r53, %r36, 4;
	.loc	1 87 32                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:87:32
	shl.b64 	%rd65, %rd17, 2;
	add.s64 	%rd66, %rd42, %rd65;
	shr.u64 	%rd67, %rd17, 59;
	and.b64  	%rd68, %rd67, 16;
	add.s64 	%rd69, %rd66, %rd68;
	shl.b64 	%rd70, %rd64, 4;
	add.s64 	%rd71, %rd69, %rd70;
	mul.wide.s32 	%rd72, %r53, 4;
	add.s64 	%rd24, %rd71, %rd72;
	.loc	1 87 58                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:87:58
	// begin inline asm
	mov.u32 %r23, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r23 }, [ %rd24 + 0 ];
	// end inline asm
	.loc	1 89 20                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:89:20
	add.f32 	%f10, %f3, 0f3727C5AC;
	.loc	1 90 27                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:90:27
	sqrt.approx.ftz.f32 	%f11, %f10;
	.loc	1 70 57                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:70:57
	mov.b32 	%f12, %r19;
	mov.b32 	%f13, %r23;
	.loc	1 37 36                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:37:36
	mov.b32 	%f14, %r8;
	mov.b32 	%f15, %r12;
	.loc	1 29 35                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:29:35
	mov.b32 	%f16, %r2;
	.loc	1 30 35                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:30:35
	mov.b32 	%f17, %r3;
	.loc	1 47 18                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:47:18
	sub.f32 	%f18, %f16, %f17;
	.loc	1 55 19                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:55:19
	mul.f32 	%f19, %f18, %f6;
	.loc	1 32 36                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:32:36
	mov.b32 	%f20, %r5;
	.loc	1 33 36                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:33:36
	mov.b32 	%f21, %r6;
	.loc	1 57 20                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:57:20
	fma.rn.f32 	%f22, %f19, %f20, %f21;
	.loc	1 34 36                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:34:36
	mov.b32 	%f23, %r7;
	.loc	1 58 20                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:58:20
	add.f32 	%f24, %f22, %f23;
$L__tmp1:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p23, %f24, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f25, 0f00000000, %f24, %p23;
$L__tmp2:
	.loc	1 62 20                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:62:20
	add.f32 	%f26, %f25, 0f00000000;
	.loc	1 39 37                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:39:37
	mov.b32 	%f27, %r10;
	mov.b32 	%f28, %r14;
	.loc	1 40 37                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:40:37
	mov.b32 	%f29, %r11;
	mov.b32 	%f30, %r15;
	.loc	1 91 19                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:91:19
	mov.b32 	%r26, %f11;
	// begin inline asm
	div.full.f32 %r24, %r17, %r26;
	// end inline asm
	mov.b32 	%f31, %r24;
	.loc	1 71 20                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:71:20
	sub.f32 	%f32, %f13, %f15;
	sub.f32 	%f33, %f12, %f14;
	.loc	1 76 20                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:76:20
	mul.f32 	%f34, %f33, %f9;
	mul.f32 	%f35, %f32, %f31;
	.loc	1 78 20                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:78:20
	fma.rn.f32 	%f36, %f35, %f28, %f30;
	fma.rn.f32 	%f37, %f34, %f27, %f29;
	.loc	1 79 20                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:79:20
	add.f32 	%f38, %f26, %f37;
	.loc	1 96 20                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:96:20
	add.f32 	%f39, %f38, %f36;
$L__tmp3:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p24, %f39, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f40, 0f00000000, %f39, %p24;
$L__tmp4:
	.loc	1 98 25                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:98:25
	add.s64 	%rd25, %rd48, %rd41;
	.loc	1 98 37                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:98:37
	mov.b32 	%r27, %f25;
	// begin inline asm
	@%p1 st.global.b32 [ %rd25 + 0 ], { %r27 };
	// end inline asm
	.loc	1 99 28                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:99:28
	add.s64 	%rd26, %rd27, %rd41;
	.loc	1 99 40                         // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:99:40
	mov.b32 	%r28, %f40;
	// begin inline asm
	@%p1 st.global.b32 [ %rd26 + 0 ], { %r28 };
	// end inline asm
	.loc	1 99 4                          // c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py:99:4
	ret;
$L__tmp5:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/2e/c2eskzzosqbr5n5uvetjnf4s2mtcehoe7n33pvluofwxijddpnav.py"
	.file	2 "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime/triton_helpers.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 248                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0xf1 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 50
.b8 101
.b8 115
.b8 107
.b8 122
.b8 122
.b8 111
.b8 115
.b8 113
.b8 98
.b8 114
.b8 53
.b8 110
.b8 53
.b8 117
.b8 118
.b8 101
.b8 116
.b8 106
.b8 110
.b8 102
.b8 52
.b8 115
.b8 50
.b8 109
.b8 116
.b8 99
.b8 101
.b8 104
.b8 111
.b8 101
.b8 55
.b8 110
.b8 51
.b8 51
.b8 112
.b8 118
.b8 108
.b8 117
.b8 111
.b8 102
.b8 119
.b8 120
.b8 105
.b8 106
.b8 100
.b8 100
.b8 112
.b8 110
.b8 97
.b8 118
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 50
.b8 101
.b8 0
.b8 2                                   // Abbrev [2] 0x63:0x52 DW_TAG_subprogram
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 112
.b8 111
.b8 105
.b8 95
.b8 102
.b8 117
.b8 115
.b8 101
.b8 100
.b8 95
.b8 95
.b8 110
.b8 97
.b8 116
.b8 105
.b8 118
.b8 101
.b8 95
.b8 98
.b8 97
.b8 116
.b8 99
.b8 104
.b8 95
.b8 110
.b8 111
.b8 114
.b8 109
.b8 95
.b8 108
.b8 101
.b8 103
.b8 105
.b8 116
.b8 95
.b8 110
.b8 111
.b8 95
.b8 116
.b8 114
.b8 97
.b8 105
.b8 110
.b8 105
.b8 110
.b8 103
.b8 95
.b8 95
.b8 117
.b8 110
.b8 115
.b8 97
.b8 102
.b8 101
.b8 95
.b8 105
.b8 110
.b8 100
.b8 101
.b8 120
.b8 95
.b8 97
.b8 100
.b8 100
.b8 95
.b8 114
.b8 101
.b8 108
.b8 117
.b8 95
.b8 49
.b8 52
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0xb5:0x46 DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 99                                 // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0xca:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp2                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 60                                  // DW_AT_call_line
.b8 42                                  // DW_AT_call_column
.b8 4                                   // Abbrev [4] 0xe2:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp3                           // DW_AT_low_pc
.b64 $L__tmp4                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 97                                  // DW_AT_call_line
.b8 42                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
