// Seed: 2439009637
module module_0;
  assign id_1 = 1;
  assign module_3.type_4 = 0;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output logic id_0
    , id_5,
    output logic id_1,
    input wor id_2,
    output supply1 module_1
);
  module_0 modCall_1 ();
  always @(*) begin : LABEL_0
    id_1 <= 1;
  end
  reg id_6 = 1;
  always id_0 <= #1 id_6;
  wire id_7;
  integer id_8 = "";
endmodule
module module_2;
  wire id_1;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input supply0 id_0,
    input wire id_1
);
  final $display(1, id_1);
  module_0 modCall_1 ();
endmodule
