Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c1acc87beee14047a4ec5e846d2405ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot digital_clock_tb_behav xil_defaultlib.digital_clock_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/VivadoFiles/DigitalClock/DigitalClock.srcs/sources_1/new/digitalClock.sv" Line 1. Module digital_clock doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.digital_clock
Compiling module xil_defaultlib.digital_clock_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot digital_clock_tb_behav
