TEGRA_REVISION_A01	,	V_10
STRAP_OPT	,	V_36
TEGRA_REVISION_A02	,	V_11
TEGRA_REVISION_A03	,	V_15
FUSE_UID_LOW	,	V_23
TEGRA_REVISION_A04	,	V_16
bit	,	V_4
tegra_read_chipid	,	F_12
u32	,	T_1
reg	,	V_18
pr_warn	,	F_22
FUSE_UID_HIGH	,	V_24
TEGRA30	,	V_43
id	,	V_8
tegra_init_speedo_data	,	V_41
ret	,	V_5
FUSE_LOT_CODE_0	,	V_27
TEGRA_REVISION_A03p	,	V_14
FUSE_LOT_CODE_1	,	V_28
tegra30_init_speedo_data	,	V_45
offset	,	V_2
tegra_get_process_id	,	F_11
"fuse"	,	L_1
tegra_fuse_enable_clk	,	F_1
"Tegra: unknown chip id %d\n"	,	L_2
fuse_clk	,	V_1
tegra_cpu_speedo_id	,	V_48
readl_relaxed	,	F_13
TEGRA_REVISION_UNKNOWN	,	V_17
tegra_fuse_disable_clk	,	F_5
tegra_core_process_id	,	V_20
IO_ADDRESS	,	F_14
tegra_revision	,	V_7
tegra_soc_speedo_id	,	V_49
tegra_apb_readl	,	F_8
TEGRA20_FUSE_SPARE_BIT	,	V_40
tegra_bct_strapping	,	V_37
FUSE_FAB_CODE	,	V_26
FUSE_WAFER_ID	,	V_29
FUSE_SKU_INFO	,	V_34
tegra20_init_speedo_data	,	V_42
minor_rev	,	V_9
RAM_CODE_SHIFT	,	V_39
RAM_ID_MASK	,	V_38
TEGRA_FUSE_BASE	,	V_3
FUSE_VENDOR_CODE	,	V_25
tegra30_fuse_init_randomness	,	F_17
tegra_get_revision	,	F_10
tegra_chip_id	,	V_12
clk_prepare_enable	,	F_4
tegra_fuse_spare_bit	,	V_6
TEGRA30_FUSE_SPARE_BIT	,	V_44
readl	,	F_19
writel	,	F_20
pr_info	,	F_23
clk_get_sys	,	F_3
tegra20_fuse_init_randomness	,	F_15
clk_disable_unprepare	,	F_6
randomness	,	V_22
tegra114_init_speedo_data	,	V_47
FUSE_Y_COORDINATE	,	V_31
tegra_sku_id	,	V_35
TEGRA_APB_MISC_BASE	,	V_21
tegra_init_fuse	,	F_18
EINVAL	,	V_33
tegra_spare_fuse	,	F_9
add_device_randomness	,	F_16
TEGRA114	,	V_46
tegra_fuse_readl	,	F_7
TEGRA_CLK_RESET_BASE	,	V_32
__init	,	T_2
tegra_cpu_process_id	,	V_19
TEGRA20	,	V_13
"Tegra Revision: %s SKU: %d CPU Process: %d Core Process: %d\n"	,	L_3
tegra_revision_name	,	V_50
FUSE_X_COORDINATE	,	V_30
IS_ERR	,	F_2
ERR_PTR	,	F_21
