# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Digital_test4_MyStopwatch.srcs/sources_1/new/Digit_set.v" \
"../../../../Digital_test4_MyStopwatch.srcs/sources_1/new/Stopwatch_Display.v" \
"../../../../Digital_test4_MyStopwatch.srcs/sources_1/new/Tick_make.v" \
"../../../../Digital_test4_MyStopwatch.srcs/sim_1/new/display_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
