#ifndef __MACH_IO_H
#define __MACH_IO_H

#include <plat/io.h>

/*
 * RK2928 IO memory map:
 *
 * Virt         Phys            Size    What
 * ---------------------------------------------------------------------------
 * FEA00000     10000000        3M
 * FED00000     20000000        1M
 * FEF00000     0               8K      SRAM
 */

#define RK2928_IO_TO_VIRT0(pa)  IOMEM(pa + (0xFEA00000 - 0x10000000))
#define RK2928_IO_TO_VIRT1(pa)  IOMEM(pa + (0xFED00000 - 0x20000000))

#define RK2928_IMEM_PHYS        0x10080000
#define RK2928_IMEM_BASE        IOMEM(0xFEF00000)
#define RK2928_IMEM_NONCACHED   RK2928_IO_TO_VIRT0(RK2928_IMEM_PHYS)
#define RK2928_IMEM_SIZE        SZ_8K

#define RK2928_GPU_PHYS         0x10090000
#define RK2928_GPU_SIZE         SZ_64K

#define RK2928_ROM_PHYS         0x10100000
#define RK2928_ROM_SIZE         SZ_16K
#define RK2928_VCODEC_PHYS      0x10104000
#define RK2928_VCODEC_SIZE      SZ_16K

#define RK2928_CIF_PHYS         0x1010a000
#define RK2928_CIF_SIZE         SZ_8K
#define RK2928_RGA_PHYS         0x1010c000
#define RK2928_RGA_SIZE         SZ_8K
#define RK2928_LCDC_PHYS        0x1010e000
#define RK2928_LCDC_SIZE        SZ_8K

#define RK2928_CPU_AXI_BUS_PHYS 0x10128000
#define RK2928_CPU_AXI_BUS_BASE RK2928_IO_TO_VIRT0(RK2928_CPU_AXI_BUS_PHYS)
#define RK2928_CPU_AXI_BUS_SIZE SZ_32K

#define RK2928_L2C_PHYS         0x10138000
#define RK2928_L2C_BASE         RK2928_IO_TO_VIRT0(RK2928_L2C_PHYS)
#define RK2928_L2C_SIZE         SZ_16K
#define RK2928_SCU_PHYS         0x1013c000
#define RK2928_SCU_BASE         RK2928_IO_TO_VIRT0(RK2928_SCU_PHYS)
#define RK2928_SCU_SIZE         SZ_256
#define RK2928_GICC_PHYS        0x1013c100
#define RK2928_GICC_BASE        RK2928_IO_TO_VIRT0(RK2928_GICC_PHYS)
#define RK2928_GICC_SIZE        SZ_256
#define RK2928_GTIMER_PHYS      0x1013c200
#define RK2928_GTIMER_BASE      RK2928_IO_TO_VIRT0(RK2928_GTIMER_PHYS)
#define RK2928_GTIMER_SIZE      SZ_1K
#define RK2928_PTIMER_PHYS      0x1013c600
#define RK2928_PTIMER_BASE      RK2928_IO_TO_VIRT0(RK2928_PTIMER_PHYS)
#define RK2928_PTIMER_SIZE      (SZ_2K + SZ_512)
#define RK2928_GICD_PHYS        0x1013d000
#define RK2928_GICD_BASE        RK2928_IO_TO_VIRT0(RK2928_GICD_PHYS)
#define RK2928_GICD_SIZE        SZ_4K

#define RK2928_CORE_PHYS        RK2928_L2C_PHYS
#define RK2928_CORE_BASE        RK2928_IO_TO_VIRT0(RK2928_CORE_PHYS)
#define RK2928_CORE_SIZE        (RK2928_L2C_SIZE + SZ_8K)

#define RK2928_USBOTG20_PHYS    0x10180000
#define RK2928_USBOTG20_SIZE    SZ_256K
#define RK2928_USBHOST20_PHYS   0x101c0000
#define RK2928_USBHOST20_SIZE   SZ_256K

#define RK2928_SDMMC_PHYS       0x10214000
#define RK2928_SDMMC_SIZE       SZ_16K
#define RK2928_SDIO_PHYS        0x10218000
#define RK2928_SDIO_SIZE        SZ_16K
#define RK2928_EMMC_PHYS        0x1021c000
#define RK2928_EMMC_SIZE        SZ_16K
#define RK2928_I2S_PHYS         0x10220000
#define RK2928_I2S_SIZE         SZ_8K

#define RK2928_AHB_ARB0_PHYS    0x10234000
#define RK2928_AHB_ARB0_SIZE    SZ_32K
#define RK2928_AHB_ARB1_PHYS    0x1023C000
#define RK2928_AHB_ARB1_SIZE    (784 * SZ_1K)
#define RK2928_PERI_AXI_BUS_PHYS        0x10300000
#define RK2928_PERI_AXI_BUS_SIZE        SZ_1M
#define RK2928_GPS_PHYS         0x10400000
#define RK2928_GPS_SIZE         SZ_1M
#define RK2928_NANDC_PHYS       0x10500000
#define RK2928_NANDC_SIZE       SZ_16K

#define RK2928_CRU_PHYS         0x20000000
#define RK2928_CRU_BASE         RK2928_IO_TO_VIRT1(RK2928_CRU_PHYS)
#define RK2928_CRU_SIZE         SZ_4K
#define RK2928_DDR_PCTL_PHYS    0x20004000
#define RK2928_DDR_PCTL_BASE    RK2928_IO_TO_VIRT1(RK2928_DDR_PCTL_PHYS)
#define RK2928_DDR_PCTL_SIZE    SZ_16K
#define RK2928_GRF_PHYS         0x20008000
#define RK2928_GRF_BASE         RK2928_IO_TO_VIRT1(RK2928_GRF_PHYS)
#define RK2928_GRF_SIZE         SZ_4K
#define RK2928_DDR_PHY_PHYS     0x2000a000
#define RK2928_DDR_PHY_BASE     RK2928_IO_TO_VIRT1(RK2928_DDR_PHY_PHYS)
#define RK2928_DDR_PHY_SIZE     (SZ_16K + SZ_8K)

#define RK2928_DBG_PHYS         0x20020000
#define RK2928_DBG_SIZE         SZ_64K
#define RK2928_ACODEC_PHYS      0x20030000
#define RK2928_ACODEC_SIZE      SZ_16K
#define RK2928_HDMI_PHYS        0x20034000
#define RK2928_HDMI_SIZE        SZ_16K

#define RK2928_TIMER0_PHYS      0x20044000
#define RK2928_TIMER0_BASE      RK2928_IO_TO_VIRT1(RK2928_TIMER0_PHYS)
#define RK2928_TIMER0_SIZE      SZ_4K
#define RK2928_TIMER1_PHYS      0x20046000
#define RK2928_TIMER1_BASE      RK2928_IO_TO_VIRT1(RK2928_TIMER1_PHYS)
#define RK2928_TIMER1_SIZE      SZ_4K

#define RK2928_WDT_PHYS         0x2004c000
#define RK2928_WDT_SIZE         SZ_4K
#define RK2928_PWM_PHYS         0x20050000
#define RK2928_PWM_BASE         RK2928_IO_TO_VIRT1(RK2928_PWM_PHYS)
#define RK2928_PWM_SIZE         SZ_4K

#define RK2928_I2C1_PHYS        0x20054000
#define RK2928_I2C1_SIZE        SZ_4K
#define RK2928_RKI2C1_PHYS      0x20056000
#define RK2928_RKI2C1_SIZE      SZ_4K
#define RK2928_I2C2_PHYS        0x20058000
#define RK2928_I2C2_SIZE        SZ_4K
#define RK2928_RKI2C2_PHYS      0x2005a000
#define RK2928_RKI2C2_SIZE      SZ_4K
#define RK2928_I2C3_PHYS        0x2005c000
#define RK2928_I2C3_SIZE        SZ_4K
#define RK2928_RKI2C3_PHYS      0x2005e000
#define RK2928_RKI2C3_SIZE      SZ_4K

#define RK2928_UART0_PHYS       0x20060000
#define RK2928_UART0_BASE       RK2928_IO_TO_VIRT1(RK2928_UART0_PHYS)
#define RK2928_UART0_SIZE       SZ_4K
#define RK2928_UART1_PHYS       0x20064000
#define RK2928_UART1_BASE       RK2928_IO_TO_VIRT1(RK2928_UART1_PHYS)
#define RK2928_UART1_SIZE       SZ_4K
#define RK2928_UART2_PHYS       0x20068000
#define RK2928_UART2_BASE       RK2928_IO_TO_VIRT1(RK2928_UART2_PHYS)
#define RK2928_UART2_SIZE       SZ_4K

#define RK2928_SARADC_PHYS      0x2006c000
#define RK2928_SARADC_SIZE      SZ_4K
#define RK2928_I2C0_PHYS        0x20070000
#define RK2928_I2C0_SIZE        SZ_4K
#define RK2928_RKI2C0_PHYS      0x20072000
#define RK2928_RKI2C0_SIZE      SZ_4K
#define RK2928_SPI_PHYS         0x20074000
#define RK2928_SPI_SIZE         SZ_16K
#define RK2928_DMAC_PHYS        0x20078000
#define RK2928_DMAC_SIZE        SZ_16K

#define RK2928_GPIO0_PHYS       0x2007c000
#define RK2928_GPIO0_BASE       RK2928_IO_TO_VIRT1(RK2928_GPIO0_PHYS)
#define RK2928_GPIO0_SIZE       SZ_4K
#define RK2928_GPIO1_PHYS       0x20080000
#define RK2928_GPIO1_BASE       RK2928_IO_TO_VIRT1(RK2928_GPIO1_PHYS)
#define RK2928_GPIO1_SIZE       SZ_4K
#define RK2928_GPIO2_PHYS       0x20084000
#define RK2928_GPIO2_BASE       RK2928_IO_TO_VIRT1(RK2928_GPIO2_PHYS)
#define RK2928_GPIO2_SIZE       SZ_4K
#define RK2928_GPIO3_PHYS       0x20088000
#define RK2928_GPIO3_BASE       RK2928_IO_TO_VIRT1(RK2928_GPIO3_PHYS)
#define RK2928_GPIO3_SIZE       SZ_4K

#define RK2928_EFUSE_PHYS       0x20090000
#define RK2928_EFUSE_SIZE       SZ_4K

#if CONFIG_RK_DEBUG_UART == 0
#define DEBUG_UART_PHYS         RK2928_UART0_PHYS
#define DEBUG_UART_BASE         RK2928_UART0_BASE
#elif CONFIG_RK_DEBUG_UART == 1
#define DEBUG_UART_PHYS         RK2928_UART1_PHYS
#define DEBUG_UART_BASE         RK2928_UART1_BASE
#elif CONFIG_RK_DEBUG_UART == 2
#define DEBUG_UART_PHYS         RK2928_UART2_PHYS
#define DEBUG_UART_BASE         RK2928_UART2_BASE
#endif

#define GIC_DIST_BASE           RK2928_GICD_BASE
#define GIC_CPU_BASE            RK2928_GICC_BASE

#endif
