// Seed: 2684030533
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wand id_1;
  assign module_1.id_13 = 0;
  assign id_1 = -1'b0;
  logic id_4;
endmodule
module module_1 #(
    parameter id_13 = 32'd90
) (
    input wor id_0,
    output tri1 id_1,
    output supply1 id_2,
    input uwire id_3,
    input tri1 id_4,
    input uwire id_5,
    input tri0 id_6,
    output tri id_7,
    input tri id_8,
    output supply0 id_9,
    output wor id_10,
    output tri0 id_11,
    output supply1 id_12,
    input supply0 _id_13,
    input tri1 id_14,
    output tri id_15,
    output wor id_16
);
  assign id_9 = -1;
  logic [id_13 : -1  <=  id_13] id_18, id_19 = 1 / -1;
  assign id_12 = -1 ? id_13 < id_13 : id_13 ? -1 : -1 > id_0;
  module_0 modCall_1 (
      id_19,
      id_18,
      id_19
  );
endmodule
