// Seed: 2775861650
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input  wor   id_0,
    input  uwire id_1,
    output tri   id_2,
    input  wor   id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
  assign id_2 = 1;
  xnor primCall (id_2, id_3, id_0, id_1);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input logic [7:0] id_6;
  output tri id_5;
  inout wire id_4;
  output reg id_3;
  inout logic [7:0] id_2;
  input wire id_1;
  assign id_5 = id_5++;
  wire id_7;
  always @(1 or posedge -1)
    if (1) id_3 <= 1;
    else id_2[-1==(1)] <= id_6;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_7
  );
endmodule
