O-RAN.WG6.AAL-GAnP.0-v03.00
Technical Specification
O-RAN Acceleration Abstraction Layer
General Aspects and Principles
Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the copyright statement on the cover page of this specification.
This is a re-published version of the attached final specification.
For this re-published version, the prior versions of the IPR Policy will apply, except that the
previous requirement for Adopters (as defined in the earlier IPR Policy) to agree to an O-RAN
Adopter License Agreement to access and use Final Specifications shall no longer apply or be
required for these Final Specifications after 1st July 2022.
The copying or incorporation into any other work of part or all of the material available in this
specification in any form without the prior written permission of O-RAN ALLIANCE e.V.  is
prohibited, save that you may print or download extracts of the material on this site for your
personal use, or copy the material on this site for the purpose of sending to individual third
parties for their information provided that you acknowledge O-RAN ALLIANCE as the source of
the material and that you inform the third party that these conditions apply to them and that they
must comply with them.

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ.
O-RAN.WG6.AAL-GAnP.0-v03.00
Technical Specification
O-RAN Acceleration Abstraction Layer
General Aspects and Principles
Copyright © 2022 by the O-RAN ALLIANCE e.V.
By using, accessing or downloading any part of this O -RAN specification document, including by copying, saving,
distributing, displaying or preparing derivatives of, you agree to be and are bound to the terms of the O-RAN Adopter
License Agreement contained in the Annex ZZZ of this specification. All other rights reserved.
O-RAN ALLIANCE e.V.
Buschkauler Weg 27, 53347 Alfter, Germany
Register of Associations, Bonn VR 11238
VAT ID DE321720189
1

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ.             2

                   O-RAN.WG6.AAL-GAnP.0-v02.00 TS

Revision History  1
Date Revision Author Description
2020.06.24 0.01.01.00 Niall Power (Intel)  First draft of O-RAN O-Cloud AAL General
Aspects and Principles Specification
2020.08.16 0.01.02.00 Various Updated AAL Definitions and restructured
architecture and configuration sections.
2020.10.23

0.01.03.00

Lopamudra Kundu
(Nvidia)
5G eMBB PHY Layer channels used for AAL
Profile definitions for an O-DU AAL Profile,
chapter 5
O-DU AAL Inline profiles
Niall Power (Intel) AAL O-DU PUSCH and PDSCH FEC Profiles
added to chapter 5
Acceleration Manager Chapter 3
Arjun Nanjundappa
(Mavenir Systems)
O-DU AAL profiles for mMTC (NB-IOT)
2020.10.29 0.01.04.00 Various Updated from Review
2021.03.04 0.01.05.00 Padma Sudarsan
(Nokia)
Update the definitions and AAL architecture
diagram to clarify, align and include all the
interfaces towards the management and
orchestration system
2021.11.12 0.02.00.00 Various Updates to support inline high phy profiles
including, AALI Definitions, General Interface
Principles, Introduction of the Downlink and
Uplink High Phy Profiles.
2022.02.24 0.03.00.00 Padma Sudarsan
(VMware)
Definition of common API’s, Accelerator
management architecture and functionality.

2022.02.28 0.03.00.00  Meta  Introduce new AAL profile to provide option for
application to offload “MU-MIMO precoder/BF
weights calculation” to Hardware Accelerator
(HWA) in a look-aside manner.
  2

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ .           3
O-RAN.WG6.AAL-GAnP.0-v03.00 TS
Contents 1
 2
Revision History ........................................................................................................................................... 2 3
Table of Figures ......................................................................................................................................... 5 4
Chapter 1. Introduction ......................................................................................................................... 6 5
1.1 Scope of this document ................................................................................................................................ 6 6
1.2 References ................................................................................................................................................... 6 7
1.3 Definitions and Abbreviations ...................................................................................................................... 7 8
1.3.1 Definitions .............................................................................................................................................. 7 9
1.3.2 Abbreviations ......................................................................................................................................... 8 10
Chapter 2. General Aspects ................................................................................................................. 10 11
2.1 Hardware Acceleration ............................................................................................................................... 10 12
2.2 AAL Architecture ...................................................................................................................................... 10 13
2.2.1 AAL Deployed in Cloud environments.................................................................................................. 12 14
2.3 AAL Specification Objectives .................................................................................................................... 13 15
2.4 Scope of the AAL ...................................................................................................................................... 13 16
2.5 General Interface Principles........................................................................................................................ 13 17
2.5.1 Generic Principles.................................................................................................................................  14 18
2.5.2 High-PHY Profile Specific Principles.................................................................................................... 17 19
2.6 Relationship with Standards ....................................................................................................................... 17 20
2.6.1 Relationship with ETSI ......................................................................................................................... 17 21
Chapter 3. HW Accelerator Manager and AAL Interface definition General Principles and 22
Requirements .................................................................................................................................... 18 23
3.1 Role of HW Accelerator Manager .............................................................................................................. 18 24
3.2 AAL definition........................................................................................................................................... 18 25
Chapter 4. AAL-LPU Principles .......................................................................................................... 21 26
4.1 Overview ................................................................................................................................................... 21 27
4.1.1 Example AAL-LPU Mapping ............................................................................................................... 21 28
4.1.2 Statistics ............................................................................................................................................... 24 29
4.1.3 Memory Management ........................................................................................................................... 24 30
4.1.4 Run Time Configurations ...................................................................................................................... 24 31
4.1.5 AAL profile(s) offload, processing status query and processed data retrieval.......................................... 25 32
4.1.6 AAL-LPU Exposure ............................................................................................................................. 25 33
Chapter 5. AAL Profiles ...................................................................................................................... 28 34
5.1 O-DU AAL Profiles ................................................................................................................................... 28 35
5.1.1 O-DU Protocol Stack Reference ............................................................................................................ 28 36
5.1.2 O-DU Protocol Stack Reference for mMTC .......................................................................................... 32 37
5.1.3 O-DU AAL Profile Definitions ............................................................................................................. 36 38
5.2 O-CU AAL Profiles ................................................................................................................................... 57 39
Annex ZZZ: O-RAN Adopter License Agreement ...................................................................................... 58 40
Section 1: DEFINITIONS .......................................................................................................................................... 58 41
Section 2: COPYRIGHT LICENSE ............................................................................................................................ 58 42
Section 3: FRAND LICENSE..................................................................................................................................... 58 43
Section 4: TERM AND TERMINATION ................................................................................................................... 59 44
Section 5: CONFIDENTIALITY ................................................................................................................................ 59 45
Section 6: INDEMNIFICATION ................................................................................................................................ 59 46
Section 7: LIMITATIONS ON LIABILITY; NO WARRANTY ................................................................................. 60 47
Section 8: ASSIGNMENT ......................................................................................................................................... 60 48
Section 9: THIRD-PARTY BENEFICIARY RIGHTS ................................................................................................ 60 49
Section 10: BINDING ON AFFILIATES ................................................................................................................... 60 50
Section 11: GENERAL .............................................................................................................................................. 60 51

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ.            4
                   O-RAN.WG6.AAL-GAnP.0-v02.00 TS

 1
  2

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ .           5
O-RAN.WG6.AAL-GAnP.0-v03.00 TS
Table of Figures  1
Figure 2.1 Example illustration of the effect of hardware acceleration on functional compute performance ..................10  2
Figure 2.2 High Level AAL Architecture Diagram ......................................................................................................11  3
Figure 2.3 AAL Component Relationship and Cardinality ...........................................................................................12  4
Figure 2.4 Accelerator APIs/Libraries in Container and Virtual Machine Implementations ..........................................12  5
Figure 2.5 AAL Specification Scope ...........................................................................................................................13  6
Figure 2.6. Logical Representation of AALI support for multiple AAL-LPUs .............................................................14  7
Figure 2.7. AALI look-aside acceleration model .........................................................................................................15  8
Figure 2.8. AALI inline acceleration model ................................................................................................................15  9
Figure 2.9. User plane dataflow paths in look-aside and inline acceleration architectures. ............................................16  10
Figure 3.1 AAL Interface categories ...........................................................................................................................19  11
Figure 3.2 AALI Common and profile APIs................................................................................................................20  12
Figure 4.1 Basic mapping of AAL-LPU to O-RAN Cloudified NF ..............................................................................21  13
Figure 4.2 multiple application support by a single HW accelerator .............................................................................22  14
Figure 4.3 multiple HW accelerators assigned to a single application ..........................................................................23  15
Figure 4.4 AAL-LPU mapping showing multiple AAL Queue support ........................................................................23  16
Figure 4.5 AAL-LPU Mapping example showing multi-function support ....................................................................24  17
Figure 4.6 Example AAL-LPU and profile supported ..................................................................................................25  18
Figure 4.7 Example HW Accelerator configuration .....................................................................................................26  19
Figure 4.8 Example assignment of AAL-LPUs and supported profiles to POD ............................................................26  20
Figure 4.9 Example Application configured AAL-Profile-Instances ............................................................................27  21
Figure 5.1 O-DU PHY processing blocks for 5G NR Downlink ..................................................................................28  22
Figure 5.2 O-DU PHY processing blocks for 5G NR Uplink .......................................................................................30  23
Figure 5.3 O-DU PHY processing blocks for mMTC Downlink ..................................................................................33  24
Figure 5.4 O-DU PHY processing blocks for mMTC Uplink .......................................................................................35  25
Figure 5.5 AAL_MU-MIMO_PRECODER_WEIGHTS_CALC .................................................................................37  26
Figure 5.6 Example AAL_MU-MIMO_PRECODER_WEIGHTS_CALC use .............................................................37  27
Figure 5.7 AAL_PDSCH_FEC Profile ........................................................................................................................38  28
Figure 5.8 AAL_PDSCH_HIGH-PHY Profile ............................................................................................................39  29
Figure 5.9 AAL_PDCCH_HIGH-PHY Profile ............................................................................................................40  30
Figure 5.10 AAL_PBCH_HIGH-PHY Profile .............................................................................................................41  31
Figure 5.11 AAL_CSI-RS_HIGH-PHY Profile ...........................................................................................................42  32
Figure 5.12 AAL_PT-RS-DL_HIGH-PHY Profile ......................................................................................................43  33
Figure 5.13 AAL_DOWNLINK_ HIGH-PHY Profile ................................................................................................. 44 34
Figure 5.14 AAL_PUSCH_FEC Profile ......................................................................................................................45  35
Figure 5.15 AAL_PUSCH_HIGH-PHY Profile ..........................................................................................................46  36
Figure 5.16 AAL_PUCCH_HIGH-PHY Profile (PUCCH format 0) ............................................................................47  37
Figure 5.17 AAL_PUCCH_HIGH-PHY Profile (PUCCH format 1) ............................................................................48  38
Figure 5.18 AAL_PUCCH_HIGH-PHY Profile (PUCCH format 2/3/4) ......................................................................49  39
Figure 5.19 AAL_PRACH_HIGH-PHY Profile ..........................................................................................................50  40
Figure 5.20 AAL_SRS_HIGH-PHY Profile ................................................................................................................51  41
Figure 5.21 AAL_PT-RS-UL_HIGH-PHY profile ......................................................................................................52  42
Figure 5.22 AAL_UPLINK_ HIGH-PHY Profile ........................................................................................................53  43
Figure 5.23 AAL_NPDSCH_FEC Profile ...................................................................................................................54  44
Figure 5.24 AAL_NPDCCH_FEC Profile...................................................................................................................55  45
Figure 5.25 AAL_NPBCH_FEC Profile .....................................................................................................................56  46
Figure 5.26 AAL_NPUSCH_FEC Profile ...................................................................................................................57  47
 48

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ.            6
                   O-RAN.WG6.AAL-GAnP.0-v02.00 TS

Chapter 1.  Introduction 1
1.1 Scope of this document 2
This Technical Specification has been produced by the O-RAN.org. 3
The contents of the present document are subject to continuing work within O -RAN WG6 and may change following 4
formal O-RAN approval. Should the O-RAN.org modify the contents of the present document, it will be re -released by 5
O-RAN Alliance with an identifying change of release date and an increase in version number as follows: 6
Release x.y.z 7
where: 8
x the first digit is incremented for all changes of substance , i.e. technical enhancements, corrections, updates, 9
etc. (the initial approved document will have x=01). 10
y the second digit is incremented when editorial only changes have been incorporated in the document. 11
z the third digit included only in working versions of the document indicating incremental changes during the 12
editing process. 13
This document defines O-RAN O-Cloud hardware accelerator interface functions and protocols for the O -RAN AAL 14
interface. The document studies the functions conveyed over the interface , including configuration and management 15
functions, procedures, operations and corresponding solutions, and identifies existing standards and industry work that 16
can serve as a basis for O-RAN work. 17
1.2 References 18
The following documents contain provisions which, through reference in this text, constitute provisions of the present 19
document. 20
- References are either specifi c (identified by date of publication, edition numbe r, version number, etc.) or 21
non-specific. 22
- For a specific reference, subsequent revisions do not apply. 23
- For a non-specific reference, the latest version applies. 24
- For a non-specific reference, the latest version applies. In the case of a reference to a 3GPP document (including a 25
GSM document), a non-specific reference implicitly refers to the latest version of that document in Release 15. 26
 27
[1] O-RAN WG1 Architecture Description 28
[2] O-RAN WG1 OAM Architecture 29
[3] O-RAN WG6 Cloud Architecture and Deployment Scenarios 30
[4] ETSI GS NFV-IFA 002 v2.4.1 NFV Acceleration Technologies; VNF Interfaces Specification 31
[5] ETSI GS NFV-IFA 019 NFV Acceleration Technologies; Acceleration Resource Management Interface 32
Specification  33
[6] 5G; NR; Physical Channels and Modulation 3GPP TS 38.211 v15.2.0 Release 15   34
[7] 5G; NR; Multiplexing and Channel Coding 3GPP TS 38.212 v15.2.0 Release 15  35
[8] LTE; E-UTRA Physical Channels and Modulation 3GPP TS 36.211 v15.2.0 Release 15 36
[9] LTE; E-UTRA Multiplexing and Channel Coding 3GPP TS36.212 v15.2.1 Release 15  37
[10]  ETSI_GS_NFV-IFA_004 NFV Acceleration Technologies; Management Aspects Specification   38
[11] Vocabulary for 3GPP Specifications (TR21.905)   39
[12] O-RAN WG6 O2 General Aspects and Principles 40

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ .           7
O-RAN.WG6.AAL-GAnP.0-v03.00 TS
[13] O-RAN WG6 Cloudification and Orchestration Use Cases and Requirements for O-RAN Virtualized RAN 1
1.3 Definitions and Abbreviations 2
1.3.1 Definitions 3
For the purpose of this document the terms and definitions given in O-RAN WG6 Cloudification and Orchestration Use 4
Cases and Requirements for O-RAN Virtualized RAN [13], ETSI GS NFV-IFA 002 [4], ETSI GS NFV-IFA 004 [10] 5
and the following apply: 6
Hardware (HW) Accelerator is a specialized HW imple mentation that can offloaded processing from application(s) 7
running on General-Purpose Processor. The Hardware (HW) Accelerator is a physical Managed Element as defined in 8
[13].   9
NOTE 1: Examples of Hardware Accelerators include ASIC, FPGA, DSP and GPU. 10
NOTE 2: Throughout this document, the term “Accelerator” and “Hardware (HW) accelerator” are used 11
interchangeably. 12
Acceleration Abstraction Layer (AAL)  specifies a common and consistent interface between an application and 13
underlying different types of HW accelerators within an O-Cloud instance.  14
Acceleration Abstraction Layer Interface (AALI) consists of a programming API and associated information models 15
between an application and an AALI Implementation within an O-Cloud instance. 16
AALI Implementation is a realization of an AALI  including but not limited to the software libraries, drivers and 17
Hardware Accelerator 18
NOTE: The AAL specification does not preclude AALI implementation of an AAL profile to be fully or partially SW 19
based implementation. This version of the specification, however, is tailored towards HW based or hybrid (HW+SW) 20
AALI implementation.  21
Accelerated Function (AF) is a representation of a workload building block that an accelerator processes on behalf of 22
an application within an O-RAN Cloudified Network Function  23
AAL Profile specifies a set of Accelerated Functions that an accelerator processes on behalf of an application within an 24
O-RAN Cloudified Network Function.  25
AAL Profile APIs are a subset of the AALI that supports a specific set of Accelerated Functions  defined by the AAL 26
Profile.  27
An Operation is the action applied to input data which is processed in an AAL-LPU producing output data based on the 28
AAL profile supported by the AAL-LPU.   29
AAL Profile Instance: An executing instance of an AAL profile that can be used by an application via the 30
AALI. AAL-Profile-Instance executes within an AAL-LPU execution environment. 31
AAL Logical Processing Unit (AAL-LPU) is a logical representation of resources within an instance of a HW 32
Accelerator (example: there can be multiple processing units or subsystems on a hardware accelerator, or resource 33
partitioning (hard – dedicated resources, soft – soft resources) and these can be logically represented as a AAL Logical 34
Processing Unit)   35
• An AAL-LPU maps to a single HW Accelerator. An AAL-LPU can be identified uniquely within a HW 36
Accelerator.   37
• A HW Accelerator may support 1 to N AAL-LPU’s  38
• Each AAL-LPU shares the resources of the associated HW Accelerator with other AAL-LPU(s) mapped to the 39
same HW Accelerator. AAL-LPU can also represent a hard partition of the HW accelerator where resources 40
are dedicated to the partition. 41
• Mapping of HW Accelerator resources to AAL-LPU shall be configurable from O2 interface  42
• An AAL-LPU may support more than one AAL profile. For each supported AAL profile, an AAL-LPU may 43
execute 0 to N AAL-Profile-Instances.  44

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ.            8
                   O-RAN.WG6.AAL-GAnP.0-v02.00 TS

• An AAL-LPU can provide service to 0 or more Application. (For the first release we are assuming that AAL-1
LPU cannot span multiple applications).  2
• AAL-LPU is a virtual Managed Element as defined in [13]. 3
AAL Queue is part of specific AAL profile API’s and is defined as an abstract construct that is used by the application 4
to group operations together and may access specific resources (compute, I/O) of an AAL-LPU supporting specific AAL 5
profile(s).  6
• From the application point of view, each AAL-LPU supporting specific AAL profiles(s) consists of one or more 7
AAL queues 8
o While an AAL-LPU may support multiple AAL profiles, an AAL queue supports only one type of AAL 9
profile  10
o AAL Queue optionally also support s priority, allowing the application/network function to schedule 11
jobs of different priorities to the AAL-LPU  12
NOTE:  13
• An AAL queue can be used by an application/network function to share AAL -LPU resources between 14
threads/cores belonging to the same process address space  15
• An application/network function may use multiple AAL queues to access different AAL profiles supported by 16
an AAL-LPU  17
AAL Queue ID is a unique index used to designate the AAL Queue  in function exported by the specific AAL profile 18
API’s.   19
NOTE: An AAL Queue or an AAL Queue ID does not reflect a HW design or an AAL Implementation specification   20
HW Accelerator Manager is an acceleration management function, that provides management capabilities for the HW 21
Accelerator(s) in the O -Cloud Node. Management capabilities include but not limited to lifecycle management, 22
configuration, updates/upgrades and failure handling. 23
AAL Managed Elements and Managed Functions are managed by SMO via O2 IMS and O2 DMS using the AALI-C-24
MGMT interface terminated by the HW Accelerator Manager. Specifically, AAL Managed Elements and Managed 25
Functions do not utilize the O1 interface for management of AAL Managed Elements and Managed Functions. 26
 27
1.3.2 Abbreviations 28
For the purposes of the present document, the abbreviations given in 3GPP TR 21.905 [11] and the following apply. An 29
abbreviation defined in the present document takes precedence over the definition of the same abbre viation, if any, in 30
3GPP TR 21.905 [11]. 31
 32
AF     Accelerated Function 33
AAL     Acceleration Abstraction Layer  34
AALI    Acceleration Abstraction Layer Interface 35
BF                        Beam-forming  36
CNF    Cloudified Network Function 37
FCAPS Fault, Configuration, Accounting, Performance, Security 38
FEC     Forward Error Correction  39
MANO Management and Orchestration 40
MnS Management Service 41
MOC Managed Object Class 42
MOI Managed Object Instance 43
ONAP Open Network Automation Platform 44

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ .           9
O-RAN.WG6.AAL-GAnP.0-v03.00 TS
O-RAN Open Radio Access Network 1
OSM Open Source Mano 2
RAN    Radio Access Network 3
SMO    Service Management and Orchestration 4
TR     Technical Report 5
TS     Technical Specification 6
VNF    Virtual Network Function 7

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ.            10
                   O-RAN.WG6.AAL-GAnP.0-v02.00 TS

Chapter 2. General Aspects 1
2.1 Hardware Acceleration 2
In the design of digital computing systems, ranging from general-purpose processors to fully customized hardware, 3
there is a tradeoff between flexibility and efficiency, with efficiency increasing by orders of magnitude when any given 4
application is implemented in hardware. The range of implementation options includes general-purpose processors such 5
as CPUs, more specialized processors such as GPUs, functions implemented on field-programmable gate arrays 6
(FPGAs), and fixed-functions implemented on application-specific integrated circuits (ASICs). Hardware accelerator is 7
a specialized HW implementation that can offload processing from application(s) running on the General-Purpose 8
Processor. Any transformation of data or computation can be implemented purely in software running on a generic 9
CPU, or purely in a specialized hardware accelerator, or using a combination of both. The implementation of computing 10
tasks in hardware to improve performance is known as hardware acceleration. The hardware acceleration can be 11
implemented in the form of lookaside or inline mode where in the former case, the host CPU invokes an accelerator for 12
data processing and receives the result after processing is complete, while in the latter case, the accelerator, after being 13
invoked by the host CPU with the request for data processing, completes the processing request of data received from a 14
source node and directly transfers the post-processed data to a destination node, where the source or destination node 15
can be different than host CPU (e.g., an Ethernet Interface). The principle of hardware acceleration and functional 16
offloading in lookaside mode is illustrated in Figure 2.1, allowing the application to offload workload to a hardware 17
accelerator and to continue performing other work in parallel- this could be to continue to execute other software tasks 18
in parallel or to sleep and wait for the accelerator hardware to complete. The hardware acceleration boosts application 19
performance in environments with compute-intensive, deeply pipelined, massively parallel operations as shown in 20
Figure 2.1. This model requires the API to support two operations, one for initiating the offload and another for 21
retrieving the operation once complete. 22
 23
 24
Figure 2.1 Example illustration of the effect of hardware acceleration on functional compute performance 25
2.2 AAL Architecture  26
The goal of the acceleration abstraction layer (AAL) is to specify a common and consistent interface for HW 27
accelerators to the applications which facilitates decoupling of an application, e.g. O-RAN Cloudified Network 28
Function, from a specific HW implementation. In order to accommodate the many different combinations of HW and 29
SW implementation and also many different network deployment scenarios, the AAL introduces the concept of an AAL 30
profile which is used to distinguish between the different combinations of accelerated functions to be offloaded. The 31
end to end high-level AAL architecture block diagram is shown in Figure 2.2.  32
 33

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ .           11
O-RAN.WG6.AAL-GAnP.0-v03.00 TS
 1
Figure 2.2 High Level AAL Architecture Diagram 2
Figure 2.3 shows the relationship and cardinality between the components that constitute the AAL architecture.  3
@startuml oran_aal 4
 5
skinparam component { 6
FontSize 10 7
BorderColor black 8
BackgroundColor lightgrey 9
ArrowFontName Ariel 10
ArrowColor black 11
ArrowFontColor #777777 12
} 13
 14
 15
component "AAL Logical Processing Unit" as lpu  16
component “AAL Queue” as queue 17
component "AAL Profile Instance" as profileI  18
component "Application" as app  19
component "Hardware Accelerator" as hw  20
component “HW Accelerator Manager” as hwm 21
component “Accelerated Function” as af 22
component “AAL Profile” as profile 23
 24
 25
profileI “N1” -up--o app 26
lpu “N4” --o  hw 27
lpu o--up- “N2” profileI 28
profile o--left- “N6” profileI 29
hwm o--right- “N7” hw  30
 31
 32
queue “N3” --right--o lpu 33
af “N5” --left--o profile 34
@enduml 35

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ.            12
                   O-RAN.WG6.AAL-GAnP.0-v02.00 TS

 1
Figure 2.3 AAL Component Relationship and Cardinality 2
2.2.1 AAL Deployed in Cloud environments 3
 4
Figure 2.4 Accelerator APIs/Libraries in Container and Virtual Machine Implementations 5
The AAL specification shall define the AAL interface (AALI) and the AAL profiles that may be supported by that 6
interface. The AALI is the application interface the O-RAN Cloudified Network Functions shall use to access the 7
underlying AALI Implementation encompassing HW accelerator and associated SW libraries, drivers etc.. In Figure 2.4 8
two deployment scenarios are shown, one with Containers and the other with Virtual Machines. In both instances the 9
AALI is the interface between the Network Function (NF) application and the AALI Implementation that are exposed to 10
the Network Function application.  11

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ .           13
O-RAN.WG6.AAL-GAnP.0-v03.00 TS
Figure 2.4 also shows the O-Cloud Infrastructure Management Services and Accelerator management. The 1
orchestration of the HW Accelerator Manager is outside the scope of the AAL and shall be specified in the ORAN 2
WG6 O2 specification [12].    3
2.3 AAL Specification Objectives  4
The AAL specification facilitates the following:  5
Deployment of O-RAN Cloudified Network Functions with O-Cloud Accelerators from different vendors.  6
2.4 Scope of the AAL  7
The AAL specification shall define the AALI – the interface between the application and AALI Implementation in the 8
O-Cloud instance. This include the APIs and information models, operations and input/outputs used by the application 9
to interface with the AALI implementation. In addition, the AAL Specification shall define the requirements for 10
managing the hardware accelerator in the O-Cloud instance. The AALI implementation itself shall not be defined by the 11
AAL GAnP specification. ETSI GS NFV-IFA 002 [5] defines several abstraction models including pass through and 12
abstracted models that can be used to realize an AALI implementation.   13
 14
Figure 2.5 AAL Specification Scope 15
2.5 General Interface Principles  16
The set of generic and profile-specific features of AALI described in the following subsections are defined from an 17
application (i.e., AALI consumer) point of view. 18

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ.            14
                   O-RAN.WG6.AAL-GAnP.0-v02.00 TS

2.5.1 Generic Principles   1
2.5.1.1 Extensibility  2
O-RAN has defined the functions that can be accelerated by the cloud platform based on 3GPP specifications and O-RAN 3
deployment scenarios. However, the AALI should not limit innovation of future implementations and should evolve as 4
the specification requires. To that end, the AALI shall be extensible to accommodate future revisions of the specification. 5
2.5.1.2 HW Independence  6
AALI shall be independent of the underlying AALI implementation. 7
2.5.1.3 Interrupt and Poll Mode 8
The AALI shall support multiple design choices for application vendors and shall  not preclude a n application/HW 9
accelerator vendor from adopting/supporting an interrupt-driven design or poll-mode design or any combination of both. 10
As such, the AALI shall support both interrupt mode, poll mode and any combination of interrupt and poll modes for the 11
data-path application interface.   12
2.5.1.4 Discovery and Configuration 13
The AALI shall support application to discover and configure AAL-LPU(s). The AALI shall allow an application to 14
discover what physical resources have been assigned to it from the upper layers and then to configure said resources for 15
offload operations.  16
2.5.1.5 Multiple AAL-LPU Support  17
There may be scenarios where multiple AAL-LPUs (either implementing the same or different AAL profile(s) are 18
assigned to a single application, which uses one or more of these AAL-LPU(s) as needed. The AALI shall support an 19
application using one or more AAL-LPU(s) at the same time, as shown in Figure 2.6 20
 21
 22
Figure 2.6. Logical Representation of AALI support for multiple AAL-LPUs 23
2.5.1.6 AAL offload capabilities 24
The AALI in supporting different AAL profiles and AALI implementations shall support different offload architectures 25
including look-aside, inline, and any combination of both. An AALI implementation shall support one or more of these 26
offload architectures depending on the supported AAL profile(s). 27
2.5.1.7 Look-aside Acceleration Model  28
The AALI shall support look-aside acceleration model where the host CPU invokes a HW accelerator for data 29
processing and receives the result after processing is complete. A look-aside architecture, illustrated in Figure 2.7, 30
allows the application to offload AAL profiles(s) work to a HW accelerator and continue to perform other work in 31

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ .           15
O-RAN.WG6.AAL-GAnP.0-v03.00 TS
parallel—this could be to continue to execute other software tasks in parallel or to sleep and wait for the HW 1
accelerator to complete. This model requires the AALI to support two operations, one for initiating the offload and 2
another for retrieving the output data once complete. 3
 4
Figure 2.7. AALI look-aside acceleration model 5
2.5.1.8 Inline Acceleration Model 6
The AALI shall support inline acceleration model where the host CPU, after invoking a HW accelerator for offloading 7
AAL profile(s), does not necessarily retrieve the post processed data . Unlike the look-aside acceleration model where 8
data source/sink is always the host CPU (i.e., the HW accelerator always receives the data to be processed from the host 9
CPU and returns the post processed data to the same), a HW accelerator operating in inline acceleration mode 10
receives/returns data from/to a different source/destination node than the host CPU, depending on the direction of data 11
flow (e.g., in downlink (DL) direction versus uplink (UL) direction). Figure 2.8  shows one possible implementation of 12
an inline acceleration model. 13
 14
Figure 2.8. AALI inline acceleration model 15
In Figure 2.8. AAL inline acceleration model, “Tx” refers to the transmission of the data from the HW accelerator through 16
an egress port (e.g., an Ethernet interface) to a destination node (e.g., O-RU), while “Rx” refers to the reception of data 17
through an ingress port (e.g., Ethernet interface) to the HW accelerator from a source node (e.g O-RU).  18
While the look-aside architecture (in DL) shall support dataflow from the CPU to the HW accelerator and back to the 19
CPU before being sent to the egress port (front-haul interface), the inline architecture (in DL) shall support data flow from 20
the CPU to the HW accelerator and directly from the HW accelerator to the egress port (front-haul interface), instead of 21

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ.            16
                   O-RAN.WG6.AAL-GAnP.0-v02.00 TS

being sent back to the CPU. The typical user plane data flows for accelerating the O-DU high-PHY functions for the look-1
aside and inline architectures are as follows. 2
Look-aside architecture user plane dataflow 3
CPU ↔ HW accelerator ↔ CPU ↔ front-haul: for a set of consecutive PHY functions offload (e.g., FEC) 4
CPU ↔ HW accelerator ↔ CPU ↔ HW accelerator ↔…↔ CPU ↔ front -haul: for a set of non-consecutive PHY 5
functions offload 6
Inline architecture user plane dataflow 7
CPU ↔ HW accelerator ↔ front-haul: for a set of consecutive PHY functions offload (up to the end of the PHY pipeline)  8
Figure 2.9 illustrates one possible implementation of the look-aside and inline architectures. While a set of PHY -layer 9
functions are offloaded to the HW accelerator for look-aside acceleration, the entire end -to-end high PHY pipeline is 10
offloaded to the accelerator for inline acceleration.  11
L
2
+
P
H
Y
F
H
O-DU
L2+ on
CPU
Func. 2 on
accelerator
L2+ on
CPU

RRU
RRU
Fronthaul
interface
Func. (n-1) on
accelerator
Look-aside
model
Inline
model
Func.
1
Func.
3
Func.
4
Func.
n
AAL
L1/L2
interface*
High PHY on CPU
High PHY on accelerator
Func.
n-1
Func.
2
Func.
3
Func.
1
Accelerator interface on CPU
Fronthaul
interface
I/O data flow PHY downlink
PHY uplink
L1/L2
interface*
Func.
n
*e.g. FAPI
...
...
 12
Figure 2.9. User plane dataflow paths in look-aside and inline acceleration architectures. 13
2.5.1.9 AALI Concurrency and Parallelism   14
To enable greater flexibility and design choice by application vendors, the AALI shall support multi -threading 15
environment allowing an application to offload acceleration requests in parallel from several threads.  16
2.5.1.10 Separation of Control and User Plane AALI APIs    17
For efficiency and flexibility of AALI implementation, AALI shall support separation of control and user plane APIs with 18
appropriate identifiers, as required by different AAL profiles.  19
2.5.1.11 Support of Versatile Acceleration Payload    20
Range of payload sizes can vary widely, depending on the specific layer of the RAN protocol stack from which the 21
workload for AAL profile(s) is offloaded to a HW accelerator. AALI API shall be flexible to support various ranges of 22
payload sizes as required by different AAL profiles.  23

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ .           17
O-RAN.WG6.AAL-GAnP.0-v03.00 TS
2.5.1.12 Support of Different Transport Mechanisms    1
The transport between an application and an AALI implementation can be of different types (e.g., based on shared 2
memory, PCIe interconnect, over ethernet etc.). AALI s hall support abstraction of these various transport mechanisms 3
between the ‘Application’ and the ‘AALI implementation’. 4
2.5.1.13 AALI API namespace    5
For convenience of AALI implementation, AALI shall follow a unique name space for all AALI API functions. 6
2.5.2 High-PHY Profile Specific Principles   7
The set of features of AALI described in the following subsections are relevant for inline high-PHY AAL profiles 8
(profile names with suffix ‘_HIGH-PHY’) defined in Chapter 5 9
2.5.2.1 Separation of Cell and Slot Level Parameter Configurations  10
In general, “cell-specific” (typically static or semi-static in nature) parameters change less frequently than “slot-specific” 11
(typically dynamic in nature, specific to PHY channels/signals) parameters associated with inline, high-PHY AAL 12
profiles. Hence, for optimizing signalling overhead, AALI shall support configuration of “cell -specific” and “slot -13
specific” parameters to AALI implementation using separate AALI API functions. It is noteworthy that the cell/slot 14
specific configurations can include both control and user planes.  15
2.5.2.2 SFN/slot-based Synchronization  16
AALI shall support system frame number (SFN) based or slot -based synchronization between the application and the 17
AALI implementation supporting inline, high-PHY AAL profiles. 18
2.5.2.3 Compatibility with O-RAN FH interface  19
AALI API shall be compatible with O -RAN FH interface (7.2-x split) to enable communication between the O -DU 20
application and O-RU via AALI implementation as required by inline, high-PHY AAL profile(s). 21
 22
2.6 Relationship with Standards  23
The O-RAN AAL interface shall leverage existing standards wherever possible.  24
2.6.1 Relationship with ETSI 25
In [4,5,10], ETSI has specified a generic acceleration and abstraction model as well as acceleration resource 26
management that have served as the basis of this specification. This specification consistently complements the 27
aforementioned ETSI specifications and provides guidance on practical implementation of the concepts introduced in 28
ETSI specifications on NFV acceleration interfaces.   29

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ.            18
                   O-RAN.WG6.AAL-GAnP.0-v02.00 TS

Chapter 3. HW Accelerator Manager and AAL Interface 1
definition General Principles and Requirements 2
3.1 Role of HW Accelerator Manager  3
The HW Accelerator Manager is responsible for exposing a consistent mechanism to the O-Cloud platform for the 4
discovery, lifecycle management, fault, state/status, performance, configuration, updates/upgrades, and error handling 5
of the HW Accelerator(s) that are part of the O-Cloud Platform Hardware. The HW Accelerator Manager terminates the 6
AALI-C-MGMT interface. 7
 8
• Discovery and Life Cycle Management:  9
o The HW Accelerator Management shall provide a mechanism to expose inventory information and 10
capabilities of the physical and logical partitioning of the hardware and software. 11
o The HW Accelerator Manager shall provide the ability to discover the capabilities of the accelerator. 12
• Software/ Firmware upgrade services 13
o The HW Accelerator Manager shall allow the update and/or upgrade of a HW Accelerator on the O-14
Cloud node. An example of this may include the programming or re-programming of a downloadable 15
FW or driver upgrades. Updates/Upgrades can be done locally or remotely. 16
• Configuration   17
o The HW Accelerator Manager shall allow the configuration of the HW Accelerator as prescribed by 18
the SMO through the AALI-C-Mgmt interface. The configuration of the HW Accelerator Manager 19
may include HW Accelerator resource assignment to AAL-LPUs. 20
• Fault and Performance Monitoring: 21
o HW Accelerator Manager shall allow exposure of faults, alarms, logs and performance measurements 22
toward the SMO. 23
3.2 AAL definition 24
The figure below highlights the various AALI interfaces and functionality supported: 25

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ .           19
O-RAN.WG6.AAL-GAnP.0-v03.00 TS
 1
Figure 3.1 AAL Interface categories 2
 3
The AALI API has two distinct parts, the first part corresponds to a set of common APIs (AALI-C) to address all the 4
profile independent aspects of the underlying AALI Implementation(s) within an O-Cloud platform. AALI-C is 5
associated with management, orchestration and allows an application to query and identify the capabilities of an AALI 6
Implementation and manage the execution of the AAL Profiles.  7
There are two categories of AALI-C interface: 8
• AALI-C-Mgmt: Common adminstrative operations/actions/events from the Accelerator Manager toward the 9
O-Cloud Infrastructure Management Service.  10
• AALI-C-App: Common operations/actions/events toward RAN Application  11
A candidate set of functionalities supported by AAL common API(s) potentially includes (but not limited to) the 12
following: 13
• Inventory Management, Fault, Alarms, Performance, Configuration Management 14
• Software/ Firmware upgrade services 15
• Operations (Query status, Reset/Restart e.g., AAL-LPU etc) 16
• Life Cycle Management  17
• Configuration of the state of these AAL-LPU(s) (for example, start, stop, or reset of an AAL-LPU). 18
• Configuration of various counters and resources associated with AAL-LPU(s) (for example, performance 19
measurements/indicators, performance monitoring metrics, events, faults etc.). 20
• Discovery of AAL-profile(s) supported by these AAL-LPU(s) and associated configurations etc.  21
• Abstraction of transport mechanism between the application and AALI implementation 22
 23
Information model and an exact list of operations and actions applicable across AAL-C-Mgmt and AAL-C-App will be 24
defined in the Stage 2 specification. 25
The second part of AALI corresponds to a set of AAL Profile specific APIs (AALI-P) which is specific to each defined 26
AAL profile. The AAL profile shall be common across the AALI Implementation accelerating the same set of AFs. It 27

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ.            20
                   O-RAN.WG6.AAL-GAnP.0-v02.00 TS

enables the applications to be able to efficiently offload AAL Profile workload to AALI Implementation in a consistent 1
way without requiring them to know every single detail of the underlying HW implementation. Figure 3.2 shows 2
examples of the AALI APIs presented to an application in three different scenarios.  3
  4
Figure 3.2 AALI Common and profile APIs 5

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ .           21
O-RAN.WG6.AAL-GAnP.0-v03.00 TS
Chapter 4. AAL-LPU Principles  1
4.1 Overview 2
This section discusses about AAL-LPU(s) presented to applications using the AALI. An AAL-LPU should not be 3
confused with a physical HW accelerator. Within a process address space each AAL-LPU shall abstract the application 4
from underlying HW accelerator. 5
Depending on HW design and implementation choice, a HW Accelerator may accelerate multiple profiles or offer 6
support for sharing HW Accelerator resources between multiple threads, processes, VMs, PODs. For this reason, a 7
second abstract construct known as AAL Profile Queue can optionally be used to  8
• distinguish between multiple supported AAL profiles per AAL-LPU 9
• prioritize access to AAL-LPU resources   10
• group operation requests  11
• allow parallel access through AALI for multiple threads  12
As an abstract construct, an AAL Queue does not reflect a HW design specification or requirement but an AALI 13
specification.  14
4.1.1 Example AAL-LPU Mapping  15
The following Section contains example deployments mapping AAL-LPUs to Applications / O-RAN Cloudified 16
Network Functions. The labels ‘profile-instanceID’ and ‘queueID’ in the following diagrams denote AAL Profile 17
Instance object handle and identifier of an AAL queue respectively. 18
• Scenario 1: Basic implementation: A HW Accelerator supports a single AAL-LPU which exposes a single 19
AAL-Profile- Instance for one application to use  20
 21
 22
Figure 4.1 Basic mapping of AAL-LPU to O-RAN Cloudified NF 23
 24
 25

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ.            22
                   O-RAN.WG6.AAL-GAnP.0-v02.00 TS

• Scenario 2: Basic Multi Apllication Support: A HW Accelerator supports multiple AAL LPUs for multiple 1
applications  2
 3
 4
Figure 4.2 multiple application support by a single HW accelerator 5
 6
• Scenario 3: Multiple Accelerator Support: Mapping example showing multiple HW accelerators assigned to 7
a single application  8

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ .           23
O-RAN.WG6.AAL-GAnP.0-v03.00 TS
 1
Figure 4.3 multiple HW accelerators assigned to a single application 2
 3
• Scenario 4: Multi Queue Support: AAL LPU mapping showing multiple AAL Queue support  4
 5
Figure 4.4 AAL-LPU mapping showing multiple AAL Queue support 6
 7
• Scenario 5: Multi Profile Support: Mapping example showing multi-function support  8

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ.            24
                   O-RAN.WG6.AAL-GAnP.0-v02.00 TS

 1
 2
Figure 4.5 AAL-LPU Mapping example showing multi-function support 3
4.1.2 Statistics  4
The AALI shall provide an O-RAN Cloudified NF with general statistics upon request. Statistics may include but not 5
limited to operation counts and error counts.  6
4.1.3 Memory Management  7
O-RAN network functions (O-DU, O-CU, etc.) will be responsible for input, output and operation structure memory 8
allocation and freeing, using AAL defined memory management functions. All other application memory is not 9
required to use the AAL memory management functions.  10
Device Drivers are free to manage their own internal memory, DMA implementation as needed, the AAL specification 11
does not add any memory requirements to device driver.  12
Each AAL Profile shall define its own memory requirements and implement its own memory backing if needed.  13
Each AAL Profile may define its own operation structure memory allocation if needed. 14
4.1.4 Run Time Configurations  15
Operations are requested to the AAL-LPU to perform specific HW Accelerated Function(s). Each operation shall be 16
represented by an operation struct that shall define all necessary metadata, configurations and information required for 17
the operation to be processed on an AAL-LPU. The operation structs shall define the operation type to be performed, 18
including an operation status and reference to the AAL Profile specific operation data which can vary in size and 19
content depending on the AAL profile. Each AAL profile shall define its own operation structure for its specific 20
functions.  21

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ .           25
O-RAN.WG6.AAL-GAnP.0-v03.00 TS
4.1.5 AAL profile(s) offload, processing status query and processed data 1
retrieval 2
An application aggregates one or more than one AAL profile(s) and offload to the AALI implementation using a single 3
AALI API invocation. As one example, for high-PHY AAL profiles defined in Chapter 5, multiple AAL profiles 4
(where an AAL profile refers to a PHY channel/signal for one or more than one cell(s) and one or more than one UE(s)) 5
scheduled within a slot can be aggregated and offloaded to an AAL-LPU by the application using a single AALI API 6
invocation. 7
The processing status of offloaded/enqueued AAL profile(s) can be queried by the application in an ‘asynchronous’ 8
manner, i.e., not necessarily in the same order in which the AAL profile(s) are offloaded. In case the application 9
retrieves the post-processed data from the AALI implementation, a ‘processing status query’ request can be bundled 10
with a ‘processed data retrieval/dequeue’ request. In general, status query and dequeue request corresponding to 11
multiple enqueue requests can be bundled together by the application and invoked through a single AALI API function. 12
4.1.6 AAL-LPU Exposure 13
After using the HW Accelerator Manager to create the AAL-LPU(s) and the profiles supported, we can then expose it to 14
the application (e.g. in KubernetesⓇ it will be part of the POD environment variables). The goal of this section is to 15
abstract the way the AAL-LPU and its supported profiles are exposed to the application in order to achieve application 16
portability. Hence, the AAL-LPU and its profile(s) shall be exposed the application in an abstracted descriptor. 17
As of today many implementations refer to the AAL-LPU by its PCI address and describe a single profile for the entire 18
HW Accelerator, meaning exposure of one single profile for all LPUs supported. This section provides step-by-step 19
example that shows how the AAL-LPU could be exposed to abstract the PCIe address and the profile(s) supported by 20
the AAL-LPU. Although the below example is a KubernetesⓇ example, the outcome of it is independent of 21
orchestration technology supported. 22
4.1.6.1 Example  23
4.1.6.1.1 AAL-LPU Configuration  24
1. A given HW accelerator can support 16 AAL-LPUs and FEC, LDPC, PHY profiles but the default setup of the 25
AAL-LPUs is FEC: 26
 27
 28
Figure 4.6 Example AAL-LPU and profile supported 29
2. Now assume HW Accelerator Manager configured the HW accelerator as follow: 30
 31
•  LPU-1 supports FEC version 01, PHY and LDPC version 01 profiles 32
•  LPU-2 supports LDPC version 02 profile 33
•  LPU-3 supports LDPC version 02 profile 34
•  LPU-4 supports LDPC version 02 profile 35

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ.            26
                   O-RAN.WG6.AAL-GAnP.0-v02.00 TS

 1
Figure 4.7 Example HW Accelerator configuration 2
3. Assigning it to a the a vDU POD and exposing the two LPU/Profiles needed by vDU (in green): 3
 4
 5
Figure 4.8 Example assignment of AAL-LPUs and supported profiles to POD  6
We can see that the AAL-LPU resources requested in the manifest is translated in the POD environment to three AAL-7
LPU addresses plus the strings that describe the profiles supported by the LPU. Please note that the application will be 8
able to query the AAL-LPUs and their supported profiles via the AAL-C-App API. 9
4.1.6.1.2 AAL-LPU Application Control   10
The above below shows how the application (e.g vDU) can create few PHY profiles on LPU-1, for example, PHY 11
Profile-1 handles cell-1 and PHY Profile-2 handles cell-2, as well as running different LDPC profiles on different 12
LPUs. As mentioned before the application can query what profiles supported by reading the POD environment 13
variables or by querying it using the AAL-C-App API. 14

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ .           27
O-RAN.WG6.AAL-GAnP.0-v03.00 TS
 1
Figure 4.9 Example Application configured AAL-Profile-Instances  2
4.1.6.1.3 AAL-LPU resource tracking  3
It is a key to be able to track the AAL-LPU as a resource for providing the application with acceleration resources it 4
needs otherwise the attempt to create the NF will fail due to insufficient resources available.  5
There are few notes related to the tracking of the AAL-LPU resources in relation to the example’s above in : 6
• If another POD needs to use the LDPC profile, Kubernetes will allow it as 2 out of 3 were used (LPU-4 7
supports it). 8
• If another POD needs to use FEC and PHY profiles (FEC&PHY), Kubernetes will reject it as only one LPU is 9
configured this way. 10
• We need to consider if a logic is needed to track the AAL-LPU availability from the SMO. For example, a 11
total of ten AAL-LPU/FEC profiles available in a cluster, three is being used by a deployment, seven left for a 12
new deployment. The seven available could be revealed to the user or automation at the SMO level when 13
considering additional deployments. 14
 15
The conclusion is that the SMO shall be able to track the AAL-LPU as a resource and its availability.  16
 17

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ.            28
                   O-RAN.WG6.AAL-GAnP.0-v02.00 TS

Chapter 5. AAL Profiles  1
An AAL profile specifies a set of Accelerated Functions that a Hardware Accelerator processes on behalf of an 2
application within an O-RAN Cloudified Network Function (e.g. O-DU, O-CU etc.). Accordingly, AAL profiles can be 3
categorized as O-DU AAL profiles, O-CU AAL profiles and so on. The following sections describe these different 4
AAL profile categories in further details.    5
5.1 O-DU AAL Profiles  6
An O-DU AAL profile can specify a set of Accelerated Functions within the O-DU protocol stack. These functions may 7
belong to a single layer (e.g., PHY) or span across multiple layers (e.g., PHY and MAC) within O-DU. The current O-8
DU AAL profiles being studied by O-RAN WG6 are focusing on Accelerated Functions from PHY layer of O-DU. 9
5.1.1 O-DU Protocol Stack Reference 10
Figure 5.1 illustrates the building blocks for processing various O-DU PHY layer Downlink (DL) channels and signals 11
(with 7.2-x functional split between O-DU and O-RU) defined by 3GPP in [6] & [7] as part of 5G NR specification.  12
 13
Figure 5.1 O-DU PHY processing blocks for 5G NR Downlink 14
The O-DU PHY layer in downlink consists of the following physical channels and reference signals: 15
• Physical Downlink Shared Channel (PDSCH) and associated Demodulation Reference Signal (PDSCH DM-RS).  16
• Physical Downlink Control Channel (PDCCH) and associated Demodulation Reference Signal (PDCCH DM-RS). 17
• Synchronization Signal Block (SSB) consisting of 18
o Physical Broadcast Channel (PBCH) and associated DMRS (PBCH DM-RS). 19
o Primary Synchronization Signal (PSS). 20
o Secondary Synchronization Signal (SSS). 21
• Channel State Information-Reference Signal (CSI-RS) and Tracking Reference Signal (TRS). 22
L2+
TB CRC attachment
CB segmentation +
CB CRC attachment
LDPC encoding
Rate matching
CB concatenation
Scrambling
Modulation
Layer mapping
Precoding*
RE mapping
O-RAN FH (7-2x lower layer split)
CRC attachment
Polar encoding
Rate matching
Scrambling
Modulation
(QPSK)
PBCH payload
generation
TB CRC
attachment
Polar encoding
Rate matching
Scrambling
Modulation
(QPSK)
Data
scrambling
Precoding*
Modulation
Sequence
Generation
CSI-RS/PT-RS/TRS
PDSCH TB(s)
PDCCH (DCI)
PBCH TB
Modulation
IQ compression*
Precoding* Precoding*
Sequence
generation
PDSCH DM-RS
Modulation
Sequence
generation
PDCCH DM-RS
Sequence
Generation
Modulation
PSS/SSS
PBCH DM-RS
RE mapping RE mapping RE mapping
IQ compression* IQ compression* IQ compression*

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ .           29
O-RAN.WG6.AAL-GAnP.0-v03.00 TS
• Phase Tracking Reference Signal (PT-RS) for DL. 1
The downlink physical channels (PDSCH, PDCCH, PBCH) carry information originating from higher layers (i.e. layer 2
2 and above). 3
The downlink physical layer processing of data channel (PDSCH) carrying transport blocks consists of the following 4
steps: 5
TB CRC attachment: Error detection is provided on each transport block (TB) through a Cyclic Redundancy Check 6
(CRC). Refer to Subclause 7.2.1 in [7] for details. 7
CB segmentation and CRC attachment: The transport block is segmented when it exceeds the code block (CB) size 8
specified by 3GPP [7]. Code block segmentation and code block CRC attachment are performed according to 9
Subclauses 7.2.3 and 5.2.2 of [7].  10
LDPC encoding: Refer to Subclauses 7.2.4 and 5.3.2 in [7] for details. 11
Rate matching: Refer to Subclauses 7.2.5 and 5.4.2 in [7] for details. 12
CB concatenation: Refer to Subclauses 7.2.6 and 5.5 in [7] for details. 13
Scrambling: Refer to Subclause 7.3.1.1 in [6] for details. 14
Modulation: Refer to Subclause 7.3.1.2 in [6] for details. 15
Layer mapping: Refer to Subclause 7.3.1.3 in [6] for details. 16
RE mapping: Refer to Subclause 7.3.1.5 and 7.3.1.6 in [6] for details on Resource Element (RE) mapping. 17
The downlink physical layer processing of control channel (PDCCH) carrying Downlink Control Information (DCI) 18
consists of the following steps: 19
CRC attachment: Error detection is provided on DCI transmissions through a Cyclic Redundancy Check (CRC). Refer 20
to Subclause 7.3.2 in [7] for details. 21
Polar encoding: Refer to Subclauses 7.3.3 and 5.3.1 in [7] for details. 22
Rate matching: Refer to Subclauses 7.3.4 and 5.4.1 in [7] for details. 23
Scrambling: Refer to Subclause 7.3.2.3 in [6] for details. 24
Modulation: Refer to Subclause 7.3.2.4 in [6] for details. 25
RE mapping: Refer to Subclause 7.3.2.5 in [6] for details. 26
The downlink physical layer processing of broadcast channel (PBCH) carrying maximum one transport block consists 27
of the following steps: 28
PBCH payload generation: Refer to Subclause 7.1.1 in [7] for details.  29
Scrambling: Refer to Subclause 7.1.2 in [7] for details. 30
TB CRC attachment: Refer to Subclause 7.1.3 in [7] for details. 31
Polar encoding: Refer to Subclauses 7.1.4 and 5.3.1 in [7] for details. 32
Rate matching: Refer to Subclauses 7.1.5 and 5.4.1 in [7] for details. 33
Data scrambling: Refer to Subclause 7.3.3.1 in [6] for details. 34
Modulation: Refer to Subclause 7.3.3.2 in [6] for details. 35
RE mapping: Refer to Subclause 7.3.3.3 in [6] for details. 36
The downlink physical signals (DM-RS, PSS, SSS, CSI-RS/TRS, PT-RS) correspond to a set of resource elements used 37
by the physical layer but does not carry information originated from higher layers (i.e. layer 2 and above). 38

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ.            30
                   O-RAN.WG6.AAL-GAnP.0-v02.00 TS

Reference Signals (DM-RS, CSI-RS/TRS, PT-RS) and Synchronization Signals (PSS/SSS) are generated using the 1
following steps: 2
Sequence Generation and Modulation: Refer to Subclauses 7.4.1.1.1 (PDSCH DM-RS), 7.4.1.3.1 (PDCCH DM-RS), 3
7.4.1.4.1 (PBCH DM-RS), 7.4.1.5.2 (CSI-RS/TRS), 7.4.1.2.1 (PT-RS), 7.4.2.2.1 (PSS) and 7.4.2.3.1 (SSS) in [6] for 4
details. 5
RE mapping: Refer to Subclauses 7.4.1.1.2 (PDSCH DM-RS), 7.4.1.3.2 (PDCCH DM-RS), 7.4.1.4.2 (PBCH DM-RS), 6
7.4.1.5.3 (CSI-RS/TRS), 7.4.1.2.2 (PT-RS), 7.4.2.2.2 (PSS) and 7.4.2.3.2 (SSS) in [6] for details. 7
An O-DU AAL profile for 5G NR downlink shall specify a set of accelerated functions corresponding to one or more 8
than one physical downlink channel(s) and/or physical downlink signal(s). 9
In addition to the processing blocks mentioned above, each of these downlink physical channels/signals may include 10
some additional functional blocks (e.g. precoding, IQ compression) which are implementation specific and may also 11
depend on system configurations/capabilities (for example, whether a O-DU is connected to a CAT-A/CAT-B O-RU). 12
Each of these physical channels/signals can be implemented with/without these optional functional blocks. The AALI 13
shall expose to the application whether these functional blocks are supported or not within the AAL implementation.   14
Figure 5.2 illustrates the building blocks for processing various O-DU PHY layer Uplink (UL) channels and signals 15
(with 7.2-x functional split between O-DU and O-RU) defined by 3GPP [6] as part of 5G NR specification. 16
 17
 18
Figure 5.2 O-DU PHY processing blocks for 5G NR Uplink 19
The O-DU PHY layer in uplink consists of the following physical channels and reference signals: 20
• Physical Uplink Shared Channel (PUSCH). 21
• Physical Uplink Control Channels (PUCCH) with formats 0/1/2/3/4. 22
• Physical Random-Access Channel (PRACH). 23
• Sounding Reference Signal (SRS). 24
• Phase Tracking Reference Signal (PT-RS) for UL. 25
L2 +
TB CRC check
LDPC decoding
Rate dematching
Descrambling
Demodulation
Channel
equalization
RE demapping
O-RAN FH (7-2x lower layer split)
PUSCH
UL data
IDFT for DFT-s-
OFDM
PUCCH format 1
UCI
Preamble
detection +
delay estimation
IFFT
Peak search
Root sequence
correlation
Noise estimation
Channel
estimation
SRS
IQ
decompression*
Channel
estimation
Channel
estimation
Channel
equalization
Demodulation
PUCCH format 0
UCI
Sequence
detection
CRC check
Polar/Block decoding
Rate dematching
Descrambling
Demodulation
Channel equalization
PUCCH format 2/3/4
UCI
IDFT for DFT-s-OFDM
Channel estimation
PRACH
Sequence
detection
PT-RS
RE demapping RE demapping RE demapping RE demapping RE demapping RE demapping
IQ
decompression*
IQ
decompression* IQ decompression* IQ
decompression*
IQ
decompression*
IQ
decompression*
CB CRC + CB
Desegmentation
CB
Deconcatenation

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ .           31
O-RAN.WG6.AAL-GAnP.0-v03.00 TS
The uplink physical channels (PUSCH, PUCCH, PRACH) carry information originating from higher layers (i.e. layer 2 1
and above). 2
The uplink physical layer processing of shared channel (PUSCH) carrying uplink data with or without Uplink Control 3
Information (UCI) consists of the following steps at the receiver (O-DU): 4
RE de-mapping: Refer to Subclauses 6.3.1.6, 6.3.1.7 and 6.4.1.1.3 of [6] for details on RE mapping at the transmitter. 5
Channel estimation and equalization: up to O-DU implementation.  6
Transform precoding (IDFT): optional, only required for DFT-s-OFDM waveform. Refer to Subclause 6.3.1.4 of [6] for 7
details on transform precoding (if applicable) applied at the transmitter. 8
Demodulation: Refer to Subclause 6.3.1.2 in [6] for details on modulation applied at the transmitter.  9
Descrambling: Refer to Subclause 6.3.1.1 in [6] for details on scrambling applied at the transmitter. 10
CB de-concatenation: Refer to Subclause 6.2.6 in [7] for details on CB concatenation applied at the transmitter.  11
Rate de-matching: Refer to Subclause 6.2.5 in [7] for details on rate matching applied at the transmitter. 12
LDPC decoding: Refer to Subclause 6.2.4 in [7] for details on LDPC encoding applied at the transmitter. 13
CB de-segmentation and CB CRC check: Refer to Subclause 6.2.3 in [7] for details on CB segmentation and CB CRC 14
attachment applied at the transmitter. 15
TB CRC check: Refer to Subclause 6.2.1 in [7] for details on TB level CRC attachments applied at the transmitter. 16
The uplink physical layer processing for control channel (PUCCH) carrying UCI depends on PUCCH formats.  17
PUCCH format 0 processing consists of the following steps at the receiver (O-DU): 18
RE de-mapping: Refer to subclause 6.3.2.3.2 of [6] for details on RE mapping applied at the transmitter. 19
Sequence detection: The transmitted sequence (refer to Subclause 6.3.2.3 in [6] for details) is detected at O-DU using a 20
non-coherent detector, since PUCCH format 0 does not carry any DM-RS. The detailed design is up to O-DU 21
implementation.  22
PUCCH format 1 processing consists of the following steps at the receiver (O-DU): 23
RE de-mapping: Refer to Subclauses 6.3.2.4.2 and 6.4.1.3.1.2 of [6] for details on RE mapping applied at the 24
transmitter. 25
Channel estimation and equalization: up to O-DU implementation. 26
Demodulation: Refer to Subclause 6.3.2.4.1 in [6] for details on modulation applied at the transmitter. 27
PUCCH formats 2/3/4 processing consists of the following steps at the receiver (O-DU): 28
RE de-mapping: Refer to Subclauses 6.3.2.5.3 and 6.4.1.3.2.2 (format 2); 6.3.2.6.5 and 6.4.1.3.3.2 (formats 3/4) of [6] 29
for details on RE mapping applied at the transmitter. 30
Channel estimation and equalization: up to O-DU implementation.  31
Transform precoding (IDFT): optional, only required for DFT-s-OFDM waveform. Refer to Subclause 6.3.2.6.4 of [6] 32
for details on transform precoding (applicable for formats 3/4) applied at the transmitter. 33
Demodulation: Refer to Subclause 6.3.2.5.2 (format 2) and 6.3.2.6.2 (formats 3/4) in [6] for details on modulation 34
applied at the transmitter.  35
Descrambling: Refer to Subclause 6.3.2.5.1 (format 2) and 6.3.2.6.1 (formats 3/4) in [6] for details on scrambling 36
applied at the transmitter. 37
Rate de-matching: Refer to Subclause 6.3.1.4 in [7] for details on rate matching applied at the transmitter. 38
Polar/Block decoding: Refer to Subclause 6.3.1.3 in [7] for details on Polar/Block encoding applied at the transmitter. 39

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ.            32
                   O-RAN.WG6.AAL-GAnP.0-v02.00 TS

CRC check: Refer to Subclause 6.3.1.2 in [7] for details on CRC attachment applied at the transmitter. 1
The uplink physical layer processing for random access channel (PRACH) carrying preamble consists of the following 2
steps at the receiver (O-DU): 3
RE de-mapping: Refer to Subclause 6.3.3.2 in [6] for details on RE mapping applied at the transmitter. 4
Root sequence correlation: Perform correlation operation between root sequence and received signals. Refer to 5
Subclause 6.3.3.1 in [6] for details on root sequence generation. 6
IFFT: perform the inverse Fast Fourier Transform (iFFT) operation on the received signal(s). 7
Noise estimation: perform the noise estimation operation. 8
Peak search: detect the peak for different root sequences. 9
Preamble detection and Timing Advance (TA) or delay estimation: determine the preamble sequence(s) received and 10
the corresponding timing advance estimate(s). 11
The uplink physical signals (SRS, PT-RS) do not carry any information from the higher layers (i.e. layer 2 and above). 12
The Sounding Reference Signal (SRS) in uplink is received at O-DU using the following steps: 13
RE de-mapping: Refer to Subclauses 6.4.1.4.3 and 6.4.1.4.4 in [6] for details on RE mapping applied at the transmitter. 14
Sequence detection and Channel estimation: Up to O-DU implementation. Refer to 6.4.1.4.2 in [6] for details on SRS 15
sequence generation at the transmitter. Channel condition in uplink is estimated at the O-DU based on the processing of 16
received SRS. 17
The Phase-Tracking Reference Signal (PT-RS) in uplink is received at the O-DU using the following steps: 18
RE de-mapping: Refer to Subclause 6.4.1.2.2 in [6] for details on RE mapping applied at the transmitter. 19
Sequence detection: Up to O-DU implementation. Refer to Subclause 6.4.1.2.1 in [6] for details on sequence generation 20
at the transmitter. 21
An O-DU AAL profile for 5G NR uplink shall specify a set of accelerated functions corresponding to one or more than 22
one physical uplink channel(s) and/or physical uplink signal(s). 23
In addition to the processing blocks mentioned above, each of these uplink physical channels/signals may include an 24
additional functional block, viz. IQ decompression, which is implementation specific and may depend on system 25
configuration/capability. Each of these physical channels/signals can be implemented with/without this optional 26
functional block. The AALI shall expose to the application whether these functional blocks are supported or not within 27
the AAL implementation.  28
5.1.2 O-DU Protocol Stack Reference for mMTC 29
Figure 5.3 illustrates the building blocks for processing various O-DU PHY layer Downlink (DL) channels and signals 30
(with 7.2-x functional split between O-DU and O-RU) defined by 3GPP in [8] & [9] as part of 4G/5G NR specification. 31

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ .           33
O-RAN.WG6.AAL-GAnP.0-v03.00 TS
 1
Figure 5.3 O-DU PHY processing blocks for mMTC Downlink 2
 3
The O-DU PHY layer in downlink consists of the following physical channels and reference signals: 4
• Narrow-band Physical Downlink Shared Channel (NPDSCH).  5
• Narrow-band Physical Downlink Control Channel (NPDCCH). 6
• Narrow-band Physical Broadcast Channel (NPBCH). 7
• Narrow-band Primary Synchronization Signal (NPSS). 8
• Narrow-band Secondary Synchronization Signal (NSSS). 9
• Narrow-band Reference Signal (NRS) and Narrow-band Position Reference Signal (NPRS). 10
• Narrow-band Wake-Up Signal (NWUS) 11
The Narrow-band downlink physical channels (NPDSCH, NPDCCH, NPBCH) carry information originating from 12
higher layers (i.e. layer 2 and above). 13
The Narrow-band downlink physical layer processing of data channel (NPDSCH) carrying transport blocks consists of 14
the following steps: 15
TB CRC attachment: Error detection is provided on each transport block (TB) through a Cyclic Redundancy Check 16
(CRC). Refer to Subclause 6.4 in [9] for details. 17
CRC attachment: CRC attachment is performed according to Subclauses 6.4 of [9] 18
L2+
TB CRC attachment
Tail Biting
Convolutional
Coding
Rate matching
CB concatenation
Scrambling
Modulation
Layer mapping
Precoding*
RE mapping
O-RAN FH (7-2x lower layer split)
CRC attachment
Tail Biting
Convolutional
Coding
Rate matching
Scrambling
Modulation
(QPSK)
PBCH payload
generation
Tail Biting
Convolutional
Coding
Rate Matching
Scrambling
CRC
attachment
Layer Mapping
Modulation
Precoding*
Sequence
Generation
NPRS/NWUS
NPDSCH TB(s)
N PDCCH (DCI)
NPBCH TB
Modulation
IQ compression*
Precoding* Precoding*
Sequence
Generation
Modulation
NPSS/NSSS/
NRS
RE mapping RE mappingRE mapping
IQ compression* IQ compression* IQ compression*

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ.            34
                   O-RAN.WG6.AAL-GAnP.0-v02.00 TS

Tail-biting Convolutional coding: Refer to Subclauses 6.2 and 5.1.3.1 in [9] for details. 1
Rate matching: Refer to Subclauses 6.4 in [9] for details. 2
Scrambling: Refer to Subclause  10.2.5.2 in [8] for details. 3
Modulation: Refer to Subclause 10.2.5.3 in [8] for details. 4
Layer mapping: Refer to Subclause 10.2.5.3in [8] for details. 5
RE mapping: Refer to Subclause 10.2.5.5in [8] for details on Resource Element (RE) mapping. 6
The downlink physical layer processing of control channel (PDCCH) carrying Downlink Control Information (DCI) 7
consists of the following steps: 8
CRC attachment: Error detection is provided on DCI transmissions through a Cyclic Redundancy Check (CRC). Refer 9
to Subclause 6.4 in [9] for details. 10
Tail-biting Convolutional coding: Refer to Subclauses 6.2 and 5.1.3.1 in [9] for details. 11
Scrambling: Refer to Subclause 10.2.5.2 in [8] for details. 12
Modulation: Refer to Subclause 10.2.5.3 in [8] for details. 13
Layer mapping: Refer to Subclause 10.2.5.3 in [8] for details. 14
RE mapping: Refer to Subclause 10.2.5.5 in [8] for details on Resource Element (RE) mapping. 15
The downlink physical layer processing of broadcast channel (NPBCH) carrying maximum one transport block consists 16
of the following steps: 17
NPBCH payload generation: Refer to Subclause 6.4.1 in [9] for details.  18
TB CRC attachment: Error detection is provided on each transport block (TB) through a Cyclic Redundancy Check 19
(CRC). Refer to Subclause 6.4 in [9] for details. 20
Scrambling: Refer to Subclause 10.2.5.2 in [8] for details. 21
Modulation: Refer to Subclause 10.2.5.3 in [8] for details. 22
Layer mapping: Refer to Subclause 10.2.5.3 in [8] for details. 23
RE mapping: Refer to Subclause 10.2.5.5 in [8] for details on Resource Element (RE) mapping. 24
The downlink physical signals (NRS, NPSS, NSSS, NPRS, NWUS) correspond to a set of resource elements used by 25
the physical layer but does not carry information originated from higher layers (i.e. layer 2 and above). 26
Reference Signals and Synchronization signals (NPSS/NSSS) are generated using the following steps: 27
Sequence Generation and Modulation and RE mapping : Refer to Subclauses, 10.2.6B (NWUS), 10.2.7.1 (NPSS) and 28
10.2.7.2 (NSSS) , 10.2.6  (NRS), 10.2.6A (NPRS) in [8] for details. 29
An O-DU AAL profile for 4G NR downlink shall specify a set of accelerated functions corresponding to one or more 30
than one physical downlink channel(s) and/or physical downlink signal(s). 31
In addition to the processing blocks mentioned above, each of these downlink physical channels/signals may include 32
some additional functional blocks (e.g. precoding, IQ compression) which are implementation specific and may also 33
depend on system configurations/capabilities (for example, whether a O-DU is connected to a CAT-A/CAT-B O-RU). 34
Each of these physical channels/signals can be implemented with/without these optional functional blocks. The AALI 35
shall expose to the application whether these functional blocks are supported or not within the AAL implementation. 36
Figure 5.4 illustrates the building blocks for processing various O-DU PHY layer Uplink (UL) channels and signals 37
(with 7.2-x functional split between O-DU and O-RU) defined by 3GPP in [8] & [9] as part of 4G/5G NR specification.  38

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ .           35
O-RAN.WG6.AAL-GAnP.0-v03.00 TS
L2 +
CRC check
Turbo decoding
Rate dematching
Descrambling
Demodulation
Channel
equalization
RE demapping
O-RAN FH (7-2x lower layer split)
NPUSCH
UL data
IDFT for DFT-s-
OFDM
Preamble
detection +
delay estimation
IFFT
Peak search
Root sequence
correlation
Noise estimation
IQ
decompression*
Channel
estimation
DMRS with PUSCH
Format 1 and
Format 2
Channel
Estimation
AC-NACK detection
Channel decoding
Rate dematching
Descrambling
Demodulation
Channel equalization
PUSCH Format 2
UCI
Channel estimation
NPRACH
RE demapping RE demapping RE demapping
IQ
decompression* IQ decompression* IQ
decompression*
Layer
Demapping
 1
Figure 5.4 O-DU PHY processing blocks for mMTC Uplink 2
The O-DU PHY layer in uplink consists of the following physical channels and reference signals: 3
• Narrow-band Physical Uplink Shared Channel (NPUSCH). 4
• Narrow-band Physical Random-Access Channel (NPRACH). 5
The uplink physical channels (NPUSCH, NPRACH) carry information originating from higher layers (i.e. layer 2 and 6
above). 7
The uplink physical layer processing of shared channel (NPUSCH) carrying uplink data with or without Uplink Control 8
Information (UCI) consists of the following steps at the receiver (O-DU): 9
RE (de)mapping: Refer to Subclauses 5.3.4 of [8] for details on RE mapping at the transmitter/receiver. 10
Channel estimation and equalization: up to O-DU implementation.  11
Transform precoding (IDFT): optional, only required for DFT-s-OFDM waveform. Refer to Subclause 5.3.3A of [8] for 12
details on transform precoding (if applicable) applied at the transmitter. 13
Demodulation: Refer to Subclause 5.3.2 in [8] for details on modulation applied at the transmitter.  14
Descrambling: Refer to Subclause 5.3.1 in [8] for details on scrambling applied at the transmitter. 15
Rate de-matching: Refer to Subclause 5.1.4.1 in [9] for details on rate matching applied at the transmitter. 16

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ.            36
                   O-RAN.WG6.AAL-GAnP.0-v02.00 TS

Turbo decoding: Refer to Subclause 5.1.3.2 in [9] for details on Turbo decoding applied at the transmitter. 1
CRC check: Refer to Subclauses 5.1.1 in [9] for details on TB and CB level CRC attachments applied at the transmitter. 2
The uplink physical layer processing for shared channel (NPUSCH) carrying UCI depends on NPUSCH formats.  3
An O-DU AAL profile for 4G/5G NR uplink shall specify a set of accelerated functions corresponding to one or more 4
than one physical uplink channel(s) and/or physical uplink signal(s). 5
In addition to the processing blocks mentioned above, each of these uplink physical channels/signals may include an 6
additional functional block, viz. IQ decompression, which is implementation specific and may depend on system 7
configuration/capability. Each of these physical channels/signals can be implemented with/without this optional 8
functional block. The AALI shall expose to the application whether these functional blocks are supported or not within 9
the AAL implementation. 10
5.1.3 O-DU AAL Profile Definitions 11
O-DU AAL profiles are defined below with future specification(s) to define the AALI for each profile.  12
5.1.3.1 Profile Definitions General Guidelines  13
5.1.3.1.1 Naming  14
As discussed above O-DU AAL profiles are specific to one or more physical channel(s) or signal(s) as such should 15
follow the naming guidelines  16
• O-DU AAL profiles shall be prefixed with “AAL_”  17
• O-DU AAL Profiles when specific to a single channel or signal shall include the channel or signal in the name 18
e.g. “AAL_PUSCH”  19
• O-DU AAL Profiles when common across multiple channels or signals shall not include the channel or signal 20
name, instead just reference the Accelerated Function(s), e.g. AAL_RE-MAPPING 21
• O-DU AAL Profiles that include a subset of the functional blocks within a channel or signal shall include a 22
functional description after the channel name e.g. AAL_PUSCH_CHANNEL_ESTIMATION  23
 24
5.1.3.1.2 Data Flow 25
O-DU AAL Profiles shall specify the data flow supported by the profile as discussed in section 2.5.1.7 and 2.5.1.8 26
above e.g. Look aside, Inline or other.  27
Look aside data flow implies the remaining functions not included in the Profile that comprise the channel or signal are 28
implemented in SW on the host CPU and not implemented in the HW Accelerator.  29
Inline data flow implies that the set of accelerated functions is constituted of the entire U-plane processing of high-PHY 30
channel or signal (with 7-2x PHY functional split) and the IQ data (in DL) or decoded bits (in UL) (post processing) are 31
transferred directly from the accelerator to the Fronthaul interface. (in DL) or Layer 2 (in UL).  32
The profile shall specify if the data flow includes only user plane, or only control plane, or both. 33

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ .           37
O-RAN.WG6.AAL-GAnP.0-v03.00 TS
5.1.3.2 O-DU AAL Profiles 1
5.1.3.2.1  AAL_MU-MIMO_PRECODER_WEIGHTS_CALC 2
 3
Figure 5.5 AAL_MU-MIMO_PRECODER_WEIGHTS_CALC  4
The AAL_MU-MIMO_PRECODER_WEIGHTS_CALC is used by application to offload beamforming (precoding) 5
weight calculation to the hardware accelerator (HWA) in look-aside acceleration mode. The application shall provide 6
HWA with all the information required to calculate precoding weights. 7
This profile is implemented as a look aside accelerator. 8
The below figure shows and example use of the AAL_MU-MIMO_PRECODER_WEIGHTS_CALC in an O-DU with 9
AAL_DOWNLINK_HIGH-PHY and AAL_UPLINK_HIGH-PHY 10
 11
Figure 5.6 Example AAL_MU-MIMO_PRECODER_WEIGHTS_CALC use 12
5.1.3.3 O-DU AAL Profiles for Downlink  13
5.1.3.3.1 AAL_PDSCH_FEC 14
Figure 5.5 highlights the set of accelerated functions that define the AAL_PDSCH_FEC Profile. These include  15
• CRC Generation 16
• LDPC Encoding  17
• PDSCH Rate Matching 18
 19

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ.            38
                   O-RAN.WG6.AAL-GAnP.0-v02.00 TS

The AAL_PDSCH_FEC Profile is implemented as a look aside accelerator. The AAL_PDSCH_FEC Profile will 1
support both Transport Block and Code Block operations.   2
L2+
TB CRC attachment
CB segmentation +
CB CRC attachment
LDPC encoding
Rate matching
CB concatenation
Scrambling
Modulation
Layer mapping
Precoding*
RE mapping
O-RAN FH (7-2x lower layer split)
CRC attachment
Polar encoding
Rate matching
Scrambling
Modulation
(QPSK)
PBCH payload
generation
TB CRC
attachment
Polar encoding
Rate matching
Scrambling
Modulation
(QPSK)
Data
scrambling
Precoding*
Modulation
Sequence
Generation
CSI-RS/PT-RS/TRS
PDSCH TB(s)
PDCCH (DCI)
PBCH TB
Modulation
IQ compression*
Precoding* Precoding*
Sequence
generation
PDSCH DM-RS
Modulation
Sequence
generation
PDCCH DM-RS
Sequence
Generation
Modulation
PSS/SSS
PBCH DM-RS
RE mapping RE mapping RE mapping
IQ compression* IQ compression* IQ compression*
 3
Figure 5.7 AAL_PDSCH_FEC Profile 4
5.1.3.3.2 AAL_PDSCH_HIGH-PHY 5
Figure 5.6 highlights the set of accelerated functions that defines the AAL_PDSCH_HIGH-PHY Profile, which 6
includes the processing of PDSCH TB(s) and associated DM-RS. 7
The set of accelerated functions associated with the processing of PDSCH TB(s) is as follows: 8
• TB CRC attachment 9
• CB segmentation and CRC attachment 10
• LDPC encoding 11
• Rate matching 12
• CB concatenation 13
• Scrambling 14
• Modulation 15
• Layer mapping 16
• Precoding 1 17
• RE mapping  18

1 Configurable functional block, depends on implementation and/or system configuration

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ .           39
O-RAN.WG6.AAL-GAnP.0-v03.00 TS
• IQ compression1 1
 2
The set of accelerated functions associated with the processing of PDSCH DM-RS is as follows: 3
• PDSCH DM-RS sequence generation 4
• Modulation 5
• Precoding1 6
• RE mapping 7
• IQ compression1 8
 9
The AAL_PDSCH_HIGH-PHY Profile is executed in inline acceleration mode. 10
 11
L2+
TB CRC attachment
CB segmentation +
CRC attachment
LDPC encoding
Rate matching
CB concatenation
Scrambling
Modulation
Layer mapping
Precoding*
O-RAN FH (7-2x lower layer split)
CRC attachment
Polar encoding
Rate matching
Scrambling
Modulation
(QPSK)
PBCH payload
generation
TB CRC
attachment
Polar encoding
Rate matching
Scrambling
Modulation
(QPSK)
Data
scrambling
Precoding*
Modulation
Sequence
Generation
CSI-RS/PT-RS/TRS
PDSCH TB(s)
PDCCH (DCI)
PBCH TB
Modulation
IQ compression*
Precoding* Precoding*
Sequence
generation
PDSCH DM-RS
Modulation
Sequence
generation
PDCCH DM-RS
Sequence
Generation
Modulation
PSS/SSS
PBCH DM-RS
RE mapping RE mapping RE mapping
IQ compression* IQ compression* IQ compression*
RE mapping
 12
Figure 5.8 AAL_PDSCH_HIGH-PHY Profile 13
5.1.3.3.3 AAL_PDCCH_HIGH-PHY 14
Figure 5.7 highlights the set of accelerated functions that defines the AAL_PDCCH_HIGH-PHY Profile, which 15
includes the processing of PDCCH DCI and associated DM-RS. 16
The set of accelerated functions associated with the processing of PDCCH TB(s) is as follows: 17
• CRC attachment 18
• Polar encoding 19
• Rate matching 20
• Scrambling 21

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ.            40
                   O-RAN.WG6.AAL-GAnP.0-v02.00 TS

• Modulation (QPSK) 1
• Precoding1 2
• RE mapping  3
• IQ compression1 4
 5
The set of accelerated functions associated with the processing of PDCCH DM-RS is as follows: 6
• PDCCH DM-RS sequence generation 7
• Modulation 8
• Precoding1 9
• RE mapping 10
• IQ compression1 11
The AAL_PDCCH_HIGH-PHY Profile is executed in inline acceleration mode. 12
L2+
TB CRC attachment
CB segmentation +
CRC attachment
LDPC encoding
Rate matching
CB concatenation
Scrambling
Modulation
Layer mapping
Precoding*
O-RAN FH (7-2x lower layer split)
CRC attachment
Polar encoding
Rate matching
Scrambling
Modulation
(QPSK)
PBCH payload
generation
TB CRC
attachment
Polar encoding
Rate matching
Scrambling
Modulation
(QPSK)
Data
scrambling
Precoding*
Modulation
Sequence
Generation
CSI-RS/PT-RS/TRS
PDSCH TB(s)
PDCCH (DCI)
PBCH TB
Modulation
IQ compression*
Precoding* Precoding*
Sequence
generation
PDSCH DM-RS
Modulation
Sequence
generation
PDCCH DM-RS
Sequence
Generation
Modulation
PSS/SSS
PBCH DM-RS
RE mapping RE mapping
IQ compression* IQ compression* IQ compression*
RE mapping RE mapping
 13
Figure 5.9 AAL_PDCCH_HIGH-PHY Profile 14
5.1.3.3.4 AAL_PBCH_HIGH-PHY 15
Figure 5.8 highlights the set of accelerated functions that defines the AAL_PBCH_HIGH-PHY Profile, which includes 16
the processing of PBCH TB and associated DM-RS, PSS and SSS, or in other words, the processing of SSB. 17
The set of accelerated functions associated with the processing of PBCH TB is as follows: 18
• PBCH payload generation 19
• Scrambling 20
• TB CRC attachment 21

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ .           41
O-RAN.WG6.AAL-GAnP.0-v03.00 TS
• Polar encoding 1
• Rate matching 2
• Data scrambling 3
• Modulation (QPSK) 4
• Precoding1 5
• RE mapping  6
• IQ compression1 7
 8
The set of accelerated functions associated with the processing of PBCH DM-RS/PSS/SSS is as follows: 9
• PDCCH DM-RS/PSS/SSS sequence generation 10
• Modulation 11
• Precoding1 12
• RE mapping 13
• IQ compression1 14
 15
The AAL_PBCH_HIGH-PHY Profile is executed in inline acceleration mode. 16
L2+
TB CRC attachment
CB segmentation +
CRC attachment
LDPC encoding
Rate matching
CB concatenation
Scrambling
Modulation
Layer mapping
Precoding*
O-RAN FH (7-2x lower layer split)
CRC attachment
Polar encoding
Rate matching
Scrambling
Modulation
(QPSK)
PBCH payload
generation
TB CRC
attachment
Polar encoding
Rate matching
Scrambling
Modulation
(QPSK)
Data
scrambling
Precoding*
Modulation
Sequence
Generation
CSI-RS/PT-RS/TRS
PDSCH TB(s)
PDCCH (DCI)
PBCH TB
Modulation
IQ compression*
Precoding* Precoding*
Sequence
generation
PDSCH DM-RS
Modulation
Sequence
generation
PDCCH DM-RS
Sequence
Generation
Modulation
PSS/SSS
PBCH DM-RS
RE mapping RE mapping
IQ compression* IQ compression* IQ compression*
RE mapping RE mapping
 17
Figure 5.10 AAL_PBCH_HIGH-PHY Profile 18
 19

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ.            42
                   O-RAN.WG6.AAL-GAnP.0-v02.00 TS

5.1.3.3.5 AAL_CSI-RS_HIGH-PHY 1
Figure 5.9 highlights the set of accelerated functions that defines the AAL_CSI-RS_HIGH-PHY Profile, which includes 2
the following: 3
• CSI-RS sequence generation 4
• Modulation 5
• Precoding1 6
• RE mapping 7
• IQ compression1 8
 9
The AAL_CSI-RS_HIGH-PHY Profile is executed in inline acceleration mode. 10
L2+
TB CRC attachment
CB segmentation +
CRC attachment
LDPC encoding
Rate matching
CB concatenation
Scrambling
Modulation
Layer mapping
Precoding*
O-RAN FH (7-2x lower layer split)
CRC attachment
Polar encoding
Rate matching
Scrambling
Modulation
(QPSK)
PBCH payload
generation
TB CRC
attachment
Polar encoding
Rate matching
Scrambling
Modulation
(QPSK)
Data
scrambling
Precoding*
Modulation
CSI-RS
PDSCH TB(s)
PDCCH (DCI)
PBCH TB
IQ compression*
Precoding* Precoding*
Sequence
generation
PDSCH DM-RS
Modulation
Sequence
generation
PDCCH DM-RS
Sequence
Generation
Modulation
PSS/SSS
PBCH DM-RS
RE mapping RE mapping
IQ compression* IQ compression* IQ compression*
RE mapping RE mapping
Sequence
Generation
Modulation
 11
Figure 5.11 AAL_CSI-RS_HIGH-PHY Profile 12
 13
5.1.3.3.6 AAL_PT-RS-DL_HIGH-PHY 14
Figure 5.10 highlights the set of accelerated functions that defines the AAL_PT-RS-DL_HIGH-PHY Profile, which 15
includes the following: 16
• PT-RS sequence generation 17
• Modulation 18
• Precoding1 19
• RE mapping 20
• IQ compression1 21
 22

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ .           43
O-RAN.WG6.AAL-GAnP.0-v03.00 TS
The AAL_PT-RS-DL_HIGH-PHY Profile is executed in inline acceleration mode. 1
L2+
TB CRC attachment
CB segmentation +
CRC attachment
LDPC encoding
Rate matching
CB concatenation
Scrambling
Modulation
Layer mapping
Precoding*
O-RAN FH (7-2x lower layer split)
CRC attachment
Polar encoding
Rate matching
Scrambling
Modulation
(QPSK)
PBCH payload
generation
TB CRC
attachment
Polar encoding
Rate matching
Scrambling
Modulation
(QPSK)
Data
scrambling
Precoding*
Modulation
PT-RS-DL
PDSCH TB(s)
PDCCH (DCI)
PBCH TB
IQ compression*
Precoding* Precoding*
Sequence
generation
PDSCH DM-RS
Modulation
Sequence
generation
PDCCH DM-RS
Sequence
Generation
Modulation
PSS/SSS
PBCH DM-RS
RE mapping RE mapping
IQ compression* IQ compression* IQ compression*
RE mapping RE mapping
Sequence
Generation
Modulation
 2
Figure 5.12 AAL_PT-RS-DL_HIGH-PHY Profile 3
5.1.3.3.7 AAL_DOWNLINK_HIGH-PHY 4
Figure 5.11 highlights the set of accelerated functions that defines the AAL_DOWNLINK_HIGH-PHY Profile. This 5
profile includes the aggregation of all the individual downlink channel profiles as follows: 6
PDSCH 7
• Data: see list of accelerated functions associated with the processing of PDSCH TB(s), per section 5.1.3.2.2 8
• DM-RS: see list of accelerated functions associated with the processing of PDSCH DM-RS, per section 9
5.1.3.2.2. 10
• PT-RS: see list of accelerated functions listed in section 5.1.3.2.6.  11
 12
PDCCH: 13
• Data: see list of accelerated functions associated with the processing of PDCCH TB(s), per section 5.1.3.2.3 14
• DM-RS: see list of accelerated functions associated with the processing of PDCCH DM-RS, per section 15
5.1.3.2.3 16
 17
SSB: 18
• PSS + SSS: see list of accelerated functions associated with the processing of PSS/SSS, per section 5.1.3.2.4 19
• PBCH DM-RS: see list of accelerated functions associated with the processing of PBCH DM-RS, per section 20
5.1.3.2.4 21
• PBCH: see list of accelerated functions associated with the processing of PBCH TB(s), per section 5.1.3.2.4 22
 23
CSI-RS: 24
• see list of accelerated functions listed in section 5.1.3.2.5 25
 26

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ.            44
                   O-RAN.WG6.AAL-GAnP.0-v02.00 TS

The AAL_DOWNLINK_HIGH-PHY Profile is executed in inline acceleration mode. 1
L2+
TB CRC attachment
CB segmentation +
CRC attachment
LDPC encoding
Rate matching
CB concatenation
Scrambling
Modulation
Layer mapping
Precoding*
O-RAN FH (7-2x lower layer split)
CRC attachment
Polar encoding
Rate matching
Scrambling
Modulation
(QPSK)
PBCH payload
generation
TB CRC
attachment
Polar encoding
Rate matching
Scrambling
Modulation
(QPSK)
Data
scrambling
Precoding*
Modulation
CSI-RS/TRS
PDSCH TB(s)
PDCCH (DCI)
PBCH TB
IQ compression*
Precoding* Precoding*
Sequence
generation
PDSCH DM-RS
/PT-RS
Modulation
Sequence
generation
PDCCH DM-RS
Sequence
Generation
Modulation
PSS/SSS
PBCH DM-RS
IQ compression* IQ compression* IQ compression*
RE mapping RE mapping RE mapping
Sequence
Generation
Modulation
RE mapping
 2
Figure 5.13 AAL_DOWNLINK_ HIGH-PHY Profile 3
5.1.3.4 O-DU AAL Profiles for Uplink 4
5.1.3.4.1 AAL_PUSCH_FEC 5
Figure 5.11 highlights the set of accelerated functions that define the AAL_PUSCH_FEC Profile. These include  6
• PUSCH Rate De-matching 7
• LDPC Decoder  8
• CRC Check 9
 10
The AAL_PUSCH_FEC Profile is implemented as a look aside accelerator. The AAL_PUSCH_FEC Profile will 11
support both Transport Block and Code Block operations.   12

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ .           45
O-RAN.WG6.AAL-GAnP.0-v03.00 TS
 1
Figure 5.14 AAL_PUSCH_FEC Profile 2
5.1.3.4.2 AAL_PUSCH_HIGH-PHY 3
Figure 5.12 highlights the set of accelerated functions that defines the AAL_PUSCH_HIGH-PHY Profile, which 4
includes the processing of PUSCH data (with or without UCI). 5
The set of accelerated functions associated with the processing of PUSCH data is as follows: 6
• IQ decompression1 7
• RE de-mapping 8
• Channel estimation 9
• Channel equalization 10
• Transform precoding (optional- only required for DFT-s-OFDM waveform) 11
• Demodulation 12
• Descrambling 13
• Rate de-matching 14
• LDPC decoding 15
• CRC check 16
 17
The AAL_PUSCH_HIGH-PHY Profile is executed in inline acceleration mode. 18
 19
L2 +
TB CRC check
LDPC decoding
Rate dematching
Descrambling
Demodulation
Channel
equalization
RE demapping
O-RAN FH (7-2x lower layer split)
PUSCH
UL data
IDFT for DFT-s-
OFDM
PUCCH format 1
UCI
Preamble
detection +
delay estimation
IFFT
Peak search
Root sequence
correlation
Noise estimation
Channel
estimation
SRS
IQ
decompression*
Channel
estimation
Channel
estimation
Channel
equalization
Demodulation
PUCCH format 0
UCI
Sequence
detection
CRC check
Polar/Block decoding
Rate dematching
Descrambling
Demodulation
Channel equalization
PUCCH format 2/3/4
UCI
IDFT for DFT-s-OFDM
Channel estimation
PRACH
Sequence
detection
PT-RS
RE demapping RE demapping RE demapping RE demapping RE demapping RE demapping
IQ
decompression*
IQ
decompression* IQ decompression* IQ
decompression*
IQ
decompression*
IQ
decompression*
CB CRC + CB
desegmentation
CB
deconcatentation

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ.            46
                   O-RAN.WG6.AAL-GAnP.0-v02.00 TS

 1
 2
Figure 5.15 AAL_PUSCH_HIGH-PHY Profile 3
 4
5.1.3.4.3 AAL_PUCCH_HIGH-PHY 5
Figure 5.13, Figure 5.14 and Figure 5.15 highlight the set of accelerated functions that defines the 6
AAL_PUCCH_HIGH-PHY Profile, which includes the processing of UCI. 7
The set of accelerated functions associated with the processing of PUCCH UCI depends on the PUCCH format being 8
configured by the application.  9
5.1.3.4.3.1 PUCCH format 0 10
The set of accelerated functions associated with the processing of PUCCH UCI using PUCCH format 0 is as follows: 11
• IQ decompression1 12
• RE de-mapping 13
• Sequence detection 14
L2 +
O-RAN FH (7-2x lower layer split)
PUCCH format 1
UCI
Preamble
detection +
delay estimation
IFFT
Peak search
Root sequence
correlation
Noise estimation
Channel
estimation
SRS
Channel
estimation
Channel
equalization
Demodulation
PUCCH format 0
UCI
Sequence
detection
CRC check
Polar/Block decoding
Rate dematching
Descrambling
Demodulation
Channel equalization
PUCCH format 2/3/4
UCI
IDFT for DFT-s-OFDM
Channel estimation
PRACH
Sequence
detection
PT-RS
RE demapping RE demapping RE demapping RE demapping RE demapping RE demapping
IQ
decompression*
IQ
decompression* IQ decompression* IQ
decompression*
IQ
decompression*
IQ
decompression*
CB
deconcatentation
Descrambling
PUSCH
UL data
IQ decompression*
CB CRC check + CB
desegmentation
TB CRC check
LDPC decoding
Rate dematching
Demodulation
IDFT for
 DFT-s-OFDM
Channel
equalization
Channel estimation
RE demapping

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ .           47
O-RAN.WG6.AAL-GAnP.0-v03.00 TS
 1
Figure 5.16 AAL_PUCCH_HIGH-PHY Profile (PUCCH format 0) 2
 3
5.1.3.4.3.2 PUCCH format 1 4
The set of accelerated functions associated with the processing of PUCCH UCI using PUCCH format 1 is as follows: 5
• IQ decompression1 6
• RE de-mapping 7
• Channel estimation 8
• Channel equalization 9
• Demodulation 10
 11
L2 +
O-RAN FH (7-2x lower layer split)
PUCCH format 1
UCI
Preamble
detection +
delay estimation
IFFT
Peak search
Root sequence
correlation
Noise estimation
Channel
estimation
SRS
Channel
estimation
Channel
equalization
Demodulation
PUCCH format 0
UCI
Sequence
detection
CRC check
Polar/Block decoding
Rate dematching
Descrambling
Demodulation
Channel equalization
PUCCH format 2/3/4
UCI
IDFT for DFT-s-OFDM
Channel estimation
PRACH
Sequence
detection
PT-RS
RE demapping RE demapping RE demapping RE demapping RE demapping
IQ
decompression*
IQ
decompression* IQ decompression* IQ
decompression*
IQ
decompression*
IQ
decompression*
RE demapping
TB CRC check
LDPC decoding
CB
deconcatentation
Rate dematching
Descrambling
Demodulation
Channel
equalization
RE demapping
PUSCH
UL data
IDFT for
DFT-s-OFDM
IQ decompression*
Channel estimation
CB CRC check + CB
desegmentation

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ.            48
                   O-RAN.WG6.AAL-GAnP.0-v02.00 TS

 1
Figure 5.17 AAL_PUCCH_HIGH-PHY Profile (PUCCH format 1) 2
 3
5.1.3.4.3.3 PUCCH format 2/3/4 4
The set of accelerated functions associated with the processing of PUCCH UCI using PUCCH format 2/3/4 is as 5
follows: 6
• IQ decompression1 7
• RE de-mapping 8
• Channel estimation 9
• Channel equalization 10
• Transform precoding (optional- only required for DFT-s-OFDM waveform) 11
• Demodulation 12
• Descrambling 13
• Rate de-matching 14
• Polar/Block decoding 15
• CRC check 16
 17
L2 +
O-RAN FH (7-2x lower layer split)
PUCCH format 1
UCI
Preamble
detection +
delay estimation
IFFT
Peak search
Root sequence
correlation
Noise estimation
Channel
estimation
SRS
Channel
estimation
Channel
equalization
Demodulation
PUCCH format 0
UCI
Sequence
detection
CRC check
Polar/Block decoding
Rate dematching
Descrambling
Demodulation
Channel equalization
PUCCH format 2/3/4
UCI
IDFT for DFT-s-OFDM
Channel estimation
PRACH
Sequence
detection
PT-RS
RE demapping RE demapping RE demapping RE demapping
IQ
decompression*
IQ
decompression* IQ decompression* IQ
decompression*
IQ
decompression*
IQ
decompression*
RE demapping RE demapping
TB CRC check
LDPC decoding
CB
deconcatentation
Rate dematching
Descrambling
Demodulation
Channel
equalization
RE demapping
PUSCH
UL data
IDFT for
DFT-s-OFDM
IQ decompression*
Channel estimation
CB CRC check + CB
desegmentation

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ .           49
O-RAN.WG6.AAL-GAnP.0-v03.00 TS
 1
 2
Figure 5.18 AAL_PUCCH_HIGH-PHY Profile (PUCCH format 2/3/4) 3
The AAL_ PUCCH_ HIGH -PHY profile is executed in inline acceleration mode. 4
5.1.3.4.4 AAL_PRACH_HIGH-PHY 5
Figure 5.16 highlights the set of accelerated functions that defines the AAL_PRACH_HIGH-PHY Profile. 6
The set of accelerated functions associated with the processing of PRACH preamble is as follows: 7
• IQ decompression1 8
• RE de-mapping 9
• Root sequence generation and correlation  10
• IFFT 11
• Noise estimation 12
• Peak search for power delay profile 13
• Preamble detection and delay/timing advance estimation 14
L2 +
O-RAN FH (7-2x lower layer split)
PUCCH format 1
UCI
Preamble
detection +
delay estimation
IFFT
Peak search
Root sequence
correlation
Noise estimation
Channel
estimation
SRS
Channel
estimation
Channel
equalization
Demodulation
PUCCH format 0
UCI
Sequence
detection
CRC check
Polar/Block decoding
Rate dematching
Descrambling
Demodulation
Channel equalization
PUCCH format 2/3/4
UCI
IDFT for DFT-s-OFDM
Channel estimation
PRACH
Sequence
detection
PT-RS
RE demapping RE demapping RE demapping RE demapping
IQ
decompression*
IQ
decompression* IQ decompression* IQ
decompression*
IQ
decompression*
IQ
decompression*
RE demapping RE demapping
TB CRC check
LDPC decoding
CB
deconcatentation
Rate dematching
Descrambling
Demodulation
Channel
equalization
RE demapping
PUSCH
UL data
IDFT for
DFT-s-OFDM
IQ decompression*
Channel estimation
CB CRC check + CB
desegmentation

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ.            50
                   O-RAN.WG6.AAL-GAnP.0-v02.00 TS

 1
 2
Figure 5.19 AAL_PRACH_HIGH-PHY Profile 3
The AAL_PRACH_HIGH-PHY Profile is executed in inline acceleration mode.  4
5.1.3.4.5 AAL_SRS_HIGH-PHY 5
Figure 5.17 highlights the set of accelerated functions that defines the AAL_SRS_HIGH-PHY Profile. 6
The set of accelerated functions associated with the processing of SRS is as follows: 7
• IQ decompression1 8
• RE de-mapping 9
• Channel estimation 10
 11
L2 +
O-RAN FH (7-2x lower layer split)
PUCCH format 1
UCI
Preamble
detection +
delay estimation
IFFT
Peak search
Root sequence
correlation
Noise estimation
Channel
estimation
SRS
Channel
estimation
Channel
equalization
Demodulation
PUCCH format 0
UCI
Sequence
detection
CRC check
Polar/Block decoding
Rate dematching
Descrambling
Demodulation
Channel equalization
PUCCH format 2/3/4
UCI
IDFT for DFT-s-OFDM
Channel estimation
PRACH
Sequence
detection
PT-RS
RE demapping RE demapping RE demapping RE demapping
IQ
decompression*
IQ
decompression* IQ decompression* IQ
decompression*
IQ
decompression*
IQ
decompression*
RE demapping RE demapping
TB CRC check
LDPC decoding
CB
deconcatentation
Rate dematching
Descrambling
Demodulation
Channel
equalization
RE demapping
PUSCH
UL data
IDFT for
DFT-s-OFDM
IQ decompression*
Channel estimation
CB CRC check + CB
desegmentation

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ .           51
O-RAN.WG6.AAL-GAnP.0-v03.00 TS
 1
Figure 5.20 AAL_SRS_HIGH-PHY Profile 2
The AAL_SRS_ HIGH-PHY Profile is executed in inline acceleration mode. 3
5.1.3.4.6 AAL_PT-RS-UL_HIGH-PHY 4
Figure 5.18 highlights the set of accelerated functions that defines the AAL_PT-RS-UL_HIGH-PHY Profile. 5
The set of accelerated functions associated with the processing of PT-RS-UL sequence is as follows: 6
• IQ decompression1 7
• RE de-mapping 8
• Sequence detection 9
L2 +
O-RAN FH (7-2x lower layer split)
PUCCH format 1
UCI
Preamble
detection +
delay estimation
IFFT
Peak search
Root sequence
correlation
Noise estimation
Channel
estimation
SRS
Channel
estimation
Channel
equalization
Demodulation
PUCCH format 0
UCI
Sequence
detection
CRC check
Polar/Block decoding
Rate dematching
Descrambling
Demodulation
Channel equalization
PUCCH format 2/3/4
UCI
IDFT for DFT-s-OFDM
Channel estimation
PRACH
Sequence
detection
PT-RS
RE demapping RE demapping RE demapping RE demapping
IQ
decompression*
IQ
decompression* IQ decompression* IQ
decompression*
IQ
decompression*
IQ
decompression*
RE demapping RE demapping
TB CRC check
LDPC decoding
CB
deconcatentation
Rate dematching
Descrambling
Demodulation
Channel
equalization
RE demapping
PUSCH
UL data
IDFT for
DFT-s-OFDM
IQ decompression*
Channel estimation
CB CRC check + CB
desegmentation

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ.            52
                   O-RAN.WG6.AAL-GAnP.0-v02.00 TS

 1
 2
Figure 5.21 AAL_PT-RS-UL_HIGH-PHY profile 3
The AAL_PT-RS-UL_HIGH-PHY profile is executed in inline acceleration mode. 4
5.1.3.4.7 AAL_UPLINK_HIGH-PHY 5
Figure 5.20 highlights the set of accelerated functions that defines the AAL_UPLINK_HIGH-PHY Profile, this profile 6
includes the aggregation of all the individual uplink channel profiles as follows: 7
PUSCH: 8
• Data: see list of accelerated functions associated with the processing of PUSCH data, per section 5.1.3.3.2 9
• DM-RS:  see list of accelerated functions listed in section 5.1.3.3.6, implemented to process DM-RS IQ 10
samples. 11
• PT-RS: see list of accelerated functions listed in section 5.1.3.3.6 12
 13
PUCCH: 14
• Format 0: see list of accelerated functions listed in section 5.1.3.3.3.1 15
• Format 1:  16
o UCI: see list of accelerated functions listed in section 5.1.3.3.3.2 17
o DM-RS: see list of accelerated functions listed in section 5.1.3.3.6, implemented to process DM-RS 18
IQ samples. 19
• Formats 2/3/4: 20
o UCI: see list of accelerated functions listed in section 5.1.3.3.3.3 21
o DM-RS: see list of accelerated functions listed in section 5.1.3.3.6, implemented to process DM-RS 22
IQ samples. 23
 24
PRACH: 25
• see list of accelerated functions listed in section 5.1.3.3.4 26
L2 +
O-RAN FH (7-2x lower layer split)
PUCCH format 1
UCI
Preamble
detection +
delay estimation
IFFT
Peak search
Root sequence
correlation
Noise estimation
Channel
estimation
SRS
Channel
estimation
Channel
equalization
Demodulation
PUCCH format 0
UCI
Sequence
detection
CRC check
Polar/Block decoding
Rate dematching
Descrambling
Demodulation
Channel equalization
PUCCH format 2/3/4
UCI
IDFT for DFT-s-OFDM
Channel estimation
PRACH
Sequence
detection
PT-RS-UL
RE demapping RE demapping RE demapping RE demapping
IQ
decompression*
IQ
decompression* IQ decompression* IQ
decompression*
IQ
decompression*
IQ
decompression*
RE demapping RE demapping
TB CRC check
LDPC decoding
CB
deconcatentation
Rate dematching
Descrambling
Demodulation
Channel
equalization
RE demapping
PUSCH
UL data
IDFT for
DFT-s-OFDM
IQ decompression*
Channel estimation
CB CRC check + CB
desegmentation

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ .           53
O-RAN.WG6.AAL-GAnP.0-v03.00 TS
 1
SRS: 2
• see list of accelerated functions listed in section 5.1.3.3.5 3
 4
The AAL_UPLINK_HIGH-PHY Profile is executed in inline acceleration mode. 5
 6
L2+
TB CRC check
CB CRC + CB
desegmentation
LDPC decoding
Rate
dematching
CB de-
concatenation
Descrambling
Demodulation
O-RAN FH (7-2x lower layer split)
PUSCH Data
PUCCH
Format 0
UCI
IQ decompression*
Sequence
detection
PUSCH
DM-RS/
PT-RS
De-
modulation
PUCCH
Format 1
UCI
RE demapping RE demapping
Channel
equalization
IDFT for DFT-s
OFDM
Channel
estimation
Sequence
detection
RE demapping
Channel
Estimation
Channel
equalization
IQ
decompression* IQ decompression*
De-
modulation
PUCCH
Format 2/3/4
UCI
RE demapping
Channel
Estimation
Channel
equalization
IQ decompression*
IDFT for
DFT-s OFDM
CRC Check
Polar/Block
decoding
Rate
dematching
De-
scrambling
Peak search
RE demapping
Root Sequence
correlation
IFFT
IQ
decompression*
Noise
estimation
Preamble
detection &
delay
estimation
SRS
RE demapping
Sequence
detection
IQ
decompression*
PRACH
Sequence
detection
PUCCH
Format 1
DM-RS
Sequence
detection
PUCCH
Format
2/3/4
DM-RS
 7
Figure 5.22 AAL_UPLINK_ HIGH-PHY Profile  8
 9
5.1.3.5 O-DU AAL profiles for mMTC  10
5.1.3.5.1 AAL_NPDSCH_FEC 11
Figure 5.19 highlights the set of accelerated functions that define the AAL_NPDSCH_FEC Profile. These include 12
• CRC Generation  13
• Tail-Biting Convolutional Coding 14
• Rate Matching 15
The AAL_NPDSCH_FEC Profile is implemented as a look aside accelerator. 16

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ.            54
                   O-RAN.WG6.AAL-GAnP.0-v02.00 TS

 1
 2
Figure 5.23 AAL_NPDSCH_FEC Profile 3
5.1.3.5.2 AAL_NPDCCH_FEC 4
Figure 5.20 highlights the set of accelerated functions that define the AAL_NPDCCH_FEC Profile. These include 5
• CRC Generation  6
• Tail-Biting Convolutional Coding 7
• Rate Matching 8
The AAL_NPDCCH_FEC Profile is implemented as a look aside accelerator. 9
L2+
TB CRC attachment
Tail Biting
Convolutional
Coding
Rate matching
CB concatenation
Scrambling
Modulation
Layer mapping
Precoding*
RE mapping
O-RAN FH (7-2x lower layer split)
CRC attachment
Tail Biting
Convolutional
Coding
Rate matching
Scrambling
Modulation
(QPSK)
PBCH payload
generation
Tail Biting
Convolutional
Coding
Rate Matching
Scrambling
CRC
attachment
Layer Mapping
Modulation
Precoding*
Sequence
Generation
NPRS/NWUS
NPDSCH TB(s)
N PDCCH (DCI)
NPBCH TB
Modulation
IQ compression*
Precoding* Precoding*
Sequence
Generation
Modulation
NPSS/NSSS/
NRS
RE mapping RE mappingRE mapping
IQ compression* IQ compression* IQ compression*

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ .           55
O-RAN.WG6.AAL-GAnP.0-v03.00 TS
 1
Figure 5.24 AAL_NPDCCH_FEC Profile 2
5.1.3.5.3 AAL_NPBCH_FEC 3
Figure 5.21 highlights the set of accelerated functions that define the AAL_NPBCH_FEC Profile. These include 4
• CRC Generation  5
• Tail-Biting Convolutional Coding 6
• Rate Matching 7
The AAL_NPBCH_FEC Profile is implemented as a look aside accelerator. 8
L2+
TB CRC attachment
Tail Biting
Convolutional
Coding
Rate matching
CB concatenation
Scrambling
Modulation
Layer mapping
Precoding*
RE mapping
O-RAN FH (7-2x lower layer split)
CRC attachment
Tail Biting
Convolutional
Coding
Rate matching
Scrambling
Modulation
(QPSK)
PBCH payload
generation
Tail Biting
Convolutional
Coding
Rate Matching
Scrambling
CRC
attachment
Layer Mapping
Modulation
Precoding*
Sequence
Generation
NPRS/NWUS
NPDSCH TB(s)
N PDCCH (DCI)
NPBCH TB
Modulation
IQ compression*
Precoding* Precoding*
Sequence
Generation
Modulation
NPSS/NSSS/
NRS
RE mapping RE mappingRE mapping
IQ compression* IQ compression* IQ compression*

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ.            56
                   O-RAN.WG6.AAL-GAnP.0-v02.00 TS

 1
Figure 5.25 AAL_NPBCH_FEC Profile 2
5.1.3.5.4 AAL_NPUSCH_FEC 3
Figure 5.22 highlights the set of accelerated functions that define the AAL_NPUSCH_FEC Profile. These include 4
• CRC Generation  5
• Turbo Decoding 6
• Rate Matching 7
The AAL_NPUSCH_FEC Profile is implemented as a look aside accelerator. 8
L2+
TB CRC attachment
Tail Biting
Convolutional
Coding
Rate matching
CB concatenation
Scrambling
Modulation
Layer mapping
Precoding*
RE mapping
O-RAN FH (7-2x lower layer split)
CRC attachment
Tail Biting
Convolutional
Coding
Rate matching
Scrambling
Modulation
(QPSK)
PBCH payload
generation
Tail Biting
Convolutional
Coding
Rate Matching
Scrambling
CRC
attachment
Layer Mapping
Modulation
Precoding*
Sequence
Generation
NPRS/NWUS
NPDSCH TB(s)
N PDCCH (DCI)
NPBCH TB
Modulation
IQ compression*
Precoding* Precoding*
Sequence
Generation
Modulation
NPSS/NSSS/
NRS
RE mapping RE mappingRE mapping
IQ compression* IQ compression* IQ compression*

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ .           57
O-RAN.WG6.AAL-GAnP.0-v03.00 TS
L2 +
CRC check
Turbo decoding
Rate dematching
Descrambling
Demodulation
Channel
equalization
RE demapping
O-RAN FH (7-2x lower layer split)
NPUSCH
UL data
IDFT for DFT-s-
OFDM
Preamble
detection +
delay estimation
IFFT
Peak search
Root sequence
correlation
Noise estimation
IQ
decompression*
Channel
estimation
DMRS with PUSCH
Format 1 and
Format 2
Channel
Estimation
AC-NACK detection
Channel decoding
Rate dematching
Descrambling
Demodulation
Channel equalization
PUSCH Format 2
UCI
Channel estimation
NPRACH
RE demapping RE demapping RE demapping
IQ
decompression* IQ decompression* IQ
decompression*
Layer
Demapping
 1
Figure 5.26 AAL_NPUSCH_FEC Profile 2
5.2   O-CU AAL Profiles  3
The O-CU AAL profiles shall be part of further study for O-RAN WG6.  4
 5
  6

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ.            58
                   O-RAN.WG6.AAL-GAnP.0-v02.00 TS

Annex ZZZ: O-RAN Adopter License Agreement 1
BY DOWNLOADING, USING OR OTHERWISE ACCESSING ANY O-RAN SPECIFICATION, ADOPTER 2
AGREES TO THE TERMS OF THIS AGREEMENT. 3
This O-RAN Adopter License Agreement (the “Agreement”) is made by and between the O-RAN Alliance and the entity 4
that downloads, uses or otherwise accesses any O-RAN Specification, including its Affiliates (the “Adopter”). 5
This is a license agreement for entities who wish to adopt any O-RAN Specification. 6
Section 1: DEFINITIONS 7
1.1 “Affiliate” means an entity that directly or indirectly controls, is controlled by, or is under common control with 8
another entity, so long as such control exists. For the purpose of t his Section, “Control” means beneficial ownership of 9
fifty (50%) percent or more of the voting stock or equity in an entity. 10
1.2 “Compliant Implementation” means any system, device, method or operation (whether implemented in hardware, 11
software or combinations thereof) that fully conforms to a Final Specification. 12
1.3 “Adopter(s)” means all entities, who are not Members, Contributors or Academic Contributors, including their 13
Affiliates, who wish to download, use or otherwise access O-RAN Specifications. 14
1.4 “Minor Update” means an update or revision to an O-RAN Specification published by O-RAN Alliance that does not 15
add any significant new features or functionality and remains interoperable with the prior version of an O -RAN 16
Specification. The term “O-RAN Specifications” includes Minor Updates. 17
1.5 “Necessary Claims” means those claims of all present and future patents and patent applications, other than design 18
patents and design registrations, throughout the world, which (i) are owned or otherwise licensable  by a Member, 19
Contributor or Academic Contributor during the term of its Member, Contributor or Academic Contributorship; (ii) such 20
Member, Contributor or Academic Contributor has the right to grant a license without the payment of consideration to a 21
third party; and (iii) are necessarily infringed by a Compliant Implementation (without considering any Contributions not 22
included in the Final Specification). A claim is necessarily infringed only when it is not possible on technical (but not 23
commercial) grounds, taking into account normal technical practice and the state of the art generally available at the date 24
any Final Specification was published by the O -RAN Alliance or the date the patent claim first came into existence, 25
whichever last occurred, to make,  sell, lease, otherwise dispose of, repair, use or operate a Compliant Implementation 26
without infringing that claim. For the avoidance of doubt in exceptional cases where a Final Specification can only be 27
implemented by technical solutions, all of which infringe patent claims, all such patent claims shall be considered 28
Necessary Claims. 29
1.6 “Defensive Suspension” means for the purposes of any license grant pursuant to Section 3, Member, Contributor, 30
Academic Contributor, Adopter, or any of their Affiliates,  may have the discretion to include in their license a term 31
allowing the licensor to suspend the license against a licensee who brings a patent infringement suit against the licensing 32
Member, Contributor, Academic Contributor, Adopter, or any of their Affiliates. 33
Section 2: COPYRIGHT LICENSE 34
2.1 Subject to the terms and conditions of this Agreement, O -RAN Alliance hereby grants to Adopter a nonexclusive, 35
nontransferable, irrevocable, non-sublicensable, worldwide copyright license to obtain, use and modify O -RAN 36
Specifications, but not to further distribute such O -RAN Specification in any modified or unmodified way, solely in 37
furtherance of implementations of an ORAN 38
Specification. 39
2.2 Adopter shall not use O-RAN Specifications except as expressly set forth in this Agreement or in a separate written 40
agreement with O-RAN Alliance. 41
Section 3: FRAND LICENSE 42
3.1 Members, Contributors and Academic Contributors and their Affiliates are prepared to grant based on a separate 43
Patent License Agreement to each Ad opter under Fair Reasonable And Non- Discriminatory (FRAND) terms and 44
conditions with or without compensation (royalties) a nonexclusive, non -transferable, irrevocable (but subject to 45
Defensive Suspension), non-sublicensable, worldwide patent license under their Necessary Claims to make, have made, 46

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ .           59
O-RAN.WG6.AAL-GAnP.0-v03.00 TS
use, import, offer to sell, lease, sell and otherwise distribute Compliant Implementations; provided, however, that such 1
license shall not extend: (a) to any part or function of a product in which a Compliant Implementation is incorporated that 2
is not itself part of the Compliant Implementation; or (b) to any Adopter if that Adopter is not making a reciprocal grant 3
to Members, Contributors and Academic Contributors, as set forth in Section 3.3. For the avoidance of doubt, the 4
foregoing licensing commitment includes the distribution by the Adopter’s distributors and the use by the Adopter’s 5
customers of such licensed Compliant Implementations. 6
3.2 Notwithstanding the above, if any Member, Contributor or Academic Contributor, Adopter or their Affiliates has 7
reserved the right to charge a FRAND royalty or other fee for its license of Necessary Claims to Adopter, then Adopter 8
is entitled to charge a FRAND royalty or other fee to such Member, Contributor or Academic Contributor, Adopter and 9
its Affiliates for its license of Necessary Claims to its licensees. 10
3.3 Adopter, on behalf of itself and its Affiliates, shall be prepared to grant based on a separate Patent License Agreement 11
to each Members, Contributors, Academic Contributors, Adopters and their Affiliates under Fair Reasonable And Non-12
Discriminatory (FRAND) terms and conditions with or without compensation (royalties) a nonexclusive, non-13
transferable, irrevocable (but subject to Defensive Suspension), non-sublicensable, worldwide patent license under their 14
Necessary Claims to make, have made, use, import, offer to sell, lease, sell and otherwise distribute Compliant 15
Implementations; provided, however, that such license will not extend: (a) to any part or function of a product in which a 16
Compliant Implementation is incorporated that is not itself part of the Compliant Implementation; or (b) to any Members, 17
Contributors, Academic Contributors, Adopters and their Affiliates that is not making a reciprocal grant to Adopt er, as 18
set forth in Section 3.1. For the avoidance of doubt, the foregoing licensing commitment includes the distribution by the 19
Members’, Contributors’, Academic Contributors’, Adopters’ and their Affiliates’ distributors and the use by the 20
Members’, Contributors’, Academic Contributors’, Adopters’ and their Affiliates’ customers of such licensed Compliant 21
Implementations. 22
Section 4: TERM AND TERMINATION 23
4.1 This Agreement shall remain in force, unless early terminated according to this Section 4. 24
4.2 O-RAN Alliance on behalf of its Members, Contributors and Academic Contributors may terminate this Agreement 25
if Adopter materially breaches this Agreement and does not cure or is not capable of curing such breach within thirty (30) 26
days after being given notice specifying the breach. 27
4.3 Sections 1, 3, 5 - 11 of this Agreement shall survive any termination of this Agreement. Under surviving Section 3, 28
after termination of this Agreement, Adopter will continue to grant licenses (a) to entities who become Adopters after the 29
date of termination; and (b) for future versions of ORAN Specifications that are backwards compatible with the version 30
that was current as of the date of termination. 31
Section 5: CONFIDENTIALITY 32
Adopter will use the same care and discretion to a void disclosure, publication, and dissemination of O -RAN 33
Specifications to third parties, as Adopter employs with its own confidential information, but no less than reasonable care. 34
Any disclosure by Adopter to its Affiliates, contractors and consultants s hould be subject to an obligation of 35
confidentiality at least as restrictive as those contained in this Section. The foregoing obligation shall not apply to any 36
information which is: (1) rightfully known by Adopter without any limitation on use or disclosure prior to disclosure; (2) 37
publicly available through no fault of Adopter; (3) rightfully received without a duty of confidentiality; (4) disclosed by 38
O-RAN Alliance or a Member, Contributor or Academic Contributor to a third party without a duty of confidentiality on 39
such third party; (5) independently developed by Adopter; (6) disclosed pursuant to the order of a court or other authorized 40
governmental body, or as required by law, provided that Adopter provides reasonable prior written notice to O -RAN 41
Alliance, and cooperates with O-RAN Alliance and/or the applicable Member, Contributor or Academic Contributor to 42
have the opportunity to oppose any such order; or (7) disclosed by Adopter with O-RAN Alliance’s prior written approval. 43
Section 6: INDEMNIFICATION 44
Adopter shall indemnify, defend, and hold harmless the O -RAN Alliance, its Members, Contributors or Academic 45
Contributors, and their employees, and agents and their respective successors, heirs and assigns (the “Indemnitees”), 46
against any liability, damage, loss, or expense (including reasonable attorneys’ fees and expenses) incurred by or imposed 47
upon any of the Indemnitees in connection with any claims, suits, investigations, actions, demands or judgments arising 48
out of Adopter’s use of the licensed O-RAN Specifications or Adopter’s commercialization of products that comply with 49
O-RAN Specifications. 50

________________________________________________________________________________________________

Copyright © 2022 by the O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in the Annex ZZZ.            60
                   O-RAN.WG6.AAL-GAnP.0-v02.00 TS

Section 7: LIMITATIONS ON LIABILITY; NO WARRANTY 1
EXCEPT FOR BREACH OF CONFIDENTIALITY, ADOPTER’S BREACH OF SECTION 3, AND ADOPTER’S 2
INDEMNIFICATION OBLIGATIONS, IN NO EVENT SHALL ANY PARTY BE LIABLE TO ANY OTHER PARTY 3
OR THIRD PARTY FOR ANY INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE OR CONSEQUENTIAL 4
DAMAGES RESULTING FROM ITS PERFORMANCE OR NON-PERFORMANCE UNDER THIS AGREEMENT, 5
IN EACH CASE WHETHER UNDER CONTRACT, TORT, WARRANTY, OR OTHERWISE, AND WHETHER OR 6
NOT SUCH PARTY HAD ADVANCE NOTICE OF THE POSSIBILITY OF SUCH DAMAGES. O-RAN 7
SPECIFICATIONS ARE PROVIDED “AS IS” WITH NO WARRANTIES OR CONDITIONS WHATSOEVER, 8
WHETHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE.  THE O -RAN ALLIANCE AND THE 9
MEMBERS, CONTRIBUTORS OR ACADEMIC CONTRIBUTORS EXPRESSLY DISCLAIM ANY WARRANTY 10
OR CONDITION OF MERCHANTABILITY, SECURITY, SATISFACTORY QUALITY, NONINFRINGEMENT, 11
FITNESS FOR ANY PARTICULAR PURPOSE, ERROR -FREE OPERATION, OR ANY WARRANTY OR 12
CONDITION FOR O-RAN SPECIFICATIONS. 13
Section 8: ASSIGNMENT 14
Adopter may not assign the Agreement or any of its rights or obligations under this Agreement or make any grants or 15
other sublicenses to this Agreement, except as expressly authorized here under, without having first received the prior, 16
written consent of the O-RAN Alliance, which consent may be withheld in O -RAN Alliance’s sole discretion. O-RAN 17
Alliance may freely assign this Agreement. 18
Section 9: THIRD-PARTY BENEFICIARY RIGHTS 19
Adopter acknowledges and agrees that Members, Contributors and Academic Contributors (including future Members, 20
Contributors and Academic Contributors) are entitled to rights as a third-party beneficiary under this Agreement, 21
including as licensees under Section 3. 22
Section 10: BINDING ON AFFILIATES 23
Execution of this Agreement by Adopter in its capacity as a legal entity or association constitutes that legal entity’s or 24
association’s agreement that its Affiliates are likewise bound to the obligations that are applicable to Adopter hereunder 25
and are also entitled to the benefits of the rights of Adopter hereunder. 26
Section 11: GENERAL 27
This Agreement is governed by the laws of Germany without regard to its conflict or choice of law provisions.  28
This Agreement constitutes the entire agreement between the parties as to its express subject matter and expressly 29
supersedes and replaces any prior or contemporaneous agreements between the parties, whether written or oral, relating 30
to the subject matter of this Agreement.  31
Adopter, on behalf of itself and its Affiliates, agrees to comply at all times with all applicable laws, rules and regulations 32
with respect to its and its Affiliates’ performance under this Agreement, including without limitation, export control and 33
antitrust laws. Without limiting the generality of the foregoing, Adopter acknowledges that this Agreement prohibits any 34
communication that would violate the antitrust laws. 35
By execution hereof, no form of any partnership, joint venture or other special relationship is created between Adopter, 36
or O -RAN Alliance or its Members, Contributors or Academic Contributors. Except as expressly set forth in this 37
Agreement, no party is authorized to make any commitment on behalf of Adopter, or O -RAN Alliance or its Members, 38
Contributors or Academic Contributors. 39
In the event that any provision of this Agreement conflicts with governing law or if any provision is held to be null, void 40
or otherwise ineffective or invalid by a court of competent jurisdiction, (i) such provisions will be deemed stricken from 41
the contract, and (ii) the remaining terms, provisions, covenants and restrictions of this Agreement will remain in full 42
force and effect. 43
Any failure by a party or third party beneficiary to insist upon or enforce performance by another party of any of the 44
provisions of this Agreement or to exercise any rights or remedies under this Agreement or otherwise by law shall not be 45
construed as a waiver or relinquishment to any extent of the other parties’ or third party beneficiary’s right to assert or 46
rely upon any such provision, right  or remedy in that or any other instance; rather the same shall be a nd remain in full 47
force and effect.  48