#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Dec 24 16:38:16 2018
# Process ID: 14536
# Current directory: E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.runs/synth_1
# Command line: vivado.exe -log Basys3_CPU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Basys3_CPU.tcl
# Log file: E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.runs/synth_1/Basys3_CPU.vds
# Journal file: E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Basys3_CPU.tcl -notrace
Command: synth_design -top Basys3_CPU -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8256 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 359.543 ; gain = 99.855
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Basys3_CPU' [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Basys3_CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'top_CPU' [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/top_CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v:3]
	Parameter _add bound to: 6'b000000 
	Parameter _sub bound to: 6'b000001 
	Parameter _addiu bound to: 6'b000010 
	Parameter _and bound to: 6'b010000 
	Parameter _andi bound to: 6'b010001 
	Parameter _ori bound to: 6'b010010 
	Parameter _xori bound to: 6'b010011 
	Parameter _sll bound to: 6'b011000 
	Parameter _slti bound to: 6'b100110 
	Parameter _slt bound to: 6'b100111 
	Parameter _sw bound to: 6'b110000 
	Parameter _lw bound to: 6'b110001 
	Parameter _beq bound to: 6'b110100 
	Parameter _bne bound to: 6'b110101 
	Parameter _bltz bound to: 6'b110110 
	Parameter _j bound to: 6'b111000 
	Parameter _jr bound to: 6'b111001 
	Parameter _jal bound to: 6'b111010 
	Parameter _halt bound to: 6'b111111 
INFO: [Synth 8-155] case statement is not full and has no default [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v:95]
INFO: [Synth 8-155] case statement is not full and has no default [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v:131]
INFO: [Synth 8-155] case statement is not full and has no default [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v:173]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v:3]
WARNING: [Synth 8-350] instance 'ControlUnit' of module 'ControlUnit' requires 20 connections, but only 19 given [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/top_CPU.v:57]
INFO: [Synth 8-6157] synthesizing module 'PC' [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (2#1) [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/InstructionMemory.v:23]
INFO: [Synth 8-3876] $readmem data file 'E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/test_instructions.txt' is read successfully [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/InstructionMemory.v:33]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (3#1) [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/InstructionMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (4#1) [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/RegisterFile.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'WriteReg' does not match port width (5) of module 'RegisterFile' [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/top_CPU.v:76]
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/DataMemory.v:23]
WARNING: [Synth 8-4767] Trying to implement RAM 'RAM_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "RAM_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (6#1) [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtend' [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ImmediateExtend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtend' (7#1) [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ImmediateExtend.v:23]
INFO: [Synth 8-6157] synthesizing module 'IR' [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/IR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IR' (8#1) [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/IR.v:23]
INFO: [Synth 8-6157] synthesizing module 'DFF_32bits' [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/DFF_32bits.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DFF_32bits' (9#1) [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/DFF_32bits.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux4_32bits' [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Mux4_32bits.v:23]
INFO: [Synth 8-226] default block is never used [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Mux4_32bits.v:33]
INFO: [Synth 8-6155] done synthesizing module 'Mux4_32bits' (10#1) [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Mux4_32bits.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux4_5bits' [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Mux4_5bits.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux4_5bits' (11#1) [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Mux4_5bits.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'out' does not match port width (5) of module 'Mux4_5bits' [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/top_CPU.v:120]
INFO: [Synth 8-6157] synthesizing module 'Mux2_32bits' [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Mux2_32bits.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux2_32bits' (12#1) [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Mux2_32bits.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_CPU' (13#1) [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/top_CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'Four_LED' [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Four_LED.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (14#1) [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'Counter4' [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Counter4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Counter4' (15#1) [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Counter4.v:23]
INFO: [Synth 8-6157] synthesizing module 'Hex_To_7Seg' [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Hex_To_7Seg.v:23]
INFO: [Synth 8-226] default block is never used [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Hex_To_7Seg.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Hex_To_7Seg' (16#1) [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Hex_To_7Seg.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux4_4bits' [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Mux4_4bits.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux4_4bits' (17#1) [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Mux4_4bits.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Four_LED' (18#1) [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Four_LED.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux4_16bits' [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Mux4_16bits.v:23]
INFO: [Synth 8-226] default block is never used [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Mux4_16bits.v:33]
INFO: [Synth 8-6155] done synthesizing module 'Mux4_16bits' (19#1) [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Mux4_16bits.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Basys3_CPU' (20#1) [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Basys3_CPU.v:23]
WARNING: [Synth 8-3331] design Four_LED has unconnected port reset
WARNING: [Synth 8-3331] design DFF_32bits has unconnected port Reset
WARNING: [Synth 8-3331] design IR has unconnected port IRWre
WARNING: [Synth 8-3331] design ControlUnit has unconnected port sign
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 420.262 ; gain = 160.574
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Mux_WriteReg:in3[4] to constant 0 [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/top_CPU.v:118]
WARNING: [Synth 8-3295] tying undriven pin Mux_WriteReg:in3[3] to constant 0 [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/top_CPU.v:118]
WARNING: [Synth 8-3295] tying undriven pin Mux_WriteReg:in3[2] to constant 0 [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/top_CPU.v:118]
WARNING: [Synth 8-3295] tying undriven pin Mux_WriteReg:in3[1] to constant 0 [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/top_CPU.v:118]
WARNING: [Synth 8-3295] tying undriven pin Mux_WriteReg:in3[0] to constant 0 [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/top_CPU.v:118]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 420.262 ; gain = 160.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 420.262 ; gain = 160.574
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/constrs_1/new/multi_cpu.xdc]
Finished Parsing XDC File [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/constrs_1/new/multi_cpu.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/constrs_1/new/multi_cpu.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Basys3_CPU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Basys3_CPU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 758.980 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 758.980 ; gain = 499.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 758.980 ; gain = 499.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 758.980 ; gain = 499.293
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ControlUnit'
INFO: [Synth 8-5544] ROM "PCWre" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "state" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE5 |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE3 |                              010 |                              110
                  iSTATE |                              011 |                              111
                 iSTATE2 |                              100 |                              010
                 iSTATE4 |                              101 |                              011
                 iSTATE6 |                              110 |                              100
                 iSTATE1 |                              111 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ControlUnit'
WARNING: [Synth 8-327] inferring latch for variable 'op_signals_reg' [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v:128]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 758.980 ; gain = 499.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 37    
	                8 Bit    Registers := 64    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	  20 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 36    
	   2 Input      8 Bit        Muxes := 60    
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 2     
	  20 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 93    
	   4 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 48    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ControlUnit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	  20 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 2     
	  20 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
Module RegisterFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 31    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module DataMemory 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 64    
+---Muxes : 
	   4 Input      8 Bit        Muxes := 36    
	   2 Input      8 Bit        Muxes := 60    
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 58    
	   4 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 48    
Module ImmediateExtend 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module IR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DFF_32bits 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Mux4_32bits 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module Mux4_5bits 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module Mux2_32bits 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module top_CPU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
Module clk_div 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Counter4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module Mux4_4bits 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module Four_LED 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module Mux4_16bits 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element top_CPU/ALUoutDR/out_reg was removed.  [E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/DFF_32bits.v:32]
INFO: [Synth 8-5545] ROM "top_CPU/ALU/zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[14]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[13]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[12]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[11]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[10]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[9]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[8]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[7]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[6]
WARNING: [Synth 8-3332] Sequential element (top_CPU/ControlUnit/op_signals_reg[11]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/ControlUnit/op_signals_reg[8]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[31]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[30]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[29]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[28]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[27]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[26]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[25]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[24]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[23]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[22]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[21]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[20]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[19]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[18]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[17]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[16]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[15]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[14]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[13]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[12]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[11]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[10]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[9]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[8]) is unused and will be removed from module Basys3_CPU.
WARNING: [Synth 8-3332] Sequential element (top_CPU/PC/currentIAddr_reg_rep[7]) is unused and will be removed from module Basys3_CPU.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 758.980 ; gain = 499.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|InstructionMemory | p_0_out    | 128x8         | LUT            | 
|InstructionMemory | p_0_out    | 128x8         | LUT            | 
|InstructionMemory | p_0_out    | 128x8         | LUT            | 
|InstructionMemory | p_0_out    | 128x8         | LUT            | 
|Basys3_CPU        | p_0_out    | 128x8         | LUT            | 
|Basys3_CPU        | p_0_out    | 128x8         | LUT            | 
|Basys3_CPU        | p_0_out    | 128x8         | LUT            | 
|Basys3_CPU        | p_0_out    | 128x8         | LUT            | 
+------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:54 . Memory (MB): peak = 758.980 ; gain = 499.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:55 . Memory (MB): peak = 758.980 ; gain = 499.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:57 . Memory (MB): peak = 820.324 ; gain = 560.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:58 . Memory (MB): peak = 820.324 ; gain = 560.637
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:58 . Memory (MB): peak = 820.324 ; gain = 560.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:58 . Memory (MB): peak = 820.324 ; gain = 560.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:00:58 . Memory (MB): peak = 820.324 ; gain = 560.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:59 . Memory (MB): peak = 820.324 ; gain = 560.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:00:59 . Memory (MB): peak = 820.324 ; gain = 560.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    43|
|3     |LUT1   |     4|
|4     |LUT2   |   115|
|5     |LUT3   |   304|
|6     |LUT4   |    65|
|7     |LUT5   |   347|
|8     |LUT6   |  1589|
|9     |MUXF7  |   548|
|10    |MUXF8  |     1|
|11    |FDCE   |  1034|
|12    |FDRE   |   674|
|13    |LD     |    16|
|14    |IBUF   |     5|
|15    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+-------------+------+
|      |Instance         |Module       |Cells |
+------+-----------------+-------------+------+
|1     |top              |             |  4759|
|2     |  Four_LED       |Four_LED     |    49|
|3     |    Counter4     |Counter4     |     8|
|4     |    clk_div      |clk_div      |    41|
|5     |  top_CPU        |top_CPU      |  4691|
|6     |    ADR          |DFF_32bits   |    94|
|7     |    ALU          |ALU          |    52|
|8     |    BDR          |DFF_32bits_0 |    41|
|9     |    ControlUnit  |ControlUnit  |   559|
|10    |    DBDR         |DFF_32bits_1 |    64|
|11    |    DataMemory   |DataMemory   |  1472|
|12    |    IR           |IR           |   301|
|13    |    PC           |PC           |   160|
|14    |    RegisterFile |RegisterFile |  1932|
+------+-----------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:59 . Memory (MB): peak = 820.324 ; gain = 560.637
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 55 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:47 . Memory (MB): peak = 820.324 ; gain = 221.918
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:00:59 . Memory (MB): peak = 820.324 ; gain = 560.637
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 613 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LD => LDCE: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
98 Infos, 68 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:04 . Memory (MB): peak = 820.324 ; gain = 573.645
INFO: [Common 17-1381] The checkpoint 'E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.runs/synth_1/Basys3_CPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Basys3_CPU_utilization_synth.rpt -pb Basys3_CPU_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 820.324 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Dec 24 16:39:29 2018...
