Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Apr 26 18:07:12 2018
| Host         : Arodyslaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Main_timing_summary_routed.rpt -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.346        0.000                      0                  143        0.170        0.000                      0                  143        4.500        0.000                       0                    83  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.346        0.000                      0                  143        0.170        0.000                      0                  143        4.500        0.000                       0                    83  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.346ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.346ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/r_Clk_Count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 1.861ns (50.648%)  route 1.813ns (49.352%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.552     5.073    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X35Y53         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  UART_RX_INST/r_Clk_Count_reg[1]/Q
                         net (fo=5, routed)           0.870     6.399    UART_RX_INST/r_Clk_Count_reg_n_0_[1]
    SLICE_X32Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.055 r  UART_RX_INST/r_Clk_Count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.055    UART_RX_INST/r_Clk_Count_reg[4]_i_2_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  UART_RX_INST/r_Clk_Count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.169    UART_RX_INST/r_Clk_Count_reg[8]_i_2_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  UART_RX_INST/r_Clk_Count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.283    UART_RX_INST/r_Clk_Count_reg[12]_i_2_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.505 r  UART_RX_INST/r_Clk_Count_reg[13]_i_4/O[0]
                         net (fo=1, routed)           0.944     8.448    UART_RX_INST/r_Clk_Count_reg[13]_i_4_n_7
    SLICE_X34Y55         LUT6 (Prop_lut6_I2_O)        0.299     8.747 r  UART_RX_INST/r_Clk_Count[13]_i_2/O
                         net (fo=1, routed)           0.000     8.747    UART_RX_INST/r_Clk_Count[13]
    SLICE_X34Y55         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.434    14.775    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X34Y55         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[13]/C
                         clock pessimism              0.273    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X34Y55         FDRE (Setup_fdre_C_D)        0.081    15.094    UART_RX_INST/r_Clk_Count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  6.346    

Slack (MET) :             6.392ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/r_Clk_Count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 0.828ns (23.228%)  route 2.737ns (76.772%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.552     5.073    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X35Y53         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.456     5.529 f  UART_RX_INST/r_Clk_Count_reg[1]/Q
                         net (fo=5, routed)           1.040     6.569    UART_RX_INST/r_Clk_Count_reg_n_0_[1]
    SLICE_X33Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.693 f  UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_4/O
                         net (fo=2, routed)           0.444     7.137    UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_4_n_0
    SLICE_X33Y53         LUT6 (Prop_lut6_I1_O)        0.124     7.261 f  UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_2/O
                         net (fo=23, routed)          1.253     8.514    UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_2_n_0
    SLICE_X33Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.638 r  UART_RX_INST/r_Clk_Count[9]_i_1/O
                         net (fo=1, routed)           0.000     8.638    UART_RX_INST/r_Clk_Count[9]
    SLICE_X33Y55         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.435    14.776    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X33Y55         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[9]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X33Y55         FDRE (Setup_fdre_C_D)        0.031    15.030    UART_RX_INST/r_Clk_Count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                          -8.638    
  -------------------------------------------------------------------
                         slack                                  6.392    

Slack (MET) :             6.432ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/r_Clk_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 1.767ns (49.296%)  route 1.817ns (50.704%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.552     5.073    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X35Y53         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  UART_RX_INST/r_Clk_Count_reg[1]/Q
                         net (fo=5, routed)           0.870     6.399    UART_RX_INST/r_Clk_Count_reg_n_0_[1]
    SLICE_X32Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.055 r  UART_RX_INST/r_Clk_Count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.055    UART_RX_INST/r_Clk_Count_reg[4]_i_2_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  UART_RX_INST/r_Clk_Count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.169    UART_RX_INST/r_Clk_Count_reg[8]_i_2_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.408 r  UART_RX_INST/r_Clk_Count_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.948     8.355    UART_RX_INST/r_Clk_Count_reg[12]_i_2_n_5
    SLICE_X34Y55         LUT6 (Prop_lut6_I2_O)        0.302     8.657 r  UART_RX_INST/r_Clk_Count[11]_i_1/O
                         net (fo=1, routed)           0.000     8.657    UART_RX_INST/r_Clk_Count[11]
    SLICE_X34Y55         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.434    14.775    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X34Y55         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[11]/C
                         clock pessimism              0.273    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X34Y55         FDRE (Setup_fdre_C_D)        0.077    15.090    UART_RX_INST/r_Clk_Count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                  6.432    

Slack (MET) :             6.453ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clk_Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/r_Clk_Count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 0.828ns (25.228%)  route 2.454ns (74.772%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.553     5.074    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X33Y55         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  UART_RX_INST/r_Clk_Count_reg[12]/Q
                         net (fo=4, routed)           0.835     6.365    UART_RX_INST/r_Clk_Count_reg_n_0_[12]
    SLICE_X33Y54         LUT6 (Prop_lut6_I2_O)        0.124     6.489 f  UART_RX_INST/r_Clk_Count[13]_i_7/O
                         net (fo=2, routed)           0.563     7.052    UART_RX_INST/r_Clk_Count[13]_i_7_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.176 f  UART_RX_INST/r_Clk_Count[13]_i_3/O
                         net (fo=14, routed)          0.429     7.606    UART_RX_INST/r_Clk_Count[13]_i_3_n_0
    SLICE_X31Y55         LUT5 (Prop_lut5_I1_O)        0.124     7.730 r  UART_RX_INST/r_Clk_Count[13]_i_1__0/O
                         net (fo=14, routed)          0.626     8.356    UART_RX_INST/r_Clk_Count[13]_i_1__0_n_0
    SLICE_X31Y55         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.435    14.776    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X31Y55         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[0]/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X31Y55         FDRE (Setup_fdre_C_CE)      -0.205    14.809    UART_RX_INST/r_Clk_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                          -8.356    
  -------------------------------------------------------------------
                         slack                                  6.453    

Slack (MET) :             6.492ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/r_Clk_Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.828ns (23.465%)  route 2.701ns (76.535%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.552     5.073    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X35Y53         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.456     5.529 f  UART_RX_INST/r_Clk_Count_reg[1]/Q
                         net (fo=5, routed)           1.040     6.569    UART_RX_INST/r_Clk_Count_reg_n_0_[1]
    SLICE_X33Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.693 f  UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_4/O
                         net (fo=2, routed)           0.444     7.137    UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_4_n_0
    SLICE_X33Y53         LUT6 (Prop_lut6_I1_O)        0.124     7.261 f  UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_2/O
                         net (fo=23, routed)          1.217     8.478    UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_2_n_0
    SLICE_X34Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.602 r  UART_RX_INST/r_Clk_Count[6]_i_1/O
                         net (fo=1, routed)           0.000     8.602    UART_RX_INST/r_Clk_Count[6]
    SLICE_X34Y54         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.434    14.775    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X34Y54         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[6]/C
                         clock pessimism              0.273    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X34Y54         FDRE (Setup_fdre_C_D)        0.081    15.094    UART_RX_INST/r_Clk_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                          -8.602    
  -------------------------------------------------------------------
                         slack                                  6.492    

Slack (MET) :             6.527ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clk_Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/r_Clk_Count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.828ns (25.650%)  route 2.400ns (74.350%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.553     5.074    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X33Y55         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  UART_RX_INST/r_Clk_Count_reg[12]/Q
                         net (fo=4, routed)           0.835     6.365    UART_RX_INST/r_Clk_Count_reg_n_0_[12]
    SLICE_X33Y54         LUT6 (Prop_lut6_I2_O)        0.124     6.489 f  UART_RX_INST/r_Clk_Count[13]_i_7/O
                         net (fo=2, routed)           0.563     7.052    UART_RX_INST/r_Clk_Count[13]_i_7_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.176 f  UART_RX_INST/r_Clk_Count[13]_i_3/O
                         net (fo=14, routed)          0.429     7.606    UART_RX_INST/r_Clk_Count[13]_i_3_n_0
    SLICE_X31Y55         LUT5 (Prop_lut5_I1_O)        0.124     7.730 r  UART_RX_INST/r_Clk_Count[13]_i_1__0/O
                         net (fo=14, routed)          0.572     8.302    UART_RX_INST/r_Clk_Count[13]_i_1__0_n_0
    SLICE_X34Y55         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.434    14.775    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X34Y55         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[11]/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X34Y55         FDRE (Setup_fdre_C_CE)      -0.169    14.829    UART_RX_INST/r_Clk_Count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -8.302    
  -------------------------------------------------------------------
                         slack                                  6.527    

Slack (MET) :             6.527ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clk_Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/r_Clk_Count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.828ns (25.650%)  route 2.400ns (74.350%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.553     5.074    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X33Y55         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  UART_RX_INST/r_Clk_Count_reg[12]/Q
                         net (fo=4, routed)           0.835     6.365    UART_RX_INST/r_Clk_Count_reg_n_0_[12]
    SLICE_X33Y54         LUT6 (Prop_lut6_I2_O)        0.124     6.489 f  UART_RX_INST/r_Clk_Count[13]_i_7/O
                         net (fo=2, routed)           0.563     7.052    UART_RX_INST/r_Clk_Count[13]_i_7_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.176 f  UART_RX_INST/r_Clk_Count[13]_i_3/O
                         net (fo=14, routed)          0.429     7.606    UART_RX_INST/r_Clk_Count[13]_i_3_n_0
    SLICE_X31Y55         LUT5 (Prop_lut5_I1_O)        0.124     7.730 r  UART_RX_INST/r_Clk_Count[13]_i_1__0/O
                         net (fo=14, routed)          0.572     8.302    UART_RX_INST/r_Clk_Count[13]_i_1__0_n_0
    SLICE_X34Y55         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.434    14.775    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X34Y55         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[13]/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X34Y55         FDRE (Setup_fdre_C_CE)      -0.169    14.829    UART_RX_INST/r_Clk_Count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -8.302    
  -------------------------------------------------------------------
                         slack                                  6.527    

Slack (MET) :             6.537ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clk_Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/r_Clk_Count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 0.828ns (26.022%)  route 2.354ns (73.978%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.553     5.074    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X33Y55         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  UART_RX_INST/r_Clk_Count_reg[12]/Q
                         net (fo=4, routed)           0.835     6.365    UART_RX_INST/r_Clk_Count_reg_n_0_[12]
    SLICE_X33Y54         LUT6 (Prop_lut6_I2_O)        0.124     6.489 f  UART_RX_INST/r_Clk_Count[13]_i_7/O
                         net (fo=2, routed)           0.563     7.052    UART_RX_INST/r_Clk_Count[13]_i_7_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.176 f  UART_RX_INST/r_Clk_Count[13]_i_3/O
                         net (fo=14, routed)          0.429     7.606    UART_RX_INST/r_Clk_Count[13]_i_3_n_0
    SLICE_X31Y55         LUT5 (Prop_lut5_I1_O)        0.124     7.730 r  UART_RX_INST/r_Clk_Count[13]_i_1__0/O
                         net (fo=14, routed)          0.526     8.256    UART_RX_INST/r_Clk_Count[13]_i_1__0_n_0
    SLICE_X35Y53         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.434    14.775    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X35Y53         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[1]/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X35Y53         FDRE (Setup_fdre_C_CE)      -0.205    14.793    UART_RX_INST/r_Clk_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.793    
                         arrival time                          -8.256    
  -------------------------------------------------------------------
                         slack                                  6.537    

Slack (MET) :             6.537ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clk_Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/r_Clk_Count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 0.828ns (26.022%)  route 2.354ns (73.978%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.553     5.074    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X33Y55         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  UART_RX_INST/r_Clk_Count_reg[12]/Q
                         net (fo=4, routed)           0.835     6.365    UART_RX_INST/r_Clk_Count_reg_n_0_[12]
    SLICE_X33Y54         LUT6 (Prop_lut6_I2_O)        0.124     6.489 f  UART_RX_INST/r_Clk_Count[13]_i_7/O
                         net (fo=2, routed)           0.563     7.052    UART_RX_INST/r_Clk_Count[13]_i_7_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.176 f  UART_RX_INST/r_Clk_Count[13]_i_3/O
                         net (fo=14, routed)          0.429     7.606    UART_RX_INST/r_Clk_Count[13]_i_3_n_0
    SLICE_X31Y55         LUT5 (Prop_lut5_I1_O)        0.124     7.730 r  UART_RX_INST/r_Clk_Count[13]_i_1__0/O
                         net (fo=14, routed)          0.526     8.256    UART_RX_INST/r_Clk_Count[13]_i_1__0_n_0
    SLICE_X35Y53         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.434    14.775    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X35Y53         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[2]/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X35Y53         FDRE (Setup_fdre_C_CE)      -0.205    14.793    UART_RX_INST/r_Clk_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.793    
                         arrival time                          -8.256    
  -------------------------------------------------------------------
                         slack                                  6.537    

Slack (MET) :             6.537ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clk_Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/r_Clk_Count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 0.828ns (26.022%)  route 2.354ns (73.978%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.553     5.074    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X33Y55         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  UART_RX_INST/r_Clk_Count_reg[12]/Q
                         net (fo=4, routed)           0.835     6.365    UART_RX_INST/r_Clk_Count_reg_n_0_[12]
    SLICE_X33Y54         LUT6 (Prop_lut6_I2_O)        0.124     6.489 f  UART_RX_INST/r_Clk_Count[13]_i_7/O
                         net (fo=2, routed)           0.563     7.052    UART_RX_INST/r_Clk_Count[13]_i_7_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.176 f  UART_RX_INST/r_Clk_Count[13]_i_3/O
                         net (fo=14, routed)          0.429     7.606    UART_RX_INST/r_Clk_Count[13]_i_3_n_0
    SLICE_X31Y55         LUT5 (Prop_lut5_I1_O)        0.124     7.730 r  UART_RX_INST/r_Clk_Count[13]_i_1__0/O
                         net (fo=14, routed)          0.526     8.256    UART_RX_INST/r_Clk_Count[13]_i_1__0_n_0
    SLICE_X35Y53         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.434    14.775    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X35Y53         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[3]/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X35Y53         FDRE (Setup_fdre_C_CE)      -0.205    14.793    UART_RX_INST/r_Clk_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.793    
                         arrival time                          -8.256    
  -------------------------------------------------------------------
                         slack                                  6.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 UART_RX_INST/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/buff_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.181%)  route 0.134ns (48.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.561     1.444    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X29Y53         FDRE                                         r  UART_RX_INST/r_RX_Byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  UART_RX_INST/r_RX_Byte_reg[0]/Q
                         net (fo=5, routed)           0.134     1.720    UART_RX_INST/r_RX_Byte_reg_n_0_[0]
    SLICE_X31Y53         FDRE                                         r  UART_RX_INST/buff_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.829     1.957    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X31Y53         FDRE                                         r  UART_RX_INST/buff_reg[24]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X31Y53         FDRE (Hold_fdre_C_D)         0.070     1.549    UART_RX_INST/buff_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 UART_RX_INST/buff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/ledBuff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.562     1.445    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  UART_RX_INST/buff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  UART_RX_INST/buff_reg[8]/Q
                         net (fo=1, routed)           0.110     1.696    UART_RX_INST/L[8]
    SLICE_X30Y50         FDRE                                         r  UART_RX_INST/ledBuff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.830     1.958    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  UART_RX_INST/ledBuff_reg[8]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.063     1.521    UART_RX_INST/ledBuff_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 UART_RX_INST/r_Bit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/r_RX_Byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.870%)  route 0.096ns (34.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.561     1.444    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X28Y53         FDRE                                         r  UART_RX_INST/r_Bit_Index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  UART_RX_INST/r_Bit_Index_reg[0]/Q
                         net (fo=8, routed)           0.096     1.682    UART_RX_INST/r_Bit_Index[0]
    SLICE_X29Y53         LUT6 (Prop_lut6_I3_O)        0.045     1.727 r  UART_RX_INST/r_RX_Byte[1]_i_1/O
                         net (fo=1, routed)           0.000     1.727    UART_RX_INST/r_RX_Byte[1]_i_1_n_0
    SLICE_X29Y53         FDRE                                         r  UART_RX_INST/r_RX_Byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.831     1.958    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X29Y53         FDRE                                         r  UART_RX_INST/r_RX_Byte_reg[1]/C
                         clock pessimism             -0.501     1.457    
    SLICE_X29Y53         FDRE (Hold_fdre_C_D)         0.092     1.549    UART_RX_INST/r_RX_Byte_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 UART_RX_INST/buff_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/ledBuff_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.561     1.444    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X31Y53         FDRE                                         r  UART_RX_INST/buff_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  UART_RX_INST/buff_reg[25]/Q
                         net (fo=1, routed)           0.110     1.695    UART_RX_INST/buff_reg_n_0_[25]
    SLICE_X31Y53         FDRE                                         r  UART_RX_INST/ledBuff_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.829     1.957    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X31Y53         FDRE                                         r  UART_RX_INST/ledBuff_reg[25]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X31Y53         FDRE (Hold_fdre_C_D)         0.072     1.516    UART_RX_INST/ledBuff_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 UART_RX_INST/buff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/ledBuff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.562     1.445    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  UART_RX_INST/buff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  UART_RX_INST/buff_reg[1]/Q
                         net (fo=1, routed)           0.110     1.696    UART_RX_INST/buff_reg_n_0_[1]
    SLICE_X29Y50         FDRE                                         r  UART_RX_INST/ledBuff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.832     1.959    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  UART_RX_INST/ledBuff_reg[1]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.072     1.517    UART_RX_INST/ledBuff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 UART_RX_INST/r_Bit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/r_RX_Byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.177%)  route 0.099ns (34.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.561     1.444    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X28Y53         FDRE                                         r  UART_RX_INST/r_Bit_Index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  UART_RX_INST/r_Bit_Index_reg[0]/Q
                         net (fo=8, routed)           0.099     1.685    UART_RX_INST/r_Bit_Index[0]
    SLICE_X29Y53         LUT6 (Prop_lut6_I4_O)        0.045     1.730 r  UART_RX_INST/r_RX_Byte[2]_i_1/O
                         net (fo=1, routed)           0.000     1.730    UART_RX_INST/r_RX_Byte[2]_i_1_n_0
    SLICE_X29Y53         FDRE                                         r  UART_RX_INST/r_RX_Byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.831     1.958    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X29Y53         FDRE                                         r  UART_RX_INST/r_RX_Byte_reg[2]/C
                         clock pessimism             -0.501     1.457    
    SLICE_X29Y53         FDRE (Hold_fdre_C_D)         0.092     1.549    UART_RX_INST/r_RX_Byte_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 UART_TX_INST/r_Bit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_INST/r_Bit_Index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.786%)  route 0.142ns (43.214%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.590     1.473    UART_TX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X61Y88         FDRE                                         r  UART_TX_INST/r_Bit_Index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  UART_TX_INST/r_Bit_Index_reg[0]/Q
                         net (fo=4, routed)           0.142     1.756    UART_TX_INST/r_Bit_Index_reg_n_0_[0]
    SLICE_X62Y88         LUT6 (Prop_lut6_I3_O)        0.045     1.801 r  UART_TX_INST/r_Bit_Index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.801    UART_TX_INST/r_Bit_Index[1]_i_1_n_0
    SLICE_X62Y88         FDRE                                         r  UART_TX_INST/r_Bit_Index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.861     1.989    UART_TX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  UART_TX_INST/r_Bit_Index_reg[1]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X62Y88         FDRE (Hold_fdre_C_D)         0.092     1.603    UART_TX_INST/r_Bit_Index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 UART_RX_INST/buff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/ledBuff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.562     1.445    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X30Y51         FDRE                                         r  UART_RX_INST/buff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  UART_RX_INST/buff_reg[10]/Q
                         net (fo=1, routed)           0.110     1.719    UART_RX_INST/L[10]
    SLICE_X30Y50         FDRE                                         r  UART_RX_INST/ledBuff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.830     1.958    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  UART_RX_INST/ledBuff_reg[10]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.059     1.520    UART_RX_INST/ledBuff_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 UART_RX_INST/buff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/ledBuff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.562     1.445    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X30Y51         FDRE                                         r  UART_RX_INST/buff_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  UART_RX_INST/buff_reg[11]/Q
                         net (fo=1, routed)           0.110     1.719    UART_RX_INST/L[11]
    SLICE_X30Y50         FDRE                                         r  UART_RX_INST/ledBuff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.830     1.958    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  UART_RX_INST/ledBuff_reg[11]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.052     1.513    UART_RX_INST/ledBuff_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 UART_RX_INST/buff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/ledBuff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.562     1.445    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X30Y52         FDRE                                         r  UART_RX_INST/buff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  UART_RX_INST/buff_reg[2]/Q
                         net (fo=1, routed)           0.110     1.719    UART_RX_INST/buff_reg_n_0_[2]
    SLICE_X30Y52         FDRE                                         r  UART_RX_INST/ledBuff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.830     1.958    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X30Y52         FDRE                                         r  UART_RX_INST/ledBuff_reg[2]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X30Y52         FDRE (Hold_fdre_C_D)         0.063     1.508    UART_RX_INST/ledBuff_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { r_CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  r_CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y50   UART_RX_INST/buff_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y51   UART_RX_INST/buff_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y51   UART_RX_INST/buff_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y51   UART_RX_INST/buff_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y52   UART_RX_INST/buff_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y51   UART_RX_INST/buff_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y51   UART_RX_INST/buff_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y50   UART_RX_INST/buff_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y53   UART_RX_INST/buff_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y89   UART_TX_INST/FSM_sequential_r_SM_Main_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y88   UART_TX_INST/FSM_sequential_r_SM_Main_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y89   UART_TX_INST/FSM_sequential_r_SM_Main_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y88   UART_TX_INST/r_Bit_Index_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y88   UART_TX_INST/r_Bit_Index_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y88   UART_TX_INST/r_Bit_Index_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y87   UART_TX_INST/r_Clk_Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y87   UART_TX_INST/r_Clk_Count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y87   UART_TX_INST/r_Clk_Count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y87   UART_TX_INST/r_Clk_Count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y50   UART_RX_INST/buff_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y51   UART_RX_INST/buff_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y51   UART_RX_INST/buff_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y51   UART_RX_INST/buff_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y52   UART_RX_INST/buff_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y51   UART_RX_INST/buff_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y51   UART_RX_INST/buff_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y50   UART_RX_INST/buff_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y53   UART_RX_INST/buff_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y53   UART_RX_INST/buff_reg[25]/C



