{'name': u':Kai Huang', 'title': u':Associate Professor', 'photo': u'http://mypage.zju.edu.cn/attachments/25/1027033020-35444310.jpg', 'pos': './mypage.zju.edu.cn/en|kai_huang', 'intro': [u'\n\t\t', u'\n\t\t\t', u'Profile', u'\n\t\t\t', u'\n\t\t\t', u'Kai Huang', u'\r\n', u'Ph.D, Associate Professor\xa0', u'\r\n', u'Department of Information Science and Electronic Engineering', u'\r\n', u'Zhejiang University', u'\r\n', u'No.38 Zheda Road, Hangzhou 310027, China', u'\r\n', u'Email: ', u'huangk@vlsi.zju.edu.cn', u'\r\n', u'\xa0', u'\r\n', u'\xa0', u'\r\n', u'2003 - 2008 ', u'\r\nPhD in Electronics Engineering ', u'\r\nZhejiang University, Hangzhou, Zhejiang Province, China ', u'\r\n(Supervisor: Prof. Xiaolang Yan)', u'\r\n(Dissertation: Research on Application Specific MPSoC Design Flow and Methodology)', u'\r\n', u'\xa0', u'\r\n', u'2006: TIMA Laboratory, France', u'\r\nJoin the project of Simulink-Based MPSoC Design Flow. It is a project cooperating with TIMA Laboratory (France), National Seoul University (Korea) and Federal University of Rio Grande do Sul (Brazil).', u'\r\n', u'\r\n2010: VERIMAG Laboratory, France', u'\r\nJoin BIP team and working for European Project SMECY and PRO3D, researching on modeling MPSoC hardware and software.', u'\r\n\xa0', u'\r\n', u'Honors &\xa0Awards:', u'\r\n', u'Second Grade Award for Progress in Science and Technology, China (2009)', u'\r\n', u'First Grade Award\xa0for Science and Technology of The Chinese Institute of\xa0Electronics (2008)', u'\r\n', u'Best Paper Nomination of', u' DAC 07 ', u'(2007)', u'\r\n', u'\xa0', u'\n\t\t\t', u'\n\t\t', u'        \t\t', u'\n\t\t\t', u'Research work', u'\n\t\t\t', u'\n\t\t\t', u'(A)\tComputer Architecture. Study and research on the architecture of General purpose CPU, DSP or ASIP. Research on SoC architecture from systematic view and specific application requirement.\r\n(B)\tMPSoC Design Flow and Tool. Study and research on MPSoC design from algorithm level to RTL implementation. It involves some hot points: HW/SW Codesign, Parallel Architecture exploration, Task partition strategies, performance estimation, and so on. \r\n(C)\tIC Design and Verification methodology. Study and research on fast and accurate IC design. It also includes the whole and effective verification on targeted design.\r\n', u'\n\t\t\t', u'\n\t\t', u'        \t\t', u'\n\t\t\t', u'Contact', u'\n\t\t\t', u'\n\t\t\tPhone:', u'\n\t\t\tE-mail:huangk@vlsi.zju.edu.cn', u'\n\t\t\t', u'\n\t\t', u'\n        \t\t\t\n\t'], 'department': u':Zhejiang University', 'homepage': 'http://mypage.zju.edu.cn/en/kai_huang'}
