Release 13.4 - xst O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.62 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.62 secs
 
--> Reading design: divisorFrecuencia.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "divisorFrecuencia.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "divisorFrecuencia"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : divisorFrecuencia
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Fernando\Desktop\SimulacionesX\RelojDigital\divisorFrecuenciaSeg.v" into library work
Parsing module <divisorFrecuenciaSeg>.
Analyzing Verilog file "C:\Users\Fernando\Desktop\SimulacionesX\RelojDigital\divisorFrecuenciaMin.v" into library work
Parsing module <divisorFrecuenciaMin>.
Analyzing Verilog file "C:\Users\Fernando\Desktop\SimulacionesX\RelojDigital\divisorFrecuenciaHor.v" into library work
Parsing module <divisorFrecuenciaHor>.
Analyzing Verilog file "C:\Users\Fernando\Desktop\SimulacionesX\RelojDigital\DivisorFrecuencia.v" into library work
Parsing module <divisorFrecuencia>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <divisorFrecuencia>.

Elaborating module <divisorFrecuenciaSeg>.
WARNING:HDLCompiler:872 - "C:\Users\Fernando\Desktop\SimulacionesX\RelojDigital\divisorFrecuenciaSeg.v" Line 25: Using initial value of retraso since it is never assigned
WARNING:HDLCompiler:413 - "C:\Users\Fernando\Desktop\SimulacionesX\RelojDigital\divisorFrecuenciaSeg.v" Line 36: Result of 28-bit expression is truncated to fit in 27-bit target.

Elaborating module <divisorFrecuenciaMin>.
WARNING:HDLCompiler:872 - "C:\Users\Fernando\Desktop\SimulacionesX\RelojDigital\divisorFrecuenciaMin.v" Line 25: Using initial value of retraso since it is never assigned

Elaborating module <divisorFrecuenciaHor>.
WARNING:HDLCompiler:872 - "C:\Users\Fernando\Desktop\SimulacionesX\RelojDigital\divisorFrecuenciaHor.v" Line 25: Using initial value of retraso since it is never assigned

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <divisorFrecuencia>.
    Related source file is "c:/users/fernando/desktop/simulacionesx/relojdigital/divisorfrecuencia.v".
    Summary:
	no macro.
Unit <divisorFrecuencia> synthesized.

Synthesizing Unit <divisorFrecuenciaSeg>.
    Related source file is "c:/users/fernando/desktop/simulacionesx/relojdigital/divisorfrecuenciaseg.v".
    Found 1-bit register for signal <freq>.
    Found 27-bit register for signal <count>.
    Found 27-bit adder for signal <count[26]_GND_2_o_add_2_OUT> created at line 36.
    Found 27-bit comparator greater for signal <count[26]_GND_2_o_LessThan_2_o> created at line 34
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <divisorFrecuenciaSeg> synthesized.

Synthesizing Unit <divisorFrecuenciaMin>.
    Related source file is "c:/users/fernando/desktop/simulacionesx/relojdigital/divisorfrecuenciamin.v".
    Found 1-bit register for signal <freq>.
    Found 32-bit register for signal <count>.
    Found 32-bit adder for signal <count[31]_GND_3_o_add_2_OUT> created at line 36.
    Found 32-bit comparator greater for signal <count[31]_PWR_3_o_LessThan_2_o> created at line 34
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <divisorFrecuenciaMin> synthesized.

Synthesizing Unit <divisorFrecuenciaHor>.
    Related source file is "c:/users/fernando/desktop/simulacionesx/relojdigital/divisorfrecuenciahor.v".
    Found 1-bit register for signal <freq>.
    Found 38-bit register for signal <count>.
    Found 38-bit adder for signal <count[37]_GND_4_o_add_2_OUT> created at line 37.
    Found 38-bit comparator greater for signal <count[37]_PWR_4_o_LessThan_2_o> created at line 34
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  39 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <divisorFrecuenciaHor> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 27-bit adder                                          : 1
 32-bit adder                                          : 1
 38-bit adder                                          : 1
# Registers                                            : 6
 1-bit register                                        : 3
 27-bit register                                       : 1
 32-bit register                                       : 1
 38-bit register                                       : 1
# Comparators                                          : 3
 27-bit comparator greater                             : 1
 32-bit comparator greater                             : 1
 38-bit comparator greater                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <divisorFrecuenciaHor>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <divisorFrecuenciaHor> synthesized (advanced).

Synthesizing (advanced) Unit <divisorFrecuenciaMin>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <divisorFrecuenciaMin> synthesized (advanced).

Synthesizing (advanced) Unit <divisorFrecuenciaSeg>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <divisorFrecuenciaSeg> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 27-bit up counter                                     : 1
 32-bit up counter                                     : 1
 38-bit up counter                                     : 1
# Registers                                            : 3
 Flip-Flops                                            : 3
# Comparators                                          : 3
 27-bit comparator greater                             : 1
 32-bit comparator greater                             : 1
 38-bit comparator greater                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <divisorFrecuencia> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block divisorFrecuencia, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 100
 Flip-Flops                                            : 100

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : divisorFrecuencia.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 430
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 94
#      LUT2                        : 103
#      LUT3                        : 3
#      LUT4                        : 3
#      LUT5                        : 17
#      LUT6                        : 3
#      MUXCY                       : 105
#      VCC                         : 1
#      XORCY                       : 97
# FlipFlops/Latches                : 100
#      FD                          : 100
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 3
#      OBUF                        : 3

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             100  out of  18224     0%  
 Number of Slice LUTs:                  226  out of   9112     2%  
    Number used as Logic:               226  out of   9112     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    226
   Number with an unused Flip Flop:     126  out of    226    55%  
   Number with an unused LUT:             0  out of    226     0%  
   Number of fully used LUT-FF pairs:   100  out of    226    44%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                           4
 Number of bonded IOBs:                   4  out of    232     1%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 100   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.017ns (Maximum Frequency: 248.961MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 4.017ns (frequency: 248.961MHz)
  Total number of paths / destination ports: 5743 / 100
-------------------------------------------------------------------------
Delay:               4.017ns (Levels of Logic = 3)
  Source:            relojSeg/count_25 (FF)
  Destination:       relojSeg/freq (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: relojSeg/count_25 to relojSeg/freq
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   0.912  relojSeg/count_25 (relojSeg/count_25)
     LUT3:I0->O            2   0.205   0.961  relojSeg/count[26]_GND_2_o_LessThan_2_o_inv4_SW0 (N5)
     LUT6:I1->O           15   0.203   0.982  relojSeg/count[26]_GND_2_o_LessThan_2_o_inv5 (relojSeg/count[26]_GND_2_o_LessThan_2_o_inv)
     LUT2:I1->O            1   0.205   0.000  relojSeg/count_0_rstpot (relojSeg/count_0_rstpot)
     FD:D                      0.102          relojSeg/count_0
    ----------------------------------------
    Total                      4.017ns (1.162ns logic, 2.855ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            relojSeg/freq (FF)
  Destination:       clockseg (PAD)
  Source Clock:      clock rising

  Data Path: relojSeg/freq to clockseg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  relojSeg/freq (relojSeg/freq)
     OBUF:I->O                 2.571          clockseg_OBUF (clockseg)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    4.017|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.73 secs
 
--> 

Total memory usage is 177132 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    1 (   0 filtered)

