! Syntax highlighting patterns for SystemVerilog
!
! INSTALLATION
!
! Load this pattern by starting nedit with:
!
!       nedit -import <name of this file>
!
! Then, check that the patterns were loaded correctly, and choose Save Defaults
! from the Preferences menu.  The new patterns will now be incorporated into
! your own .nedit file, so the next time you start NEdit, you will no longer
! need to use -import.
!
! These comments will not appear in your ~/.nedit
!

nedit.highlightPatterns: SystemVerilog:1:0{\n\
		Comment:"/\\*":"\\*/"::Comment::\n\
		cplus comment:"//":"$"::Comment::\n\
		String Literals:"""":"""":"\\n":String::\n\
		preprocessor line:"^[ ]*`":"$"::Preprocessor::\n\
		Reserved WordsA:"(?<!\\Y)(module|endmodule|parameter|specify|endspecify|begin|end|initial|always|if|else|task|endtask|force|release|attribute|class|endclass|virtual|case|case[xz]|default|endattribute|endcase|endfunction|endprimitive|endtable|for|forever|function|primitive|table|while|typedef|randcase|randsequence|sequence|endsequence|packed|unpacked|struct|union|interface|endinterface|modport|property|endproperty|assert|cover|bind|extern|package|endpackage|wait|fork|join|join_any|join_none|import|export|program|endprogram|;)(?!\\Y)":::Keyword::\n\
		Predefined Types:"<(and|assign|buf|bufif[01]|cmos|deassign|defparam|disable|edge|event|force|fork|highz[01]|initial|inout|input|integer|join|large|macromodule|medium|nand|negedge|nmos|nor|not|notif[01]|or|output|parameter|pmos|posedge|pullup|rcmos|real|realtime|reg|release|repeat|rnmos|rpmos|rtran|rtranif[01]|scalered|signed|small|specparam|strength|strong[01]|supply[01]|time|tran|tranif[01]|tri[01]?|triand|trior|trireg|unsigned|vectored|wand|weak[01]|wire|wor|xnor|xor|int|bit|shortint|byte|string|enum|static|automatic|logic|)>":::Storage Type::D\n\
		System Functions:"\\$[a-z_]+":::Subroutine::D\n\
		Numeric Literals:"(?<!\\Y)([0-9]*'[dD][0-9xz\\\\?_]+|[0-9]*'[hH][0-9a-fxz\\\\?_]+|[0-9]*'[oO][0-7xz\\\\?_]+|[0-9]*'[bB][01xz\\\\?_]+|[0-9.]+((e|E)(\\\\+|-)?)?[0-9]*|[0-9]+)(?!\\Y)":::Numeric Const::\n\
		Delay Word:"(?<!\\Y)((#\\(.*\\))|(#[0-9]*))(?!\\Y)":::Ada Attributes::D\n\
		Simple Word:"([a-zA-Z][a-zA-Z0-9]*)":::Plain::D\n\
		Instance Declaration:"([a-zA-Z][a-zA-Z0-9_]*)([ \\t]+)([a-zA-Z][a-zA-Z0-9_$]*)([ \\t]*)\\(":::Plain::\n\
		Module name:"\\1":""::Identifier:Instance Declaration:C\n\
		Instance Name:"\\3":""::Identifier1:Instance Declaration:C\n\
		Pins Declaration:"(?<!\\Y)(\\.([a-zA-Z0-9_]+))>":::Storage Type1::\n\
		Special Chars:"(\\{|\\}|,|;|=|\\.)":::Keyword::\n\
	}\n\
	XML:Default\n\
	X Resources:Default\n\
	Yacc:Default
nedit.languageModes: 	SystemVerilog: .sv:::::::\n\
