// Seed: 34041867
module module_0 (
    input tri1 id_0,
    input wor  id_1,
    input wand id_2
);
  reg id_4;
  always @(posedge 1) begin : LABEL_0
    id_4 = -1;
  end
  assign id_4 = id_4;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    input wor id_2,
    input uwire id_3,
    input supply1 id_4,
    output tri1 id_5,
    input uwire id_6,
    output uwire id_7,
    output tri id_8
);
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
