0.7
2020.2
Sep  5 2024
15:23:16
C:/Users/aayus/FPGA_projects/PipelineCPU/FullPipeline/FullPipeline.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,uvm,,,,,,
C:/Users/aayus/FPGA_projects/PipelineCPU/FullPipeline/FullPipeline.srcs/sim_1/new/TB_ALU.sv,1748290523,systemVerilog,,,,TB_ALU,,uvm,,,,,,
C:/Users/aayus/FPGA_projects/PipelineCPU/FullPipeline/FullPipeline.srcs/sim_1/new/TB_REGISTERFILE.sv,1748293180,systemVerilog,,,,TB_REGISTERFILE,,uvm,,,,,,
C:/Users/aayus/FPGA_projects/PipelineCPU/FullPipeline/FullPipeline.srcs/sources_1/new/ALU.sv,1747616835,systemVerilog,,C:/Users/aayus/FPGA_projects/PipelineCPU/FullPipeline/FullPipeline.srcs/sim_1/new/TB_ALU.sv,,ALU,,uvm,,,,,,
C:/Users/aayus/FPGA_projects/PipelineCPU/FullPipeline/FullPipeline.srcs/sources_1/new/Parms.sv,1748291720,systemVerilog,C:/Users/aayus/FPGA_projects/PipelineCPU/FullPipeline/FullPipeline.srcs/sim_1/new/TB_REGISTERFILE.sv;C:/Users/aayus/FPGA_projects/PipelineCPU/FullPipeline/FullPipeline.srcs/sources_1/new/REGISTERFILE.sv,C:/Users/aayus/FPGA_projects/PipelineCPU/FullPipeline/FullPipeline.srcs/sources_1/new/REGISTERFILE.sv,,$unit_Parms_sv_14974402;parms,,uvm,,,,,,
C:/Users/aayus/FPGA_projects/PipelineCPU/FullPipeline/FullPipeline.srcs/sources_1/new/REGISTERFILE.sv,1748292958,systemVerilog,C:/Users/aayus/FPGA_projects/PipelineCPU/FullPipeline/FullPipeline.srcs/sim_1/new/TB_REGISTERFILE.sv,C:/Users/aayus/FPGA_projects/PipelineCPU/FullPipeline/FullPipeline.srcs/sim_1/new/TB_REGISTERFILE.sv,,REGISTERFILE,,uvm,,,,,,
