{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555893175332 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555893175348 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 21 19:32:55 2019 " "Processing started: Sun Apr 21 19:32:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555893175348 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555893175348 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555893175348 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1555893177104 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555893177104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convolutionsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file convolutionsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolutionSM " "Found entity 1: convolutionSM" {  } { { "convolutionSM.sv" "" { Text "H:/Final/autoConvTest/convolutionSM.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555893187670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555893187670 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "../tianhao6/Lab8_provided/HexDriver.sv" "" { Text "H:/Final/tianhao6/Lab8_provided/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1555893187686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final/tianhao6/lab8_provided/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file /final/tianhao6/lab8_provided/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "../tianhao6/Lab8_provided/HexDriver.sv" "" { Text "H:/Final/tianhao6/Lab8_provided/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555893187686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555893187686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench2.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench2 " "Found entity 1: testbench2" {  } { { "testbench2.sv" "" { Text "H:/Final/autoConvTest/testbench2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555893187786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555893187786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "autoconvolution.sv 1 1 " "Found 1 design units, including 1 entities, in source file autoconvolution.sv" { { "Info" "ISGN_ENTITY_NAME" "1 autoConvolution " "Found entity 1: autoConvolution" {  } { { "autoConvolution.sv" "" { Text "H:/Final/autoConvTest/autoConvolution.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555893187907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555893187907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signedmult.sv 1 1 " "Found 1 design units, including 1 entities, in source file signedmult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signedMult " "Found entity 1: signedMult" {  } { { "signedMult.sv" "" { Text "H:/Final/autoConvTest/signedMult.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555893188185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555893188185 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "autoConvolution " "Elaborating entity \"autoConvolution\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1555893188708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signedMult signedMult:multInst " "Elaborating entity \"signedMult\" for hierarchy \"signedMult:multInst\"" {  } { { "autoConvolution.sv" "multInst" { Text "H:/Final/autoConvTest/autoConvolution.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555893196446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolutionSM convolutionSM:smInst " "Elaborating entity \"convolutionSM\" for hierarchy \"convolutionSM:smInst\"" {  } { { "autoConvolution.sv" "smInst" { Text "H:/Final/autoConvTest/autoConvolution.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555893196730 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "signedMult:multInst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"signedMult:multInst\|Mult0\"" {  } { { "signedMult.sv" "Mult0" { Text "H:/Final/autoConvTest/signedMult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1555893250162 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1555893250162 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "signedMult:multInst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"signedMult:multInst\|lpm_mult:Mult0\"" {  } { { "signedMult.sv" "" { Text "H:/Final/autoConvTest/signedMult.sv" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555893250540 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "signedMult:multInst\|lpm_mult:Mult0 " "Instantiated megafunction \"signedMult:multInst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555893250540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555893250540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555893250540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555893250540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555893250540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555893250540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555893250540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555893250540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555893250540 ""}  } { { "signedMult.sv" "" { Text "H:/Final/autoConvTest/signedMult.sv" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555893250540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "H:/Final/autoConvTest/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555893250970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555893250970 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "220 " "Ignored 220 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "220 " "Ignored 220 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1555893256167 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1555893256167 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1555893271608 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "31 " "31 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555893303914 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Final/autoConvTest/output_files/test.map.smsg " "Generated suppressed messages file H:/Final/autoConvTest/output_files/test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555893308821 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1555893362096 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555893362096 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BCLK4 " "No output dependent on input pin \"BCLK4\"" {  } { { "autoConvolution.sv" "" { Text "H:/Final/autoConvTest/autoConvolution.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555893512240 "|autoConvolution|BCLK4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bclkCnt\[0\] " "No output dependent on input pin \"bclkCnt\[0\]\"" {  } { { "autoConvolution.sv" "" { Text "H:/Final/autoConvTest/autoConvolution.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555893512240 "|autoConvolution|bclkCnt[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bclkCnt\[1\] " "No output dependent on input pin \"bclkCnt\[1\]\"" {  } { { "autoConvolution.sv" "" { Text "H:/Final/autoConvTest/autoConvolution.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555893512240 "|autoConvolution|bclkCnt[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bclkCnt\[2\] " "No output dependent on input pin \"bclkCnt\[2\]\"" {  } { { "autoConvolution.sv" "" { Text "H:/Final/autoConvTest/autoConvolution.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555893512240 "|autoConvolution|bclkCnt[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bclkCnt\[3\] " "No output dependent on input pin \"bclkCnt\[3\]\"" {  } { { "autoConvolution.sv" "" { Text "H:/Final/autoConvTest/autoConvolution.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555893512240 "|autoConvolution|bclkCnt[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bclkCnt\[4\] " "No output dependent on input pin \"bclkCnt\[4\]\"" {  } { { "autoConvolution.sv" "" { Text "H:/Final/autoConvTest/autoConvolution.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555893512240 "|autoConvolution|bclkCnt[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bclkCnt\[5\] " "No output dependent on input pin \"bclkCnt\[5\]\"" {  } { { "autoConvolution.sv" "" { Text "H:/Final/autoConvTest/autoConvolution.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555893512240 "|autoConvolution|bclkCnt[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bclkCnt\[6\] " "No output dependent on input pin \"bclkCnt\[6\]\"" {  } { { "autoConvolution.sv" "" { Text "H:/Final/autoConvTest/autoConvolution.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555893512240 "|autoConvolution|bclkCnt[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bclkCnt\[7\] " "No output dependent on input pin \"bclkCnt\[7\]\"" {  } { { "autoConvolution.sv" "" { Text "H:/Final/autoConvTest/autoConvolution.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555893512240 "|autoConvolution|bclkCnt[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bclkCnt\[8\] " "No output dependent on input pin \"bclkCnt\[8\]\"" {  } { { "autoConvolution.sv" "" { Text "H:/Final/autoConvTest/autoConvolution.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555893512240 "|autoConvolution|bclkCnt[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1555893512240 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "173664 " "Implemented 173664 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15373 " "Implemented 15373 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1555893512277 ""} { "Info" "ICUT_CUT_TM_OPINS" "68089 " "Implemented 68089 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1555893512277 ""} { "Info" "ICUT_CUT_TM_LCELLS" "90194 " "Implemented 90194 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1555893512277 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1555893512277 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1555893512277 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1285 " "Peak virtual memory: 1285 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555893512806 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 21 19:38:32 2019 " "Processing ended: Sun Apr 21 19:38:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555893512806 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:37 " "Elapsed time: 00:05:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555893512806 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:21 " "Total CPU time (on all processors): 00:05:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555893512806 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555893512806 ""}
