$comment
	File created using the following command:
		vcd file ParteE.msim.vcd -direction
$end
$date
	Fri Oct 31 03:34:00 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module partee_vhd_vec_tst $end
$var wire 1 ! clock $end
$var wire 1 " reset $end
$var wire 1 # x $end
$var wire 1 $ z1 $end
$var wire 1 % z2 $end
$var wire 1 & z3 $end
$var wire 1 ' z4 $end
$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var wire 1 + devoe $end
$var wire 1 , devclrn $end
$var wire 1 - devpor $end
$var wire 1 . ww_devoe $end
$var wire 1 / ww_devclrn $end
$var wire 1 0 ww_devpor $end
$var wire 1 1 ww_reset $end
$var wire 1 2 ww_clock $end
$var wire 1 3 ww_x $end
$var wire 1 4 ww_z1 $end
$var wire 1 5 ww_z2 $end
$var wire 1 6 ww_z3 $end
$var wire 1 7 ww_z4 $end
$var wire 1 8 \clock~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 9 \clock~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 : \clock~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 ; \clock~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 < \z1~output_o\ $end
$var wire 1 = \z2~output_o\ $end
$var wire 1 > \z3~output_o\ $end
$var wire 1 ? \z4~output_o\ $end
$var wire 1 @ \clock~input_o\ $end
$var wire 1 A \clock~inputclkctrl_outclk\ $end
$var wire 1 B \reset~input_o\ $end
$var wire 1 C \x~input_o\ $end
$var wire 1 D \reg_fstate.state5~0_combout\ $end
$var wire 1 E \fstate.state5~q\ $end
$var wire 1 F \reg_fstate.state6~0_combout\ $end
$var wire 1 G \fstate.state6~q\ $end
$var wire 1 H \reg_fstate.state3~0_combout\ $end
$var wire 1 I \fstate.state3~q\ $end
$var wire 1 J \reg_fstate.state7~0_combout\ $end
$var wire 1 K \fstate.state7~q\ $end
$var wire 1 L \reg_fstate.state4~0_combout\ $end
$var wire 1 M \fstate.state4~q\ $end
$var wire 1 N \reg_fstate.state1~0_combout\ $end
$var wire 1 O \fstate.state1~q\ $end
$var wire 1 P \reg_fstate.state2~0_combout\ $end
$var wire 1 Q \fstate.state2~q\ $end
$var wire 1 R \z1~0_combout\ $end
$var wire 1 S \z2~0_combout\ $end
$var wire 1 T \z3~0_combout\ $end
$var wire 1 U \z4~0_combout\ $end
$var wire 1 V \ALT_INV_z1~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
1)
x*
1+
1,
1-
1.
1/
10
01
02
03
04
05
06
07
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
1N
0O
1P
0Q
1R
0S
0T
0U
0V
18
19
1:
0;
$end
#10000
1"
1#
11
13
1C
1B
0N
0P
#30000
0"
01
0B
1D
1N
#40000
1!
12
1@
1;
1A
1E
1O
0D
0R
1F
1V
1<
14
1$
#80000
0!
02
0@
0;
0A
#120000
1!
12
1@
1;
1A
0E
1G
1H
0F
1S
1=
15
1%
#160000
0!
02
0@
0;
0A
#200000
1!
12
1@
1;
1A
0G
1I
1J
1T
1U
0H
1?
1>
17
16
1'
1&
#240000
0!
02
0@
0;
0A
#280000
1!
12
1@
1;
1A
0I
1K
0N
0J
0U
0?
07
0'
#320000
0!
02
0@
0;
0A
#360000
1!
12
1@
1;
1A
0K
0O
1D
1R
0S
1N
0T
0V
0>
0=
0<
06
05
04
0&
0%
0$
#390000
0#
03
0C
0D
1P
#400000
0!
02
0@
0;
0A
#440000
1!
12
1@
1;
1A
1O
1Q
1H
1T
0P
1S
1=
1>
15
16
1%
1&
#480000
0!
02
0@
0;
0A
#520000
1!
12
1@
1;
1A
1I
0Q
0H
0R
1L
1U
1V
1?
1<
17
14
1'
1$
#560000
0!
02
0@
0;
0A
#600000
1!
12
1@
1;
1A
0I
1M
0N
0S
0L
0T
0>
0=
06
05
0&
0%
#640000
0!
02
0@
0;
0A
#680000
1!
12
1@
1;
1A
0M
0O
1P
1R
1N
0U
0V
0?
0<
07
04
0'
0$
#720000
0!
02
0@
0;
0A
#760000
1!
12
1@
1;
1A
1O
1Q
1H
1T
0P
1S
1=
1>
15
16
1%
1&
#800000
0!
02
0@
0;
0A
#840000
1!
12
1@
1;
1A
1I
0Q
0H
0R
1L
1U
1V
1?
1<
17
14
1'
1$
#880000
0!
02
0@
0;
0A
#920000
1!
12
1@
1;
1A
0I
1M
0N
0S
0L
0T
0>
0=
06
05
0&
0%
#960000
0!
02
0@
0;
0A
#1000000
