module counter 
#(parameter N=24)
(
	input clk,
	input rst,
	output [N-1:0] out

);

reg [N-1:0] q=0;
wire [N-1:0] q_plus; 

always @(posedge clk, posedge rst) 
	begin
		if (rst)
			q <= 0;
		else 
			q <= q_plus;
	end

assign q_plus = q + 1;
assign out = q;

endmodule 
