Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Tue Jun 06 23:17:39 2023
| Host             : LAPTOP-0BFPH7CU running 64-bit major release  (build 9200)
| Command          : report_power -file sccomp_dataflow_power_routed.rpt -pb sccomp_dataflow_power_summary_routed.pb -rpx sccomp_dataflow_power_routed.rpx
| Design           : sccomp_dataflow
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 62.514 (Junction temp exceeded!) |
| Dynamic (W)              | 61.723                           |
| Device Static (W)        | 0.791                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    15.092 |     4239 |       --- |             --- |
|   LUT as Logic           |    14.662 |     2350 |     63400 |            3.71 |
|   CARRY4                 |     0.222 |       60 |     15850 |            0.38 |
|   F7/F8 Muxes            |     0.169 |      441 |     63400 |            0.70 |
|   Register               |     0.023 |     1024 |    126800 |            0.81 |
|   LUT as Distributed RAM |     0.011 |       32 |     19000 |            0.17 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |        4 |       --- |             --- |
| Signals                  |    17.731 |     3452 |       --- |             --- |
| I/O                      |    28.900 |       66 |       210 |           31.43 |
| Static Power             |     0.791 |          |           |                 |
| Total                    |    62.514 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    33.390 |      32.828 |      0.563 |
| Vccaux    |       1.800 |     2.458 |       2.365 |      0.093 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |    13.692 |      13.688 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.018 |       0.000 |      0.018 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------+-----------+
| Name                                | Power (W) |
+-------------------------------------+-----------+
| sccomp_dataflow                     |    61.723 |
|   Imem                              |    24.841 |
|     IMEM_coe                        |     9.007 |
|       U0                            |     9.007 |
|         synth_options.dist_mem_inst |     9.007 |
|           gen_rom.rom_inst          |     9.007 |
|   dmem                              |     0.042 |
|     dmem_reg_0_31_0_0               |     0.002 |
|     dmem_reg_0_31_10_10             |    <0.001 |
|     dmem_reg_0_31_11_11             |     0.001 |
|     dmem_reg_0_31_12_12             |     0.002 |
|     dmem_reg_0_31_13_13             |     0.001 |
|     dmem_reg_0_31_14_14             |    <0.001 |
|     dmem_reg_0_31_15_15             |     0.001 |
|     dmem_reg_0_31_16_16             |     0.002 |
|     dmem_reg_0_31_17_17             |     0.001 |
|     dmem_reg_0_31_18_18             |     0.001 |
|     dmem_reg_0_31_19_19             |    <0.001 |
|     dmem_reg_0_31_1_1               |    <0.001 |
|     dmem_reg_0_31_20_20             |    <0.001 |
|     dmem_reg_0_31_21_21             |    <0.001 |
|     dmem_reg_0_31_22_22             |    <0.001 |
|     dmem_reg_0_31_23_23             |    <0.001 |
|     dmem_reg_0_31_24_24             |    <0.001 |
|     dmem_reg_0_31_25_25             |    <0.001 |
|     dmem_reg_0_31_26_26             |    <0.001 |
|     dmem_reg_0_31_27_27             |     0.001 |
|     dmem_reg_0_31_28_28             |    <0.001 |
|     dmem_reg_0_31_29_29             |     0.001 |
|     dmem_reg_0_31_2_2               |     0.001 |
|     dmem_reg_0_31_30_30             |    <0.001 |
|     dmem_reg_0_31_31_31             |    <0.001 |
|     dmem_reg_0_31_3_3               |    <0.001 |
|     dmem_reg_0_31_4_4               |    <0.001 |
|     dmem_reg_0_31_5_5               |     0.001 |
|     dmem_reg_0_31_6_6               |    <0.001 |
|     dmem_reg_0_31_7_7               |    <0.001 |
|     dmem_reg_0_31_8_8               |    <0.001 |
|     dmem_reg_0_31_9_9               |     0.001 |
|   sccpu                             |     7.852 |
|     PC_inst                         |     4.472 |
|     cpu_ref                         |     2.107 |
+-------------------------------------+-----------+


