INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 21:10:28 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.825ns  (required time - arrival time)
  Source:                 buffer14/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.350ns period=14.700ns})
  Destination:            buffer0/dataReg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.350ns period=14.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.700ns  (clk rise@14.700ns - clk rise@0.000ns)
  Data Path Delay:        11.645ns  (logic 2.132ns (18.308%)  route 9.513ns (81.692%))
  Logic Levels:           21  (CARRY4=6 LUT3=4 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 15.183 - 14.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1498, unset)         0.508     0.508    buffer14/control/clk
    SLICE_X24Y96         FDRE                                         r  buffer14/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y96         FDRE (Prop_fdre_C_Q)         0.198     0.706 r  buffer14/control/fullReg_reg/Q
                         net (fo=113, routed)         0.757     1.463    buffer14/control/fullReg_reg_0
    SLICE_X4Y96          LUT3 (Prop_lut3_I2_O)        0.127     1.590 r  buffer14/control/minusOp_carry_i_81/O
                         net (fo=1, routed)           0.416     2.006    cmpi1/buffer14_outs[7]
    SLICE_X4Y96          LUT6 (Prop_lut6_I5_O)        0.129     2.135 r  cmpi1/minusOp_carry_i_61/O
                         net (fo=1, routed)           0.431     2.566    cmpi1/minusOp_carry_i_61_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     2.750 r  cmpi1/minusOp_carry_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.750    cmpi1/minusOp_carry_i_40_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.799 r  cmpi1/minusOp_carry_i_19/CO[3]
                         net (fo=1, routed)           0.001     2.800    cmpi1/minusOp_carry_i_19_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.849 r  cmpi1/minusOp_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.849    cmpi1/minusOp_carry_i_10_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.898 r  cmpi1/minusOp_carry_i_7/CO[3]
                         net (fo=49, routed)          1.045     3.943    control_merge0/tehb/control/transmitValue_reg_19[0]
    SLICE_X30Y96         LUT6 (Prop_lut6_I2_O)        0.043     3.986 f  control_merge0/tehb/control/n_ready_INST_0_i_3/O
                         net (fo=8, routed)           0.326     4.312    control_merge0/tehb/control/dataReg_reg[0]
    SLICE_X30Y97         LUT5 (Prop_lut5_I0_O)        0.051     4.363 f  control_merge0/tehb/control/dataReg[31]_i_4__0/O
                         net (fo=69, routed)          0.880     5.242    control_merge0/tehb/control/transmitValue_reg_0
    SLICE_X9Y102         LUT5 (Prop_lut5_I1_O)        0.129     5.371 f  control_merge0/tehb/control/Memory[0][17]_i_1/O
                         net (fo=6, routed)           0.627     5.999    buffer3/fifo/buffer0_outs[17]
    SLICE_X15Y104        LUT3 (Prop_lut3_I1_O)        0.048     6.047 f  buffer3/fifo/i__i_54/O
                         net (fo=1, routed)           0.218     6.264    cmpi0/buffer3_outs[8]
    SLICE_X15Y104        LUT6 (Prop_lut6_I4_O)        0.129     6.393 r  cmpi0/i__i_29/O
                         net (fo=1, routed)           0.277     6.670    cmpi0/i__i_29_n_0
    SLICE_X16Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     6.946 r  cmpi0/i__i_12/CO[3]
                         net (fo=1, routed)           0.000     6.946    cmpi0/i__i_12_n_0
    SLICE_X16Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.996 f  cmpi0/i__i_9/CO[3]
                         net (fo=13, routed)          0.875     7.871    buffer8/fifo/result[0]
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.054     7.925 f  buffer8/fifo/ctrlEnd_ready_i_2/O
                         net (fo=11, routed)          0.353     8.278    control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg_11
    SLICE_X33Y99         LUT6 (Prop_lut6_I0_O)        0.131     8.409 r  control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_i_3__13/O
                         net (fo=12, routed)          0.328     8.737    control_merge2/tehb/control/outputValid_reg_6
    SLICE_X31Y98         LUT5 (Prop_lut5_I1_O)        0.050     8.787 r  control_merge2/tehb/control/dataReg[6]_i_7/O
                         net (fo=10, routed)          0.328     9.115    control_merge2/tehb/control/control_merge2_index
    SLICE_X26Y98         LUT6 (Prop_lut6_I2_O)        0.129     9.244 r  control_merge2/tehb/control/i__i_21/O
                         net (fo=6, routed)           0.510     9.754    control_merge2/tehb/control/transmitValue_reg_10
    SLICE_X36Y100        LUT6 (Prop_lut6_I2_O)        0.043     9.797 f  control_merge2/tehb/control/i__i_10/O
                         net (fo=2, routed)           0.303    10.100    fork4/control/generateBlocks[1].regblock/Full_reg
    SLICE_X34Y99         LUT4 (Prop_lut4_I2_O)        0.043    10.143 f  fork4/control/generateBlocks[1].regblock/Memory[0][31]_i_3__0/O
                         net (fo=4, routed)           0.546    10.689    fork1/control/generateBlocks[0].regblock/dataReg_reg[0]_0
    SLICE_X20Y99         LUT3 (Prop_lut3_I1_O)        0.045    10.734 r  fork1/control/generateBlocks[0].regblock/fullReg_i_3__8/O
                         net (fo=4, routed)           0.463    11.196    fork1/control/generateBlocks[0].regblock/blockStopArray[0]
    SLICE_X30Y99         LUT6 (Prop_lut6_I1_O)        0.126    11.322 r  fork1/control/generateBlocks[0].regblock/dataReg[31]_i_1__5/O
                         net (fo=32, routed)          0.831    12.153    buffer0/E[0]
    SLICE_X10Y105        FDRE                                         r  buffer0/dataReg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.700    14.700 r  
                                                      0.000    14.700 r  clk (IN)
                         net (fo=1498, unset)         0.483    15.183    buffer0/clk
    SLICE_X10Y105        FDRE                                         r  buffer0/dataReg_reg[25]/C
                         clock pessimism              0.000    15.183    
                         clock uncertainty           -0.035    15.147    
    SLICE_X10Y105        FDRE (Setup_fdre_C_CE)      -0.169    14.978    buffer0/dataReg_reg[25]
  -------------------------------------------------------------------
                         required time                         14.978    
                         arrival time                         -12.153    
  -------------------------------------------------------------------
                         slack                                  2.825    




