
cyclingSpeedometer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aef4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002e88  0800b088  0800b088  0001b088  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800df10  0800df10  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800df10  0800df10  0001df10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800df18  0800df18  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800df18  0800df18  0001df18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800df1c  0800df1c  0001df1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800df20  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000a354  200001dc  0800e0fc  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00002200  2000a530  0800e0fc  0002a530  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001abdc  00000000  00000000  0002024f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003ed9  00000000  00000000  0003ae2b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001798  00000000  00000000  0003ed08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001246  00000000  00000000  000404a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002a856  00000000  00000000  000416e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000201ce  00000000  00000000  0006bf3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000fb620  00000000  00000000  0008c10a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007540  00000000  00000000  0018772c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  0018ec6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b06c 	.word	0x0800b06c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	0800b06c 	.word	0x0800b06c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b970 	b.w	8000f40 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9e08      	ldr	r6, [sp, #32]
 8000c7e:	460d      	mov	r5, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	460f      	mov	r7, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4694      	mov	ip, r2
 8000c8c:	d965      	bls.n	8000d5a <__udivmoddi4+0xe2>
 8000c8e:	fab2 f382 	clz	r3, r2
 8000c92:	b143      	cbz	r3, 8000ca6 <__udivmoddi4+0x2e>
 8000c94:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c98:	f1c3 0220 	rsb	r2, r3, #32
 8000c9c:	409f      	lsls	r7, r3
 8000c9e:	fa20 f202 	lsr.w	r2, r0, r2
 8000ca2:	4317      	orrs	r7, r2
 8000ca4:	409c      	lsls	r4, r3
 8000ca6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000caa:	fa1f f58c 	uxth.w	r5, ip
 8000cae:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cb2:	0c22      	lsrs	r2, r4, #16
 8000cb4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cb8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000cbc:	fb01 f005 	mul.w	r0, r1, r5
 8000cc0:	4290      	cmp	r0, r2
 8000cc2:	d90a      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cc8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000ccc:	f080 811c 	bcs.w	8000f08 <__udivmoddi4+0x290>
 8000cd0:	4290      	cmp	r0, r2
 8000cd2:	f240 8119 	bls.w	8000f08 <__udivmoddi4+0x290>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	4462      	add	r2, ip
 8000cda:	1a12      	subs	r2, r2, r0
 8000cdc:	b2a4      	uxth	r4, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cea:	fb00 f505 	mul.w	r5, r0, r5
 8000cee:	42a5      	cmp	r5, r4
 8000cf0:	d90a      	bls.n	8000d08 <__udivmoddi4+0x90>
 8000cf2:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cfa:	f080 8107 	bcs.w	8000f0c <__udivmoddi4+0x294>
 8000cfe:	42a5      	cmp	r5, r4
 8000d00:	f240 8104 	bls.w	8000f0c <__udivmoddi4+0x294>
 8000d04:	4464      	add	r4, ip
 8000d06:	3802      	subs	r0, #2
 8000d08:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0c:	1b64      	subs	r4, r4, r5
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11e      	cbz	r6, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40dc      	lsrs	r4, r3
 8000d14:	2300      	movs	r3, #0
 8000d16:	e9c6 4300 	strd	r4, r3, [r6]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0xbc>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	f000 80ed 	beq.w	8000f02 <__udivmoddi4+0x28a>
 8000d28:	2100      	movs	r1, #0
 8000d2a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d2e:	4608      	mov	r0, r1
 8000d30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d34:	fab3 f183 	clz	r1, r3
 8000d38:	2900      	cmp	r1, #0
 8000d3a:	d149      	bne.n	8000dd0 <__udivmoddi4+0x158>
 8000d3c:	42ab      	cmp	r3, r5
 8000d3e:	d302      	bcc.n	8000d46 <__udivmoddi4+0xce>
 8000d40:	4282      	cmp	r2, r0
 8000d42:	f200 80f8 	bhi.w	8000f36 <__udivmoddi4+0x2be>
 8000d46:	1a84      	subs	r4, r0, r2
 8000d48:	eb65 0203 	sbc.w	r2, r5, r3
 8000d4c:	2001      	movs	r0, #1
 8000d4e:	4617      	mov	r7, r2
 8000d50:	2e00      	cmp	r6, #0
 8000d52:	d0e2      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	e9c6 4700 	strd	r4, r7, [r6]
 8000d58:	e7df      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d5a:	b902      	cbnz	r2, 8000d5e <__udivmoddi4+0xe6>
 8000d5c:	deff      	udf	#255	; 0xff
 8000d5e:	fab2 f382 	clz	r3, r2
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	f040 8090 	bne.w	8000e88 <__udivmoddi4+0x210>
 8000d68:	1a8a      	subs	r2, r1, r2
 8000d6a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d6e:	fa1f fe8c 	uxth.w	lr, ip
 8000d72:	2101      	movs	r1, #1
 8000d74:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d78:	fb07 2015 	mls	r0, r7, r5, r2
 8000d7c:	0c22      	lsrs	r2, r4, #16
 8000d7e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d82:	fb0e f005 	mul.w	r0, lr, r5
 8000d86:	4290      	cmp	r0, r2
 8000d88:	d908      	bls.n	8000d9c <__udivmoddi4+0x124>
 8000d8a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d8e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x122>
 8000d94:	4290      	cmp	r0, r2
 8000d96:	f200 80cb 	bhi.w	8000f30 <__udivmoddi4+0x2b8>
 8000d9a:	4645      	mov	r5, r8
 8000d9c:	1a12      	subs	r2, r2, r0
 8000d9e:	b2a4      	uxth	r4, r4
 8000da0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000da4:	fb07 2210 	mls	r2, r7, r0, r2
 8000da8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dac:	fb0e fe00 	mul.w	lr, lr, r0
 8000db0:	45a6      	cmp	lr, r4
 8000db2:	d908      	bls.n	8000dc6 <__udivmoddi4+0x14e>
 8000db4:	eb1c 0404 	adds.w	r4, ip, r4
 8000db8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dbc:	d202      	bcs.n	8000dc4 <__udivmoddi4+0x14c>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f200 80bb 	bhi.w	8000f3a <__udivmoddi4+0x2c2>
 8000dc4:	4610      	mov	r0, r2
 8000dc6:	eba4 040e 	sub.w	r4, r4, lr
 8000dca:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dce:	e79f      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dd0:	f1c1 0720 	rsb	r7, r1, #32
 8000dd4:	408b      	lsls	r3, r1
 8000dd6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dda:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dde:	fa05 f401 	lsl.w	r4, r5, r1
 8000de2:	fa20 f307 	lsr.w	r3, r0, r7
 8000de6:	40fd      	lsrs	r5, r7
 8000de8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dec:	4323      	orrs	r3, r4
 8000dee:	fbb5 f8f9 	udiv	r8, r5, r9
 8000df2:	fa1f fe8c 	uxth.w	lr, ip
 8000df6:	fb09 5518 	mls	r5, r9, r8, r5
 8000dfa:	0c1c      	lsrs	r4, r3, #16
 8000dfc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e00:	fb08 f50e 	mul.w	r5, r8, lr
 8000e04:	42a5      	cmp	r5, r4
 8000e06:	fa02 f201 	lsl.w	r2, r2, r1
 8000e0a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e0e:	d90b      	bls.n	8000e28 <__udivmoddi4+0x1b0>
 8000e10:	eb1c 0404 	adds.w	r4, ip, r4
 8000e14:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e18:	f080 8088 	bcs.w	8000f2c <__udivmoddi4+0x2b4>
 8000e1c:	42a5      	cmp	r5, r4
 8000e1e:	f240 8085 	bls.w	8000f2c <__udivmoddi4+0x2b4>
 8000e22:	f1a8 0802 	sub.w	r8, r8, #2
 8000e26:	4464      	add	r4, ip
 8000e28:	1b64      	subs	r4, r4, r5
 8000e2a:	b29d      	uxth	r5, r3
 8000e2c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e30:	fb09 4413 	mls	r4, r9, r3, r4
 8000e34:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e38:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e3c:	45a6      	cmp	lr, r4
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x1da>
 8000e40:	eb1c 0404 	adds.w	r4, ip, r4
 8000e44:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e48:	d26c      	bcs.n	8000f24 <__udivmoddi4+0x2ac>
 8000e4a:	45a6      	cmp	lr, r4
 8000e4c:	d96a      	bls.n	8000f24 <__udivmoddi4+0x2ac>
 8000e4e:	3b02      	subs	r3, #2
 8000e50:	4464      	add	r4, ip
 8000e52:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e56:	fba3 9502 	umull	r9, r5, r3, r2
 8000e5a:	eba4 040e 	sub.w	r4, r4, lr
 8000e5e:	42ac      	cmp	r4, r5
 8000e60:	46c8      	mov	r8, r9
 8000e62:	46ae      	mov	lr, r5
 8000e64:	d356      	bcc.n	8000f14 <__udivmoddi4+0x29c>
 8000e66:	d053      	beq.n	8000f10 <__udivmoddi4+0x298>
 8000e68:	b156      	cbz	r6, 8000e80 <__udivmoddi4+0x208>
 8000e6a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e6e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e72:	fa04 f707 	lsl.w	r7, r4, r7
 8000e76:	40ca      	lsrs	r2, r1
 8000e78:	40cc      	lsrs	r4, r1
 8000e7a:	4317      	orrs	r7, r2
 8000e7c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e80:	4618      	mov	r0, r3
 8000e82:	2100      	movs	r1, #0
 8000e84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e88:	f1c3 0120 	rsb	r1, r3, #32
 8000e8c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e90:	fa20 f201 	lsr.w	r2, r0, r1
 8000e94:	fa25 f101 	lsr.w	r1, r5, r1
 8000e98:	409d      	lsls	r5, r3
 8000e9a:	432a      	orrs	r2, r5
 8000e9c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ea0:	fa1f fe8c 	uxth.w	lr, ip
 8000ea4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ea8:	fb07 1510 	mls	r5, r7, r0, r1
 8000eac:	0c11      	lsrs	r1, r2, #16
 8000eae:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000eb2:	fb00 f50e 	mul.w	r5, r0, lr
 8000eb6:	428d      	cmp	r5, r1
 8000eb8:	fa04 f403 	lsl.w	r4, r4, r3
 8000ebc:	d908      	bls.n	8000ed0 <__udivmoddi4+0x258>
 8000ebe:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ec6:	d22f      	bcs.n	8000f28 <__udivmoddi4+0x2b0>
 8000ec8:	428d      	cmp	r5, r1
 8000eca:	d92d      	bls.n	8000f28 <__udivmoddi4+0x2b0>
 8000ecc:	3802      	subs	r0, #2
 8000ece:	4461      	add	r1, ip
 8000ed0:	1b49      	subs	r1, r1, r5
 8000ed2:	b292      	uxth	r2, r2
 8000ed4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ed8:	fb07 1115 	mls	r1, r7, r5, r1
 8000edc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ee0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ee4:	4291      	cmp	r1, r2
 8000ee6:	d908      	bls.n	8000efa <__udivmoddi4+0x282>
 8000ee8:	eb1c 0202 	adds.w	r2, ip, r2
 8000eec:	f105 38ff 	add.w	r8, r5, #4294967295
 8000ef0:	d216      	bcs.n	8000f20 <__udivmoddi4+0x2a8>
 8000ef2:	4291      	cmp	r1, r2
 8000ef4:	d914      	bls.n	8000f20 <__udivmoddi4+0x2a8>
 8000ef6:	3d02      	subs	r5, #2
 8000ef8:	4462      	add	r2, ip
 8000efa:	1a52      	subs	r2, r2, r1
 8000efc:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f00:	e738      	b.n	8000d74 <__udivmoddi4+0xfc>
 8000f02:	4631      	mov	r1, r6
 8000f04:	4630      	mov	r0, r6
 8000f06:	e708      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000f08:	4639      	mov	r1, r7
 8000f0a:	e6e6      	b.n	8000cda <__udivmoddi4+0x62>
 8000f0c:	4610      	mov	r0, r2
 8000f0e:	e6fb      	b.n	8000d08 <__udivmoddi4+0x90>
 8000f10:	4548      	cmp	r0, r9
 8000f12:	d2a9      	bcs.n	8000e68 <__udivmoddi4+0x1f0>
 8000f14:	ebb9 0802 	subs.w	r8, r9, r2
 8000f18:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f1c:	3b01      	subs	r3, #1
 8000f1e:	e7a3      	b.n	8000e68 <__udivmoddi4+0x1f0>
 8000f20:	4645      	mov	r5, r8
 8000f22:	e7ea      	b.n	8000efa <__udivmoddi4+0x282>
 8000f24:	462b      	mov	r3, r5
 8000f26:	e794      	b.n	8000e52 <__udivmoddi4+0x1da>
 8000f28:	4640      	mov	r0, r8
 8000f2a:	e7d1      	b.n	8000ed0 <__udivmoddi4+0x258>
 8000f2c:	46d0      	mov	r8, sl
 8000f2e:	e77b      	b.n	8000e28 <__udivmoddi4+0x1b0>
 8000f30:	3d02      	subs	r5, #2
 8000f32:	4462      	add	r2, ip
 8000f34:	e732      	b.n	8000d9c <__udivmoddi4+0x124>
 8000f36:	4608      	mov	r0, r1
 8000f38:	e70a      	b.n	8000d50 <__udivmoddi4+0xd8>
 8000f3a:	4464      	add	r4, ip
 8000f3c:	3802      	subs	r0, #2
 8000f3e:	e742      	b.n	8000dc6 <__udivmoddi4+0x14e>

08000f40 <__aeabi_idiv0>:
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop

08000f44 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b082      	sub	sp, #8
 8000f48:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000f4a:	4b0c      	ldr	r3, [pc, #48]	; (8000f7c <MX_DMA_Init+0x38>)
 8000f4c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000f4e:	4a0b      	ldr	r2, [pc, #44]	; (8000f7c <MX_DMA_Init+0x38>)
 8000f50:	f043 0301 	orr.w	r3, r3, #1
 8000f54:	6493      	str	r3, [r2, #72]	; 0x48
 8000f56:	4b09      	ldr	r3, [pc, #36]	; (8000f7c <MX_DMA_Init+0x38>)
 8000f58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000f5a:	f003 0301 	and.w	r3, r3, #1
 8000f5e:	607b      	str	r3, [r7, #4]
 8000f60:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8000f62:	2200      	movs	r2, #0
 8000f64:	2100      	movs	r1, #0
 8000f66:	200f      	movs	r0, #15
 8000f68:	f001 f9a5 	bl	80022b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000f6c:	200f      	movs	r0, #15
 8000f6e:	f001 f9be 	bl	80022ee <HAL_NVIC_EnableIRQ>

}
 8000f72:	bf00      	nop
 8000f74:	3708      	adds	r7, #8
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	40021000 	.word	0x40021000

08000f80 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b088      	sub	sp, #32
 8000f84:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f86:	f107 030c 	add.w	r3, r7, #12
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	601a      	str	r2, [r3, #0]
 8000f8e:	605a      	str	r2, [r3, #4]
 8000f90:	609a      	str	r2, [r3, #8]
 8000f92:	60da      	str	r2, [r3, #12]
 8000f94:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f96:	4b2c      	ldr	r3, [pc, #176]	; (8001048 <MX_GPIO_Init+0xc8>)
 8000f98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f9a:	4a2b      	ldr	r2, [pc, #172]	; (8001048 <MX_GPIO_Init+0xc8>)
 8000f9c:	f043 0304 	orr.w	r3, r3, #4
 8000fa0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fa2:	4b29      	ldr	r3, [pc, #164]	; (8001048 <MX_GPIO_Init+0xc8>)
 8000fa4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fa6:	f003 0304 	and.w	r3, r3, #4
 8000faa:	60bb      	str	r3, [r7, #8]
 8000fac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fae:	4b26      	ldr	r3, [pc, #152]	; (8001048 <MX_GPIO_Init+0xc8>)
 8000fb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fb2:	4a25      	ldr	r2, [pc, #148]	; (8001048 <MX_GPIO_Init+0xc8>)
 8000fb4:	f043 0301 	orr.w	r3, r3, #1
 8000fb8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fba:	4b23      	ldr	r3, [pc, #140]	; (8001048 <MX_GPIO_Init+0xc8>)
 8000fbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fbe:	f003 0301 	and.w	r3, r3, #1
 8000fc2:	607b      	str	r3, [r7, #4]
 8000fc4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fc6:	4b20      	ldr	r3, [pc, #128]	; (8001048 <MX_GPIO_Init+0xc8>)
 8000fc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fca:	4a1f      	ldr	r2, [pc, #124]	; (8001048 <MX_GPIO_Init+0xc8>)
 8000fcc:	f043 0302 	orr.w	r3, r3, #2
 8000fd0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fd2:	4b1d      	ldr	r3, [pc, #116]	; (8001048 <MX_GPIO_Init+0xc8>)
 8000fd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fd6:	f003 0302 	and.w	r3, r3, #2
 8000fda:	603b      	str	r3, [r7, #0]
 8000fdc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_RST_Pin|LCD_DC_Pin, GPIO_PIN_RESET);
 8000fde:	2200      	movs	r2, #0
 8000fe0:	f640 0104 	movw	r1, #2052	; 0x804
 8000fe4:	4819      	ldr	r0, [pc, #100]	; (800104c <MX_GPIO_Init+0xcc>)
 8000fe6:	f001 fd3f 	bl	8002a68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8000fea:	2201      	movs	r2, #1
 8000fec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ff0:	4816      	ldr	r0, [pc, #88]	; (800104c <MX_GPIO_Init+0xcc>)
 8000ff2:	f001 fd39 	bl	8002a68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = HALL_SENSOR_Pin;
 8000ff6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ffa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000ffc:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8001000:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001002:	2300      	movs	r3, #0
 8001004:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(HALL_SENSOR_GPIO_Port, &GPIO_InitStruct);
 8001006:	f107 030c 	add.w	r3, r7, #12
 800100a:	4619      	mov	r1, r3
 800100c:	4810      	ldr	r0, [pc, #64]	; (8001050 <MX_GPIO_Init+0xd0>)
 800100e:	f001 fb81 	bl	8002714 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LCD_RST_Pin|LCD_DC_Pin|LCD_CS_Pin;
 8001012:	f641 0304 	movw	r3, #6148	; 0x1804
 8001016:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001018:	2301      	movs	r3, #1
 800101a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800101c:	2300      	movs	r3, #0
 800101e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001020:	2300      	movs	r3, #0
 8001022:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001024:	f107 030c 	add.w	r3, r7, #12
 8001028:	4619      	mov	r1, r3
 800102a:	4808      	ldr	r0, [pc, #32]	; (800104c <MX_GPIO_Init+0xcc>)
 800102c:	f001 fb72 	bl	8002714 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 10, 0);
 8001030:	2200      	movs	r2, #0
 8001032:	210a      	movs	r1, #10
 8001034:	2028      	movs	r0, #40	; 0x28
 8001036:	f001 f93e 	bl	80022b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800103a:	2028      	movs	r0, #40	; 0x28
 800103c:	f001 f957 	bl	80022ee <HAL_NVIC_EnableIRQ>

}
 8001040:	bf00      	nop
 8001042:	3720      	adds	r7, #32
 8001044:	46bd      	mov	sp, r7
 8001046:	bd80      	pop	{r7, pc}
 8001048:	40021000 	.word	0x40021000
 800104c:	48000400 	.word	0x48000400
 8001050:	48000800 	.word	0x48000800

08001054 <HAL_GPIO_EXTI_Callback>:
volatile uint32_t current_time = 0;
volatile uint32_t period = 0;
float speed = 0;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b082      	sub	sp, #8
 8001058:	af00      	add	r7, sp, #0
 800105a:	4603      	mov	r3, r0
 800105c:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == HALL_SENSOR_Pin) {
 800105e:	88fb      	ldrh	r3, [r7, #6]
 8001060:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001064:	d113      	bne.n	800108e <HAL_GPIO_EXTI_Callback+0x3a>
		//Zapisz aktualny czas
		current_time = HAL_GetTick();
 8001066:	f001 f81b 	bl	80020a0 <HAL_GetTick>
 800106a:	4603      	mov	r3, r0
 800106c:	4a0a      	ldr	r2, [pc, #40]	; (8001098 <HAL_GPIO_EXTI_Callback+0x44>)
 800106e:	6013      	str	r3, [r2, #0]
		//Oblicz czas pomiędzy wykryciami magnesu (w ms)
		period = current_time - old_time;
 8001070:	4b09      	ldr	r3, [pc, #36]	; (8001098 <HAL_GPIO_EXTI_Callback+0x44>)
 8001072:	681a      	ldr	r2, [r3, #0]
 8001074:	4b09      	ldr	r3, [pc, #36]	; (800109c <HAL_GPIO_EXTI_Callback+0x48>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	1ad3      	subs	r3, r2, r3
 800107a:	4a09      	ldr	r2, [pc, #36]	; (80010a0 <HAL_GPIO_EXTI_Callback+0x4c>)
 800107c:	6013      	str	r3, [r2, #0]
		old_time = current_time;
 800107e:	4b06      	ldr	r3, [pc, #24]	; (8001098 <HAL_GPIO_EXTI_Callback+0x44>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	4a06      	ldr	r2, [pc, #24]	; (800109c <HAL_GPIO_EXTI_Callback+0x48>)
 8001084:	6013      	str	r3, [r2, #0]
		__HAL_TIM_SET_COUNTER(&htim6, 0);
 8001086:	4b07      	ldr	r3, [pc, #28]	; (80010a4 <HAL_GPIO_EXTI_Callback+0x50>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	2200      	movs	r2, #0
 800108c:	625a      	str	r2, [r3, #36]	; 0x24
	}
}
 800108e:	bf00      	nop
 8001090:	3708      	adds	r7, #8
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}
 8001096:	bf00      	nop
 8001098:	200001fc 	.word	0x200001fc
 800109c:	200001f8 	.word	0x200001f8
 80010a0:	20000200 	.word	0x20000200
 80010a4:	2000a30c 	.word	0x2000a30c

080010a8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80010a8:	b480      	push	{r7}
 80010aa:	b083      	sub	sp, #12
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
	if(htim == &htim6) {
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	4a09      	ldr	r2, [pc, #36]	; (80010d8 <HAL_TIM_PeriodElapsedCallback+0x30>)
 80010b4:	4293      	cmp	r3, r2
 80010b6:	d108      	bne.n	80010ca <HAL_TIM_PeriodElapsedCallback+0x22>
		//Wyzeruj predkosc
		current_time = 0;
 80010b8:	4b08      	ldr	r3, [pc, #32]	; (80010dc <HAL_TIM_PeriodElapsedCallback+0x34>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	601a      	str	r2, [r3, #0]
		old_time = 0;
 80010be:	4b08      	ldr	r3, [pc, #32]	; (80010e0 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	601a      	str	r2, [r3, #0]
		period = 0;
 80010c4:	4b07      	ldr	r3, [pc, #28]	; (80010e4 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	601a      	str	r2, [r3, #0]
	}
}
 80010ca:	bf00      	nop
 80010cc:	370c      	adds	r7, #12
 80010ce:	46bd      	mov	sp, r7
 80010d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d4:	4770      	bx	lr
 80010d6:	bf00      	nop
 80010d8:	2000a30c 	.word	0x2000a30c
 80010dc:	200001fc 	.word	0x200001fc
 80010e0:	200001f8 	.word	0x200001f8
 80010e4:	20000200 	.word	0x20000200

080010e8 <speedValue>:

float speedValue(uint32_t period, uint8_t wheelSize_inch)
{
 80010e8:	b5b0      	push	{r4, r5, r7, lr}
 80010ea:	b086      	sub	sp, #24
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
 80010f0:	460b      	mov	r3, r1
 80010f2:	70fb      	strb	r3, [r7, #3]
	float wheelSize_m = (float)wheelSize_inch * 0.0254;
 80010f4:	78fb      	ldrb	r3, [r7, #3]
 80010f6:	ee07 3a90 	vmov	s15, r3
 80010fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80010fe:	ee17 0a90 	vmov	r0, s15
 8001102:	f7ff fa21 	bl	8000548 <__aeabi_f2d>
 8001106:	a335      	add	r3, pc, #212	; (adr r3, 80011dc <speedValue+0xf4>)
 8001108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800110c:	f7ff fa74 	bl	80005f8 <__aeabi_dmul>
 8001110:	4602      	mov	r2, r0
 8001112:	460b      	mov	r3, r1
 8001114:	4610      	mov	r0, r2
 8001116:	4619      	mov	r1, r3
 8001118:	f7ff fd46 	bl	8000ba8 <__aeabi_d2f>
 800111c:	4603      	mov	r3, r0
 800111e:	617b      	str	r3, [r7, #20]
	float radius_m = wheelSize_m / 2;
 8001120:	ed97 7a05 	vldr	s14, [r7, #20]
 8001124:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001128:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800112c:	edc7 7a04 	vstr	s15, [r7, #16]
	float period_s = 0.001 * (float)period;
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	ee07 3a90 	vmov	s15, r3
 8001136:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800113a:	ee17 0a90 	vmov	r0, s15
 800113e:	f7ff fa03 	bl	8000548 <__aeabi_f2d>
 8001142:	a328      	add	r3, pc, #160	; (adr r3, 80011e4 <speedValue+0xfc>)
 8001144:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001148:	f7ff fa56 	bl	80005f8 <__aeabi_dmul>
 800114c:	4602      	mov	r2, r0
 800114e:	460b      	mov	r3, r1
 8001150:	4610      	mov	r0, r2
 8001152:	4619      	mov	r1, r3
 8001154:	f7ff fd28 	bl	8000ba8 <__aeabi_d2f>
 8001158:	4603      	mov	r3, r0
 800115a:	60fb      	str	r3, [r7, #12]

	if(period > 0)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d01e      	beq.n	80011a0 <speedValue+0xb8>
	speed = (2.0*3.14*radius_m)/period_s;
 8001162:	6938      	ldr	r0, [r7, #16]
 8001164:	f7ff f9f0 	bl	8000548 <__aeabi_f2d>
 8001168:	a320      	add	r3, pc, #128	; (adr r3, 80011ec <speedValue+0x104>)
 800116a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800116e:	f7ff fa43 	bl	80005f8 <__aeabi_dmul>
 8001172:	4602      	mov	r2, r0
 8001174:	460b      	mov	r3, r1
 8001176:	4614      	mov	r4, r2
 8001178:	461d      	mov	r5, r3
 800117a:	68f8      	ldr	r0, [r7, #12]
 800117c:	f7ff f9e4 	bl	8000548 <__aeabi_f2d>
 8001180:	4602      	mov	r2, r0
 8001182:	460b      	mov	r3, r1
 8001184:	4620      	mov	r0, r4
 8001186:	4629      	mov	r1, r5
 8001188:	f7ff fb60 	bl	800084c <__aeabi_ddiv>
 800118c:	4602      	mov	r2, r0
 800118e:	460b      	mov	r3, r1
 8001190:	4610      	mov	r0, r2
 8001192:	4619      	mov	r1, r3
 8001194:	f7ff fd08 	bl	8000ba8 <__aeabi_d2f>
 8001198:	4603      	mov	r3, r0
 800119a:	4a0d      	ldr	r2, [pc, #52]	; (80011d0 <speedValue+0xe8>)
 800119c:	6013      	str	r3, [r2, #0]
 800119e:	e003      	b.n	80011a8 <speedValue+0xc0>
	else speed = 0.0;
 80011a0:	4b0b      	ldr	r3, [pc, #44]	; (80011d0 <speedValue+0xe8>)
 80011a2:	f04f 0200 	mov.w	r2, #0
 80011a6:	601a      	str	r2, [r3, #0]

	return speed*3600/1000;
 80011a8:	4b09      	ldr	r3, [pc, #36]	; (80011d0 <speedValue+0xe8>)
 80011aa:	edd3 7a00 	vldr	s15, [r3]
 80011ae:	ed9f 7a09 	vldr	s14, [pc, #36]	; 80011d4 <speedValue+0xec>
 80011b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011b6:	ed9f 7a08 	vldr	s14, [pc, #32]	; 80011d8 <speedValue+0xf0>
 80011ba:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80011be:	eef0 7a66 	vmov.f32	s15, s13
}
 80011c2:	eeb0 0a67 	vmov.f32	s0, s15
 80011c6:	3718      	adds	r7, #24
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bdb0      	pop	{r4, r5, r7, pc}
 80011cc:	f3af 8000 	nop.w
 80011d0:	20000204 	.word	0x20000204
 80011d4:	45610000 	.word	0x45610000
 80011d8:	447a0000 	.word	0x447a0000
 80011dc:	25460aa6 	.word	0x25460aa6
 80011e0:	3f9a0275 	.word	0x3f9a0275
 80011e4:	d2f1a9fc 	.word	0xd2f1a9fc
 80011e8:	3f50624d 	.word	0x3f50624d
 80011ec:	51eb851f 	.word	0x51eb851f
 80011f0:	40191eb8 	.word	0x40191eb8

080011f4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011f8:	4b1b      	ldr	r3, [pc, #108]	; (8001268 <MX_I2C1_Init+0x74>)
 80011fa:	4a1c      	ldr	r2, [pc, #112]	; (800126c <MX_I2C1_Init+0x78>)
 80011fc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 80011fe:	4b1a      	ldr	r3, [pc, #104]	; (8001268 <MX_I2C1_Init+0x74>)
 8001200:	4a1b      	ldr	r2, [pc, #108]	; (8001270 <MX_I2C1_Init+0x7c>)
 8001202:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001204:	4b18      	ldr	r3, [pc, #96]	; (8001268 <MX_I2C1_Init+0x74>)
 8001206:	2200      	movs	r2, #0
 8001208:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800120a:	4b17      	ldr	r3, [pc, #92]	; (8001268 <MX_I2C1_Init+0x74>)
 800120c:	2201      	movs	r2, #1
 800120e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001210:	4b15      	ldr	r3, [pc, #84]	; (8001268 <MX_I2C1_Init+0x74>)
 8001212:	2200      	movs	r2, #0
 8001214:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001216:	4b14      	ldr	r3, [pc, #80]	; (8001268 <MX_I2C1_Init+0x74>)
 8001218:	2200      	movs	r2, #0
 800121a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800121c:	4b12      	ldr	r3, [pc, #72]	; (8001268 <MX_I2C1_Init+0x74>)
 800121e:	2200      	movs	r2, #0
 8001220:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001222:	4b11      	ldr	r3, [pc, #68]	; (8001268 <MX_I2C1_Init+0x74>)
 8001224:	2200      	movs	r2, #0
 8001226:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001228:	4b0f      	ldr	r3, [pc, #60]	; (8001268 <MX_I2C1_Init+0x74>)
 800122a:	2200      	movs	r2, #0
 800122c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800122e:	480e      	ldr	r0, [pc, #56]	; (8001268 <MX_I2C1_Init+0x74>)
 8001230:	f001 fc4a 	bl	8002ac8 <HAL_I2C_Init>
 8001234:	4603      	mov	r3, r0
 8001236:	2b00      	cmp	r3, #0
 8001238:	d001      	beq.n	800123e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800123a:	f000 fb9f 	bl	800197c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800123e:	2100      	movs	r1, #0
 8001240:	4809      	ldr	r0, [pc, #36]	; (8001268 <MX_I2C1_Init+0x74>)
 8001242:	f002 f9c3 	bl	80035cc <HAL_I2CEx_ConfigAnalogFilter>
 8001246:	4603      	mov	r3, r0
 8001248:	2b00      	cmp	r3, #0
 800124a:	d001      	beq.n	8001250 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800124c:	f000 fb96 	bl	800197c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001250:	2100      	movs	r1, #0
 8001252:	4805      	ldr	r0, [pc, #20]	; (8001268 <MX_I2C1_Init+0x74>)
 8001254:	f002 fa05 	bl	8003662 <HAL_I2CEx_ConfigDigitalFilter>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	d001      	beq.n	8001262 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800125e:	f000 fb8d 	bl	800197c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001262:	bf00      	nop
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	20000208 	.word	0x20000208
 800126c:	40005400 	.word	0x40005400
 8001270:	10909cec 	.word	0x10909cec

08001274 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b0ac      	sub	sp, #176	; 0xb0
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800127c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001280:	2200      	movs	r2, #0
 8001282:	601a      	str	r2, [r3, #0]
 8001284:	605a      	str	r2, [r3, #4]
 8001286:	609a      	str	r2, [r3, #8]
 8001288:	60da      	str	r2, [r3, #12]
 800128a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800128c:	f107 0314 	add.w	r3, r7, #20
 8001290:	2288      	movs	r2, #136	; 0x88
 8001292:	2100      	movs	r1, #0
 8001294:	4618      	mov	r0, r3
 8001296:	f006 ff4f 	bl	8008138 <memset>
  if(i2cHandle->Instance==I2C1)
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	4a21      	ldr	r2, [pc, #132]	; (8001324 <HAL_I2C_MspInit+0xb0>)
 80012a0:	4293      	cmp	r3, r2
 80012a2:	d13a      	bne.n	800131a <HAL_I2C_MspInit+0xa6>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80012a4:	2340      	movs	r3, #64	; 0x40
 80012a6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80012a8:	2300      	movs	r3, #0
 80012aa:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012ac:	f107 0314 	add.w	r3, r7, #20
 80012b0:	4618      	mov	r0, r3
 80012b2:	f003 f887 	bl	80043c4 <HAL_RCCEx_PeriphCLKConfig>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d001      	beq.n	80012c0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80012bc:	f000 fb5e 	bl	800197c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012c0:	4b19      	ldr	r3, [pc, #100]	; (8001328 <HAL_I2C_MspInit+0xb4>)
 80012c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012c4:	4a18      	ldr	r2, [pc, #96]	; (8001328 <HAL_I2C_MspInit+0xb4>)
 80012c6:	f043 0302 	orr.w	r3, r3, #2
 80012ca:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012cc:	4b16      	ldr	r3, [pc, #88]	; (8001328 <HAL_I2C_MspInit+0xb4>)
 80012ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012d0:	f003 0302 	and.w	r3, r3, #2
 80012d4:	613b      	str	r3, [r7, #16]
 80012d6:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80012d8:	23c0      	movs	r3, #192	; 0xc0
 80012da:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012de:	2312      	movs	r3, #18
 80012e0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e4:	2300      	movs	r3, #0
 80012e6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012ea:	2303      	movs	r3, #3
 80012ec:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80012f0:	2304      	movs	r3, #4
 80012f2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012f6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80012fa:	4619      	mov	r1, r3
 80012fc:	480b      	ldr	r0, [pc, #44]	; (800132c <HAL_I2C_MspInit+0xb8>)
 80012fe:	f001 fa09 	bl	8002714 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001302:	4b09      	ldr	r3, [pc, #36]	; (8001328 <HAL_I2C_MspInit+0xb4>)
 8001304:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001306:	4a08      	ldr	r2, [pc, #32]	; (8001328 <HAL_I2C_MspInit+0xb4>)
 8001308:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800130c:	6593      	str	r3, [r2, #88]	; 0x58
 800130e:	4b06      	ldr	r3, [pc, #24]	; (8001328 <HAL_I2C_MspInit+0xb4>)
 8001310:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001312:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001316:	60fb      	str	r3, [r7, #12]
 8001318:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800131a:	bf00      	nop
 800131c:	37b0      	adds	r7, #176	; 0xb0
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	40005400 	.word	0x40005400
 8001328:	40021000 	.word	0x40021000
 800132c:	48000400 	.word	0x48000400

08001330 <lcd_cmd>:
#define ST7735S_GAMCTRP1		0xe0
#define ST7735S_GAMCTRN1		0xe1

//Sets DC and CS state for SPI cmd transmit
static void lcd_cmd(uint8_t cmd)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b082      	sub	sp, #8
 8001334:	af00      	add	r7, sp, #0
 8001336:	4603      	mov	r3, r0
 8001338:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_RESET);
 800133a:	2200      	movs	r2, #0
 800133c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001340:	480c      	ldr	r0, [pc, #48]	; (8001374 <lcd_cmd+0x44>)
 8001342:	f001 fb91 	bl	8002a68 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8001346:	2200      	movs	r2, #0
 8001348:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800134c:	4809      	ldr	r0, [pc, #36]	; (8001374 <lcd_cmd+0x44>)
 800134e:	f001 fb8b 	bl	8002a68 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &cmd, 1, HAL_MAX_DELAY);
 8001352:	1df9      	adds	r1, r7, #7
 8001354:	f04f 33ff 	mov.w	r3, #4294967295
 8001358:	2201      	movs	r2, #1
 800135a:	4807      	ldr	r0, [pc, #28]	; (8001378 <lcd_cmd+0x48>)
 800135c:	f003 fd91 	bl	8004e82 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8001360:	2201      	movs	r2, #1
 8001362:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001366:	4803      	ldr	r0, [pc, #12]	; (8001374 <lcd_cmd+0x44>)
 8001368:	f001 fb7e 	bl	8002a68 <HAL_GPIO_WritePin>
}
 800136c:	bf00      	nop
 800136e:	3708      	adds	r7, #8
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}
 8001374:	48000400 	.word	0x48000400
 8001378:	2000a25c 	.word	0x2000a25c

0800137c <lcd_data>:

//Sets DC and CS state for SPI data transmit
static void lcd_data(uint8_t data)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b082      	sub	sp, #8
 8001380:	af00      	add	r7, sp, #0
 8001382:	4603      	mov	r3, r0
 8001384:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_SET);
 8001386:	2201      	movs	r2, #1
 8001388:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800138c:	480c      	ldr	r0, [pc, #48]	; (80013c0 <lcd_data+0x44>)
 800138e:	f001 fb6b 	bl	8002a68 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8001392:	2200      	movs	r2, #0
 8001394:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001398:	4809      	ldr	r0, [pc, #36]	; (80013c0 <lcd_data+0x44>)
 800139a:	f001 fb65 	bl	8002a68 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &data, 1, HAL_MAX_DELAY);
 800139e:	1df9      	adds	r1, r7, #7
 80013a0:	f04f 33ff 	mov.w	r3, #4294967295
 80013a4:	2201      	movs	r2, #1
 80013a6:	4807      	ldr	r0, [pc, #28]	; (80013c4 <lcd_data+0x48>)
 80013a8:	f003 fd6b 	bl	8004e82 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 80013ac:	2201      	movs	r2, #1
 80013ae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013b2:	4803      	ldr	r0, [pc, #12]	; (80013c0 <lcd_data+0x44>)
 80013b4:	f001 fb58 	bl	8002a68 <HAL_GPIO_WritePin>
}
 80013b8:	bf00      	nop
 80013ba:	3708      	adds	r7, #8
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	48000400 	.word	0x48000400
 80013c4:	2000a25c 	.word	0x2000a25c

080013c8 <lcd_send>:

#define CMD(x)				((x) | 0x100)

//Sends cmd or data to tft
static void lcd_send(uint16_t value)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b082      	sub	sp, #8
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	4603      	mov	r3, r0
 80013d0:	80fb      	strh	r3, [r7, #6]
	if(value & 0x100) {
 80013d2:	88fb      	ldrh	r3, [r7, #6]
 80013d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d005      	beq.n	80013e8 <lcd_send+0x20>
		lcd_cmd(value);
 80013dc:	88fb      	ldrh	r3, [r7, #6]
 80013de:	b2db      	uxtb	r3, r3
 80013e0:	4618      	mov	r0, r3
 80013e2:	f7ff ffa5 	bl	8001330 <lcd_cmd>
	} else {
		lcd_data(value);
	}
}
 80013e6:	e004      	b.n	80013f2 <lcd_send+0x2a>
		lcd_data(value);
 80013e8:	88fb      	ldrh	r3, [r7, #6]
 80013ea:	b2db      	uxtb	r3, r3
 80013ec:	4618      	mov	r0, r3
 80013ee:	f7ff ffc5 	bl	800137c <lcd_data>
}
 80013f2:	bf00      	nop
 80013f4:	3708      	adds	r7, #8
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
	...

080013fc <lcd_init>:
  CMD(ST7735S_COLMOD), 0x05,
  CMD(ST7735S_MADCTL), 0xa0,
};

void lcd_init(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b082      	sub	sp, #8
 8001400:	af00      	add	r7, sp, #0
	int i;

	HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_RESET);
 8001402:	2200      	movs	r2, #0
 8001404:	2104      	movs	r1, #4
 8001406:	4817      	ldr	r0, [pc, #92]	; (8001464 <lcd_init+0x68>)
 8001408:	f001 fb2e 	bl	8002a68 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 800140c:	2064      	movs	r0, #100	; 0x64
 800140e:	f000 fe53 	bl	80020b8 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_SET);
 8001412:	2201      	movs	r2, #1
 8001414:	2104      	movs	r1, #4
 8001416:	4813      	ldr	r0, [pc, #76]	; (8001464 <lcd_init+0x68>)
 8001418:	f001 fb26 	bl	8002a68 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 800141c:	2064      	movs	r0, #100	; 0x64
 800141e:	f000 fe4b 	bl	80020b8 <HAL_Delay>

	for(i = 0; i < sizeof(init_table) / sizeof(uint16_t); i++) {
 8001422:	2300      	movs	r3, #0
 8001424:	607b      	str	r3, [r7, #4]
 8001426:	e009      	b.n	800143c <lcd_init+0x40>
		lcd_send(init_table[i]);
 8001428:	4a0f      	ldr	r2, [pc, #60]	; (8001468 <lcd_init+0x6c>)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001430:	4618      	mov	r0, r3
 8001432:	f7ff ffc9 	bl	80013c8 <lcd_send>
	for(i = 0; i < sizeof(init_table) / sizeof(uint16_t); i++) {
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	3301      	adds	r3, #1
 800143a:	607b      	str	r3, [r7, #4]
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	2b4b      	cmp	r3, #75	; 0x4b
 8001440:	d9f2      	bls.n	8001428 <lcd_init+0x2c>
	}

	HAL_Delay(200);
 8001442:	20c8      	movs	r0, #200	; 0xc8
 8001444:	f000 fe38 	bl	80020b8 <HAL_Delay>
	lcd_cmd(ST7735S_SLPOUT);
 8001448:	2011      	movs	r0, #17
 800144a:	f7ff ff71 	bl	8001330 <lcd_cmd>
	HAL_Delay(120);
 800144e:	2078      	movs	r0, #120	; 0x78
 8001450:	f000 fe32 	bl	80020b8 <HAL_Delay>

	lcd_cmd(ST7735S_DISPON);
 8001454:	2029      	movs	r0, #41	; 0x29
 8001456:	f7ff ff6b 	bl	8001330 <lcd_cmd>
}
 800145a:	bf00      	nop
 800145c:	3708      	adds	r7, #8
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	48000400 	.word	0x48000400
 8001468:	0800b100 	.word	0x0800b100

0800146c <lcd_data16>:



//Sends 16bits, 8 bits + 8 bits one by one
static void lcd_data16(uint16_t value)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b082      	sub	sp, #8
 8001470:	af00      	add	r7, sp, #0
 8001472:	4603      	mov	r3, r0
 8001474:	80fb      	strh	r3, [r7, #6]
	lcd_data(value >> 8);
 8001476:	88fb      	ldrh	r3, [r7, #6]
 8001478:	0a1b      	lsrs	r3, r3, #8
 800147a:	b29b      	uxth	r3, r3
 800147c:	b2db      	uxtb	r3, r3
 800147e:	4618      	mov	r0, r3
 8001480:	f7ff ff7c 	bl	800137c <lcd_data>
	lcd_data(value);
 8001484:	88fb      	ldrh	r3, [r7, #6]
 8001486:	b2db      	uxtb	r3, r3
 8001488:	4618      	mov	r0, r3
 800148a:	f7ff ff77 	bl	800137c <lcd_data>
}
 800148e:	bf00      	nop
 8001490:	3708      	adds	r7, #8
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}

08001496 <lcd_set_window>:
#define LCD_OFFSET_X  1
#define LCD_OFFSET_Y  2

//Caset sets starting and ending columns of the drawing area
static void lcd_set_window(int x, int y, int width, int height)
{
 8001496:	b580      	push	{r7, lr}
 8001498:	b084      	sub	sp, #16
 800149a:	af00      	add	r7, sp, #0
 800149c:	60f8      	str	r0, [r7, #12]
 800149e:	60b9      	str	r1, [r7, #8]
 80014a0:	607a      	str	r2, [r7, #4]
 80014a2:	603b      	str	r3, [r7, #0]
  lcd_cmd(ST7735S_CASET);
 80014a4:	202a      	movs	r0, #42	; 0x2a
 80014a6:	f7ff ff43 	bl	8001330 <lcd_cmd>
  lcd_data16(LCD_OFFSET_X + x);
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	b29b      	uxth	r3, r3
 80014ae:	3301      	adds	r3, #1
 80014b0:	b29b      	uxth	r3, r3
 80014b2:	4618      	mov	r0, r3
 80014b4:	f7ff ffda 	bl	800146c <lcd_data16>
  lcd_data16(LCD_OFFSET_X + x + width - 1);
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	b29a      	uxth	r2, r3
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	b29b      	uxth	r3, r3
 80014c0:	4413      	add	r3, r2
 80014c2:	b29b      	uxth	r3, r3
 80014c4:	4618      	mov	r0, r3
 80014c6:	f7ff ffd1 	bl	800146c <lcd_data16>

  lcd_cmd(ST7735S_RASET);
 80014ca:	202b      	movs	r0, #43	; 0x2b
 80014cc:	f7ff ff30 	bl	8001330 <lcd_cmd>
  lcd_data16(LCD_OFFSET_Y + y);
 80014d0:	68bb      	ldr	r3, [r7, #8]
 80014d2:	b29b      	uxth	r3, r3
 80014d4:	3302      	adds	r3, #2
 80014d6:	b29b      	uxth	r3, r3
 80014d8:	4618      	mov	r0, r3
 80014da:	f7ff ffc7 	bl	800146c <lcd_data16>
  lcd_data16(LCD_OFFSET_Y + y + height- 1);
 80014de:	68bb      	ldr	r3, [r7, #8]
 80014e0:	b29a      	uxth	r2, r3
 80014e2:	683b      	ldr	r3, [r7, #0]
 80014e4:	b29b      	uxth	r3, r3
 80014e6:	4413      	add	r3, r2
 80014e8:	b29b      	uxth	r3, r3
 80014ea:	3301      	adds	r3, #1
 80014ec:	b29b      	uxth	r3, r3
 80014ee:	4618      	mov	r0, r3
 80014f0:	f7ff ffbc 	bl	800146c <lcd_data16>
}
 80014f4:	bf00      	nop
 80014f6:	3710      	adds	r7, #16
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd80      	pop	{r7, pc}

080014fc <lcd_put_pixel>:


static uint16_t frame_buffer[LCD_WIDTH*LCD_HEIGHT];

void lcd_put_pixel(int x, int y, uint16_t color)
{
 80014fc:	b480      	push	{r7}
 80014fe:	b085      	sub	sp, #20
 8001500:	af00      	add	r7, sp, #0
 8001502:	60f8      	str	r0, [r7, #12]
 8001504:	60b9      	str	r1, [r7, #8]
 8001506:	4613      	mov	r3, r2
 8001508:	80fb      	strh	r3, [r7, #6]
	frame_buffer[ x + y * LCD_WIDTH] = color;
 800150a:	68ba      	ldr	r2, [r7, #8]
 800150c:	4613      	mov	r3, r2
 800150e:	009b      	lsls	r3, r3, #2
 8001510:	4413      	add	r3, r2
 8001512:	015b      	lsls	r3, r3, #5
 8001514:	461a      	mov	r2, r3
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	4413      	add	r3, r2
 800151a:	4905      	ldr	r1, [pc, #20]	; (8001530 <lcd_put_pixel+0x34>)
 800151c:	88fa      	ldrh	r2, [r7, #6]
 800151e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 8001522:	bf00      	nop
 8001524:	3714      	adds	r7, #20
 8001526:	46bd      	mov	sp, r7
 8001528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152c:	4770      	bx	lr
 800152e:	bf00      	nop
 8001530:	2000025c 	.word	0x2000025c

08001534 <lcd_copy>:

void lcd_copy(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	af00      	add	r7, sp, #0
	lcd_set_window(0, 0, LCD_WIDTH, LCD_HEIGHT);
 8001538:	2380      	movs	r3, #128	; 0x80
 800153a:	22a0      	movs	r2, #160	; 0xa0
 800153c:	2100      	movs	r1, #0
 800153e:	2000      	movs	r0, #0
 8001540:	f7ff ffa9 	bl	8001496 <lcd_set_window>
	lcd_cmd(ST7735S_RAMWR);
 8001544:	202c      	movs	r0, #44	; 0x2c
 8001546:	f7ff fef3 	bl	8001330 <lcd_cmd>
	HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_SET);
 800154a:	2201      	movs	r2, #1
 800154c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001550:	4808      	ldr	r0, [pc, #32]	; (8001574 <lcd_copy+0x40>)
 8001552:	f001 fa89 	bl	8002a68 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8001556:	2200      	movs	r2, #0
 8001558:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800155c:	4805      	ldr	r0, [pc, #20]	; (8001574 <lcd_copy+0x40>)
 800155e:	f001 fa83 	bl	8002a68 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_DMA(&hspi2, (uint8_t*)frame_buffer, sizeof(frame_buffer));
 8001562:	f44f 4220 	mov.w	r2, #40960	; 0xa000
 8001566:	4904      	ldr	r1, [pc, #16]	; (8001578 <lcd_copy+0x44>)
 8001568:	4804      	ldr	r0, [pc, #16]	; (800157c <lcd_copy+0x48>)
 800156a:	f003 fdff 	bl	800516c <HAL_SPI_Transmit_DMA>

}
 800156e:	bf00      	nop
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	48000400 	.word	0x48000400
 8001578:	2000025c 	.word	0x2000025c
 800157c:	2000a25c 	.word	0x2000a25c

08001580 <lcd_transfer_done>:

void lcd_transfer_done(void)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8001584:	2201      	movs	r2, #1
 8001586:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800158a:	4802      	ldr	r0, [pc, #8]	; (8001594 <lcd_transfer_done+0x14>)
 800158c:	f001 fa6c 	bl	8002a68 <HAL_GPIO_WritePin>
}
 8001590:	bf00      	nop
 8001592:	bd80      	pop	{r7, pc}
 8001594:	48000400 	.word	0x48000400

08001598 <lps_read_reg>:
#define TIMEOUT                 100

//Function responsible for:
//Reading data from lps25hb registers
static uint8_t lps_read_reg(uint8_t reg)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b088      	sub	sp, #32
 800159c:	af04      	add	r7, sp, #16
 800159e:	4603      	mov	r3, r0
 80015a0:	71fb      	strb	r3, [r7, #7]
    uint8_t value = 0;
 80015a2:	2300      	movs	r3, #0
 80015a4:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Read(&hi2c1, LPS25HB_ADDR, reg, 1, &value, sizeof(value), TIMEOUT);
 80015a6:	79fb      	ldrb	r3, [r7, #7]
 80015a8:	b29a      	uxth	r2, r3
 80015aa:	2364      	movs	r3, #100	; 0x64
 80015ac:	9302      	str	r3, [sp, #8]
 80015ae:	2301      	movs	r3, #1
 80015b0:	9301      	str	r3, [sp, #4]
 80015b2:	f107 030f 	add.w	r3, r7, #15
 80015b6:	9300      	str	r3, [sp, #0]
 80015b8:	2301      	movs	r3, #1
 80015ba:	21ba      	movs	r1, #186	; 0xba
 80015bc:	4803      	ldr	r0, [pc, #12]	; (80015cc <lps_read_reg+0x34>)
 80015be:	f001 fc33 	bl	8002e28 <HAL_I2C_Mem_Read>

    return value;
 80015c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	3710      	adds	r7, #16
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	20000208 	.word	0x20000208

080015d0 <lps_write_reg>:

//Function responsible for:
//Writing data to lps25hb registers
static void lps_write_reg(uint8_t reg, uint8_t value)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b086      	sub	sp, #24
 80015d4:	af04      	add	r7, sp, #16
 80015d6:	4603      	mov	r3, r0
 80015d8:	460a      	mov	r2, r1
 80015da:	71fb      	strb	r3, [r7, #7]
 80015dc:	4613      	mov	r3, r2
 80015de:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Mem_Write(&hi2c1, LPS25HB_ADDR, reg, 1, &value, sizeof(value), TIMEOUT);
 80015e0:	79fb      	ldrb	r3, [r7, #7]
 80015e2:	b29a      	uxth	r2, r3
 80015e4:	2364      	movs	r3, #100	; 0x64
 80015e6:	9302      	str	r3, [sp, #8]
 80015e8:	2301      	movs	r3, #1
 80015ea:	9301      	str	r3, [sp, #4]
 80015ec:	1dbb      	adds	r3, r7, #6
 80015ee:	9300      	str	r3, [sp, #0]
 80015f0:	2301      	movs	r3, #1
 80015f2:	21ba      	movs	r1, #186	; 0xba
 80015f4:	4803      	ldr	r0, [pc, #12]	; (8001604 <lps_write_reg+0x34>)
 80015f6:	f001 fb03 	bl	8002c00 <HAL_I2C_Mem_Write>
}
 80015fa:	bf00      	nop
 80015fc:	3708      	adds	r7, #8
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	20000208 	.word	0x20000208

08001608 <lps25hb_init>:

HAL_StatusTypeDef lps25hb_init(void)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	af00      	add	r7, sp, #0
	if (lps_read_reg(LPS25HB_WHO_AM_I) != 0xbd)
 800160c:	200f      	movs	r0, #15
 800160e:	f7ff ffc3 	bl	8001598 <lps_read_reg>
 8001612:	4603      	mov	r3, r0
 8001614:	2bbd      	cmp	r3, #189	; 0xbd
 8001616:	d001      	beq.n	800161c <lps25hb_init+0x14>
		 return HAL_ERROR;
 8001618:	2301      	movs	r3, #1
 800161a:	e00c      	b.n	8001636 <lps25hb_init+0x2e>

	lps_write_reg(LPS25HB_CTRL_REG1,  0xC0);
 800161c:	21c0      	movs	r1, #192	; 0xc0
 800161e:	2020      	movs	r0, #32
 8001620:	f7ff ffd6 	bl	80015d0 <lps_write_reg>
	lps_write_reg(LPS25HB_CTRL_REG2,  0x40);
 8001624:	2140      	movs	r1, #64	; 0x40
 8001626:	2021      	movs	r0, #33	; 0x21
 8001628:	f7ff ffd2 	bl	80015d0 <lps_write_reg>
	lps_write_reg(LPS25HB_FIFO_CTRL,  0xDF);
 800162c:	21df      	movs	r1, #223	; 0xdf
 800162e:	202e      	movs	r0, #46	; 0x2e
 8001630:	f7ff ffce 	bl	80015d0 <lps_write_reg>

	return HAL_OK;
 8001634:	2300      	movs	r3, #0
}
 8001636:	4618      	mov	r0, r3
 8001638:	bd80      	pop	{r7, pc}
	...

0800163c <lps25hb_read_temp>:

float lps25hb_read_temp(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b086      	sub	sp, #24
 8001640:	af04      	add	r7, sp, #16
     int16_t temp;

     if (HAL_I2C_Mem_Read(&hi2c1, LPS25HB_ADDR, LPS25HB_TEMP_OUT_L | 0x80, 1, (uint8_t*)&temp, sizeof(temp), TIMEOUT) != HAL_OK)
 8001642:	2364      	movs	r3, #100	; 0x64
 8001644:	9302      	str	r3, [sp, #8]
 8001646:	2302      	movs	r3, #2
 8001648:	9301      	str	r3, [sp, #4]
 800164a:	1dbb      	adds	r3, r7, #6
 800164c:	9300      	str	r3, [sp, #0]
 800164e:	2301      	movs	r3, #1
 8001650:	22ab      	movs	r2, #171	; 0xab
 8001652:	21ba      	movs	r1, #186	; 0xba
 8001654:	480d      	ldr	r0, [pc, #52]	; (800168c <lps25hb_read_temp+0x50>)
 8001656:	f001 fbe7 	bl	8002e28 <HAL_I2C_Mem_Read>
 800165a:	4603      	mov	r3, r0
 800165c:	2b00      	cmp	r3, #0
 800165e:	d001      	beq.n	8001664 <lps25hb_read_temp+0x28>
         Error_Handler();
 8001660:	f000 f98c 	bl	800197c <Error_Handler>

     return 42.5f + temp / 480.0f;
 8001664:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001668:	ee07 3a90 	vmov	s15, r3
 800166c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001670:	eddf 6a07 	vldr	s13, [pc, #28]	; 8001690 <lps25hb_read_temp+0x54>
 8001674:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001678:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001694 <lps25hb_read_temp+0x58>
 800167c:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 8001680:	eeb0 0a67 	vmov.f32	s0, s15
 8001684:	3708      	adds	r7, #8
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	20000208 	.word	0x20000208
 8001690:	43f00000 	.word	0x43f00000
 8001694:	422a0000 	.word	0x422a0000

08001698 <lps25hb_read_pressure>:

float lps25hb_read_pressure(void)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b086      	sub	sp, #24
 800169c:	af04      	add	r7, sp, #16
     int32_t pressure = 0;
 800169e:	2300      	movs	r3, #0
 80016a0:	607b      	str	r3, [r7, #4]

     if (HAL_I2C_Mem_Read(&hi2c1, LPS25HB_ADDR, LPS25HB_PRESS_OUT_XL | 0x80, 1, (int8_t*)&pressure, 3, TIMEOUT) != HAL_OK)
 80016a2:	2364      	movs	r3, #100	; 0x64
 80016a4:	9302      	str	r3, [sp, #8]
 80016a6:	2303      	movs	r3, #3
 80016a8:	9301      	str	r3, [sp, #4]
 80016aa:	1d3b      	adds	r3, r7, #4
 80016ac:	9300      	str	r3, [sp, #0]
 80016ae:	2301      	movs	r3, #1
 80016b0:	22a8      	movs	r2, #168	; 0xa8
 80016b2:	21ba      	movs	r1, #186	; 0xba
 80016b4:	480b      	ldr	r0, [pc, #44]	; (80016e4 <lps25hb_read_pressure+0x4c>)
 80016b6:	f001 fbb7 	bl	8002e28 <HAL_I2C_Mem_Read>
 80016ba:	4603      	mov	r3, r0
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d001      	beq.n	80016c4 <lps25hb_read_pressure+0x2c>
         Error_Handler();
 80016c0:	f000 f95c 	bl	800197c <Error_Handler>

     return pressure / 4096.0f;
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	ee07 3a90 	vmov	s15, r3
 80016ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016ce:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80016e8 <lps25hb_read_pressure+0x50>
 80016d2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80016d6:	eef0 7a66 	vmov.f32	s15, s13
}
 80016da:	eeb0 0a67 	vmov.f32	s0, s15
 80016de:	3708      	adds	r7, #8
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	20000208 	.word	0x20000208
 80016e8:	45800000 	.word	0x45800000

080016ec <__io_putchar>:

/* Private variables ---------------------------------------------------------*/

/* USER CODE BEGIN PV */
int __io_putchar(int ch)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
	if(ch == '\n') {
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	2b0a      	cmp	r3, #10
 80016f8:	d102      	bne.n	8001700 <__io_putchar+0x14>
		__io_putchar('\r');
 80016fa:	200d      	movs	r0, #13
 80016fc:	f7ff fff6 	bl	80016ec <__io_putchar>
	}

	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8001700:	1d39      	adds	r1, r7, #4
 8001702:	f04f 33ff 	mov.w	r3, #4294967295
 8001706:	2201      	movs	r2, #1
 8001708:	4803      	ldr	r0, [pc, #12]	; (8001718 <__io_putchar+0x2c>)
 800170a:	f004 fb99 	bl	8005e40 <HAL_UART_Transmit>

	return 1;
 800170e:	2301      	movs	r3, #1
}
 8001710:	4618      	mov	r0, r3
 8001712:	3708      	adds	r7, #8
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}
 8001718:	2000a358 	.word	0x2000a358

0800171c <HAL_SPI_TxCpltCallback>:

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b082      	sub	sp, #8
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
	if (hspi == &hspi2)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	4a04      	ldr	r2, [pc, #16]	; (8001738 <HAL_SPI_TxCpltCallback+0x1c>)
 8001728:	4293      	cmp	r3, r2
 800172a:	d101      	bne.n	8001730 <HAL_SPI_TxCpltCallback+0x14>
		{
			lcd_transfer_done();
 800172c:	f7ff ff28 	bl	8001580 <lcd_transfer_done>
		}
}
 8001730:	bf00      	nop
 8001732:	3708      	adds	r7, #8
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}
 8001738:	2000a25c 	.word	0x2000a25c
 800173c:	00000000 	.word	0x00000000

08001740 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001740:	b5b0      	push	{r4, r5, r7, lr}
 8001742:	b0b8      	sub	sp, #224	; 0xe0
 8001744:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001746:	f000 fc42 	bl	8001fce <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800174a:	f000 f8c5 	bl	80018d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800174e:	f7ff fc17 	bl	8000f80 <MX_GPIO_Init>
  MX_DMA_Init();
 8001752:	f7ff fbf7 	bl	8000f44 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001756:	f000 fb85 	bl	8001e64 <MX_USART2_UART_Init>
  MX_TIM6_Init();
 800175a:	f000 fb25 	bl	8001da8 <MX_TIM6_Init>
  MX_I2C1_Init();
 800175e:	f7ff fd49 	bl	80011f4 <MX_I2C1_Init>
  MX_SPI2_Init();
 8001762:	f000 f911 	bl	8001988 <MX_SPI2_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_TIM_Base_Start_IT(&htim6);
 8001766:	4854      	ldr	r0, [pc, #336]	; (80018b8 <main+0x178>)
 8001768:	f004 f842 	bl	80057f0 <HAL_TIM_Base_Start_IT>
  lps25hb_init();
 800176c:	f7ff ff4c 	bl	8001608 <lps25hb_init>
  lcd_init();
 8001770:	f7ff fe44 	bl	80013fc <lcd_init>

  float p0 = lps25hb_read_pressure();
 8001774:	f7ff ff90 	bl	8001698 <lps25hb_read_pressure>
 8001778:	ed87 0a35 	vstr	s0, [r7, #212]	; 0xd4

  while (1)
  {
	float temp = lps25hb_read_temp() + 273.15;
 800177c:	f7ff ff5e 	bl	800163c <lps25hb_read_temp>
 8001780:	ee10 3a10 	vmov	r3, s0
 8001784:	4618      	mov	r0, r3
 8001786:	f7fe fedf 	bl	8000548 <__aeabi_f2d>
 800178a:	a347      	add	r3, pc, #284	; (adr r3, 80018a8 <main+0x168>)
 800178c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001790:	f7fe fd7c 	bl	800028c <__adddf3>
 8001794:	4602      	mov	r2, r0
 8001796:	460b      	mov	r3, r1
 8001798:	4610      	mov	r0, r2
 800179a:	4619      	mov	r1, r3
 800179c:	f7ff fa04 	bl	8000ba8 <__aeabi_d2f>
 80017a0:	4603      	mov	r3, r0
 80017a2:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
	float p = lps25hb_read_pressure();
 80017a6:	f7ff ff77 	bl	8001698 <lps25hb_read_pressure>
 80017aa:	ed87 0a33 	vstr	s0, [r7, #204]	; 0xcc
	float h = -29.271769 * temp * log(p / p0);
 80017ae:	f8d7 00d0 	ldr.w	r0, [r7, #208]	; 0xd0
 80017b2:	f7fe fec9 	bl	8000548 <__aeabi_f2d>
 80017b6:	a33e      	add	r3, pc, #248	; (adr r3, 80018b0 <main+0x170>)
 80017b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017bc:	f7fe ff1c 	bl	80005f8 <__aeabi_dmul>
 80017c0:	4602      	mov	r2, r0
 80017c2:	460b      	mov	r3, r1
 80017c4:	4614      	mov	r4, r2
 80017c6:	461d      	mov	r5, r3
 80017c8:	ed97 7a33 	vldr	s14, [r7, #204]	; 0xcc
 80017cc:	edd7 7a35 	vldr	s15, [r7, #212]	; 0xd4
 80017d0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80017d4:	ee16 0a90 	vmov	r0, s13
 80017d8:	f7fe feb6 	bl	8000548 <__aeabi_f2d>
 80017dc:	4602      	mov	r2, r0
 80017de:	460b      	mov	r3, r1
 80017e0:	ec43 2b10 	vmov	d0, r2, r3
 80017e4:	f009 fa40 	bl	800ac68 <log>
 80017e8:	ec53 2b10 	vmov	r2, r3, d0
 80017ec:	4620      	mov	r0, r4
 80017ee:	4629      	mov	r1, r5
 80017f0:	f7fe ff02 	bl	80005f8 <__aeabi_dmul>
 80017f4:	4602      	mov	r2, r0
 80017f6:	460b      	mov	r3, r1
 80017f8:	4610      	mov	r0, r2
 80017fa:	4619      	mov	r1, r3
 80017fc:	f7ff f9d4 	bl	8000ba8 <__aeabi_d2f>
 8001800:	4603      	mov	r3, r0
 8001802:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	float temperature_C = lps25hb_read_temp();
 8001806:	f7ff ff19 	bl	800163c <lps25hb_read_temp>
 800180a:	ed87 0a31 	vstr	s0, [r7, #196]	; 0xc4
//
//	printf("T = %.1f *C\n", temperature_C);
//	printf("h = %.2f m\n", h);
//	HAL_Delay(1000);
//	printf("p = %.1f\n", p);
	speed = speedValue(period, 2);
 800180e:	4b2b      	ldr	r3, [pc, #172]	; (80018bc <main+0x17c>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	2102      	movs	r1, #2
 8001814:	4618      	mov	r0, r3
 8001816:	f7ff fc67 	bl	80010e8 <speedValue>
 800181a:	eef0 7a40 	vmov.f32	s15, s0
 800181e:	4b28      	ldr	r3, [pc, #160]	; (80018c0 <main+0x180>)
 8001820:	edc3 7a00 	vstr	s15, [r3]
	printf("Speed = %.2f km/h \n", speed);
 8001824:	4b26      	ldr	r3, [pc, #152]	; (80018c0 <main+0x180>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4618      	mov	r0, r3
 800182a:	f7fe fe8d 	bl	8000548 <__aeabi_f2d>
 800182e:	4602      	mov	r2, r0
 8001830:	460b      	mov	r3, r1
 8001832:	4824      	ldr	r0, [pc, #144]	; (80018c4 <main+0x184>)
 8001834:	f006 fbf6 	bl	8008024 <iprintf>
	hagl_clear_screen();
 8001838:	f005 fdf4 	bl	8007424 <hagl_clear_screen>
	wchar_t h_display[16];
	wchar_t temperature_display[16];



	swprintf(temperature_display,16,L"%.1f *C", temperature_C);
 800183c:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 8001840:	f7fe fe82 	bl	8000548 <__aeabi_f2d>
 8001844:	4602      	mov	r2, r0
 8001846:	460b      	mov	r3, r1
 8001848:	f107 0084 	add.w	r0, r7, #132	; 0x84
 800184c:	e9cd 2300 	strd	r2, r3, [sp]
 8001850:	4a1d      	ldr	r2, [pc, #116]	; (80018c8 <main+0x188>)
 8001852:	2110      	movs	r1, #16
 8001854:	f006 fc3c 	bl	80080d0 <swprintf>
	swprintf(h_display,16, L"%.2f m", h);
 8001858:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 800185c:	f7fe fe74 	bl	8000548 <__aeabi_f2d>
 8001860:	4602      	mov	r2, r0
 8001862:	460b      	mov	r3, r1
 8001864:	f107 0044 	add.w	r0, r7, #68	; 0x44
 8001868:	e9cd 2300 	strd	r2, r3, [sp]
 800186c:	4a17      	ldr	r2, [pc, #92]	; (80018cc <main+0x18c>)
 800186e:	2110      	movs	r1, #16
 8001870:	f006 fc2e 	bl	80080d0 <swprintf>
	swprintf(speed_display,16, L"%.2f km/h", speed);
 8001874:	4b12      	ldr	r3, [pc, #72]	; (80018c0 <main+0x180>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4618      	mov	r0, r3
 800187a:	f7fe fe65 	bl	8000548 <__aeabi_f2d>
 800187e:	4602      	mov	r2, r0
 8001880:	460b      	mov	r3, r1
 8001882:	1d38      	adds	r0, r7, #4
 8001884:	e9cd 2300 	strd	r2, r3, [sp]
 8001888:	4a11      	ldr	r2, [pc, #68]	; (80018d0 <main+0x190>)
 800188a:	2110      	movs	r1, #16
 800188c:	f006 fc20 	bl	80080d0 <swprintf>
	hagl_put_text(speed_display,40,55,YELLOW, font10x20);
 8001890:	1d38      	adds	r0, r7, #4
 8001892:	4b10      	ldr	r3, [pc, #64]	; (80018d4 <main+0x194>)
 8001894:	9300      	str	r3, [sp, #0]
 8001896:	f24e 03ff 	movw	r3, #57599	; 0xe0ff
 800189a:	2237      	movs	r2, #55	; 0x37
 800189c:	2128      	movs	r1, #40	; 0x28
 800189e:	f005 fd39 	bl	8007314 <hagl_put_text>
//	hagl_put_text(temperature_display, 40, 75, YELLOW, font10x20);
//	hagl_put_text(h_display, 40, 85, YELLOW, font10x20);

	 lcd_copy();
 80018a2:	f7ff fe47 	bl	8001534 <lcd_copy>
  {
 80018a6:	e769      	b.n	800177c <main+0x3c>
 80018a8:	66666666 	.word	0x66666666
 80018ac:	40711266 	.word	0x40711266
 80018b0:	a737110e 	.word	0xa737110e
 80018b4:	c03d4592 	.word	0xc03d4592
 80018b8:	2000a30c 	.word	0x2000a30c
 80018bc:	20000200 	.word	0x20000200
 80018c0:	20000204 	.word	0x20000204
 80018c4:	0800b088 	.word	0x0800b088
 80018c8:	0800b09c 	.word	0x0800b09c
 80018cc:	0800b0bc 	.word	0x0800b0bc
 80018d0:	0800b0d8 	.word	0x0800b0d8
 80018d4:	0800b198 	.word	0x0800b198

080018d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b096      	sub	sp, #88	; 0x58
 80018dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018de:	f107 0314 	add.w	r3, r7, #20
 80018e2:	2244      	movs	r2, #68	; 0x44
 80018e4:	2100      	movs	r1, #0
 80018e6:	4618      	mov	r0, r3
 80018e8:	f006 fc26 	bl	8008138 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018ec:	463b      	mov	r3, r7
 80018ee:	2200      	movs	r2, #0
 80018f0:	601a      	str	r2, [r3, #0]
 80018f2:	605a      	str	r2, [r3, #4]
 80018f4:	609a      	str	r2, [r3, #8]
 80018f6:	60da      	str	r2, [r3, #12]
 80018f8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80018fa:	f44f 7000 	mov.w	r0, #512	; 0x200
 80018fe:	f001 ff0b 	bl	8003718 <HAL_PWREx_ControlVoltageScaling>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d001      	beq.n	800190c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001908:	f000 f838 	bl	800197c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800190c:	2310      	movs	r3, #16
 800190e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001910:	2301      	movs	r3, #1
 8001912:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001914:	2300      	movs	r3, #0
 8001916:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001918:	2360      	movs	r3, #96	; 0x60
 800191a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800191c:	2302      	movs	r3, #2
 800191e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001920:	2301      	movs	r3, #1
 8001922:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001924:	2301      	movs	r3, #1
 8001926:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001928:	2328      	movs	r3, #40	; 0x28
 800192a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800192c:	2307      	movs	r3, #7
 800192e:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001930:	2302      	movs	r3, #2
 8001932:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001934:	2302      	movs	r3, #2
 8001936:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001938:	f107 0314 	add.w	r3, r7, #20
 800193c:	4618      	mov	r0, r3
 800193e:	f001 ff41 	bl	80037c4 <HAL_RCC_OscConfig>
 8001942:	4603      	mov	r3, r0
 8001944:	2b00      	cmp	r3, #0
 8001946:	d001      	beq.n	800194c <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001948:	f000 f818 	bl	800197c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800194c:	230f      	movs	r3, #15
 800194e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001950:	2303      	movs	r3, #3
 8001952:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001954:	2300      	movs	r3, #0
 8001956:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001958:	2300      	movs	r3, #0
 800195a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800195c:	2300      	movs	r3, #0
 800195e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001960:	463b      	mov	r3, r7
 8001962:	2104      	movs	r1, #4
 8001964:	4618      	mov	r0, r3
 8001966:	f002 fb09 	bl	8003f7c <HAL_RCC_ClockConfig>
 800196a:	4603      	mov	r3, r0
 800196c:	2b00      	cmp	r3, #0
 800196e:	d001      	beq.n	8001974 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001970:	f000 f804 	bl	800197c <Error_Handler>
  }
}
 8001974:	bf00      	nop
 8001976:	3758      	adds	r7, #88	; 0x58
 8001978:	46bd      	mov	sp, r7
 800197a:	bd80      	pop	{r7, pc}

0800197c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800197c:	b480      	push	{r7}
 800197e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001980:	b672      	cpsid	i
}
 8001982:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001984:	e7fe      	b.n	8001984 <Error_Handler+0x8>
	...

08001988 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 800198c:	4b1b      	ldr	r3, [pc, #108]	; (80019fc <MX_SPI2_Init+0x74>)
 800198e:	4a1c      	ldr	r2, [pc, #112]	; (8001a00 <MX_SPI2_Init+0x78>)
 8001990:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001992:	4b1a      	ldr	r3, [pc, #104]	; (80019fc <MX_SPI2_Init+0x74>)
 8001994:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001998:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800199a:	4b18      	ldr	r3, [pc, #96]	; (80019fc <MX_SPI2_Init+0x74>)
 800199c:	2200      	movs	r2, #0
 800199e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80019a0:	4b16      	ldr	r3, [pc, #88]	; (80019fc <MX_SPI2_Init+0x74>)
 80019a2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80019a6:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80019a8:	4b14      	ldr	r3, [pc, #80]	; (80019fc <MX_SPI2_Init+0x74>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80019ae:	4b13      	ldr	r3, [pc, #76]	; (80019fc <MX_SPI2_Init+0x74>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80019b4:	4b11      	ldr	r3, [pc, #68]	; (80019fc <MX_SPI2_Init+0x74>)
 80019b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80019ba:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80019bc:	4b0f      	ldr	r3, [pc, #60]	; (80019fc <MX_SPI2_Init+0x74>)
 80019be:	2210      	movs	r2, #16
 80019c0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80019c2:	4b0e      	ldr	r3, [pc, #56]	; (80019fc <MX_SPI2_Init+0x74>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80019c8:	4b0c      	ldr	r3, [pc, #48]	; (80019fc <MX_SPI2_Init+0x74>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80019ce:	4b0b      	ldr	r3, [pc, #44]	; (80019fc <MX_SPI2_Init+0x74>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80019d4:	4b09      	ldr	r3, [pc, #36]	; (80019fc <MX_SPI2_Init+0x74>)
 80019d6:	2207      	movs	r2, #7
 80019d8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80019da:	4b08      	ldr	r3, [pc, #32]	; (80019fc <MX_SPI2_Init+0x74>)
 80019dc:	2200      	movs	r2, #0
 80019de:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80019e0:	4b06      	ldr	r3, [pc, #24]	; (80019fc <MX_SPI2_Init+0x74>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80019e6:	4805      	ldr	r0, [pc, #20]	; (80019fc <MX_SPI2_Init+0x74>)
 80019e8:	f003 f9a8 	bl	8004d3c <HAL_SPI_Init>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d001      	beq.n	80019f6 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80019f2:	f7ff ffc3 	bl	800197c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80019f6:	bf00      	nop
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	2000a25c 	.word	0x2000a25c
 8001a00:	40003800 	.word	0x40003800

08001a04 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b08a      	sub	sp, #40	; 0x28
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a0c:	f107 0314 	add.w	r3, r7, #20
 8001a10:	2200      	movs	r2, #0
 8001a12:	601a      	str	r2, [r3, #0]
 8001a14:	605a      	str	r2, [r3, #4]
 8001a16:	609a      	str	r2, [r3, #8]
 8001a18:	60da      	str	r2, [r3, #12]
 8001a1a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	4a3a      	ldr	r2, [pc, #232]	; (8001b0c <HAL_SPI_MspInit+0x108>)
 8001a22:	4293      	cmp	r3, r2
 8001a24:	d16d      	bne.n	8001b02 <HAL_SPI_MspInit+0xfe>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001a26:	4b3a      	ldr	r3, [pc, #232]	; (8001b10 <HAL_SPI_MspInit+0x10c>)
 8001a28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a2a:	4a39      	ldr	r2, [pc, #228]	; (8001b10 <HAL_SPI_MspInit+0x10c>)
 8001a2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a30:	6593      	str	r3, [r2, #88]	; 0x58
 8001a32:	4b37      	ldr	r3, [pc, #220]	; (8001b10 <HAL_SPI_MspInit+0x10c>)
 8001a34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a3a:	613b      	str	r3, [r7, #16]
 8001a3c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a3e:	4b34      	ldr	r3, [pc, #208]	; (8001b10 <HAL_SPI_MspInit+0x10c>)
 8001a40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a42:	4a33      	ldr	r2, [pc, #204]	; (8001b10 <HAL_SPI_MspInit+0x10c>)
 8001a44:	f043 0304 	orr.w	r3, r3, #4
 8001a48:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a4a:	4b31      	ldr	r3, [pc, #196]	; (8001b10 <HAL_SPI_MspInit+0x10c>)
 8001a4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a4e:	f003 0304 	and.w	r3, r3, #4
 8001a52:	60fb      	str	r3, [r7, #12]
 8001a54:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a56:	4b2e      	ldr	r3, [pc, #184]	; (8001b10 <HAL_SPI_MspInit+0x10c>)
 8001a58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a5a:	4a2d      	ldr	r2, [pc, #180]	; (8001b10 <HAL_SPI_MspInit+0x10c>)
 8001a5c:	f043 0302 	orr.w	r3, r3, #2
 8001a60:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a62:	4b2b      	ldr	r3, [pc, #172]	; (8001b10 <HAL_SPI_MspInit+0x10c>)
 8001a64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a66:	f003 0302 	and.w	r3, r3, #2
 8001a6a:	60bb      	str	r3, [r7, #8]
 8001a6c:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001a6e:	2308      	movs	r3, #8
 8001a70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a72:	2302      	movs	r3, #2
 8001a74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a76:	2300      	movs	r3, #0
 8001a78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a7a:	2303      	movs	r3, #3
 8001a7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001a7e:	2305      	movs	r3, #5
 8001a80:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a82:	f107 0314 	add.w	r3, r7, #20
 8001a86:	4619      	mov	r1, r3
 8001a88:	4822      	ldr	r0, [pc, #136]	; (8001b14 <HAL_SPI_MspInit+0x110>)
 8001a8a:	f000 fe43 	bl	8002714 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001a8e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a94:	2302      	movs	r3, #2
 8001a96:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a9c:	2303      	movs	r3, #3
 8001a9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001aa0:	2305      	movs	r3, #5
 8001aa2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001aa4:	f107 0314 	add.w	r3, r7, #20
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	481b      	ldr	r0, [pc, #108]	; (8001b18 <HAL_SPI_MspInit+0x114>)
 8001aac:	f000 fe32 	bl	8002714 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel5;
 8001ab0:	4b1a      	ldr	r3, [pc, #104]	; (8001b1c <HAL_SPI_MspInit+0x118>)
 8001ab2:	4a1b      	ldr	r2, [pc, #108]	; (8001b20 <HAL_SPI_MspInit+0x11c>)
 8001ab4:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_1;
 8001ab6:	4b19      	ldr	r3, [pc, #100]	; (8001b1c <HAL_SPI_MspInit+0x118>)
 8001ab8:	2201      	movs	r2, #1
 8001aba:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001abc:	4b17      	ldr	r3, [pc, #92]	; (8001b1c <HAL_SPI_MspInit+0x118>)
 8001abe:	2210      	movs	r2, #16
 8001ac0:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ac2:	4b16      	ldr	r3, [pc, #88]	; (8001b1c <HAL_SPI_MspInit+0x118>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001ac8:	4b14      	ldr	r3, [pc, #80]	; (8001b1c <HAL_SPI_MspInit+0x118>)
 8001aca:	2280      	movs	r2, #128	; 0x80
 8001acc:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001ace:	4b13      	ldr	r3, [pc, #76]	; (8001b1c <HAL_SPI_MspInit+0x118>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001ad4:	4b11      	ldr	r3, [pc, #68]	; (8001b1c <HAL_SPI_MspInit+0x118>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8001ada:	4b10      	ldr	r3, [pc, #64]	; (8001b1c <HAL_SPI_MspInit+0x118>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001ae0:	4b0e      	ldr	r3, [pc, #56]	; (8001b1c <HAL_SPI_MspInit+0x118>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001ae6:	480d      	ldr	r0, [pc, #52]	; (8001b1c <HAL_SPI_MspInit+0x118>)
 8001ae8:	f000 fc1c 	bl	8002324 <HAL_DMA_Init>
 8001aec:	4603      	mov	r3, r0
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d001      	beq.n	8001af6 <HAL_SPI_MspInit+0xf2>
    {
      Error_Handler();
 8001af2:	f7ff ff43 	bl	800197c <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	4a08      	ldr	r2, [pc, #32]	; (8001b1c <HAL_SPI_MspInit+0x118>)
 8001afa:	655a      	str	r2, [r3, #84]	; 0x54
 8001afc:	4a07      	ldr	r2, [pc, #28]	; (8001b1c <HAL_SPI_MspInit+0x118>)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001b02:	bf00      	nop
 8001b04:	3728      	adds	r7, #40	; 0x28
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	40003800 	.word	0x40003800
 8001b10:	40021000 	.word	0x40021000
 8001b14:	48000800 	.word	0x48000800
 8001b18:	48000400 	.word	0x48000400
 8001b1c:	2000a2c0 	.word	0x2000a2c0
 8001b20:	40020058 	.word	0x40020058

08001b24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b083      	sub	sp, #12
 8001b28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b2a:	4b0f      	ldr	r3, [pc, #60]	; (8001b68 <HAL_MspInit+0x44>)
 8001b2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b2e:	4a0e      	ldr	r2, [pc, #56]	; (8001b68 <HAL_MspInit+0x44>)
 8001b30:	f043 0301 	orr.w	r3, r3, #1
 8001b34:	6613      	str	r3, [r2, #96]	; 0x60
 8001b36:	4b0c      	ldr	r3, [pc, #48]	; (8001b68 <HAL_MspInit+0x44>)
 8001b38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b3a:	f003 0301 	and.w	r3, r3, #1
 8001b3e:	607b      	str	r3, [r7, #4]
 8001b40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b42:	4b09      	ldr	r3, [pc, #36]	; (8001b68 <HAL_MspInit+0x44>)
 8001b44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b46:	4a08      	ldr	r2, [pc, #32]	; (8001b68 <HAL_MspInit+0x44>)
 8001b48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b4c:	6593      	str	r3, [r2, #88]	; 0x58
 8001b4e:	4b06      	ldr	r3, [pc, #24]	; (8001b68 <HAL_MspInit+0x44>)
 8001b50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b56:	603b      	str	r3, [r7, #0]
 8001b58:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b5a:	bf00      	nop
 8001b5c:	370c      	adds	r7, #12
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b64:	4770      	bx	lr
 8001b66:	bf00      	nop
 8001b68:	40021000 	.word	0x40021000

08001b6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b70:	e7fe      	b.n	8001b70 <NMI_Handler+0x4>

08001b72 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b72:	b480      	push	{r7}
 8001b74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b76:	e7fe      	b.n	8001b76 <HardFault_Handler+0x4>

08001b78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b7c:	e7fe      	b.n	8001b7c <MemManage_Handler+0x4>

08001b7e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b7e:	b480      	push	{r7}
 8001b80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b82:	e7fe      	b.n	8001b82 <BusFault_Handler+0x4>

08001b84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b84:	b480      	push	{r7}
 8001b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b88:	e7fe      	b.n	8001b88 <UsageFault_Handler+0x4>

08001b8a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b8a:	b480      	push	{r7}
 8001b8c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b8e:	bf00      	nop
 8001b90:	46bd      	mov	sp, r7
 8001b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b96:	4770      	bx	lr

08001b98 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b9c:	bf00      	nop
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr

08001ba6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ba6:	b480      	push	{r7}
 8001ba8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001baa:	bf00      	nop
 8001bac:	46bd      	mov	sp, r7
 8001bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb2:	4770      	bx	lr

08001bb4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bb8:	f000 fa5e 	bl	8002078 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bbc:	bf00      	nop
 8001bbe:	bd80      	pop	{r7, pc}

08001bc0 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001bc4:	4802      	ldr	r0, [pc, #8]	; (8001bd0 <DMA1_Channel5_IRQHandler+0x10>)
 8001bc6:	f000 fcc5 	bl	8002554 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001bca:	bf00      	nop
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	2000a2c0 	.word	0x2000a2c0

08001bd4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(HALL_SENSOR_Pin);
 8001bd8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001bdc:	f000 ff5c 	bl	8002a98 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001be0:	bf00      	nop
 8001be2:	bd80      	pop	{r7, pc}

08001be4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001be8:	4802      	ldr	r0, [pc, #8]	; (8001bf4 <TIM6_DAC_IRQHandler+0x10>)
 8001bea:	f003 fe71 	bl	80058d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001bee:	bf00      	nop
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	2000a30c 	.word	0x2000a30c

08001bf8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	af00      	add	r7, sp, #0
  return 1;
 8001bfc:	2301      	movs	r3, #1
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	46bd      	mov	sp, r7
 8001c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c06:	4770      	bx	lr

08001c08 <_kill>:

int _kill(int pid, int sig)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b082      	sub	sp, #8
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
 8001c10:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001c12:	f006 fae3 	bl	80081dc <__errno>
 8001c16:	4603      	mov	r3, r0
 8001c18:	2216      	movs	r2, #22
 8001c1a:	601a      	str	r2, [r3, #0]
  return -1;
 8001c1c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c20:	4618      	mov	r0, r3
 8001c22:	3708      	adds	r7, #8
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd80      	pop	{r7, pc}

08001c28 <_exit>:

void _exit (int status)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b082      	sub	sp, #8
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001c30:	f04f 31ff 	mov.w	r1, #4294967295
 8001c34:	6878      	ldr	r0, [r7, #4]
 8001c36:	f7ff ffe7 	bl	8001c08 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001c3a:	e7fe      	b.n	8001c3a <_exit+0x12>

08001c3c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b086      	sub	sp, #24
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	60f8      	str	r0, [r7, #12]
 8001c44:	60b9      	str	r1, [r7, #8]
 8001c46:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c48:	2300      	movs	r3, #0
 8001c4a:	617b      	str	r3, [r7, #20]
 8001c4c:	e00a      	b.n	8001c64 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001c4e:	f3af 8000 	nop.w
 8001c52:	4601      	mov	r1, r0
 8001c54:	68bb      	ldr	r3, [r7, #8]
 8001c56:	1c5a      	adds	r2, r3, #1
 8001c58:	60ba      	str	r2, [r7, #8]
 8001c5a:	b2ca      	uxtb	r2, r1
 8001c5c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c5e:	697b      	ldr	r3, [r7, #20]
 8001c60:	3301      	adds	r3, #1
 8001c62:	617b      	str	r3, [r7, #20]
 8001c64:	697a      	ldr	r2, [r7, #20]
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	429a      	cmp	r2, r3
 8001c6a:	dbf0      	blt.n	8001c4e <_read+0x12>
  }

  return len;
 8001c6c:	687b      	ldr	r3, [r7, #4]
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	3718      	adds	r7, #24
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}

08001c76 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c76:	b580      	push	{r7, lr}
 8001c78:	b086      	sub	sp, #24
 8001c7a:	af00      	add	r7, sp, #0
 8001c7c:	60f8      	str	r0, [r7, #12]
 8001c7e:	60b9      	str	r1, [r7, #8]
 8001c80:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c82:	2300      	movs	r3, #0
 8001c84:	617b      	str	r3, [r7, #20]
 8001c86:	e009      	b.n	8001c9c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001c88:	68bb      	ldr	r3, [r7, #8]
 8001c8a:	1c5a      	adds	r2, r3, #1
 8001c8c:	60ba      	str	r2, [r7, #8]
 8001c8e:	781b      	ldrb	r3, [r3, #0]
 8001c90:	4618      	mov	r0, r3
 8001c92:	f7ff fd2b 	bl	80016ec <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c96:	697b      	ldr	r3, [r7, #20]
 8001c98:	3301      	adds	r3, #1
 8001c9a:	617b      	str	r3, [r7, #20]
 8001c9c:	697a      	ldr	r2, [r7, #20]
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	429a      	cmp	r2, r3
 8001ca2:	dbf1      	blt.n	8001c88 <_write+0x12>
  }
  return len;
 8001ca4:	687b      	ldr	r3, [r7, #4]
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	3718      	adds	r7, #24
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}

08001cae <_close>:

int _close(int file)
{
 8001cae:	b480      	push	{r7}
 8001cb0:	b083      	sub	sp, #12
 8001cb2:	af00      	add	r7, sp, #0
 8001cb4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001cb6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cba:	4618      	mov	r0, r3
 8001cbc:	370c      	adds	r7, #12
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc4:	4770      	bx	lr

08001cc6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001cc6:	b480      	push	{r7}
 8001cc8:	b083      	sub	sp, #12
 8001cca:	af00      	add	r7, sp, #0
 8001ccc:	6078      	str	r0, [r7, #4]
 8001cce:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001cd6:	605a      	str	r2, [r3, #4]
  return 0;
 8001cd8:	2300      	movs	r3, #0
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	370c      	adds	r7, #12
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr

08001ce6 <_isatty>:

int _isatty(int file)
{
 8001ce6:	b480      	push	{r7}
 8001ce8:	b083      	sub	sp, #12
 8001cea:	af00      	add	r7, sp, #0
 8001cec:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001cee:	2301      	movs	r3, #1
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	370c      	adds	r7, #12
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfa:	4770      	bx	lr

08001cfc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b085      	sub	sp, #20
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	60f8      	str	r0, [r7, #12]
 8001d04:	60b9      	str	r1, [r7, #8]
 8001d06:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d08:	2300      	movs	r3, #0
}
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	3714      	adds	r7, #20
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d14:	4770      	bx	lr
	...

08001d18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b086      	sub	sp, #24
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d20:	4a14      	ldr	r2, [pc, #80]	; (8001d74 <_sbrk+0x5c>)
 8001d22:	4b15      	ldr	r3, [pc, #84]	; (8001d78 <_sbrk+0x60>)
 8001d24:	1ad3      	subs	r3, r2, r3
 8001d26:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d28:	697b      	ldr	r3, [r7, #20]
 8001d2a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d2c:	4b13      	ldr	r3, [pc, #76]	; (8001d7c <_sbrk+0x64>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d102      	bne.n	8001d3a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d34:	4b11      	ldr	r3, [pc, #68]	; (8001d7c <_sbrk+0x64>)
 8001d36:	4a12      	ldr	r2, [pc, #72]	; (8001d80 <_sbrk+0x68>)
 8001d38:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d3a:	4b10      	ldr	r3, [pc, #64]	; (8001d7c <_sbrk+0x64>)
 8001d3c:	681a      	ldr	r2, [r3, #0]
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	4413      	add	r3, r2
 8001d42:	693a      	ldr	r2, [r7, #16]
 8001d44:	429a      	cmp	r2, r3
 8001d46:	d207      	bcs.n	8001d58 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d48:	f006 fa48 	bl	80081dc <__errno>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	220c      	movs	r2, #12
 8001d50:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d52:	f04f 33ff 	mov.w	r3, #4294967295
 8001d56:	e009      	b.n	8001d6c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d58:	4b08      	ldr	r3, [pc, #32]	; (8001d7c <_sbrk+0x64>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d5e:	4b07      	ldr	r3, [pc, #28]	; (8001d7c <_sbrk+0x64>)
 8001d60:	681a      	ldr	r2, [r3, #0]
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	4413      	add	r3, r2
 8001d66:	4a05      	ldr	r2, [pc, #20]	; (8001d7c <_sbrk+0x64>)
 8001d68:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d6a:	68fb      	ldr	r3, [r7, #12]
}
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	3718      	adds	r7, #24
 8001d70:	46bd      	mov	sp, r7
 8001d72:	bd80      	pop	{r7, pc}
 8001d74:	20018000 	.word	0x20018000
 8001d78:	00002000 	.word	0x00002000
 8001d7c:	2000a308 	.word	0x2000a308
 8001d80:	2000a530 	.word	0x2000a530

08001d84 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001d84:	b480      	push	{r7}
 8001d86:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001d88:	4b06      	ldr	r3, [pc, #24]	; (8001da4 <SystemInit+0x20>)
 8001d8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d8e:	4a05      	ldr	r2, [pc, #20]	; (8001da4 <SystemInit+0x20>)
 8001d90:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d94:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001d98:	bf00      	nop
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr
 8001da2:	bf00      	nop
 8001da4:	e000ed00 	.word	0xe000ed00

08001da8 <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b084      	sub	sp, #16
 8001dac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dae:	1d3b      	adds	r3, r7, #4
 8001db0:	2200      	movs	r2, #0
 8001db2:	601a      	str	r2, [r3, #0]
 8001db4:	605a      	str	r2, [r3, #4]
 8001db6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001db8:	4b15      	ldr	r3, [pc, #84]	; (8001e10 <MX_TIM6_Init+0x68>)
 8001dba:	4a16      	ldr	r2, [pc, #88]	; (8001e14 <MX_TIM6_Init+0x6c>)
 8001dbc:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 7999;
 8001dbe:	4b14      	ldr	r3, [pc, #80]	; (8001e10 <MX_TIM6_Init+0x68>)
 8001dc0:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001dc4:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dc6:	4b12      	ldr	r3, [pc, #72]	; (8001e10 <MX_TIM6_Init+0x68>)
 8001dc8:	2200      	movs	r2, #0
 8001dca:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 49999;
 8001dcc:	4b10      	ldr	r3, [pc, #64]	; (8001e10 <MX_TIM6_Init+0x68>)
 8001dce:	f24c 324f 	movw	r2, #49999	; 0xc34f
 8001dd2:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dd4:	4b0e      	ldr	r3, [pc, #56]	; (8001e10 <MX_TIM6_Init+0x68>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001dda:	480d      	ldr	r0, [pc, #52]	; (8001e10 <MX_TIM6_Init+0x68>)
 8001ddc:	f003 fcb0 	bl	8005740 <HAL_TIM_Base_Init>
 8001de0:	4603      	mov	r3, r0
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d001      	beq.n	8001dea <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8001de6:	f7ff fdc9 	bl	800197c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dea:	2300      	movs	r3, #0
 8001dec:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dee:	2300      	movs	r3, #0
 8001df0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001df2:	1d3b      	adds	r3, r7, #4
 8001df4:	4619      	mov	r1, r3
 8001df6:	4806      	ldr	r0, [pc, #24]	; (8001e10 <MX_TIM6_Init+0x68>)
 8001df8:	f003 ff2e 	bl	8005c58 <HAL_TIMEx_MasterConfigSynchronization>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d001      	beq.n	8001e06 <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 8001e02:	f7ff fdbb 	bl	800197c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001e06:	bf00      	nop
 8001e08:	3710      	adds	r7, #16
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	2000a30c 	.word	0x2000a30c
 8001e14:	40001000 	.word	0x40001000

08001e18 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b084      	sub	sp, #16
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4a0d      	ldr	r2, [pc, #52]	; (8001e5c <HAL_TIM_Base_MspInit+0x44>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d113      	bne.n	8001e52 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001e2a:	4b0d      	ldr	r3, [pc, #52]	; (8001e60 <HAL_TIM_Base_MspInit+0x48>)
 8001e2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e2e:	4a0c      	ldr	r2, [pc, #48]	; (8001e60 <HAL_TIM_Base_MspInit+0x48>)
 8001e30:	f043 0310 	orr.w	r3, r3, #16
 8001e34:	6593      	str	r3, [r2, #88]	; 0x58
 8001e36:	4b0a      	ldr	r3, [pc, #40]	; (8001e60 <HAL_TIM_Base_MspInit+0x48>)
 8001e38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e3a:	f003 0310 	and.w	r3, r3, #16
 8001e3e:	60fb      	str	r3, [r7, #12]
 8001e40:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 10, 0);
 8001e42:	2200      	movs	r2, #0
 8001e44:	210a      	movs	r1, #10
 8001e46:	2036      	movs	r0, #54	; 0x36
 8001e48:	f000 fa35 	bl	80022b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001e4c:	2036      	movs	r0, #54	; 0x36
 8001e4e:	f000 fa4e 	bl	80022ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8001e52:	bf00      	nop
 8001e54:	3710      	adds	r7, #16
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	40001000 	.word	0x40001000
 8001e60:	40021000 	.word	0x40021000

08001e64 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001e68:	4b14      	ldr	r3, [pc, #80]	; (8001ebc <MX_USART2_UART_Init+0x58>)
 8001e6a:	4a15      	ldr	r2, [pc, #84]	; (8001ec0 <MX_USART2_UART_Init+0x5c>)
 8001e6c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001e6e:	4b13      	ldr	r3, [pc, #76]	; (8001ebc <MX_USART2_UART_Init+0x58>)
 8001e70:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001e74:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001e76:	4b11      	ldr	r3, [pc, #68]	; (8001ebc <MX_USART2_UART_Init+0x58>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001e7c:	4b0f      	ldr	r3, [pc, #60]	; (8001ebc <MX_USART2_UART_Init+0x58>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001e82:	4b0e      	ldr	r3, [pc, #56]	; (8001ebc <MX_USART2_UART_Init+0x58>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001e88:	4b0c      	ldr	r3, [pc, #48]	; (8001ebc <MX_USART2_UART_Init+0x58>)
 8001e8a:	220c      	movs	r2, #12
 8001e8c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e8e:	4b0b      	ldr	r3, [pc, #44]	; (8001ebc <MX_USART2_UART_Init+0x58>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e94:	4b09      	ldr	r3, [pc, #36]	; (8001ebc <MX_USART2_UART_Init+0x58>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e9a:	4b08      	ldr	r3, [pc, #32]	; (8001ebc <MX_USART2_UART_Init+0x58>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001ea0:	4b06      	ldr	r3, [pc, #24]	; (8001ebc <MX_USART2_UART_Init+0x58>)
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001ea6:	4805      	ldr	r0, [pc, #20]	; (8001ebc <MX_USART2_UART_Init+0x58>)
 8001ea8:	f003 ff7c 	bl	8005da4 <HAL_UART_Init>
 8001eac:	4603      	mov	r3, r0
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d001      	beq.n	8001eb6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001eb2:	f7ff fd63 	bl	800197c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001eb6:	bf00      	nop
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	2000a358 	.word	0x2000a358
 8001ec0:	40004400 	.word	0x40004400

08001ec4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b0ac      	sub	sp, #176	; 0xb0
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ecc:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	601a      	str	r2, [r3, #0]
 8001ed4:	605a      	str	r2, [r3, #4]
 8001ed6:	609a      	str	r2, [r3, #8]
 8001ed8:	60da      	str	r2, [r3, #12]
 8001eda:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001edc:	f107 0314 	add.w	r3, r7, #20
 8001ee0:	2288      	movs	r2, #136	; 0x88
 8001ee2:	2100      	movs	r1, #0
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f006 f927 	bl	8008138 <memset>
  if(uartHandle->Instance==USART2)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4a21      	ldr	r2, [pc, #132]	; (8001f74 <HAL_UART_MspInit+0xb0>)
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d13b      	bne.n	8001f6c <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001ef4:	2302      	movs	r3, #2
 8001ef6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001efc:	f107 0314 	add.w	r3, r7, #20
 8001f00:	4618      	mov	r0, r3
 8001f02:	f002 fa5f 	bl	80043c4 <HAL_RCCEx_PeriphCLKConfig>
 8001f06:	4603      	mov	r3, r0
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d001      	beq.n	8001f10 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001f0c:	f7ff fd36 	bl	800197c <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001f10:	4b19      	ldr	r3, [pc, #100]	; (8001f78 <HAL_UART_MspInit+0xb4>)
 8001f12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f14:	4a18      	ldr	r2, [pc, #96]	; (8001f78 <HAL_UART_MspInit+0xb4>)
 8001f16:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f1a:	6593      	str	r3, [r2, #88]	; 0x58
 8001f1c:	4b16      	ldr	r3, [pc, #88]	; (8001f78 <HAL_UART_MspInit+0xb4>)
 8001f1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f24:	613b      	str	r3, [r7, #16]
 8001f26:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f28:	4b13      	ldr	r3, [pc, #76]	; (8001f78 <HAL_UART_MspInit+0xb4>)
 8001f2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f2c:	4a12      	ldr	r2, [pc, #72]	; (8001f78 <HAL_UART_MspInit+0xb4>)
 8001f2e:	f043 0301 	orr.w	r3, r3, #1
 8001f32:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f34:	4b10      	ldr	r3, [pc, #64]	; (8001f78 <HAL_UART_MspInit+0xb4>)
 8001f36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f38:	f003 0301 	and.w	r3, r3, #1
 8001f3c:	60fb      	str	r3, [r7, #12]
 8001f3e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001f40:	230c      	movs	r3, #12
 8001f42:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f46:	2302      	movs	r3, #2
 8001f48:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f52:	2303      	movs	r3, #3
 8001f54:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f58:	2307      	movs	r3, #7
 8001f5a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f5e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001f62:	4619      	mov	r1, r3
 8001f64:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f68:	f000 fbd4 	bl	8002714 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001f6c:	bf00      	nop
 8001f6e:	37b0      	adds	r7, #176	; 0xb0
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}
 8001f74:	40004400 	.word	0x40004400
 8001f78:	40021000 	.word	0x40021000

08001f7c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001f7c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001fb4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001f80:	f7ff ff00 	bl	8001d84 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f84:	480c      	ldr	r0, [pc, #48]	; (8001fb8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001f86:	490d      	ldr	r1, [pc, #52]	; (8001fbc <LoopForever+0xa>)
  ldr r2, =_sidata
 8001f88:	4a0d      	ldr	r2, [pc, #52]	; (8001fc0 <LoopForever+0xe>)
  movs r3, #0
 8001f8a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f8c:	e002      	b.n	8001f94 <LoopCopyDataInit>

08001f8e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f8e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f90:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f92:	3304      	adds	r3, #4

08001f94 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f94:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f96:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f98:	d3f9      	bcc.n	8001f8e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f9a:	4a0a      	ldr	r2, [pc, #40]	; (8001fc4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001f9c:	4c0a      	ldr	r4, [pc, #40]	; (8001fc8 <LoopForever+0x16>)
  movs r3, #0
 8001f9e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fa0:	e001      	b.n	8001fa6 <LoopFillZerobss>

08001fa2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fa2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fa4:	3204      	adds	r2, #4

08001fa6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fa6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fa8:	d3fb      	bcc.n	8001fa2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001faa:	f006 f91d 	bl	80081e8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001fae:	f7ff fbc7 	bl	8001740 <main>

08001fb2 <LoopForever>:

LoopForever:
    b LoopForever
 8001fb2:	e7fe      	b.n	8001fb2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001fb4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001fb8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fbc:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001fc0:	0800df20 	.word	0x0800df20
  ldr r2, =_sbss
 8001fc4:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001fc8:	2000a530 	.word	0x2000a530

08001fcc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001fcc:	e7fe      	b.n	8001fcc <ADC1_2_IRQHandler>

08001fce <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fce:	b580      	push	{r7, lr}
 8001fd0:	b082      	sub	sp, #8
 8001fd2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fd8:	2003      	movs	r0, #3
 8001fda:	f000 f961 	bl	80022a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001fde:	200f      	movs	r0, #15
 8001fe0:	f000 f80e 	bl	8002000 <HAL_InitTick>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d002      	beq.n	8001ff0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001fea:	2301      	movs	r3, #1
 8001fec:	71fb      	strb	r3, [r7, #7]
 8001fee:	e001      	b.n	8001ff4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001ff0:	f7ff fd98 	bl	8001b24 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001ff4:	79fb      	ldrb	r3, [r7, #7]
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	3708      	adds	r7, #8
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}
	...

08002000 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b084      	sub	sp, #16
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002008:	2300      	movs	r3, #0
 800200a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800200c:	4b17      	ldr	r3, [pc, #92]	; (800206c <HAL_InitTick+0x6c>)
 800200e:	781b      	ldrb	r3, [r3, #0]
 8002010:	2b00      	cmp	r3, #0
 8002012:	d023      	beq.n	800205c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002014:	4b16      	ldr	r3, [pc, #88]	; (8002070 <HAL_InitTick+0x70>)
 8002016:	681a      	ldr	r2, [r3, #0]
 8002018:	4b14      	ldr	r3, [pc, #80]	; (800206c <HAL_InitTick+0x6c>)
 800201a:	781b      	ldrb	r3, [r3, #0]
 800201c:	4619      	mov	r1, r3
 800201e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002022:	fbb3 f3f1 	udiv	r3, r3, r1
 8002026:	fbb2 f3f3 	udiv	r3, r2, r3
 800202a:	4618      	mov	r0, r3
 800202c:	f000 f96d 	bl	800230a <HAL_SYSTICK_Config>
 8002030:	4603      	mov	r3, r0
 8002032:	2b00      	cmp	r3, #0
 8002034:	d10f      	bne.n	8002056 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	2b0f      	cmp	r3, #15
 800203a:	d809      	bhi.n	8002050 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800203c:	2200      	movs	r2, #0
 800203e:	6879      	ldr	r1, [r7, #4]
 8002040:	f04f 30ff 	mov.w	r0, #4294967295
 8002044:	f000 f937 	bl	80022b6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002048:	4a0a      	ldr	r2, [pc, #40]	; (8002074 <HAL_InitTick+0x74>)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6013      	str	r3, [r2, #0]
 800204e:	e007      	b.n	8002060 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002050:	2301      	movs	r3, #1
 8002052:	73fb      	strb	r3, [r7, #15]
 8002054:	e004      	b.n	8002060 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002056:	2301      	movs	r3, #1
 8002058:	73fb      	strb	r3, [r7, #15]
 800205a:	e001      	b.n	8002060 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800205c:	2301      	movs	r3, #1
 800205e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002060:	7bfb      	ldrb	r3, [r7, #15]
}
 8002062:	4618      	mov	r0, r3
 8002064:	3710      	adds	r7, #16
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop
 800206c:	20000008 	.word	0x20000008
 8002070:	20000000 	.word	0x20000000
 8002074:	20000004 	.word	0x20000004

08002078 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002078:	b480      	push	{r7}
 800207a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800207c:	4b06      	ldr	r3, [pc, #24]	; (8002098 <HAL_IncTick+0x20>)
 800207e:	781b      	ldrb	r3, [r3, #0]
 8002080:	461a      	mov	r2, r3
 8002082:	4b06      	ldr	r3, [pc, #24]	; (800209c <HAL_IncTick+0x24>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	4413      	add	r3, r2
 8002088:	4a04      	ldr	r2, [pc, #16]	; (800209c <HAL_IncTick+0x24>)
 800208a:	6013      	str	r3, [r2, #0]
}
 800208c:	bf00      	nop
 800208e:	46bd      	mov	sp, r7
 8002090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002094:	4770      	bx	lr
 8002096:	bf00      	nop
 8002098:	20000008 	.word	0x20000008
 800209c:	2000a3e0 	.word	0x2000a3e0

080020a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020a0:	b480      	push	{r7}
 80020a2:	af00      	add	r7, sp, #0
  return uwTick;
 80020a4:	4b03      	ldr	r3, [pc, #12]	; (80020b4 <HAL_GetTick+0x14>)
 80020a6:	681b      	ldr	r3, [r3, #0]
}
 80020a8:	4618      	mov	r0, r3
 80020aa:	46bd      	mov	sp, r7
 80020ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b0:	4770      	bx	lr
 80020b2:	bf00      	nop
 80020b4:	2000a3e0 	.word	0x2000a3e0

080020b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b084      	sub	sp, #16
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020c0:	f7ff ffee 	bl	80020a0 <HAL_GetTick>
 80020c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020d0:	d005      	beq.n	80020de <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80020d2:	4b0a      	ldr	r3, [pc, #40]	; (80020fc <HAL_Delay+0x44>)
 80020d4:	781b      	ldrb	r3, [r3, #0]
 80020d6:	461a      	mov	r2, r3
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	4413      	add	r3, r2
 80020dc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80020de:	bf00      	nop
 80020e0:	f7ff ffde 	bl	80020a0 <HAL_GetTick>
 80020e4:	4602      	mov	r2, r0
 80020e6:	68bb      	ldr	r3, [r7, #8]
 80020e8:	1ad3      	subs	r3, r2, r3
 80020ea:	68fa      	ldr	r2, [r7, #12]
 80020ec:	429a      	cmp	r2, r3
 80020ee:	d8f7      	bhi.n	80020e0 <HAL_Delay+0x28>
  {
  }
}
 80020f0:	bf00      	nop
 80020f2:	bf00      	nop
 80020f4:	3710      	adds	r7, #16
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}
 80020fa:	bf00      	nop
 80020fc:	20000008 	.word	0x20000008

08002100 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002100:	b480      	push	{r7}
 8002102:	b085      	sub	sp, #20
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	f003 0307 	and.w	r3, r3, #7
 800210e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002110:	4b0c      	ldr	r3, [pc, #48]	; (8002144 <__NVIC_SetPriorityGrouping+0x44>)
 8002112:	68db      	ldr	r3, [r3, #12]
 8002114:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002116:	68ba      	ldr	r2, [r7, #8]
 8002118:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800211c:	4013      	ands	r3, r2
 800211e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002124:	68bb      	ldr	r3, [r7, #8]
 8002126:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002128:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800212c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002130:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002132:	4a04      	ldr	r2, [pc, #16]	; (8002144 <__NVIC_SetPriorityGrouping+0x44>)
 8002134:	68bb      	ldr	r3, [r7, #8]
 8002136:	60d3      	str	r3, [r2, #12]
}
 8002138:	bf00      	nop
 800213a:	3714      	adds	r7, #20
 800213c:	46bd      	mov	sp, r7
 800213e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002142:	4770      	bx	lr
 8002144:	e000ed00 	.word	0xe000ed00

08002148 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002148:	b480      	push	{r7}
 800214a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800214c:	4b04      	ldr	r3, [pc, #16]	; (8002160 <__NVIC_GetPriorityGrouping+0x18>)
 800214e:	68db      	ldr	r3, [r3, #12]
 8002150:	0a1b      	lsrs	r3, r3, #8
 8002152:	f003 0307 	and.w	r3, r3, #7
}
 8002156:	4618      	mov	r0, r3
 8002158:	46bd      	mov	sp, r7
 800215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215e:	4770      	bx	lr
 8002160:	e000ed00 	.word	0xe000ed00

08002164 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002164:	b480      	push	{r7}
 8002166:	b083      	sub	sp, #12
 8002168:	af00      	add	r7, sp, #0
 800216a:	4603      	mov	r3, r0
 800216c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800216e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002172:	2b00      	cmp	r3, #0
 8002174:	db0b      	blt.n	800218e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002176:	79fb      	ldrb	r3, [r7, #7]
 8002178:	f003 021f 	and.w	r2, r3, #31
 800217c:	4907      	ldr	r1, [pc, #28]	; (800219c <__NVIC_EnableIRQ+0x38>)
 800217e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002182:	095b      	lsrs	r3, r3, #5
 8002184:	2001      	movs	r0, #1
 8002186:	fa00 f202 	lsl.w	r2, r0, r2
 800218a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800218e:	bf00      	nop
 8002190:	370c      	adds	r7, #12
 8002192:	46bd      	mov	sp, r7
 8002194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002198:	4770      	bx	lr
 800219a:	bf00      	nop
 800219c:	e000e100 	.word	0xe000e100

080021a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021a0:	b480      	push	{r7}
 80021a2:	b083      	sub	sp, #12
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	4603      	mov	r3, r0
 80021a8:	6039      	str	r1, [r7, #0]
 80021aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	db0a      	blt.n	80021ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	b2da      	uxtb	r2, r3
 80021b8:	490c      	ldr	r1, [pc, #48]	; (80021ec <__NVIC_SetPriority+0x4c>)
 80021ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021be:	0112      	lsls	r2, r2, #4
 80021c0:	b2d2      	uxtb	r2, r2
 80021c2:	440b      	add	r3, r1
 80021c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80021c8:	e00a      	b.n	80021e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	b2da      	uxtb	r2, r3
 80021ce:	4908      	ldr	r1, [pc, #32]	; (80021f0 <__NVIC_SetPriority+0x50>)
 80021d0:	79fb      	ldrb	r3, [r7, #7]
 80021d2:	f003 030f 	and.w	r3, r3, #15
 80021d6:	3b04      	subs	r3, #4
 80021d8:	0112      	lsls	r2, r2, #4
 80021da:	b2d2      	uxtb	r2, r2
 80021dc:	440b      	add	r3, r1
 80021de:	761a      	strb	r2, [r3, #24]
}
 80021e0:	bf00      	nop
 80021e2:	370c      	adds	r7, #12
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr
 80021ec:	e000e100 	.word	0xe000e100
 80021f0:	e000ed00 	.word	0xe000ed00

080021f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021f4:	b480      	push	{r7}
 80021f6:	b089      	sub	sp, #36	; 0x24
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	60f8      	str	r0, [r7, #12]
 80021fc:	60b9      	str	r1, [r7, #8]
 80021fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	f003 0307 	and.w	r3, r3, #7
 8002206:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002208:	69fb      	ldr	r3, [r7, #28]
 800220a:	f1c3 0307 	rsb	r3, r3, #7
 800220e:	2b04      	cmp	r3, #4
 8002210:	bf28      	it	cs
 8002212:	2304      	movcs	r3, #4
 8002214:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002216:	69fb      	ldr	r3, [r7, #28]
 8002218:	3304      	adds	r3, #4
 800221a:	2b06      	cmp	r3, #6
 800221c:	d902      	bls.n	8002224 <NVIC_EncodePriority+0x30>
 800221e:	69fb      	ldr	r3, [r7, #28]
 8002220:	3b03      	subs	r3, #3
 8002222:	e000      	b.n	8002226 <NVIC_EncodePriority+0x32>
 8002224:	2300      	movs	r3, #0
 8002226:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002228:	f04f 32ff 	mov.w	r2, #4294967295
 800222c:	69bb      	ldr	r3, [r7, #24]
 800222e:	fa02 f303 	lsl.w	r3, r2, r3
 8002232:	43da      	mvns	r2, r3
 8002234:	68bb      	ldr	r3, [r7, #8]
 8002236:	401a      	ands	r2, r3
 8002238:	697b      	ldr	r3, [r7, #20]
 800223a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800223c:	f04f 31ff 	mov.w	r1, #4294967295
 8002240:	697b      	ldr	r3, [r7, #20]
 8002242:	fa01 f303 	lsl.w	r3, r1, r3
 8002246:	43d9      	mvns	r1, r3
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800224c:	4313      	orrs	r3, r2
         );
}
 800224e:	4618      	mov	r0, r3
 8002250:	3724      	adds	r7, #36	; 0x24
 8002252:	46bd      	mov	sp, r7
 8002254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002258:	4770      	bx	lr
	...

0800225c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b082      	sub	sp, #8
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	3b01      	subs	r3, #1
 8002268:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800226c:	d301      	bcc.n	8002272 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800226e:	2301      	movs	r3, #1
 8002270:	e00f      	b.n	8002292 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002272:	4a0a      	ldr	r2, [pc, #40]	; (800229c <SysTick_Config+0x40>)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	3b01      	subs	r3, #1
 8002278:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800227a:	210f      	movs	r1, #15
 800227c:	f04f 30ff 	mov.w	r0, #4294967295
 8002280:	f7ff ff8e 	bl	80021a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002284:	4b05      	ldr	r3, [pc, #20]	; (800229c <SysTick_Config+0x40>)
 8002286:	2200      	movs	r2, #0
 8002288:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800228a:	4b04      	ldr	r3, [pc, #16]	; (800229c <SysTick_Config+0x40>)
 800228c:	2207      	movs	r2, #7
 800228e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002290:	2300      	movs	r3, #0
}
 8002292:	4618      	mov	r0, r3
 8002294:	3708      	adds	r7, #8
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	e000e010 	.word	0xe000e010

080022a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b082      	sub	sp, #8
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80022a8:	6878      	ldr	r0, [r7, #4]
 80022aa:	f7ff ff29 	bl	8002100 <__NVIC_SetPriorityGrouping>
}
 80022ae:	bf00      	nop
 80022b0:	3708      	adds	r7, #8
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}

080022b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022b6:	b580      	push	{r7, lr}
 80022b8:	b086      	sub	sp, #24
 80022ba:	af00      	add	r7, sp, #0
 80022bc:	4603      	mov	r3, r0
 80022be:	60b9      	str	r1, [r7, #8]
 80022c0:	607a      	str	r2, [r7, #4]
 80022c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80022c4:	2300      	movs	r3, #0
 80022c6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80022c8:	f7ff ff3e 	bl	8002148 <__NVIC_GetPriorityGrouping>
 80022cc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80022ce:	687a      	ldr	r2, [r7, #4]
 80022d0:	68b9      	ldr	r1, [r7, #8]
 80022d2:	6978      	ldr	r0, [r7, #20]
 80022d4:	f7ff ff8e 	bl	80021f4 <NVIC_EncodePriority>
 80022d8:	4602      	mov	r2, r0
 80022da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022de:	4611      	mov	r1, r2
 80022e0:	4618      	mov	r0, r3
 80022e2:	f7ff ff5d 	bl	80021a0 <__NVIC_SetPriority>
}
 80022e6:	bf00      	nop
 80022e8:	3718      	adds	r7, #24
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}

080022ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022ee:	b580      	push	{r7, lr}
 80022f0:	b082      	sub	sp, #8
 80022f2:	af00      	add	r7, sp, #0
 80022f4:	4603      	mov	r3, r0
 80022f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022fc:	4618      	mov	r0, r3
 80022fe:	f7ff ff31 	bl	8002164 <__NVIC_EnableIRQ>
}
 8002302:	bf00      	nop
 8002304:	3708      	adds	r7, #8
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}

0800230a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800230a:	b580      	push	{r7, lr}
 800230c:	b082      	sub	sp, #8
 800230e:	af00      	add	r7, sp, #0
 8002310:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002312:	6878      	ldr	r0, [r7, #4]
 8002314:	f7ff ffa2 	bl	800225c <SysTick_Config>
 8002318:	4603      	mov	r3, r0
}
 800231a:	4618      	mov	r0, r3
 800231c:	3708      	adds	r7, #8
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}
	...

08002324 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002324:	b480      	push	{r7}
 8002326:	b085      	sub	sp, #20
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d101      	bne.n	8002336 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002332:	2301      	movs	r3, #1
 8002334:	e098      	b.n	8002468 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	461a      	mov	r2, r3
 800233c:	4b4d      	ldr	r3, [pc, #308]	; (8002474 <HAL_DMA_Init+0x150>)
 800233e:	429a      	cmp	r2, r3
 8002340:	d80f      	bhi.n	8002362 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	461a      	mov	r2, r3
 8002348:	4b4b      	ldr	r3, [pc, #300]	; (8002478 <HAL_DMA_Init+0x154>)
 800234a:	4413      	add	r3, r2
 800234c:	4a4b      	ldr	r2, [pc, #300]	; (800247c <HAL_DMA_Init+0x158>)
 800234e:	fba2 2303 	umull	r2, r3, r2, r3
 8002352:	091b      	lsrs	r3, r3, #4
 8002354:	009a      	lsls	r2, r3, #2
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	4a48      	ldr	r2, [pc, #288]	; (8002480 <HAL_DMA_Init+0x15c>)
 800235e:	641a      	str	r2, [r3, #64]	; 0x40
 8002360:	e00e      	b.n	8002380 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	461a      	mov	r2, r3
 8002368:	4b46      	ldr	r3, [pc, #280]	; (8002484 <HAL_DMA_Init+0x160>)
 800236a:	4413      	add	r3, r2
 800236c:	4a43      	ldr	r2, [pc, #268]	; (800247c <HAL_DMA_Init+0x158>)
 800236e:	fba2 2303 	umull	r2, r3, r2, r3
 8002372:	091b      	lsrs	r3, r3, #4
 8002374:	009a      	lsls	r2, r3, #2
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	4a42      	ldr	r2, [pc, #264]	; (8002488 <HAL_DMA_Init+0x164>)
 800237e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2202      	movs	r2, #2
 8002384:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8002396:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800239a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80023a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	691b      	ldr	r3, [r3, #16]
 80023aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	699b      	ldr	r3, [r3, #24]
 80023b6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023bc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6a1b      	ldr	r3, [r3, #32]
 80023c2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80023c4:	68fa      	ldr	r2, [r7, #12]
 80023c6:	4313      	orrs	r3, r2
 80023c8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	68fa      	ldr	r2, [r7, #12]
 80023d0:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	689b      	ldr	r3, [r3, #8]
 80023d6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80023da:	d039      	beq.n	8002450 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023e0:	4a27      	ldr	r2, [pc, #156]	; (8002480 <HAL_DMA_Init+0x15c>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d11a      	bne.n	800241c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80023e6:	4b29      	ldr	r3, [pc, #164]	; (800248c <HAL_DMA_Init+0x168>)
 80023e8:	681a      	ldr	r2, [r3, #0]
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023ee:	f003 031c 	and.w	r3, r3, #28
 80023f2:	210f      	movs	r1, #15
 80023f4:	fa01 f303 	lsl.w	r3, r1, r3
 80023f8:	43db      	mvns	r3, r3
 80023fa:	4924      	ldr	r1, [pc, #144]	; (800248c <HAL_DMA_Init+0x168>)
 80023fc:	4013      	ands	r3, r2
 80023fe:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002400:	4b22      	ldr	r3, [pc, #136]	; (800248c <HAL_DMA_Init+0x168>)
 8002402:	681a      	ldr	r2, [r3, #0]
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6859      	ldr	r1, [r3, #4]
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800240c:	f003 031c 	and.w	r3, r3, #28
 8002410:	fa01 f303 	lsl.w	r3, r1, r3
 8002414:	491d      	ldr	r1, [pc, #116]	; (800248c <HAL_DMA_Init+0x168>)
 8002416:	4313      	orrs	r3, r2
 8002418:	600b      	str	r3, [r1, #0]
 800241a:	e019      	b.n	8002450 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800241c:	4b1c      	ldr	r3, [pc, #112]	; (8002490 <HAL_DMA_Init+0x16c>)
 800241e:	681a      	ldr	r2, [r3, #0]
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002424:	f003 031c 	and.w	r3, r3, #28
 8002428:	210f      	movs	r1, #15
 800242a:	fa01 f303 	lsl.w	r3, r1, r3
 800242e:	43db      	mvns	r3, r3
 8002430:	4917      	ldr	r1, [pc, #92]	; (8002490 <HAL_DMA_Init+0x16c>)
 8002432:	4013      	ands	r3, r2
 8002434:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002436:	4b16      	ldr	r3, [pc, #88]	; (8002490 <HAL_DMA_Init+0x16c>)
 8002438:	681a      	ldr	r2, [r3, #0]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6859      	ldr	r1, [r3, #4]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002442:	f003 031c 	and.w	r3, r3, #28
 8002446:	fa01 f303 	lsl.w	r3, r1, r3
 800244a:	4911      	ldr	r1, [pc, #68]	; (8002490 <HAL_DMA_Init+0x16c>)
 800244c:	4313      	orrs	r3, r2
 800244e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2200      	movs	r2, #0
 8002454:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2201      	movs	r2, #1
 800245a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2200      	movs	r2, #0
 8002462:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8002466:	2300      	movs	r3, #0
}
 8002468:	4618      	mov	r0, r3
 800246a:	3714      	adds	r7, #20
 800246c:	46bd      	mov	sp, r7
 800246e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002472:	4770      	bx	lr
 8002474:	40020407 	.word	0x40020407
 8002478:	bffdfff8 	.word	0xbffdfff8
 800247c:	cccccccd 	.word	0xcccccccd
 8002480:	40020000 	.word	0x40020000
 8002484:	bffdfbf8 	.word	0xbffdfbf8
 8002488:	40020400 	.word	0x40020400
 800248c:	400200a8 	.word	0x400200a8
 8002490:	400204a8 	.word	0x400204a8

08002494 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b086      	sub	sp, #24
 8002498:	af00      	add	r7, sp, #0
 800249a:	60f8      	str	r0, [r7, #12]
 800249c:	60b9      	str	r1, [r7, #8]
 800249e:	607a      	str	r2, [r7, #4]
 80024a0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80024a2:	2300      	movs	r3, #0
 80024a4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80024ac:	2b01      	cmp	r3, #1
 80024ae:	d101      	bne.n	80024b4 <HAL_DMA_Start_IT+0x20>
 80024b0:	2302      	movs	r3, #2
 80024b2:	e04b      	b.n	800254c <HAL_DMA_Start_IT+0xb8>
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	2201      	movs	r2, #1
 80024b8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80024c2:	b2db      	uxtb	r3, r3
 80024c4:	2b01      	cmp	r3, #1
 80024c6:	d13a      	bne.n	800253e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	2202      	movs	r2, #2
 80024cc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	2200      	movs	r2, #0
 80024d4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	681a      	ldr	r2, [r3, #0]
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f022 0201 	bic.w	r2, r2, #1
 80024e4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	687a      	ldr	r2, [r7, #4]
 80024ea:	68b9      	ldr	r1, [r7, #8]
 80024ec:	68f8      	ldr	r0, [r7, #12]
 80024ee:	f000 f8e0 	bl	80026b2 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d008      	beq.n	800250c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	681a      	ldr	r2, [r3, #0]
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f042 020e 	orr.w	r2, r2, #14
 8002508:	601a      	str	r2, [r3, #0]
 800250a:	e00f      	b.n	800252c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	681a      	ldr	r2, [r3, #0]
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f022 0204 	bic.w	r2, r2, #4
 800251a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	681a      	ldr	r2, [r3, #0]
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f042 020a 	orr.w	r2, r2, #10
 800252a:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	681a      	ldr	r2, [r3, #0]
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f042 0201 	orr.w	r2, r2, #1
 800253a:	601a      	str	r2, [r3, #0]
 800253c:	e005      	b.n	800254a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	2200      	movs	r2, #0
 8002542:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002546:	2302      	movs	r3, #2
 8002548:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800254a:	7dfb      	ldrb	r3, [r7, #23]
}
 800254c:	4618      	mov	r0, r3
 800254e:	3718      	adds	r7, #24
 8002550:	46bd      	mov	sp, r7
 8002552:	bd80      	pop	{r7, pc}

08002554 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b084      	sub	sp, #16
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002570:	f003 031c 	and.w	r3, r3, #28
 8002574:	2204      	movs	r2, #4
 8002576:	409a      	lsls	r2, r3
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	4013      	ands	r3, r2
 800257c:	2b00      	cmp	r3, #0
 800257e:	d026      	beq.n	80025ce <HAL_DMA_IRQHandler+0x7a>
 8002580:	68bb      	ldr	r3, [r7, #8]
 8002582:	f003 0304 	and.w	r3, r3, #4
 8002586:	2b00      	cmp	r3, #0
 8002588:	d021      	beq.n	80025ce <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f003 0320 	and.w	r3, r3, #32
 8002594:	2b00      	cmp	r3, #0
 8002596:	d107      	bne.n	80025a8 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	681a      	ldr	r2, [r3, #0]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f022 0204 	bic.w	r2, r2, #4
 80025a6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025ac:	f003 021c 	and.w	r2, r3, #28
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b4:	2104      	movs	r1, #4
 80025b6:	fa01 f202 	lsl.w	r2, r1, r2
 80025ba:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d071      	beq.n	80026a8 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025c8:	6878      	ldr	r0, [r7, #4]
 80025ca:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80025cc:	e06c      	b.n	80026a8 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025d2:	f003 031c 	and.w	r3, r3, #28
 80025d6:	2202      	movs	r2, #2
 80025d8:	409a      	lsls	r2, r3
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	4013      	ands	r3, r2
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d02e      	beq.n	8002640 <HAL_DMA_IRQHandler+0xec>
 80025e2:	68bb      	ldr	r3, [r7, #8]
 80025e4:	f003 0302 	and.w	r3, r3, #2
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d029      	beq.n	8002640 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f003 0320 	and.w	r3, r3, #32
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d10b      	bne.n	8002612 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	681a      	ldr	r2, [r3, #0]
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f022 020a 	bic.w	r2, r2, #10
 8002608:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	2201      	movs	r2, #1
 800260e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002616:	f003 021c 	and.w	r2, r3, #28
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800261e:	2102      	movs	r1, #2
 8002620:	fa01 f202 	lsl.w	r2, r1, r2
 8002624:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2200      	movs	r2, #0
 800262a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002632:	2b00      	cmp	r3, #0
 8002634:	d038      	beq.n	80026a8 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800263a:	6878      	ldr	r0, [r7, #4]
 800263c:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800263e:	e033      	b.n	80026a8 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002644:	f003 031c 	and.w	r3, r3, #28
 8002648:	2208      	movs	r2, #8
 800264a:	409a      	lsls	r2, r3
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	4013      	ands	r3, r2
 8002650:	2b00      	cmp	r3, #0
 8002652:	d02a      	beq.n	80026aa <HAL_DMA_IRQHandler+0x156>
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	f003 0308 	and.w	r3, r3, #8
 800265a:	2b00      	cmp	r3, #0
 800265c:	d025      	beq.n	80026aa <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	681a      	ldr	r2, [r3, #0]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f022 020e 	bic.w	r2, r2, #14
 800266c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002672:	f003 021c 	and.w	r2, r3, #28
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800267a:	2101      	movs	r1, #1
 800267c:	fa01 f202 	lsl.w	r2, r1, r2
 8002680:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2201      	movs	r2, #1
 8002686:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2201      	movs	r2, #1
 800268c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2200      	movs	r2, #0
 8002694:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800269c:	2b00      	cmp	r3, #0
 800269e:	d004      	beq.n	80026aa <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026a4:	6878      	ldr	r0, [r7, #4]
 80026a6:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80026a8:	bf00      	nop
 80026aa:	bf00      	nop
}
 80026ac:	3710      	adds	r7, #16
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}

080026b2 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80026b2:	b480      	push	{r7}
 80026b4:	b085      	sub	sp, #20
 80026b6:	af00      	add	r7, sp, #0
 80026b8:	60f8      	str	r0, [r7, #12]
 80026ba:	60b9      	str	r1, [r7, #8]
 80026bc:	607a      	str	r2, [r7, #4]
 80026be:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026c4:	f003 021c 	and.w	r2, r3, #28
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026cc:	2101      	movs	r1, #1
 80026ce:	fa01 f202 	lsl.w	r2, r1, r2
 80026d2:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	683a      	ldr	r2, [r7, #0]
 80026da:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	689b      	ldr	r3, [r3, #8]
 80026e0:	2b10      	cmp	r3, #16
 80026e2:	d108      	bne.n	80026f6 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	687a      	ldr	r2, [r7, #4]
 80026ea:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	68ba      	ldr	r2, [r7, #8]
 80026f2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80026f4:	e007      	b.n	8002706 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	68ba      	ldr	r2, [r7, #8]
 80026fc:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	687a      	ldr	r2, [r7, #4]
 8002704:	60da      	str	r2, [r3, #12]
}
 8002706:	bf00      	nop
 8002708:	3714      	adds	r7, #20
 800270a:	46bd      	mov	sp, r7
 800270c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002710:	4770      	bx	lr
	...

08002714 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002714:	b480      	push	{r7}
 8002716:	b087      	sub	sp, #28
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
 800271c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800271e:	2300      	movs	r3, #0
 8002720:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002722:	e17f      	b.n	8002a24 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	681a      	ldr	r2, [r3, #0]
 8002728:	2101      	movs	r1, #1
 800272a:	697b      	ldr	r3, [r7, #20]
 800272c:	fa01 f303 	lsl.w	r3, r1, r3
 8002730:	4013      	ands	r3, r2
 8002732:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	2b00      	cmp	r3, #0
 8002738:	f000 8171 	beq.w	8002a1e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	f003 0303 	and.w	r3, r3, #3
 8002744:	2b01      	cmp	r3, #1
 8002746:	d005      	beq.n	8002754 <HAL_GPIO_Init+0x40>
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	f003 0303 	and.w	r3, r3, #3
 8002750:	2b02      	cmp	r3, #2
 8002752:	d130      	bne.n	80027b6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	689b      	ldr	r3, [r3, #8]
 8002758:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800275a:	697b      	ldr	r3, [r7, #20]
 800275c:	005b      	lsls	r3, r3, #1
 800275e:	2203      	movs	r2, #3
 8002760:	fa02 f303 	lsl.w	r3, r2, r3
 8002764:	43db      	mvns	r3, r3
 8002766:	693a      	ldr	r2, [r7, #16]
 8002768:	4013      	ands	r3, r2
 800276a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	68da      	ldr	r2, [r3, #12]
 8002770:	697b      	ldr	r3, [r7, #20]
 8002772:	005b      	lsls	r3, r3, #1
 8002774:	fa02 f303 	lsl.w	r3, r2, r3
 8002778:	693a      	ldr	r2, [r7, #16]
 800277a:	4313      	orrs	r3, r2
 800277c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	693a      	ldr	r2, [r7, #16]
 8002782:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800278a:	2201      	movs	r2, #1
 800278c:	697b      	ldr	r3, [r7, #20]
 800278e:	fa02 f303 	lsl.w	r3, r2, r3
 8002792:	43db      	mvns	r3, r3
 8002794:	693a      	ldr	r2, [r7, #16]
 8002796:	4013      	ands	r3, r2
 8002798:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	091b      	lsrs	r3, r3, #4
 80027a0:	f003 0201 	and.w	r2, r3, #1
 80027a4:	697b      	ldr	r3, [r7, #20]
 80027a6:	fa02 f303 	lsl.w	r3, r2, r3
 80027aa:	693a      	ldr	r2, [r7, #16]
 80027ac:	4313      	orrs	r3, r2
 80027ae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	693a      	ldr	r2, [r7, #16]
 80027b4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	f003 0303 	and.w	r3, r3, #3
 80027be:	2b03      	cmp	r3, #3
 80027c0:	d118      	bne.n	80027f4 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027c6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80027c8:	2201      	movs	r2, #1
 80027ca:	697b      	ldr	r3, [r7, #20]
 80027cc:	fa02 f303 	lsl.w	r3, r2, r3
 80027d0:	43db      	mvns	r3, r3
 80027d2:	693a      	ldr	r2, [r7, #16]
 80027d4:	4013      	ands	r3, r2
 80027d6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	08db      	lsrs	r3, r3, #3
 80027de:	f003 0201 	and.w	r2, r3, #1
 80027e2:	697b      	ldr	r3, [r7, #20]
 80027e4:	fa02 f303 	lsl.w	r3, r2, r3
 80027e8:	693a      	ldr	r2, [r7, #16]
 80027ea:	4313      	orrs	r3, r2
 80027ec:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	693a      	ldr	r2, [r7, #16]
 80027f2:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	f003 0303 	and.w	r3, r3, #3
 80027fc:	2b03      	cmp	r3, #3
 80027fe:	d017      	beq.n	8002830 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	68db      	ldr	r3, [r3, #12]
 8002804:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002806:	697b      	ldr	r3, [r7, #20]
 8002808:	005b      	lsls	r3, r3, #1
 800280a:	2203      	movs	r2, #3
 800280c:	fa02 f303 	lsl.w	r3, r2, r3
 8002810:	43db      	mvns	r3, r3
 8002812:	693a      	ldr	r2, [r7, #16]
 8002814:	4013      	ands	r3, r2
 8002816:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	689a      	ldr	r2, [r3, #8]
 800281c:	697b      	ldr	r3, [r7, #20]
 800281e:	005b      	lsls	r3, r3, #1
 8002820:	fa02 f303 	lsl.w	r3, r2, r3
 8002824:	693a      	ldr	r2, [r7, #16]
 8002826:	4313      	orrs	r3, r2
 8002828:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	693a      	ldr	r2, [r7, #16]
 800282e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	f003 0303 	and.w	r3, r3, #3
 8002838:	2b02      	cmp	r3, #2
 800283a:	d123      	bne.n	8002884 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	08da      	lsrs	r2, r3, #3
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	3208      	adds	r2, #8
 8002844:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002848:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800284a:	697b      	ldr	r3, [r7, #20]
 800284c:	f003 0307 	and.w	r3, r3, #7
 8002850:	009b      	lsls	r3, r3, #2
 8002852:	220f      	movs	r2, #15
 8002854:	fa02 f303 	lsl.w	r3, r2, r3
 8002858:	43db      	mvns	r3, r3
 800285a:	693a      	ldr	r2, [r7, #16]
 800285c:	4013      	ands	r3, r2
 800285e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	691a      	ldr	r2, [r3, #16]
 8002864:	697b      	ldr	r3, [r7, #20]
 8002866:	f003 0307 	and.w	r3, r3, #7
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	fa02 f303 	lsl.w	r3, r2, r3
 8002870:	693a      	ldr	r2, [r7, #16]
 8002872:	4313      	orrs	r3, r2
 8002874:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002876:	697b      	ldr	r3, [r7, #20]
 8002878:	08da      	lsrs	r2, r3, #3
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	3208      	adds	r2, #8
 800287e:	6939      	ldr	r1, [r7, #16]
 8002880:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800288a:	697b      	ldr	r3, [r7, #20]
 800288c:	005b      	lsls	r3, r3, #1
 800288e:	2203      	movs	r2, #3
 8002890:	fa02 f303 	lsl.w	r3, r2, r3
 8002894:	43db      	mvns	r3, r3
 8002896:	693a      	ldr	r2, [r7, #16]
 8002898:	4013      	ands	r3, r2
 800289a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	f003 0203 	and.w	r2, r3, #3
 80028a4:	697b      	ldr	r3, [r7, #20]
 80028a6:	005b      	lsls	r3, r3, #1
 80028a8:	fa02 f303 	lsl.w	r3, r2, r3
 80028ac:	693a      	ldr	r2, [r7, #16]
 80028ae:	4313      	orrs	r3, r2
 80028b0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	693a      	ldr	r2, [r7, #16]
 80028b6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	f000 80ac 	beq.w	8002a1e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028c6:	4b5f      	ldr	r3, [pc, #380]	; (8002a44 <HAL_GPIO_Init+0x330>)
 80028c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028ca:	4a5e      	ldr	r2, [pc, #376]	; (8002a44 <HAL_GPIO_Init+0x330>)
 80028cc:	f043 0301 	orr.w	r3, r3, #1
 80028d0:	6613      	str	r3, [r2, #96]	; 0x60
 80028d2:	4b5c      	ldr	r3, [pc, #368]	; (8002a44 <HAL_GPIO_Init+0x330>)
 80028d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028d6:	f003 0301 	and.w	r3, r3, #1
 80028da:	60bb      	str	r3, [r7, #8]
 80028dc:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80028de:	4a5a      	ldr	r2, [pc, #360]	; (8002a48 <HAL_GPIO_Init+0x334>)
 80028e0:	697b      	ldr	r3, [r7, #20]
 80028e2:	089b      	lsrs	r3, r3, #2
 80028e4:	3302      	adds	r3, #2
 80028e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028ea:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80028ec:	697b      	ldr	r3, [r7, #20]
 80028ee:	f003 0303 	and.w	r3, r3, #3
 80028f2:	009b      	lsls	r3, r3, #2
 80028f4:	220f      	movs	r2, #15
 80028f6:	fa02 f303 	lsl.w	r3, r2, r3
 80028fa:	43db      	mvns	r3, r3
 80028fc:	693a      	ldr	r2, [r7, #16]
 80028fe:	4013      	ands	r3, r2
 8002900:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002908:	d025      	beq.n	8002956 <HAL_GPIO_Init+0x242>
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	4a4f      	ldr	r2, [pc, #316]	; (8002a4c <HAL_GPIO_Init+0x338>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d01f      	beq.n	8002952 <HAL_GPIO_Init+0x23e>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	4a4e      	ldr	r2, [pc, #312]	; (8002a50 <HAL_GPIO_Init+0x33c>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d019      	beq.n	800294e <HAL_GPIO_Init+0x23a>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	4a4d      	ldr	r2, [pc, #308]	; (8002a54 <HAL_GPIO_Init+0x340>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d013      	beq.n	800294a <HAL_GPIO_Init+0x236>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	4a4c      	ldr	r2, [pc, #304]	; (8002a58 <HAL_GPIO_Init+0x344>)
 8002926:	4293      	cmp	r3, r2
 8002928:	d00d      	beq.n	8002946 <HAL_GPIO_Init+0x232>
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	4a4b      	ldr	r2, [pc, #300]	; (8002a5c <HAL_GPIO_Init+0x348>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d007      	beq.n	8002942 <HAL_GPIO_Init+0x22e>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	4a4a      	ldr	r2, [pc, #296]	; (8002a60 <HAL_GPIO_Init+0x34c>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d101      	bne.n	800293e <HAL_GPIO_Init+0x22a>
 800293a:	2306      	movs	r3, #6
 800293c:	e00c      	b.n	8002958 <HAL_GPIO_Init+0x244>
 800293e:	2307      	movs	r3, #7
 8002940:	e00a      	b.n	8002958 <HAL_GPIO_Init+0x244>
 8002942:	2305      	movs	r3, #5
 8002944:	e008      	b.n	8002958 <HAL_GPIO_Init+0x244>
 8002946:	2304      	movs	r3, #4
 8002948:	e006      	b.n	8002958 <HAL_GPIO_Init+0x244>
 800294a:	2303      	movs	r3, #3
 800294c:	e004      	b.n	8002958 <HAL_GPIO_Init+0x244>
 800294e:	2302      	movs	r3, #2
 8002950:	e002      	b.n	8002958 <HAL_GPIO_Init+0x244>
 8002952:	2301      	movs	r3, #1
 8002954:	e000      	b.n	8002958 <HAL_GPIO_Init+0x244>
 8002956:	2300      	movs	r3, #0
 8002958:	697a      	ldr	r2, [r7, #20]
 800295a:	f002 0203 	and.w	r2, r2, #3
 800295e:	0092      	lsls	r2, r2, #2
 8002960:	4093      	lsls	r3, r2
 8002962:	693a      	ldr	r2, [r7, #16]
 8002964:	4313      	orrs	r3, r2
 8002966:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002968:	4937      	ldr	r1, [pc, #220]	; (8002a48 <HAL_GPIO_Init+0x334>)
 800296a:	697b      	ldr	r3, [r7, #20]
 800296c:	089b      	lsrs	r3, r3, #2
 800296e:	3302      	adds	r3, #2
 8002970:	693a      	ldr	r2, [r7, #16]
 8002972:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002976:	4b3b      	ldr	r3, [pc, #236]	; (8002a64 <HAL_GPIO_Init+0x350>)
 8002978:	689b      	ldr	r3, [r3, #8]
 800297a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	43db      	mvns	r3, r3
 8002980:	693a      	ldr	r2, [r7, #16]
 8002982:	4013      	ands	r3, r2
 8002984:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800298e:	2b00      	cmp	r3, #0
 8002990:	d003      	beq.n	800299a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002992:	693a      	ldr	r2, [r7, #16]
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	4313      	orrs	r3, r2
 8002998:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800299a:	4a32      	ldr	r2, [pc, #200]	; (8002a64 <HAL_GPIO_Init+0x350>)
 800299c:	693b      	ldr	r3, [r7, #16]
 800299e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80029a0:	4b30      	ldr	r3, [pc, #192]	; (8002a64 <HAL_GPIO_Init+0x350>)
 80029a2:	68db      	ldr	r3, [r3, #12]
 80029a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	43db      	mvns	r3, r3
 80029aa:	693a      	ldr	r2, [r7, #16]
 80029ac:	4013      	ands	r3, r2
 80029ae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d003      	beq.n	80029c4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80029bc:	693a      	ldr	r2, [r7, #16]
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	4313      	orrs	r3, r2
 80029c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80029c4:	4a27      	ldr	r2, [pc, #156]	; (8002a64 <HAL_GPIO_Init+0x350>)
 80029c6:	693b      	ldr	r3, [r7, #16]
 80029c8:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80029ca:	4b26      	ldr	r3, [pc, #152]	; (8002a64 <HAL_GPIO_Init+0x350>)
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	43db      	mvns	r3, r3
 80029d4:	693a      	ldr	r2, [r7, #16]
 80029d6:	4013      	ands	r3, r2
 80029d8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d003      	beq.n	80029ee <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80029e6:	693a      	ldr	r2, [r7, #16]
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	4313      	orrs	r3, r2
 80029ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80029ee:	4a1d      	ldr	r2, [pc, #116]	; (8002a64 <HAL_GPIO_Init+0x350>)
 80029f0:	693b      	ldr	r3, [r7, #16]
 80029f2:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80029f4:	4b1b      	ldr	r3, [pc, #108]	; (8002a64 <HAL_GPIO_Init+0x350>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	43db      	mvns	r3, r3
 80029fe:	693a      	ldr	r2, [r7, #16]
 8002a00:	4013      	ands	r3, r2
 8002a02:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d003      	beq.n	8002a18 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002a10:	693a      	ldr	r2, [r7, #16]
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	4313      	orrs	r3, r2
 8002a16:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002a18:	4a12      	ldr	r2, [pc, #72]	; (8002a64 <HAL_GPIO_Init+0x350>)
 8002a1a:	693b      	ldr	r3, [r7, #16]
 8002a1c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002a1e:	697b      	ldr	r3, [r7, #20]
 8002a20:	3301      	adds	r3, #1
 8002a22:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	681a      	ldr	r2, [r3, #0]
 8002a28:	697b      	ldr	r3, [r7, #20]
 8002a2a:	fa22 f303 	lsr.w	r3, r2, r3
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	f47f ae78 	bne.w	8002724 <HAL_GPIO_Init+0x10>
  }
}
 8002a34:	bf00      	nop
 8002a36:	bf00      	nop
 8002a38:	371c      	adds	r7, #28
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a40:	4770      	bx	lr
 8002a42:	bf00      	nop
 8002a44:	40021000 	.word	0x40021000
 8002a48:	40010000 	.word	0x40010000
 8002a4c:	48000400 	.word	0x48000400
 8002a50:	48000800 	.word	0x48000800
 8002a54:	48000c00 	.word	0x48000c00
 8002a58:	48001000 	.word	0x48001000
 8002a5c:	48001400 	.word	0x48001400
 8002a60:	48001800 	.word	0x48001800
 8002a64:	40010400 	.word	0x40010400

08002a68 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	b083      	sub	sp, #12
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
 8002a70:	460b      	mov	r3, r1
 8002a72:	807b      	strh	r3, [r7, #2]
 8002a74:	4613      	mov	r3, r2
 8002a76:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a78:	787b      	ldrb	r3, [r7, #1]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d003      	beq.n	8002a86 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002a7e:	887a      	ldrh	r2, [r7, #2]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002a84:	e002      	b.n	8002a8c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002a86:	887a      	ldrh	r2, [r7, #2]
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002a8c:	bf00      	nop
 8002a8e:	370c      	adds	r7, #12
 8002a90:	46bd      	mov	sp, r7
 8002a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a96:	4770      	bx	lr

08002a98 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b082      	sub	sp, #8
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002aa2:	4b08      	ldr	r3, [pc, #32]	; (8002ac4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002aa4:	695a      	ldr	r2, [r3, #20]
 8002aa6:	88fb      	ldrh	r3, [r7, #6]
 8002aa8:	4013      	ands	r3, r2
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d006      	beq.n	8002abc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002aae:	4a05      	ldr	r2, [pc, #20]	; (8002ac4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ab0:	88fb      	ldrh	r3, [r7, #6]
 8002ab2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002ab4:	88fb      	ldrh	r3, [r7, #6]
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	f7fe facc 	bl	8001054 <HAL_GPIO_EXTI_Callback>
  }
}
 8002abc:	bf00      	nop
 8002abe:	3708      	adds	r7, #8
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	bd80      	pop	{r7, pc}
 8002ac4:	40010400 	.word	0x40010400

08002ac8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b082      	sub	sp, #8
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d101      	bne.n	8002ada <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	e08d      	b.n	8002bf6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ae0:	b2db      	uxtb	r3, r3
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d106      	bne.n	8002af4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2200      	movs	r2, #0
 8002aea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002aee:	6878      	ldr	r0, [r7, #4]
 8002af0:	f7fe fbc0 	bl	8001274 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2224      	movs	r2, #36	; 0x24
 8002af8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	681a      	ldr	r2, [r3, #0]
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f022 0201 	bic.w	r2, r2, #1
 8002b0a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	685a      	ldr	r2, [r3, #4]
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002b18:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	689a      	ldr	r2, [r3, #8]
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002b28:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	68db      	ldr	r3, [r3, #12]
 8002b2e:	2b01      	cmp	r3, #1
 8002b30:	d107      	bne.n	8002b42 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	689a      	ldr	r2, [r3, #8]
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002b3e:	609a      	str	r2, [r3, #8]
 8002b40:	e006      	b.n	8002b50 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	689a      	ldr	r2, [r3, #8]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002b4e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	68db      	ldr	r3, [r3, #12]
 8002b54:	2b02      	cmp	r3, #2
 8002b56:	d108      	bne.n	8002b6a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	685a      	ldr	r2, [r3, #4]
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002b66:	605a      	str	r2, [r3, #4]
 8002b68:	e007      	b.n	8002b7a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	685a      	ldr	r2, [r3, #4]
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002b78:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	687a      	ldr	r2, [r7, #4]
 8002b82:	6812      	ldr	r2, [r2, #0]
 8002b84:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002b88:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002b8c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	68da      	ldr	r2, [r3, #12]
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002b9c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	691a      	ldr	r2, [r3, #16]
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	695b      	ldr	r3, [r3, #20]
 8002ba6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	699b      	ldr	r3, [r3, #24]
 8002bae:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	430a      	orrs	r2, r1
 8002bb6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	69d9      	ldr	r1, [r3, #28]
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6a1a      	ldr	r2, [r3, #32]
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	430a      	orrs	r2, r1
 8002bc6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	681a      	ldr	r2, [r3, #0]
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f042 0201 	orr.w	r2, r2, #1
 8002bd6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2200      	movs	r2, #0
 8002bdc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	2220      	movs	r2, #32
 8002be2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2200      	movs	r2, #0
 8002bea:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2200      	movs	r2, #0
 8002bf0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002bf4:	2300      	movs	r3, #0
}
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	3708      	adds	r7, #8
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}
	...

08002c00 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b088      	sub	sp, #32
 8002c04:	af02      	add	r7, sp, #8
 8002c06:	60f8      	str	r0, [r7, #12]
 8002c08:	4608      	mov	r0, r1
 8002c0a:	4611      	mov	r1, r2
 8002c0c:	461a      	mov	r2, r3
 8002c0e:	4603      	mov	r3, r0
 8002c10:	817b      	strh	r3, [r7, #10]
 8002c12:	460b      	mov	r3, r1
 8002c14:	813b      	strh	r3, [r7, #8]
 8002c16:	4613      	mov	r3, r2
 8002c18:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002c20:	b2db      	uxtb	r3, r3
 8002c22:	2b20      	cmp	r3, #32
 8002c24:	f040 80f9 	bne.w	8002e1a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002c28:	6a3b      	ldr	r3, [r7, #32]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d002      	beq.n	8002c34 <HAL_I2C_Mem_Write+0x34>
 8002c2e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d105      	bne.n	8002c40 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002c3a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	e0ed      	b.n	8002e1c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002c46:	2b01      	cmp	r3, #1
 8002c48:	d101      	bne.n	8002c4e <HAL_I2C_Mem_Write+0x4e>
 8002c4a:	2302      	movs	r3, #2
 8002c4c:	e0e6      	b.n	8002e1c <HAL_I2C_Mem_Write+0x21c>
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	2201      	movs	r2, #1
 8002c52:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002c56:	f7ff fa23 	bl	80020a0 <HAL_GetTick>
 8002c5a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002c5c:	697b      	ldr	r3, [r7, #20]
 8002c5e:	9300      	str	r3, [sp, #0]
 8002c60:	2319      	movs	r3, #25
 8002c62:	2201      	movs	r2, #1
 8002c64:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002c68:	68f8      	ldr	r0, [r7, #12]
 8002c6a:	f000 fac3 	bl	80031f4 <I2C_WaitOnFlagUntilTimeout>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d001      	beq.n	8002c78 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002c74:	2301      	movs	r3, #1
 8002c76:	e0d1      	b.n	8002e1c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	2221      	movs	r2, #33	; 0x21
 8002c7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	2240      	movs	r2, #64	; 0x40
 8002c84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	6a3a      	ldr	r2, [r7, #32]
 8002c92:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002c98:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002ca0:	88f8      	ldrh	r0, [r7, #6]
 8002ca2:	893a      	ldrh	r2, [r7, #8]
 8002ca4:	8979      	ldrh	r1, [r7, #10]
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	9301      	str	r3, [sp, #4]
 8002caa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cac:	9300      	str	r3, [sp, #0]
 8002cae:	4603      	mov	r3, r0
 8002cb0:	68f8      	ldr	r0, [r7, #12]
 8002cb2:	f000 f9d3 	bl	800305c <I2C_RequestMemoryWrite>
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d005      	beq.n	8002cc8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	e0a9      	b.n	8002e1c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ccc:	b29b      	uxth	r3, r3
 8002cce:	2bff      	cmp	r3, #255	; 0xff
 8002cd0:	d90e      	bls.n	8002cf0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	22ff      	movs	r2, #255	; 0xff
 8002cd6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cdc:	b2da      	uxtb	r2, r3
 8002cde:	8979      	ldrh	r1, [r7, #10]
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	9300      	str	r3, [sp, #0]
 8002ce4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002ce8:	68f8      	ldr	r0, [r7, #12]
 8002cea:	f000 fc3d 	bl	8003568 <I2C_TransferConfig>
 8002cee:	e00f      	b.n	8002d10 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cf4:	b29a      	uxth	r2, r3
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cfe:	b2da      	uxtb	r2, r3
 8002d00:	8979      	ldrh	r1, [r7, #10]
 8002d02:	2300      	movs	r3, #0
 8002d04:	9300      	str	r3, [sp, #0]
 8002d06:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002d0a:	68f8      	ldr	r0, [r7, #12]
 8002d0c:	f000 fc2c 	bl	8003568 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d10:	697a      	ldr	r2, [r7, #20]
 8002d12:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002d14:	68f8      	ldr	r0, [r7, #12]
 8002d16:	f000 fabc 	bl	8003292 <I2C_WaitOnTXISFlagUntilTimeout>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d001      	beq.n	8002d24 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002d20:	2301      	movs	r3, #1
 8002d22:	e07b      	b.n	8002e1c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d28:	781a      	ldrb	r2, [r3, #0]
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d34:	1c5a      	adds	r2, r3, #1
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d3e:	b29b      	uxth	r3, r3
 8002d40:	3b01      	subs	r3, #1
 8002d42:	b29a      	uxth	r2, r3
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d4c:	3b01      	subs	r3, #1
 8002d4e:	b29a      	uxth	r2, r3
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d58:	b29b      	uxth	r3, r3
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d034      	beq.n	8002dc8 <HAL_I2C_Mem_Write+0x1c8>
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d130      	bne.n	8002dc8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002d66:	697b      	ldr	r3, [r7, #20]
 8002d68:	9300      	str	r3, [sp, #0]
 8002d6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	2180      	movs	r1, #128	; 0x80
 8002d70:	68f8      	ldr	r0, [r7, #12]
 8002d72:	f000 fa3f 	bl	80031f4 <I2C_WaitOnFlagUntilTimeout>
 8002d76:	4603      	mov	r3, r0
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d001      	beq.n	8002d80 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	e04d      	b.n	8002e1c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d84:	b29b      	uxth	r3, r3
 8002d86:	2bff      	cmp	r3, #255	; 0xff
 8002d88:	d90e      	bls.n	8002da8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	22ff      	movs	r2, #255	; 0xff
 8002d8e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d94:	b2da      	uxtb	r2, r3
 8002d96:	8979      	ldrh	r1, [r7, #10]
 8002d98:	2300      	movs	r3, #0
 8002d9a:	9300      	str	r3, [sp, #0]
 8002d9c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002da0:	68f8      	ldr	r0, [r7, #12]
 8002da2:	f000 fbe1 	bl	8003568 <I2C_TransferConfig>
 8002da6:	e00f      	b.n	8002dc8 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dac:	b29a      	uxth	r2, r3
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002db6:	b2da      	uxtb	r2, r3
 8002db8:	8979      	ldrh	r1, [r7, #10]
 8002dba:	2300      	movs	r3, #0
 8002dbc:	9300      	str	r3, [sp, #0]
 8002dbe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002dc2:	68f8      	ldr	r0, [r7, #12]
 8002dc4:	f000 fbd0 	bl	8003568 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dcc:	b29b      	uxth	r3, r3
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d19e      	bne.n	8002d10 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002dd2:	697a      	ldr	r2, [r7, #20]
 8002dd4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002dd6:	68f8      	ldr	r0, [r7, #12]
 8002dd8:	f000 faa2 	bl	8003320 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d001      	beq.n	8002de6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002de2:	2301      	movs	r3, #1
 8002de4:	e01a      	b.n	8002e1c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	2220      	movs	r2, #32
 8002dec:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	6859      	ldr	r1, [r3, #4]
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	4b0a      	ldr	r3, [pc, #40]	; (8002e24 <HAL_I2C_Mem_Write+0x224>)
 8002dfa:	400b      	ands	r3, r1
 8002dfc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	2220      	movs	r2, #32
 8002e02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	2200      	movs	r2, #0
 8002e0a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	2200      	movs	r2, #0
 8002e12:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002e16:	2300      	movs	r3, #0
 8002e18:	e000      	b.n	8002e1c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002e1a:	2302      	movs	r3, #2
  }
}
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	3718      	adds	r7, #24
 8002e20:	46bd      	mov	sp, r7
 8002e22:	bd80      	pop	{r7, pc}
 8002e24:	fe00e800 	.word	0xfe00e800

08002e28 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b088      	sub	sp, #32
 8002e2c:	af02      	add	r7, sp, #8
 8002e2e:	60f8      	str	r0, [r7, #12]
 8002e30:	4608      	mov	r0, r1
 8002e32:	4611      	mov	r1, r2
 8002e34:	461a      	mov	r2, r3
 8002e36:	4603      	mov	r3, r0
 8002e38:	817b      	strh	r3, [r7, #10]
 8002e3a:	460b      	mov	r3, r1
 8002e3c:	813b      	strh	r3, [r7, #8]
 8002e3e:	4613      	mov	r3, r2
 8002e40:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002e48:	b2db      	uxtb	r3, r3
 8002e4a:	2b20      	cmp	r3, #32
 8002e4c:	f040 80fd 	bne.w	800304a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e50:	6a3b      	ldr	r3, [r7, #32]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d002      	beq.n	8002e5c <HAL_I2C_Mem_Read+0x34>
 8002e56:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d105      	bne.n	8002e68 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002e62:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002e64:	2301      	movs	r3, #1
 8002e66:	e0f1      	b.n	800304c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002e6e:	2b01      	cmp	r3, #1
 8002e70:	d101      	bne.n	8002e76 <HAL_I2C_Mem_Read+0x4e>
 8002e72:	2302      	movs	r3, #2
 8002e74:	e0ea      	b.n	800304c <HAL_I2C_Mem_Read+0x224>
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	2201      	movs	r2, #1
 8002e7a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002e7e:	f7ff f90f 	bl	80020a0 <HAL_GetTick>
 8002e82:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002e84:	697b      	ldr	r3, [r7, #20]
 8002e86:	9300      	str	r3, [sp, #0]
 8002e88:	2319      	movs	r3, #25
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002e90:	68f8      	ldr	r0, [r7, #12]
 8002e92:	f000 f9af 	bl	80031f4 <I2C_WaitOnFlagUntilTimeout>
 8002e96:	4603      	mov	r3, r0
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d001      	beq.n	8002ea0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	e0d5      	b.n	800304c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	2222      	movs	r2, #34	; 0x22
 8002ea4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	2240      	movs	r2, #64	; 0x40
 8002eac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	6a3a      	ldr	r2, [r7, #32]
 8002eba:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002ec0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002ec8:	88f8      	ldrh	r0, [r7, #6]
 8002eca:	893a      	ldrh	r2, [r7, #8]
 8002ecc:	8979      	ldrh	r1, [r7, #10]
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	9301      	str	r3, [sp, #4]
 8002ed2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ed4:	9300      	str	r3, [sp, #0]
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	68f8      	ldr	r0, [r7, #12]
 8002eda:	f000 f913 	bl	8003104 <I2C_RequestMemoryRead>
 8002ede:	4603      	mov	r3, r0
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d005      	beq.n	8002ef0 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002eec:	2301      	movs	r3, #1
 8002eee:	e0ad      	b.n	800304c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ef4:	b29b      	uxth	r3, r3
 8002ef6:	2bff      	cmp	r3, #255	; 0xff
 8002ef8:	d90e      	bls.n	8002f18 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	22ff      	movs	r2, #255	; 0xff
 8002efe:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f04:	b2da      	uxtb	r2, r3
 8002f06:	8979      	ldrh	r1, [r7, #10]
 8002f08:	4b52      	ldr	r3, [pc, #328]	; (8003054 <HAL_I2C_Mem_Read+0x22c>)
 8002f0a:	9300      	str	r3, [sp, #0]
 8002f0c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002f10:	68f8      	ldr	r0, [r7, #12]
 8002f12:	f000 fb29 	bl	8003568 <I2C_TransferConfig>
 8002f16:	e00f      	b.n	8002f38 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f1c:	b29a      	uxth	r2, r3
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f26:	b2da      	uxtb	r2, r3
 8002f28:	8979      	ldrh	r1, [r7, #10]
 8002f2a:	4b4a      	ldr	r3, [pc, #296]	; (8003054 <HAL_I2C_Mem_Read+0x22c>)
 8002f2c:	9300      	str	r3, [sp, #0]
 8002f2e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002f32:	68f8      	ldr	r0, [r7, #12]
 8002f34:	f000 fb18 	bl	8003568 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002f38:	697b      	ldr	r3, [r7, #20]
 8002f3a:	9300      	str	r3, [sp, #0]
 8002f3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f3e:	2200      	movs	r2, #0
 8002f40:	2104      	movs	r1, #4
 8002f42:	68f8      	ldr	r0, [r7, #12]
 8002f44:	f000 f956 	bl	80031f4 <I2C_WaitOnFlagUntilTimeout>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d001      	beq.n	8002f52 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002f4e:	2301      	movs	r3, #1
 8002f50:	e07c      	b.n	800304c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f5c:	b2d2      	uxtb	r2, r2
 8002f5e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f64:	1c5a      	adds	r2, r3, #1
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f6e:	3b01      	subs	r3, #1
 8002f70:	b29a      	uxth	r2, r3
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f7a:	b29b      	uxth	r3, r3
 8002f7c:	3b01      	subs	r3, #1
 8002f7e:	b29a      	uxth	r2, r3
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f88:	b29b      	uxth	r3, r3
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d034      	beq.n	8002ff8 <HAL_I2C_Mem_Read+0x1d0>
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d130      	bne.n	8002ff8 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002f96:	697b      	ldr	r3, [r7, #20]
 8002f98:	9300      	str	r3, [sp, #0]
 8002f9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	2180      	movs	r1, #128	; 0x80
 8002fa0:	68f8      	ldr	r0, [r7, #12]
 8002fa2:	f000 f927 	bl	80031f4 <I2C_WaitOnFlagUntilTimeout>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d001      	beq.n	8002fb0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002fac:	2301      	movs	r3, #1
 8002fae:	e04d      	b.n	800304c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fb4:	b29b      	uxth	r3, r3
 8002fb6:	2bff      	cmp	r3, #255	; 0xff
 8002fb8:	d90e      	bls.n	8002fd8 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	22ff      	movs	r2, #255	; 0xff
 8002fbe:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fc4:	b2da      	uxtb	r2, r3
 8002fc6:	8979      	ldrh	r1, [r7, #10]
 8002fc8:	2300      	movs	r3, #0
 8002fca:	9300      	str	r3, [sp, #0]
 8002fcc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002fd0:	68f8      	ldr	r0, [r7, #12]
 8002fd2:	f000 fac9 	bl	8003568 <I2C_TransferConfig>
 8002fd6:	e00f      	b.n	8002ff8 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fdc:	b29a      	uxth	r2, r3
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fe6:	b2da      	uxtb	r2, r3
 8002fe8:	8979      	ldrh	r1, [r7, #10]
 8002fea:	2300      	movs	r3, #0
 8002fec:	9300      	str	r3, [sp, #0]
 8002fee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002ff2:	68f8      	ldr	r0, [r7, #12]
 8002ff4:	f000 fab8 	bl	8003568 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ffc:	b29b      	uxth	r3, r3
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d19a      	bne.n	8002f38 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003002:	697a      	ldr	r2, [r7, #20]
 8003004:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003006:	68f8      	ldr	r0, [r7, #12]
 8003008:	f000 f98a 	bl	8003320 <I2C_WaitOnSTOPFlagUntilTimeout>
 800300c:	4603      	mov	r3, r0
 800300e:	2b00      	cmp	r3, #0
 8003010:	d001      	beq.n	8003016 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8003012:	2301      	movs	r3, #1
 8003014:	e01a      	b.n	800304c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	2220      	movs	r2, #32
 800301c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	6859      	ldr	r1, [r3, #4]
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681a      	ldr	r2, [r3, #0]
 8003028:	4b0b      	ldr	r3, [pc, #44]	; (8003058 <HAL_I2C_Mem_Read+0x230>)
 800302a:	400b      	ands	r3, r1
 800302c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	2220      	movs	r2, #32
 8003032:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	2200      	movs	r2, #0
 800303a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	2200      	movs	r2, #0
 8003042:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003046:	2300      	movs	r3, #0
 8003048:	e000      	b.n	800304c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800304a:	2302      	movs	r3, #2
  }
}
 800304c:	4618      	mov	r0, r3
 800304e:	3718      	adds	r7, #24
 8003050:	46bd      	mov	sp, r7
 8003052:	bd80      	pop	{r7, pc}
 8003054:	80002400 	.word	0x80002400
 8003058:	fe00e800 	.word	0xfe00e800

0800305c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b086      	sub	sp, #24
 8003060:	af02      	add	r7, sp, #8
 8003062:	60f8      	str	r0, [r7, #12]
 8003064:	4608      	mov	r0, r1
 8003066:	4611      	mov	r1, r2
 8003068:	461a      	mov	r2, r3
 800306a:	4603      	mov	r3, r0
 800306c:	817b      	strh	r3, [r7, #10]
 800306e:	460b      	mov	r3, r1
 8003070:	813b      	strh	r3, [r7, #8]
 8003072:	4613      	mov	r3, r2
 8003074:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003076:	88fb      	ldrh	r3, [r7, #6]
 8003078:	b2da      	uxtb	r2, r3
 800307a:	8979      	ldrh	r1, [r7, #10]
 800307c:	4b20      	ldr	r3, [pc, #128]	; (8003100 <I2C_RequestMemoryWrite+0xa4>)
 800307e:	9300      	str	r3, [sp, #0]
 8003080:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003084:	68f8      	ldr	r0, [r7, #12]
 8003086:	f000 fa6f 	bl	8003568 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800308a:	69fa      	ldr	r2, [r7, #28]
 800308c:	69b9      	ldr	r1, [r7, #24]
 800308e:	68f8      	ldr	r0, [r7, #12]
 8003090:	f000 f8ff 	bl	8003292 <I2C_WaitOnTXISFlagUntilTimeout>
 8003094:	4603      	mov	r3, r0
 8003096:	2b00      	cmp	r3, #0
 8003098:	d001      	beq.n	800309e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800309a:	2301      	movs	r3, #1
 800309c:	e02c      	b.n	80030f8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800309e:	88fb      	ldrh	r3, [r7, #6]
 80030a0:	2b01      	cmp	r3, #1
 80030a2:	d105      	bne.n	80030b0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80030a4:	893b      	ldrh	r3, [r7, #8]
 80030a6:	b2da      	uxtb	r2, r3
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	629a      	str	r2, [r3, #40]	; 0x28
 80030ae:	e015      	b.n	80030dc <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80030b0:	893b      	ldrh	r3, [r7, #8]
 80030b2:	0a1b      	lsrs	r3, r3, #8
 80030b4:	b29b      	uxth	r3, r3
 80030b6:	b2da      	uxtb	r2, r3
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80030be:	69fa      	ldr	r2, [r7, #28]
 80030c0:	69b9      	ldr	r1, [r7, #24]
 80030c2:	68f8      	ldr	r0, [r7, #12]
 80030c4:	f000 f8e5 	bl	8003292 <I2C_WaitOnTXISFlagUntilTimeout>
 80030c8:	4603      	mov	r3, r0
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d001      	beq.n	80030d2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80030ce:	2301      	movs	r3, #1
 80030d0:	e012      	b.n	80030f8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80030d2:	893b      	ldrh	r3, [r7, #8]
 80030d4:	b2da      	uxtb	r2, r3
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80030dc:	69fb      	ldr	r3, [r7, #28]
 80030de:	9300      	str	r3, [sp, #0]
 80030e0:	69bb      	ldr	r3, [r7, #24]
 80030e2:	2200      	movs	r2, #0
 80030e4:	2180      	movs	r1, #128	; 0x80
 80030e6:	68f8      	ldr	r0, [r7, #12]
 80030e8:	f000 f884 	bl	80031f4 <I2C_WaitOnFlagUntilTimeout>
 80030ec:	4603      	mov	r3, r0
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d001      	beq.n	80030f6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	e000      	b.n	80030f8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80030f6:	2300      	movs	r3, #0
}
 80030f8:	4618      	mov	r0, r3
 80030fa:	3710      	adds	r7, #16
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bd80      	pop	{r7, pc}
 8003100:	80002000 	.word	0x80002000

08003104 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b086      	sub	sp, #24
 8003108:	af02      	add	r7, sp, #8
 800310a:	60f8      	str	r0, [r7, #12]
 800310c:	4608      	mov	r0, r1
 800310e:	4611      	mov	r1, r2
 8003110:	461a      	mov	r2, r3
 8003112:	4603      	mov	r3, r0
 8003114:	817b      	strh	r3, [r7, #10]
 8003116:	460b      	mov	r3, r1
 8003118:	813b      	strh	r3, [r7, #8]
 800311a:	4613      	mov	r3, r2
 800311c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800311e:	88fb      	ldrh	r3, [r7, #6]
 8003120:	b2da      	uxtb	r2, r3
 8003122:	8979      	ldrh	r1, [r7, #10]
 8003124:	4b20      	ldr	r3, [pc, #128]	; (80031a8 <I2C_RequestMemoryRead+0xa4>)
 8003126:	9300      	str	r3, [sp, #0]
 8003128:	2300      	movs	r3, #0
 800312a:	68f8      	ldr	r0, [r7, #12]
 800312c:	f000 fa1c 	bl	8003568 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003130:	69fa      	ldr	r2, [r7, #28]
 8003132:	69b9      	ldr	r1, [r7, #24]
 8003134:	68f8      	ldr	r0, [r7, #12]
 8003136:	f000 f8ac 	bl	8003292 <I2C_WaitOnTXISFlagUntilTimeout>
 800313a:	4603      	mov	r3, r0
 800313c:	2b00      	cmp	r3, #0
 800313e:	d001      	beq.n	8003144 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003140:	2301      	movs	r3, #1
 8003142:	e02c      	b.n	800319e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003144:	88fb      	ldrh	r3, [r7, #6]
 8003146:	2b01      	cmp	r3, #1
 8003148:	d105      	bne.n	8003156 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800314a:	893b      	ldrh	r3, [r7, #8]
 800314c:	b2da      	uxtb	r2, r3
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	629a      	str	r2, [r3, #40]	; 0x28
 8003154:	e015      	b.n	8003182 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003156:	893b      	ldrh	r3, [r7, #8]
 8003158:	0a1b      	lsrs	r3, r3, #8
 800315a:	b29b      	uxth	r3, r3
 800315c:	b2da      	uxtb	r2, r3
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003164:	69fa      	ldr	r2, [r7, #28]
 8003166:	69b9      	ldr	r1, [r7, #24]
 8003168:	68f8      	ldr	r0, [r7, #12]
 800316a:	f000 f892 	bl	8003292 <I2C_WaitOnTXISFlagUntilTimeout>
 800316e:	4603      	mov	r3, r0
 8003170:	2b00      	cmp	r3, #0
 8003172:	d001      	beq.n	8003178 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003174:	2301      	movs	r3, #1
 8003176:	e012      	b.n	800319e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003178:	893b      	ldrh	r3, [r7, #8]
 800317a:	b2da      	uxtb	r2, r3
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003182:	69fb      	ldr	r3, [r7, #28]
 8003184:	9300      	str	r3, [sp, #0]
 8003186:	69bb      	ldr	r3, [r7, #24]
 8003188:	2200      	movs	r2, #0
 800318a:	2140      	movs	r1, #64	; 0x40
 800318c:	68f8      	ldr	r0, [r7, #12]
 800318e:	f000 f831 	bl	80031f4 <I2C_WaitOnFlagUntilTimeout>
 8003192:	4603      	mov	r3, r0
 8003194:	2b00      	cmp	r3, #0
 8003196:	d001      	beq.n	800319c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003198:	2301      	movs	r3, #1
 800319a:	e000      	b.n	800319e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800319c:	2300      	movs	r3, #0
}
 800319e:	4618      	mov	r0, r3
 80031a0:	3710      	adds	r7, #16
 80031a2:	46bd      	mov	sp, r7
 80031a4:	bd80      	pop	{r7, pc}
 80031a6:	bf00      	nop
 80031a8:	80002000 	.word	0x80002000

080031ac <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80031ac:	b480      	push	{r7}
 80031ae:	b083      	sub	sp, #12
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	699b      	ldr	r3, [r3, #24]
 80031ba:	f003 0302 	and.w	r3, r3, #2
 80031be:	2b02      	cmp	r3, #2
 80031c0:	d103      	bne.n	80031ca <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	2200      	movs	r2, #0
 80031c8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	699b      	ldr	r3, [r3, #24]
 80031d0:	f003 0301 	and.w	r3, r3, #1
 80031d4:	2b01      	cmp	r3, #1
 80031d6:	d007      	beq.n	80031e8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	699a      	ldr	r2, [r3, #24]
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f042 0201 	orr.w	r2, r2, #1
 80031e6:	619a      	str	r2, [r3, #24]
  }
}
 80031e8:	bf00      	nop
 80031ea:	370c      	adds	r7, #12
 80031ec:	46bd      	mov	sp, r7
 80031ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f2:	4770      	bx	lr

080031f4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b084      	sub	sp, #16
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	60f8      	str	r0, [r7, #12]
 80031fc:	60b9      	str	r1, [r7, #8]
 80031fe:	603b      	str	r3, [r7, #0]
 8003200:	4613      	mov	r3, r2
 8003202:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003204:	e031      	b.n	800326a <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	f1b3 3fff 	cmp.w	r3, #4294967295
 800320c:	d02d      	beq.n	800326a <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800320e:	f7fe ff47 	bl	80020a0 <HAL_GetTick>
 8003212:	4602      	mov	r2, r0
 8003214:	69bb      	ldr	r3, [r7, #24]
 8003216:	1ad3      	subs	r3, r2, r3
 8003218:	683a      	ldr	r2, [r7, #0]
 800321a:	429a      	cmp	r2, r3
 800321c:	d302      	bcc.n	8003224 <I2C_WaitOnFlagUntilTimeout+0x30>
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d122      	bne.n	800326a <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	699a      	ldr	r2, [r3, #24]
 800322a:	68bb      	ldr	r3, [r7, #8]
 800322c:	4013      	ands	r3, r2
 800322e:	68ba      	ldr	r2, [r7, #8]
 8003230:	429a      	cmp	r2, r3
 8003232:	bf0c      	ite	eq
 8003234:	2301      	moveq	r3, #1
 8003236:	2300      	movne	r3, #0
 8003238:	b2db      	uxtb	r3, r3
 800323a:	461a      	mov	r2, r3
 800323c:	79fb      	ldrb	r3, [r7, #7]
 800323e:	429a      	cmp	r2, r3
 8003240:	d113      	bne.n	800326a <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003246:	f043 0220 	orr.w	r2, r3, #32
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	2220      	movs	r2, #32
 8003252:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	2200      	movs	r2, #0
 800325a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	2200      	movs	r2, #0
 8003262:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8003266:	2301      	movs	r3, #1
 8003268:	e00f      	b.n	800328a <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	699a      	ldr	r2, [r3, #24]
 8003270:	68bb      	ldr	r3, [r7, #8]
 8003272:	4013      	ands	r3, r2
 8003274:	68ba      	ldr	r2, [r7, #8]
 8003276:	429a      	cmp	r2, r3
 8003278:	bf0c      	ite	eq
 800327a:	2301      	moveq	r3, #1
 800327c:	2300      	movne	r3, #0
 800327e:	b2db      	uxtb	r3, r3
 8003280:	461a      	mov	r2, r3
 8003282:	79fb      	ldrb	r3, [r7, #7]
 8003284:	429a      	cmp	r2, r3
 8003286:	d0be      	beq.n	8003206 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003288:	2300      	movs	r3, #0
}
 800328a:	4618      	mov	r0, r3
 800328c:	3710      	adds	r7, #16
 800328e:	46bd      	mov	sp, r7
 8003290:	bd80      	pop	{r7, pc}

08003292 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003292:	b580      	push	{r7, lr}
 8003294:	b084      	sub	sp, #16
 8003296:	af00      	add	r7, sp, #0
 8003298:	60f8      	str	r0, [r7, #12]
 800329a:	60b9      	str	r1, [r7, #8]
 800329c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800329e:	e033      	b.n	8003308 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80032a0:	687a      	ldr	r2, [r7, #4]
 80032a2:	68b9      	ldr	r1, [r7, #8]
 80032a4:	68f8      	ldr	r0, [r7, #12]
 80032a6:	f000 f87f 	bl	80033a8 <I2C_IsErrorOccurred>
 80032aa:	4603      	mov	r3, r0
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d001      	beq.n	80032b4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80032b0:	2301      	movs	r3, #1
 80032b2:	e031      	b.n	8003318 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032b4:	68bb      	ldr	r3, [r7, #8]
 80032b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032ba:	d025      	beq.n	8003308 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032bc:	f7fe fef0 	bl	80020a0 <HAL_GetTick>
 80032c0:	4602      	mov	r2, r0
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	1ad3      	subs	r3, r2, r3
 80032c6:	68ba      	ldr	r2, [r7, #8]
 80032c8:	429a      	cmp	r2, r3
 80032ca:	d302      	bcc.n	80032d2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80032cc:	68bb      	ldr	r3, [r7, #8]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d11a      	bne.n	8003308 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	699b      	ldr	r3, [r3, #24]
 80032d8:	f003 0302 	and.w	r3, r3, #2
 80032dc:	2b02      	cmp	r3, #2
 80032de:	d013      	beq.n	8003308 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032e4:	f043 0220 	orr.w	r2, r3, #32
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	2220      	movs	r2, #32
 80032f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2200      	movs	r2, #0
 80032f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	2200      	movs	r2, #0
 8003300:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8003304:	2301      	movs	r3, #1
 8003306:	e007      	b.n	8003318 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	699b      	ldr	r3, [r3, #24]
 800330e:	f003 0302 	and.w	r3, r3, #2
 8003312:	2b02      	cmp	r3, #2
 8003314:	d1c4      	bne.n	80032a0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003316:	2300      	movs	r3, #0
}
 8003318:	4618      	mov	r0, r3
 800331a:	3710      	adds	r7, #16
 800331c:	46bd      	mov	sp, r7
 800331e:	bd80      	pop	{r7, pc}

08003320 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b084      	sub	sp, #16
 8003324:	af00      	add	r7, sp, #0
 8003326:	60f8      	str	r0, [r7, #12]
 8003328:	60b9      	str	r1, [r7, #8]
 800332a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800332c:	e02f      	b.n	800338e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800332e:	687a      	ldr	r2, [r7, #4]
 8003330:	68b9      	ldr	r1, [r7, #8]
 8003332:	68f8      	ldr	r0, [r7, #12]
 8003334:	f000 f838 	bl	80033a8 <I2C_IsErrorOccurred>
 8003338:	4603      	mov	r3, r0
 800333a:	2b00      	cmp	r3, #0
 800333c:	d001      	beq.n	8003342 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800333e:	2301      	movs	r3, #1
 8003340:	e02d      	b.n	800339e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003342:	f7fe fead 	bl	80020a0 <HAL_GetTick>
 8003346:	4602      	mov	r2, r0
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	1ad3      	subs	r3, r2, r3
 800334c:	68ba      	ldr	r2, [r7, #8]
 800334e:	429a      	cmp	r2, r3
 8003350:	d302      	bcc.n	8003358 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003352:	68bb      	ldr	r3, [r7, #8]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d11a      	bne.n	800338e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	699b      	ldr	r3, [r3, #24]
 800335e:	f003 0320 	and.w	r3, r3, #32
 8003362:	2b20      	cmp	r3, #32
 8003364:	d013      	beq.n	800338e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800336a:	f043 0220 	orr.w	r2, r3, #32
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	2220      	movs	r2, #32
 8003376:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	2200      	movs	r2, #0
 800337e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	2200      	movs	r2, #0
 8003386:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800338a:	2301      	movs	r3, #1
 800338c:	e007      	b.n	800339e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	699b      	ldr	r3, [r3, #24]
 8003394:	f003 0320 	and.w	r3, r3, #32
 8003398:	2b20      	cmp	r3, #32
 800339a:	d1c8      	bne.n	800332e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800339c:	2300      	movs	r3, #0
}
 800339e:	4618      	mov	r0, r3
 80033a0:	3710      	adds	r7, #16
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bd80      	pop	{r7, pc}
	...

080033a8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b08a      	sub	sp, #40	; 0x28
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	60f8      	str	r0, [r7, #12]
 80033b0:	60b9      	str	r1, [r7, #8]
 80033b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80033b4:	2300      	movs	r3, #0
 80033b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	699b      	ldr	r3, [r3, #24]
 80033c0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80033c2:	2300      	movs	r3, #0
 80033c4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80033ca:	69bb      	ldr	r3, [r7, #24]
 80033cc:	f003 0310 	and.w	r3, r3, #16
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d068      	beq.n	80034a6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	2210      	movs	r2, #16
 80033da:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80033dc:	e049      	b.n	8003472 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80033de:	68bb      	ldr	r3, [r7, #8]
 80033e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033e4:	d045      	beq.n	8003472 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80033e6:	f7fe fe5b 	bl	80020a0 <HAL_GetTick>
 80033ea:	4602      	mov	r2, r0
 80033ec:	69fb      	ldr	r3, [r7, #28]
 80033ee:	1ad3      	subs	r3, r2, r3
 80033f0:	68ba      	ldr	r2, [r7, #8]
 80033f2:	429a      	cmp	r2, r3
 80033f4:	d302      	bcc.n	80033fc <I2C_IsErrorOccurred+0x54>
 80033f6:	68bb      	ldr	r3, [r7, #8]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d13a      	bne.n	8003472 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	685b      	ldr	r3, [r3, #4]
 8003402:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003406:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800340e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	699b      	ldr	r3, [r3, #24]
 8003416:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800341a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800341e:	d121      	bne.n	8003464 <I2C_IsErrorOccurred+0xbc>
 8003420:	697b      	ldr	r3, [r7, #20]
 8003422:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003426:	d01d      	beq.n	8003464 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003428:	7cfb      	ldrb	r3, [r7, #19]
 800342a:	2b20      	cmp	r3, #32
 800342c:	d01a      	beq.n	8003464 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	685a      	ldr	r2, [r3, #4]
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800343c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800343e:	f7fe fe2f 	bl	80020a0 <HAL_GetTick>
 8003442:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003444:	e00e      	b.n	8003464 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003446:	f7fe fe2b 	bl	80020a0 <HAL_GetTick>
 800344a:	4602      	mov	r2, r0
 800344c:	69fb      	ldr	r3, [r7, #28]
 800344e:	1ad3      	subs	r3, r2, r3
 8003450:	2b19      	cmp	r3, #25
 8003452:	d907      	bls.n	8003464 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003454:	6a3b      	ldr	r3, [r7, #32]
 8003456:	f043 0320 	orr.w	r3, r3, #32
 800345a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800345c:	2301      	movs	r3, #1
 800345e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8003462:	e006      	b.n	8003472 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	699b      	ldr	r3, [r3, #24]
 800346a:	f003 0320 	and.w	r3, r3, #32
 800346e:	2b20      	cmp	r3, #32
 8003470:	d1e9      	bne.n	8003446 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	699b      	ldr	r3, [r3, #24]
 8003478:	f003 0320 	and.w	r3, r3, #32
 800347c:	2b20      	cmp	r3, #32
 800347e:	d003      	beq.n	8003488 <I2C_IsErrorOccurred+0xe0>
 8003480:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003484:	2b00      	cmp	r3, #0
 8003486:	d0aa      	beq.n	80033de <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003488:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800348c:	2b00      	cmp	r3, #0
 800348e:	d103      	bne.n	8003498 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	2220      	movs	r2, #32
 8003496:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003498:	6a3b      	ldr	r3, [r7, #32]
 800349a:	f043 0304 	orr.w	r3, r3, #4
 800349e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80034a0:	2301      	movs	r3, #1
 80034a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	699b      	ldr	r3, [r3, #24]
 80034ac:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80034ae:	69bb      	ldr	r3, [r7, #24]
 80034b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d00b      	beq.n	80034d0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80034b8:	6a3b      	ldr	r3, [r7, #32]
 80034ba:	f043 0301 	orr.w	r3, r3, #1
 80034be:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80034c8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80034ca:	2301      	movs	r3, #1
 80034cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80034d0:	69bb      	ldr	r3, [r7, #24]
 80034d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d00b      	beq.n	80034f2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80034da:	6a3b      	ldr	r3, [r7, #32]
 80034dc:	f043 0308 	orr.w	r3, r3, #8
 80034e0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80034ea:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80034ec:	2301      	movs	r3, #1
 80034ee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80034f2:	69bb      	ldr	r3, [r7, #24]
 80034f4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d00b      	beq.n	8003514 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80034fc:	6a3b      	ldr	r3, [r7, #32]
 80034fe:	f043 0302 	orr.w	r3, r3, #2
 8003502:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f44f 7200 	mov.w	r2, #512	; 0x200
 800350c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800350e:	2301      	movs	r3, #1
 8003510:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8003514:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003518:	2b00      	cmp	r3, #0
 800351a:	d01c      	beq.n	8003556 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800351c:	68f8      	ldr	r0, [r7, #12]
 800351e:	f7ff fe45 	bl	80031ac <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	6859      	ldr	r1, [r3, #4]
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681a      	ldr	r2, [r3, #0]
 800352c:	4b0d      	ldr	r3, [pc, #52]	; (8003564 <I2C_IsErrorOccurred+0x1bc>)
 800352e:	400b      	ands	r3, r1
 8003530:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003536:	6a3b      	ldr	r3, [r7, #32]
 8003538:	431a      	orrs	r2, r3
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	2220      	movs	r2, #32
 8003542:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	2200      	movs	r2, #0
 800354a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	2200      	movs	r2, #0
 8003552:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8003556:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800355a:	4618      	mov	r0, r3
 800355c:	3728      	adds	r7, #40	; 0x28
 800355e:	46bd      	mov	sp, r7
 8003560:	bd80      	pop	{r7, pc}
 8003562:	bf00      	nop
 8003564:	fe00e800 	.word	0xfe00e800

08003568 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003568:	b480      	push	{r7}
 800356a:	b087      	sub	sp, #28
 800356c:	af00      	add	r7, sp, #0
 800356e:	60f8      	str	r0, [r7, #12]
 8003570:	607b      	str	r3, [r7, #4]
 8003572:	460b      	mov	r3, r1
 8003574:	817b      	strh	r3, [r7, #10]
 8003576:	4613      	mov	r3, r2
 8003578:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800357a:	897b      	ldrh	r3, [r7, #10]
 800357c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003580:	7a7b      	ldrb	r3, [r7, #9]
 8003582:	041b      	lsls	r3, r3, #16
 8003584:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003588:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800358e:	6a3b      	ldr	r3, [r7, #32]
 8003590:	4313      	orrs	r3, r2
 8003592:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003596:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	685a      	ldr	r2, [r3, #4]
 800359e:	6a3b      	ldr	r3, [r7, #32]
 80035a0:	0d5b      	lsrs	r3, r3, #21
 80035a2:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80035a6:	4b08      	ldr	r3, [pc, #32]	; (80035c8 <I2C_TransferConfig+0x60>)
 80035a8:	430b      	orrs	r3, r1
 80035aa:	43db      	mvns	r3, r3
 80035ac:	ea02 0103 	and.w	r1, r2, r3
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	697a      	ldr	r2, [r7, #20]
 80035b6:	430a      	orrs	r2, r1
 80035b8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80035ba:	bf00      	nop
 80035bc:	371c      	adds	r7, #28
 80035be:	46bd      	mov	sp, r7
 80035c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c4:	4770      	bx	lr
 80035c6:	bf00      	nop
 80035c8:	03ff63ff 	.word	0x03ff63ff

080035cc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80035cc:	b480      	push	{r7}
 80035ce:	b083      	sub	sp, #12
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
 80035d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80035dc:	b2db      	uxtb	r3, r3
 80035de:	2b20      	cmp	r3, #32
 80035e0:	d138      	bne.n	8003654 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80035e8:	2b01      	cmp	r3, #1
 80035ea:	d101      	bne.n	80035f0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80035ec:	2302      	movs	r3, #2
 80035ee:	e032      	b.n	8003656 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2201      	movs	r2, #1
 80035f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2224      	movs	r2, #36	; 0x24
 80035fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	681a      	ldr	r2, [r3, #0]
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f022 0201 	bic.w	r2, r2, #1
 800360e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	681a      	ldr	r2, [r3, #0]
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800361e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	6819      	ldr	r1, [r3, #0]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	683a      	ldr	r2, [r7, #0]
 800362c:	430a      	orrs	r2, r1
 800362e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	681a      	ldr	r2, [r3, #0]
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f042 0201 	orr.w	r2, r2, #1
 800363e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2220      	movs	r2, #32
 8003644:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2200      	movs	r2, #0
 800364c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003650:	2300      	movs	r3, #0
 8003652:	e000      	b.n	8003656 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003654:	2302      	movs	r3, #2
  }
}
 8003656:	4618      	mov	r0, r3
 8003658:	370c      	adds	r7, #12
 800365a:	46bd      	mov	sp, r7
 800365c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003660:	4770      	bx	lr

08003662 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003662:	b480      	push	{r7}
 8003664:	b085      	sub	sp, #20
 8003666:	af00      	add	r7, sp, #0
 8003668:	6078      	str	r0, [r7, #4]
 800366a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003672:	b2db      	uxtb	r3, r3
 8003674:	2b20      	cmp	r3, #32
 8003676:	d139      	bne.n	80036ec <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800367e:	2b01      	cmp	r3, #1
 8003680:	d101      	bne.n	8003686 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003682:	2302      	movs	r3, #2
 8003684:	e033      	b.n	80036ee <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	2201      	movs	r2, #1
 800368a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2224      	movs	r2, #36	; 0x24
 8003692:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	681a      	ldr	r2, [r3, #0]
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f022 0201 	bic.w	r2, r2, #1
 80036a4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80036b4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	021b      	lsls	r3, r3, #8
 80036ba:	68fa      	ldr	r2, [r7, #12]
 80036bc:	4313      	orrs	r3, r2
 80036be:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	68fa      	ldr	r2, [r7, #12]
 80036c6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	681a      	ldr	r2, [r3, #0]
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f042 0201 	orr.w	r2, r2, #1
 80036d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2220      	movs	r2, #32
 80036dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2200      	movs	r2, #0
 80036e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80036e8:	2300      	movs	r3, #0
 80036ea:	e000      	b.n	80036ee <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80036ec:	2302      	movs	r3, #2
  }
}
 80036ee:	4618      	mov	r0, r3
 80036f0:	3714      	adds	r7, #20
 80036f2:	46bd      	mov	sp, r7
 80036f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f8:	4770      	bx	lr
	...

080036fc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80036fc:	b480      	push	{r7}
 80036fe:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003700:	4b04      	ldr	r3, [pc, #16]	; (8003714 <HAL_PWREx_GetVoltageRange+0x18>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003708:	4618      	mov	r0, r3
 800370a:	46bd      	mov	sp, r7
 800370c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003710:	4770      	bx	lr
 8003712:	bf00      	nop
 8003714:	40007000 	.word	0x40007000

08003718 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003718:	b480      	push	{r7}
 800371a:	b085      	sub	sp, #20
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003726:	d130      	bne.n	800378a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003728:	4b23      	ldr	r3, [pc, #140]	; (80037b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003730:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003734:	d038      	beq.n	80037a8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003736:	4b20      	ldr	r3, [pc, #128]	; (80037b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800373e:	4a1e      	ldr	r2, [pc, #120]	; (80037b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003740:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003744:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003746:	4b1d      	ldr	r3, [pc, #116]	; (80037bc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	2232      	movs	r2, #50	; 0x32
 800374c:	fb02 f303 	mul.w	r3, r2, r3
 8003750:	4a1b      	ldr	r2, [pc, #108]	; (80037c0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003752:	fba2 2303 	umull	r2, r3, r2, r3
 8003756:	0c9b      	lsrs	r3, r3, #18
 8003758:	3301      	adds	r3, #1
 800375a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800375c:	e002      	b.n	8003764 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	3b01      	subs	r3, #1
 8003762:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003764:	4b14      	ldr	r3, [pc, #80]	; (80037b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003766:	695b      	ldr	r3, [r3, #20]
 8003768:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800376c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003770:	d102      	bne.n	8003778 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	2b00      	cmp	r3, #0
 8003776:	d1f2      	bne.n	800375e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003778:	4b0f      	ldr	r3, [pc, #60]	; (80037b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800377a:	695b      	ldr	r3, [r3, #20]
 800377c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003780:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003784:	d110      	bne.n	80037a8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003786:	2303      	movs	r3, #3
 8003788:	e00f      	b.n	80037aa <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800378a:	4b0b      	ldr	r3, [pc, #44]	; (80037b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003792:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003796:	d007      	beq.n	80037a8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003798:	4b07      	ldr	r3, [pc, #28]	; (80037b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80037a0:	4a05      	ldr	r2, [pc, #20]	; (80037b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80037a2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80037a6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80037a8:	2300      	movs	r3, #0
}
 80037aa:	4618      	mov	r0, r3
 80037ac:	3714      	adds	r7, #20
 80037ae:	46bd      	mov	sp, r7
 80037b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b4:	4770      	bx	lr
 80037b6:	bf00      	nop
 80037b8:	40007000 	.word	0x40007000
 80037bc:	20000000 	.word	0x20000000
 80037c0:	431bde83 	.word	0x431bde83

080037c4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b088      	sub	sp, #32
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d101      	bne.n	80037d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80037d2:	2301      	movs	r3, #1
 80037d4:	e3ca      	b.n	8003f6c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80037d6:	4b97      	ldr	r3, [pc, #604]	; (8003a34 <HAL_RCC_OscConfig+0x270>)
 80037d8:	689b      	ldr	r3, [r3, #8]
 80037da:	f003 030c 	and.w	r3, r3, #12
 80037de:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80037e0:	4b94      	ldr	r3, [pc, #592]	; (8003a34 <HAL_RCC_OscConfig+0x270>)
 80037e2:	68db      	ldr	r3, [r3, #12]
 80037e4:	f003 0303 	and.w	r3, r3, #3
 80037e8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f003 0310 	and.w	r3, r3, #16
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	f000 80e4 	beq.w	80039c0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80037f8:	69bb      	ldr	r3, [r7, #24]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d007      	beq.n	800380e <HAL_RCC_OscConfig+0x4a>
 80037fe:	69bb      	ldr	r3, [r7, #24]
 8003800:	2b0c      	cmp	r3, #12
 8003802:	f040 808b 	bne.w	800391c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003806:	697b      	ldr	r3, [r7, #20]
 8003808:	2b01      	cmp	r3, #1
 800380a:	f040 8087 	bne.w	800391c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800380e:	4b89      	ldr	r3, [pc, #548]	; (8003a34 <HAL_RCC_OscConfig+0x270>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f003 0302 	and.w	r3, r3, #2
 8003816:	2b00      	cmp	r3, #0
 8003818:	d005      	beq.n	8003826 <HAL_RCC_OscConfig+0x62>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	699b      	ldr	r3, [r3, #24]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d101      	bne.n	8003826 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	e3a2      	b.n	8003f6c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6a1a      	ldr	r2, [r3, #32]
 800382a:	4b82      	ldr	r3, [pc, #520]	; (8003a34 <HAL_RCC_OscConfig+0x270>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f003 0308 	and.w	r3, r3, #8
 8003832:	2b00      	cmp	r3, #0
 8003834:	d004      	beq.n	8003840 <HAL_RCC_OscConfig+0x7c>
 8003836:	4b7f      	ldr	r3, [pc, #508]	; (8003a34 <HAL_RCC_OscConfig+0x270>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800383e:	e005      	b.n	800384c <HAL_RCC_OscConfig+0x88>
 8003840:	4b7c      	ldr	r3, [pc, #496]	; (8003a34 <HAL_RCC_OscConfig+0x270>)
 8003842:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003846:	091b      	lsrs	r3, r3, #4
 8003848:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800384c:	4293      	cmp	r3, r2
 800384e:	d223      	bcs.n	8003898 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6a1b      	ldr	r3, [r3, #32]
 8003854:	4618      	mov	r0, r3
 8003856:	f000 fd55 	bl	8004304 <RCC_SetFlashLatencyFromMSIRange>
 800385a:	4603      	mov	r3, r0
 800385c:	2b00      	cmp	r3, #0
 800385e:	d001      	beq.n	8003864 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003860:	2301      	movs	r3, #1
 8003862:	e383      	b.n	8003f6c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003864:	4b73      	ldr	r3, [pc, #460]	; (8003a34 <HAL_RCC_OscConfig+0x270>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	4a72      	ldr	r2, [pc, #456]	; (8003a34 <HAL_RCC_OscConfig+0x270>)
 800386a:	f043 0308 	orr.w	r3, r3, #8
 800386e:	6013      	str	r3, [r2, #0]
 8003870:	4b70      	ldr	r3, [pc, #448]	; (8003a34 <HAL_RCC_OscConfig+0x270>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6a1b      	ldr	r3, [r3, #32]
 800387c:	496d      	ldr	r1, [pc, #436]	; (8003a34 <HAL_RCC_OscConfig+0x270>)
 800387e:	4313      	orrs	r3, r2
 8003880:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003882:	4b6c      	ldr	r3, [pc, #432]	; (8003a34 <HAL_RCC_OscConfig+0x270>)
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	69db      	ldr	r3, [r3, #28]
 800388e:	021b      	lsls	r3, r3, #8
 8003890:	4968      	ldr	r1, [pc, #416]	; (8003a34 <HAL_RCC_OscConfig+0x270>)
 8003892:	4313      	orrs	r3, r2
 8003894:	604b      	str	r3, [r1, #4]
 8003896:	e025      	b.n	80038e4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003898:	4b66      	ldr	r3, [pc, #408]	; (8003a34 <HAL_RCC_OscConfig+0x270>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	4a65      	ldr	r2, [pc, #404]	; (8003a34 <HAL_RCC_OscConfig+0x270>)
 800389e:	f043 0308 	orr.w	r3, r3, #8
 80038a2:	6013      	str	r3, [r2, #0]
 80038a4:	4b63      	ldr	r3, [pc, #396]	; (8003a34 <HAL_RCC_OscConfig+0x270>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6a1b      	ldr	r3, [r3, #32]
 80038b0:	4960      	ldr	r1, [pc, #384]	; (8003a34 <HAL_RCC_OscConfig+0x270>)
 80038b2:	4313      	orrs	r3, r2
 80038b4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80038b6:	4b5f      	ldr	r3, [pc, #380]	; (8003a34 <HAL_RCC_OscConfig+0x270>)
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	69db      	ldr	r3, [r3, #28]
 80038c2:	021b      	lsls	r3, r3, #8
 80038c4:	495b      	ldr	r1, [pc, #364]	; (8003a34 <HAL_RCC_OscConfig+0x270>)
 80038c6:	4313      	orrs	r3, r2
 80038c8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80038ca:	69bb      	ldr	r3, [r7, #24]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d109      	bne.n	80038e4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6a1b      	ldr	r3, [r3, #32]
 80038d4:	4618      	mov	r0, r3
 80038d6:	f000 fd15 	bl	8004304 <RCC_SetFlashLatencyFromMSIRange>
 80038da:	4603      	mov	r3, r0
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d001      	beq.n	80038e4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80038e0:	2301      	movs	r3, #1
 80038e2:	e343      	b.n	8003f6c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80038e4:	f000 fc4a 	bl	800417c <HAL_RCC_GetSysClockFreq>
 80038e8:	4602      	mov	r2, r0
 80038ea:	4b52      	ldr	r3, [pc, #328]	; (8003a34 <HAL_RCC_OscConfig+0x270>)
 80038ec:	689b      	ldr	r3, [r3, #8]
 80038ee:	091b      	lsrs	r3, r3, #4
 80038f0:	f003 030f 	and.w	r3, r3, #15
 80038f4:	4950      	ldr	r1, [pc, #320]	; (8003a38 <HAL_RCC_OscConfig+0x274>)
 80038f6:	5ccb      	ldrb	r3, [r1, r3]
 80038f8:	f003 031f 	and.w	r3, r3, #31
 80038fc:	fa22 f303 	lsr.w	r3, r2, r3
 8003900:	4a4e      	ldr	r2, [pc, #312]	; (8003a3c <HAL_RCC_OscConfig+0x278>)
 8003902:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003904:	4b4e      	ldr	r3, [pc, #312]	; (8003a40 <HAL_RCC_OscConfig+0x27c>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4618      	mov	r0, r3
 800390a:	f7fe fb79 	bl	8002000 <HAL_InitTick>
 800390e:	4603      	mov	r3, r0
 8003910:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003912:	7bfb      	ldrb	r3, [r7, #15]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d052      	beq.n	80039be <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003918:	7bfb      	ldrb	r3, [r7, #15]
 800391a:	e327      	b.n	8003f6c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	699b      	ldr	r3, [r3, #24]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d032      	beq.n	800398a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003924:	4b43      	ldr	r3, [pc, #268]	; (8003a34 <HAL_RCC_OscConfig+0x270>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	4a42      	ldr	r2, [pc, #264]	; (8003a34 <HAL_RCC_OscConfig+0x270>)
 800392a:	f043 0301 	orr.w	r3, r3, #1
 800392e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003930:	f7fe fbb6 	bl	80020a0 <HAL_GetTick>
 8003934:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003936:	e008      	b.n	800394a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003938:	f7fe fbb2 	bl	80020a0 <HAL_GetTick>
 800393c:	4602      	mov	r2, r0
 800393e:	693b      	ldr	r3, [r7, #16]
 8003940:	1ad3      	subs	r3, r2, r3
 8003942:	2b02      	cmp	r3, #2
 8003944:	d901      	bls.n	800394a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003946:	2303      	movs	r3, #3
 8003948:	e310      	b.n	8003f6c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800394a:	4b3a      	ldr	r3, [pc, #232]	; (8003a34 <HAL_RCC_OscConfig+0x270>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f003 0302 	and.w	r3, r3, #2
 8003952:	2b00      	cmp	r3, #0
 8003954:	d0f0      	beq.n	8003938 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003956:	4b37      	ldr	r3, [pc, #220]	; (8003a34 <HAL_RCC_OscConfig+0x270>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4a36      	ldr	r2, [pc, #216]	; (8003a34 <HAL_RCC_OscConfig+0x270>)
 800395c:	f043 0308 	orr.w	r3, r3, #8
 8003960:	6013      	str	r3, [r2, #0]
 8003962:	4b34      	ldr	r3, [pc, #208]	; (8003a34 <HAL_RCC_OscConfig+0x270>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6a1b      	ldr	r3, [r3, #32]
 800396e:	4931      	ldr	r1, [pc, #196]	; (8003a34 <HAL_RCC_OscConfig+0x270>)
 8003970:	4313      	orrs	r3, r2
 8003972:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003974:	4b2f      	ldr	r3, [pc, #188]	; (8003a34 <HAL_RCC_OscConfig+0x270>)
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	69db      	ldr	r3, [r3, #28]
 8003980:	021b      	lsls	r3, r3, #8
 8003982:	492c      	ldr	r1, [pc, #176]	; (8003a34 <HAL_RCC_OscConfig+0x270>)
 8003984:	4313      	orrs	r3, r2
 8003986:	604b      	str	r3, [r1, #4]
 8003988:	e01a      	b.n	80039c0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800398a:	4b2a      	ldr	r3, [pc, #168]	; (8003a34 <HAL_RCC_OscConfig+0x270>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4a29      	ldr	r2, [pc, #164]	; (8003a34 <HAL_RCC_OscConfig+0x270>)
 8003990:	f023 0301 	bic.w	r3, r3, #1
 8003994:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003996:	f7fe fb83 	bl	80020a0 <HAL_GetTick>
 800399a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800399c:	e008      	b.n	80039b0 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800399e:	f7fe fb7f 	bl	80020a0 <HAL_GetTick>
 80039a2:	4602      	mov	r2, r0
 80039a4:	693b      	ldr	r3, [r7, #16]
 80039a6:	1ad3      	subs	r3, r2, r3
 80039a8:	2b02      	cmp	r3, #2
 80039aa:	d901      	bls.n	80039b0 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80039ac:	2303      	movs	r3, #3
 80039ae:	e2dd      	b.n	8003f6c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80039b0:	4b20      	ldr	r3, [pc, #128]	; (8003a34 <HAL_RCC_OscConfig+0x270>)
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f003 0302 	and.w	r3, r3, #2
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d1f0      	bne.n	800399e <HAL_RCC_OscConfig+0x1da>
 80039bc:	e000      	b.n	80039c0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80039be:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f003 0301 	and.w	r3, r3, #1
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d074      	beq.n	8003ab6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80039cc:	69bb      	ldr	r3, [r7, #24]
 80039ce:	2b08      	cmp	r3, #8
 80039d0:	d005      	beq.n	80039de <HAL_RCC_OscConfig+0x21a>
 80039d2:	69bb      	ldr	r3, [r7, #24]
 80039d4:	2b0c      	cmp	r3, #12
 80039d6:	d10e      	bne.n	80039f6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80039d8:	697b      	ldr	r3, [r7, #20]
 80039da:	2b03      	cmp	r3, #3
 80039dc:	d10b      	bne.n	80039f6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039de:	4b15      	ldr	r3, [pc, #84]	; (8003a34 <HAL_RCC_OscConfig+0x270>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d064      	beq.n	8003ab4 <HAL_RCC_OscConfig+0x2f0>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d160      	bne.n	8003ab4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80039f2:	2301      	movs	r3, #1
 80039f4:	e2ba      	b.n	8003f6c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	685b      	ldr	r3, [r3, #4]
 80039fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039fe:	d106      	bne.n	8003a0e <HAL_RCC_OscConfig+0x24a>
 8003a00:	4b0c      	ldr	r3, [pc, #48]	; (8003a34 <HAL_RCC_OscConfig+0x270>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4a0b      	ldr	r2, [pc, #44]	; (8003a34 <HAL_RCC_OscConfig+0x270>)
 8003a06:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a0a:	6013      	str	r3, [r2, #0]
 8003a0c:	e026      	b.n	8003a5c <HAL_RCC_OscConfig+0x298>
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003a16:	d115      	bne.n	8003a44 <HAL_RCC_OscConfig+0x280>
 8003a18:	4b06      	ldr	r3, [pc, #24]	; (8003a34 <HAL_RCC_OscConfig+0x270>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4a05      	ldr	r2, [pc, #20]	; (8003a34 <HAL_RCC_OscConfig+0x270>)
 8003a1e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003a22:	6013      	str	r3, [r2, #0]
 8003a24:	4b03      	ldr	r3, [pc, #12]	; (8003a34 <HAL_RCC_OscConfig+0x270>)
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4a02      	ldr	r2, [pc, #8]	; (8003a34 <HAL_RCC_OscConfig+0x270>)
 8003a2a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a2e:	6013      	str	r3, [r2, #0]
 8003a30:	e014      	b.n	8003a5c <HAL_RCC_OscConfig+0x298>
 8003a32:	bf00      	nop
 8003a34:	40021000 	.word	0x40021000
 8003a38:	0800d9ac 	.word	0x0800d9ac
 8003a3c:	20000000 	.word	0x20000000
 8003a40:	20000004 	.word	0x20000004
 8003a44:	4ba0      	ldr	r3, [pc, #640]	; (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a9f      	ldr	r2, [pc, #636]	; (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003a4a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a4e:	6013      	str	r3, [r2, #0]
 8003a50:	4b9d      	ldr	r3, [pc, #628]	; (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a9c      	ldr	r2, [pc, #624]	; (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003a56:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a5a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	685b      	ldr	r3, [r3, #4]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d013      	beq.n	8003a8c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a64:	f7fe fb1c 	bl	80020a0 <HAL_GetTick>
 8003a68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a6a:	e008      	b.n	8003a7e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a6c:	f7fe fb18 	bl	80020a0 <HAL_GetTick>
 8003a70:	4602      	mov	r2, r0
 8003a72:	693b      	ldr	r3, [r7, #16]
 8003a74:	1ad3      	subs	r3, r2, r3
 8003a76:	2b64      	cmp	r3, #100	; 0x64
 8003a78:	d901      	bls.n	8003a7e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003a7a:	2303      	movs	r3, #3
 8003a7c:	e276      	b.n	8003f6c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a7e:	4b92      	ldr	r3, [pc, #584]	; (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d0f0      	beq.n	8003a6c <HAL_RCC_OscConfig+0x2a8>
 8003a8a:	e014      	b.n	8003ab6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a8c:	f7fe fb08 	bl	80020a0 <HAL_GetTick>
 8003a90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003a92:	e008      	b.n	8003aa6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a94:	f7fe fb04 	bl	80020a0 <HAL_GetTick>
 8003a98:	4602      	mov	r2, r0
 8003a9a:	693b      	ldr	r3, [r7, #16]
 8003a9c:	1ad3      	subs	r3, r2, r3
 8003a9e:	2b64      	cmp	r3, #100	; 0x64
 8003aa0:	d901      	bls.n	8003aa6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003aa2:	2303      	movs	r3, #3
 8003aa4:	e262      	b.n	8003f6c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003aa6:	4b88      	ldr	r3, [pc, #544]	; (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d1f0      	bne.n	8003a94 <HAL_RCC_OscConfig+0x2d0>
 8003ab2:	e000      	b.n	8003ab6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ab4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f003 0302 	and.w	r3, r3, #2
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d060      	beq.n	8003b84 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003ac2:	69bb      	ldr	r3, [r7, #24]
 8003ac4:	2b04      	cmp	r3, #4
 8003ac6:	d005      	beq.n	8003ad4 <HAL_RCC_OscConfig+0x310>
 8003ac8:	69bb      	ldr	r3, [r7, #24]
 8003aca:	2b0c      	cmp	r3, #12
 8003acc:	d119      	bne.n	8003b02 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	2b02      	cmp	r3, #2
 8003ad2:	d116      	bne.n	8003b02 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003ad4:	4b7c      	ldr	r3, [pc, #496]	; (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d005      	beq.n	8003aec <HAL_RCC_OscConfig+0x328>
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	68db      	ldr	r3, [r3, #12]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d101      	bne.n	8003aec <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003ae8:	2301      	movs	r3, #1
 8003aea:	e23f      	b.n	8003f6c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003aec:	4b76      	ldr	r3, [pc, #472]	; (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003aee:	685b      	ldr	r3, [r3, #4]
 8003af0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	691b      	ldr	r3, [r3, #16]
 8003af8:	061b      	lsls	r3, r3, #24
 8003afa:	4973      	ldr	r1, [pc, #460]	; (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003afc:	4313      	orrs	r3, r2
 8003afe:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003b00:	e040      	b.n	8003b84 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	68db      	ldr	r3, [r3, #12]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d023      	beq.n	8003b52 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b0a:	4b6f      	ldr	r3, [pc, #444]	; (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	4a6e      	ldr	r2, [pc, #440]	; (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003b10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b14:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b16:	f7fe fac3 	bl	80020a0 <HAL_GetTick>
 8003b1a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b1c:	e008      	b.n	8003b30 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b1e:	f7fe fabf 	bl	80020a0 <HAL_GetTick>
 8003b22:	4602      	mov	r2, r0
 8003b24:	693b      	ldr	r3, [r7, #16]
 8003b26:	1ad3      	subs	r3, r2, r3
 8003b28:	2b02      	cmp	r3, #2
 8003b2a:	d901      	bls.n	8003b30 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003b2c:	2303      	movs	r3, #3
 8003b2e:	e21d      	b.n	8003f6c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b30:	4b65      	ldr	r3, [pc, #404]	; (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d0f0      	beq.n	8003b1e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b3c:	4b62      	ldr	r3, [pc, #392]	; (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	691b      	ldr	r3, [r3, #16]
 8003b48:	061b      	lsls	r3, r3, #24
 8003b4a:	495f      	ldr	r1, [pc, #380]	; (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003b4c:	4313      	orrs	r3, r2
 8003b4e:	604b      	str	r3, [r1, #4]
 8003b50:	e018      	b.n	8003b84 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b52:	4b5d      	ldr	r3, [pc, #372]	; (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4a5c      	ldr	r2, [pc, #368]	; (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003b58:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003b5c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b5e:	f7fe fa9f 	bl	80020a0 <HAL_GetTick>
 8003b62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003b64:	e008      	b.n	8003b78 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b66:	f7fe fa9b 	bl	80020a0 <HAL_GetTick>
 8003b6a:	4602      	mov	r2, r0
 8003b6c:	693b      	ldr	r3, [r7, #16]
 8003b6e:	1ad3      	subs	r3, r2, r3
 8003b70:	2b02      	cmp	r3, #2
 8003b72:	d901      	bls.n	8003b78 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003b74:	2303      	movs	r3, #3
 8003b76:	e1f9      	b.n	8003f6c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003b78:	4b53      	ldr	r3, [pc, #332]	; (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d1f0      	bne.n	8003b66 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f003 0308 	and.w	r3, r3, #8
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d03c      	beq.n	8003c0a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	695b      	ldr	r3, [r3, #20]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d01c      	beq.n	8003bd2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b98:	4b4b      	ldr	r3, [pc, #300]	; (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003b9a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b9e:	4a4a      	ldr	r2, [pc, #296]	; (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003ba0:	f043 0301 	orr.w	r3, r3, #1
 8003ba4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ba8:	f7fe fa7a 	bl	80020a0 <HAL_GetTick>
 8003bac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003bae:	e008      	b.n	8003bc2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bb0:	f7fe fa76 	bl	80020a0 <HAL_GetTick>
 8003bb4:	4602      	mov	r2, r0
 8003bb6:	693b      	ldr	r3, [r7, #16]
 8003bb8:	1ad3      	subs	r3, r2, r3
 8003bba:	2b02      	cmp	r3, #2
 8003bbc:	d901      	bls.n	8003bc2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003bbe:	2303      	movs	r3, #3
 8003bc0:	e1d4      	b.n	8003f6c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003bc2:	4b41      	ldr	r3, [pc, #260]	; (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003bc4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003bc8:	f003 0302 	and.w	r3, r3, #2
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d0ef      	beq.n	8003bb0 <HAL_RCC_OscConfig+0x3ec>
 8003bd0:	e01b      	b.n	8003c0a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003bd2:	4b3d      	ldr	r3, [pc, #244]	; (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003bd4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003bd8:	4a3b      	ldr	r2, [pc, #236]	; (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003bda:	f023 0301 	bic.w	r3, r3, #1
 8003bde:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003be2:	f7fe fa5d 	bl	80020a0 <HAL_GetTick>
 8003be6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003be8:	e008      	b.n	8003bfc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bea:	f7fe fa59 	bl	80020a0 <HAL_GetTick>
 8003bee:	4602      	mov	r2, r0
 8003bf0:	693b      	ldr	r3, [r7, #16]
 8003bf2:	1ad3      	subs	r3, r2, r3
 8003bf4:	2b02      	cmp	r3, #2
 8003bf6:	d901      	bls.n	8003bfc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003bf8:	2303      	movs	r3, #3
 8003bfa:	e1b7      	b.n	8003f6c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003bfc:	4b32      	ldr	r3, [pc, #200]	; (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003bfe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003c02:	f003 0302 	and.w	r3, r3, #2
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d1ef      	bne.n	8003bea <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f003 0304 	and.w	r3, r3, #4
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	f000 80a6 	beq.w	8003d64 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c18:	2300      	movs	r3, #0
 8003c1a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003c1c:	4b2a      	ldr	r3, [pc, #168]	; (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003c1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d10d      	bne.n	8003c44 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c28:	4b27      	ldr	r3, [pc, #156]	; (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003c2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c2c:	4a26      	ldr	r2, [pc, #152]	; (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003c2e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c32:	6593      	str	r3, [r2, #88]	; 0x58
 8003c34:	4b24      	ldr	r3, [pc, #144]	; (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003c36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c3c:	60bb      	str	r3, [r7, #8]
 8003c3e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c40:	2301      	movs	r3, #1
 8003c42:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c44:	4b21      	ldr	r3, [pc, #132]	; (8003ccc <HAL_RCC_OscConfig+0x508>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d118      	bne.n	8003c82 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003c50:	4b1e      	ldr	r3, [pc, #120]	; (8003ccc <HAL_RCC_OscConfig+0x508>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	4a1d      	ldr	r2, [pc, #116]	; (8003ccc <HAL_RCC_OscConfig+0x508>)
 8003c56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c5a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c5c:	f7fe fa20 	bl	80020a0 <HAL_GetTick>
 8003c60:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c62:	e008      	b.n	8003c76 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c64:	f7fe fa1c 	bl	80020a0 <HAL_GetTick>
 8003c68:	4602      	mov	r2, r0
 8003c6a:	693b      	ldr	r3, [r7, #16]
 8003c6c:	1ad3      	subs	r3, r2, r3
 8003c6e:	2b02      	cmp	r3, #2
 8003c70:	d901      	bls.n	8003c76 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003c72:	2303      	movs	r3, #3
 8003c74:	e17a      	b.n	8003f6c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c76:	4b15      	ldr	r3, [pc, #84]	; (8003ccc <HAL_RCC_OscConfig+0x508>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d0f0      	beq.n	8003c64 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	689b      	ldr	r3, [r3, #8]
 8003c86:	2b01      	cmp	r3, #1
 8003c88:	d108      	bne.n	8003c9c <HAL_RCC_OscConfig+0x4d8>
 8003c8a:	4b0f      	ldr	r3, [pc, #60]	; (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003c8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c90:	4a0d      	ldr	r2, [pc, #52]	; (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003c92:	f043 0301 	orr.w	r3, r3, #1
 8003c96:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003c9a:	e029      	b.n	8003cf0 <HAL_RCC_OscConfig+0x52c>
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	689b      	ldr	r3, [r3, #8]
 8003ca0:	2b05      	cmp	r3, #5
 8003ca2:	d115      	bne.n	8003cd0 <HAL_RCC_OscConfig+0x50c>
 8003ca4:	4b08      	ldr	r3, [pc, #32]	; (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003ca6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003caa:	4a07      	ldr	r2, [pc, #28]	; (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003cac:	f043 0304 	orr.w	r3, r3, #4
 8003cb0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003cb4:	4b04      	ldr	r3, [pc, #16]	; (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003cb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cba:	4a03      	ldr	r2, [pc, #12]	; (8003cc8 <HAL_RCC_OscConfig+0x504>)
 8003cbc:	f043 0301 	orr.w	r3, r3, #1
 8003cc0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003cc4:	e014      	b.n	8003cf0 <HAL_RCC_OscConfig+0x52c>
 8003cc6:	bf00      	nop
 8003cc8:	40021000 	.word	0x40021000
 8003ccc:	40007000 	.word	0x40007000
 8003cd0:	4b9c      	ldr	r3, [pc, #624]	; (8003f44 <HAL_RCC_OscConfig+0x780>)
 8003cd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cd6:	4a9b      	ldr	r2, [pc, #620]	; (8003f44 <HAL_RCC_OscConfig+0x780>)
 8003cd8:	f023 0301 	bic.w	r3, r3, #1
 8003cdc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003ce0:	4b98      	ldr	r3, [pc, #608]	; (8003f44 <HAL_RCC_OscConfig+0x780>)
 8003ce2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ce6:	4a97      	ldr	r2, [pc, #604]	; (8003f44 <HAL_RCC_OscConfig+0x780>)
 8003ce8:	f023 0304 	bic.w	r3, r3, #4
 8003cec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	689b      	ldr	r3, [r3, #8]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d016      	beq.n	8003d26 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cf8:	f7fe f9d2 	bl	80020a0 <HAL_GetTick>
 8003cfc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003cfe:	e00a      	b.n	8003d16 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d00:	f7fe f9ce 	bl	80020a0 <HAL_GetTick>
 8003d04:	4602      	mov	r2, r0
 8003d06:	693b      	ldr	r3, [r7, #16]
 8003d08:	1ad3      	subs	r3, r2, r3
 8003d0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d901      	bls.n	8003d16 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003d12:	2303      	movs	r3, #3
 8003d14:	e12a      	b.n	8003f6c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d16:	4b8b      	ldr	r3, [pc, #556]	; (8003f44 <HAL_RCC_OscConfig+0x780>)
 8003d18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d1c:	f003 0302 	and.w	r3, r3, #2
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d0ed      	beq.n	8003d00 <HAL_RCC_OscConfig+0x53c>
 8003d24:	e015      	b.n	8003d52 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d26:	f7fe f9bb 	bl	80020a0 <HAL_GetTick>
 8003d2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003d2c:	e00a      	b.n	8003d44 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d2e:	f7fe f9b7 	bl	80020a0 <HAL_GetTick>
 8003d32:	4602      	mov	r2, r0
 8003d34:	693b      	ldr	r3, [r7, #16]
 8003d36:	1ad3      	subs	r3, r2, r3
 8003d38:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d901      	bls.n	8003d44 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003d40:	2303      	movs	r3, #3
 8003d42:	e113      	b.n	8003f6c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003d44:	4b7f      	ldr	r3, [pc, #508]	; (8003f44 <HAL_RCC_OscConfig+0x780>)
 8003d46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d4a:	f003 0302 	and.w	r3, r3, #2
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d1ed      	bne.n	8003d2e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003d52:	7ffb      	ldrb	r3, [r7, #31]
 8003d54:	2b01      	cmp	r3, #1
 8003d56:	d105      	bne.n	8003d64 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d58:	4b7a      	ldr	r3, [pc, #488]	; (8003f44 <HAL_RCC_OscConfig+0x780>)
 8003d5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d5c:	4a79      	ldr	r2, [pc, #484]	; (8003f44 <HAL_RCC_OscConfig+0x780>)
 8003d5e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d62:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	f000 80fe 	beq.w	8003f6a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d72:	2b02      	cmp	r3, #2
 8003d74:	f040 80d0 	bne.w	8003f18 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003d78:	4b72      	ldr	r3, [pc, #456]	; (8003f44 <HAL_RCC_OscConfig+0x780>)
 8003d7a:	68db      	ldr	r3, [r3, #12]
 8003d7c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d7e:	697b      	ldr	r3, [r7, #20]
 8003d80:	f003 0203 	and.w	r2, r3, #3
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d88:	429a      	cmp	r2, r3
 8003d8a:	d130      	bne.n	8003dee <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003d8c:	697b      	ldr	r3, [r7, #20]
 8003d8e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d96:	3b01      	subs	r3, #1
 8003d98:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d9a:	429a      	cmp	r2, r3
 8003d9c:	d127      	bne.n	8003dee <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003d9e:	697b      	ldr	r3, [r7, #20]
 8003da0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003da8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003daa:	429a      	cmp	r2, r3
 8003dac:	d11f      	bne.n	8003dee <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003dae:	697b      	ldr	r3, [r7, #20]
 8003db0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003db4:	687a      	ldr	r2, [r7, #4]
 8003db6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003db8:	2a07      	cmp	r2, #7
 8003dba:	bf14      	ite	ne
 8003dbc:	2201      	movne	r2, #1
 8003dbe:	2200      	moveq	r2, #0
 8003dc0:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d113      	bne.n	8003dee <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003dc6:	697b      	ldr	r3, [r7, #20]
 8003dc8:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003dd0:	085b      	lsrs	r3, r3, #1
 8003dd2:	3b01      	subs	r3, #1
 8003dd4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003dd6:	429a      	cmp	r2, r3
 8003dd8:	d109      	bne.n	8003dee <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003dda:	697b      	ldr	r3, [r7, #20]
 8003ddc:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003de4:	085b      	lsrs	r3, r3, #1
 8003de6:	3b01      	subs	r3, #1
 8003de8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003dea:	429a      	cmp	r2, r3
 8003dec:	d06e      	beq.n	8003ecc <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003dee:	69bb      	ldr	r3, [r7, #24]
 8003df0:	2b0c      	cmp	r3, #12
 8003df2:	d069      	beq.n	8003ec8 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003df4:	4b53      	ldr	r3, [pc, #332]	; (8003f44 <HAL_RCC_OscConfig+0x780>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d105      	bne.n	8003e0c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003e00:	4b50      	ldr	r3, [pc, #320]	; (8003f44 <HAL_RCC_OscConfig+0x780>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d001      	beq.n	8003e10 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	e0ad      	b.n	8003f6c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003e10:	4b4c      	ldr	r3, [pc, #304]	; (8003f44 <HAL_RCC_OscConfig+0x780>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a4b      	ldr	r2, [pc, #300]	; (8003f44 <HAL_RCC_OscConfig+0x780>)
 8003e16:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003e1a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003e1c:	f7fe f940 	bl	80020a0 <HAL_GetTick>
 8003e20:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e22:	e008      	b.n	8003e36 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e24:	f7fe f93c 	bl	80020a0 <HAL_GetTick>
 8003e28:	4602      	mov	r2, r0
 8003e2a:	693b      	ldr	r3, [r7, #16]
 8003e2c:	1ad3      	subs	r3, r2, r3
 8003e2e:	2b02      	cmp	r3, #2
 8003e30:	d901      	bls.n	8003e36 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003e32:	2303      	movs	r3, #3
 8003e34:	e09a      	b.n	8003f6c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e36:	4b43      	ldr	r3, [pc, #268]	; (8003f44 <HAL_RCC_OscConfig+0x780>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d1f0      	bne.n	8003e24 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003e42:	4b40      	ldr	r3, [pc, #256]	; (8003f44 <HAL_RCC_OscConfig+0x780>)
 8003e44:	68da      	ldr	r2, [r3, #12]
 8003e46:	4b40      	ldr	r3, [pc, #256]	; (8003f48 <HAL_RCC_OscConfig+0x784>)
 8003e48:	4013      	ands	r3, r2
 8003e4a:	687a      	ldr	r2, [r7, #4]
 8003e4c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003e4e:	687a      	ldr	r2, [r7, #4]
 8003e50:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003e52:	3a01      	subs	r2, #1
 8003e54:	0112      	lsls	r2, r2, #4
 8003e56:	4311      	orrs	r1, r2
 8003e58:	687a      	ldr	r2, [r7, #4]
 8003e5a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003e5c:	0212      	lsls	r2, r2, #8
 8003e5e:	4311      	orrs	r1, r2
 8003e60:	687a      	ldr	r2, [r7, #4]
 8003e62:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003e64:	0852      	lsrs	r2, r2, #1
 8003e66:	3a01      	subs	r2, #1
 8003e68:	0552      	lsls	r2, r2, #21
 8003e6a:	4311      	orrs	r1, r2
 8003e6c:	687a      	ldr	r2, [r7, #4]
 8003e6e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003e70:	0852      	lsrs	r2, r2, #1
 8003e72:	3a01      	subs	r2, #1
 8003e74:	0652      	lsls	r2, r2, #25
 8003e76:	4311      	orrs	r1, r2
 8003e78:	687a      	ldr	r2, [r7, #4]
 8003e7a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003e7c:	0912      	lsrs	r2, r2, #4
 8003e7e:	0452      	lsls	r2, r2, #17
 8003e80:	430a      	orrs	r2, r1
 8003e82:	4930      	ldr	r1, [pc, #192]	; (8003f44 <HAL_RCC_OscConfig+0x780>)
 8003e84:	4313      	orrs	r3, r2
 8003e86:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003e88:	4b2e      	ldr	r3, [pc, #184]	; (8003f44 <HAL_RCC_OscConfig+0x780>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	4a2d      	ldr	r2, [pc, #180]	; (8003f44 <HAL_RCC_OscConfig+0x780>)
 8003e8e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003e92:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003e94:	4b2b      	ldr	r3, [pc, #172]	; (8003f44 <HAL_RCC_OscConfig+0x780>)
 8003e96:	68db      	ldr	r3, [r3, #12]
 8003e98:	4a2a      	ldr	r2, [pc, #168]	; (8003f44 <HAL_RCC_OscConfig+0x780>)
 8003e9a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003e9e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003ea0:	f7fe f8fe 	bl	80020a0 <HAL_GetTick>
 8003ea4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ea6:	e008      	b.n	8003eba <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ea8:	f7fe f8fa 	bl	80020a0 <HAL_GetTick>
 8003eac:	4602      	mov	r2, r0
 8003eae:	693b      	ldr	r3, [r7, #16]
 8003eb0:	1ad3      	subs	r3, r2, r3
 8003eb2:	2b02      	cmp	r3, #2
 8003eb4:	d901      	bls.n	8003eba <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003eb6:	2303      	movs	r3, #3
 8003eb8:	e058      	b.n	8003f6c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003eba:	4b22      	ldr	r3, [pc, #136]	; (8003f44 <HAL_RCC_OscConfig+0x780>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d0f0      	beq.n	8003ea8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003ec6:	e050      	b.n	8003f6a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003ec8:	2301      	movs	r3, #1
 8003eca:	e04f      	b.n	8003f6c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ecc:	4b1d      	ldr	r3, [pc, #116]	; (8003f44 <HAL_RCC_OscConfig+0x780>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d148      	bne.n	8003f6a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003ed8:	4b1a      	ldr	r3, [pc, #104]	; (8003f44 <HAL_RCC_OscConfig+0x780>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4a19      	ldr	r2, [pc, #100]	; (8003f44 <HAL_RCC_OscConfig+0x780>)
 8003ede:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003ee2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003ee4:	4b17      	ldr	r3, [pc, #92]	; (8003f44 <HAL_RCC_OscConfig+0x780>)
 8003ee6:	68db      	ldr	r3, [r3, #12]
 8003ee8:	4a16      	ldr	r2, [pc, #88]	; (8003f44 <HAL_RCC_OscConfig+0x780>)
 8003eea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003eee:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003ef0:	f7fe f8d6 	bl	80020a0 <HAL_GetTick>
 8003ef4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ef6:	e008      	b.n	8003f0a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ef8:	f7fe f8d2 	bl	80020a0 <HAL_GetTick>
 8003efc:	4602      	mov	r2, r0
 8003efe:	693b      	ldr	r3, [r7, #16]
 8003f00:	1ad3      	subs	r3, r2, r3
 8003f02:	2b02      	cmp	r3, #2
 8003f04:	d901      	bls.n	8003f0a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003f06:	2303      	movs	r3, #3
 8003f08:	e030      	b.n	8003f6c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f0a:	4b0e      	ldr	r3, [pc, #56]	; (8003f44 <HAL_RCC_OscConfig+0x780>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d0f0      	beq.n	8003ef8 <HAL_RCC_OscConfig+0x734>
 8003f16:	e028      	b.n	8003f6a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003f18:	69bb      	ldr	r3, [r7, #24]
 8003f1a:	2b0c      	cmp	r3, #12
 8003f1c:	d023      	beq.n	8003f66 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f1e:	4b09      	ldr	r3, [pc, #36]	; (8003f44 <HAL_RCC_OscConfig+0x780>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	4a08      	ldr	r2, [pc, #32]	; (8003f44 <HAL_RCC_OscConfig+0x780>)
 8003f24:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003f28:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f2a:	f7fe f8b9 	bl	80020a0 <HAL_GetTick>
 8003f2e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f30:	e00c      	b.n	8003f4c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f32:	f7fe f8b5 	bl	80020a0 <HAL_GetTick>
 8003f36:	4602      	mov	r2, r0
 8003f38:	693b      	ldr	r3, [r7, #16]
 8003f3a:	1ad3      	subs	r3, r2, r3
 8003f3c:	2b02      	cmp	r3, #2
 8003f3e:	d905      	bls.n	8003f4c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003f40:	2303      	movs	r3, #3
 8003f42:	e013      	b.n	8003f6c <HAL_RCC_OscConfig+0x7a8>
 8003f44:	40021000 	.word	0x40021000
 8003f48:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f4c:	4b09      	ldr	r3, [pc, #36]	; (8003f74 <HAL_RCC_OscConfig+0x7b0>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d1ec      	bne.n	8003f32 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003f58:	4b06      	ldr	r3, [pc, #24]	; (8003f74 <HAL_RCC_OscConfig+0x7b0>)
 8003f5a:	68da      	ldr	r2, [r3, #12]
 8003f5c:	4905      	ldr	r1, [pc, #20]	; (8003f74 <HAL_RCC_OscConfig+0x7b0>)
 8003f5e:	4b06      	ldr	r3, [pc, #24]	; (8003f78 <HAL_RCC_OscConfig+0x7b4>)
 8003f60:	4013      	ands	r3, r2
 8003f62:	60cb      	str	r3, [r1, #12]
 8003f64:	e001      	b.n	8003f6a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003f66:	2301      	movs	r3, #1
 8003f68:	e000      	b.n	8003f6c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003f6a:	2300      	movs	r3, #0
}
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	3720      	adds	r7, #32
 8003f70:	46bd      	mov	sp, r7
 8003f72:	bd80      	pop	{r7, pc}
 8003f74:	40021000 	.word	0x40021000
 8003f78:	feeefffc 	.word	0xfeeefffc

08003f7c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b084      	sub	sp, #16
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
 8003f84:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d101      	bne.n	8003f90 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	e0e7      	b.n	8004160 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003f90:	4b75      	ldr	r3, [pc, #468]	; (8004168 <HAL_RCC_ClockConfig+0x1ec>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f003 0307 	and.w	r3, r3, #7
 8003f98:	683a      	ldr	r2, [r7, #0]
 8003f9a:	429a      	cmp	r2, r3
 8003f9c:	d910      	bls.n	8003fc0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f9e:	4b72      	ldr	r3, [pc, #456]	; (8004168 <HAL_RCC_ClockConfig+0x1ec>)
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f023 0207 	bic.w	r2, r3, #7
 8003fa6:	4970      	ldr	r1, [pc, #448]	; (8004168 <HAL_RCC_ClockConfig+0x1ec>)
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	4313      	orrs	r3, r2
 8003fac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fae:	4b6e      	ldr	r3, [pc, #440]	; (8004168 <HAL_RCC_ClockConfig+0x1ec>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f003 0307 	and.w	r3, r3, #7
 8003fb6:	683a      	ldr	r2, [r7, #0]
 8003fb8:	429a      	cmp	r2, r3
 8003fba:	d001      	beq.n	8003fc0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	e0cf      	b.n	8004160 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f003 0302 	and.w	r3, r3, #2
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d010      	beq.n	8003fee <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	689a      	ldr	r2, [r3, #8]
 8003fd0:	4b66      	ldr	r3, [pc, #408]	; (800416c <HAL_RCC_ClockConfig+0x1f0>)
 8003fd2:	689b      	ldr	r3, [r3, #8]
 8003fd4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003fd8:	429a      	cmp	r2, r3
 8003fda:	d908      	bls.n	8003fee <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003fdc:	4b63      	ldr	r3, [pc, #396]	; (800416c <HAL_RCC_ClockConfig+0x1f0>)
 8003fde:	689b      	ldr	r3, [r3, #8]
 8003fe0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	689b      	ldr	r3, [r3, #8]
 8003fe8:	4960      	ldr	r1, [pc, #384]	; (800416c <HAL_RCC_ClockConfig+0x1f0>)
 8003fea:	4313      	orrs	r3, r2
 8003fec:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f003 0301 	and.w	r3, r3, #1
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d04c      	beq.n	8004094 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	2b03      	cmp	r3, #3
 8004000:	d107      	bne.n	8004012 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004002:	4b5a      	ldr	r3, [pc, #360]	; (800416c <HAL_RCC_ClockConfig+0x1f0>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800400a:	2b00      	cmp	r3, #0
 800400c:	d121      	bne.n	8004052 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800400e:	2301      	movs	r3, #1
 8004010:	e0a6      	b.n	8004160 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	685b      	ldr	r3, [r3, #4]
 8004016:	2b02      	cmp	r3, #2
 8004018:	d107      	bne.n	800402a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800401a:	4b54      	ldr	r3, [pc, #336]	; (800416c <HAL_RCC_ClockConfig+0x1f0>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004022:	2b00      	cmp	r3, #0
 8004024:	d115      	bne.n	8004052 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004026:	2301      	movs	r3, #1
 8004028:	e09a      	b.n	8004160 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d107      	bne.n	8004042 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004032:	4b4e      	ldr	r3, [pc, #312]	; (800416c <HAL_RCC_ClockConfig+0x1f0>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f003 0302 	and.w	r3, r3, #2
 800403a:	2b00      	cmp	r3, #0
 800403c:	d109      	bne.n	8004052 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800403e:	2301      	movs	r3, #1
 8004040:	e08e      	b.n	8004160 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004042:	4b4a      	ldr	r3, [pc, #296]	; (800416c <HAL_RCC_ClockConfig+0x1f0>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800404a:	2b00      	cmp	r3, #0
 800404c:	d101      	bne.n	8004052 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800404e:	2301      	movs	r3, #1
 8004050:	e086      	b.n	8004160 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004052:	4b46      	ldr	r3, [pc, #280]	; (800416c <HAL_RCC_ClockConfig+0x1f0>)
 8004054:	689b      	ldr	r3, [r3, #8]
 8004056:	f023 0203 	bic.w	r2, r3, #3
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	685b      	ldr	r3, [r3, #4]
 800405e:	4943      	ldr	r1, [pc, #268]	; (800416c <HAL_RCC_ClockConfig+0x1f0>)
 8004060:	4313      	orrs	r3, r2
 8004062:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004064:	f7fe f81c 	bl	80020a0 <HAL_GetTick>
 8004068:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800406a:	e00a      	b.n	8004082 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800406c:	f7fe f818 	bl	80020a0 <HAL_GetTick>
 8004070:	4602      	mov	r2, r0
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	1ad3      	subs	r3, r2, r3
 8004076:	f241 3288 	movw	r2, #5000	; 0x1388
 800407a:	4293      	cmp	r3, r2
 800407c:	d901      	bls.n	8004082 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800407e:	2303      	movs	r3, #3
 8004080:	e06e      	b.n	8004160 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004082:	4b3a      	ldr	r3, [pc, #232]	; (800416c <HAL_RCC_ClockConfig+0x1f0>)
 8004084:	689b      	ldr	r3, [r3, #8]
 8004086:	f003 020c 	and.w	r2, r3, #12
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	685b      	ldr	r3, [r3, #4]
 800408e:	009b      	lsls	r3, r3, #2
 8004090:	429a      	cmp	r2, r3
 8004092:	d1eb      	bne.n	800406c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f003 0302 	and.w	r3, r3, #2
 800409c:	2b00      	cmp	r3, #0
 800409e:	d010      	beq.n	80040c2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	689a      	ldr	r2, [r3, #8]
 80040a4:	4b31      	ldr	r3, [pc, #196]	; (800416c <HAL_RCC_ClockConfig+0x1f0>)
 80040a6:	689b      	ldr	r3, [r3, #8]
 80040a8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80040ac:	429a      	cmp	r2, r3
 80040ae:	d208      	bcs.n	80040c2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040b0:	4b2e      	ldr	r3, [pc, #184]	; (800416c <HAL_RCC_ClockConfig+0x1f0>)
 80040b2:	689b      	ldr	r3, [r3, #8]
 80040b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	689b      	ldr	r3, [r3, #8]
 80040bc:	492b      	ldr	r1, [pc, #172]	; (800416c <HAL_RCC_ClockConfig+0x1f0>)
 80040be:	4313      	orrs	r3, r2
 80040c0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80040c2:	4b29      	ldr	r3, [pc, #164]	; (8004168 <HAL_RCC_ClockConfig+0x1ec>)
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f003 0307 	and.w	r3, r3, #7
 80040ca:	683a      	ldr	r2, [r7, #0]
 80040cc:	429a      	cmp	r2, r3
 80040ce:	d210      	bcs.n	80040f2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040d0:	4b25      	ldr	r3, [pc, #148]	; (8004168 <HAL_RCC_ClockConfig+0x1ec>)
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f023 0207 	bic.w	r2, r3, #7
 80040d8:	4923      	ldr	r1, [pc, #140]	; (8004168 <HAL_RCC_ClockConfig+0x1ec>)
 80040da:	683b      	ldr	r3, [r7, #0]
 80040dc:	4313      	orrs	r3, r2
 80040de:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80040e0:	4b21      	ldr	r3, [pc, #132]	; (8004168 <HAL_RCC_ClockConfig+0x1ec>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f003 0307 	and.w	r3, r3, #7
 80040e8:	683a      	ldr	r2, [r7, #0]
 80040ea:	429a      	cmp	r2, r3
 80040ec:	d001      	beq.n	80040f2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80040ee:	2301      	movs	r3, #1
 80040f0:	e036      	b.n	8004160 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f003 0304 	and.w	r3, r3, #4
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d008      	beq.n	8004110 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80040fe:	4b1b      	ldr	r3, [pc, #108]	; (800416c <HAL_RCC_ClockConfig+0x1f0>)
 8004100:	689b      	ldr	r3, [r3, #8]
 8004102:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	68db      	ldr	r3, [r3, #12]
 800410a:	4918      	ldr	r1, [pc, #96]	; (800416c <HAL_RCC_ClockConfig+0x1f0>)
 800410c:	4313      	orrs	r3, r2
 800410e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f003 0308 	and.w	r3, r3, #8
 8004118:	2b00      	cmp	r3, #0
 800411a:	d009      	beq.n	8004130 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800411c:	4b13      	ldr	r3, [pc, #76]	; (800416c <HAL_RCC_ClockConfig+0x1f0>)
 800411e:	689b      	ldr	r3, [r3, #8]
 8004120:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	691b      	ldr	r3, [r3, #16]
 8004128:	00db      	lsls	r3, r3, #3
 800412a:	4910      	ldr	r1, [pc, #64]	; (800416c <HAL_RCC_ClockConfig+0x1f0>)
 800412c:	4313      	orrs	r3, r2
 800412e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004130:	f000 f824 	bl	800417c <HAL_RCC_GetSysClockFreq>
 8004134:	4602      	mov	r2, r0
 8004136:	4b0d      	ldr	r3, [pc, #52]	; (800416c <HAL_RCC_ClockConfig+0x1f0>)
 8004138:	689b      	ldr	r3, [r3, #8]
 800413a:	091b      	lsrs	r3, r3, #4
 800413c:	f003 030f 	and.w	r3, r3, #15
 8004140:	490b      	ldr	r1, [pc, #44]	; (8004170 <HAL_RCC_ClockConfig+0x1f4>)
 8004142:	5ccb      	ldrb	r3, [r1, r3]
 8004144:	f003 031f 	and.w	r3, r3, #31
 8004148:	fa22 f303 	lsr.w	r3, r2, r3
 800414c:	4a09      	ldr	r2, [pc, #36]	; (8004174 <HAL_RCC_ClockConfig+0x1f8>)
 800414e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004150:	4b09      	ldr	r3, [pc, #36]	; (8004178 <HAL_RCC_ClockConfig+0x1fc>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	4618      	mov	r0, r3
 8004156:	f7fd ff53 	bl	8002000 <HAL_InitTick>
 800415a:	4603      	mov	r3, r0
 800415c:	72fb      	strb	r3, [r7, #11]

  return status;
 800415e:	7afb      	ldrb	r3, [r7, #11]
}
 8004160:	4618      	mov	r0, r3
 8004162:	3710      	adds	r7, #16
 8004164:	46bd      	mov	sp, r7
 8004166:	bd80      	pop	{r7, pc}
 8004168:	40022000 	.word	0x40022000
 800416c:	40021000 	.word	0x40021000
 8004170:	0800d9ac 	.word	0x0800d9ac
 8004174:	20000000 	.word	0x20000000
 8004178:	20000004 	.word	0x20000004

0800417c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800417c:	b480      	push	{r7}
 800417e:	b089      	sub	sp, #36	; 0x24
 8004180:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004182:	2300      	movs	r3, #0
 8004184:	61fb      	str	r3, [r7, #28]
 8004186:	2300      	movs	r3, #0
 8004188:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800418a:	4b3e      	ldr	r3, [pc, #248]	; (8004284 <HAL_RCC_GetSysClockFreq+0x108>)
 800418c:	689b      	ldr	r3, [r3, #8]
 800418e:	f003 030c 	and.w	r3, r3, #12
 8004192:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004194:	4b3b      	ldr	r3, [pc, #236]	; (8004284 <HAL_RCC_GetSysClockFreq+0x108>)
 8004196:	68db      	ldr	r3, [r3, #12]
 8004198:	f003 0303 	and.w	r3, r3, #3
 800419c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800419e:	693b      	ldr	r3, [r7, #16]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d005      	beq.n	80041b0 <HAL_RCC_GetSysClockFreq+0x34>
 80041a4:	693b      	ldr	r3, [r7, #16]
 80041a6:	2b0c      	cmp	r3, #12
 80041a8:	d121      	bne.n	80041ee <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	2b01      	cmp	r3, #1
 80041ae:	d11e      	bne.n	80041ee <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80041b0:	4b34      	ldr	r3, [pc, #208]	; (8004284 <HAL_RCC_GetSysClockFreq+0x108>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f003 0308 	and.w	r3, r3, #8
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d107      	bne.n	80041cc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80041bc:	4b31      	ldr	r3, [pc, #196]	; (8004284 <HAL_RCC_GetSysClockFreq+0x108>)
 80041be:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80041c2:	0a1b      	lsrs	r3, r3, #8
 80041c4:	f003 030f 	and.w	r3, r3, #15
 80041c8:	61fb      	str	r3, [r7, #28]
 80041ca:	e005      	b.n	80041d8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80041cc:	4b2d      	ldr	r3, [pc, #180]	; (8004284 <HAL_RCC_GetSysClockFreq+0x108>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	091b      	lsrs	r3, r3, #4
 80041d2:	f003 030f 	and.w	r3, r3, #15
 80041d6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80041d8:	4a2b      	ldr	r2, [pc, #172]	; (8004288 <HAL_RCC_GetSysClockFreq+0x10c>)
 80041da:	69fb      	ldr	r3, [r7, #28]
 80041dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041e0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80041e2:	693b      	ldr	r3, [r7, #16]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d10d      	bne.n	8004204 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80041e8:	69fb      	ldr	r3, [r7, #28]
 80041ea:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80041ec:	e00a      	b.n	8004204 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	2b04      	cmp	r3, #4
 80041f2:	d102      	bne.n	80041fa <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80041f4:	4b25      	ldr	r3, [pc, #148]	; (800428c <HAL_RCC_GetSysClockFreq+0x110>)
 80041f6:	61bb      	str	r3, [r7, #24]
 80041f8:	e004      	b.n	8004204 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80041fa:	693b      	ldr	r3, [r7, #16]
 80041fc:	2b08      	cmp	r3, #8
 80041fe:	d101      	bne.n	8004204 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004200:	4b23      	ldr	r3, [pc, #140]	; (8004290 <HAL_RCC_GetSysClockFreq+0x114>)
 8004202:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004204:	693b      	ldr	r3, [r7, #16]
 8004206:	2b0c      	cmp	r3, #12
 8004208:	d134      	bne.n	8004274 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800420a:	4b1e      	ldr	r3, [pc, #120]	; (8004284 <HAL_RCC_GetSysClockFreq+0x108>)
 800420c:	68db      	ldr	r3, [r3, #12]
 800420e:	f003 0303 	and.w	r3, r3, #3
 8004212:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004214:	68bb      	ldr	r3, [r7, #8]
 8004216:	2b02      	cmp	r3, #2
 8004218:	d003      	beq.n	8004222 <HAL_RCC_GetSysClockFreq+0xa6>
 800421a:	68bb      	ldr	r3, [r7, #8]
 800421c:	2b03      	cmp	r3, #3
 800421e:	d003      	beq.n	8004228 <HAL_RCC_GetSysClockFreq+0xac>
 8004220:	e005      	b.n	800422e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004222:	4b1a      	ldr	r3, [pc, #104]	; (800428c <HAL_RCC_GetSysClockFreq+0x110>)
 8004224:	617b      	str	r3, [r7, #20]
      break;
 8004226:	e005      	b.n	8004234 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004228:	4b19      	ldr	r3, [pc, #100]	; (8004290 <HAL_RCC_GetSysClockFreq+0x114>)
 800422a:	617b      	str	r3, [r7, #20]
      break;
 800422c:	e002      	b.n	8004234 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800422e:	69fb      	ldr	r3, [r7, #28]
 8004230:	617b      	str	r3, [r7, #20]
      break;
 8004232:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004234:	4b13      	ldr	r3, [pc, #76]	; (8004284 <HAL_RCC_GetSysClockFreq+0x108>)
 8004236:	68db      	ldr	r3, [r3, #12]
 8004238:	091b      	lsrs	r3, r3, #4
 800423a:	f003 0307 	and.w	r3, r3, #7
 800423e:	3301      	adds	r3, #1
 8004240:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004242:	4b10      	ldr	r3, [pc, #64]	; (8004284 <HAL_RCC_GetSysClockFreq+0x108>)
 8004244:	68db      	ldr	r3, [r3, #12]
 8004246:	0a1b      	lsrs	r3, r3, #8
 8004248:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800424c:	697a      	ldr	r2, [r7, #20]
 800424e:	fb03 f202 	mul.w	r2, r3, r2
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	fbb2 f3f3 	udiv	r3, r2, r3
 8004258:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800425a:	4b0a      	ldr	r3, [pc, #40]	; (8004284 <HAL_RCC_GetSysClockFreq+0x108>)
 800425c:	68db      	ldr	r3, [r3, #12]
 800425e:	0e5b      	lsrs	r3, r3, #25
 8004260:	f003 0303 	and.w	r3, r3, #3
 8004264:	3301      	adds	r3, #1
 8004266:	005b      	lsls	r3, r3, #1
 8004268:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800426a:	697a      	ldr	r2, [r7, #20]
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004272:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004274:	69bb      	ldr	r3, [r7, #24]
}
 8004276:	4618      	mov	r0, r3
 8004278:	3724      	adds	r7, #36	; 0x24
 800427a:	46bd      	mov	sp, r7
 800427c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004280:	4770      	bx	lr
 8004282:	bf00      	nop
 8004284:	40021000 	.word	0x40021000
 8004288:	0800d9c4 	.word	0x0800d9c4
 800428c:	00f42400 	.word	0x00f42400
 8004290:	007a1200 	.word	0x007a1200

08004294 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004294:	b480      	push	{r7}
 8004296:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004298:	4b03      	ldr	r3, [pc, #12]	; (80042a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800429a:	681b      	ldr	r3, [r3, #0]
}
 800429c:	4618      	mov	r0, r3
 800429e:	46bd      	mov	sp, r7
 80042a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a4:	4770      	bx	lr
 80042a6:	bf00      	nop
 80042a8:	20000000 	.word	0x20000000

080042ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80042b0:	f7ff fff0 	bl	8004294 <HAL_RCC_GetHCLKFreq>
 80042b4:	4602      	mov	r2, r0
 80042b6:	4b06      	ldr	r3, [pc, #24]	; (80042d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80042b8:	689b      	ldr	r3, [r3, #8]
 80042ba:	0a1b      	lsrs	r3, r3, #8
 80042bc:	f003 0307 	and.w	r3, r3, #7
 80042c0:	4904      	ldr	r1, [pc, #16]	; (80042d4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80042c2:	5ccb      	ldrb	r3, [r1, r3]
 80042c4:	f003 031f 	and.w	r3, r3, #31
 80042c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042cc:	4618      	mov	r0, r3
 80042ce:	bd80      	pop	{r7, pc}
 80042d0:	40021000 	.word	0x40021000
 80042d4:	0800d9bc 	.word	0x0800d9bc

080042d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80042dc:	f7ff ffda 	bl	8004294 <HAL_RCC_GetHCLKFreq>
 80042e0:	4602      	mov	r2, r0
 80042e2:	4b06      	ldr	r3, [pc, #24]	; (80042fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80042e4:	689b      	ldr	r3, [r3, #8]
 80042e6:	0adb      	lsrs	r3, r3, #11
 80042e8:	f003 0307 	and.w	r3, r3, #7
 80042ec:	4904      	ldr	r1, [pc, #16]	; (8004300 <HAL_RCC_GetPCLK2Freq+0x28>)
 80042ee:	5ccb      	ldrb	r3, [r1, r3]
 80042f0:	f003 031f 	and.w	r3, r3, #31
 80042f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042f8:	4618      	mov	r0, r3
 80042fa:	bd80      	pop	{r7, pc}
 80042fc:	40021000 	.word	0x40021000
 8004300:	0800d9bc 	.word	0x0800d9bc

08004304 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	b086      	sub	sp, #24
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800430c:	2300      	movs	r3, #0
 800430e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004310:	4b2a      	ldr	r3, [pc, #168]	; (80043bc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004312:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004314:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004318:	2b00      	cmp	r3, #0
 800431a:	d003      	beq.n	8004324 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800431c:	f7ff f9ee 	bl	80036fc <HAL_PWREx_GetVoltageRange>
 8004320:	6178      	str	r0, [r7, #20]
 8004322:	e014      	b.n	800434e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004324:	4b25      	ldr	r3, [pc, #148]	; (80043bc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004326:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004328:	4a24      	ldr	r2, [pc, #144]	; (80043bc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800432a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800432e:	6593      	str	r3, [r2, #88]	; 0x58
 8004330:	4b22      	ldr	r3, [pc, #136]	; (80043bc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004332:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004334:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004338:	60fb      	str	r3, [r7, #12]
 800433a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800433c:	f7ff f9de 	bl	80036fc <HAL_PWREx_GetVoltageRange>
 8004340:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004342:	4b1e      	ldr	r3, [pc, #120]	; (80043bc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004344:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004346:	4a1d      	ldr	r2, [pc, #116]	; (80043bc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004348:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800434c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800434e:	697b      	ldr	r3, [r7, #20]
 8004350:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004354:	d10b      	bne.n	800436e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2b80      	cmp	r3, #128	; 0x80
 800435a:	d919      	bls.n	8004390 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2ba0      	cmp	r3, #160	; 0xa0
 8004360:	d902      	bls.n	8004368 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004362:	2302      	movs	r3, #2
 8004364:	613b      	str	r3, [r7, #16]
 8004366:	e013      	b.n	8004390 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004368:	2301      	movs	r3, #1
 800436a:	613b      	str	r3, [r7, #16]
 800436c:	e010      	b.n	8004390 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	2b80      	cmp	r3, #128	; 0x80
 8004372:	d902      	bls.n	800437a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004374:	2303      	movs	r3, #3
 8004376:	613b      	str	r3, [r7, #16]
 8004378:	e00a      	b.n	8004390 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2b80      	cmp	r3, #128	; 0x80
 800437e:	d102      	bne.n	8004386 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004380:	2302      	movs	r3, #2
 8004382:	613b      	str	r3, [r7, #16]
 8004384:	e004      	b.n	8004390 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2b70      	cmp	r3, #112	; 0x70
 800438a:	d101      	bne.n	8004390 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800438c:	2301      	movs	r3, #1
 800438e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004390:	4b0b      	ldr	r3, [pc, #44]	; (80043c0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f023 0207 	bic.w	r2, r3, #7
 8004398:	4909      	ldr	r1, [pc, #36]	; (80043c0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800439a:	693b      	ldr	r3, [r7, #16]
 800439c:	4313      	orrs	r3, r2
 800439e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80043a0:	4b07      	ldr	r3, [pc, #28]	; (80043c0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f003 0307 	and.w	r3, r3, #7
 80043a8:	693a      	ldr	r2, [r7, #16]
 80043aa:	429a      	cmp	r2, r3
 80043ac:	d001      	beq.n	80043b2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80043ae:	2301      	movs	r3, #1
 80043b0:	e000      	b.n	80043b4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80043b2:	2300      	movs	r3, #0
}
 80043b4:	4618      	mov	r0, r3
 80043b6:	3718      	adds	r7, #24
 80043b8:	46bd      	mov	sp, r7
 80043ba:	bd80      	pop	{r7, pc}
 80043bc:	40021000 	.word	0x40021000
 80043c0:	40022000 	.word	0x40022000

080043c4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b086      	sub	sp, #24
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80043cc:	2300      	movs	r3, #0
 80043ce:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80043d0:	2300      	movs	r3, #0
 80043d2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d041      	beq.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80043e4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80043e8:	d02a      	beq.n	8004440 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80043ea:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80043ee:	d824      	bhi.n	800443a <HAL_RCCEx_PeriphCLKConfig+0x76>
 80043f0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80043f4:	d008      	beq.n	8004408 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80043f6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80043fa:	d81e      	bhi.n	800443a <HAL_RCCEx_PeriphCLKConfig+0x76>
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d00a      	beq.n	8004416 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004400:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004404:	d010      	beq.n	8004428 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004406:	e018      	b.n	800443a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004408:	4b86      	ldr	r3, [pc, #536]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800440a:	68db      	ldr	r3, [r3, #12]
 800440c:	4a85      	ldr	r2, [pc, #532]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800440e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004412:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004414:	e015      	b.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	3304      	adds	r3, #4
 800441a:	2100      	movs	r1, #0
 800441c:	4618      	mov	r0, r3
 800441e:	f000 fabb 	bl	8004998 <RCCEx_PLLSAI1_Config>
 8004422:	4603      	mov	r3, r0
 8004424:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004426:	e00c      	b.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	3320      	adds	r3, #32
 800442c:	2100      	movs	r1, #0
 800442e:	4618      	mov	r0, r3
 8004430:	f000 fba6 	bl	8004b80 <RCCEx_PLLSAI2_Config>
 8004434:	4603      	mov	r3, r0
 8004436:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004438:	e003      	b.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800443a:	2301      	movs	r3, #1
 800443c:	74fb      	strb	r3, [r7, #19]
      break;
 800443e:	e000      	b.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004440:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004442:	7cfb      	ldrb	r3, [r7, #19]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d10b      	bne.n	8004460 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004448:	4b76      	ldr	r3, [pc, #472]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800444a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800444e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004456:	4973      	ldr	r1, [pc, #460]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004458:	4313      	orrs	r3, r2
 800445a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800445e:	e001      	b.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004460:	7cfb      	ldrb	r3, [r7, #19]
 8004462:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800446c:	2b00      	cmp	r3, #0
 800446e:	d041      	beq.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004474:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004478:	d02a      	beq.n	80044d0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800447a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800447e:	d824      	bhi.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004480:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004484:	d008      	beq.n	8004498 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004486:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800448a:	d81e      	bhi.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0x106>
 800448c:	2b00      	cmp	r3, #0
 800448e:	d00a      	beq.n	80044a6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004490:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004494:	d010      	beq.n	80044b8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004496:	e018      	b.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004498:	4b62      	ldr	r3, [pc, #392]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800449a:	68db      	ldr	r3, [r3, #12]
 800449c:	4a61      	ldr	r2, [pc, #388]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800449e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80044a2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80044a4:	e015      	b.n	80044d2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	3304      	adds	r3, #4
 80044aa:	2100      	movs	r1, #0
 80044ac:	4618      	mov	r0, r3
 80044ae:	f000 fa73 	bl	8004998 <RCCEx_PLLSAI1_Config>
 80044b2:	4603      	mov	r3, r0
 80044b4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80044b6:	e00c      	b.n	80044d2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	3320      	adds	r3, #32
 80044bc:	2100      	movs	r1, #0
 80044be:	4618      	mov	r0, r3
 80044c0:	f000 fb5e 	bl	8004b80 <RCCEx_PLLSAI2_Config>
 80044c4:	4603      	mov	r3, r0
 80044c6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80044c8:	e003      	b.n	80044d2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80044ca:	2301      	movs	r3, #1
 80044cc:	74fb      	strb	r3, [r7, #19]
      break;
 80044ce:	e000      	b.n	80044d2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80044d0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80044d2:	7cfb      	ldrb	r3, [r7, #19]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d10b      	bne.n	80044f0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80044d8:	4b52      	ldr	r3, [pc, #328]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044de:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80044e6:	494f      	ldr	r1, [pc, #316]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044e8:	4313      	orrs	r3, r2
 80044ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80044ee:	e001      	b.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044f0:	7cfb      	ldrb	r3, [r7, #19]
 80044f2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	f000 80a0 	beq.w	8004642 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004502:	2300      	movs	r3, #0
 8004504:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004506:	4b47      	ldr	r3, [pc, #284]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004508:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800450a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800450e:	2b00      	cmp	r3, #0
 8004510:	d101      	bne.n	8004516 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004512:	2301      	movs	r3, #1
 8004514:	e000      	b.n	8004518 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8004516:	2300      	movs	r3, #0
 8004518:	2b00      	cmp	r3, #0
 800451a:	d00d      	beq.n	8004538 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800451c:	4b41      	ldr	r3, [pc, #260]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800451e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004520:	4a40      	ldr	r2, [pc, #256]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004522:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004526:	6593      	str	r3, [r2, #88]	; 0x58
 8004528:	4b3e      	ldr	r3, [pc, #248]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800452a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800452c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004530:	60bb      	str	r3, [r7, #8]
 8004532:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004534:	2301      	movs	r3, #1
 8004536:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004538:	4b3b      	ldr	r3, [pc, #236]	; (8004628 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4a3a      	ldr	r2, [pc, #232]	; (8004628 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800453e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004542:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004544:	f7fd fdac 	bl	80020a0 <HAL_GetTick>
 8004548:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800454a:	e009      	b.n	8004560 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800454c:	f7fd fda8 	bl	80020a0 <HAL_GetTick>
 8004550:	4602      	mov	r2, r0
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	1ad3      	subs	r3, r2, r3
 8004556:	2b02      	cmp	r3, #2
 8004558:	d902      	bls.n	8004560 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800455a:	2303      	movs	r3, #3
 800455c:	74fb      	strb	r3, [r7, #19]
        break;
 800455e:	e005      	b.n	800456c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004560:	4b31      	ldr	r3, [pc, #196]	; (8004628 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004568:	2b00      	cmp	r3, #0
 800456a:	d0ef      	beq.n	800454c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800456c:	7cfb      	ldrb	r3, [r7, #19]
 800456e:	2b00      	cmp	r3, #0
 8004570:	d15c      	bne.n	800462c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004572:	4b2c      	ldr	r3, [pc, #176]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004574:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004578:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800457c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800457e:	697b      	ldr	r3, [r7, #20]
 8004580:	2b00      	cmp	r3, #0
 8004582:	d01f      	beq.n	80045c4 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800458a:	697a      	ldr	r2, [r7, #20]
 800458c:	429a      	cmp	r2, r3
 800458e:	d019      	beq.n	80045c4 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004590:	4b24      	ldr	r3, [pc, #144]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004592:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004596:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800459a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800459c:	4b21      	ldr	r3, [pc, #132]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800459e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045a2:	4a20      	ldr	r2, [pc, #128]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045a8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80045ac:	4b1d      	ldr	r3, [pc, #116]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045b2:	4a1c      	ldr	r2, [pc, #112]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80045b8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80045bc:	4a19      	ldr	r2, [pc, #100]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045be:	697b      	ldr	r3, [r7, #20]
 80045c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80045c4:	697b      	ldr	r3, [r7, #20]
 80045c6:	f003 0301 	and.w	r3, r3, #1
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d016      	beq.n	80045fc <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045ce:	f7fd fd67 	bl	80020a0 <HAL_GetTick>
 80045d2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80045d4:	e00b      	b.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045d6:	f7fd fd63 	bl	80020a0 <HAL_GetTick>
 80045da:	4602      	mov	r2, r0
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	1ad3      	subs	r3, r2, r3
 80045e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80045e4:	4293      	cmp	r3, r2
 80045e6:	d902      	bls.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80045e8:	2303      	movs	r3, #3
 80045ea:	74fb      	strb	r3, [r7, #19]
            break;
 80045ec:	e006      	b.n	80045fc <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80045ee:	4b0d      	ldr	r3, [pc, #52]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045f4:	f003 0302 	and.w	r3, r3, #2
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d0ec      	beq.n	80045d6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80045fc:	7cfb      	ldrb	r3, [r7, #19]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d10c      	bne.n	800461c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004602:	4b08      	ldr	r3, [pc, #32]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004604:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004608:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004612:	4904      	ldr	r1, [pc, #16]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004614:	4313      	orrs	r3, r2
 8004616:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800461a:	e009      	b.n	8004630 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800461c:	7cfb      	ldrb	r3, [r7, #19]
 800461e:	74bb      	strb	r3, [r7, #18]
 8004620:	e006      	b.n	8004630 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004622:	bf00      	nop
 8004624:	40021000 	.word	0x40021000
 8004628:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800462c:	7cfb      	ldrb	r3, [r7, #19]
 800462e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004630:	7c7b      	ldrb	r3, [r7, #17]
 8004632:	2b01      	cmp	r3, #1
 8004634:	d105      	bne.n	8004642 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004636:	4b9e      	ldr	r3, [pc, #632]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004638:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800463a:	4a9d      	ldr	r2, [pc, #628]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800463c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004640:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f003 0301 	and.w	r3, r3, #1
 800464a:	2b00      	cmp	r3, #0
 800464c:	d00a      	beq.n	8004664 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800464e:	4b98      	ldr	r3, [pc, #608]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004650:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004654:	f023 0203 	bic.w	r2, r3, #3
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800465c:	4994      	ldr	r1, [pc, #592]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800465e:	4313      	orrs	r3, r2
 8004660:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f003 0302 	and.w	r3, r3, #2
 800466c:	2b00      	cmp	r3, #0
 800466e:	d00a      	beq.n	8004686 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004670:	4b8f      	ldr	r3, [pc, #572]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004672:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004676:	f023 020c 	bic.w	r2, r3, #12
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800467e:	498c      	ldr	r1, [pc, #560]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004680:	4313      	orrs	r3, r2
 8004682:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f003 0304 	and.w	r3, r3, #4
 800468e:	2b00      	cmp	r3, #0
 8004690:	d00a      	beq.n	80046a8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004692:	4b87      	ldr	r3, [pc, #540]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004694:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004698:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046a0:	4983      	ldr	r1, [pc, #524]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046a2:	4313      	orrs	r3, r2
 80046a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f003 0308 	and.w	r3, r3, #8
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d00a      	beq.n	80046ca <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80046b4:	4b7e      	ldr	r3, [pc, #504]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046ba:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046c2:	497b      	ldr	r1, [pc, #492]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046c4:	4313      	orrs	r3, r2
 80046c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f003 0310 	and.w	r3, r3, #16
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d00a      	beq.n	80046ec <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80046d6:	4b76      	ldr	r3, [pc, #472]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046dc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80046e4:	4972      	ldr	r1, [pc, #456]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046e6:	4313      	orrs	r3, r2
 80046e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f003 0320 	and.w	r3, r3, #32
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d00a      	beq.n	800470e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80046f8:	4b6d      	ldr	r3, [pc, #436]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046fe:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004706:	496a      	ldr	r1, [pc, #424]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004708:	4313      	orrs	r3, r2
 800470a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004716:	2b00      	cmp	r3, #0
 8004718:	d00a      	beq.n	8004730 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800471a:	4b65      	ldr	r3, [pc, #404]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800471c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004720:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004728:	4961      	ldr	r1, [pc, #388]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800472a:	4313      	orrs	r3, r2
 800472c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004738:	2b00      	cmp	r3, #0
 800473a:	d00a      	beq.n	8004752 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800473c:	4b5c      	ldr	r3, [pc, #368]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800473e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004742:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800474a:	4959      	ldr	r1, [pc, #356]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800474c:	4313      	orrs	r3, r2
 800474e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800475a:	2b00      	cmp	r3, #0
 800475c:	d00a      	beq.n	8004774 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800475e:	4b54      	ldr	r3, [pc, #336]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004760:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004764:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800476c:	4950      	ldr	r1, [pc, #320]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800476e:	4313      	orrs	r3, r2
 8004770:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800477c:	2b00      	cmp	r3, #0
 800477e:	d00a      	beq.n	8004796 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004780:	4b4b      	ldr	r3, [pc, #300]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004782:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004786:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800478e:	4948      	ldr	r1, [pc, #288]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004790:	4313      	orrs	r3, r2
 8004792:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d00a      	beq.n	80047b8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80047a2:	4b43      	ldr	r3, [pc, #268]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047a8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047b0:	493f      	ldr	r1, [pc, #252]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047b2:	4313      	orrs	r3, r2
 80047b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d028      	beq.n	8004816 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80047c4:	4b3a      	ldr	r3, [pc, #232]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047ca:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80047d2:	4937      	ldr	r1, [pc, #220]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047d4:	4313      	orrs	r3, r2
 80047d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80047de:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80047e2:	d106      	bne.n	80047f2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80047e4:	4b32      	ldr	r3, [pc, #200]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047e6:	68db      	ldr	r3, [r3, #12]
 80047e8:	4a31      	ldr	r2, [pc, #196]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047ea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80047ee:	60d3      	str	r3, [r2, #12]
 80047f0:	e011      	b.n	8004816 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80047f6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80047fa:	d10c      	bne.n	8004816 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	3304      	adds	r3, #4
 8004800:	2101      	movs	r1, #1
 8004802:	4618      	mov	r0, r3
 8004804:	f000 f8c8 	bl	8004998 <RCCEx_PLLSAI1_Config>
 8004808:	4603      	mov	r3, r0
 800480a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800480c:	7cfb      	ldrb	r3, [r7, #19]
 800480e:	2b00      	cmp	r3, #0
 8004810:	d001      	beq.n	8004816 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004812:	7cfb      	ldrb	r3, [r7, #19]
 8004814:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800481e:	2b00      	cmp	r3, #0
 8004820:	d028      	beq.n	8004874 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004822:	4b23      	ldr	r3, [pc, #140]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004824:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004828:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004830:	491f      	ldr	r1, [pc, #124]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004832:	4313      	orrs	r3, r2
 8004834:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800483c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004840:	d106      	bne.n	8004850 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004842:	4b1b      	ldr	r3, [pc, #108]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004844:	68db      	ldr	r3, [r3, #12]
 8004846:	4a1a      	ldr	r2, [pc, #104]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004848:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800484c:	60d3      	str	r3, [r2, #12]
 800484e:	e011      	b.n	8004874 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004854:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004858:	d10c      	bne.n	8004874 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	3304      	adds	r3, #4
 800485e:	2101      	movs	r1, #1
 8004860:	4618      	mov	r0, r3
 8004862:	f000 f899 	bl	8004998 <RCCEx_PLLSAI1_Config>
 8004866:	4603      	mov	r3, r0
 8004868:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800486a:	7cfb      	ldrb	r3, [r7, #19]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d001      	beq.n	8004874 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004870:	7cfb      	ldrb	r3, [r7, #19]
 8004872:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800487c:	2b00      	cmp	r3, #0
 800487e:	d02b      	beq.n	80048d8 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004880:	4b0b      	ldr	r3, [pc, #44]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004882:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004886:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800488e:	4908      	ldr	r1, [pc, #32]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004890:	4313      	orrs	r3, r2
 8004892:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800489a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800489e:	d109      	bne.n	80048b4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80048a0:	4b03      	ldr	r3, [pc, #12]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048a2:	68db      	ldr	r3, [r3, #12]
 80048a4:	4a02      	ldr	r2, [pc, #8]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048a6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80048aa:	60d3      	str	r3, [r2, #12]
 80048ac:	e014      	b.n	80048d8 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80048ae:	bf00      	nop
 80048b0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80048b8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80048bc:	d10c      	bne.n	80048d8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	3304      	adds	r3, #4
 80048c2:	2101      	movs	r1, #1
 80048c4:	4618      	mov	r0, r3
 80048c6:	f000 f867 	bl	8004998 <RCCEx_PLLSAI1_Config>
 80048ca:	4603      	mov	r3, r0
 80048cc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80048ce:	7cfb      	ldrb	r3, [r7, #19]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d001      	beq.n	80048d8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80048d4:	7cfb      	ldrb	r3, [r7, #19]
 80048d6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d02f      	beq.n	8004944 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80048e4:	4b2b      	ldr	r3, [pc, #172]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80048e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048ea:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80048f2:	4928      	ldr	r1, [pc, #160]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80048f4:	4313      	orrs	r3, r2
 80048f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80048fe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004902:	d10d      	bne.n	8004920 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	3304      	adds	r3, #4
 8004908:	2102      	movs	r1, #2
 800490a:	4618      	mov	r0, r3
 800490c:	f000 f844 	bl	8004998 <RCCEx_PLLSAI1_Config>
 8004910:	4603      	mov	r3, r0
 8004912:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004914:	7cfb      	ldrb	r3, [r7, #19]
 8004916:	2b00      	cmp	r3, #0
 8004918:	d014      	beq.n	8004944 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800491a:	7cfb      	ldrb	r3, [r7, #19]
 800491c:	74bb      	strb	r3, [r7, #18]
 800491e:	e011      	b.n	8004944 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004924:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004928:	d10c      	bne.n	8004944 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	3320      	adds	r3, #32
 800492e:	2102      	movs	r1, #2
 8004930:	4618      	mov	r0, r3
 8004932:	f000 f925 	bl	8004b80 <RCCEx_PLLSAI2_Config>
 8004936:	4603      	mov	r3, r0
 8004938:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800493a:	7cfb      	ldrb	r3, [r7, #19]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d001      	beq.n	8004944 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004940:	7cfb      	ldrb	r3, [r7, #19]
 8004942:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800494c:	2b00      	cmp	r3, #0
 800494e:	d00a      	beq.n	8004966 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004950:	4b10      	ldr	r3, [pc, #64]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004952:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004956:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800495e:	490d      	ldr	r1, [pc, #52]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004960:	4313      	orrs	r3, r2
 8004962:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800496e:	2b00      	cmp	r3, #0
 8004970:	d00b      	beq.n	800498a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004972:	4b08      	ldr	r3, [pc, #32]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004974:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004978:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004982:	4904      	ldr	r1, [pc, #16]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004984:	4313      	orrs	r3, r2
 8004986:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800498a:	7cbb      	ldrb	r3, [r7, #18]
}
 800498c:	4618      	mov	r0, r3
 800498e:	3718      	adds	r7, #24
 8004990:	46bd      	mov	sp, r7
 8004992:	bd80      	pop	{r7, pc}
 8004994:	40021000 	.word	0x40021000

08004998 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b084      	sub	sp, #16
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
 80049a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80049a2:	2300      	movs	r3, #0
 80049a4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80049a6:	4b75      	ldr	r3, [pc, #468]	; (8004b7c <RCCEx_PLLSAI1_Config+0x1e4>)
 80049a8:	68db      	ldr	r3, [r3, #12]
 80049aa:	f003 0303 	and.w	r3, r3, #3
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d018      	beq.n	80049e4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80049b2:	4b72      	ldr	r3, [pc, #456]	; (8004b7c <RCCEx_PLLSAI1_Config+0x1e4>)
 80049b4:	68db      	ldr	r3, [r3, #12]
 80049b6:	f003 0203 	and.w	r2, r3, #3
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	429a      	cmp	r2, r3
 80049c0:	d10d      	bne.n	80049de <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
       ||
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d009      	beq.n	80049de <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80049ca:	4b6c      	ldr	r3, [pc, #432]	; (8004b7c <RCCEx_PLLSAI1_Config+0x1e4>)
 80049cc:	68db      	ldr	r3, [r3, #12]
 80049ce:	091b      	lsrs	r3, r3, #4
 80049d0:	f003 0307 	and.w	r3, r3, #7
 80049d4:	1c5a      	adds	r2, r3, #1
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	685b      	ldr	r3, [r3, #4]
       ||
 80049da:	429a      	cmp	r2, r3
 80049dc:	d047      	beq.n	8004a6e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80049de:	2301      	movs	r3, #1
 80049e0:	73fb      	strb	r3, [r7, #15]
 80049e2:	e044      	b.n	8004a6e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	2b03      	cmp	r3, #3
 80049ea:	d018      	beq.n	8004a1e <RCCEx_PLLSAI1_Config+0x86>
 80049ec:	2b03      	cmp	r3, #3
 80049ee:	d825      	bhi.n	8004a3c <RCCEx_PLLSAI1_Config+0xa4>
 80049f0:	2b01      	cmp	r3, #1
 80049f2:	d002      	beq.n	80049fa <RCCEx_PLLSAI1_Config+0x62>
 80049f4:	2b02      	cmp	r3, #2
 80049f6:	d009      	beq.n	8004a0c <RCCEx_PLLSAI1_Config+0x74>
 80049f8:	e020      	b.n	8004a3c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80049fa:	4b60      	ldr	r3, [pc, #384]	; (8004b7c <RCCEx_PLLSAI1_Config+0x1e4>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f003 0302 	and.w	r3, r3, #2
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d11d      	bne.n	8004a42 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004a06:	2301      	movs	r3, #1
 8004a08:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a0a:	e01a      	b.n	8004a42 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004a0c:	4b5b      	ldr	r3, [pc, #364]	; (8004b7c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d116      	bne.n	8004a46 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004a18:	2301      	movs	r3, #1
 8004a1a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a1c:	e013      	b.n	8004a46 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004a1e:	4b57      	ldr	r3, [pc, #348]	; (8004b7c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d10f      	bne.n	8004a4a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004a2a:	4b54      	ldr	r3, [pc, #336]	; (8004b7c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d109      	bne.n	8004a4a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004a36:	2301      	movs	r3, #1
 8004a38:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004a3a:	e006      	b.n	8004a4a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	73fb      	strb	r3, [r7, #15]
      break;
 8004a40:	e004      	b.n	8004a4c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004a42:	bf00      	nop
 8004a44:	e002      	b.n	8004a4c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004a46:	bf00      	nop
 8004a48:	e000      	b.n	8004a4c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004a4a:	bf00      	nop
    }

    if(status == HAL_OK)
 8004a4c:	7bfb      	ldrb	r3, [r7, #15]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d10d      	bne.n	8004a6e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004a52:	4b4a      	ldr	r3, [pc, #296]	; (8004b7c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a54:	68db      	ldr	r3, [r3, #12]
 8004a56:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6819      	ldr	r1, [r3, #0]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	685b      	ldr	r3, [r3, #4]
 8004a62:	3b01      	subs	r3, #1
 8004a64:	011b      	lsls	r3, r3, #4
 8004a66:	430b      	orrs	r3, r1
 8004a68:	4944      	ldr	r1, [pc, #272]	; (8004b7c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a6a:	4313      	orrs	r3, r2
 8004a6c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004a6e:	7bfb      	ldrb	r3, [r7, #15]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d17d      	bne.n	8004b70 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004a74:	4b41      	ldr	r3, [pc, #260]	; (8004b7c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	4a40      	ldr	r2, [pc, #256]	; (8004b7c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a7a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004a7e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a80:	f7fd fb0e 	bl	80020a0 <HAL_GetTick>
 8004a84:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004a86:	e009      	b.n	8004a9c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004a88:	f7fd fb0a 	bl	80020a0 <HAL_GetTick>
 8004a8c:	4602      	mov	r2, r0
 8004a8e:	68bb      	ldr	r3, [r7, #8]
 8004a90:	1ad3      	subs	r3, r2, r3
 8004a92:	2b02      	cmp	r3, #2
 8004a94:	d902      	bls.n	8004a9c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004a96:	2303      	movs	r3, #3
 8004a98:	73fb      	strb	r3, [r7, #15]
        break;
 8004a9a:	e005      	b.n	8004aa8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004a9c:	4b37      	ldr	r3, [pc, #220]	; (8004b7c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d1ef      	bne.n	8004a88 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004aa8:	7bfb      	ldrb	r3, [r7, #15]
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d160      	bne.n	8004b70 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d111      	bne.n	8004ad8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004ab4:	4b31      	ldr	r3, [pc, #196]	; (8004b7c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ab6:	691b      	ldr	r3, [r3, #16]
 8004ab8:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004abc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ac0:	687a      	ldr	r2, [r7, #4]
 8004ac2:	6892      	ldr	r2, [r2, #8]
 8004ac4:	0211      	lsls	r1, r2, #8
 8004ac6:	687a      	ldr	r2, [r7, #4]
 8004ac8:	68d2      	ldr	r2, [r2, #12]
 8004aca:	0912      	lsrs	r2, r2, #4
 8004acc:	0452      	lsls	r2, r2, #17
 8004ace:	430a      	orrs	r2, r1
 8004ad0:	492a      	ldr	r1, [pc, #168]	; (8004b7c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	610b      	str	r3, [r1, #16]
 8004ad6:	e027      	b.n	8004b28 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	2b01      	cmp	r3, #1
 8004adc:	d112      	bne.n	8004b04 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004ade:	4b27      	ldr	r3, [pc, #156]	; (8004b7c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ae0:	691b      	ldr	r3, [r3, #16]
 8004ae2:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004ae6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004aea:	687a      	ldr	r2, [r7, #4]
 8004aec:	6892      	ldr	r2, [r2, #8]
 8004aee:	0211      	lsls	r1, r2, #8
 8004af0:	687a      	ldr	r2, [r7, #4]
 8004af2:	6912      	ldr	r2, [r2, #16]
 8004af4:	0852      	lsrs	r2, r2, #1
 8004af6:	3a01      	subs	r2, #1
 8004af8:	0552      	lsls	r2, r2, #21
 8004afa:	430a      	orrs	r2, r1
 8004afc:	491f      	ldr	r1, [pc, #124]	; (8004b7c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004afe:	4313      	orrs	r3, r2
 8004b00:	610b      	str	r3, [r1, #16]
 8004b02:	e011      	b.n	8004b28 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004b04:	4b1d      	ldr	r3, [pc, #116]	; (8004b7c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b06:	691b      	ldr	r3, [r3, #16]
 8004b08:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004b0c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004b10:	687a      	ldr	r2, [r7, #4]
 8004b12:	6892      	ldr	r2, [r2, #8]
 8004b14:	0211      	lsls	r1, r2, #8
 8004b16:	687a      	ldr	r2, [r7, #4]
 8004b18:	6952      	ldr	r2, [r2, #20]
 8004b1a:	0852      	lsrs	r2, r2, #1
 8004b1c:	3a01      	subs	r2, #1
 8004b1e:	0652      	lsls	r2, r2, #25
 8004b20:	430a      	orrs	r2, r1
 8004b22:	4916      	ldr	r1, [pc, #88]	; (8004b7c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b24:	4313      	orrs	r3, r2
 8004b26:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004b28:	4b14      	ldr	r3, [pc, #80]	; (8004b7c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	4a13      	ldr	r2, [pc, #76]	; (8004b7c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b2e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004b32:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b34:	f7fd fab4 	bl	80020a0 <HAL_GetTick>
 8004b38:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004b3a:	e009      	b.n	8004b50 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004b3c:	f7fd fab0 	bl	80020a0 <HAL_GetTick>
 8004b40:	4602      	mov	r2, r0
 8004b42:	68bb      	ldr	r3, [r7, #8]
 8004b44:	1ad3      	subs	r3, r2, r3
 8004b46:	2b02      	cmp	r3, #2
 8004b48:	d902      	bls.n	8004b50 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004b4a:	2303      	movs	r3, #3
 8004b4c:	73fb      	strb	r3, [r7, #15]
          break;
 8004b4e:	e005      	b.n	8004b5c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004b50:	4b0a      	ldr	r3, [pc, #40]	; (8004b7c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d0ef      	beq.n	8004b3c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004b5c:	7bfb      	ldrb	r3, [r7, #15]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d106      	bne.n	8004b70 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004b62:	4b06      	ldr	r3, [pc, #24]	; (8004b7c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b64:	691a      	ldr	r2, [r3, #16]
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	699b      	ldr	r3, [r3, #24]
 8004b6a:	4904      	ldr	r1, [pc, #16]	; (8004b7c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b6c:	4313      	orrs	r3, r2
 8004b6e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004b70:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b72:	4618      	mov	r0, r3
 8004b74:	3710      	adds	r7, #16
 8004b76:	46bd      	mov	sp, r7
 8004b78:	bd80      	pop	{r7, pc}
 8004b7a:	bf00      	nop
 8004b7c:	40021000 	.word	0x40021000

08004b80 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b084      	sub	sp, #16
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
 8004b88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004b8e:	4b6a      	ldr	r3, [pc, #424]	; (8004d38 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b90:	68db      	ldr	r3, [r3, #12]
 8004b92:	f003 0303 	and.w	r3, r3, #3
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d018      	beq.n	8004bcc <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004b9a:	4b67      	ldr	r3, [pc, #412]	; (8004d38 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b9c:	68db      	ldr	r3, [r3, #12]
 8004b9e:	f003 0203 	and.w	r2, r3, #3
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	429a      	cmp	r2, r3
 8004ba8:	d10d      	bne.n	8004bc6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
       ||
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d009      	beq.n	8004bc6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004bb2:	4b61      	ldr	r3, [pc, #388]	; (8004d38 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004bb4:	68db      	ldr	r3, [r3, #12]
 8004bb6:	091b      	lsrs	r3, r3, #4
 8004bb8:	f003 0307 	and.w	r3, r3, #7
 8004bbc:	1c5a      	adds	r2, r3, #1
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	685b      	ldr	r3, [r3, #4]
       ||
 8004bc2:	429a      	cmp	r2, r3
 8004bc4:	d047      	beq.n	8004c56 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004bc6:	2301      	movs	r3, #1
 8004bc8:	73fb      	strb	r3, [r7, #15]
 8004bca:	e044      	b.n	8004c56 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	2b03      	cmp	r3, #3
 8004bd2:	d018      	beq.n	8004c06 <RCCEx_PLLSAI2_Config+0x86>
 8004bd4:	2b03      	cmp	r3, #3
 8004bd6:	d825      	bhi.n	8004c24 <RCCEx_PLLSAI2_Config+0xa4>
 8004bd8:	2b01      	cmp	r3, #1
 8004bda:	d002      	beq.n	8004be2 <RCCEx_PLLSAI2_Config+0x62>
 8004bdc:	2b02      	cmp	r3, #2
 8004bde:	d009      	beq.n	8004bf4 <RCCEx_PLLSAI2_Config+0x74>
 8004be0:	e020      	b.n	8004c24 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004be2:	4b55      	ldr	r3, [pc, #340]	; (8004d38 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f003 0302 	and.w	r3, r3, #2
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d11d      	bne.n	8004c2a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004bee:	2301      	movs	r3, #1
 8004bf0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004bf2:	e01a      	b.n	8004c2a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004bf4:	4b50      	ldr	r3, [pc, #320]	; (8004d38 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d116      	bne.n	8004c2e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004c00:	2301      	movs	r3, #1
 8004c02:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c04:	e013      	b.n	8004c2e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004c06:	4b4c      	ldr	r3, [pc, #304]	; (8004d38 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d10f      	bne.n	8004c32 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004c12:	4b49      	ldr	r3, [pc, #292]	; (8004d38 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d109      	bne.n	8004c32 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004c1e:	2301      	movs	r3, #1
 8004c20:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004c22:	e006      	b.n	8004c32 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004c24:	2301      	movs	r3, #1
 8004c26:	73fb      	strb	r3, [r7, #15]
      break;
 8004c28:	e004      	b.n	8004c34 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004c2a:	bf00      	nop
 8004c2c:	e002      	b.n	8004c34 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004c2e:	bf00      	nop
 8004c30:	e000      	b.n	8004c34 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004c32:	bf00      	nop
    }

    if(status == HAL_OK)
 8004c34:	7bfb      	ldrb	r3, [r7, #15]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d10d      	bne.n	8004c56 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004c3a:	4b3f      	ldr	r3, [pc, #252]	; (8004d38 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c3c:	68db      	ldr	r3, [r3, #12]
 8004c3e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6819      	ldr	r1, [r3, #0]
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	3b01      	subs	r3, #1
 8004c4c:	011b      	lsls	r3, r3, #4
 8004c4e:	430b      	orrs	r3, r1
 8004c50:	4939      	ldr	r1, [pc, #228]	; (8004d38 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c52:	4313      	orrs	r3, r2
 8004c54:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004c56:	7bfb      	ldrb	r3, [r7, #15]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d167      	bne.n	8004d2c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004c5c:	4b36      	ldr	r3, [pc, #216]	; (8004d38 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	4a35      	ldr	r2, [pc, #212]	; (8004d38 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c62:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004c66:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c68:	f7fd fa1a 	bl	80020a0 <HAL_GetTick>
 8004c6c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004c6e:	e009      	b.n	8004c84 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004c70:	f7fd fa16 	bl	80020a0 <HAL_GetTick>
 8004c74:	4602      	mov	r2, r0
 8004c76:	68bb      	ldr	r3, [r7, #8]
 8004c78:	1ad3      	subs	r3, r2, r3
 8004c7a:	2b02      	cmp	r3, #2
 8004c7c:	d902      	bls.n	8004c84 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004c7e:	2303      	movs	r3, #3
 8004c80:	73fb      	strb	r3, [r7, #15]
        break;
 8004c82:	e005      	b.n	8004c90 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004c84:	4b2c      	ldr	r3, [pc, #176]	; (8004d38 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d1ef      	bne.n	8004c70 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004c90:	7bfb      	ldrb	r3, [r7, #15]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d14a      	bne.n	8004d2c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d111      	bne.n	8004cc0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004c9c:	4b26      	ldr	r3, [pc, #152]	; (8004d38 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c9e:	695b      	ldr	r3, [r3, #20]
 8004ca0:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004ca4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ca8:	687a      	ldr	r2, [r7, #4]
 8004caa:	6892      	ldr	r2, [r2, #8]
 8004cac:	0211      	lsls	r1, r2, #8
 8004cae:	687a      	ldr	r2, [r7, #4]
 8004cb0:	68d2      	ldr	r2, [r2, #12]
 8004cb2:	0912      	lsrs	r2, r2, #4
 8004cb4:	0452      	lsls	r2, r2, #17
 8004cb6:	430a      	orrs	r2, r1
 8004cb8:	491f      	ldr	r1, [pc, #124]	; (8004d38 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004cba:	4313      	orrs	r3, r2
 8004cbc:	614b      	str	r3, [r1, #20]
 8004cbe:	e011      	b.n	8004ce4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004cc0:	4b1d      	ldr	r3, [pc, #116]	; (8004d38 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004cc2:	695b      	ldr	r3, [r3, #20]
 8004cc4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004cc8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004ccc:	687a      	ldr	r2, [r7, #4]
 8004cce:	6892      	ldr	r2, [r2, #8]
 8004cd0:	0211      	lsls	r1, r2, #8
 8004cd2:	687a      	ldr	r2, [r7, #4]
 8004cd4:	6912      	ldr	r2, [r2, #16]
 8004cd6:	0852      	lsrs	r2, r2, #1
 8004cd8:	3a01      	subs	r2, #1
 8004cda:	0652      	lsls	r2, r2, #25
 8004cdc:	430a      	orrs	r2, r1
 8004cde:	4916      	ldr	r1, [pc, #88]	; (8004d38 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ce0:	4313      	orrs	r3, r2
 8004ce2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004ce4:	4b14      	ldr	r3, [pc, #80]	; (8004d38 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	4a13      	ldr	r2, [pc, #76]	; (8004d38 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004cea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004cee:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cf0:	f7fd f9d6 	bl	80020a0 <HAL_GetTick>
 8004cf4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004cf6:	e009      	b.n	8004d0c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004cf8:	f7fd f9d2 	bl	80020a0 <HAL_GetTick>
 8004cfc:	4602      	mov	r2, r0
 8004cfe:	68bb      	ldr	r3, [r7, #8]
 8004d00:	1ad3      	subs	r3, r2, r3
 8004d02:	2b02      	cmp	r3, #2
 8004d04:	d902      	bls.n	8004d0c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004d06:	2303      	movs	r3, #3
 8004d08:	73fb      	strb	r3, [r7, #15]
          break;
 8004d0a:	e005      	b.n	8004d18 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004d0c:	4b0a      	ldr	r3, [pc, #40]	; (8004d38 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d0ef      	beq.n	8004cf8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004d18:	7bfb      	ldrb	r3, [r7, #15]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d106      	bne.n	8004d2c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004d1e:	4b06      	ldr	r3, [pc, #24]	; (8004d38 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d20:	695a      	ldr	r2, [r3, #20]
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	695b      	ldr	r3, [r3, #20]
 8004d26:	4904      	ldr	r1, [pc, #16]	; (8004d38 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d28:	4313      	orrs	r3, r2
 8004d2a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004d2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d2e:	4618      	mov	r0, r3
 8004d30:	3710      	adds	r7, #16
 8004d32:	46bd      	mov	sp, r7
 8004d34:	bd80      	pop	{r7, pc}
 8004d36:	bf00      	nop
 8004d38:	40021000 	.word	0x40021000

08004d3c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	b084      	sub	sp, #16
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d101      	bne.n	8004d4e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004d4a:	2301      	movs	r3, #1
 8004d4c:	e095      	b.n	8004e7a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d108      	bne.n	8004d68 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	685b      	ldr	r3, [r3, #4]
 8004d5a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004d5e:	d009      	beq.n	8004d74 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2200      	movs	r2, #0
 8004d64:	61da      	str	r2, [r3, #28]
 8004d66:	e005      	b.n	8004d74 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2200      	movs	r2, #0
 8004d72:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2200      	movs	r2, #0
 8004d78:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004d80:	b2db      	uxtb	r3, r3
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d106      	bne.n	8004d94 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2200      	movs	r2, #0
 8004d8a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004d8e:	6878      	ldr	r0, [r7, #4]
 8004d90:	f7fc fe38 	bl	8001a04 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2202      	movs	r2, #2
 8004d98:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	681a      	ldr	r2, [r3, #0]
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004daa:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	68db      	ldr	r3, [r3, #12]
 8004db0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004db4:	d902      	bls.n	8004dbc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004db6:	2300      	movs	r3, #0
 8004db8:	60fb      	str	r3, [r7, #12]
 8004dba:	e002      	b.n	8004dc2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004dbc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004dc0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	68db      	ldr	r3, [r3, #12]
 8004dc6:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004dca:	d007      	beq.n	8004ddc <HAL_SPI_Init+0xa0>
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	68db      	ldr	r3, [r3, #12]
 8004dd0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004dd4:	d002      	beq.n	8004ddc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2200      	movs	r2, #0
 8004dda:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	685b      	ldr	r3, [r3, #4]
 8004de0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	689b      	ldr	r3, [r3, #8]
 8004de8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004dec:	431a      	orrs	r2, r3
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	691b      	ldr	r3, [r3, #16]
 8004df2:	f003 0302 	and.w	r3, r3, #2
 8004df6:	431a      	orrs	r2, r3
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	695b      	ldr	r3, [r3, #20]
 8004dfc:	f003 0301 	and.w	r3, r3, #1
 8004e00:	431a      	orrs	r2, r3
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	699b      	ldr	r3, [r3, #24]
 8004e06:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004e0a:	431a      	orrs	r2, r3
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	69db      	ldr	r3, [r3, #28]
 8004e10:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004e14:	431a      	orrs	r2, r3
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6a1b      	ldr	r3, [r3, #32]
 8004e1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e1e:	ea42 0103 	orr.w	r1, r2, r3
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e26:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	430a      	orrs	r2, r1
 8004e30:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	699b      	ldr	r3, [r3, #24]
 8004e36:	0c1b      	lsrs	r3, r3, #16
 8004e38:	f003 0204 	and.w	r2, r3, #4
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e40:	f003 0310 	and.w	r3, r3, #16
 8004e44:	431a      	orrs	r2, r3
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e4a:	f003 0308 	and.w	r3, r3, #8
 8004e4e:	431a      	orrs	r2, r3
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	68db      	ldr	r3, [r3, #12]
 8004e54:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004e58:	ea42 0103 	orr.w	r1, r2, r3
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	430a      	orrs	r2, r1
 8004e68:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2201      	movs	r2, #1
 8004e74:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8004e78:	2300      	movs	r3, #0
}
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	3710      	adds	r7, #16
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	bd80      	pop	{r7, pc}

08004e82 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e82:	b580      	push	{r7, lr}
 8004e84:	b088      	sub	sp, #32
 8004e86:	af00      	add	r7, sp, #0
 8004e88:	60f8      	str	r0, [r7, #12]
 8004e8a:	60b9      	str	r1, [r7, #8]
 8004e8c:	603b      	str	r3, [r7, #0]
 8004e8e:	4613      	mov	r3, r2
 8004e90:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004e92:	2300      	movs	r3, #0
 8004e94:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004e9c:	2b01      	cmp	r3, #1
 8004e9e:	d101      	bne.n	8004ea4 <HAL_SPI_Transmit+0x22>
 8004ea0:	2302      	movs	r3, #2
 8004ea2:	e15f      	b.n	8005164 <HAL_SPI_Transmit+0x2e2>
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	2201      	movs	r2, #1
 8004ea8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004eac:	f7fd f8f8 	bl	80020a0 <HAL_GetTick>
 8004eb0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004eb2:	88fb      	ldrh	r3, [r7, #6]
 8004eb4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004ebc:	b2db      	uxtb	r3, r3
 8004ebe:	2b01      	cmp	r3, #1
 8004ec0:	d002      	beq.n	8004ec8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004ec2:	2302      	movs	r3, #2
 8004ec4:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004ec6:	e148      	b.n	800515a <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8004ec8:	68bb      	ldr	r3, [r7, #8]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d002      	beq.n	8004ed4 <HAL_SPI_Transmit+0x52>
 8004ece:	88fb      	ldrh	r3, [r7, #6]
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d102      	bne.n	8004eda <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004ed4:	2301      	movs	r3, #1
 8004ed6:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004ed8:	e13f      	b.n	800515a <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	2203      	movs	r2, #3
 8004ede:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	68ba      	ldr	r2, [r7, #8]
 8004eec:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	88fa      	ldrh	r2, [r7, #6]
 8004ef2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	88fa      	ldrh	r2, [r7, #6]
 8004ef8:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	2200      	movs	r2, #0
 8004efe:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	2200      	movs	r2, #0
 8004f04:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	2200      	movs	r2, #0
 8004f14:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	689b      	ldr	r3, [r3, #8]
 8004f20:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f24:	d10f      	bne.n	8004f46 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	681a      	ldr	r2, [r3, #0]
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f34:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	681a      	ldr	r2, [r3, #0]
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004f44:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f50:	2b40      	cmp	r3, #64	; 0x40
 8004f52:	d007      	beq.n	8004f64 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	681a      	ldr	r2, [r3, #0]
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004f62:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	68db      	ldr	r3, [r3, #12]
 8004f68:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004f6c:	d94f      	bls.n	800500e <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	685b      	ldr	r3, [r3, #4]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d002      	beq.n	8004f7c <HAL_SPI_Transmit+0xfa>
 8004f76:	8afb      	ldrh	r3, [r7, #22]
 8004f78:	2b01      	cmp	r3, #1
 8004f7a:	d142      	bne.n	8005002 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f80:	881a      	ldrh	r2, [r3, #0]
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f8c:	1c9a      	adds	r2, r3, #2
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f96:	b29b      	uxth	r3, r3
 8004f98:	3b01      	subs	r3, #1
 8004f9a:	b29a      	uxth	r2, r3
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004fa0:	e02f      	b.n	8005002 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	689b      	ldr	r3, [r3, #8]
 8004fa8:	f003 0302 	and.w	r3, r3, #2
 8004fac:	2b02      	cmp	r3, #2
 8004fae:	d112      	bne.n	8004fd6 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fb4:	881a      	ldrh	r2, [r3, #0]
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fc0:	1c9a      	adds	r2, r3, #2
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004fca:	b29b      	uxth	r3, r3
 8004fcc:	3b01      	subs	r3, #1
 8004fce:	b29a      	uxth	r2, r3
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004fd4:	e015      	b.n	8005002 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004fd6:	f7fd f863 	bl	80020a0 <HAL_GetTick>
 8004fda:	4602      	mov	r2, r0
 8004fdc:	69bb      	ldr	r3, [r7, #24]
 8004fde:	1ad3      	subs	r3, r2, r3
 8004fe0:	683a      	ldr	r2, [r7, #0]
 8004fe2:	429a      	cmp	r2, r3
 8004fe4:	d803      	bhi.n	8004fee <HAL_SPI_Transmit+0x16c>
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fec:	d102      	bne.n	8004ff4 <HAL_SPI_Transmit+0x172>
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d106      	bne.n	8005002 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8004ff4:	2303      	movs	r3, #3
 8004ff6:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	2201      	movs	r2, #1
 8004ffc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 8005000:	e0ab      	b.n	800515a <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005006:	b29b      	uxth	r3, r3
 8005008:	2b00      	cmp	r3, #0
 800500a:	d1ca      	bne.n	8004fa2 <HAL_SPI_Transmit+0x120>
 800500c:	e080      	b.n	8005110 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	685b      	ldr	r3, [r3, #4]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d002      	beq.n	800501c <HAL_SPI_Transmit+0x19a>
 8005016:	8afb      	ldrh	r3, [r7, #22]
 8005018:	2b01      	cmp	r3, #1
 800501a:	d174      	bne.n	8005106 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005020:	b29b      	uxth	r3, r3
 8005022:	2b01      	cmp	r3, #1
 8005024:	d912      	bls.n	800504c <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800502a:	881a      	ldrh	r2, [r3, #0]
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005036:	1c9a      	adds	r2, r3, #2
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005040:	b29b      	uxth	r3, r3
 8005042:	3b02      	subs	r3, #2
 8005044:	b29a      	uxth	r2, r3
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	87da      	strh	r2, [r3, #62]	; 0x3e
 800504a:	e05c      	b.n	8005106 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	330c      	adds	r3, #12
 8005056:	7812      	ldrb	r2, [r2, #0]
 8005058:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800505e:	1c5a      	adds	r2, r3, #1
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005068:	b29b      	uxth	r3, r3
 800506a:	3b01      	subs	r3, #1
 800506c:	b29a      	uxth	r2, r3
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005072:	e048      	b.n	8005106 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	689b      	ldr	r3, [r3, #8]
 800507a:	f003 0302 	and.w	r3, r3, #2
 800507e:	2b02      	cmp	r3, #2
 8005080:	d12b      	bne.n	80050da <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005086:	b29b      	uxth	r3, r3
 8005088:	2b01      	cmp	r3, #1
 800508a:	d912      	bls.n	80050b2 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005090:	881a      	ldrh	r2, [r3, #0]
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800509c:	1c9a      	adds	r2, r3, #2
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050a6:	b29b      	uxth	r3, r3
 80050a8:	3b02      	subs	r3, #2
 80050aa:	b29a      	uxth	r2, r3
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	87da      	strh	r2, [r3, #62]	; 0x3e
 80050b0:	e029      	b.n	8005106 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	330c      	adds	r3, #12
 80050bc:	7812      	ldrb	r2, [r2, #0]
 80050be:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050c4:	1c5a      	adds	r2, r3, #1
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050ce:	b29b      	uxth	r3, r3
 80050d0:	3b01      	subs	r3, #1
 80050d2:	b29a      	uxth	r2, r3
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80050d8:	e015      	b.n	8005106 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80050da:	f7fc ffe1 	bl	80020a0 <HAL_GetTick>
 80050de:	4602      	mov	r2, r0
 80050e0:	69bb      	ldr	r3, [r7, #24]
 80050e2:	1ad3      	subs	r3, r2, r3
 80050e4:	683a      	ldr	r2, [r7, #0]
 80050e6:	429a      	cmp	r2, r3
 80050e8:	d803      	bhi.n	80050f2 <HAL_SPI_Transmit+0x270>
 80050ea:	683b      	ldr	r3, [r7, #0]
 80050ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050f0:	d102      	bne.n	80050f8 <HAL_SPI_Transmit+0x276>
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d106      	bne.n	8005106 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 80050f8:	2303      	movs	r3, #3
 80050fa:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	2201      	movs	r2, #1
 8005100:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 8005104:	e029      	b.n	800515a <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800510a:	b29b      	uxth	r3, r3
 800510c:	2b00      	cmp	r3, #0
 800510e:	d1b1      	bne.n	8005074 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005110:	69ba      	ldr	r2, [r7, #24]
 8005112:	6839      	ldr	r1, [r7, #0]
 8005114:	68f8      	ldr	r0, [r7, #12]
 8005116:	f000 facd 	bl	80056b4 <SPI_EndRxTxTransaction>
 800511a:	4603      	mov	r3, r0
 800511c:	2b00      	cmp	r3, #0
 800511e:	d002      	beq.n	8005126 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	2220      	movs	r2, #32
 8005124:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	689b      	ldr	r3, [r3, #8]
 800512a:	2b00      	cmp	r3, #0
 800512c:	d10a      	bne.n	8005144 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800512e:	2300      	movs	r3, #0
 8005130:	613b      	str	r3, [r7, #16]
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	68db      	ldr	r3, [r3, #12]
 8005138:	613b      	str	r3, [r7, #16]
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	689b      	ldr	r3, [r3, #8]
 8005140:	613b      	str	r3, [r7, #16]
 8005142:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005148:	2b00      	cmp	r3, #0
 800514a:	d002      	beq.n	8005152 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 800514c:	2301      	movs	r3, #1
 800514e:	77fb      	strb	r3, [r7, #31]
 8005150:	e003      	b.n	800515a <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	2201      	movs	r2, #1
 8005156:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	2200      	movs	r2, #0
 800515e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005162:	7ffb      	ldrb	r3, [r7, #31]
}
 8005164:	4618      	mov	r0, r3
 8005166:	3720      	adds	r7, #32
 8005168:	46bd      	mov	sp, r7
 800516a:	bd80      	pop	{r7, pc}

0800516c <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800516c:	b580      	push	{r7, lr}
 800516e:	b086      	sub	sp, #24
 8005170:	af00      	add	r7, sp, #0
 8005172:	60f8      	str	r0, [r7, #12]
 8005174:	60b9      	str	r1, [r7, #8]
 8005176:	4613      	mov	r3, r2
 8005178:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800517a:	2300      	movs	r3, #0
 800517c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005184:	2b01      	cmp	r3, #1
 8005186:	d101      	bne.n	800518c <HAL_SPI_Transmit_DMA+0x20>
 8005188:	2302      	movs	r3, #2
 800518a:	e0d4      	b.n	8005336 <HAL_SPI_Transmit_DMA+0x1ca>
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	2201      	movs	r2, #1
 8005190:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800519a:	b2db      	uxtb	r3, r3
 800519c:	2b01      	cmp	r3, #1
 800519e:	d002      	beq.n	80051a6 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 80051a0:	2302      	movs	r3, #2
 80051a2:	75fb      	strb	r3, [r7, #23]
    goto error;
 80051a4:	e0c2      	b.n	800532c <HAL_SPI_Transmit_DMA+0x1c0>
  }

  if ((pData == NULL) || (Size == 0U))
 80051a6:	68bb      	ldr	r3, [r7, #8]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d002      	beq.n	80051b2 <HAL_SPI_Transmit_DMA+0x46>
 80051ac:	88fb      	ldrh	r3, [r7, #6]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d102      	bne.n	80051b8 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 80051b2:	2301      	movs	r3, #1
 80051b4:	75fb      	strb	r3, [r7, #23]
    goto error;
 80051b6:	e0b9      	b.n	800532c <HAL_SPI_Transmit_DMA+0x1c0>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	2203      	movs	r2, #3
 80051bc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	2200      	movs	r2, #0
 80051c4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	68ba      	ldr	r2, [r7, #8]
 80051ca:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	88fa      	ldrh	r2, [r7, #6]
 80051d0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	88fa      	ldrh	r2, [r7, #6]
 80051d6:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	2200      	movs	r2, #0
 80051dc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	2200      	movs	r2, #0
 80051e2:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	2200      	movs	r2, #0
 80051e8:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->RxXferSize  = 0U;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	2200      	movs	r2, #0
 80051ee:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	2200      	movs	r2, #0
 80051f6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	689b      	ldr	r3, [r3, #8]
 80051fe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005202:	d10f      	bne.n	8005224 <HAL_SPI_Transmit_DMA+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	681a      	ldr	r2, [r3, #0]
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005212:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	681a      	ldr	r2, [r3, #0]
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005222:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005228:	4a45      	ldr	r2, [pc, #276]	; (8005340 <HAL_SPI_Transmit_DMA+0x1d4>)
 800522a:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005230:	4a44      	ldr	r2, [pc, #272]	; (8005344 <HAL_SPI_Transmit_DMA+0x1d8>)
 8005232:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005238:	4a43      	ldr	r2, [pc, #268]	; (8005348 <HAL_SPI_Transmit_DMA+0x1dc>)
 800523a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005240:	2200      	movs	r2, #0
 8005242:	639a      	str	r2, [r3, #56]	; 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	685a      	ldr	r2, [r3, #4]
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005252:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	68db      	ldr	r3, [r3, #12]
 8005258:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800525c:	d82d      	bhi.n	80052ba <HAL_SPI_Transmit_DMA+0x14e>
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005262:	699b      	ldr	r3, [r3, #24]
 8005264:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005268:	d127      	bne.n	80052ba <HAL_SPI_Transmit_DMA+0x14e>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800526e:	b29b      	uxth	r3, r3
 8005270:	f003 0301 	and.w	r3, r3, #1
 8005274:	2b00      	cmp	r3, #0
 8005276:	d10f      	bne.n	8005298 <HAL_SPI_Transmit_DMA+0x12c>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	685a      	ldr	r2, [r3, #4]
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005286:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800528c:	b29b      	uxth	r3, r3
 800528e:	085b      	lsrs	r3, r3, #1
 8005290:	b29a      	uxth	r2, r3
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005296:	e010      	b.n	80052ba <HAL_SPI_Transmit_DMA+0x14e>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	685a      	ldr	r2, [r3, #4]
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80052a6:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052ac:	b29b      	uxth	r3, r3
 80052ae:	085b      	lsrs	r3, r3, #1
 80052b0:	b29b      	uxth	r3, r3
 80052b2:	3301      	adds	r3, #1
 80052b4:	b29a      	uxth	r2, r3
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	6d58      	ldr	r0, [r3, #84]	; 0x54
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052c2:	4619      	mov	r1, r3
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	330c      	adds	r3, #12
 80052ca:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052d0:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80052d2:	f7fd f8df 	bl	8002494 <HAL_DMA_Start_IT>
 80052d6:	4603      	mov	r3, r0
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d008      	beq.n	80052ee <HAL_SPI_Transmit_DMA+0x182>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80052e0:	f043 0210 	orr.w	r2, r3, #16
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 80052e8:	2301      	movs	r3, #1
 80052ea:	75fb      	strb	r3, [r7, #23]

    goto error;
 80052ec:	e01e      	b.n	800532c <HAL_SPI_Transmit_DMA+0x1c0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052f8:	2b40      	cmp	r3, #64	; 0x40
 80052fa:	d007      	beq.n	800530c <HAL_SPI_Transmit_DMA+0x1a0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	681a      	ldr	r2, [r3, #0]
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800530a:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	685a      	ldr	r2, [r3, #4]
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f042 0220 	orr.w	r2, r2, #32
 800531a:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	685a      	ldr	r2, [r3, #4]
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f042 0202 	orr.w	r2, r2, #2
 800532a:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	2200      	movs	r2, #0
 8005330:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005334:	7dfb      	ldrb	r3, [r7, #23]
}
 8005336:	4618      	mov	r0, r3
 8005338:	3718      	adds	r7, #24
 800533a:	46bd      	mov	sp, r7
 800533c:	bd80      	pop	{r7, pc}
 800533e:	bf00      	nop
 8005340:	0800541b 	.word	0x0800541b
 8005344:	08005375 	.word	0x08005375
 8005348:	08005437 	.word	0x08005437

0800534c <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800534c:	b480      	push	{r7}
 800534e:	b083      	sub	sp, #12
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8005354:	bf00      	nop
 8005356:	370c      	adds	r7, #12
 8005358:	46bd      	mov	sp, r7
 800535a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535e:	4770      	bx	lr

08005360 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005360:	b480      	push	{r7}
 8005362:	b083      	sub	sp, #12
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005368:	bf00      	nop
 800536a:	370c      	adds	r7, #12
 800536c:	46bd      	mov	sp, r7
 800536e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005372:	4770      	bx	lr

08005374 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	b086      	sub	sp, #24
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005380:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005382:	f7fc fe8d 	bl	80020a0 <HAL_GetTick>
 8005386:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f003 0320 	and.w	r3, r3, #32
 8005392:	2b20      	cmp	r3, #32
 8005394:	d03b      	beq.n	800540e <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005396:	697b      	ldr	r3, [r7, #20]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	685a      	ldr	r2, [r3, #4]
 800539c:	697b      	ldr	r3, [r7, #20]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f022 0220 	bic.w	r2, r2, #32
 80053a4:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80053a6:	697b      	ldr	r3, [r7, #20]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	685a      	ldr	r2, [r3, #4]
 80053ac:	697b      	ldr	r3, [r7, #20]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f022 0202 	bic.w	r2, r2, #2
 80053b4:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80053b6:	693a      	ldr	r2, [r7, #16]
 80053b8:	2164      	movs	r1, #100	; 0x64
 80053ba:	6978      	ldr	r0, [r7, #20]
 80053bc:	f000 f97a 	bl	80056b4 <SPI_EndRxTxTransaction>
 80053c0:	4603      	mov	r3, r0
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d005      	beq.n	80053d2 <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80053c6:	697b      	ldr	r3, [r7, #20]
 80053c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053ca:	f043 0220 	orr.w	r2, r3, #32
 80053ce:	697b      	ldr	r3, [r7, #20]
 80053d0:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80053d2:	697b      	ldr	r3, [r7, #20]
 80053d4:	689b      	ldr	r3, [r3, #8]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d10a      	bne.n	80053f0 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80053da:	2300      	movs	r3, #0
 80053dc:	60fb      	str	r3, [r7, #12]
 80053de:	697b      	ldr	r3, [r7, #20]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	68db      	ldr	r3, [r3, #12]
 80053e4:	60fb      	str	r3, [r7, #12]
 80053e6:	697b      	ldr	r3, [r7, #20]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	689b      	ldr	r3, [r3, #8]
 80053ec:	60fb      	str	r3, [r7, #12]
 80053ee:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 80053f0:	697b      	ldr	r3, [r7, #20]
 80053f2:	2200      	movs	r2, #0
 80053f4:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 80053f6:	697b      	ldr	r3, [r7, #20]
 80053f8:	2201      	movs	r2, #1
 80053fa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80053fe:	697b      	ldr	r3, [r7, #20]
 8005400:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005402:	2b00      	cmp	r3, #0
 8005404:	d003      	beq.n	800540e <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005406:	6978      	ldr	r0, [r7, #20]
 8005408:	f7ff ffaa 	bl	8005360 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800540c:	e002      	b.n	8005414 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800540e:	6978      	ldr	r0, [r7, #20]
 8005410:	f7fc f984 	bl	800171c <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005414:	3718      	adds	r7, #24
 8005416:	46bd      	mov	sp, r7
 8005418:	bd80      	pop	{r7, pc}

0800541a <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800541a:	b580      	push	{r7, lr}
 800541c:	b084      	sub	sp, #16
 800541e:	af00      	add	r7, sp, #0
 8005420:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005426:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8005428:	68f8      	ldr	r0, [r7, #12]
 800542a:	f7ff ff8f 	bl	800534c <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800542e:	bf00      	nop
 8005430:	3710      	adds	r7, #16
 8005432:	46bd      	mov	sp, r7
 8005434:	bd80      	pop	{r7, pc}

08005436 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8005436:	b580      	push	{r7, lr}
 8005438:	b084      	sub	sp, #16
 800543a:	af00      	add	r7, sp, #0
 800543c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005442:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	685a      	ldr	r2, [r3, #4]
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f022 0203 	bic.w	r2, r2, #3
 8005452:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005458:	f043 0210 	orr.w	r2, r3, #16
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	2201      	movs	r2, #1
 8005464:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005468:	68f8      	ldr	r0, [r7, #12]
 800546a:	f7ff ff79 	bl	8005360 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800546e:	bf00      	nop
 8005470:	3710      	adds	r7, #16
 8005472:	46bd      	mov	sp, r7
 8005474:	bd80      	pop	{r7, pc}
	...

08005478 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005478:	b580      	push	{r7, lr}
 800547a:	b088      	sub	sp, #32
 800547c:	af00      	add	r7, sp, #0
 800547e:	60f8      	str	r0, [r7, #12]
 8005480:	60b9      	str	r1, [r7, #8]
 8005482:	603b      	str	r3, [r7, #0]
 8005484:	4613      	mov	r3, r2
 8005486:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005488:	f7fc fe0a 	bl	80020a0 <HAL_GetTick>
 800548c:	4602      	mov	r2, r0
 800548e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005490:	1a9b      	subs	r3, r3, r2
 8005492:	683a      	ldr	r2, [r7, #0]
 8005494:	4413      	add	r3, r2
 8005496:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005498:	f7fc fe02 	bl	80020a0 <HAL_GetTick>
 800549c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800549e:	4b39      	ldr	r3, [pc, #228]	; (8005584 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	015b      	lsls	r3, r3, #5
 80054a4:	0d1b      	lsrs	r3, r3, #20
 80054a6:	69fa      	ldr	r2, [r7, #28]
 80054a8:	fb02 f303 	mul.w	r3, r2, r3
 80054ac:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80054ae:	e054      	b.n	800555a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80054b0:	683b      	ldr	r3, [r7, #0]
 80054b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054b6:	d050      	beq.n	800555a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80054b8:	f7fc fdf2 	bl	80020a0 <HAL_GetTick>
 80054bc:	4602      	mov	r2, r0
 80054be:	69bb      	ldr	r3, [r7, #24]
 80054c0:	1ad3      	subs	r3, r2, r3
 80054c2:	69fa      	ldr	r2, [r7, #28]
 80054c4:	429a      	cmp	r2, r3
 80054c6:	d902      	bls.n	80054ce <SPI_WaitFlagStateUntilTimeout+0x56>
 80054c8:	69fb      	ldr	r3, [r7, #28]
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d13d      	bne.n	800554a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	685a      	ldr	r2, [r3, #4]
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80054dc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	685b      	ldr	r3, [r3, #4]
 80054e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80054e6:	d111      	bne.n	800550c <SPI_WaitFlagStateUntilTimeout+0x94>
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	689b      	ldr	r3, [r3, #8]
 80054ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80054f0:	d004      	beq.n	80054fc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	689b      	ldr	r3, [r3, #8]
 80054f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054fa:	d107      	bne.n	800550c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	681a      	ldr	r2, [r3, #0]
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800550a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005510:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005514:	d10f      	bne.n	8005536 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	681a      	ldr	r2, [r3, #0]
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005524:	601a      	str	r2, [r3, #0]
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	681a      	ldr	r2, [r3, #0]
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005534:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	2201      	movs	r2, #1
 800553a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	2200      	movs	r2, #0
 8005542:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005546:	2303      	movs	r3, #3
 8005548:	e017      	b.n	800557a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800554a:	697b      	ldr	r3, [r7, #20]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d101      	bne.n	8005554 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005550:	2300      	movs	r3, #0
 8005552:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005554:	697b      	ldr	r3, [r7, #20]
 8005556:	3b01      	subs	r3, #1
 8005558:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	689a      	ldr	r2, [r3, #8]
 8005560:	68bb      	ldr	r3, [r7, #8]
 8005562:	4013      	ands	r3, r2
 8005564:	68ba      	ldr	r2, [r7, #8]
 8005566:	429a      	cmp	r2, r3
 8005568:	bf0c      	ite	eq
 800556a:	2301      	moveq	r3, #1
 800556c:	2300      	movne	r3, #0
 800556e:	b2db      	uxtb	r3, r3
 8005570:	461a      	mov	r2, r3
 8005572:	79fb      	ldrb	r3, [r7, #7]
 8005574:	429a      	cmp	r2, r3
 8005576:	d19b      	bne.n	80054b0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005578:	2300      	movs	r3, #0
}
 800557a:	4618      	mov	r0, r3
 800557c:	3720      	adds	r7, #32
 800557e:	46bd      	mov	sp, r7
 8005580:	bd80      	pop	{r7, pc}
 8005582:	bf00      	nop
 8005584:	20000000 	.word	0x20000000

08005588 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005588:	b580      	push	{r7, lr}
 800558a:	b08a      	sub	sp, #40	; 0x28
 800558c:	af00      	add	r7, sp, #0
 800558e:	60f8      	str	r0, [r7, #12]
 8005590:	60b9      	str	r1, [r7, #8]
 8005592:	607a      	str	r2, [r7, #4]
 8005594:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005596:	2300      	movs	r3, #0
 8005598:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800559a:	f7fc fd81 	bl	80020a0 <HAL_GetTick>
 800559e:	4602      	mov	r2, r0
 80055a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055a2:	1a9b      	subs	r3, r3, r2
 80055a4:	683a      	ldr	r2, [r7, #0]
 80055a6:	4413      	add	r3, r2
 80055a8:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80055aa:	f7fc fd79 	bl	80020a0 <HAL_GetTick>
 80055ae:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	330c      	adds	r3, #12
 80055b6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80055b8:	4b3d      	ldr	r3, [pc, #244]	; (80056b0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80055ba:	681a      	ldr	r2, [r3, #0]
 80055bc:	4613      	mov	r3, r2
 80055be:	009b      	lsls	r3, r3, #2
 80055c0:	4413      	add	r3, r2
 80055c2:	00da      	lsls	r2, r3, #3
 80055c4:	1ad3      	subs	r3, r2, r3
 80055c6:	0d1b      	lsrs	r3, r3, #20
 80055c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80055ca:	fb02 f303 	mul.w	r3, r2, r3
 80055ce:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80055d0:	e060      	b.n	8005694 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80055d2:	68bb      	ldr	r3, [r7, #8]
 80055d4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80055d8:	d107      	bne.n	80055ea <SPI_WaitFifoStateUntilTimeout+0x62>
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d104      	bne.n	80055ea <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80055e0:	69fb      	ldr	r3, [r7, #28]
 80055e2:	781b      	ldrb	r3, [r3, #0]
 80055e4:	b2db      	uxtb	r3, r3
 80055e6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80055e8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80055ea:	683b      	ldr	r3, [r7, #0]
 80055ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055f0:	d050      	beq.n	8005694 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80055f2:	f7fc fd55 	bl	80020a0 <HAL_GetTick>
 80055f6:	4602      	mov	r2, r0
 80055f8:	6a3b      	ldr	r3, [r7, #32]
 80055fa:	1ad3      	subs	r3, r2, r3
 80055fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80055fe:	429a      	cmp	r2, r3
 8005600:	d902      	bls.n	8005608 <SPI_WaitFifoStateUntilTimeout+0x80>
 8005602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005604:	2b00      	cmp	r3, #0
 8005606:	d13d      	bne.n	8005684 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	685a      	ldr	r2, [r3, #4]
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005616:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	685b      	ldr	r3, [r3, #4]
 800561c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005620:	d111      	bne.n	8005646 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	689b      	ldr	r3, [r3, #8]
 8005626:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800562a:	d004      	beq.n	8005636 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	689b      	ldr	r3, [r3, #8]
 8005630:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005634:	d107      	bne.n	8005646 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	681a      	ldr	r2, [r3, #0]
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005644:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800564a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800564e:	d10f      	bne.n	8005670 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	681a      	ldr	r2, [r3, #0]
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800565e:	601a      	str	r2, [r3, #0]
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	681a      	ldr	r2, [r3, #0]
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800566e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	2201      	movs	r2, #1
 8005674:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	2200      	movs	r2, #0
 800567c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005680:	2303      	movs	r3, #3
 8005682:	e010      	b.n	80056a6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005684:	69bb      	ldr	r3, [r7, #24]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d101      	bne.n	800568e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800568a:	2300      	movs	r3, #0
 800568c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800568e:	69bb      	ldr	r3, [r7, #24]
 8005690:	3b01      	subs	r3, #1
 8005692:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	689a      	ldr	r2, [r3, #8]
 800569a:	68bb      	ldr	r3, [r7, #8]
 800569c:	4013      	ands	r3, r2
 800569e:	687a      	ldr	r2, [r7, #4]
 80056a0:	429a      	cmp	r2, r3
 80056a2:	d196      	bne.n	80055d2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80056a4:	2300      	movs	r3, #0
}
 80056a6:	4618      	mov	r0, r3
 80056a8:	3728      	adds	r7, #40	; 0x28
 80056aa:	46bd      	mov	sp, r7
 80056ac:	bd80      	pop	{r7, pc}
 80056ae:	bf00      	nop
 80056b0:	20000000 	.word	0x20000000

080056b4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b086      	sub	sp, #24
 80056b8:	af02      	add	r7, sp, #8
 80056ba:	60f8      	str	r0, [r7, #12]
 80056bc:	60b9      	str	r1, [r7, #8]
 80056be:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	9300      	str	r3, [sp, #0]
 80056c4:	68bb      	ldr	r3, [r7, #8]
 80056c6:	2200      	movs	r2, #0
 80056c8:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80056cc:	68f8      	ldr	r0, [r7, #12]
 80056ce:	f7ff ff5b 	bl	8005588 <SPI_WaitFifoStateUntilTimeout>
 80056d2:	4603      	mov	r3, r0
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d007      	beq.n	80056e8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056dc:	f043 0220 	orr.w	r2, r3, #32
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80056e4:	2303      	movs	r3, #3
 80056e6:	e027      	b.n	8005738 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	9300      	str	r3, [sp, #0]
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	2200      	movs	r2, #0
 80056f0:	2180      	movs	r1, #128	; 0x80
 80056f2:	68f8      	ldr	r0, [r7, #12]
 80056f4:	f7ff fec0 	bl	8005478 <SPI_WaitFlagStateUntilTimeout>
 80056f8:	4603      	mov	r3, r0
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d007      	beq.n	800570e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005702:	f043 0220 	orr.w	r2, r3, #32
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800570a:	2303      	movs	r3, #3
 800570c:	e014      	b.n	8005738 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	9300      	str	r3, [sp, #0]
 8005712:	68bb      	ldr	r3, [r7, #8]
 8005714:	2200      	movs	r2, #0
 8005716:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800571a:	68f8      	ldr	r0, [r7, #12]
 800571c:	f7ff ff34 	bl	8005588 <SPI_WaitFifoStateUntilTimeout>
 8005720:	4603      	mov	r3, r0
 8005722:	2b00      	cmp	r3, #0
 8005724:	d007      	beq.n	8005736 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800572a:	f043 0220 	orr.w	r2, r3, #32
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005732:	2303      	movs	r3, #3
 8005734:	e000      	b.n	8005738 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005736:	2300      	movs	r3, #0
}
 8005738:	4618      	mov	r0, r3
 800573a:	3710      	adds	r7, #16
 800573c:	46bd      	mov	sp, r7
 800573e:	bd80      	pop	{r7, pc}

08005740 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005740:	b580      	push	{r7, lr}
 8005742:	b082      	sub	sp, #8
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d101      	bne.n	8005752 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800574e:	2301      	movs	r3, #1
 8005750:	e049      	b.n	80057e6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005758:	b2db      	uxtb	r3, r3
 800575a:	2b00      	cmp	r3, #0
 800575c:	d106      	bne.n	800576c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2200      	movs	r2, #0
 8005762:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005766:	6878      	ldr	r0, [r7, #4]
 8005768:	f7fc fb56 	bl	8001e18 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2202      	movs	r2, #2
 8005770:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681a      	ldr	r2, [r3, #0]
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	3304      	adds	r3, #4
 800577c:	4619      	mov	r1, r3
 800577e:	4610      	mov	r0, r2
 8005780:	f000 f9d0 	bl	8005b24 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2201      	movs	r2, #1
 8005788:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2201      	movs	r2, #1
 8005790:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2201      	movs	r2, #1
 8005798:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2201      	movs	r2, #1
 80057a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2201      	movs	r2, #1
 80057a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2201      	movs	r2, #1
 80057b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2201      	movs	r2, #1
 80057b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2201      	movs	r2, #1
 80057c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2201      	movs	r2, #1
 80057c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2201      	movs	r2, #1
 80057d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2201      	movs	r2, #1
 80057d8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2201      	movs	r2, #1
 80057e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80057e4:	2300      	movs	r3, #0
}
 80057e6:	4618      	mov	r0, r3
 80057e8:	3708      	adds	r7, #8
 80057ea:	46bd      	mov	sp, r7
 80057ec:	bd80      	pop	{r7, pc}
	...

080057f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80057f0:	b480      	push	{r7}
 80057f2:	b085      	sub	sp, #20
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057fe:	b2db      	uxtb	r3, r3
 8005800:	2b01      	cmp	r3, #1
 8005802:	d001      	beq.n	8005808 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005804:	2301      	movs	r3, #1
 8005806:	e04f      	b.n	80058a8 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2202      	movs	r2, #2
 800580c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	68da      	ldr	r2, [r3, #12]
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f042 0201 	orr.w	r2, r2, #1
 800581e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	4a23      	ldr	r2, [pc, #140]	; (80058b4 <HAL_TIM_Base_Start_IT+0xc4>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d01d      	beq.n	8005866 <HAL_TIM_Base_Start_IT+0x76>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005832:	d018      	beq.n	8005866 <HAL_TIM_Base_Start_IT+0x76>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	4a1f      	ldr	r2, [pc, #124]	; (80058b8 <HAL_TIM_Base_Start_IT+0xc8>)
 800583a:	4293      	cmp	r3, r2
 800583c:	d013      	beq.n	8005866 <HAL_TIM_Base_Start_IT+0x76>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	4a1e      	ldr	r2, [pc, #120]	; (80058bc <HAL_TIM_Base_Start_IT+0xcc>)
 8005844:	4293      	cmp	r3, r2
 8005846:	d00e      	beq.n	8005866 <HAL_TIM_Base_Start_IT+0x76>
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	4a1c      	ldr	r2, [pc, #112]	; (80058c0 <HAL_TIM_Base_Start_IT+0xd0>)
 800584e:	4293      	cmp	r3, r2
 8005850:	d009      	beq.n	8005866 <HAL_TIM_Base_Start_IT+0x76>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	4a1b      	ldr	r2, [pc, #108]	; (80058c4 <HAL_TIM_Base_Start_IT+0xd4>)
 8005858:	4293      	cmp	r3, r2
 800585a:	d004      	beq.n	8005866 <HAL_TIM_Base_Start_IT+0x76>
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	4a19      	ldr	r2, [pc, #100]	; (80058c8 <HAL_TIM_Base_Start_IT+0xd8>)
 8005862:	4293      	cmp	r3, r2
 8005864:	d115      	bne.n	8005892 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	689a      	ldr	r2, [r3, #8]
 800586c:	4b17      	ldr	r3, [pc, #92]	; (80058cc <HAL_TIM_Base_Start_IT+0xdc>)
 800586e:	4013      	ands	r3, r2
 8005870:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	2b06      	cmp	r3, #6
 8005876:	d015      	beq.n	80058a4 <HAL_TIM_Base_Start_IT+0xb4>
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800587e:	d011      	beq.n	80058a4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	681a      	ldr	r2, [r3, #0]
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f042 0201 	orr.w	r2, r2, #1
 800588e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005890:	e008      	b.n	80058a4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	681a      	ldr	r2, [r3, #0]
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f042 0201 	orr.w	r2, r2, #1
 80058a0:	601a      	str	r2, [r3, #0]
 80058a2:	e000      	b.n	80058a6 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058a4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80058a6:	2300      	movs	r3, #0
}
 80058a8:	4618      	mov	r0, r3
 80058aa:	3714      	adds	r7, #20
 80058ac:	46bd      	mov	sp, r7
 80058ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b2:	4770      	bx	lr
 80058b4:	40012c00 	.word	0x40012c00
 80058b8:	40000400 	.word	0x40000400
 80058bc:	40000800 	.word	0x40000800
 80058c0:	40000c00 	.word	0x40000c00
 80058c4:	40013400 	.word	0x40013400
 80058c8:	40014000 	.word	0x40014000
 80058cc:	00010007 	.word	0x00010007

080058d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b084      	sub	sp, #16
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	68db      	ldr	r3, [r3, #12]
 80058de:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	691b      	ldr	r3, [r3, #16]
 80058e6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80058e8:	68bb      	ldr	r3, [r7, #8]
 80058ea:	f003 0302 	and.w	r3, r3, #2
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d020      	beq.n	8005934 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	f003 0302 	and.w	r3, r3, #2
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d01b      	beq.n	8005934 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f06f 0202 	mvn.w	r2, #2
 8005904:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	2201      	movs	r2, #1
 800590a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	699b      	ldr	r3, [r3, #24]
 8005912:	f003 0303 	and.w	r3, r3, #3
 8005916:	2b00      	cmp	r3, #0
 8005918:	d003      	beq.n	8005922 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800591a:	6878      	ldr	r0, [r7, #4]
 800591c:	f000 f8e4 	bl	8005ae8 <HAL_TIM_IC_CaptureCallback>
 8005920:	e005      	b.n	800592e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005922:	6878      	ldr	r0, [r7, #4]
 8005924:	f000 f8d6 	bl	8005ad4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005928:	6878      	ldr	r0, [r7, #4]
 800592a:	f000 f8e7 	bl	8005afc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	2200      	movs	r2, #0
 8005932:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005934:	68bb      	ldr	r3, [r7, #8]
 8005936:	f003 0304 	and.w	r3, r3, #4
 800593a:	2b00      	cmp	r3, #0
 800593c:	d020      	beq.n	8005980 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	f003 0304 	and.w	r3, r3, #4
 8005944:	2b00      	cmp	r3, #0
 8005946:	d01b      	beq.n	8005980 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f06f 0204 	mvn.w	r2, #4
 8005950:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	2202      	movs	r2, #2
 8005956:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	699b      	ldr	r3, [r3, #24]
 800595e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005962:	2b00      	cmp	r3, #0
 8005964:	d003      	beq.n	800596e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005966:	6878      	ldr	r0, [r7, #4]
 8005968:	f000 f8be 	bl	8005ae8 <HAL_TIM_IC_CaptureCallback>
 800596c:	e005      	b.n	800597a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800596e:	6878      	ldr	r0, [r7, #4]
 8005970:	f000 f8b0 	bl	8005ad4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005974:	6878      	ldr	r0, [r7, #4]
 8005976:	f000 f8c1 	bl	8005afc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	2200      	movs	r2, #0
 800597e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005980:	68bb      	ldr	r3, [r7, #8]
 8005982:	f003 0308 	and.w	r3, r3, #8
 8005986:	2b00      	cmp	r3, #0
 8005988:	d020      	beq.n	80059cc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	f003 0308 	and.w	r3, r3, #8
 8005990:	2b00      	cmp	r3, #0
 8005992:	d01b      	beq.n	80059cc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f06f 0208 	mvn.w	r2, #8
 800599c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2204      	movs	r2, #4
 80059a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	69db      	ldr	r3, [r3, #28]
 80059aa:	f003 0303 	and.w	r3, r3, #3
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d003      	beq.n	80059ba <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80059b2:	6878      	ldr	r0, [r7, #4]
 80059b4:	f000 f898 	bl	8005ae8 <HAL_TIM_IC_CaptureCallback>
 80059b8:	e005      	b.n	80059c6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059ba:	6878      	ldr	r0, [r7, #4]
 80059bc:	f000 f88a 	bl	8005ad4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059c0:	6878      	ldr	r0, [r7, #4]
 80059c2:	f000 f89b 	bl	8005afc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2200      	movs	r2, #0
 80059ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80059cc:	68bb      	ldr	r3, [r7, #8]
 80059ce:	f003 0310 	and.w	r3, r3, #16
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d020      	beq.n	8005a18 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	f003 0310 	and.w	r3, r3, #16
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d01b      	beq.n	8005a18 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f06f 0210 	mvn.w	r2, #16
 80059e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	2208      	movs	r2, #8
 80059ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	69db      	ldr	r3, [r3, #28]
 80059f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d003      	beq.n	8005a06 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80059fe:	6878      	ldr	r0, [r7, #4]
 8005a00:	f000 f872 	bl	8005ae8 <HAL_TIM_IC_CaptureCallback>
 8005a04:	e005      	b.n	8005a12 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a06:	6878      	ldr	r0, [r7, #4]
 8005a08:	f000 f864 	bl	8005ad4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a0c:	6878      	ldr	r0, [r7, #4]
 8005a0e:	f000 f875 	bl	8005afc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2200      	movs	r2, #0
 8005a16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005a18:	68bb      	ldr	r3, [r7, #8]
 8005a1a:	f003 0301 	and.w	r3, r3, #1
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d00c      	beq.n	8005a3c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	f003 0301 	and.w	r3, r3, #1
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d007      	beq.n	8005a3c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f06f 0201 	mvn.w	r2, #1
 8005a34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005a36:	6878      	ldr	r0, [r7, #4]
 8005a38:	f7fb fb36 	bl	80010a8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005a3c:	68bb      	ldr	r3, [r7, #8]
 8005a3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d00c      	beq.n	8005a60 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d007      	beq.n	8005a60 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005a58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005a5a:	6878      	ldr	r0, [r7, #4]
 8005a5c:	f000 f98e 	bl	8005d7c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005a60:	68bb      	ldr	r3, [r7, #8]
 8005a62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d00c      	beq.n	8005a84 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d007      	beq.n	8005a84 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005a7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005a7e:	6878      	ldr	r0, [r7, #4]
 8005a80:	f000 f986 	bl	8005d90 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005a84:	68bb      	ldr	r3, [r7, #8]
 8005a86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d00c      	beq.n	8005aa8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d007      	beq.n	8005aa8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005aa0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005aa2:	6878      	ldr	r0, [r7, #4]
 8005aa4:	f000 f834 	bl	8005b10 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005aa8:	68bb      	ldr	r3, [r7, #8]
 8005aaa:	f003 0320 	and.w	r3, r3, #32
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d00c      	beq.n	8005acc <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	f003 0320 	and.w	r3, r3, #32
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d007      	beq.n	8005acc <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f06f 0220 	mvn.w	r2, #32
 8005ac4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005ac6:	6878      	ldr	r0, [r7, #4]
 8005ac8:	f000 f94e 	bl	8005d68 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005acc:	bf00      	nop
 8005ace:	3710      	adds	r7, #16
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	bd80      	pop	{r7, pc}

08005ad4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005ad4:	b480      	push	{r7}
 8005ad6:	b083      	sub	sp, #12
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005adc:	bf00      	nop
 8005ade:	370c      	adds	r7, #12
 8005ae0:	46bd      	mov	sp, r7
 8005ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae6:	4770      	bx	lr

08005ae8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005ae8:	b480      	push	{r7}
 8005aea:	b083      	sub	sp, #12
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005af0:	bf00      	nop
 8005af2:	370c      	adds	r7, #12
 8005af4:	46bd      	mov	sp, r7
 8005af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afa:	4770      	bx	lr

08005afc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005afc:	b480      	push	{r7}
 8005afe:	b083      	sub	sp, #12
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005b04:	bf00      	nop
 8005b06:	370c      	adds	r7, #12
 8005b08:	46bd      	mov	sp, r7
 8005b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0e:	4770      	bx	lr

08005b10 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005b10:	b480      	push	{r7}
 8005b12:	b083      	sub	sp, #12
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005b18:	bf00      	nop
 8005b1a:	370c      	adds	r7, #12
 8005b1c:	46bd      	mov	sp, r7
 8005b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b22:	4770      	bx	lr

08005b24 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005b24:	b480      	push	{r7}
 8005b26:	b085      	sub	sp, #20
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
 8005b2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	4a40      	ldr	r2, [pc, #256]	; (8005c38 <TIM_Base_SetConfig+0x114>)
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	d013      	beq.n	8005b64 <TIM_Base_SetConfig+0x40>
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b42:	d00f      	beq.n	8005b64 <TIM_Base_SetConfig+0x40>
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	4a3d      	ldr	r2, [pc, #244]	; (8005c3c <TIM_Base_SetConfig+0x118>)
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d00b      	beq.n	8005b64 <TIM_Base_SetConfig+0x40>
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	4a3c      	ldr	r2, [pc, #240]	; (8005c40 <TIM_Base_SetConfig+0x11c>)
 8005b50:	4293      	cmp	r3, r2
 8005b52:	d007      	beq.n	8005b64 <TIM_Base_SetConfig+0x40>
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	4a3b      	ldr	r2, [pc, #236]	; (8005c44 <TIM_Base_SetConfig+0x120>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d003      	beq.n	8005b64 <TIM_Base_SetConfig+0x40>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	4a3a      	ldr	r2, [pc, #232]	; (8005c48 <TIM_Base_SetConfig+0x124>)
 8005b60:	4293      	cmp	r3, r2
 8005b62:	d108      	bne.n	8005b76 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b6a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	685b      	ldr	r3, [r3, #4]
 8005b70:	68fa      	ldr	r2, [r7, #12]
 8005b72:	4313      	orrs	r3, r2
 8005b74:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	4a2f      	ldr	r2, [pc, #188]	; (8005c38 <TIM_Base_SetConfig+0x114>)
 8005b7a:	4293      	cmp	r3, r2
 8005b7c:	d01f      	beq.n	8005bbe <TIM_Base_SetConfig+0x9a>
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b84:	d01b      	beq.n	8005bbe <TIM_Base_SetConfig+0x9a>
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	4a2c      	ldr	r2, [pc, #176]	; (8005c3c <TIM_Base_SetConfig+0x118>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d017      	beq.n	8005bbe <TIM_Base_SetConfig+0x9a>
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	4a2b      	ldr	r2, [pc, #172]	; (8005c40 <TIM_Base_SetConfig+0x11c>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d013      	beq.n	8005bbe <TIM_Base_SetConfig+0x9a>
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	4a2a      	ldr	r2, [pc, #168]	; (8005c44 <TIM_Base_SetConfig+0x120>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d00f      	beq.n	8005bbe <TIM_Base_SetConfig+0x9a>
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	4a29      	ldr	r2, [pc, #164]	; (8005c48 <TIM_Base_SetConfig+0x124>)
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d00b      	beq.n	8005bbe <TIM_Base_SetConfig+0x9a>
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	4a28      	ldr	r2, [pc, #160]	; (8005c4c <TIM_Base_SetConfig+0x128>)
 8005baa:	4293      	cmp	r3, r2
 8005bac:	d007      	beq.n	8005bbe <TIM_Base_SetConfig+0x9a>
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	4a27      	ldr	r2, [pc, #156]	; (8005c50 <TIM_Base_SetConfig+0x12c>)
 8005bb2:	4293      	cmp	r3, r2
 8005bb4:	d003      	beq.n	8005bbe <TIM_Base_SetConfig+0x9a>
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	4a26      	ldr	r2, [pc, #152]	; (8005c54 <TIM_Base_SetConfig+0x130>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d108      	bne.n	8005bd0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005bc4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	68db      	ldr	r3, [r3, #12]
 8005bca:	68fa      	ldr	r2, [r7, #12]
 8005bcc:	4313      	orrs	r3, r2
 8005bce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005bd6:	683b      	ldr	r3, [r7, #0]
 8005bd8:	695b      	ldr	r3, [r3, #20]
 8005bda:	4313      	orrs	r3, r2
 8005bdc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	68fa      	ldr	r2, [r7, #12]
 8005be2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	689a      	ldr	r2, [r3, #8]
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	681a      	ldr	r2, [r3, #0]
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	4a10      	ldr	r2, [pc, #64]	; (8005c38 <TIM_Base_SetConfig+0x114>)
 8005bf8:	4293      	cmp	r3, r2
 8005bfa:	d00f      	beq.n	8005c1c <TIM_Base_SetConfig+0xf8>
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	4a12      	ldr	r2, [pc, #72]	; (8005c48 <TIM_Base_SetConfig+0x124>)
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d00b      	beq.n	8005c1c <TIM_Base_SetConfig+0xf8>
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	4a11      	ldr	r2, [pc, #68]	; (8005c4c <TIM_Base_SetConfig+0x128>)
 8005c08:	4293      	cmp	r3, r2
 8005c0a:	d007      	beq.n	8005c1c <TIM_Base_SetConfig+0xf8>
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	4a10      	ldr	r2, [pc, #64]	; (8005c50 <TIM_Base_SetConfig+0x12c>)
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d003      	beq.n	8005c1c <TIM_Base_SetConfig+0xf8>
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	4a0f      	ldr	r2, [pc, #60]	; (8005c54 <TIM_Base_SetConfig+0x130>)
 8005c18:	4293      	cmp	r3, r2
 8005c1a:	d103      	bne.n	8005c24 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	691a      	ldr	r2, [r3, #16]
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2201      	movs	r2, #1
 8005c28:	615a      	str	r2, [r3, #20]
}
 8005c2a:	bf00      	nop
 8005c2c:	3714      	adds	r7, #20
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c34:	4770      	bx	lr
 8005c36:	bf00      	nop
 8005c38:	40012c00 	.word	0x40012c00
 8005c3c:	40000400 	.word	0x40000400
 8005c40:	40000800 	.word	0x40000800
 8005c44:	40000c00 	.word	0x40000c00
 8005c48:	40013400 	.word	0x40013400
 8005c4c:	40014000 	.word	0x40014000
 8005c50:	40014400 	.word	0x40014400
 8005c54:	40014800 	.word	0x40014800

08005c58 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005c58:	b480      	push	{r7}
 8005c5a:	b085      	sub	sp, #20
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	6078      	str	r0, [r7, #4]
 8005c60:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c68:	2b01      	cmp	r3, #1
 8005c6a:	d101      	bne.n	8005c70 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005c6c:	2302      	movs	r3, #2
 8005c6e:	e068      	b.n	8005d42 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2201      	movs	r2, #1
 8005c74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2202      	movs	r2, #2
 8005c7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	685b      	ldr	r3, [r3, #4]
 8005c86:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	689b      	ldr	r3, [r3, #8]
 8005c8e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	4a2e      	ldr	r2, [pc, #184]	; (8005d50 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005c96:	4293      	cmp	r3, r2
 8005c98:	d004      	beq.n	8005ca4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	4a2d      	ldr	r2, [pc, #180]	; (8005d54 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005ca0:	4293      	cmp	r3, r2
 8005ca2:	d108      	bne.n	8005cb6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005caa:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	685b      	ldr	r3, [r3, #4]
 8005cb0:	68fa      	ldr	r2, [r7, #12]
 8005cb2:	4313      	orrs	r3, r2
 8005cb4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cbc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005cbe:	683b      	ldr	r3, [r7, #0]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	68fa      	ldr	r2, [r7, #12]
 8005cc4:	4313      	orrs	r3, r2
 8005cc6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	68fa      	ldr	r2, [r7, #12]
 8005cce:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	4a1e      	ldr	r2, [pc, #120]	; (8005d50 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d01d      	beq.n	8005d16 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ce2:	d018      	beq.n	8005d16 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	4a1b      	ldr	r2, [pc, #108]	; (8005d58 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d013      	beq.n	8005d16 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	4a1a      	ldr	r2, [pc, #104]	; (8005d5c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d00e      	beq.n	8005d16 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	4a18      	ldr	r2, [pc, #96]	; (8005d60 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005cfe:	4293      	cmp	r3, r2
 8005d00:	d009      	beq.n	8005d16 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	4a13      	ldr	r2, [pc, #76]	; (8005d54 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005d08:	4293      	cmp	r3, r2
 8005d0a:	d004      	beq.n	8005d16 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	4a14      	ldr	r2, [pc, #80]	; (8005d64 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d10c      	bne.n	8005d30 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005d16:	68bb      	ldr	r3, [r7, #8]
 8005d18:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d1c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005d1e:	683b      	ldr	r3, [r7, #0]
 8005d20:	689b      	ldr	r3, [r3, #8]
 8005d22:	68ba      	ldr	r2, [r7, #8]
 8005d24:	4313      	orrs	r3, r2
 8005d26:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	68ba      	ldr	r2, [r7, #8]
 8005d2e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2201      	movs	r2, #1
 8005d34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005d40:	2300      	movs	r3, #0
}
 8005d42:	4618      	mov	r0, r3
 8005d44:	3714      	adds	r7, #20
 8005d46:	46bd      	mov	sp, r7
 8005d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4c:	4770      	bx	lr
 8005d4e:	bf00      	nop
 8005d50:	40012c00 	.word	0x40012c00
 8005d54:	40013400 	.word	0x40013400
 8005d58:	40000400 	.word	0x40000400
 8005d5c:	40000800 	.word	0x40000800
 8005d60:	40000c00 	.word	0x40000c00
 8005d64:	40014000 	.word	0x40014000

08005d68 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005d68:	b480      	push	{r7}
 8005d6a:	b083      	sub	sp, #12
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005d70:	bf00      	nop
 8005d72:	370c      	adds	r7, #12
 8005d74:	46bd      	mov	sp, r7
 8005d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7a:	4770      	bx	lr

08005d7c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005d7c:	b480      	push	{r7}
 8005d7e:	b083      	sub	sp, #12
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005d84:	bf00      	nop
 8005d86:	370c      	adds	r7, #12
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8e:	4770      	bx	lr

08005d90 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005d90:	b480      	push	{r7}
 8005d92:	b083      	sub	sp, #12
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005d98:	bf00      	nop
 8005d9a:	370c      	adds	r7, #12
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da2:	4770      	bx	lr

08005da4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b082      	sub	sp, #8
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d101      	bne.n	8005db6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005db2:	2301      	movs	r3, #1
 8005db4:	e040      	b.n	8005e38 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d106      	bne.n	8005dcc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005dc6:	6878      	ldr	r0, [r7, #4]
 8005dc8:	f7fc f87c 	bl	8001ec4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2224      	movs	r2, #36	; 0x24
 8005dd0:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	681a      	ldr	r2, [r3, #0]
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f022 0201 	bic.w	r2, r2, #1
 8005de0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d002      	beq.n	8005df0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005dea:	6878      	ldr	r0, [r7, #4]
 8005dec:	f000 fb6a 	bl	80064c4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005df0:	6878      	ldr	r0, [r7, #4]
 8005df2:	f000 f8af 	bl	8005f54 <UART_SetConfig>
 8005df6:	4603      	mov	r3, r0
 8005df8:	2b01      	cmp	r3, #1
 8005dfa:	d101      	bne.n	8005e00 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005dfc:	2301      	movs	r3, #1
 8005dfe:	e01b      	b.n	8005e38 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	685a      	ldr	r2, [r3, #4]
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005e0e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	689a      	ldr	r2, [r3, #8]
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005e1e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	681a      	ldr	r2, [r3, #0]
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	f042 0201 	orr.w	r2, r2, #1
 8005e2e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005e30:	6878      	ldr	r0, [r7, #4]
 8005e32:	f000 fbe9 	bl	8006608 <UART_CheckIdleState>
 8005e36:	4603      	mov	r3, r0
}
 8005e38:	4618      	mov	r0, r3
 8005e3a:	3708      	adds	r7, #8
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	bd80      	pop	{r7, pc}

08005e40 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b08a      	sub	sp, #40	; 0x28
 8005e44:	af02      	add	r7, sp, #8
 8005e46:	60f8      	str	r0, [r7, #12]
 8005e48:	60b9      	str	r1, [r7, #8]
 8005e4a:	603b      	str	r3, [r7, #0]
 8005e4c:	4613      	mov	r3, r2
 8005e4e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005e54:	2b20      	cmp	r3, #32
 8005e56:	d178      	bne.n	8005f4a <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e58:	68bb      	ldr	r3, [r7, #8]
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d002      	beq.n	8005e64 <HAL_UART_Transmit+0x24>
 8005e5e:	88fb      	ldrh	r3, [r7, #6]
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d101      	bne.n	8005e68 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005e64:	2301      	movs	r3, #1
 8005e66:	e071      	b.n	8005f4c <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	2200      	movs	r2, #0
 8005e6c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	2221      	movs	r2, #33	; 0x21
 8005e74:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005e76:	f7fc f913 	bl	80020a0 <HAL_GetTick>
 8005e7a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	88fa      	ldrh	r2, [r7, #6]
 8005e80:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	88fa      	ldrh	r2, [r7, #6]
 8005e88:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	689b      	ldr	r3, [r3, #8]
 8005e90:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e94:	d108      	bne.n	8005ea8 <HAL_UART_Transmit+0x68>
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	691b      	ldr	r3, [r3, #16]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d104      	bne.n	8005ea8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005ea2:	68bb      	ldr	r3, [r7, #8]
 8005ea4:	61bb      	str	r3, [r7, #24]
 8005ea6:	e003      	b.n	8005eb0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005ea8:	68bb      	ldr	r3, [r7, #8]
 8005eaa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005eac:	2300      	movs	r3, #0
 8005eae:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005eb0:	e030      	b.n	8005f14 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	9300      	str	r3, [sp, #0]
 8005eb6:	697b      	ldr	r3, [r7, #20]
 8005eb8:	2200      	movs	r2, #0
 8005eba:	2180      	movs	r1, #128	; 0x80
 8005ebc:	68f8      	ldr	r0, [r7, #12]
 8005ebe:	f000 fc4b 	bl	8006758 <UART_WaitOnFlagUntilTimeout>
 8005ec2:	4603      	mov	r3, r0
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d004      	beq.n	8005ed2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	2220      	movs	r2, #32
 8005ecc:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8005ece:	2303      	movs	r3, #3
 8005ed0:	e03c      	b.n	8005f4c <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8005ed2:	69fb      	ldr	r3, [r7, #28]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d10b      	bne.n	8005ef0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005ed8:	69bb      	ldr	r3, [r7, #24]
 8005eda:	881a      	ldrh	r2, [r3, #0]
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005ee4:	b292      	uxth	r2, r2
 8005ee6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005ee8:	69bb      	ldr	r3, [r7, #24]
 8005eea:	3302      	adds	r3, #2
 8005eec:	61bb      	str	r3, [r7, #24]
 8005eee:	e008      	b.n	8005f02 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005ef0:	69fb      	ldr	r3, [r7, #28]
 8005ef2:	781a      	ldrb	r2, [r3, #0]
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	b292      	uxth	r2, r2
 8005efa:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005efc:	69fb      	ldr	r3, [r7, #28]
 8005efe:	3301      	adds	r3, #1
 8005f00:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005f08:	b29b      	uxth	r3, r3
 8005f0a:	3b01      	subs	r3, #1
 8005f0c:	b29a      	uxth	r2, r3
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005f1a:	b29b      	uxth	r3, r3
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d1c8      	bne.n	8005eb2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	9300      	str	r3, [sp, #0]
 8005f24:	697b      	ldr	r3, [r7, #20]
 8005f26:	2200      	movs	r2, #0
 8005f28:	2140      	movs	r1, #64	; 0x40
 8005f2a:	68f8      	ldr	r0, [r7, #12]
 8005f2c:	f000 fc14 	bl	8006758 <UART_WaitOnFlagUntilTimeout>
 8005f30:	4603      	mov	r3, r0
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d004      	beq.n	8005f40 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	2220      	movs	r2, #32
 8005f3a:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8005f3c:	2303      	movs	r3, #3
 8005f3e:	e005      	b.n	8005f4c <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	2220      	movs	r2, #32
 8005f44:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8005f46:	2300      	movs	r3, #0
 8005f48:	e000      	b.n	8005f4c <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8005f4a:	2302      	movs	r3, #2
  }
}
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	3720      	adds	r7, #32
 8005f50:	46bd      	mov	sp, r7
 8005f52:	bd80      	pop	{r7, pc}

08005f54 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005f54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005f58:	b08a      	sub	sp, #40	; 0x28
 8005f5a:	af00      	add	r7, sp, #0
 8005f5c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005f5e:	2300      	movs	r3, #0
 8005f60:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	689a      	ldr	r2, [r3, #8]
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	691b      	ldr	r3, [r3, #16]
 8005f6c:	431a      	orrs	r2, r3
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	695b      	ldr	r3, [r3, #20]
 8005f72:	431a      	orrs	r2, r3
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	69db      	ldr	r3, [r3, #28]
 8005f78:	4313      	orrs	r3, r2
 8005f7a:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	681a      	ldr	r2, [r3, #0]
 8005f82:	4ba4      	ldr	r3, [pc, #656]	; (8006214 <UART_SetConfig+0x2c0>)
 8005f84:	4013      	ands	r3, r2
 8005f86:	68fa      	ldr	r2, [r7, #12]
 8005f88:	6812      	ldr	r2, [r2, #0]
 8005f8a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005f8c:	430b      	orrs	r3, r1
 8005f8e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	685b      	ldr	r3, [r3, #4]
 8005f96:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	68da      	ldr	r2, [r3, #12]
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	430a      	orrs	r2, r1
 8005fa4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	699b      	ldr	r3, [r3, #24]
 8005faa:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	4a99      	ldr	r2, [pc, #612]	; (8006218 <UART_SetConfig+0x2c4>)
 8005fb2:	4293      	cmp	r3, r2
 8005fb4:	d004      	beq.n	8005fc0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	6a1b      	ldr	r3, [r3, #32]
 8005fba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005fbc:	4313      	orrs	r3, r2
 8005fbe:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	689b      	ldr	r3, [r3, #8]
 8005fc6:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005fd0:	430a      	orrs	r2, r1
 8005fd2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	4a90      	ldr	r2, [pc, #576]	; (800621c <UART_SetConfig+0x2c8>)
 8005fda:	4293      	cmp	r3, r2
 8005fdc:	d126      	bne.n	800602c <UART_SetConfig+0xd8>
 8005fde:	4b90      	ldr	r3, [pc, #576]	; (8006220 <UART_SetConfig+0x2cc>)
 8005fe0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005fe4:	f003 0303 	and.w	r3, r3, #3
 8005fe8:	2b03      	cmp	r3, #3
 8005fea:	d81b      	bhi.n	8006024 <UART_SetConfig+0xd0>
 8005fec:	a201      	add	r2, pc, #4	; (adr r2, 8005ff4 <UART_SetConfig+0xa0>)
 8005fee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ff2:	bf00      	nop
 8005ff4:	08006005 	.word	0x08006005
 8005ff8:	08006015 	.word	0x08006015
 8005ffc:	0800600d 	.word	0x0800600d
 8006000:	0800601d 	.word	0x0800601d
 8006004:	2301      	movs	r3, #1
 8006006:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800600a:	e116      	b.n	800623a <UART_SetConfig+0x2e6>
 800600c:	2302      	movs	r3, #2
 800600e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006012:	e112      	b.n	800623a <UART_SetConfig+0x2e6>
 8006014:	2304      	movs	r3, #4
 8006016:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800601a:	e10e      	b.n	800623a <UART_SetConfig+0x2e6>
 800601c:	2308      	movs	r3, #8
 800601e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006022:	e10a      	b.n	800623a <UART_SetConfig+0x2e6>
 8006024:	2310      	movs	r3, #16
 8006026:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800602a:	e106      	b.n	800623a <UART_SetConfig+0x2e6>
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	4a7c      	ldr	r2, [pc, #496]	; (8006224 <UART_SetConfig+0x2d0>)
 8006032:	4293      	cmp	r3, r2
 8006034:	d138      	bne.n	80060a8 <UART_SetConfig+0x154>
 8006036:	4b7a      	ldr	r3, [pc, #488]	; (8006220 <UART_SetConfig+0x2cc>)
 8006038:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800603c:	f003 030c 	and.w	r3, r3, #12
 8006040:	2b0c      	cmp	r3, #12
 8006042:	d82d      	bhi.n	80060a0 <UART_SetConfig+0x14c>
 8006044:	a201      	add	r2, pc, #4	; (adr r2, 800604c <UART_SetConfig+0xf8>)
 8006046:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800604a:	bf00      	nop
 800604c:	08006081 	.word	0x08006081
 8006050:	080060a1 	.word	0x080060a1
 8006054:	080060a1 	.word	0x080060a1
 8006058:	080060a1 	.word	0x080060a1
 800605c:	08006091 	.word	0x08006091
 8006060:	080060a1 	.word	0x080060a1
 8006064:	080060a1 	.word	0x080060a1
 8006068:	080060a1 	.word	0x080060a1
 800606c:	08006089 	.word	0x08006089
 8006070:	080060a1 	.word	0x080060a1
 8006074:	080060a1 	.word	0x080060a1
 8006078:	080060a1 	.word	0x080060a1
 800607c:	08006099 	.word	0x08006099
 8006080:	2300      	movs	r3, #0
 8006082:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006086:	e0d8      	b.n	800623a <UART_SetConfig+0x2e6>
 8006088:	2302      	movs	r3, #2
 800608a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800608e:	e0d4      	b.n	800623a <UART_SetConfig+0x2e6>
 8006090:	2304      	movs	r3, #4
 8006092:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006096:	e0d0      	b.n	800623a <UART_SetConfig+0x2e6>
 8006098:	2308      	movs	r3, #8
 800609a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800609e:	e0cc      	b.n	800623a <UART_SetConfig+0x2e6>
 80060a0:	2310      	movs	r3, #16
 80060a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80060a6:	e0c8      	b.n	800623a <UART_SetConfig+0x2e6>
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	4a5e      	ldr	r2, [pc, #376]	; (8006228 <UART_SetConfig+0x2d4>)
 80060ae:	4293      	cmp	r3, r2
 80060b0:	d125      	bne.n	80060fe <UART_SetConfig+0x1aa>
 80060b2:	4b5b      	ldr	r3, [pc, #364]	; (8006220 <UART_SetConfig+0x2cc>)
 80060b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060b8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80060bc:	2b30      	cmp	r3, #48	; 0x30
 80060be:	d016      	beq.n	80060ee <UART_SetConfig+0x19a>
 80060c0:	2b30      	cmp	r3, #48	; 0x30
 80060c2:	d818      	bhi.n	80060f6 <UART_SetConfig+0x1a2>
 80060c4:	2b20      	cmp	r3, #32
 80060c6:	d00a      	beq.n	80060de <UART_SetConfig+0x18a>
 80060c8:	2b20      	cmp	r3, #32
 80060ca:	d814      	bhi.n	80060f6 <UART_SetConfig+0x1a2>
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d002      	beq.n	80060d6 <UART_SetConfig+0x182>
 80060d0:	2b10      	cmp	r3, #16
 80060d2:	d008      	beq.n	80060e6 <UART_SetConfig+0x192>
 80060d4:	e00f      	b.n	80060f6 <UART_SetConfig+0x1a2>
 80060d6:	2300      	movs	r3, #0
 80060d8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80060dc:	e0ad      	b.n	800623a <UART_SetConfig+0x2e6>
 80060de:	2302      	movs	r3, #2
 80060e0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80060e4:	e0a9      	b.n	800623a <UART_SetConfig+0x2e6>
 80060e6:	2304      	movs	r3, #4
 80060e8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80060ec:	e0a5      	b.n	800623a <UART_SetConfig+0x2e6>
 80060ee:	2308      	movs	r3, #8
 80060f0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80060f4:	e0a1      	b.n	800623a <UART_SetConfig+0x2e6>
 80060f6:	2310      	movs	r3, #16
 80060f8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80060fc:	e09d      	b.n	800623a <UART_SetConfig+0x2e6>
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	4a4a      	ldr	r2, [pc, #296]	; (800622c <UART_SetConfig+0x2d8>)
 8006104:	4293      	cmp	r3, r2
 8006106:	d125      	bne.n	8006154 <UART_SetConfig+0x200>
 8006108:	4b45      	ldr	r3, [pc, #276]	; (8006220 <UART_SetConfig+0x2cc>)
 800610a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800610e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006112:	2bc0      	cmp	r3, #192	; 0xc0
 8006114:	d016      	beq.n	8006144 <UART_SetConfig+0x1f0>
 8006116:	2bc0      	cmp	r3, #192	; 0xc0
 8006118:	d818      	bhi.n	800614c <UART_SetConfig+0x1f8>
 800611a:	2b80      	cmp	r3, #128	; 0x80
 800611c:	d00a      	beq.n	8006134 <UART_SetConfig+0x1e0>
 800611e:	2b80      	cmp	r3, #128	; 0x80
 8006120:	d814      	bhi.n	800614c <UART_SetConfig+0x1f8>
 8006122:	2b00      	cmp	r3, #0
 8006124:	d002      	beq.n	800612c <UART_SetConfig+0x1d8>
 8006126:	2b40      	cmp	r3, #64	; 0x40
 8006128:	d008      	beq.n	800613c <UART_SetConfig+0x1e8>
 800612a:	e00f      	b.n	800614c <UART_SetConfig+0x1f8>
 800612c:	2300      	movs	r3, #0
 800612e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006132:	e082      	b.n	800623a <UART_SetConfig+0x2e6>
 8006134:	2302      	movs	r3, #2
 8006136:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800613a:	e07e      	b.n	800623a <UART_SetConfig+0x2e6>
 800613c:	2304      	movs	r3, #4
 800613e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006142:	e07a      	b.n	800623a <UART_SetConfig+0x2e6>
 8006144:	2308      	movs	r3, #8
 8006146:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800614a:	e076      	b.n	800623a <UART_SetConfig+0x2e6>
 800614c:	2310      	movs	r3, #16
 800614e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006152:	e072      	b.n	800623a <UART_SetConfig+0x2e6>
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	4a35      	ldr	r2, [pc, #212]	; (8006230 <UART_SetConfig+0x2dc>)
 800615a:	4293      	cmp	r3, r2
 800615c:	d12a      	bne.n	80061b4 <UART_SetConfig+0x260>
 800615e:	4b30      	ldr	r3, [pc, #192]	; (8006220 <UART_SetConfig+0x2cc>)
 8006160:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006164:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006168:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800616c:	d01a      	beq.n	80061a4 <UART_SetConfig+0x250>
 800616e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006172:	d81b      	bhi.n	80061ac <UART_SetConfig+0x258>
 8006174:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006178:	d00c      	beq.n	8006194 <UART_SetConfig+0x240>
 800617a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800617e:	d815      	bhi.n	80061ac <UART_SetConfig+0x258>
 8006180:	2b00      	cmp	r3, #0
 8006182:	d003      	beq.n	800618c <UART_SetConfig+0x238>
 8006184:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006188:	d008      	beq.n	800619c <UART_SetConfig+0x248>
 800618a:	e00f      	b.n	80061ac <UART_SetConfig+0x258>
 800618c:	2300      	movs	r3, #0
 800618e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006192:	e052      	b.n	800623a <UART_SetConfig+0x2e6>
 8006194:	2302      	movs	r3, #2
 8006196:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800619a:	e04e      	b.n	800623a <UART_SetConfig+0x2e6>
 800619c:	2304      	movs	r3, #4
 800619e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80061a2:	e04a      	b.n	800623a <UART_SetConfig+0x2e6>
 80061a4:	2308      	movs	r3, #8
 80061a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80061aa:	e046      	b.n	800623a <UART_SetConfig+0x2e6>
 80061ac:	2310      	movs	r3, #16
 80061ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80061b2:	e042      	b.n	800623a <UART_SetConfig+0x2e6>
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	4a17      	ldr	r2, [pc, #92]	; (8006218 <UART_SetConfig+0x2c4>)
 80061ba:	4293      	cmp	r3, r2
 80061bc:	d13a      	bne.n	8006234 <UART_SetConfig+0x2e0>
 80061be:	4b18      	ldr	r3, [pc, #96]	; (8006220 <UART_SetConfig+0x2cc>)
 80061c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061c4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80061c8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80061cc:	d01a      	beq.n	8006204 <UART_SetConfig+0x2b0>
 80061ce:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80061d2:	d81b      	bhi.n	800620c <UART_SetConfig+0x2b8>
 80061d4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80061d8:	d00c      	beq.n	80061f4 <UART_SetConfig+0x2a0>
 80061da:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80061de:	d815      	bhi.n	800620c <UART_SetConfig+0x2b8>
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d003      	beq.n	80061ec <UART_SetConfig+0x298>
 80061e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80061e8:	d008      	beq.n	80061fc <UART_SetConfig+0x2a8>
 80061ea:	e00f      	b.n	800620c <UART_SetConfig+0x2b8>
 80061ec:	2300      	movs	r3, #0
 80061ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80061f2:	e022      	b.n	800623a <UART_SetConfig+0x2e6>
 80061f4:	2302      	movs	r3, #2
 80061f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80061fa:	e01e      	b.n	800623a <UART_SetConfig+0x2e6>
 80061fc:	2304      	movs	r3, #4
 80061fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006202:	e01a      	b.n	800623a <UART_SetConfig+0x2e6>
 8006204:	2308      	movs	r3, #8
 8006206:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800620a:	e016      	b.n	800623a <UART_SetConfig+0x2e6>
 800620c:	2310      	movs	r3, #16
 800620e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006212:	e012      	b.n	800623a <UART_SetConfig+0x2e6>
 8006214:	efff69f3 	.word	0xefff69f3
 8006218:	40008000 	.word	0x40008000
 800621c:	40013800 	.word	0x40013800
 8006220:	40021000 	.word	0x40021000
 8006224:	40004400 	.word	0x40004400
 8006228:	40004800 	.word	0x40004800
 800622c:	40004c00 	.word	0x40004c00
 8006230:	40005000 	.word	0x40005000
 8006234:	2310      	movs	r3, #16
 8006236:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	4a9f      	ldr	r2, [pc, #636]	; (80064bc <UART_SetConfig+0x568>)
 8006240:	4293      	cmp	r3, r2
 8006242:	d17a      	bne.n	800633a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006244:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006248:	2b08      	cmp	r3, #8
 800624a:	d824      	bhi.n	8006296 <UART_SetConfig+0x342>
 800624c:	a201      	add	r2, pc, #4	; (adr r2, 8006254 <UART_SetConfig+0x300>)
 800624e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006252:	bf00      	nop
 8006254:	08006279 	.word	0x08006279
 8006258:	08006297 	.word	0x08006297
 800625c:	08006281 	.word	0x08006281
 8006260:	08006297 	.word	0x08006297
 8006264:	08006287 	.word	0x08006287
 8006268:	08006297 	.word	0x08006297
 800626c:	08006297 	.word	0x08006297
 8006270:	08006297 	.word	0x08006297
 8006274:	0800628f 	.word	0x0800628f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006278:	f7fe f818 	bl	80042ac <HAL_RCC_GetPCLK1Freq>
 800627c:	61f8      	str	r0, [r7, #28]
        break;
 800627e:	e010      	b.n	80062a2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006280:	4b8f      	ldr	r3, [pc, #572]	; (80064c0 <UART_SetConfig+0x56c>)
 8006282:	61fb      	str	r3, [r7, #28]
        break;
 8006284:	e00d      	b.n	80062a2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006286:	f7fd ff79 	bl	800417c <HAL_RCC_GetSysClockFreq>
 800628a:	61f8      	str	r0, [r7, #28]
        break;
 800628c:	e009      	b.n	80062a2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800628e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006292:	61fb      	str	r3, [r7, #28]
        break;
 8006294:	e005      	b.n	80062a2 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8006296:	2300      	movs	r3, #0
 8006298:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800629a:	2301      	movs	r3, #1
 800629c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80062a0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80062a2:	69fb      	ldr	r3, [r7, #28]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	f000 80fb 	beq.w	80064a0 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	685a      	ldr	r2, [r3, #4]
 80062ae:	4613      	mov	r3, r2
 80062b0:	005b      	lsls	r3, r3, #1
 80062b2:	4413      	add	r3, r2
 80062b4:	69fa      	ldr	r2, [r7, #28]
 80062b6:	429a      	cmp	r2, r3
 80062b8:	d305      	bcc.n	80062c6 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	685b      	ldr	r3, [r3, #4]
 80062be:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80062c0:	69fa      	ldr	r2, [r7, #28]
 80062c2:	429a      	cmp	r2, r3
 80062c4:	d903      	bls.n	80062ce <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80062c6:	2301      	movs	r3, #1
 80062c8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80062cc:	e0e8      	b.n	80064a0 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80062ce:	69fb      	ldr	r3, [r7, #28]
 80062d0:	2200      	movs	r2, #0
 80062d2:	461c      	mov	r4, r3
 80062d4:	4615      	mov	r5, r2
 80062d6:	f04f 0200 	mov.w	r2, #0
 80062da:	f04f 0300 	mov.w	r3, #0
 80062de:	022b      	lsls	r3, r5, #8
 80062e0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80062e4:	0222      	lsls	r2, r4, #8
 80062e6:	68f9      	ldr	r1, [r7, #12]
 80062e8:	6849      	ldr	r1, [r1, #4]
 80062ea:	0849      	lsrs	r1, r1, #1
 80062ec:	2000      	movs	r0, #0
 80062ee:	4688      	mov	r8, r1
 80062f0:	4681      	mov	r9, r0
 80062f2:	eb12 0a08 	adds.w	sl, r2, r8
 80062f6:	eb43 0b09 	adc.w	fp, r3, r9
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	685b      	ldr	r3, [r3, #4]
 80062fe:	2200      	movs	r2, #0
 8006300:	603b      	str	r3, [r7, #0]
 8006302:	607a      	str	r2, [r7, #4]
 8006304:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006308:	4650      	mov	r0, sl
 800630a:	4659      	mov	r1, fp
 800630c:	f7fa fc9c 	bl	8000c48 <__aeabi_uldivmod>
 8006310:	4602      	mov	r2, r0
 8006312:	460b      	mov	r3, r1
 8006314:	4613      	mov	r3, r2
 8006316:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006318:	69bb      	ldr	r3, [r7, #24]
 800631a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800631e:	d308      	bcc.n	8006332 <UART_SetConfig+0x3de>
 8006320:	69bb      	ldr	r3, [r7, #24]
 8006322:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006326:	d204      	bcs.n	8006332 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	69ba      	ldr	r2, [r7, #24]
 800632e:	60da      	str	r2, [r3, #12]
 8006330:	e0b6      	b.n	80064a0 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8006332:	2301      	movs	r3, #1
 8006334:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006338:	e0b2      	b.n	80064a0 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	69db      	ldr	r3, [r3, #28]
 800633e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006342:	d15e      	bne.n	8006402 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8006344:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006348:	2b08      	cmp	r3, #8
 800634a:	d828      	bhi.n	800639e <UART_SetConfig+0x44a>
 800634c:	a201      	add	r2, pc, #4	; (adr r2, 8006354 <UART_SetConfig+0x400>)
 800634e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006352:	bf00      	nop
 8006354:	08006379 	.word	0x08006379
 8006358:	08006381 	.word	0x08006381
 800635c:	08006389 	.word	0x08006389
 8006360:	0800639f 	.word	0x0800639f
 8006364:	0800638f 	.word	0x0800638f
 8006368:	0800639f 	.word	0x0800639f
 800636c:	0800639f 	.word	0x0800639f
 8006370:	0800639f 	.word	0x0800639f
 8006374:	08006397 	.word	0x08006397
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006378:	f7fd ff98 	bl	80042ac <HAL_RCC_GetPCLK1Freq>
 800637c:	61f8      	str	r0, [r7, #28]
        break;
 800637e:	e014      	b.n	80063aa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006380:	f7fd ffaa 	bl	80042d8 <HAL_RCC_GetPCLK2Freq>
 8006384:	61f8      	str	r0, [r7, #28]
        break;
 8006386:	e010      	b.n	80063aa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006388:	4b4d      	ldr	r3, [pc, #308]	; (80064c0 <UART_SetConfig+0x56c>)
 800638a:	61fb      	str	r3, [r7, #28]
        break;
 800638c:	e00d      	b.n	80063aa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800638e:	f7fd fef5 	bl	800417c <HAL_RCC_GetSysClockFreq>
 8006392:	61f8      	str	r0, [r7, #28]
        break;
 8006394:	e009      	b.n	80063aa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006396:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800639a:	61fb      	str	r3, [r7, #28]
        break;
 800639c:	e005      	b.n	80063aa <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800639e:	2300      	movs	r3, #0
 80063a0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80063a2:	2301      	movs	r3, #1
 80063a4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80063a8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80063aa:	69fb      	ldr	r3, [r7, #28]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d077      	beq.n	80064a0 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80063b0:	69fb      	ldr	r3, [r7, #28]
 80063b2:	005a      	lsls	r2, r3, #1
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	685b      	ldr	r3, [r3, #4]
 80063b8:	085b      	lsrs	r3, r3, #1
 80063ba:	441a      	add	r2, r3
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	685b      	ldr	r3, [r3, #4]
 80063c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80063c4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80063c6:	69bb      	ldr	r3, [r7, #24]
 80063c8:	2b0f      	cmp	r3, #15
 80063ca:	d916      	bls.n	80063fa <UART_SetConfig+0x4a6>
 80063cc:	69bb      	ldr	r3, [r7, #24]
 80063ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80063d2:	d212      	bcs.n	80063fa <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80063d4:	69bb      	ldr	r3, [r7, #24]
 80063d6:	b29b      	uxth	r3, r3
 80063d8:	f023 030f 	bic.w	r3, r3, #15
 80063dc:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80063de:	69bb      	ldr	r3, [r7, #24]
 80063e0:	085b      	lsrs	r3, r3, #1
 80063e2:	b29b      	uxth	r3, r3
 80063e4:	f003 0307 	and.w	r3, r3, #7
 80063e8:	b29a      	uxth	r2, r3
 80063ea:	8afb      	ldrh	r3, [r7, #22]
 80063ec:	4313      	orrs	r3, r2
 80063ee:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	8afa      	ldrh	r2, [r7, #22]
 80063f6:	60da      	str	r2, [r3, #12]
 80063f8:	e052      	b.n	80064a0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80063fa:	2301      	movs	r3, #1
 80063fc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006400:	e04e      	b.n	80064a0 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006402:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006406:	2b08      	cmp	r3, #8
 8006408:	d827      	bhi.n	800645a <UART_SetConfig+0x506>
 800640a:	a201      	add	r2, pc, #4	; (adr r2, 8006410 <UART_SetConfig+0x4bc>)
 800640c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006410:	08006435 	.word	0x08006435
 8006414:	0800643d 	.word	0x0800643d
 8006418:	08006445 	.word	0x08006445
 800641c:	0800645b 	.word	0x0800645b
 8006420:	0800644b 	.word	0x0800644b
 8006424:	0800645b 	.word	0x0800645b
 8006428:	0800645b 	.word	0x0800645b
 800642c:	0800645b 	.word	0x0800645b
 8006430:	08006453 	.word	0x08006453
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006434:	f7fd ff3a 	bl	80042ac <HAL_RCC_GetPCLK1Freq>
 8006438:	61f8      	str	r0, [r7, #28]
        break;
 800643a:	e014      	b.n	8006466 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800643c:	f7fd ff4c 	bl	80042d8 <HAL_RCC_GetPCLK2Freq>
 8006440:	61f8      	str	r0, [r7, #28]
        break;
 8006442:	e010      	b.n	8006466 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006444:	4b1e      	ldr	r3, [pc, #120]	; (80064c0 <UART_SetConfig+0x56c>)
 8006446:	61fb      	str	r3, [r7, #28]
        break;
 8006448:	e00d      	b.n	8006466 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800644a:	f7fd fe97 	bl	800417c <HAL_RCC_GetSysClockFreq>
 800644e:	61f8      	str	r0, [r7, #28]
        break;
 8006450:	e009      	b.n	8006466 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006452:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006456:	61fb      	str	r3, [r7, #28]
        break;
 8006458:	e005      	b.n	8006466 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800645a:	2300      	movs	r3, #0
 800645c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800645e:	2301      	movs	r3, #1
 8006460:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006464:	bf00      	nop
    }

    if (pclk != 0U)
 8006466:	69fb      	ldr	r3, [r7, #28]
 8006468:	2b00      	cmp	r3, #0
 800646a:	d019      	beq.n	80064a0 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	685b      	ldr	r3, [r3, #4]
 8006470:	085a      	lsrs	r2, r3, #1
 8006472:	69fb      	ldr	r3, [r7, #28]
 8006474:	441a      	add	r2, r3
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	685b      	ldr	r3, [r3, #4]
 800647a:	fbb2 f3f3 	udiv	r3, r2, r3
 800647e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006480:	69bb      	ldr	r3, [r7, #24]
 8006482:	2b0f      	cmp	r3, #15
 8006484:	d909      	bls.n	800649a <UART_SetConfig+0x546>
 8006486:	69bb      	ldr	r3, [r7, #24]
 8006488:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800648c:	d205      	bcs.n	800649a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800648e:	69bb      	ldr	r3, [r7, #24]
 8006490:	b29a      	uxth	r2, r3
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	60da      	str	r2, [r3, #12]
 8006498:	e002      	b.n	80064a0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800649a:	2301      	movs	r3, #1
 800649c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	2200      	movs	r2, #0
 80064a4:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	2200      	movs	r2, #0
 80064aa:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80064ac:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 80064b0:	4618      	mov	r0, r3
 80064b2:	3728      	adds	r7, #40	; 0x28
 80064b4:	46bd      	mov	sp, r7
 80064b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80064ba:	bf00      	nop
 80064bc:	40008000 	.word	0x40008000
 80064c0:	00f42400 	.word	0x00f42400

080064c4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80064c4:	b480      	push	{r7}
 80064c6:	b083      	sub	sp, #12
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064d0:	f003 0308 	and.w	r3, r3, #8
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d00a      	beq.n	80064ee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	685b      	ldr	r3, [r3, #4]
 80064de:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	430a      	orrs	r2, r1
 80064ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064f2:	f003 0301 	and.w	r3, r3, #1
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d00a      	beq.n	8006510 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	685b      	ldr	r3, [r3, #4]
 8006500:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	430a      	orrs	r2, r1
 800650e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006514:	f003 0302 	and.w	r3, r3, #2
 8006518:	2b00      	cmp	r3, #0
 800651a:	d00a      	beq.n	8006532 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	685b      	ldr	r3, [r3, #4]
 8006522:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	430a      	orrs	r2, r1
 8006530:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006536:	f003 0304 	and.w	r3, r3, #4
 800653a:	2b00      	cmp	r3, #0
 800653c:	d00a      	beq.n	8006554 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	685b      	ldr	r3, [r3, #4]
 8006544:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	430a      	orrs	r2, r1
 8006552:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006558:	f003 0310 	and.w	r3, r3, #16
 800655c:	2b00      	cmp	r3, #0
 800655e:	d00a      	beq.n	8006576 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	689b      	ldr	r3, [r3, #8]
 8006566:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	430a      	orrs	r2, r1
 8006574:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800657a:	f003 0320 	and.w	r3, r3, #32
 800657e:	2b00      	cmp	r3, #0
 8006580:	d00a      	beq.n	8006598 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	689b      	ldr	r3, [r3, #8]
 8006588:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	430a      	orrs	r2, r1
 8006596:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800659c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d01a      	beq.n	80065da <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	685b      	ldr	r3, [r3, #4]
 80065aa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	430a      	orrs	r2, r1
 80065b8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065be:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80065c2:	d10a      	bne.n	80065da <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	685b      	ldr	r3, [r3, #4]
 80065ca:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	430a      	orrs	r2, r1
 80065d8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d00a      	beq.n	80065fc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	685b      	ldr	r3, [r3, #4]
 80065ec:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	430a      	orrs	r2, r1
 80065fa:	605a      	str	r2, [r3, #4]
  }
}
 80065fc:	bf00      	nop
 80065fe:	370c      	adds	r7, #12
 8006600:	46bd      	mov	sp, r7
 8006602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006606:	4770      	bx	lr

08006608 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006608:	b580      	push	{r7, lr}
 800660a:	b098      	sub	sp, #96	; 0x60
 800660c:	af02      	add	r7, sp, #8
 800660e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2200      	movs	r2, #0
 8006614:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006618:	f7fb fd42 	bl	80020a0 <HAL_GetTick>
 800661c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	f003 0308 	and.w	r3, r3, #8
 8006628:	2b08      	cmp	r3, #8
 800662a:	d12e      	bne.n	800668a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800662c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006630:	9300      	str	r3, [sp, #0]
 8006632:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006634:	2200      	movs	r2, #0
 8006636:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800663a:	6878      	ldr	r0, [r7, #4]
 800663c:	f000 f88c 	bl	8006758 <UART_WaitOnFlagUntilTimeout>
 8006640:	4603      	mov	r3, r0
 8006642:	2b00      	cmp	r3, #0
 8006644:	d021      	beq.n	800668a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800664c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800664e:	e853 3f00 	ldrex	r3, [r3]
 8006652:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006654:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006656:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800665a:	653b      	str	r3, [r7, #80]	; 0x50
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	461a      	mov	r2, r3
 8006662:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006664:	647b      	str	r3, [r7, #68]	; 0x44
 8006666:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006668:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800666a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800666c:	e841 2300 	strex	r3, r2, [r1]
 8006670:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006672:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006674:	2b00      	cmp	r3, #0
 8006676:	d1e6      	bne.n	8006646 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	2220      	movs	r2, #32
 800667c:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	2200      	movs	r2, #0
 8006682:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006686:	2303      	movs	r3, #3
 8006688:	e062      	b.n	8006750 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f003 0304 	and.w	r3, r3, #4
 8006694:	2b04      	cmp	r3, #4
 8006696:	d149      	bne.n	800672c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006698:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800669c:	9300      	str	r3, [sp, #0]
 800669e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80066a0:	2200      	movs	r2, #0
 80066a2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80066a6:	6878      	ldr	r0, [r7, #4]
 80066a8:	f000 f856 	bl	8006758 <UART_WaitOnFlagUntilTimeout>
 80066ac:	4603      	mov	r3, r0
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d03c      	beq.n	800672c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ba:	e853 3f00 	ldrex	r3, [r3]
 80066be:	623b      	str	r3, [r7, #32]
   return(result);
 80066c0:	6a3b      	ldr	r3, [r7, #32]
 80066c2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80066c6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	461a      	mov	r2, r3
 80066ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80066d0:	633b      	str	r3, [r7, #48]	; 0x30
 80066d2:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066d4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80066d6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80066d8:	e841 2300 	strex	r3, r2, [r1]
 80066dc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80066de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d1e6      	bne.n	80066b2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	3308      	adds	r3, #8
 80066ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066ec:	693b      	ldr	r3, [r7, #16]
 80066ee:	e853 3f00 	ldrex	r3, [r3]
 80066f2:	60fb      	str	r3, [r7, #12]
   return(result);
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	f023 0301 	bic.w	r3, r3, #1
 80066fa:	64bb      	str	r3, [r7, #72]	; 0x48
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	3308      	adds	r3, #8
 8006702:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006704:	61fa      	str	r2, [r7, #28]
 8006706:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006708:	69b9      	ldr	r1, [r7, #24]
 800670a:	69fa      	ldr	r2, [r7, #28]
 800670c:	e841 2300 	strex	r3, r2, [r1]
 8006710:	617b      	str	r3, [r7, #20]
   return(result);
 8006712:	697b      	ldr	r3, [r7, #20]
 8006714:	2b00      	cmp	r3, #0
 8006716:	d1e5      	bne.n	80066e4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2220      	movs	r2, #32
 800671c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2200      	movs	r2, #0
 8006724:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006728:	2303      	movs	r3, #3
 800672a:	e011      	b.n	8006750 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2220      	movs	r2, #32
 8006730:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2220      	movs	r2, #32
 8006736:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	2200      	movs	r2, #0
 800673e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2200      	movs	r2, #0
 8006744:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	2200      	movs	r2, #0
 800674a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800674e:	2300      	movs	r3, #0
}
 8006750:	4618      	mov	r0, r3
 8006752:	3758      	adds	r7, #88	; 0x58
 8006754:	46bd      	mov	sp, r7
 8006756:	bd80      	pop	{r7, pc}

08006758 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006758:	b580      	push	{r7, lr}
 800675a:	b084      	sub	sp, #16
 800675c:	af00      	add	r7, sp, #0
 800675e:	60f8      	str	r0, [r7, #12]
 8006760:	60b9      	str	r1, [r7, #8]
 8006762:	603b      	str	r3, [r7, #0]
 8006764:	4613      	mov	r3, r2
 8006766:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006768:	e049      	b.n	80067fe <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800676a:	69bb      	ldr	r3, [r7, #24]
 800676c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006770:	d045      	beq.n	80067fe <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006772:	f7fb fc95 	bl	80020a0 <HAL_GetTick>
 8006776:	4602      	mov	r2, r0
 8006778:	683b      	ldr	r3, [r7, #0]
 800677a:	1ad3      	subs	r3, r2, r3
 800677c:	69ba      	ldr	r2, [r7, #24]
 800677e:	429a      	cmp	r2, r3
 8006780:	d302      	bcc.n	8006788 <UART_WaitOnFlagUntilTimeout+0x30>
 8006782:	69bb      	ldr	r3, [r7, #24]
 8006784:	2b00      	cmp	r3, #0
 8006786:	d101      	bne.n	800678c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006788:	2303      	movs	r3, #3
 800678a:	e048      	b.n	800681e <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f003 0304 	and.w	r3, r3, #4
 8006796:	2b00      	cmp	r3, #0
 8006798:	d031      	beq.n	80067fe <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	69db      	ldr	r3, [r3, #28]
 80067a0:	f003 0308 	and.w	r3, r3, #8
 80067a4:	2b08      	cmp	r3, #8
 80067a6:	d110      	bne.n	80067ca <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	2208      	movs	r2, #8
 80067ae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80067b0:	68f8      	ldr	r0, [r7, #12]
 80067b2:	f000 f838 	bl	8006826 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	2208      	movs	r2, #8
 80067ba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	2200      	movs	r2, #0
 80067c2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 80067c6:	2301      	movs	r3, #1
 80067c8:	e029      	b.n	800681e <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	69db      	ldr	r3, [r3, #28]
 80067d0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80067d4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80067d8:	d111      	bne.n	80067fe <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80067e2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80067e4:	68f8      	ldr	r0, [r7, #12]
 80067e6:	f000 f81e 	bl	8006826 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	2220      	movs	r2, #32
 80067ee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	2200      	movs	r2, #0
 80067f6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80067fa:	2303      	movs	r3, #3
 80067fc:	e00f      	b.n	800681e <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	69da      	ldr	r2, [r3, #28]
 8006804:	68bb      	ldr	r3, [r7, #8]
 8006806:	4013      	ands	r3, r2
 8006808:	68ba      	ldr	r2, [r7, #8]
 800680a:	429a      	cmp	r2, r3
 800680c:	bf0c      	ite	eq
 800680e:	2301      	moveq	r3, #1
 8006810:	2300      	movne	r3, #0
 8006812:	b2db      	uxtb	r3, r3
 8006814:	461a      	mov	r2, r3
 8006816:	79fb      	ldrb	r3, [r7, #7]
 8006818:	429a      	cmp	r2, r3
 800681a:	d0a6      	beq.n	800676a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800681c:	2300      	movs	r3, #0
}
 800681e:	4618      	mov	r0, r3
 8006820:	3710      	adds	r7, #16
 8006822:	46bd      	mov	sp, r7
 8006824:	bd80      	pop	{r7, pc}

08006826 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006826:	b480      	push	{r7}
 8006828:	b095      	sub	sp, #84	; 0x54
 800682a:	af00      	add	r7, sp, #0
 800682c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006834:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006836:	e853 3f00 	ldrex	r3, [r3]
 800683a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800683c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800683e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006842:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	461a      	mov	r2, r3
 800684a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800684c:	643b      	str	r3, [r7, #64]	; 0x40
 800684e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006850:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006852:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006854:	e841 2300 	strex	r3, r2, [r1]
 8006858:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800685a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800685c:	2b00      	cmp	r3, #0
 800685e:	d1e6      	bne.n	800682e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	3308      	adds	r3, #8
 8006866:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006868:	6a3b      	ldr	r3, [r7, #32]
 800686a:	e853 3f00 	ldrex	r3, [r3]
 800686e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006870:	69fb      	ldr	r3, [r7, #28]
 8006872:	f023 0301 	bic.w	r3, r3, #1
 8006876:	64bb      	str	r3, [r7, #72]	; 0x48
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	3308      	adds	r3, #8
 800687e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006880:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006882:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006884:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006886:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006888:	e841 2300 	strex	r3, r2, [r1]
 800688c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800688e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006890:	2b00      	cmp	r3, #0
 8006892:	d1e5      	bne.n	8006860 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006898:	2b01      	cmp	r3, #1
 800689a:	d118      	bne.n	80068ce <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	e853 3f00 	ldrex	r3, [r3]
 80068a8:	60bb      	str	r3, [r7, #8]
   return(result);
 80068aa:	68bb      	ldr	r3, [r7, #8]
 80068ac:	f023 0310 	bic.w	r3, r3, #16
 80068b0:	647b      	str	r3, [r7, #68]	; 0x44
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	461a      	mov	r2, r3
 80068b8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80068ba:	61bb      	str	r3, [r7, #24]
 80068bc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068be:	6979      	ldr	r1, [r7, #20]
 80068c0:	69ba      	ldr	r2, [r7, #24]
 80068c2:	e841 2300 	strex	r3, r2, [r1]
 80068c6:	613b      	str	r3, [r7, #16]
   return(result);
 80068c8:	693b      	ldr	r3, [r7, #16]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d1e6      	bne.n	800689c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	2220      	movs	r2, #32
 80068d2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	2200      	movs	r2, #0
 80068da:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2200      	movs	r2, #0
 80068e0:	669a      	str	r2, [r3, #104]	; 0x68
}
 80068e2:	bf00      	nop
 80068e4:	3754      	adds	r7, #84	; 0x54
 80068e6:	46bd      	mov	sp, r7
 80068e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ec:	4770      	bx	lr

080068ee <bitmap_init>:
    return bitmap->width * (bitmap->depth / 8) * bitmap->height;
};

/* Initialise bitmap with given buffer. */
void bitmap_init(bitmap_t *bitmap, uint8_t *buffer)
{
 80068ee:	b480      	push	{r7}
 80068f0:	b083      	sub	sp, #12
 80068f2:	af00      	add	r7, sp, #0
 80068f4:	6078      	str	r0, [r7, #4]
 80068f6:	6039      	str	r1, [r7, #0]
    bitmap->pitch = bitmap->width * (bitmap->depth / 8);
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	881a      	ldrh	r2, [r3, #0]
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	799b      	ldrb	r3, [r3, #6]
 8006900:	08db      	lsrs	r3, r3, #3
 8006902:	b2db      	uxtb	r3, r3
 8006904:	b29b      	uxth	r3, r3
 8006906:	fb12 f303 	smulbb	r3, r2, r3
 800690a:	b29a      	uxth	r2, r3
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	809a      	strh	r2, [r3, #4]
    bitmap->size = bitmap->pitch * bitmap->height;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	889b      	ldrh	r3, [r3, #4]
 8006914:	461a      	mov	r2, r3
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	885b      	ldrh	r3, [r3, #2]
 800691a:	fb02 f303 	mul.w	r3, r2, r3
 800691e:	461a      	mov	r2, r3
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	609a      	str	r2, [r3, #8]
    bitmap->buffer = buffer;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	683a      	ldr	r2, [r7, #0]
 8006928:	60da      	str	r2, [r3, #12]
}
 800692a:	bf00      	nop
 800692c:	370c      	adds	r7, #12
 800692e:	46bd      	mov	sp, r7
 8006930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006934:	4770      	bx	lr

08006936 <code>:
static const uint8_t RIGHT = 0b0010;
static const uint8_t BOTTOM = 0b0100;
static const uint8_t TOP = 0b1000;

static uint8_t code(int16_t x0, int16_t y0, window_t window)
{
 8006936:	b490      	push	{r4, r7}
 8006938:	b086      	sub	sp, #24
 800693a:	af00      	add	r7, sp, #0
 800693c:	4604      	mov	r4, r0
 800693e:	4608      	mov	r0, r1
 8006940:	1d39      	adds	r1, r7, #4
 8006942:	e881 000c 	stmia.w	r1, {r2, r3}
 8006946:	4623      	mov	r3, r4
 8006948:	81fb      	strh	r3, [r7, #14]
 800694a:	4603      	mov	r3, r0
 800694c:	81bb      	strh	r3, [r7, #12]
    uint8_t code = INSIDE;
 800694e:	2300      	movs	r3, #0
 8006950:	75fb      	strb	r3, [r7, #23]

    if (x0 < window.x0) {
 8006952:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006956:	88ba      	ldrh	r2, [r7, #4]
 8006958:	4293      	cmp	r3, r2
 800695a:	da04      	bge.n	8006966 <code+0x30>
        code |= LEFT;
 800695c:	2201      	movs	r2, #1
 800695e:	7dfb      	ldrb	r3, [r7, #23]
 8006960:	4313      	orrs	r3, r2
 8006962:	75fb      	strb	r3, [r7, #23]
 8006964:	e008      	b.n	8006978 <code+0x42>
    } else if (x0 > window.x1) {
 8006966:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800696a:	893a      	ldrh	r2, [r7, #8]
 800696c:	4293      	cmp	r3, r2
 800696e:	dd03      	ble.n	8006978 <code+0x42>
        code |= RIGHT;
 8006970:	2202      	movs	r2, #2
 8006972:	7dfb      	ldrb	r3, [r7, #23]
 8006974:	4313      	orrs	r3, r2
 8006976:	75fb      	strb	r3, [r7, #23]
    } if (y0 < window.y0) {
 8006978:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800697c:	88fa      	ldrh	r2, [r7, #6]
 800697e:	4293      	cmp	r3, r2
 8006980:	da04      	bge.n	800698c <code+0x56>
        code |= BOTTOM;
 8006982:	2204      	movs	r2, #4
 8006984:	7dfb      	ldrb	r3, [r7, #23]
 8006986:	4313      	orrs	r3, r2
 8006988:	75fb      	strb	r3, [r7, #23]
 800698a:	e008      	b.n	800699e <code+0x68>
    } else if (y0 > window.y1) {
 800698c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8006990:	897a      	ldrh	r2, [r7, #10]
 8006992:	4293      	cmp	r3, r2
 8006994:	dd03      	ble.n	800699e <code+0x68>
        code |= TOP;
 8006996:	2208      	movs	r2, #8
 8006998:	7dfb      	ldrb	r3, [r7, #23]
 800699a:	4313      	orrs	r3, r2
 800699c:	75fb      	strb	r3, [r7, #23]
    }

    return code;
 800699e:	7dfb      	ldrb	r3, [r7, #23]
}
 80069a0:	4618      	mov	r0, r3
 80069a2:	3718      	adds	r7, #24
 80069a4:	46bd      	mov	sp, r7
 80069a6:	bc90      	pop	{r4, r7}
 80069a8:	4770      	bx	lr

080069aa <clip_line>:

bool clip_line(int16_t *x0, int16_t *y0, int16_t *x1, int16_t *y1, window_t window)
{
 80069aa:	b580      	push	{r7, lr}
 80069ac:	b088      	sub	sp, #32
 80069ae:	af00      	add	r7, sp, #0
 80069b0:	60f8      	str	r0, [r7, #12]
 80069b2:	60b9      	str	r1, [r7, #8]
 80069b4:	607a      	str	r2, [r7, #4]
 80069b6:	603b      	str	r3, [r7, #0]
    uint8_t code0 = code(*x0, *y0, window);
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	f9b3 0000 	ldrsh.w	r0, [r3]
 80069be:	68bb      	ldr	r3, [r7, #8]
 80069c0:	f9b3 1000 	ldrsh.w	r1, [r3]
 80069c4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80069c8:	cb0c      	ldmia	r3, {r2, r3}
 80069ca:	f7ff ffb4 	bl	8006936 <code>
 80069ce:	4603      	mov	r3, r0
 80069d0:	77fb      	strb	r3, [r7, #31]
    uint8_t code1 = code(*x1, *y1, window);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	f9b3 0000 	ldrsh.w	r0, [r3]
 80069d8:	683b      	ldr	r3, [r7, #0]
 80069da:	f9b3 1000 	ldrsh.w	r1, [r3]
 80069de:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80069e2:	cb0c      	ldmia	r3, {r2, r3}
 80069e4:	f7ff ffa7 	bl	8006936 <code>
 80069e8:	4603      	mov	r3, r0
 80069ea:	77bb      	strb	r3, [r7, #30]

    bool accept = false;
 80069ec:	2300      	movs	r3, #0
 80069ee:	777b      	strb	r3, [r7, #29]

    while (true) {
        if (!(code0 | code1)) {
 80069f0:	7ffa      	ldrb	r2, [r7, #31]
 80069f2:	7fbb      	ldrb	r3, [r7, #30]
 80069f4:	4313      	orrs	r3, r2
 80069f6:	b2db      	uxtb	r3, r3
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d102      	bne.n	8006a02 <clip_line+0x58>
            /* Both endpoints inside clipping window, trivial accept. */
            accept = true;
 80069fc:	2301      	movs	r3, #1
 80069fe:	777b      	strb	r3, [r7, #29]
            break;
 8006a00:	e0e9      	b.n	8006bd6 <clip_line+0x22c>
        } else if (code0 & code1) {
 8006a02:	7ffa      	ldrb	r2, [r7, #31]
 8006a04:	7fbb      	ldrb	r3, [r7, #30]
 8006a06:	4013      	ands	r3, r2
 8006a08:	b2db      	uxtb	r3, r3
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	f040 80e2 	bne.w	8006bd4 <clip_line+0x22a>
            /* Both endpoints outside clipping window, trivial reject. */
            break;
        } else {
            /* Part of line inside clipping window, nontrivial situation. */

            int16_t x = 0;
 8006a10:	2300      	movs	r3, #0
 8006a12:	837b      	strh	r3, [r7, #26]
            int16_t y = 0;
 8006a14:	2300      	movs	r3, #0
 8006a16:	833b      	strh	r3, [r7, #24]
            uint8_t code3 = code0 ? code0 : code1;
 8006a18:	7ffb      	ldrb	r3, [r7, #31]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d001      	beq.n	8006a22 <clip_line+0x78>
 8006a1e:	7ffb      	ldrb	r3, [r7, #31]
 8006a20:	e000      	b.n	8006a24 <clip_line+0x7a>
 8006a22:	7fbb      	ldrb	r3, [r7, #30]
 8006a24:	75fb      	strb	r3, [r7, #23]

            /* Find intersection point. */
            /* slope = (y1 - y0) / (x1 - x0) */
            /* x = x0 + (1 / slope) * (ym - y0), where ym is ymin or ymax */
            /* y = y0 + slope * (xm - x0), where xm is xmin or xmax */
            if (code3 & TOP) {
 8006a26:	2208      	movs	r2, #8
 8006a28:	7dfb      	ldrb	r3, [r7, #23]
 8006a2a:	4013      	ands	r3, r2
 8006a2c:	b2db      	uxtb	r3, r3
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d024      	beq.n	8006a7c <clip_line+0xd2>
                x = *x0 + (*x1 - *x0) * (window.y1 - *y0) / (*y1 - *y0);
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006a38:	b29a      	uxth	r2, r3
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006a40:	4619      	mov	r1, r3
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006a48:	1acb      	subs	r3, r1, r3
 8006a4a:	8df9      	ldrh	r1, [r7, #46]	; 0x2e
 8006a4c:	4608      	mov	r0, r1
 8006a4e:	68b9      	ldr	r1, [r7, #8]
 8006a50:	f9b1 1000 	ldrsh.w	r1, [r1]
 8006a54:	1a41      	subs	r1, r0, r1
 8006a56:	fb03 f101 	mul.w	r1, r3, r1
 8006a5a:	683b      	ldr	r3, [r7, #0]
 8006a5c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006a60:	4618      	mov	r0, r3
 8006a62:	68bb      	ldr	r3, [r7, #8]
 8006a64:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006a68:	1ac3      	subs	r3, r0, r3
 8006a6a:	fb91 f3f3 	sdiv	r3, r1, r3
 8006a6e:	b29b      	uxth	r3, r3
 8006a70:	4413      	add	r3, r2
 8006a72:	b29b      	uxth	r3, r3
 8006a74:	837b      	strh	r3, [r7, #26]
                y = window.y1;
 8006a76:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8006a78:	833b      	strh	r3, [r7, #24]
 8006a7a:	e07f      	b.n	8006b7c <clip_line+0x1d2>
            } else if (code3 & BOTTOM) {
 8006a7c:	2204      	movs	r2, #4
 8006a7e:	7dfb      	ldrb	r3, [r7, #23]
 8006a80:	4013      	ands	r3, r2
 8006a82:	b2db      	uxtb	r3, r3
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d024      	beq.n	8006ad2 <clip_line+0x128>
                x = *x0 + (*x1 - *x0) * (window.y0 - *y0) / (*y1 - *y0);
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006a8e:	b29a      	uxth	r2, r3
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006a96:	4619      	mov	r1, r3
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006a9e:	1acb      	subs	r3, r1, r3
 8006aa0:	8d79      	ldrh	r1, [r7, #42]	; 0x2a
 8006aa2:	4608      	mov	r0, r1
 8006aa4:	68b9      	ldr	r1, [r7, #8]
 8006aa6:	f9b1 1000 	ldrsh.w	r1, [r1]
 8006aaa:	1a41      	subs	r1, r0, r1
 8006aac:	fb03 f101 	mul.w	r1, r3, r1
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006ab6:	4618      	mov	r0, r3
 8006ab8:	68bb      	ldr	r3, [r7, #8]
 8006aba:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006abe:	1ac3      	subs	r3, r0, r3
 8006ac0:	fb91 f3f3 	sdiv	r3, r1, r3
 8006ac4:	b29b      	uxth	r3, r3
 8006ac6:	4413      	add	r3, r2
 8006ac8:	b29b      	uxth	r3, r3
 8006aca:	837b      	strh	r3, [r7, #26]
                y = window.y0;
 8006acc:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8006ace:	833b      	strh	r3, [r7, #24]
 8006ad0:	e054      	b.n	8006b7c <clip_line+0x1d2>
            } else if (code3 & RIGHT) {
 8006ad2:	2202      	movs	r2, #2
 8006ad4:	7dfb      	ldrb	r3, [r7, #23]
 8006ad6:	4013      	ands	r3, r2
 8006ad8:	b2db      	uxtb	r3, r3
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d024      	beq.n	8006b28 <clip_line+0x17e>
                y = *y0 + (*y1 - *y0) * (window.x1 - *x0) / (*x1 - *x0);
 8006ade:	68bb      	ldr	r3, [r7, #8]
 8006ae0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006ae4:	b29a      	uxth	r2, r3
 8006ae6:	683b      	ldr	r3, [r7, #0]
 8006ae8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006aec:	4619      	mov	r1, r3
 8006aee:	68bb      	ldr	r3, [r7, #8]
 8006af0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006af4:	1acb      	subs	r3, r1, r3
 8006af6:	8db9      	ldrh	r1, [r7, #44]	; 0x2c
 8006af8:	4608      	mov	r0, r1
 8006afa:	68f9      	ldr	r1, [r7, #12]
 8006afc:	f9b1 1000 	ldrsh.w	r1, [r1]
 8006b00:	1a41      	subs	r1, r0, r1
 8006b02:	fb03 f101 	mul.w	r1, r3, r1
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006b14:	1ac3      	subs	r3, r0, r3
 8006b16:	fb91 f3f3 	sdiv	r3, r1, r3
 8006b1a:	b29b      	uxth	r3, r3
 8006b1c:	4413      	add	r3, r2
 8006b1e:	b29b      	uxth	r3, r3
 8006b20:	833b      	strh	r3, [r7, #24]
                x = window.x1;
 8006b22:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8006b24:	837b      	strh	r3, [r7, #26]
 8006b26:	e029      	b.n	8006b7c <clip_line+0x1d2>
            }  else if (code3 & LEFT) {
 8006b28:	2201      	movs	r2, #1
 8006b2a:	7dfb      	ldrb	r3, [r7, #23]
 8006b2c:	4013      	ands	r3, r2
 8006b2e:	b2db      	uxtb	r3, r3
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d023      	beq.n	8006b7c <clip_line+0x1d2>
                y = *y0 + (*y1 - *y0) * (window.x0 - *x0) / (*x1 - *x0);
 8006b34:	68bb      	ldr	r3, [r7, #8]
 8006b36:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006b3a:	b29a      	uxth	r2, r3
 8006b3c:	683b      	ldr	r3, [r7, #0]
 8006b3e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006b42:	4619      	mov	r1, r3
 8006b44:	68bb      	ldr	r3, [r7, #8]
 8006b46:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006b4a:	1acb      	subs	r3, r1, r3
 8006b4c:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 8006b4e:	4608      	mov	r0, r1
 8006b50:	68f9      	ldr	r1, [r7, #12]
 8006b52:	f9b1 1000 	ldrsh.w	r1, [r1]
 8006b56:	1a41      	subs	r1, r0, r1
 8006b58:	fb03 f101 	mul.w	r1, r3, r1
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006b62:	4618      	mov	r0, r3
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006b6a:	1ac3      	subs	r3, r0, r3
 8006b6c:	fb91 f3f3 	sdiv	r3, r1, r3
 8006b70:	b29b      	uxth	r3, r3
 8006b72:	4413      	add	r3, r2
 8006b74:	b29b      	uxth	r3, r3
 8006b76:	833b      	strh	r3, [r7, #24]
                x = window.x0;
 8006b78:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8006b7a:	837b      	strh	r3, [r7, #26]
            }

            /* Replace the outside point with the intersection point. */
            if (code3 == code0) {
 8006b7c:	7dfa      	ldrb	r2, [r7, #23]
 8006b7e:	7ffb      	ldrb	r3, [r7, #31]
 8006b80:	429a      	cmp	r2, r3
 8006b82:	d113      	bne.n	8006bac <clip_line+0x202>
                *x0 = x;
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	8b7a      	ldrh	r2, [r7, #26]
 8006b88:	801a      	strh	r2, [r3, #0]
                *y0 = y;
 8006b8a:	68bb      	ldr	r3, [r7, #8]
 8006b8c:	8b3a      	ldrh	r2, [r7, #24]
 8006b8e:	801a      	strh	r2, [r3, #0]
                code0 = code(*x0, *y0, window);
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	f9b3 0000 	ldrsh.w	r0, [r3]
 8006b96:	68bb      	ldr	r3, [r7, #8]
 8006b98:	f9b3 1000 	ldrsh.w	r1, [r3]
 8006b9c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006ba0:	cb0c      	ldmia	r3, {r2, r3}
 8006ba2:	f7ff fec8 	bl	8006936 <code>
 8006ba6:	4603      	mov	r3, r0
 8006ba8:	77fb      	strb	r3, [r7, #31]
 8006baa:	e721      	b.n	80069f0 <clip_line+0x46>
            } else {
                *x1 = x;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	8b7a      	ldrh	r2, [r7, #26]
 8006bb0:	801a      	strh	r2, [r3, #0]
                *y1 = y;
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	8b3a      	ldrh	r2, [r7, #24]
 8006bb6:	801a      	strh	r2, [r3, #0]
                code1 = code(*x1, *y1, window);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	f9b3 0000 	ldrsh.w	r0, [r3]
 8006bbe:	683b      	ldr	r3, [r7, #0]
 8006bc0:	f9b3 1000 	ldrsh.w	r1, [r3]
 8006bc4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006bc8:	cb0c      	ldmia	r3, {r2, r3}
 8006bca:	f7ff feb4 	bl	8006936 <code>
 8006bce:	4603      	mov	r3, r0
 8006bd0:	77bb      	strb	r3, [r7, #30]
        if (!(code0 | code1)) {
 8006bd2:	e70d      	b.n	80069f0 <clip_line+0x46>
            break;
 8006bd4:	bf00      	nop
            }
        }
    }

    return accept;
 8006bd6:	7f7b      	ldrb	r3, [r7, #29]
 8006bd8:	4618      	mov	r0, r3
 8006bda:	3720      	adds	r7, #32
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	bd80      	pop	{r7, pc}

08006be0 <fontx_meta>:
#include <stddef.h>
#include <string.h>

#include "fontx.h"

uint8_t fontx_meta(fontx_meta_t *meta, const uint8_t *font) {
 8006be0:	b580      	push	{r7, lr}
 8006be2:	b082      	sub	sp, #8
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	6078      	str	r0, [r7, #4]
 8006be8:	6039      	str	r1, [r7, #0]

    memcpy(meta->name, &font[FONTX_NAME], 8);
 8006bea:	6878      	ldr	r0, [r7, #4]
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	3306      	adds	r3, #6
 8006bf0:	2208      	movs	r2, #8
 8006bf2:	4619      	mov	r1, r3
 8006bf4:	f001 fb1f 	bl	8008236 <memcpy>
    meta->width = font[FONTX_WIDTH];
 8006bf8:	683b      	ldr	r3, [r7, #0]
 8006bfa:	330e      	adds	r3, #14
 8006bfc:	781a      	ldrb	r2, [r3, #0]
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	725a      	strb	r2, [r3, #9]
    meta->height = font[FONTX_HEIGHT];
 8006c02:	683b      	ldr	r3, [r7, #0]
 8006c04:	330f      	adds	r3, #15
 8006c06:	781a      	ldrb	r2, [r3, #0]
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	729a      	strb	r2, [r3, #10]
    meta->type = font[FONTX_TYPE];
 8006c0c:	683b      	ldr	r3, [r7, #0]
 8006c0e:	3310      	adds	r3, #16
 8006c10:	781a      	ldrb	r2, [r3, #0]
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	72da      	strb	r2, [r3, #11]

    return 0;
 8006c16:	2300      	movs	r3, #0
}
 8006c18:	4618      	mov	r0, r3
 8006c1a:	3708      	adds	r7, #8
 8006c1c:	46bd      	mov	sp, r7
 8006c1e:	bd80      	pop	{r7, pc}

08006c20 <fontx_glyph>:


uint8_t fontx_glyph(fontx_glyph_t *glyph, wchar_t code, const uint8_t* font) {
 8006c20:	b580      	push	{r7, lr}
 8006c22:	b08e      	sub	sp, #56	; 0x38
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	60f8      	str	r0, [r7, #12]
 8006c28:	60b9      	str	r1, [r7, #8]
 8006c2a:	607a      	str	r2, [r7, #4]
    uint32_t nc, bc, sb, eb;
    uint8_t status;
    const uint8_t *block_table;
    fontx_meta_t meta;

    status = fontx_meta(&meta, font);
 8006c2c:	f107 0314 	add.w	r3, r7, #20
 8006c30:	6879      	ldr	r1, [r7, #4]
 8006c32:	4618      	mov	r0, r3
 8006c34:	f7ff ffd4 	bl	8006be0 <fontx_meta>
 8006c38:	4603      	mov	r3, r0
 8006c3a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    if (0 != status) {
 8006c3e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d002      	beq.n	8006c4c <fontx_glyph+0x2c>
        return status;
 8006c46:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006c4a:	e077      	b.n	8006d3c <fontx_glyph+0x11c>
    }

    glyph->width = meta.width;
 8006c4c:	7f7a      	ldrb	r2, [r7, #29]
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	701a      	strb	r2, [r3, #0]
    glyph->height = meta.height;
 8006c52:	7fba      	ldrb	r2, [r7, #30]
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	705a      	strb	r2, [r3, #1]
    glyph->pitch = (meta.width + 7) / 8;
 8006c58:	7f7b      	ldrb	r3, [r7, #29]
 8006c5a:	3307      	adds	r3, #7
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	da00      	bge.n	8006c62 <fontx_glyph+0x42>
 8006c60:	3307      	adds	r3, #7
 8006c62:	10db      	asrs	r3, r3, #3
 8006c64:	b2da      	uxtb	r2, r3
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	70da      	strb	r2, [r3, #3]
    glyph->size = glyph->pitch * meta.height;
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	78da      	ldrb	r2, [r3, #3]
 8006c6e:	7fbb      	ldrb	r3, [r7, #30]
 8006c70:	fb12 f303 	smulbb	r3, r2, r3
 8006c74:	b2da      	uxtb	r2, r3
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	709a      	strb	r2, [r3, #2]

    if (FONTX_TYPE_SBCS == meta.type) {
 8006c7a:	7ffb      	ldrb	r3, [r7, #31]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d10f      	bne.n	8006ca0 <fontx_glyph+0x80>
        if (code < 0x100) {
 8006c80:	68bb      	ldr	r3, [r7, #8]
 8006c82:	2bff      	cmp	r3, #255	; 0xff
 8006c84:	d859      	bhi.n	8006d3a <fontx_glyph+0x11a>
            glyph->buffer = &font[FONTX_GLYPH_DATA_START + code * glyph->size];
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	789b      	ldrb	r3, [r3, #2]
 8006c8a:	461a      	mov	r2, r3
 8006c8c:	68bb      	ldr	r3, [r7, #8]
 8006c8e:	fb02 f303 	mul.w	r3, r2, r3
 8006c92:	3311      	adds	r3, #17
 8006c94:	687a      	ldr	r2, [r7, #4]
 8006c96:	441a      	add	r2, r3
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	605a      	str	r2, [r3, #4]
            return FONTX_OK;
 8006c9c:	2300      	movs	r3, #0
 8006c9e:	e04d      	b.n	8006d3c <fontx_glyph+0x11c>
        }
    } else {
        block_table = &font[FONTX_BLOCK_TABLE_START];
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	3312      	adds	r3, #18
 8006ca4:	62fb      	str	r3, [r7, #44]	; 0x2c
        nc = 0;
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	637b      	str	r3, [r7, #52]	; 0x34
        bc = font[FONTX_BLOCK_TABLE_SIZE];
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	3311      	adds	r3, #17
 8006cae:	781b      	ldrb	r3, [r3, #0]
 8006cb0:	633b      	str	r3, [r7, #48]	; 0x30
        while (bc--) {
 8006cb2:	e03d      	b.n	8006d30 <fontx_glyph+0x110>
            /* Get range of the code block_table. */
            sb = block_table[0] + block_table[1] * 0x100;
 8006cb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cb6:	781b      	ldrb	r3, [r3, #0]
 8006cb8:	461a      	mov	r2, r3
 8006cba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cbc:	3301      	adds	r3, #1
 8006cbe:	781b      	ldrb	r3, [r3, #0]
 8006cc0:	021b      	lsls	r3, r3, #8
 8006cc2:	4413      	add	r3, r2
 8006cc4:	627b      	str	r3, [r7, #36]	; 0x24
            eb = block_table[2] + block_table[3] * 0x100;
 8006cc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cc8:	3302      	adds	r3, #2
 8006cca:	781b      	ldrb	r3, [r3, #0]
 8006ccc:	461a      	mov	r2, r3
 8006cce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cd0:	3303      	adds	r3, #3
 8006cd2:	781b      	ldrb	r3, [r3, #0]
 8006cd4:	021b      	lsls	r3, r3, #8
 8006cd6:	4413      	add	r3, r2
 8006cd8:	623b      	str	r3, [r7, #32]

             /* Check if in the code block_table. */
            if (code >= sb && code <= eb) {
 8006cda:	68ba      	ldr	r2, [r7, #8]
 8006cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cde:	429a      	cmp	r2, r3
 8006ce0:	d31c      	bcc.n	8006d1c <fontx_glyph+0xfc>
 8006ce2:	68ba      	ldr	r2, [r7, #8]
 8006ce4:	6a3b      	ldr	r3, [r7, #32]
 8006ce6:	429a      	cmp	r2, r3
 8006ce8:	d818      	bhi.n	8006d1c <fontx_glyph+0xfc>
                /* Number of codes from top of the block_table. */
                nc += code - sb;
 8006cea:	68ba      	ldr	r2, [r7, #8]
 8006cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cee:	1ad3      	subs	r3, r2, r3
 8006cf0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006cf2:	4413      	add	r3, r2
 8006cf4:	637b      	str	r3, [r7, #52]	; 0x34
                glyph->buffer = &font[
                    FONTX_BLOCK_TABLE_START +
                    4 * font[FONTX_BLOCK_TABLE_SIZE] +
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	3311      	adds	r3, #17
 8006cfa:	781b      	ldrb	r3, [r3, #0]
 8006cfc:	009b      	lsls	r3, r3, #2
 8006cfe:	461a      	mov	r2, r3
                    nc * glyph->size
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	789b      	ldrb	r3, [r3, #2]
 8006d04:	4619      	mov	r1, r3
 8006d06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d08:	fb01 f303 	mul.w	r3, r1, r3
                    4 * font[FONTX_BLOCK_TABLE_SIZE] +
 8006d0c:	4413      	add	r3, r2
 8006d0e:	3312      	adds	r3, #18
                glyph->buffer = &font[
 8006d10:	687a      	ldr	r2, [r7, #4]
 8006d12:	441a      	add	r2, r3
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	605a      	str	r2, [r3, #4]
                ];
                return FONTX_OK;
 8006d18:	2300      	movs	r3, #0
 8006d1a:	e00f      	b.n	8006d3c <fontx_glyph+0x11c>
            }
            /* Number of codes in the previous block_tables. */
            nc += eb - sb + 1;
 8006d1c:	6a3a      	ldr	r2, [r7, #32]
 8006d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d20:	1ad2      	subs	r2, r2, r3
 8006d22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d24:	4413      	add	r3, r2
 8006d26:	3301      	adds	r3, #1
 8006d28:	637b      	str	r3, [r7, #52]	; 0x34
            /* Next code block_table. */
            block_table += 4;
 8006d2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d2c:	3304      	adds	r3, #4
 8006d2e:	62fb      	str	r3, [r7, #44]	; 0x2c
        while (bc--) {
 8006d30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d32:	1e5a      	subs	r2, r3, #1
 8006d34:	633a      	str	r2, [r7, #48]	; 0x30
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d1bc      	bne.n	8006cb4 <fontx_glyph+0x94>
        }
    }

    return FONTX_ERR_GLYPH_NOT_FOUND;
 8006d3a:	2301      	movs	r3, #1
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	3738      	adds	r7, #56	; 0x38
 8006d40:	46bd      	mov	sp, r7
 8006d42:	bd80      	pop	{r7, pc}

08006d44 <min>:
#include "hsl.h"

hsl_t rgb888_to_hsl(rgb_t *rgb);
uint16_t rgb888_to_rgb565(rgb_t *input);

static inline int min(int a, int b) {
 8006d44:	b480      	push	{r7}
 8006d46:	b083      	sub	sp, #12
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
 8006d4c:	6039      	str	r1, [r7, #0]
    if (a > b) {
 8006d4e:	687a      	ldr	r2, [r7, #4]
 8006d50:	683b      	ldr	r3, [r7, #0]
 8006d52:	429a      	cmp	r2, r3
 8006d54:	dd01      	ble.n	8006d5a <min+0x16>
        return b;
 8006d56:	683b      	ldr	r3, [r7, #0]
 8006d58:	e000      	b.n	8006d5c <min+0x18>
    };
    return a;
 8006d5a:	687b      	ldr	r3, [r7, #4]
}
 8006d5c:	4618      	mov	r0, r3
 8006d5e:	370c      	adds	r7, #12
 8006d60:	46bd      	mov	sp, r7
 8006d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d66:	4770      	bx	lr

08006d68 <max>:

static inline int max(int a, int b) {
 8006d68:	b480      	push	{r7}
 8006d6a:	b083      	sub	sp, #12
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	6078      	str	r0, [r7, #4]
 8006d70:	6039      	str	r1, [r7, #0]
    if (a > b) {
 8006d72:	687a      	ldr	r2, [r7, #4]
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	429a      	cmp	r2, r3
 8006d78:	dd01      	ble.n	8006d7e <max+0x16>
        return a;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	e000      	b.n	8006d80 <max+0x18>
    }
    return b;
 8006d7e:	683b      	ldr	r3, [r7, #0]
}
 8006d80:	4618      	mov	r0, r3
 8006d82:	370c      	adds	r7, #12
 8006d84:	46bd      	mov	sp, r7
 8006d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8a:	4770      	bx	lr

08006d8c <hagl_set_clip_window>:
    .y0 = 0,
    .x1 = DISPLAY_WIDTH - 1,
    .y1 = DISPLAY_HEIGHT - 1,
};

void hagl_set_clip_window(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1) {
 8006d8c:	b490      	push	{r4, r7}
 8006d8e:	b082      	sub	sp, #8
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	4604      	mov	r4, r0
 8006d94:	4608      	mov	r0, r1
 8006d96:	4611      	mov	r1, r2
 8006d98:	461a      	mov	r2, r3
 8006d9a:	4623      	mov	r3, r4
 8006d9c:	80fb      	strh	r3, [r7, #6]
 8006d9e:	4603      	mov	r3, r0
 8006da0:	80bb      	strh	r3, [r7, #4]
 8006da2:	460b      	mov	r3, r1
 8006da4:	807b      	strh	r3, [r7, #2]
 8006da6:	4613      	mov	r3, r2
 8006da8:	803b      	strh	r3, [r7, #0]
    clip_window.x0 = x0;
 8006daa:	4a08      	ldr	r2, [pc, #32]	; (8006dcc <hagl_set_clip_window+0x40>)
 8006dac:	88fb      	ldrh	r3, [r7, #6]
 8006dae:	8013      	strh	r3, [r2, #0]
    clip_window.y0 = y0;
 8006db0:	4a06      	ldr	r2, [pc, #24]	; (8006dcc <hagl_set_clip_window+0x40>)
 8006db2:	88bb      	ldrh	r3, [r7, #4]
 8006db4:	8053      	strh	r3, [r2, #2]
    clip_window.x1 = x1;
 8006db6:	4a05      	ldr	r2, [pc, #20]	; (8006dcc <hagl_set_clip_window+0x40>)
 8006db8:	887b      	ldrh	r3, [r7, #2]
 8006dba:	8093      	strh	r3, [r2, #4]
    clip_window.y1 = y1;
 8006dbc:	4a03      	ldr	r2, [pc, #12]	; (8006dcc <hagl_set_clip_window+0x40>)
 8006dbe:	883b      	ldrh	r3, [r7, #0]
 8006dc0:	80d3      	strh	r3, [r2, #6]
}
 8006dc2:	bf00      	nop
 8006dc4:	3708      	adds	r7, #8
 8006dc6:	46bd      	mov	sp, r7
 8006dc8:	bc90      	pop	{r4, r7}
 8006dca:	4770      	bx	lr
 8006dcc:	2000000c 	.word	0x2000000c

08006dd0 <hagl_put_pixel>:

void hagl_put_pixel(int16_t x0, int16_t y0, color_t color)
{
 8006dd0:	b580      	push	{r7, lr}
 8006dd2:	b082      	sub	sp, #8
 8006dd4:	af00      	add	r7, sp, #0
 8006dd6:	4603      	mov	r3, r0
 8006dd8:	80fb      	strh	r3, [r7, #6]
 8006dda:	460b      	mov	r3, r1
 8006ddc:	80bb      	strh	r3, [r7, #4]
 8006dde:	4613      	mov	r3, r2
 8006de0:	807b      	strh	r3, [r7, #2]
    /* x0 or y0 is before the edge, nothing to do. */
    if ((x0 < clip_window.x0) || (y0 < clip_window.y0))  {
 8006de2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006de6:	4a12      	ldr	r2, [pc, #72]	; (8006e30 <hagl_put_pixel+0x60>)
 8006de8:	8812      	ldrh	r2, [r2, #0]
 8006dea:	4293      	cmp	r3, r2
 8006dec:	db1a      	blt.n	8006e24 <hagl_put_pixel+0x54>
 8006dee:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8006df2:	4a0f      	ldr	r2, [pc, #60]	; (8006e30 <hagl_put_pixel+0x60>)
 8006df4:	8852      	ldrh	r2, [r2, #2]
 8006df6:	4293      	cmp	r3, r2
 8006df8:	db14      	blt.n	8006e24 <hagl_put_pixel+0x54>
        return;
    }

    /* x0 or y0 is after the edge, nothing to do. */
    if ((x0 > clip_window.x1) || (y0 > clip_window.y1)) {
 8006dfa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006dfe:	4a0c      	ldr	r2, [pc, #48]	; (8006e30 <hagl_put_pixel+0x60>)
 8006e00:	8892      	ldrh	r2, [r2, #4]
 8006e02:	4293      	cmp	r3, r2
 8006e04:	dc10      	bgt.n	8006e28 <hagl_put_pixel+0x58>
 8006e06:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8006e0a:	4a09      	ldr	r2, [pc, #36]	; (8006e30 <hagl_put_pixel+0x60>)
 8006e0c:	88d2      	ldrh	r2, [r2, #6]
 8006e0e:	4293      	cmp	r3, r2
 8006e10:	dc0a      	bgt.n	8006e28 <hagl_put_pixel+0x58>
        return;
    }

    /* If still in bounds set the pixel. */
    hagl_hal_put_pixel(x0, y0, color);
 8006e12:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006e16:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8006e1a:	887a      	ldrh	r2, [r7, #2]
 8006e1c:	4618      	mov	r0, r3
 8006e1e:	f7fa fb6d 	bl	80014fc <lcd_put_pixel>
 8006e22:	e002      	b.n	8006e2a <hagl_put_pixel+0x5a>
        return;
 8006e24:	bf00      	nop
 8006e26:	e000      	b.n	8006e2a <hagl_put_pixel+0x5a>
        return;
 8006e28:	bf00      	nop
}
 8006e2a:	3708      	adds	r7, #8
 8006e2c:	46bd      	mov	sp, r7
 8006e2e:	bd80      	pop	{r7, pc}
 8006e30:	2000000c 	.word	0x2000000c

08006e34 <hagl_draw_hline>:
#else
    return hagl_color(0, 0, 0);
#endif /* HAGL_HAS_HAL_GET_PIXEL */
}

void hagl_draw_hline(int16_t x0, int16_t y0, uint16_t w, color_t color) {
 8006e34:	b590      	push	{r4, r7, lr}
 8006e36:	b085      	sub	sp, #20
 8006e38:	af02      	add	r7, sp, #8
 8006e3a:	4604      	mov	r4, r0
 8006e3c:	4608      	mov	r0, r1
 8006e3e:	4611      	mov	r1, r2
 8006e40:	461a      	mov	r2, r3
 8006e42:	4623      	mov	r3, r4
 8006e44:	80fb      	strh	r3, [r7, #6]
 8006e46:	4603      	mov	r3, r0
 8006e48:	80bb      	strh	r3, [r7, #4]
 8006e4a:	460b      	mov	r3, r1
 8006e4c:	807b      	strh	r3, [r7, #2]
 8006e4e:	4613      	mov	r3, r2
 8006e50:	803b      	strh	r3, [r7, #0]
        width = width - (x0 + width - clip_window.x1);
    }

    hagl_hal_hline(x0, y0, width, color);
#else
    hagl_draw_line(x0, y0, x0 + w, y0, color);
 8006e52:	88fa      	ldrh	r2, [r7, #6]
 8006e54:	887b      	ldrh	r3, [r7, #2]
 8006e56:	4413      	add	r3, r2
 8006e58:	b29b      	uxth	r3, r3
 8006e5a:	b21a      	sxth	r2, r3
 8006e5c:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 8006e60:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8006e64:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8006e68:	883b      	ldrh	r3, [r7, #0]
 8006e6a:	9300      	str	r3, [sp, #0]
 8006e6c:	4623      	mov	r3, r4
 8006e6e:	f000 f805 	bl	8006e7c <hagl_draw_line>
#endif
}
 8006e72:	bf00      	nop
 8006e74:	370c      	adds	r7, #12
 8006e76:	46bd      	mov	sp, r7
 8006e78:	bd90      	pop	{r4, r7, pc}
	...

08006e7c <hagl_draw_line>:

/*
 * Draw a line using Bresenham's algorithm with given color.
 */
void hagl_draw_line(int16_t x0, int16_t y0, int16_t x1, int16_t y1, color_t color)
{
 8006e7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006e7e:	b089      	sub	sp, #36	; 0x24
 8006e80:	af02      	add	r7, sp, #8
 8006e82:	4604      	mov	r4, r0
 8006e84:	4608      	mov	r0, r1
 8006e86:	4611      	mov	r1, r2
 8006e88:	461a      	mov	r2, r3
 8006e8a:	4623      	mov	r3, r4
 8006e8c:	80fb      	strh	r3, [r7, #6]
 8006e8e:	4603      	mov	r3, r0
 8006e90:	80bb      	strh	r3, [r7, #4]
 8006e92:	460b      	mov	r3, r1
 8006e94:	807b      	strh	r3, [r7, #2]
 8006e96:	4613      	mov	r3, r2
 8006e98:	803b      	strh	r3, [r7, #0]
    /* Clip coordinates to fit clip window. */
    if (false == clip_line(&x0, &y0, &x1, &y1, clip_window)) {
 8006e9a:	463b      	mov	r3, r7
 8006e9c:	1cba      	adds	r2, r7, #2
 8006e9e:	1d3d      	adds	r5, r7, #4
 8006ea0:	1dbc      	adds	r4, r7, #6
 8006ea2:	494a      	ldr	r1, [pc, #296]	; (8006fcc <hagl_draw_line+0x150>)
 8006ea4:	466e      	mov	r6, sp
 8006ea6:	c903      	ldmia	r1, {r0, r1}
 8006ea8:	e886 0003 	stmia.w	r6, {r0, r1}
 8006eac:	4629      	mov	r1, r5
 8006eae:	4620      	mov	r0, r4
 8006eb0:	f7ff fd7b 	bl	80069aa <clip_line>
 8006eb4:	4603      	mov	r3, r0
 8006eb6:	f083 0301 	eor.w	r3, r3, #1
 8006eba:	b2db      	uxtb	r3, r3
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d17e      	bne.n	8006fbe <hagl_draw_line+0x142>
    int16_t dy;
    int16_t sy;
    int16_t err;
    int16_t e2;

    dx = ABS(x1 - x0);
 8006ec0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006ec4:	461a      	mov	r2, r3
 8006ec6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006eca:	1ad3      	subs	r3, r2, r3
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	bfb8      	it	lt
 8006ed0:	425b      	neglt	r3, r3
 8006ed2:	82bb      	strh	r3, [r7, #20]
    sx = x0 < x1 ? 1 : -1;
 8006ed4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006ed8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006edc:	429a      	cmp	r2, r3
 8006ede:	da01      	bge.n	8006ee4 <hagl_draw_line+0x68>
 8006ee0:	2301      	movs	r3, #1
 8006ee2:	e001      	b.n	8006ee8 <hagl_draw_line+0x6c>
 8006ee4:	f04f 33ff 	mov.w	r3, #4294967295
 8006ee8:	827b      	strh	r3, [r7, #18]
    dy = ABS(y1 - y0);
 8006eea:	f9b7 3000 	ldrsh.w	r3, [r7]
 8006eee:	461a      	mov	r2, r3
 8006ef0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8006ef4:	1ad3      	subs	r3, r2, r3
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	bfb8      	it	lt
 8006efa:	425b      	neglt	r3, r3
 8006efc:	823b      	strh	r3, [r7, #16]
    sy = y0 < y1 ? 1 : -1;
 8006efe:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8006f02:	f9b7 3000 	ldrsh.w	r3, [r7]
 8006f06:	429a      	cmp	r2, r3
 8006f08:	da01      	bge.n	8006f0e <hagl_draw_line+0x92>
 8006f0a:	2301      	movs	r3, #1
 8006f0c:	e001      	b.n	8006f12 <hagl_draw_line+0x96>
 8006f0e:	f04f 33ff 	mov.w	r3, #4294967295
 8006f12:	81fb      	strh	r3, [r7, #14]
    err = (dx > dy ? dx : -dy) / 2;
 8006f14:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8006f18:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8006f1c:	429a      	cmp	r2, r3
 8006f1e:	dd06      	ble.n	8006f2e <hagl_draw_line+0xb2>
 8006f20:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8006f24:	0fda      	lsrs	r2, r3, #31
 8006f26:	4413      	add	r3, r2
 8006f28:	105b      	asrs	r3, r3, #1
 8006f2a:	b21b      	sxth	r3, r3
 8006f2c:	e006      	b.n	8006f3c <hagl_draw_line+0xc0>
 8006f2e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8006f32:	0fda      	lsrs	r2, r3, #31
 8006f34:	4413      	add	r3, r2
 8006f36:	105b      	asrs	r3, r3, #1
 8006f38:	425b      	negs	r3, r3
 8006f3a:	b21b      	sxth	r3, r3
 8006f3c:	82fb      	strh	r3, [r7, #22]

    while (1) {
        hagl_put_pixel(x0, y0, color);
 8006f3e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006f42:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8006f46:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8006f48:	4618      	mov	r0, r3
 8006f4a:	f7ff ff41 	bl	8006dd0 <hagl_put_pixel>

        if (x0 == x1 && y0 == y1) {
 8006f4e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006f52:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006f56:	429a      	cmp	r2, r3
 8006f58:	d105      	bne.n	8006f66 <hagl_draw_line+0xea>
 8006f5a:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8006f5e:	f9b7 3000 	ldrsh.w	r3, [r7]
 8006f62:	429a      	cmp	r2, r3
 8006f64:	d02d      	beq.n	8006fc2 <hagl_draw_line+0x146>
            break;
        };

        e2 = err + err;
 8006f66:	8afb      	ldrh	r3, [r7, #22]
 8006f68:	005b      	lsls	r3, r3, #1
 8006f6a:	b29b      	uxth	r3, r3
 8006f6c:	81bb      	strh	r3, [r7, #12]

        if (e2 > -dx) {
 8006f6e:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8006f72:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8006f76:	425b      	negs	r3, r3
 8006f78:	429a      	cmp	r2, r3
 8006f7a:	dd0c      	ble.n	8006f96 <hagl_draw_line+0x11a>
            err -= dy;
 8006f7c:	8afa      	ldrh	r2, [r7, #22]
 8006f7e:	8a3b      	ldrh	r3, [r7, #16]
 8006f80:	1ad3      	subs	r3, r2, r3
 8006f82:	b29b      	uxth	r3, r3
 8006f84:	82fb      	strh	r3, [r7, #22]
            x0 += sx;
 8006f86:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006f8a:	b29a      	uxth	r2, r3
 8006f8c:	8a7b      	ldrh	r3, [r7, #18]
 8006f8e:	4413      	add	r3, r2
 8006f90:	b29b      	uxth	r3, r3
 8006f92:	b21b      	sxth	r3, r3
 8006f94:	80fb      	strh	r3, [r7, #6]
        }

        if (e2 < dy) {
 8006f96:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8006f9a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8006f9e:	429a      	cmp	r2, r3
 8006fa0:	dacd      	bge.n	8006f3e <hagl_draw_line+0xc2>
            err += dx;
 8006fa2:	8afa      	ldrh	r2, [r7, #22]
 8006fa4:	8abb      	ldrh	r3, [r7, #20]
 8006fa6:	4413      	add	r3, r2
 8006fa8:	b29b      	uxth	r3, r3
 8006faa:	82fb      	strh	r3, [r7, #22]
            y0 += sy;
 8006fac:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8006fb0:	b29a      	uxth	r2, r3
 8006fb2:	89fb      	ldrh	r3, [r7, #14]
 8006fb4:	4413      	add	r3, r2
 8006fb6:	b29b      	uxth	r3, r3
 8006fb8:	b21b      	sxth	r3, r3
 8006fba:	80bb      	strh	r3, [r7, #4]
        hagl_put_pixel(x0, y0, color);
 8006fbc:	e7bf      	b.n	8006f3e <hagl_draw_line+0xc2>
        return;
 8006fbe:	bf00      	nop
 8006fc0:	e000      	b.n	8006fc4 <hagl_draw_line+0x148>
            break;
 8006fc2:	bf00      	nop
        }
    }
}
 8006fc4:	371c      	adds	r7, #28
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006fca:	bf00      	nop
 8006fcc:	2000000c 	.word	0x2000000c

08006fd0 <hagl_fill_rectangle>:

/*
 * Draw a filled rectangle with given color.
 */
void hagl_fill_rectangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, color_t color)
{
 8006fd0:	b590      	push	{r4, r7, lr}
 8006fd2:	b085      	sub	sp, #20
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	4604      	mov	r4, r0
 8006fd8:	4608      	mov	r0, r1
 8006fda:	4611      	mov	r1, r2
 8006fdc:	461a      	mov	r2, r3
 8006fde:	4623      	mov	r3, r4
 8006fe0:	80fb      	strh	r3, [r7, #6]
 8006fe2:	4603      	mov	r3, r0
 8006fe4:	80bb      	strh	r3, [r7, #4]
 8006fe6:	460b      	mov	r3, r1
 8006fe8:	807b      	strh	r3, [r7, #2]
 8006fea:	4613      	mov	r3, r2
 8006fec:	803b      	strh	r3, [r7, #0]
    /* Make sure x0 is smaller than x1. */
    if (x0 > x1) {
 8006fee:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006ff2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006ff6:	429a      	cmp	r2, r3
 8006ff8:	dd0e      	ble.n	8007018 <hagl_fill_rectangle+0x48>
        x0 = x0 + x1;
 8006ffa:	88fa      	ldrh	r2, [r7, #6]
 8006ffc:	887b      	ldrh	r3, [r7, #2]
 8006ffe:	4413      	add	r3, r2
 8007000:	b29b      	uxth	r3, r3
 8007002:	80fb      	strh	r3, [r7, #6]
        x1 = x0 - x1;
 8007004:	88fa      	ldrh	r2, [r7, #6]
 8007006:	887b      	ldrh	r3, [r7, #2]
 8007008:	1ad3      	subs	r3, r2, r3
 800700a:	b29b      	uxth	r3, r3
 800700c:	807b      	strh	r3, [r7, #2]
        x0 = x0 - x1;
 800700e:	88fa      	ldrh	r2, [r7, #6]
 8007010:	887b      	ldrh	r3, [r7, #2]
 8007012:	1ad3      	subs	r3, r2, r3
 8007014:	b29b      	uxth	r3, r3
 8007016:	80fb      	strh	r3, [r7, #6]
    }

    /* Make sure y0 is smaller than y1. */
    if (y0 > y1) {
 8007018:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800701c:	f9b7 3000 	ldrsh.w	r3, [r7]
 8007020:	429a      	cmp	r2, r3
 8007022:	dd0e      	ble.n	8007042 <hagl_fill_rectangle+0x72>
        y0 = y0 + y1;
 8007024:	88ba      	ldrh	r2, [r7, #4]
 8007026:	883b      	ldrh	r3, [r7, #0]
 8007028:	4413      	add	r3, r2
 800702a:	b29b      	uxth	r3, r3
 800702c:	80bb      	strh	r3, [r7, #4]
        y1 = y0 - y1;
 800702e:	88ba      	ldrh	r2, [r7, #4]
 8007030:	883b      	ldrh	r3, [r7, #0]
 8007032:	1ad3      	subs	r3, r2, r3
 8007034:	b29b      	uxth	r3, r3
 8007036:	803b      	strh	r3, [r7, #0]
        y0 = y0 - y1;
 8007038:	88ba      	ldrh	r2, [r7, #4]
 800703a:	883b      	ldrh	r3, [r7, #0]
 800703c:	1ad3      	subs	r3, r2, r3
 800703e:	b29b      	uxth	r3, r3
 8007040:	80bb      	strh	r3, [r7, #4]
    }

    /* x1 or y1 is before the edge, nothing to do. */
    if ((x1 < clip_window.x0) || (y1 < clip_window.y0))  {
 8007042:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007046:	4a33      	ldr	r2, [pc, #204]	; (8007114 <hagl_fill_rectangle+0x144>)
 8007048:	8812      	ldrh	r2, [r2, #0]
 800704a:	4293      	cmp	r3, r2
 800704c:	db5b      	blt.n	8007106 <hagl_fill_rectangle+0x136>
 800704e:	f9b7 3000 	ldrsh.w	r3, [r7]
 8007052:	4a30      	ldr	r2, [pc, #192]	; (8007114 <hagl_fill_rectangle+0x144>)
 8007054:	8852      	ldrh	r2, [r2, #2]
 8007056:	4293      	cmp	r3, r2
 8007058:	db55      	blt.n	8007106 <hagl_fill_rectangle+0x136>
        return;
    }

    /* x0 or y0 is after the edge, nothing to do. */
    if ((x0 > clip_window.x1) || (y0 > clip_window.y1)) {
 800705a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800705e:	4a2d      	ldr	r2, [pc, #180]	; (8007114 <hagl_fill_rectangle+0x144>)
 8007060:	8892      	ldrh	r2, [r2, #4]
 8007062:	4293      	cmp	r3, r2
 8007064:	dc51      	bgt.n	800710a <hagl_fill_rectangle+0x13a>
 8007066:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800706a:	4a2a      	ldr	r2, [pc, #168]	; (8007114 <hagl_fill_rectangle+0x144>)
 800706c:	88d2      	ldrh	r2, [r2, #6]
 800706e:	4293      	cmp	r3, r2
 8007070:	dc4b      	bgt.n	800710a <hagl_fill_rectangle+0x13a>
        return;
    }

    x0 = max(x0, clip_window.x0);
 8007072:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007076:	4a27      	ldr	r2, [pc, #156]	; (8007114 <hagl_fill_rectangle+0x144>)
 8007078:	8812      	ldrh	r2, [r2, #0]
 800707a:	4611      	mov	r1, r2
 800707c:	4618      	mov	r0, r3
 800707e:	f7ff fe73 	bl	8006d68 <max>
 8007082:	4603      	mov	r3, r0
 8007084:	80fb      	strh	r3, [r7, #6]
    y0 = max(y0, clip_window.y0);
 8007086:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800708a:	4a22      	ldr	r2, [pc, #136]	; (8007114 <hagl_fill_rectangle+0x144>)
 800708c:	8852      	ldrh	r2, [r2, #2]
 800708e:	4611      	mov	r1, r2
 8007090:	4618      	mov	r0, r3
 8007092:	f7ff fe69 	bl	8006d68 <max>
 8007096:	4603      	mov	r3, r0
 8007098:	80bb      	strh	r3, [r7, #4]
    x1 = min(x1, clip_window.x1);
 800709a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800709e:	4a1d      	ldr	r2, [pc, #116]	; (8007114 <hagl_fill_rectangle+0x144>)
 80070a0:	8892      	ldrh	r2, [r2, #4]
 80070a2:	4611      	mov	r1, r2
 80070a4:	4618      	mov	r0, r3
 80070a6:	f7ff fe4d 	bl	8006d44 <min>
 80070aa:	4603      	mov	r3, r0
 80070ac:	807b      	strh	r3, [r7, #2]
    y1 = min(y1, clip_window.y1);
 80070ae:	f9b7 3000 	ldrsh.w	r3, [r7]
 80070b2:	4a18      	ldr	r2, [pc, #96]	; (8007114 <hagl_fill_rectangle+0x144>)
 80070b4:	88d2      	ldrh	r2, [r2, #6]
 80070b6:	4611      	mov	r1, r2
 80070b8:	4618      	mov	r0, r3
 80070ba:	f7ff fe43 	bl	8006d44 <min>
 80070be:	4603      	mov	r3, r0
 80070c0:	803b      	strh	r3, [r7, #0]

    uint16_t width = x1 - x0 + 1;
 80070c2:	887a      	ldrh	r2, [r7, #2]
 80070c4:	88fb      	ldrh	r3, [r7, #6]
 80070c6:	1ad3      	subs	r3, r2, r3
 80070c8:	b29b      	uxth	r3, r3
 80070ca:	3301      	adds	r3, #1
 80070cc:	81bb      	strh	r3, [r7, #12]
    uint16_t height = y1 - y0 + 1;
 80070ce:	883a      	ldrh	r2, [r7, #0]
 80070d0:	88bb      	ldrh	r3, [r7, #4]
 80070d2:	1ad3      	subs	r3, r2, r3
 80070d4:	b29b      	uxth	r3, r3
 80070d6:	3301      	adds	r3, #1
 80070d8:	817b      	strh	r3, [r7, #10]

    for (uint16_t i = 0; i < height; i++) {
 80070da:	2300      	movs	r3, #0
 80070dc:	81fb      	strh	r3, [r7, #14]
 80070de:	e00d      	b.n	80070fc <hagl_fill_rectangle+0x12c>
#ifdef HAGL_HAS_HAL_HLINE
        /* Already clipped so can call HAL directly. */
        hagl_hal_hline(x0, y0 + i, width, color);
#else
        hagl_draw_hline(x0, y0 + i, width, color);
 80070e0:	88ba      	ldrh	r2, [r7, #4]
 80070e2:	89fb      	ldrh	r3, [r7, #14]
 80070e4:	4413      	add	r3, r2
 80070e6:	b29b      	uxth	r3, r3
 80070e8:	b219      	sxth	r1, r3
 80070ea:	8c3b      	ldrh	r3, [r7, #32]
 80070ec:	89ba      	ldrh	r2, [r7, #12]
 80070ee:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80070f2:	f7ff fe9f 	bl	8006e34 <hagl_draw_hline>
    for (uint16_t i = 0; i < height; i++) {
 80070f6:	89fb      	ldrh	r3, [r7, #14]
 80070f8:	3301      	adds	r3, #1
 80070fa:	81fb      	strh	r3, [r7, #14]
 80070fc:	89fa      	ldrh	r2, [r7, #14]
 80070fe:	897b      	ldrh	r3, [r7, #10]
 8007100:	429a      	cmp	r2, r3
 8007102:	d3ed      	bcc.n	80070e0 <hagl_fill_rectangle+0x110>
 8007104:	e002      	b.n	800710c <hagl_fill_rectangle+0x13c>
        return;
 8007106:	bf00      	nop
 8007108:	e000      	b.n	800710c <hagl_fill_rectangle+0x13c>
        return;
 800710a:	bf00      	nop
#endif
    }
}
 800710c:	3714      	adds	r7, #20
 800710e:	46bd      	mov	sp, r7
 8007110:	bd90      	pop	{r4, r7, pc}
 8007112:	bf00      	nop
 8007114:	2000000c 	.word	0x2000000c

08007118 <hagl_put_char>:

    return 0;
}

uint8_t hagl_put_char(wchar_t code, int16_t x0, int16_t y0, color_t color, const uint8_t *font)
{
 8007118:	b590      	push	{r4, r7, lr}
 800711a:	f5ad 5d81 	sub.w	sp, sp, #4128	; 0x1020
 800711e:	b085      	sub	sp, #20
 8007120:	af00      	add	r7, sp, #0
 8007122:	f107 0430 	add.w	r4, r7, #48	; 0x30
 8007126:	f844 0c24 	str.w	r0, [r4, #-36]
 800712a:	460c      	mov	r4, r1
 800712c:	4610      	mov	r0, r2
 800712e:	4619      	mov	r1, r3
 8007130:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007134:	4622      	mov	r2, r4
 8007136:	f823 2c26 	strh.w	r2, [r3, #-38]
 800713a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800713e:	4602      	mov	r2, r0
 8007140:	f823 2c28 	strh.w	r2, [r3, #-40]
 8007144:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007148:	460a      	mov	r2, r1
 800714a:	f823 2c2a 	strh.w	r2, [r3, #-42]
    uint8_t set, status;
    color_t buffer[HAGL_CHAR_BUFFER_SIZE];
    bitmap_t bitmap;
    fontx_glyph_t glyph;

    status = fontx_glyph(&glyph, code, font);
 800714e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007152:	4619      	mov	r1, r3
 8007154:	f107 0310 	add.w	r3, r7, #16
 8007158:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800715c:	6812      	ldr	r2, [r2, #0]
 800715e:	f851 1c24 	ldr.w	r1, [r1, #-36]
 8007162:	4618      	mov	r0, r3
 8007164:	f7ff fd5c 	bl	8006c20 <fontx_glyph>
 8007168:	4603      	mov	r3, r0
 800716a:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 800716e:	f102 0209 	add.w	r2, r2, #9
 8007172:	7013      	strb	r3, [r2, #0]

    if (0 != status) {
 8007174:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8007178:	f103 0309 	add.w	r3, r3, #9
 800717c:	781b      	ldrb	r3, [r3, #0]
 800717e:	2b00      	cmp	r3, #0
 8007180:	d001      	beq.n	8007186 <hagl_put_char+0x6e>
        return 0;
 8007182:	2300      	movs	r3, #0
 8007184:	e0c0      	b.n	8007308 <hagl_put_char+0x1f0>
    }

    bitmap.width = glyph.width,
 8007186:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800718a:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 800718e:	b29a      	uxth	r2, r3
 8007190:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007194:	f823 2c18 	strh.w	r2, [r3, #-24]
    bitmap.height = glyph.height,
 8007198:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800719c:	f813 3c1f 	ldrb.w	r3, [r3, #-31]
 80071a0:	b29a      	uxth	r2, r3
 80071a2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80071a6:	f823 2c16 	strh.w	r2, [r3, #-22]
    bitmap.depth = DISPLAY_DEPTH,
 80071aa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80071ae:	2210      	movs	r2, #16
 80071b0:	f803 2c12 	strb.w	r2, [r3, #-18]

    bitmap_init(&bitmap, (uint8_t *)buffer);
 80071b4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80071b8:	3a08      	subs	r2, #8
 80071ba:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80071be:	3b18      	subs	r3, #24
 80071c0:	4611      	mov	r1, r2
 80071c2:	4618      	mov	r0, r3
 80071c4:	f7ff fb93 	bl	80068ee <bitmap_init>

    color_t *ptr = (color_t *) bitmap.buffer;
 80071c8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80071cc:	f853 3c0c 	ldr.w	r3, [r3, #-12]
 80071d0:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 80071d4:	f102 020c 	add.w	r2, r2, #12
 80071d8:	6013      	str	r3, [r2, #0]

    for (uint8_t y = 0; y < glyph.height; y++) {
 80071da:	2300      	movs	r3, #0
 80071dc:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 80071e0:	f102 020b 	add.w	r2, r2, #11
 80071e4:	7013      	strb	r3, [r2, #0]
 80071e6:	e071      	b.n	80072cc <hagl_put_char+0x1b4>
        for (uint8_t x = 0; x < glyph.width; x++) {
 80071e8:	2300      	movs	r3, #0
 80071ea:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 80071ee:	f102 020a 	add.w	r2, r2, #10
 80071f2:	7013      	strb	r3, [r2, #0]
 80071f4:	e047      	b.n	8007286 <hagl_put_char+0x16e>
            set = *(glyph.buffer) & (0x80 >> (x % 8));
 80071f6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80071fa:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 80071fe:	781b      	ldrb	r3, [r3, #0]
 8007200:	b25a      	sxtb	r2, r3
 8007202:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8007206:	f103 030a 	add.w	r3, r3, #10
 800720a:	781b      	ldrb	r3, [r3, #0]
 800720c:	f003 0307 	and.w	r3, r3, #7
 8007210:	2180      	movs	r1, #128	; 0x80
 8007212:	fa41 f303 	asr.w	r3, r1, r3
 8007216:	b25b      	sxtb	r3, r3
 8007218:	4013      	ands	r3, r2
 800721a:	b25b      	sxtb	r3, r3
 800721c:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8007220:	f102 0208 	add.w	r2, r2, #8
 8007224:	7013      	strb	r3, [r2, #0]
            if (set) {
 8007226:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 800722a:	f103 0308 	add.w	r3, r3, #8
 800722e:	781b      	ldrb	r3, [r3, #0]
 8007230:	2b00      	cmp	r3, #0
 8007232:	d010      	beq.n	8007256 <hagl_put_char+0x13e>
                *(ptr++) = color;
 8007234:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8007238:	f103 030c 	add.w	r3, r3, #12
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	1c9a      	adds	r2, r3, #2
 8007240:	f507 5181 	add.w	r1, r7, #4128	; 0x1020
 8007244:	f101 010c 	add.w	r1, r1, #12
 8007248:	600a      	str	r2, [r1, #0]
 800724a:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800724e:	f832 2c2a 	ldrh.w	r2, [r2, #-42]
 8007252:	801a      	strh	r2, [r3, #0]
 8007254:	e00c      	b.n	8007270 <hagl_put_char+0x158>
            } else {
                *(ptr++) = 0x0000;
 8007256:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 800725a:	f103 030c 	add.w	r3, r3, #12
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	1c9a      	adds	r2, r3, #2
 8007262:	f507 5181 	add.w	r1, r7, #4128	; 0x1020
 8007266:	f101 010c 	add.w	r1, r1, #12
 800726a:	600a      	str	r2, [r1, #0]
 800726c:	2200      	movs	r2, #0
 800726e:	801a      	strh	r2, [r3, #0]
        for (uint8_t x = 0; x < glyph.width; x++) {
 8007270:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8007274:	f103 030a 	add.w	r3, r3, #10
 8007278:	781b      	ldrb	r3, [r3, #0]
 800727a:	3301      	adds	r3, #1
 800727c:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8007280:	f102 020a 	add.w	r2, r2, #10
 8007284:	7013      	strb	r3, [r2, #0]
 8007286:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800728a:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 800728e:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8007292:	f102 020a 	add.w	r2, r2, #10
 8007296:	7812      	ldrb	r2, [r2, #0]
 8007298:	429a      	cmp	r2, r3
 800729a:	d3ac      	bcc.n	80071f6 <hagl_put_char+0xde>
            }
        }
        glyph.buffer += glyph.pitch;
 800729c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80072a0:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 80072a4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80072a8:	f812 2c1d 	ldrb.w	r2, [r2, #-29]
 80072ac:	4413      	add	r3, r2
 80072ae:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80072b2:	f842 3c1c 	str.w	r3, [r2, #-28]
    for (uint8_t y = 0; y < glyph.height; y++) {
 80072b6:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 80072ba:	f103 030b 	add.w	r3, r3, #11
 80072be:	781b      	ldrb	r3, [r3, #0]
 80072c0:	3301      	adds	r3, #1
 80072c2:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 80072c6:	f102 020b 	add.w	r2, r2, #11
 80072ca:	7013      	strb	r3, [r2, #0]
 80072cc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80072d0:	f813 3c1f 	ldrb.w	r3, [r3, #-31]
 80072d4:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 80072d8:	f102 020b 	add.w	r2, r2, #11
 80072dc:	7812      	ldrb	r2, [r2, #0]
 80072de:	429a      	cmp	r2, r3
 80072e0:	d382      	bcc.n	80071e8 <hagl_put_char+0xd0>
    }

    hagl_blit(x0, y0, &bitmap);
 80072e2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80072e6:	3b18      	subs	r3, #24
 80072e8:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80072ec:	f932 1c28 	ldrsh.w	r1, [r2, #-40]
 80072f0:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80072f4:	f932 0c26 	ldrsh.w	r0, [r2, #-38]
 80072f8:	461a      	mov	r2, r3
 80072fa:	f000 f85a 	bl	80073b2 <hagl_blit>

    return bitmap.width;
 80072fe:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007302:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8007306:	b2db      	uxtb	r3, r3
}
 8007308:	4618      	mov	r0, r3
 800730a:	f507 5781 	add.w	r7, r7, #4128	; 0x1020
 800730e:	3714      	adds	r7, #20
 8007310:	46bd      	mov	sp, r7
 8007312:	bd90      	pop	{r4, r7, pc}

08007314 <hagl_put_text>:
 * Write a string of text by calling hagl_put_char() repeadetly. CR and LF
 * continue from the next line.
 */

uint16_t hagl_put_text(const wchar_t *str, int16_t x0, int16_t y0, color_t color, const unsigned char *font)
{
 8007314:	b580      	push	{r7, lr}
 8007316:	b08c      	sub	sp, #48	; 0x30
 8007318:	af02      	add	r7, sp, #8
 800731a:	60f8      	str	r0, [r7, #12]
 800731c:	4608      	mov	r0, r1
 800731e:	4611      	mov	r1, r2
 8007320:	461a      	mov	r2, r3
 8007322:	4603      	mov	r3, r0
 8007324:	817b      	strh	r3, [r7, #10]
 8007326:	460b      	mov	r3, r1
 8007328:	813b      	strh	r3, [r7, #8]
 800732a:	4613      	mov	r3, r2
 800732c:	80fb      	strh	r3, [r7, #6]
    wchar_t temp;
    uint8_t status;
    uint16_t original = x0;
 800732e:	897b      	ldrh	r3, [r7, #10]
 8007330:	84fb      	strh	r3, [r7, #38]	; 0x26
    fontx_meta_t meta;

    status = fontx_meta(&meta, font);
 8007332:	f107 0314 	add.w	r3, r7, #20
 8007336:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007338:	4618      	mov	r0, r3
 800733a:	f7ff fc51 	bl	8006be0 <fontx_meta>
 800733e:	4603      	mov	r3, r0
 8007340:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    if (0 != status) {
 8007344:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8007348:	2b00      	cmp	r3, #0
 800734a:	d001      	beq.n	8007350 <hagl_put_text+0x3c>
        return 0;
 800734c:	2300      	movs	r3, #0
 800734e:	e02c      	b.n	80073aa <hagl_put_text+0x96>
    }

    do {
        temp = *str++;
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	1d1a      	adds	r2, r3, #4
 8007354:	60fa      	str	r2, [r7, #12]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	623b      	str	r3, [r7, #32]
        if (13 == temp || 10 == temp) {
 800735a:	6a3b      	ldr	r3, [r7, #32]
 800735c:	2b0d      	cmp	r3, #13
 800735e:	d002      	beq.n	8007366 <hagl_put_text+0x52>
 8007360:	6a3b      	ldr	r3, [r7, #32]
 8007362:	2b0a      	cmp	r3, #10
 8007364:	d108      	bne.n	8007378 <hagl_put_text+0x64>
            x0 = 0;
 8007366:	2300      	movs	r3, #0
 8007368:	817b      	strh	r3, [r7, #10]
            y0 += meta.height;
 800736a:	7fbb      	ldrb	r3, [r7, #30]
 800736c:	b29a      	uxth	r2, r3
 800736e:	893b      	ldrh	r3, [r7, #8]
 8007370:	4413      	add	r3, r2
 8007372:	b29b      	uxth	r3, r3
 8007374:	813b      	strh	r3, [r7, #8]
 8007376:	e010      	b.n	800739a <hagl_put_text+0x86>
        } else {
            x0 += hagl_put_char(temp, x0, y0, color, font);
 8007378:	88f8      	ldrh	r0, [r7, #6]
 800737a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800737e:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 8007382:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007384:	9300      	str	r3, [sp, #0]
 8007386:	4603      	mov	r3, r0
 8007388:	6a38      	ldr	r0, [r7, #32]
 800738a:	f7ff fec5 	bl	8007118 <hagl_put_char>
 800738e:	4603      	mov	r3, r0
 8007390:	b29a      	uxth	r2, r3
 8007392:	897b      	ldrh	r3, [r7, #10]
 8007394:	4413      	add	r3, r2
 8007396:	b29b      	uxth	r3, r3
 8007398:	817b      	strh	r3, [r7, #10]
        }
    } while (*str != 0);
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d1d6      	bne.n	8007350 <hagl_put_text+0x3c>

    return x0 - original;
 80073a2:	897a      	ldrh	r2, [r7, #10]
 80073a4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80073a6:	1ad3      	subs	r3, r2, r3
 80073a8:	b29b      	uxth	r3, r3
}
 80073aa:	4618      	mov	r0, r3
 80073ac:	3728      	adds	r7, #40	; 0x28
 80073ae:	46bd      	mov	sp, r7
 80073b0:	bd80      	pop	{r7, pc}

080073b2 <hagl_blit>:
 * configurable source and destination see the file blit.c.
 *
 * TODO: Handle transparency.
 */

void hagl_blit(int16_t x0, int16_t y0, bitmap_t *source) {
 80073b2:	b580      	push	{r7, lr}
 80073b4:	b086      	sub	sp, #24
 80073b6:	af00      	add	r7, sp, #0
 80073b8:	4603      	mov	r3, r0
 80073ba:	603a      	str	r2, [r7, #0]
 80073bc:	80fb      	strh	r3, [r7, #6]
 80073be:	460b      	mov	r3, r1
 80073c0:	80bb      	strh	r3, [r7, #4]
        /* Inside of bounds, can use HAL provided blit. */
        hagl_hal_blit(x0, y0, source);
    }
#else
    color_t color;
    color_t *ptr = (color_t *) source->buffer;
 80073c2:	683b      	ldr	r3, [r7, #0]
 80073c4:	68db      	ldr	r3, [r3, #12]
 80073c6:	617b      	str	r3, [r7, #20]

    for (uint16_t y = 0; y < source->height; y++) {
 80073c8:	2300      	movs	r3, #0
 80073ca:	827b      	strh	r3, [r7, #18]
 80073cc:	e020      	b.n	8007410 <hagl_blit+0x5e>
        for (uint16_t x = 0; x < source->width; x++) {
 80073ce:	2300      	movs	r3, #0
 80073d0:	823b      	strh	r3, [r7, #16]
 80073d2:	e015      	b.n	8007400 <hagl_blit+0x4e>
            color = *(ptr++);
 80073d4:	697b      	ldr	r3, [r7, #20]
 80073d6:	1c9a      	adds	r2, r3, #2
 80073d8:	617a      	str	r2, [r7, #20]
 80073da:	881b      	ldrh	r3, [r3, #0]
 80073dc:	81fb      	strh	r3, [r7, #14]
            hagl_put_pixel(x0 + x, y0 + y, color);
 80073de:	88fa      	ldrh	r2, [r7, #6]
 80073e0:	8a3b      	ldrh	r3, [r7, #16]
 80073e2:	4413      	add	r3, r2
 80073e4:	b29b      	uxth	r3, r3
 80073e6:	b218      	sxth	r0, r3
 80073e8:	88ba      	ldrh	r2, [r7, #4]
 80073ea:	8a7b      	ldrh	r3, [r7, #18]
 80073ec:	4413      	add	r3, r2
 80073ee:	b29b      	uxth	r3, r3
 80073f0:	b21b      	sxth	r3, r3
 80073f2:	89fa      	ldrh	r2, [r7, #14]
 80073f4:	4619      	mov	r1, r3
 80073f6:	f7ff fceb 	bl	8006dd0 <hagl_put_pixel>
        for (uint16_t x = 0; x < source->width; x++) {
 80073fa:	8a3b      	ldrh	r3, [r7, #16]
 80073fc:	3301      	adds	r3, #1
 80073fe:	823b      	strh	r3, [r7, #16]
 8007400:	683b      	ldr	r3, [r7, #0]
 8007402:	881b      	ldrh	r3, [r3, #0]
 8007404:	8a3a      	ldrh	r2, [r7, #16]
 8007406:	429a      	cmp	r2, r3
 8007408:	d3e4      	bcc.n	80073d4 <hagl_blit+0x22>
    for (uint16_t y = 0; y < source->height; y++) {
 800740a:	8a7b      	ldrh	r3, [r7, #18]
 800740c:	3301      	adds	r3, #1
 800740e:	827b      	strh	r3, [r7, #18]
 8007410:	683b      	ldr	r3, [r7, #0]
 8007412:	885b      	ldrh	r3, [r3, #2]
 8007414:	8a7a      	ldrh	r2, [r7, #18]
 8007416:	429a      	cmp	r2, r3
 8007418:	d3d9      	bcc.n	80073ce <hagl_blit+0x1c>
        }
    }
#endif
};
 800741a:	bf00      	nop
 800741c:	bf00      	nop
 800741e:	3718      	adds	r7, #24
 8007420:	46bd      	mov	sp, r7
 8007422:	bd80      	pop	{r7, pc}

08007424 <hagl_clear_screen>:
        }
    }
#endif
};

void hagl_clear_screen() {
 8007424:	b580      	push	{r7, lr}
 8007426:	b084      	sub	sp, #16
 8007428:	af02      	add	r7, sp, #8
#ifdef HAGL_HAS_HAL_CLEAR_SCREEN
    hagl_hal_clear_screen();
#else
    uint16_t x0 = clip_window.x0;
 800742a:	4b12      	ldr	r3, [pc, #72]	; (8007474 <hagl_clear_screen+0x50>)
 800742c:	881b      	ldrh	r3, [r3, #0]
 800742e:	80fb      	strh	r3, [r7, #6]
    uint16_t y0 = clip_window.y0;
 8007430:	4b10      	ldr	r3, [pc, #64]	; (8007474 <hagl_clear_screen+0x50>)
 8007432:	885b      	ldrh	r3, [r3, #2]
 8007434:	80bb      	strh	r3, [r7, #4]
    uint16_t x1 = clip_window.x1;
 8007436:	4b0f      	ldr	r3, [pc, #60]	; (8007474 <hagl_clear_screen+0x50>)
 8007438:	889b      	ldrh	r3, [r3, #4]
 800743a:	807b      	strh	r3, [r7, #2]
    uint16_t y1 = clip_window.y1;
 800743c:	4b0d      	ldr	r3, [pc, #52]	; (8007474 <hagl_clear_screen+0x50>)
 800743e:	88db      	ldrh	r3, [r3, #6]
 8007440:	803b      	strh	r3, [r7, #0]

    hagl_set_clip_window(0, 0, DISPLAY_WIDTH - 1, DISPLAY_HEIGHT -1);
 8007442:	237f      	movs	r3, #127	; 0x7f
 8007444:	229f      	movs	r2, #159	; 0x9f
 8007446:	2100      	movs	r1, #0
 8007448:	2000      	movs	r0, #0
 800744a:	f7ff fc9f 	bl	8006d8c <hagl_set_clip_window>
    hagl_fill_rectangle(0, 0, DISPLAY_WIDTH - 1, DISPLAY_HEIGHT -1, 0x00);
 800744e:	2300      	movs	r3, #0
 8007450:	9300      	str	r3, [sp, #0]
 8007452:	237f      	movs	r3, #127	; 0x7f
 8007454:	229f      	movs	r2, #159	; 0x9f
 8007456:	2100      	movs	r1, #0
 8007458:	2000      	movs	r0, #0
 800745a:	f7ff fdb9 	bl	8006fd0 <hagl_fill_rectangle>
    hagl_set_clip_window(x0, y0, x1, y1);
 800745e:	883b      	ldrh	r3, [r7, #0]
 8007460:	887a      	ldrh	r2, [r7, #2]
 8007462:	88b9      	ldrh	r1, [r7, #4]
 8007464:	88f8      	ldrh	r0, [r7, #6]
 8007466:	f7ff fc91 	bl	8006d8c <hagl_set_clip_window>
#endif
}
 800746a:	bf00      	nop
 800746c:	3708      	adds	r7, #8
 800746e:	46bd      	mov	sp, r7
 8007470:	bd80      	pop	{r7, pc}
 8007472:	bf00      	nop
 8007474:	2000000c 	.word	0x2000000c

08007478 <__cvt>:
 8007478:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800747c:	ec55 4b10 	vmov	r4, r5, d0
 8007480:	2d00      	cmp	r5, #0
 8007482:	460e      	mov	r6, r1
 8007484:	4619      	mov	r1, r3
 8007486:	462b      	mov	r3, r5
 8007488:	bfbb      	ittet	lt
 800748a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800748e:	461d      	movlt	r5, r3
 8007490:	2300      	movge	r3, #0
 8007492:	232d      	movlt	r3, #45	; 0x2d
 8007494:	700b      	strb	r3, [r1, #0]
 8007496:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007498:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800749c:	4691      	mov	r9, r2
 800749e:	f023 0820 	bic.w	r8, r3, #32
 80074a2:	bfbc      	itt	lt
 80074a4:	4622      	movlt	r2, r4
 80074a6:	4614      	movlt	r4, r2
 80074a8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80074ac:	d005      	beq.n	80074ba <__cvt+0x42>
 80074ae:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80074b2:	d100      	bne.n	80074b6 <__cvt+0x3e>
 80074b4:	3601      	adds	r6, #1
 80074b6:	2102      	movs	r1, #2
 80074b8:	e000      	b.n	80074bc <__cvt+0x44>
 80074ba:	2103      	movs	r1, #3
 80074bc:	ab03      	add	r3, sp, #12
 80074be:	9301      	str	r3, [sp, #4]
 80074c0:	ab02      	add	r3, sp, #8
 80074c2:	9300      	str	r3, [sp, #0]
 80074c4:	ec45 4b10 	vmov	d0, r4, r5
 80074c8:	4653      	mov	r3, sl
 80074ca:	4632      	mov	r2, r6
 80074cc:	f000 ff4c 	bl	8008368 <_dtoa_r>
 80074d0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80074d4:	4607      	mov	r7, r0
 80074d6:	d102      	bne.n	80074de <__cvt+0x66>
 80074d8:	f019 0f01 	tst.w	r9, #1
 80074dc:	d022      	beq.n	8007524 <__cvt+0xac>
 80074de:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80074e2:	eb07 0906 	add.w	r9, r7, r6
 80074e6:	d110      	bne.n	800750a <__cvt+0x92>
 80074e8:	783b      	ldrb	r3, [r7, #0]
 80074ea:	2b30      	cmp	r3, #48	; 0x30
 80074ec:	d10a      	bne.n	8007504 <__cvt+0x8c>
 80074ee:	2200      	movs	r2, #0
 80074f0:	2300      	movs	r3, #0
 80074f2:	4620      	mov	r0, r4
 80074f4:	4629      	mov	r1, r5
 80074f6:	f7f9 fae7 	bl	8000ac8 <__aeabi_dcmpeq>
 80074fa:	b918      	cbnz	r0, 8007504 <__cvt+0x8c>
 80074fc:	f1c6 0601 	rsb	r6, r6, #1
 8007500:	f8ca 6000 	str.w	r6, [sl]
 8007504:	f8da 3000 	ldr.w	r3, [sl]
 8007508:	4499      	add	r9, r3
 800750a:	2200      	movs	r2, #0
 800750c:	2300      	movs	r3, #0
 800750e:	4620      	mov	r0, r4
 8007510:	4629      	mov	r1, r5
 8007512:	f7f9 fad9 	bl	8000ac8 <__aeabi_dcmpeq>
 8007516:	b108      	cbz	r0, 800751c <__cvt+0xa4>
 8007518:	f8cd 900c 	str.w	r9, [sp, #12]
 800751c:	2230      	movs	r2, #48	; 0x30
 800751e:	9b03      	ldr	r3, [sp, #12]
 8007520:	454b      	cmp	r3, r9
 8007522:	d307      	bcc.n	8007534 <__cvt+0xbc>
 8007524:	9b03      	ldr	r3, [sp, #12]
 8007526:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007528:	1bdb      	subs	r3, r3, r7
 800752a:	4638      	mov	r0, r7
 800752c:	6013      	str	r3, [r2, #0]
 800752e:	b004      	add	sp, #16
 8007530:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007534:	1c59      	adds	r1, r3, #1
 8007536:	9103      	str	r1, [sp, #12]
 8007538:	701a      	strb	r2, [r3, #0]
 800753a:	e7f0      	b.n	800751e <__cvt+0xa6>

0800753c <__exponent>:
 800753c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800753e:	4603      	mov	r3, r0
 8007540:	2900      	cmp	r1, #0
 8007542:	bfb8      	it	lt
 8007544:	4249      	neglt	r1, r1
 8007546:	f803 2b02 	strb.w	r2, [r3], #2
 800754a:	bfb4      	ite	lt
 800754c:	222d      	movlt	r2, #45	; 0x2d
 800754e:	222b      	movge	r2, #43	; 0x2b
 8007550:	2909      	cmp	r1, #9
 8007552:	7042      	strb	r2, [r0, #1]
 8007554:	dd2a      	ble.n	80075ac <__exponent+0x70>
 8007556:	f10d 0207 	add.w	r2, sp, #7
 800755a:	4617      	mov	r7, r2
 800755c:	260a      	movs	r6, #10
 800755e:	4694      	mov	ip, r2
 8007560:	fb91 f5f6 	sdiv	r5, r1, r6
 8007564:	fb06 1415 	mls	r4, r6, r5, r1
 8007568:	3430      	adds	r4, #48	; 0x30
 800756a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800756e:	460c      	mov	r4, r1
 8007570:	2c63      	cmp	r4, #99	; 0x63
 8007572:	f102 32ff 	add.w	r2, r2, #4294967295
 8007576:	4629      	mov	r1, r5
 8007578:	dcf1      	bgt.n	800755e <__exponent+0x22>
 800757a:	3130      	adds	r1, #48	; 0x30
 800757c:	f1ac 0402 	sub.w	r4, ip, #2
 8007580:	f802 1c01 	strb.w	r1, [r2, #-1]
 8007584:	1c41      	adds	r1, r0, #1
 8007586:	4622      	mov	r2, r4
 8007588:	42ba      	cmp	r2, r7
 800758a:	d30a      	bcc.n	80075a2 <__exponent+0x66>
 800758c:	f10d 0209 	add.w	r2, sp, #9
 8007590:	eba2 020c 	sub.w	r2, r2, ip
 8007594:	42bc      	cmp	r4, r7
 8007596:	bf88      	it	hi
 8007598:	2200      	movhi	r2, #0
 800759a:	4413      	add	r3, r2
 800759c:	1a18      	subs	r0, r3, r0
 800759e:	b003      	add	sp, #12
 80075a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80075a2:	f812 5b01 	ldrb.w	r5, [r2], #1
 80075a6:	f801 5f01 	strb.w	r5, [r1, #1]!
 80075aa:	e7ed      	b.n	8007588 <__exponent+0x4c>
 80075ac:	2330      	movs	r3, #48	; 0x30
 80075ae:	3130      	adds	r1, #48	; 0x30
 80075b0:	7083      	strb	r3, [r0, #2]
 80075b2:	70c1      	strb	r1, [r0, #3]
 80075b4:	1d03      	adds	r3, r0, #4
 80075b6:	e7f1      	b.n	800759c <__exponent+0x60>

080075b8 <_printf_float>:
 80075b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075bc:	ed2d 8b02 	vpush	{d8}
 80075c0:	b08d      	sub	sp, #52	; 0x34
 80075c2:	460c      	mov	r4, r1
 80075c4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80075c8:	4616      	mov	r6, r2
 80075ca:	461f      	mov	r7, r3
 80075cc:	4605      	mov	r5, r0
 80075ce:	f000 fdbb 	bl	8008148 <_localeconv_r>
 80075d2:	f8d0 a000 	ldr.w	sl, [r0]
 80075d6:	4650      	mov	r0, sl
 80075d8:	f7f8 fe4a 	bl	8000270 <strlen>
 80075dc:	2300      	movs	r3, #0
 80075de:	930a      	str	r3, [sp, #40]	; 0x28
 80075e0:	6823      	ldr	r3, [r4, #0]
 80075e2:	9305      	str	r3, [sp, #20]
 80075e4:	f8d8 3000 	ldr.w	r3, [r8]
 80075e8:	f894 b018 	ldrb.w	fp, [r4, #24]
 80075ec:	3307      	adds	r3, #7
 80075ee:	f023 0307 	bic.w	r3, r3, #7
 80075f2:	f103 0208 	add.w	r2, r3, #8
 80075f6:	f8c8 2000 	str.w	r2, [r8]
 80075fa:	e9d3 8900 	ldrd	r8, r9, [r3]
 80075fe:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007602:	9307      	str	r3, [sp, #28]
 8007604:	f8cd 8018 	str.w	r8, [sp, #24]
 8007608:	ee08 0a10 	vmov	s16, r0
 800760c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8007610:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007614:	4b9e      	ldr	r3, [pc, #632]	; (8007890 <_printf_float+0x2d8>)
 8007616:	f04f 32ff 	mov.w	r2, #4294967295
 800761a:	f7f9 fa87 	bl	8000b2c <__aeabi_dcmpun>
 800761e:	bb88      	cbnz	r0, 8007684 <_printf_float+0xcc>
 8007620:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007624:	4b9a      	ldr	r3, [pc, #616]	; (8007890 <_printf_float+0x2d8>)
 8007626:	f04f 32ff 	mov.w	r2, #4294967295
 800762a:	f7f9 fa61 	bl	8000af0 <__aeabi_dcmple>
 800762e:	bb48      	cbnz	r0, 8007684 <_printf_float+0xcc>
 8007630:	2200      	movs	r2, #0
 8007632:	2300      	movs	r3, #0
 8007634:	4640      	mov	r0, r8
 8007636:	4649      	mov	r1, r9
 8007638:	f7f9 fa50 	bl	8000adc <__aeabi_dcmplt>
 800763c:	b110      	cbz	r0, 8007644 <_printf_float+0x8c>
 800763e:	232d      	movs	r3, #45	; 0x2d
 8007640:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007644:	4a93      	ldr	r2, [pc, #588]	; (8007894 <_printf_float+0x2dc>)
 8007646:	4b94      	ldr	r3, [pc, #592]	; (8007898 <_printf_float+0x2e0>)
 8007648:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800764c:	bf94      	ite	ls
 800764e:	4690      	movls	r8, r2
 8007650:	4698      	movhi	r8, r3
 8007652:	2303      	movs	r3, #3
 8007654:	6123      	str	r3, [r4, #16]
 8007656:	9b05      	ldr	r3, [sp, #20]
 8007658:	f023 0304 	bic.w	r3, r3, #4
 800765c:	6023      	str	r3, [r4, #0]
 800765e:	f04f 0900 	mov.w	r9, #0
 8007662:	9700      	str	r7, [sp, #0]
 8007664:	4633      	mov	r3, r6
 8007666:	aa0b      	add	r2, sp, #44	; 0x2c
 8007668:	4621      	mov	r1, r4
 800766a:	4628      	mov	r0, r5
 800766c:	f000 f9da 	bl	8007a24 <_printf_common>
 8007670:	3001      	adds	r0, #1
 8007672:	f040 8090 	bne.w	8007796 <_printf_float+0x1de>
 8007676:	f04f 30ff 	mov.w	r0, #4294967295
 800767a:	b00d      	add	sp, #52	; 0x34
 800767c:	ecbd 8b02 	vpop	{d8}
 8007680:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007684:	4642      	mov	r2, r8
 8007686:	464b      	mov	r3, r9
 8007688:	4640      	mov	r0, r8
 800768a:	4649      	mov	r1, r9
 800768c:	f7f9 fa4e 	bl	8000b2c <__aeabi_dcmpun>
 8007690:	b140      	cbz	r0, 80076a4 <_printf_float+0xec>
 8007692:	464b      	mov	r3, r9
 8007694:	2b00      	cmp	r3, #0
 8007696:	bfbc      	itt	lt
 8007698:	232d      	movlt	r3, #45	; 0x2d
 800769a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800769e:	4a7f      	ldr	r2, [pc, #508]	; (800789c <_printf_float+0x2e4>)
 80076a0:	4b7f      	ldr	r3, [pc, #508]	; (80078a0 <_printf_float+0x2e8>)
 80076a2:	e7d1      	b.n	8007648 <_printf_float+0x90>
 80076a4:	6863      	ldr	r3, [r4, #4]
 80076a6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80076aa:	9206      	str	r2, [sp, #24]
 80076ac:	1c5a      	adds	r2, r3, #1
 80076ae:	d13f      	bne.n	8007730 <_printf_float+0x178>
 80076b0:	2306      	movs	r3, #6
 80076b2:	6063      	str	r3, [r4, #4]
 80076b4:	9b05      	ldr	r3, [sp, #20]
 80076b6:	6861      	ldr	r1, [r4, #4]
 80076b8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80076bc:	2300      	movs	r3, #0
 80076be:	9303      	str	r3, [sp, #12]
 80076c0:	ab0a      	add	r3, sp, #40	; 0x28
 80076c2:	e9cd b301 	strd	fp, r3, [sp, #4]
 80076c6:	ab09      	add	r3, sp, #36	; 0x24
 80076c8:	ec49 8b10 	vmov	d0, r8, r9
 80076cc:	9300      	str	r3, [sp, #0]
 80076ce:	6022      	str	r2, [r4, #0]
 80076d0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80076d4:	4628      	mov	r0, r5
 80076d6:	f7ff fecf 	bl	8007478 <__cvt>
 80076da:	9b06      	ldr	r3, [sp, #24]
 80076dc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80076de:	2b47      	cmp	r3, #71	; 0x47
 80076e0:	4680      	mov	r8, r0
 80076e2:	d108      	bne.n	80076f6 <_printf_float+0x13e>
 80076e4:	1cc8      	adds	r0, r1, #3
 80076e6:	db02      	blt.n	80076ee <_printf_float+0x136>
 80076e8:	6863      	ldr	r3, [r4, #4]
 80076ea:	4299      	cmp	r1, r3
 80076ec:	dd41      	ble.n	8007772 <_printf_float+0x1ba>
 80076ee:	f1ab 0302 	sub.w	r3, fp, #2
 80076f2:	fa5f fb83 	uxtb.w	fp, r3
 80076f6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80076fa:	d820      	bhi.n	800773e <_printf_float+0x186>
 80076fc:	3901      	subs	r1, #1
 80076fe:	465a      	mov	r2, fp
 8007700:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007704:	9109      	str	r1, [sp, #36]	; 0x24
 8007706:	f7ff ff19 	bl	800753c <__exponent>
 800770a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800770c:	1813      	adds	r3, r2, r0
 800770e:	2a01      	cmp	r2, #1
 8007710:	4681      	mov	r9, r0
 8007712:	6123      	str	r3, [r4, #16]
 8007714:	dc02      	bgt.n	800771c <_printf_float+0x164>
 8007716:	6822      	ldr	r2, [r4, #0]
 8007718:	07d2      	lsls	r2, r2, #31
 800771a:	d501      	bpl.n	8007720 <_printf_float+0x168>
 800771c:	3301      	adds	r3, #1
 800771e:	6123      	str	r3, [r4, #16]
 8007720:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007724:	2b00      	cmp	r3, #0
 8007726:	d09c      	beq.n	8007662 <_printf_float+0xaa>
 8007728:	232d      	movs	r3, #45	; 0x2d
 800772a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800772e:	e798      	b.n	8007662 <_printf_float+0xaa>
 8007730:	9a06      	ldr	r2, [sp, #24]
 8007732:	2a47      	cmp	r2, #71	; 0x47
 8007734:	d1be      	bne.n	80076b4 <_printf_float+0xfc>
 8007736:	2b00      	cmp	r3, #0
 8007738:	d1bc      	bne.n	80076b4 <_printf_float+0xfc>
 800773a:	2301      	movs	r3, #1
 800773c:	e7b9      	b.n	80076b2 <_printf_float+0xfa>
 800773e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007742:	d118      	bne.n	8007776 <_printf_float+0x1be>
 8007744:	2900      	cmp	r1, #0
 8007746:	6863      	ldr	r3, [r4, #4]
 8007748:	dd0b      	ble.n	8007762 <_printf_float+0x1aa>
 800774a:	6121      	str	r1, [r4, #16]
 800774c:	b913      	cbnz	r3, 8007754 <_printf_float+0x19c>
 800774e:	6822      	ldr	r2, [r4, #0]
 8007750:	07d0      	lsls	r0, r2, #31
 8007752:	d502      	bpl.n	800775a <_printf_float+0x1a2>
 8007754:	3301      	adds	r3, #1
 8007756:	440b      	add	r3, r1
 8007758:	6123      	str	r3, [r4, #16]
 800775a:	65a1      	str	r1, [r4, #88]	; 0x58
 800775c:	f04f 0900 	mov.w	r9, #0
 8007760:	e7de      	b.n	8007720 <_printf_float+0x168>
 8007762:	b913      	cbnz	r3, 800776a <_printf_float+0x1b2>
 8007764:	6822      	ldr	r2, [r4, #0]
 8007766:	07d2      	lsls	r2, r2, #31
 8007768:	d501      	bpl.n	800776e <_printf_float+0x1b6>
 800776a:	3302      	adds	r3, #2
 800776c:	e7f4      	b.n	8007758 <_printf_float+0x1a0>
 800776e:	2301      	movs	r3, #1
 8007770:	e7f2      	b.n	8007758 <_printf_float+0x1a0>
 8007772:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007776:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007778:	4299      	cmp	r1, r3
 800777a:	db05      	blt.n	8007788 <_printf_float+0x1d0>
 800777c:	6823      	ldr	r3, [r4, #0]
 800777e:	6121      	str	r1, [r4, #16]
 8007780:	07d8      	lsls	r0, r3, #31
 8007782:	d5ea      	bpl.n	800775a <_printf_float+0x1a2>
 8007784:	1c4b      	adds	r3, r1, #1
 8007786:	e7e7      	b.n	8007758 <_printf_float+0x1a0>
 8007788:	2900      	cmp	r1, #0
 800778a:	bfd4      	ite	le
 800778c:	f1c1 0202 	rsble	r2, r1, #2
 8007790:	2201      	movgt	r2, #1
 8007792:	4413      	add	r3, r2
 8007794:	e7e0      	b.n	8007758 <_printf_float+0x1a0>
 8007796:	6823      	ldr	r3, [r4, #0]
 8007798:	055a      	lsls	r2, r3, #21
 800779a:	d407      	bmi.n	80077ac <_printf_float+0x1f4>
 800779c:	6923      	ldr	r3, [r4, #16]
 800779e:	4642      	mov	r2, r8
 80077a0:	4631      	mov	r1, r6
 80077a2:	4628      	mov	r0, r5
 80077a4:	47b8      	blx	r7
 80077a6:	3001      	adds	r0, #1
 80077a8:	d12c      	bne.n	8007804 <_printf_float+0x24c>
 80077aa:	e764      	b.n	8007676 <_printf_float+0xbe>
 80077ac:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80077b0:	f240 80e0 	bls.w	8007974 <_printf_float+0x3bc>
 80077b4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80077b8:	2200      	movs	r2, #0
 80077ba:	2300      	movs	r3, #0
 80077bc:	f7f9 f984 	bl	8000ac8 <__aeabi_dcmpeq>
 80077c0:	2800      	cmp	r0, #0
 80077c2:	d034      	beq.n	800782e <_printf_float+0x276>
 80077c4:	4a37      	ldr	r2, [pc, #220]	; (80078a4 <_printf_float+0x2ec>)
 80077c6:	2301      	movs	r3, #1
 80077c8:	4631      	mov	r1, r6
 80077ca:	4628      	mov	r0, r5
 80077cc:	47b8      	blx	r7
 80077ce:	3001      	adds	r0, #1
 80077d0:	f43f af51 	beq.w	8007676 <_printf_float+0xbe>
 80077d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80077d8:	429a      	cmp	r2, r3
 80077da:	db02      	blt.n	80077e2 <_printf_float+0x22a>
 80077dc:	6823      	ldr	r3, [r4, #0]
 80077de:	07d8      	lsls	r0, r3, #31
 80077e0:	d510      	bpl.n	8007804 <_printf_float+0x24c>
 80077e2:	ee18 3a10 	vmov	r3, s16
 80077e6:	4652      	mov	r2, sl
 80077e8:	4631      	mov	r1, r6
 80077ea:	4628      	mov	r0, r5
 80077ec:	47b8      	blx	r7
 80077ee:	3001      	adds	r0, #1
 80077f0:	f43f af41 	beq.w	8007676 <_printf_float+0xbe>
 80077f4:	f04f 0800 	mov.w	r8, #0
 80077f8:	f104 091a 	add.w	r9, r4, #26
 80077fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077fe:	3b01      	subs	r3, #1
 8007800:	4543      	cmp	r3, r8
 8007802:	dc09      	bgt.n	8007818 <_printf_float+0x260>
 8007804:	6823      	ldr	r3, [r4, #0]
 8007806:	079b      	lsls	r3, r3, #30
 8007808:	f100 8107 	bmi.w	8007a1a <_printf_float+0x462>
 800780c:	68e0      	ldr	r0, [r4, #12]
 800780e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007810:	4298      	cmp	r0, r3
 8007812:	bfb8      	it	lt
 8007814:	4618      	movlt	r0, r3
 8007816:	e730      	b.n	800767a <_printf_float+0xc2>
 8007818:	2301      	movs	r3, #1
 800781a:	464a      	mov	r2, r9
 800781c:	4631      	mov	r1, r6
 800781e:	4628      	mov	r0, r5
 8007820:	47b8      	blx	r7
 8007822:	3001      	adds	r0, #1
 8007824:	f43f af27 	beq.w	8007676 <_printf_float+0xbe>
 8007828:	f108 0801 	add.w	r8, r8, #1
 800782c:	e7e6      	b.n	80077fc <_printf_float+0x244>
 800782e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007830:	2b00      	cmp	r3, #0
 8007832:	dc39      	bgt.n	80078a8 <_printf_float+0x2f0>
 8007834:	4a1b      	ldr	r2, [pc, #108]	; (80078a4 <_printf_float+0x2ec>)
 8007836:	2301      	movs	r3, #1
 8007838:	4631      	mov	r1, r6
 800783a:	4628      	mov	r0, r5
 800783c:	47b8      	blx	r7
 800783e:	3001      	adds	r0, #1
 8007840:	f43f af19 	beq.w	8007676 <_printf_float+0xbe>
 8007844:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007848:	4313      	orrs	r3, r2
 800784a:	d102      	bne.n	8007852 <_printf_float+0x29a>
 800784c:	6823      	ldr	r3, [r4, #0]
 800784e:	07d9      	lsls	r1, r3, #31
 8007850:	d5d8      	bpl.n	8007804 <_printf_float+0x24c>
 8007852:	ee18 3a10 	vmov	r3, s16
 8007856:	4652      	mov	r2, sl
 8007858:	4631      	mov	r1, r6
 800785a:	4628      	mov	r0, r5
 800785c:	47b8      	blx	r7
 800785e:	3001      	adds	r0, #1
 8007860:	f43f af09 	beq.w	8007676 <_printf_float+0xbe>
 8007864:	f04f 0900 	mov.w	r9, #0
 8007868:	f104 0a1a 	add.w	sl, r4, #26
 800786c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800786e:	425b      	negs	r3, r3
 8007870:	454b      	cmp	r3, r9
 8007872:	dc01      	bgt.n	8007878 <_printf_float+0x2c0>
 8007874:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007876:	e792      	b.n	800779e <_printf_float+0x1e6>
 8007878:	2301      	movs	r3, #1
 800787a:	4652      	mov	r2, sl
 800787c:	4631      	mov	r1, r6
 800787e:	4628      	mov	r0, r5
 8007880:	47b8      	blx	r7
 8007882:	3001      	adds	r0, #1
 8007884:	f43f aef7 	beq.w	8007676 <_printf_float+0xbe>
 8007888:	f109 0901 	add.w	r9, r9, #1
 800788c:	e7ee      	b.n	800786c <_printf_float+0x2b4>
 800788e:	bf00      	nop
 8007890:	7fefffff 	.word	0x7fefffff
 8007894:	0800d9f4 	.word	0x0800d9f4
 8007898:	0800d9f8 	.word	0x0800d9f8
 800789c:	0800d9fc 	.word	0x0800d9fc
 80078a0:	0800da00 	.word	0x0800da00
 80078a4:	0800da04 	.word	0x0800da04
 80078a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80078aa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80078ac:	429a      	cmp	r2, r3
 80078ae:	bfa8      	it	ge
 80078b0:	461a      	movge	r2, r3
 80078b2:	2a00      	cmp	r2, #0
 80078b4:	4691      	mov	r9, r2
 80078b6:	dc37      	bgt.n	8007928 <_printf_float+0x370>
 80078b8:	f04f 0b00 	mov.w	fp, #0
 80078bc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80078c0:	f104 021a 	add.w	r2, r4, #26
 80078c4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80078c6:	9305      	str	r3, [sp, #20]
 80078c8:	eba3 0309 	sub.w	r3, r3, r9
 80078cc:	455b      	cmp	r3, fp
 80078ce:	dc33      	bgt.n	8007938 <_printf_float+0x380>
 80078d0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80078d4:	429a      	cmp	r2, r3
 80078d6:	db3b      	blt.n	8007950 <_printf_float+0x398>
 80078d8:	6823      	ldr	r3, [r4, #0]
 80078da:	07da      	lsls	r2, r3, #31
 80078dc:	d438      	bmi.n	8007950 <_printf_float+0x398>
 80078de:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80078e2:	eba2 0903 	sub.w	r9, r2, r3
 80078e6:	9b05      	ldr	r3, [sp, #20]
 80078e8:	1ad2      	subs	r2, r2, r3
 80078ea:	4591      	cmp	r9, r2
 80078ec:	bfa8      	it	ge
 80078ee:	4691      	movge	r9, r2
 80078f0:	f1b9 0f00 	cmp.w	r9, #0
 80078f4:	dc35      	bgt.n	8007962 <_printf_float+0x3aa>
 80078f6:	f04f 0800 	mov.w	r8, #0
 80078fa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80078fe:	f104 0a1a 	add.w	sl, r4, #26
 8007902:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007906:	1a9b      	subs	r3, r3, r2
 8007908:	eba3 0309 	sub.w	r3, r3, r9
 800790c:	4543      	cmp	r3, r8
 800790e:	f77f af79 	ble.w	8007804 <_printf_float+0x24c>
 8007912:	2301      	movs	r3, #1
 8007914:	4652      	mov	r2, sl
 8007916:	4631      	mov	r1, r6
 8007918:	4628      	mov	r0, r5
 800791a:	47b8      	blx	r7
 800791c:	3001      	adds	r0, #1
 800791e:	f43f aeaa 	beq.w	8007676 <_printf_float+0xbe>
 8007922:	f108 0801 	add.w	r8, r8, #1
 8007926:	e7ec      	b.n	8007902 <_printf_float+0x34a>
 8007928:	4613      	mov	r3, r2
 800792a:	4631      	mov	r1, r6
 800792c:	4642      	mov	r2, r8
 800792e:	4628      	mov	r0, r5
 8007930:	47b8      	blx	r7
 8007932:	3001      	adds	r0, #1
 8007934:	d1c0      	bne.n	80078b8 <_printf_float+0x300>
 8007936:	e69e      	b.n	8007676 <_printf_float+0xbe>
 8007938:	2301      	movs	r3, #1
 800793a:	4631      	mov	r1, r6
 800793c:	4628      	mov	r0, r5
 800793e:	9205      	str	r2, [sp, #20]
 8007940:	47b8      	blx	r7
 8007942:	3001      	adds	r0, #1
 8007944:	f43f ae97 	beq.w	8007676 <_printf_float+0xbe>
 8007948:	9a05      	ldr	r2, [sp, #20]
 800794a:	f10b 0b01 	add.w	fp, fp, #1
 800794e:	e7b9      	b.n	80078c4 <_printf_float+0x30c>
 8007950:	ee18 3a10 	vmov	r3, s16
 8007954:	4652      	mov	r2, sl
 8007956:	4631      	mov	r1, r6
 8007958:	4628      	mov	r0, r5
 800795a:	47b8      	blx	r7
 800795c:	3001      	adds	r0, #1
 800795e:	d1be      	bne.n	80078de <_printf_float+0x326>
 8007960:	e689      	b.n	8007676 <_printf_float+0xbe>
 8007962:	9a05      	ldr	r2, [sp, #20]
 8007964:	464b      	mov	r3, r9
 8007966:	4442      	add	r2, r8
 8007968:	4631      	mov	r1, r6
 800796a:	4628      	mov	r0, r5
 800796c:	47b8      	blx	r7
 800796e:	3001      	adds	r0, #1
 8007970:	d1c1      	bne.n	80078f6 <_printf_float+0x33e>
 8007972:	e680      	b.n	8007676 <_printf_float+0xbe>
 8007974:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007976:	2a01      	cmp	r2, #1
 8007978:	dc01      	bgt.n	800797e <_printf_float+0x3c6>
 800797a:	07db      	lsls	r3, r3, #31
 800797c:	d53a      	bpl.n	80079f4 <_printf_float+0x43c>
 800797e:	2301      	movs	r3, #1
 8007980:	4642      	mov	r2, r8
 8007982:	4631      	mov	r1, r6
 8007984:	4628      	mov	r0, r5
 8007986:	47b8      	blx	r7
 8007988:	3001      	adds	r0, #1
 800798a:	f43f ae74 	beq.w	8007676 <_printf_float+0xbe>
 800798e:	ee18 3a10 	vmov	r3, s16
 8007992:	4652      	mov	r2, sl
 8007994:	4631      	mov	r1, r6
 8007996:	4628      	mov	r0, r5
 8007998:	47b8      	blx	r7
 800799a:	3001      	adds	r0, #1
 800799c:	f43f ae6b 	beq.w	8007676 <_printf_float+0xbe>
 80079a0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80079a4:	2200      	movs	r2, #0
 80079a6:	2300      	movs	r3, #0
 80079a8:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80079ac:	f7f9 f88c 	bl	8000ac8 <__aeabi_dcmpeq>
 80079b0:	b9d8      	cbnz	r0, 80079ea <_printf_float+0x432>
 80079b2:	f10a 33ff 	add.w	r3, sl, #4294967295
 80079b6:	f108 0201 	add.w	r2, r8, #1
 80079ba:	4631      	mov	r1, r6
 80079bc:	4628      	mov	r0, r5
 80079be:	47b8      	blx	r7
 80079c0:	3001      	adds	r0, #1
 80079c2:	d10e      	bne.n	80079e2 <_printf_float+0x42a>
 80079c4:	e657      	b.n	8007676 <_printf_float+0xbe>
 80079c6:	2301      	movs	r3, #1
 80079c8:	4652      	mov	r2, sl
 80079ca:	4631      	mov	r1, r6
 80079cc:	4628      	mov	r0, r5
 80079ce:	47b8      	blx	r7
 80079d0:	3001      	adds	r0, #1
 80079d2:	f43f ae50 	beq.w	8007676 <_printf_float+0xbe>
 80079d6:	f108 0801 	add.w	r8, r8, #1
 80079da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079dc:	3b01      	subs	r3, #1
 80079de:	4543      	cmp	r3, r8
 80079e0:	dcf1      	bgt.n	80079c6 <_printf_float+0x40e>
 80079e2:	464b      	mov	r3, r9
 80079e4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80079e8:	e6da      	b.n	80077a0 <_printf_float+0x1e8>
 80079ea:	f04f 0800 	mov.w	r8, #0
 80079ee:	f104 0a1a 	add.w	sl, r4, #26
 80079f2:	e7f2      	b.n	80079da <_printf_float+0x422>
 80079f4:	2301      	movs	r3, #1
 80079f6:	4642      	mov	r2, r8
 80079f8:	e7df      	b.n	80079ba <_printf_float+0x402>
 80079fa:	2301      	movs	r3, #1
 80079fc:	464a      	mov	r2, r9
 80079fe:	4631      	mov	r1, r6
 8007a00:	4628      	mov	r0, r5
 8007a02:	47b8      	blx	r7
 8007a04:	3001      	adds	r0, #1
 8007a06:	f43f ae36 	beq.w	8007676 <_printf_float+0xbe>
 8007a0a:	f108 0801 	add.w	r8, r8, #1
 8007a0e:	68e3      	ldr	r3, [r4, #12]
 8007a10:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007a12:	1a5b      	subs	r3, r3, r1
 8007a14:	4543      	cmp	r3, r8
 8007a16:	dcf0      	bgt.n	80079fa <_printf_float+0x442>
 8007a18:	e6f8      	b.n	800780c <_printf_float+0x254>
 8007a1a:	f04f 0800 	mov.w	r8, #0
 8007a1e:	f104 0919 	add.w	r9, r4, #25
 8007a22:	e7f4      	b.n	8007a0e <_printf_float+0x456>

08007a24 <_printf_common>:
 8007a24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a28:	4616      	mov	r6, r2
 8007a2a:	4699      	mov	r9, r3
 8007a2c:	688a      	ldr	r2, [r1, #8]
 8007a2e:	690b      	ldr	r3, [r1, #16]
 8007a30:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007a34:	4293      	cmp	r3, r2
 8007a36:	bfb8      	it	lt
 8007a38:	4613      	movlt	r3, r2
 8007a3a:	6033      	str	r3, [r6, #0]
 8007a3c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007a40:	4607      	mov	r7, r0
 8007a42:	460c      	mov	r4, r1
 8007a44:	b10a      	cbz	r2, 8007a4a <_printf_common+0x26>
 8007a46:	3301      	adds	r3, #1
 8007a48:	6033      	str	r3, [r6, #0]
 8007a4a:	6823      	ldr	r3, [r4, #0]
 8007a4c:	0699      	lsls	r1, r3, #26
 8007a4e:	bf42      	ittt	mi
 8007a50:	6833      	ldrmi	r3, [r6, #0]
 8007a52:	3302      	addmi	r3, #2
 8007a54:	6033      	strmi	r3, [r6, #0]
 8007a56:	6825      	ldr	r5, [r4, #0]
 8007a58:	f015 0506 	ands.w	r5, r5, #6
 8007a5c:	d106      	bne.n	8007a6c <_printf_common+0x48>
 8007a5e:	f104 0a19 	add.w	sl, r4, #25
 8007a62:	68e3      	ldr	r3, [r4, #12]
 8007a64:	6832      	ldr	r2, [r6, #0]
 8007a66:	1a9b      	subs	r3, r3, r2
 8007a68:	42ab      	cmp	r3, r5
 8007a6a:	dc26      	bgt.n	8007aba <_printf_common+0x96>
 8007a6c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007a70:	1e13      	subs	r3, r2, #0
 8007a72:	6822      	ldr	r2, [r4, #0]
 8007a74:	bf18      	it	ne
 8007a76:	2301      	movne	r3, #1
 8007a78:	0692      	lsls	r2, r2, #26
 8007a7a:	d42b      	bmi.n	8007ad4 <_printf_common+0xb0>
 8007a7c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007a80:	4649      	mov	r1, r9
 8007a82:	4638      	mov	r0, r7
 8007a84:	47c0      	blx	r8
 8007a86:	3001      	adds	r0, #1
 8007a88:	d01e      	beq.n	8007ac8 <_printf_common+0xa4>
 8007a8a:	6823      	ldr	r3, [r4, #0]
 8007a8c:	6922      	ldr	r2, [r4, #16]
 8007a8e:	f003 0306 	and.w	r3, r3, #6
 8007a92:	2b04      	cmp	r3, #4
 8007a94:	bf02      	ittt	eq
 8007a96:	68e5      	ldreq	r5, [r4, #12]
 8007a98:	6833      	ldreq	r3, [r6, #0]
 8007a9a:	1aed      	subeq	r5, r5, r3
 8007a9c:	68a3      	ldr	r3, [r4, #8]
 8007a9e:	bf0c      	ite	eq
 8007aa0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007aa4:	2500      	movne	r5, #0
 8007aa6:	4293      	cmp	r3, r2
 8007aa8:	bfc4      	itt	gt
 8007aaa:	1a9b      	subgt	r3, r3, r2
 8007aac:	18ed      	addgt	r5, r5, r3
 8007aae:	2600      	movs	r6, #0
 8007ab0:	341a      	adds	r4, #26
 8007ab2:	42b5      	cmp	r5, r6
 8007ab4:	d11a      	bne.n	8007aec <_printf_common+0xc8>
 8007ab6:	2000      	movs	r0, #0
 8007ab8:	e008      	b.n	8007acc <_printf_common+0xa8>
 8007aba:	2301      	movs	r3, #1
 8007abc:	4652      	mov	r2, sl
 8007abe:	4649      	mov	r1, r9
 8007ac0:	4638      	mov	r0, r7
 8007ac2:	47c0      	blx	r8
 8007ac4:	3001      	adds	r0, #1
 8007ac6:	d103      	bne.n	8007ad0 <_printf_common+0xac>
 8007ac8:	f04f 30ff 	mov.w	r0, #4294967295
 8007acc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ad0:	3501      	adds	r5, #1
 8007ad2:	e7c6      	b.n	8007a62 <_printf_common+0x3e>
 8007ad4:	18e1      	adds	r1, r4, r3
 8007ad6:	1c5a      	adds	r2, r3, #1
 8007ad8:	2030      	movs	r0, #48	; 0x30
 8007ada:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007ade:	4422      	add	r2, r4
 8007ae0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007ae4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007ae8:	3302      	adds	r3, #2
 8007aea:	e7c7      	b.n	8007a7c <_printf_common+0x58>
 8007aec:	2301      	movs	r3, #1
 8007aee:	4622      	mov	r2, r4
 8007af0:	4649      	mov	r1, r9
 8007af2:	4638      	mov	r0, r7
 8007af4:	47c0      	blx	r8
 8007af6:	3001      	adds	r0, #1
 8007af8:	d0e6      	beq.n	8007ac8 <_printf_common+0xa4>
 8007afa:	3601      	adds	r6, #1
 8007afc:	e7d9      	b.n	8007ab2 <_printf_common+0x8e>
	...

08007b00 <_printf_i>:
 8007b00:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007b04:	7e0f      	ldrb	r7, [r1, #24]
 8007b06:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007b08:	2f78      	cmp	r7, #120	; 0x78
 8007b0a:	4691      	mov	r9, r2
 8007b0c:	4680      	mov	r8, r0
 8007b0e:	460c      	mov	r4, r1
 8007b10:	469a      	mov	sl, r3
 8007b12:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007b16:	d807      	bhi.n	8007b28 <_printf_i+0x28>
 8007b18:	2f62      	cmp	r7, #98	; 0x62
 8007b1a:	d80a      	bhi.n	8007b32 <_printf_i+0x32>
 8007b1c:	2f00      	cmp	r7, #0
 8007b1e:	f000 80d4 	beq.w	8007cca <_printf_i+0x1ca>
 8007b22:	2f58      	cmp	r7, #88	; 0x58
 8007b24:	f000 80c0 	beq.w	8007ca8 <_printf_i+0x1a8>
 8007b28:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007b2c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007b30:	e03a      	b.n	8007ba8 <_printf_i+0xa8>
 8007b32:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007b36:	2b15      	cmp	r3, #21
 8007b38:	d8f6      	bhi.n	8007b28 <_printf_i+0x28>
 8007b3a:	a101      	add	r1, pc, #4	; (adr r1, 8007b40 <_printf_i+0x40>)
 8007b3c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007b40:	08007b99 	.word	0x08007b99
 8007b44:	08007bad 	.word	0x08007bad
 8007b48:	08007b29 	.word	0x08007b29
 8007b4c:	08007b29 	.word	0x08007b29
 8007b50:	08007b29 	.word	0x08007b29
 8007b54:	08007b29 	.word	0x08007b29
 8007b58:	08007bad 	.word	0x08007bad
 8007b5c:	08007b29 	.word	0x08007b29
 8007b60:	08007b29 	.word	0x08007b29
 8007b64:	08007b29 	.word	0x08007b29
 8007b68:	08007b29 	.word	0x08007b29
 8007b6c:	08007cb1 	.word	0x08007cb1
 8007b70:	08007bd9 	.word	0x08007bd9
 8007b74:	08007c6b 	.word	0x08007c6b
 8007b78:	08007b29 	.word	0x08007b29
 8007b7c:	08007b29 	.word	0x08007b29
 8007b80:	08007cd3 	.word	0x08007cd3
 8007b84:	08007b29 	.word	0x08007b29
 8007b88:	08007bd9 	.word	0x08007bd9
 8007b8c:	08007b29 	.word	0x08007b29
 8007b90:	08007b29 	.word	0x08007b29
 8007b94:	08007c73 	.word	0x08007c73
 8007b98:	682b      	ldr	r3, [r5, #0]
 8007b9a:	1d1a      	adds	r2, r3, #4
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	602a      	str	r2, [r5, #0]
 8007ba0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007ba4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007ba8:	2301      	movs	r3, #1
 8007baa:	e09f      	b.n	8007cec <_printf_i+0x1ec>
 8007bac:	6820      	ldr	r0, [r4, #0]
 8007bae:	682b      	ldr	r3, [r5, #0]
 8007bb0:	0607      	lsls	r7, r0, #24
 8007bb2:	f103 0104 	add.w	r1, r3, #4
 8007bb6:	6029      	str	r1, [r5, #0]
 8007bb8:	d501      	bpl.n	8007bbe <_printf_i+0xbe>
 8007bba:	681e      	ldr	r6, [r3, #0]
 8007bbc:	e003      	b.n	8007bc6 <_printf_i+0xc6>
 8007bbe:	0646      	lsls	r6, r0, #25
 8007bc0:	d5fb      	bpl.n	8007bba <_printf_i+0xba>
 8007bc2:	f9b3 6000 	ldrsh.w	r6, [r3]
 8007bc6:	2e00      	cmp	r6, #0
 8007bc8:	da03      	bge.n	8007bd2 <_printf_i+0xd2>
 8007bca:	232d      	movs	r3, #45	; 0x2d
 8007bcc:	4276      	negs	r6, r6
 8007bce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007bd2:	485a      	ldr	r0, [pc, #360]	; (8007d3c <_printf_i+0x23c>)
 8007bd4:	230a      	movs	r3, #10
 8007bd6:	e012      	b.n	8007bfe <_printf_i+0xfe>
 8007bd8:	682b      	ldr	r3, [r5, #0]
 8007bda:	6820      	ldr	r0, [r4, #0]
 8007bdc:	1d19      	adds	r1, r3, #4
 8007bde:	6029      	str	r1, [r5, #0]
 8007be0:	0605      	lsls	r5, r0, #24
 8007be2:	d501      	bpl.n	8007be8 <_printf_i+0xe8>
 8007be4:	681e      	ldr	r6, [r3, #0]
 8007be6:	e002      	b.n	8007bee <_printf_i+0xee>
 8007be8:	0641      	lsls	r1, r0, #25
 8007bea:	d5fb      	bpl.n	8007be4 <_printf_i+0xe4>
 8007bec:	881e      	ldrh	r6, [r3, #0]
 8007bee:	4853      	ldr	r0, [pc, #332]	; (8007d3c <_printf_i+0x23c>)
 8007bf0:	2f6f      	cmp	r7, #111	; 0x6f
 8007bf2:	bf0c      	ite	eq
 8007bf4:	2308      	moveq	r3, #8
 8007bf6:	230a      	movne	r3, #10
 8007bf8:	2100      	movs	r1, #0
 8007bfa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007bfe:	6865      	ldr	r5, [r4, #4]
 8007c00:	60a5      	str	r5, [r4, #8]
 8007c02:	2d00      	cmp	r5, #0
 8007c04:	bfa2      	ittt	ge
 8007c06:	6821      	ldrge	r1, [r4, #0]
 8007c08:	f021 0104 	bicge.w	r1, r1, #4
 8007c0c:	6021      	strge	r1, [r4, #0]
 8007c0e:	b90e      	cbnz	r6, 8007c14 <_printf_i+0x114>
 8007c10:	2d00      	cmp	r5, #0
 8007c12:	d04b      	beq.n	8007cac <_printf_i+0x1ac>
 8007c14:	4615      	mov	r5, r2
 8007c16:	fbb6 f1f3 	udiv	r1, r6, r3
 8007c1a:	fb03 6711 	mls	r7, r3, r1, r6
 8007c1e:	5dc7      	ldrb	r7, [r0, r7]
 8007c20:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007c24:	4637      	mov	r7, r6
 8007c26:	42bb      	cmp	r3, r7
 8007c28:	460e      	mov	r6, r1
 8007c2a:	d9f4      	bls.n	8007c16 <_printf_i+0x116>
 8007c2c:	2b08      	cmp	r3, #8
 8007c2e:	d10b      	bne.n	8007c48 <_printf_i+0x148>
 8007c30:	6823      	ldr	r3, [r4, #0]
 8007c32:	07de      	lsls	r6, r3, #31
 8007c34:	d508      	bpl.n	8007c48 <_printf_i+0x148>
 8007c36:	6923      	ldr	r3, [r4, #16]
 8007c38:	6861      	ldr	r1, [r4, #4]
 8007c3a:	4299      	cmp	r1, r3
 8007c3c:	bfde      	ittt	le
 8007c3e:	2330      	movle	r3, #48	; 0x30
 8007c40:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007c44:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007c48:	1b52      	subs	r2, r2, r5
 8007c4a:	6122      	str	r2, [r4, #16]
 8007c4c:	f8cd a000 	str.w	sl, [sp]
 8007c50:	464b      	mov	r3, r9
 8007c52:	aa03      	add	r2, sp, #12
 8007c54:	4621      	mov	r1, r4
 8007c56:	4640      	mov	r0, r8
 8007c58:	f7ff fee4 	bl	8007a24 <_printf_common>
 8007c5c:	3001      	adds	r0, #1
 8007c5e:	d14a      	bne.n	8007cf6 <_printf_i+0x1f6>
 8007c60:	f04f 30ff 	mov.w	r0, #4294967295
 8007c64:	b004      	add	sp, #16
 8007c66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c6a:	6823      	ldr	r3, [r4, #0]
 8007c6c:	f043 0320 	orr.w	r3, r3, #32
 8007c70:	6023      	str	r3, [r4, #0]
 8007c72:	4833      	ldr	r0, [pc, #204]	; (8007d40 <_printf_i+0x240>)
 8007c74:	2778      	movs	r7, #120	; 0x78
 8007c76:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007c7a:	6823      	ldr	r3, [r4, #0]
 8007c7c:	6829      	ldr	r1, [r5, #0]
 8007c7e:	061f      	lsls	r7, r3, #24
 8007c80:	f851 6b04 	ldr.w	r6, [r1], #4
 8007c84:	d402      	bmi.n	8007c8c <_printf_i+0x18c>
 8007c86:	065f      	lsls	r7, r3, #25
 8007c88:	bf48      	it	mi
 8007c8a:	b2b6      	uxthmi	r6, r6
 8007c8c:	07df      	lsls	r7, r3, #31
 8007c8e:	bf48      	it	mi
 8007c90:	f043 0320 	orrmi.w	r3, r3, #32
 8007c94:	6029      	str	r1, [r5, #0]
 8007c96:	bf48      	it	mi
 8007c98:	6023      	strmi	r3, [r4, #0]
 8007c9a:	b91e      	cbnz	r6, 8007ca4 <_printf_i+0x1a4>
 8007c9c:	6823      	ldr	r3, [r4, #0]
 8007c9e:	f023 0320 	bic.w	r3, r3, #32
 8007ca2:	6023      	str	r3, [r4, #0]
 8007ca4:	2310      	movs	r3, #16
 8007ca6:	e7a7      	b.n	8007bf8 <_printf_i+0xf8>
 8007ca8:	4824      	ldr	r0, [pc, #144]	; (8007d3c <_printf_i+0x23c>)
 8007caa:	e7e4      	b.n	8007c76 <_printf_i+0x176>
 8007cac:	4615      	mov	r5, r2
 8007cae:	e7bd      	b.n	8007c2c <_printf_i+0x12c>
 8007cb0:	682b      	ldr	r3, [r5, #0]
 8007cb2:	6826      	ldr	r6, [r4, #0]
 8007cb4:	6961      	ldr	r1, [r4, #20]
 8007cb6:	1d18      	adds	r0, r3, #4
 8007cb8:	6028      	str	r0, [r5, #0]
 8007cba:	0635      	lsls	r5, r6, #24
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	d501      	bpl.n	8007cc4 <_printf_i+0x1c4>
 8007cc0:	6019      	str	r1, [r3, #0]
 8007cc2:	e002      	b.n	8007cca <_printf_i+0x1ca>
 8007cc4:	0670      	lsls	r0, r6, #25
 8007cc6:	d5fb      	bpl.n	8007cc0 <_printf_i+0x1c0>
 8007cc8:	8019      	strh	r1, [r3, #0]
 8007cca:	2300      	movs	r3, #0
 8007ccc:	6123      	str	r3, [r4, #16]
 8007cce:	4615      	mov	r5, r2
 8007cd0:	e7bc      	b.n	8007c4c <_printf_i+0x14c>
 8007cd2:	682b      	ldr	r3, [r5, #0]
 8007cd4:	1d1a      	adds	r2, r3, #4
 8007cd6:	602a      	str	r2, [r5, #0]
 8007cd8:	681d      	ldr	r5, [r3, #0]
 8007cda:	6862      	ldr	r2, [r4, #4]
 8007cdc:	2100      	movs	r1, #0
 8007cde:	4628      	mov	r0, r5
 8007ce0:	f7f8 fa76 	bl	80001d0 <memchr>
 8007ce4:	b108      	cbz	r0, 8007cea <_printf_i+0x1ea>
 8007ce6:	1b40      	subs	r0, r0, r5
 8007ce8:	6060      	str	r0, [r4, #4]
 8007cea:	6863      	ldr	r3, [r4, #4]
 8007cec:	6123      	str	r3, [r4, #16]
 8007cee:	2300      	movs	r3, #0
 8007cf0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007cf4:	e7aa      	b.n	8007c4c <_printf_i+0x14c>
 8007cf6:	6923      	ldr	r3, [r4, #16]
 8007cf8:	462a      	mov	r2, r5
 8007cfa:	4649      	mov	r1, r9
 8007cfc:	4640      	mov	r0, r8
 8007cfe:	47d0      	blx	sl
 8007d00:	3001      	adds	r0, #1
 8007d02:	d0ad      	beq.n	8007c60 <_printf_i+0x160>
 8007d04:	6823      	ldr	r3, [r4, #0]
 8007d06:	079b      	lsls	r3, r3, #30
 8007d08:	d413      	bmi.n	8007d32 <_printf_i+0x232>
 8007d0a:	68e0      	ldr	r0, [r4, #12]
 8007d0c:	9b03      	ldr	r3, [sp, #12]
 8007d0e:	4298      	cmp	r0, r3
 8007d10:	bfb8      	it	lt
 8007d12:	4618      	movlt	r0, r3
 8007d14:	e7a6      	b.n	8007c64 <_printf_i+0x164>
 8007d16:	2301      	movs	r3, #1
 8007d18:	4632      	mov	r2, r6
 8007d1a:	4649      	mov	r1, r9
 8007d1c:	4640      	mov	r0, r8
 8007d1e:	47d0      	blx	sl
 8007d20:	3001      	adds	r0, #1
 8007d22:	d09d      	beq.n	8007c60 <_printf_i+0x160>
 8007d24:	3501      	adds	r5, #1
 8007d26:	68e3      	ldr	r3, [r4, #12]
 8007d28:	9903      	ldr	r1, [sp, #12]
 8007d2a:	1a5b      	subs	r3, r3, r1
 8007d2c:	42ab      	cmp	r3, r5
 8007d2e:	dcf2      	bgt.n	8007d16 <_printf_i+0x216>
 8007d30:	e7eb      	b.n	8007d0a <_printf_i+0x20a>
 8007d32:	2500      	movs	r5, #0
 8007d34:	f104 0619 	add.w	r6, r4, #25
 8007d38:	e7f5      	b.n	8007d26 <_printf_i+0x226>
 8007d3a:	bf00      	nop
 8007d3c:	0800da06 	.word	0x0800da06
 8007d40:	0800da17 	.word	0x0800da17

08007d44 <__sflush_r>:
 8007d44:	898a      	ldrh	r2, [r1, #12]
 8007d46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d4a:	4605      	mov	r5, r0
 8007d4c:	0710      	lsls	r0, r2, #28
 8007d4e:	460c      	mov	r4, r1
 8007d50:	d458      	bmi.n	8007e04 <__sflush_r+0xc0>
 8007d52:	684b      	ldr	r3, [r1, #4]
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	dc05      	bgt.n	8007d64 <__sflush_r+0x20>
 8007d58:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	dc02      	bgt.n	8007d64 <__sflush_r+0x20>
 8007d5e:	2000      	movs	r0, #0
 8007d60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d64:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007d66:	2e00      	cmp	r6, #0
 8007d68:	d0f9      	beq.n	8007d5e <__sflush_r+0x1a>
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007d70:	682f      	ldr	r7, [r5, #0]
 8007d72:	6a21      	ldr	r1, [r4, #32]
 8007d74:	602b      	str	r3, [r5, #0]
 8007d76:	d032      	beq.n	8007dde <__sflush_r+0x9a>
 8007d78:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007d7a:	89a3      	ldrh	r3, [r4, #12]
 8007d7c:	075a      	lsls	r2, r3, #29
 8007d7e:	d505      	bpl.n	8007d8c <__sflush_r+0x48>
 8007d80:	6863      	ldr	r3, [r4, #4]
 8007d82:	1ac0      	subs	r0, r0, r3
 8007d84:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007d86:	b10b      	cbz	r3, 8007d8c <__sflush_r+0x48>
 8007d88:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007d8a:	1ac0      	subs	r0, r0, r3
 8007d8c:	2300      	movs	r3, #0
 8007d8e:	4602      	mov	r2, r0
 8007d90:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007d92:	6a21      	ldr	r1, [r4, #32]
 8007d94:	4628      	mov	r0, r5
 8007d96:	47b0      	blx	r6
 8007d98:	1c43      	adds	r3, r0, #1
 8007d9a:	89a3      	ldrh	r3, [r4, #12]
 8007d9c:	d106      	bne.n	8007dac <__sflush_r+0x68>
 8007d9e:	6829      	ldr	r1, [r5, #0]
 8007da0:	291d      	cmp	r1, #29
 8007da2:	d82b      	bhi.n	8007dfc <__sflush_r+0xb8>
 8007da4:	4a29      	ldr	r2, [pc, #164]	; (8007e4c <__sflush_r+0x108>)
 8007da6:	410a      	asrs	r2, r1
 8007da8:	07d6      	lsls	r6, r2, #31
 8007daa:	d427      	bmi.n	8007dfc <__sflush_r+0xb8>
 8007dac:	2200      	movs	r2, #0
 8007dae:	6062      	str	r2, [r4, #4]
 8007db0:	04d9      	lsls	r1, r3, #19
 8007db2:	6922      	ldr	r2, [r4, #16]
 8007db4:	6022      	str	r2, [r4, #0]
 8007db6:	d504      	bpl.n	8007dc2 <__sflush_r+0x7e>
 8007db8:	1c42      	adds	r2, r0, #1
 8007dba:	d101      	bne.n	8007dc0 <__sflush_r+0x7c>
 8007dbc:	682b      	ldr	r3, [r5, #0]
 8007dbe:	b903      	cbnz	r3, 8007dc2 <__sflush_r+0x7e>
 8007dc0:	6560      	str	r0, [r4, #84]	; 0x54
 8007dc2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007dc4:	602f      	str	r7, [r5, #0]
 8007dc6:	2900      	cmp	r1, #0
 8007dc8:	d0c9      	beq.n	8007d5e <__sflush_r+0x1a>
 8007dca:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007dce:	4299      	cmp	r1, r3
 8007dd0:	d002      	beq.n	8007dd8 <__sflush_r+0x94>
 8007dd2:	4628      	mov	r0, r5
 8007dd4:	f001 f8ba 	bl	8008f4c <_free_r>
 8007dd8:	2000      	movs	r0, #0
 8007dda:	6360      	str	r0, [r4, #52]	; 0x34
 8007ddc:	e7c0      	b.n	8007d60 <__sflush_r+0x1c>
 8007dde:	2301      	movs	r3, #1
 8007de0:	4628      	mov	r0, r5
 8007de2:	47b0      	blx	r6
 8007de4:	1c41      	adds	r1, r0, #1
 8007de6:	d1c8      	bne.n	8007d7a <__sflush_r+0x36>
 8007de8:	682b      	ldr	r3, [r5, #0]
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d0c5      	beq.n	8007d7a <__sflush_r+0x36>
 8007dee:	2b1d      	cmp	r3, #29
 8007df0:	d001      	beq.n	8007df6 <__sflush_r+0xb2>
 8007df2:	2b16      	cmp	r3, #22
 8007df4:	d101      	bne.n	8007dfa <__sflush_r+0xb6>
 8007df6:	602f      	str	r7, [r5, #0]
 8007df8:	e7b1      	b.n	8007d5e <__sflush_r+0x1a>
 8007dfa:	89a3      	ldrh	r3, [r4, #12]
 8007dfc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e00:	81a3      	strh	r3, [r4, #12]
 8007e02:	e7ad      	b.n	8007d60 <__sflush_r+0x1c>
 8007e04:	690f      	ldr	r7, [r1, #16]
 8007e06:	2f00      	cmp	r7, #0
 8007e08:	d0a9      	beq.n	8007d5e <__sflush_r+0x1a>
 8007e0a:	0793      	lsls	r3, r2, #30
 8007e0c:	680e      	ldr	r6, [r1, #0]
 8007e0e:	bf08      	it	eq
 8007e10:	694b      	ldreq	r3, [r1, #20]
 8007e12:	600f      	str	r7, [r1, #0]
 8007e14:	bf18      	it	ne
 8007e16:	2300      	movne	r3, #0
 8007e18:	eba6 0807 	sub.w	r8, r6, r7
 8007e1c:	608b      	str	r3, [r1, #8]
 8007e1e:	f1b8 0f00 	cmp.w	r8, #0
 8007e22:	dd9c      	ble.n	8007d5e <__sflush_r+0x1a>
 8007e24:	6a21      	ldr	r1, [r4, #32]
 8007e26:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007e28:	4643      	mov	r3, r8
 8007e2a:	463a      	mov	r2, r7
 8007e2c:	4628      	mov	r0, r5
 8007e2e:	47b0      	blx	r6
 8007e30:	2800      	cmp	r0, #0
 8007e32:	dc06      	bgt.n	8007e42 <__sflush_r+0xfe>
 8007e34:	89a3      	ldrh	r3, [r4, #12]
 8007e36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e3a:	81a3      	strh	r3, [r4, #12]
 8007e3c:	f04f 30ff 	mov.w	r0, #4294967295
 8007e40:	e78e      	b.n	8007d60 <__sflush_r+0x1c>
 8007e42:	4407      	add	r7, r0
 8007e44:	eba8 0800 	sub.w	r8, r8, r0
 8007e48:	e7e9      	b.n	8007e1e <__sflush_r+0xda>
 8007e4a:	bf00      	nop
 8007e4c:	dfbffffe 	.word	0xdfbffffe

08007e50 <_fflush_r>:
 8007e50:	b538      	push	{r3, r4, r5, lr}
 8007e52:	690b      	ldr	r3, [r1, #16]
 8007e54:	4605      	mov	r5, r0
 8007e56:	460c      	mov	r4, r1
 8007e58:	b913      	cbnz	r3, 8007e60 <_fflush_r+0x10>
 8007e5a:	2500      	movs	r5, #0
 8007e5c:	4628      	mov	r0, r5
 8007e5e:	bd38      	pop	{r3, r4, r5, pc}
 8007e60:	b118      	cbz	r0, 8007e6a <_fflush_r+0x1a>
 8007e62:	6a03      	ldr	r3, [r0, #32]
 8007e64:	b90b      	cbnz	r3, 8007e6a <_fflush_r+0x1a>
 8007e66:	f000 f8a7 	bl	8007fb8 <__sinit>
 8007e6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d0f3      	beq.n	8007e5a <_fflush_r+0xa>
 8007e72:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007e74:	07d0      	lsls	r0, r2, #31
 8007e76:	d404      	bmi.n	8007e82 <_fflush_r+0x32>
 8007e78:	0599      	lsls	r1, r3, #22
 8007e7a:	d402      	bmi.n	8007e82 <_fflush_r+0x32>
 8007e7c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007e7e:	f000 f9d8 	bl	8008232 <__retarget_lock_acquire_recursive>
 8007e82:	4628      	mov	r0, r5
 8007e84:	4621      	mov	r1, r4
 8007e86:	f7ff ff5d 	bl	8007d44 <__sflush_r>
 8007e8a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007e8c:	07da      	lsls	r2, r3, #31
 8007e8e:	4605      	mov	r5, r0
 8007e90:	d4e4      	bmi.n	8007e5c <_fflush_r+0xc>
 8007e92:	89a3      	ldrh	r3, [r4, #12]
 8007e94:	059b      	lsls	r3, r3, #22
 8007e96:	d4e1      	bmi.n	8007e5c <_fflush_r+0xc>
 8007e98:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007e9a:	f000 f9cb 	bl	8008234 <__retarget_lock_release_recursive>
 8007e9e:	e7dd      	b.n	8007e5c <_fflush_r+0xc>

08007ea0 <std>:
 8007ea0:	2300      	movs	r3, #0
 8007ea2:	b510      	push	{r4, lr}
 8007ea4:	4604      	mov	r4, r0
 8007ea6:	e9c0 3300 	strd	r3, r3, [r0]
 8007eaa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007eae:	6083      	str	r3, [r0, #8]
 8007eb0:	8181      	strh	r1, [r0, #12]
 8007eb2:	6643      	str	r3, [r0, #100]	; 0x64
 8007eb4:	81c2      	strh	r2, [r0, #14]
 8007eb6:	6183      	str	r3, [r0, #24]
 8007eb8:	4619      	mov	r1, r3
 8007eba:	2208      	movs	r2, #8
 8007ebc:	305c      	adds	r0, #92	; 0x5c
 8007ebe:	f000 f93b 	bl	8008138 <memset>
 8007ec2:	4b0d      	ldr	r3, [pc, #52]	; (8007ef8 <std+0x58>)
 8007ec4:	6263      	str	r3, [r4, #36]	; 0x24
 8007ec6:	4b0d      	ldr	r3, [pc, #52]	; (8007efc <std+0x5c>)
 8007ec8:	62a3      	str	r3, [r4, #40]	; 0x28
 8007eca:	4b0d      	ldr	r3, [pc, #52]	; (8007f00 <std+0x60>)
 8007ecc:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007ece:	4b0d      	ldr	r3, [pc, #52]	; (8007f04 <std+0x64>)
 8007ed0:	6323      	str	r3, [r4, #48]	; 0x30
 8007ed2:	4b0d      	ldr	r3, [pc, #52]	; (8007f08 <std+0x68>)
 8007ed4:	6224      	str	r4, [r4, #32]
 8007ed6:	429c      	cmp	r4, r3
 8007ed8:	d006      	beq.n	8007ee8 <std+0x48>
 8007eda:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8007ede:	4294      	cmp	r4, r2
 8007ee0:	d002      	beq.n	8007ee8 <std+0x48>
 8007ee2:	33d0      	adds	r3, #208	; 0xd0
 8007ee4:	429c      	cmp	r4, r3
 8007ee6:	d105      	bne.n	8007ef4 <std+0x54>
 8007ee8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007eec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ef0:	f000 b99e 	b.w	8008230 <__retarget_lock_init_recursive>
 8007ef4:	bd10      	pop	{r4, pc}
 8007ef6:	bf00      	nop
 8007ef8:	08008049 	.word	0x08008049
 8007efc:	0800806b 	.word	0x0800806b
 8007f00:	080080a3 	.word	0x080080a3
 8007f04:	080080c7 	.word	0x080080c7
 8007f08:	2000a3e4 	.word	0x2000a3e4

08007f0c <stdio_exit_handler>:
 8007f0c:	4a02      	ldr	r2, [pc, #8]	; (8007f18 <stdio_exit_handler+0xc>)
 8007f0e:	4903      	ldr	r1, [pc, #12]	; (8007f1c <stdio_exit_handler+0x10>)
 8007f10:	4803      	ldr	r0, [pc, #12]	; (8007f20 <stdio_exit_handler+0x14>)
 8007f12:	f000 b869 	b.w	8007fe8 <_fwalk_sglue>
 8007f16:	bf00      	nop
 8007f18:	20000014 	.word	0x20000014
 8007f1c:	08007e51 	.word	0x08007e51
 8007f20:	20000020 	.word	0x20000020

08007f24 <cleanup_stdio>:
 8007f24:	6841      	ldr	r1, [r0, #4]
 8007f26:	4b0c      	ldr	r3, [pc, #48]	; (8007f58 <cleanup_stdio+0x34>)
 8007f28:	4299      	cmp	r1, r3
 8007f2a:	b510      	push	{r4, lr}
 8007f2c:	4604      	mov	r4, r0
 8007f2e:	d001      	beq.n	8007f34 <cleanup_stdio+0x10>
 8007f30:	f7ff ff8e 	bl	8007e50 <_fflush_r>
 8007f34:	68a1      	ldr	r1, [r4, #8]
 8007f36:	4b09      	ldr	r3, [pc, #36]	; (8007f5c <cleanup_stdio+0x38>)
 8007f38:	4299      	cmp	r1, r3
 8007f3a:	d002      	beq.n	8007f42 <cleanup_stdio+0x1e>
 8007f3c:	4620      	mov	r0, r4
 8007f3e:	f7ff ff87 	bl	8007e50 <_fflush_r>
 8007f42:	68e1      	ldr	r1, [r4, #12]
 8007f44:	4b06      	ldr	r3, [pc, #24]	; (8007f60 <cleanup_stdio+0x3c>)
 8007f46:	4299      	cmp	r1, r3
 8007f48:	d004      	beq.n	8007f54 <cleanup_stdio+0x30>
 8007f4a:	4620      	mov	r0, r4
 8007f4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f50:	f7ff bf7e 	b.w	8007e50 <_fflush_r>
 8007f54:	bd10      	pop	{r4, pc}
 8007f56:	bf00      	nop
 8007f58:	2000a3e4 	.word	0x2000a3e4
 8007f5c:	2000a44c 	.word	0x2000a44c
 8007f60:	2000a4b4 	.word	0x2000a4b4

08007f64 <global_stdio_init.part.0>:
 8007f64:	b510      	push	{r4, lr}
 8007f66:	4b0b      	ldr	r3, [pc, #44]	; (8007f94 <global_stdio_init.part.0+0x30>)
 8007f68:	4c0b      	ldr	r4, [pc, #44]	; (8007f98 <global_stdio_init.part.0+0x34>)
 8007f6a:	4a0c      	ldr	r2, [pc, #48]	; (8007f9c <global_stdio_init.part.0+0x38>)
 8007f6c:	601a      	str	r2, [r3, #0]
 8007f6e:	4620      	mov	r0, r4
 8007f70:	2200      	movs	r2, #0
 8007f72:	2104      	movs	r1, #4
 8007f74:	f7ff ff94 	bl	8007ea0 <std>
 8007f78:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007f7c:	2201      	movs	r2, #1
 8007f7e:	2109      	movs	r1, #9
 8007f80:	f7ff ff8e 	bl	8007ea0 <std>
 8007f84:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8007f88:	2202      	movs	r2, #2
 8007f8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f8e:	2112      	movs	r1, #18
 8007f90:	f7ff bf86 	b.w	8007ea0 <std>
 8007f94:	2000a51c 	.word	0x2000a51c
 8007f98:	2000a3e4 	.word	0x2000a3e4
 8007f9c:	08007f0d 	.word	0x08007f0d

08007fa0 <__sfp_lock_acquire>:
 8007fa0:	4801      	ldr	r0, [pc, #4]	; (8007fa8 <__sfp_lock_acquire+0x8>)
 8007fa2:	f000 b946 	b.w	8008232 <__retarget_lock_acquire_recursive>
 8007fa6:	bf00      	nop
 8007fa8:	2000a525 	.word	0x2000a525

08007fac <__sfp_lock_release>:
 8007fac:	4801      	ldr	r0, [pc, #4]	; (8007fb4 <__sfp_lock_release+0x8>)
 8007fae:	f000 b941 	b.w	8008234 <__retarget_lock_release_recursive>
 8007fb2:	bf00      	nop
 8007fb4:	2000a525 	.word	0x2000a525

08007fb8 <__sinit>:
 8007fb8:	b510      	push	{r4, lr}
 8007fba:	4604      	mov	r4, r0
 8007fbc:	f7ff fff0 	bl	8007fa0 <__sfp_lock_acquire>
 8007fc0:	6a23      	ldr	r3, [r4, #32]
 8007fc2:	b11b      	cbz	r3, 8007fcc <__sinit+0x14>
 8007fc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007fc8:	f7ff bff0 	b.w	8007fac <__sfp_lock_release>
 8007fcc:	4b04      	ldr	r3, [pc, #16]	; (8007fe0 <__sinit+0x28>)
 8007fce:	6223      	str	r3, [r4, #32]
 8007fd0:	4b04      	ldr	r3, [pc, #16]	; (8007fe4 <__sinit+0x2c>)
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d1f5      	bne.n	8007fc4 <__sinit+0xc>
 8007fd8:	f7ff ffc4 	bl	8007f64 <global_stdio_init.part.0>
 8007fdc:	e7f2      	b.n	8007fc4 <__sinit+0xc>
 8007fde:	bf00      	nop
 8007fe0:	08007f25 	.word	0x08007f25
 8007fe4:	2000a51c 	.word	0x2000a51c

08007fe8 <_fwalk_sglue>:
 8007fe8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007fec:	4607      	mov	r7, r0
 8007fee:	4688      	mov	r8, r1
 8007ff0:	4614      	mov	r4, r2
 8007ff2:	2600      	movs	r6, #0
 8007ff4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007ff8:	f1b9 0901 	subs.w	r9, r9, #1
 8007ffc:	d505      	bpl.n	800800a <_fwalk_sglue+0x22>
 8007ffe:	6824      	ldr	r4, [r4, #0]
 8008000:	2c00      	cmp	r4, #0
 8008002:	d1f7      	bne.n	8007ff4 <_fwalk_sglue+0xc>
 8008004:	4630      	mov	r0, r6
 8008006:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800800a:	89ab      	ldrh	r3, [r5, #12]
 800800c:	2b01      	cmp	r3, #1
 800800e:	d907      	bls.n	8008020 <_fwalk_sglue+0x38>
 8008010:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008014:	3301      	adds	r3, #1
 8008016:	d003      	beq.n	8008020 <_fwalk_sglue+0x38>
 8008018:	4629      	mov	r1, r5
 800801a:	4638      	mov	r0, r7
 800801c:	47c0      	blx	r8
 800801e:	4306      	orrs	r6, r0
 8008020:	3568      	adds	r5, #104	; 0x68
 8008022:	e7e9      	b.n	8007ff8 <_fwalk_sglue+0x10>

08008024 <iprintf>:
 8008024:	b40f      	push	{r0, r1, r2, r3}
 8008026:	b507      	push	{r0, r1, r2, lr}
 8008028:	4906      	ldr	r1, [pc, #24]	; (8008044 <iprintf+0x20>)
 800802a:	ab04      	add	r3, sp, #16
 800802c:	6808      	ldr	r0, [r1, #0]
 800802e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008032:	6881      	ldr	r1, [r0, #8]
 8008034:	9301      	str	r3, [sp, #4]
 8008036:	f001 fc2f 	bl	8009898 <_vfiprintf_r>
 800803a:	b003      	add	sp, #12
 800803c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008040:	b004      	add	sp, #16
 8008042:	4770      	bx	lr
 8008044:	2000006c 	.word	0x2000006c

08008048 <__sread>:
 8008048:	b510      	push	{r4, lr}
 800804a:	460c      	mov	r4, r1
 800804c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008050:	f000 f8a0 	bl	8008194 <_read_r>
 8008054:	2800      	cmp	r0, #0
 8008056:	bfab      	itete	ge
 8008058:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800805a:	89a3      	ldrhlt	r3, [r4, #12]
 800805c:	181b      	addge	r3, r3, r0
 800805e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008062:	bfac      	ite	ge
 8008064:	6563      	strge	r3, [r4, #84]	; 0x54
 8008066:	81a3      	strhlt	r3, [r4, #12]
 8008068:	bd10      	pop	{r4, pc}

0800806a <__swrite>:
 800806a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800806e:	461f      	mov	r7, r3
 8008070:	898b      	ldrh	r3, [r1, #12]
 8008072:	05db      	lsls	r3, r3, #23
 8008074:	4605      	mov	r5, r0
 8008076:	460c      	mov	r4, r1
 8008078:	4616      	mov	r6, r2
 800807a:	d505      	bpl.n	8008088 <__swrite+0x1e>
 800807c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008080:	2302      	movs	r3, #2
 8008082:	2200      	movs	r2, #0
 8008084:	f000 f874 	bl	8008170 <_lseek_r>
 8008088:	89a3      	ldrh	r3, [r4, #12]
 800808a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800808e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008092:	81a3      	strh	r3, [r4, #12]
 8008094:	4632      	mov	r2, r6
 8008096:	463b      	mov	r3, r7
 8008098:	4628      	mov	r0, r5
 800809a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800809e:	f000 b88b 	b.w	80081b8 <_write_r>

080080a2 <__sseek>:
 80080a2:	b510      	push	{r4, lr}
 80080a4:	460c      	mov	r4, r1
 80080a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080aa:	f000 f861 	bl	8008170 <_lseek_r>
 80080ae:	1c43      	adds	r3, r0, #1
 80080b0:	89a3      	ldrh	r3, [r4, #12]
 80080b2:	bf15      	itete	ne
 80080b4:	6560      	strne	r0, [r4, #84]	; 0x54
 80080b6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80080ba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80080be:	81a3      	strheq	r3, [r4, #12]
 80080c0:	bf18      	it	ne
 80080c2:	81a3      	strhne	r3, [r4, #12]
 80080c4:	bd10      	pop	{r4, pc}

080080c6 <__sclose>:
 80080c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080ca:	f000 b841 	b.w	8008150 <_close_r>
	...

080080d0 <swprintf>:
 80080d0:	b40c      	push	{r2, r3}
 80080d2:	b530      	push	{r4, r5, lr}
 80080d4:	4b17      	ldr	r3, [pc, #92]	; (8008134 <swprintf+0x64>)
 80080d6:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 80080da:	681d      	ldr	r5, [r3, #0]
 80080dc:	b09d      	sub	sp, #116	; 0x74
 80080de:	460c      	mov	r4, r1
 80080e0:	d308      	bcc.n	80080f4 <swprintf+0x24>
 80080e2:	238b      	movs	r3, #139	; 0x8b
 80080e4:	602b      	str	r3, [r5, #0]
 80080e6:	f04f 30ff 	mov.w	r0, #4294967295
 80080ea:	b01d      	add	sp, #116	; 0x74
 80080ec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80080f0:	b002      	add	sp, #8
 80080f2:	4770      	bx	lr
 80080f4:	f44f 7302 	mov.w	r3, #520	; 0x208
 80080f8:	f8ad 3014 	strh.w	r3, [sp, #20]
 80080fc:	9002      	str	r0, [sp, #8]
 80080fe:	9006      	str	r0, [sp, #24]
 8008100:	b1b1      	cbz	r1, 8008130 <swprintf+0x60>
 8008102:	1e4b      	subs	r3, r1, #1
 8008104:	009b      	lsls	r3, r3, #2
 8008106:	9304      	str	r3, [sp, #16]
 8008108:	9307      	str	r3, [sp, #28]
 800810a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800810e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008112:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008114:	ab21      	add	r3, sp, #132	; 0x84
 8008116:	a902      	add	r1, sp, #8
 8008118:	4628      	mov	r0, r5
 800811a:	9301      	str	r3, [sp, #4]
 800811c:	f001 fda8 	bl	8009c70 <_svfwprintf_r>
 8008120:	2c00      	cmp	r4, #0
 8008122:	d0de      	beq.n	80080e2 <swprintf+0x12>
 8008124:	9b02      	ldr	r3, [sp, #8]
 8008126:	2200      	movs	r2, #0
 8008128:	42a0      	cmp	r0, r4
 800812a:	601a      	str	r2, [r3, #0]
 800812c:	d3dd      	bcc.n	80080ea <swprintf+0x1a>
 800812e:	e7d8      	b.n	80080e2 <swprintf+0x12>
 8008130:	460b      	mov	r3, r1
 8008132:	e7e8      	b.n	8008106 <swprintf+0x36>
 8008134:	2000006c 	.word	0x2000006c

08008138 <memset>:
 8008138:	4402      	add	r2, r0
 800813a:	4603      	mov	r3, r0
 800813c:	4293      	cmp	r3, r2
 800813e:	d100      	bne.n	8008142 <memset+0xa>
 8008140:	4770      	bx	lr
 8008142:	f803 1b01 	strb.w	r1, [r3], #1
 8008146:	e7f9      	b.n	800813c <memset+0x4>

08008148 <_localeconv_r>:
 8008148:	4800      	ldr	r0, [pc, #0]	; (800814c <_localeconv_r+0x4>)
 800814a:	4770      	bx	lr
 800814c:	20000160 	.word	0x20000160

08008150 <_close_r>:
 8008150:	b538      	push	{r3, r4, r5, lr}
 8008152:	4d06      	ldr	r5, [pc, #24]	; (800816c <_close_r+0x1c>)
 8008154:	2300      	movs	r3, #0
 8008156:	4604      	mov	r4, r0
 8008158:	4608      	mov	r0, r1
 800815a:	602b      	str	r3, [r5, #0]
 800815c:	f7f9 fda7 	bl	8001cae <_close>
 8008160:	1c43      	adds	r3, r0, #1
 8008162:	d102      	bne.n	800816a <_close_r+0x1a>
 8008164:	682b      	ldr	r3, [r5, #0]
 8008166:	b103      	cbz	r3, 800816a <_close_r+0x1a>
 8008168:	6023      	str	r3, [r4, #0]
 800816a:	bd38      	pop	{r3, r4, r5, pc}
 800816c:	2000a520 	.word	0x2000a520

08008170 <_lseek_r>:
 8008170:	b538      	push	{r3, r4, r5, lr}
 8008172:	4d07      	ldr	r5, [pc, #28]	; (8008190 <_lseek_r+0x20>)
 8008174:	4604      	mov	r4, r0
 8008176:	4608      	mov	r0, r1
 8008178:	4611      	mov	r1, r2
 800817a:	2200      	movs	r2, #0
 800817c:	602a      	str	r2, [r5, #0]
 800817e:	461a      	mov	r2, r3
 8008180:	f7f9 fdbc 	bl	8001cfc <_lseek>
 8008184:	1c43      	adds	r3, r0, #1
 8008186:	d102      	bne.n	800818e <_lseek_r+0x1e>
 8008188:	682b      	ldr	r3, [r5, #0]
 800818a:	b103      	cbz	r3, 800818e <_lseek_r+0x1e>
 800818c:	6023      	str	r3, [r4, #0]
 800818e:	bd38      	pop	{r3, r4, r5, pc}
 8008190:	2000a520 	.word	0x2000a520

08008194 <_read_r>:
 8008194:	b538      	push	{r3, r4, r5, lr}
 8008196:	4d07      	ldr	r5, [pc, #28]	; (80081b4 <_read_r+0x20>)
 8008198:	4604      	mov	r4, r0
 800819a:	4608      	mov	r0, r1
 800819c:	4611      	mov	r1, r2
 800819e:	2200      	movs	r2, #0
 80081a0:	602a      	str	r2, [r5, #0]
 80081a2:	461a      	mov	r2, r3
 80081a4:	f7f9 fd4a 	bl	8001c3c <_read>
 80081a8:	1c43      	adds	r3, r0, #1
 80081aa:	d102      	bne.n	80081b2 <_read_r+0x1e>
 80081ac:	682b      	ldr	r3, [r5, #0]
 80081ae:	b103      	cbz	r3, 80081b2 <_read_r+0x1e>
 80081b0:	6023      	str	r3, [r4, #0]
 80081b2:	bd38      	pop	{r3, r4, r5, pc}
 80081b4:	2000a520 	.word	0x2000a520

080081b8 <_write_r>:
 80081b8:	b538      	push	{r3, r4, r5, lr}
 80081ba:	4d07      	ldr	r5, [pc, #28]	; (80081d8 <_write_r+0x20>)
 80081bc:	4604      	mov	r4, r0
 80081be:	4608      	mov	r0, r1
 80081c0:	4611      	mov	r1, r2
 80081c2:	2200      	movs	r2, #0
 80081c4:	602a      	str	r2, [r5, #0]
 80081c6:	461a      	mov	r2, r3
 80081c8:	f7f9 fd55 	bl	8001c76 <_write>
 80081cc:	1c43      	adds	r3, r0, #1
 80081ce:	d102      	bne.n	80081d6 <_write_r+0x1e>
 80081d0:	682b      	ldr	r3, [r5, #0]
 80081d2:	b103      	cbz	r3, 80081d6 <_write_r+0x1e>
 80081d4:	6023      	str	r3, [r4, #0]
 80081d6:	bd38      	pop	{r3, r4, r5, pc}
 80081d8:	2000a520 	.word	0x2000a520

080081dc <__errno>:
 80081dc:	4b01      	ldr	r3, [pc, #4]	; (80081e4 <__errno+0x8>)
 80081de:	6818      	ldr	r0, [r3, #0]
 80081e0:	4770      	bx	lr
 80081e2:	bf00      	nop
 80081e4:	2000006c 	.word	0x2000006c

080081e8 <__libc_init_array>:
 80081e8:	b570      	push	{r4, r5, r6, lr}
 80081ea:	4d0d      	ldr	r5, [pc, #52]	; (8008220 <__libc_init_array+0x38>)
 80081ec:	4c0d      	ldr	r4, [pc, #52]	; (8008224 <__libc_init_array+0x3c>)
 80081ee:	1b64      	subs	r4, r4, r5
 80081f0:	10a4      	asrs	r4, r4, #2
 80081f2:	2600      	movs	r6, #0
 80081f4:	42a6      	cmp	r6, r4
 80081f6:	d109      	bne.n	800820c <__libc_init_array+0x24>
 80081f8:	4d0b      	ldr	r5, [pc, #44]	; (8008228 <__libc_init_array+0x40>)
 80081fa:	4c0c      	ldr	r4, [pc, #48]	; (800822c <__libc_init_array+0x44>)
 80081fc:	f002 ff36 	bl	800b06c <_init>
 8008200:	1b64      	subs	r4, r4, r5
 8008202:	10a4      	asrs	r4, r4, #2
 8008204:	2600      	movs	r6, #0
 8008206:	42a6      	cmp	r6, r4
 8008208:	d105      	bne.n	8008216 <__libc_init_array+0x2e>
 800820a:	bd70      	pop	{r4, r5, r6, pc}
 800820c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008210:	4798      	blx	r3
 8008212:	3601      	adds	r6, #1
 8008214:	e7ee      	b.n	80081f4 <__libc_init_array+0xc>
 8008216:	f855 3b04 	ldr.w	r3, [r5], #4
 800821a:	4798      	blx	r3
 800821c:	3601      	adds	r6, #1
 800821e:	e7f2      	b.n	8008206 <__libc_init_array+0x1e>
 8008220:	0800df18 	.word	0x0800df18
 8008224:	0800df18 	.word	0x0800df18
 8008228:	0800df18 	.word	0x0800df18
 800822c:	0800df1c 	.word	0x0800df1c

08008230 <__retarget_lock_init_recursive>:
 8008230:	4770      	bx	lr

08008232 <__retarget_lock_acquire_recursive>:
 8008232:	4770      	bx	lr

08008234 <__retarget_lock_release_recursive>:
 8008234:	4770      	bx	lr

08008236 <memcpy>:
 8008236:	440a      	add	r2, r1
 8008238:	4291      	cmp	r1, r2
 800823a:	f100 33ff 	add.w	r3, r0, #4294967295
 800823e:	d100      	bne.n	8008242 <memcpy+0xc>
 8008240:	4770      	bx	lr
 8008242:	b510      	push	{r4, lr}
 8008244:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008248:	f803 4f01 	strb.w	r4, [r3, #1]!
 800824c:	4291      	cmp	r1, r2
 800824e:	d1f9      	bne.n	8008244 <memcpy+0xe>
 8008250:	bd10      	pop	{r4, pc}

08008252 <quorem>:
 8008252:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008256:	6903      	ldr	r3, [r0, #16]
 8008258:	690c      	ldr	r4, [r1, #16]
 800825a:	42a3      	cmp	r3, r4
 800825c:	4607      	mov	r7, r0
 800825e:	db7e      	blt.n	800835e <quorem+0x10c>
 8008260:	3c01      	subs	r4, #1
 8008262:	f101 0814 	add.w	r8, r1, #20
 8008266:	f100 0514 	add.w	r5, r0, #20
 800826a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800826e:	9301      	str	r3, [sp, #4]
 8008270:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008274:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008278:	3301      	adds	r3, #1
 800827a:	429a      	cmp	r2, r3
 800827c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008280:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008284:	fbb2 f6f3 	udiv	r6, r2, r3
 8008288:	d331      	bcc.n	80082ee <quorem+0x9c>
 800828a:	f04f 0e00 	mov.w	lr, #0
 800828e:	4640      	mov	r0, r8
 8008290:	46ac      	mov	ip, r5
 8008292:	46f2      	mov	sl, lr
 8008294:	f850 2b04 	ldr.w	r2, [r0], #4
 8008298:	b293      	uxth	r3, r2
 800829a:	fb06 e303 	mla	r3, r6, r3, lr
 800829e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80082a2:	0c1a      	lsrs	r2, r3, #16
 80082a4:	b29b      	uxth	r3, r3
 80082a6:	ebaa 0303 	sub.w	r3, sl, r3
 80082aa:	f8dc a000 	ldr.w	sl, [ip]
 80082ae:	fa13 f38a 	uxtah	r3, r3, sl
 80082b2:	fb06 220e 	mla	r2, r6, lr, r2
 80082b6:	9300      	str	r3, [sp, #0]
 80082b8:	9b00      	ldr	r3, [sp, #0]
 80082ba:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80082be:	b292      	uxth	r2, r2
 80082c0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80082c4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80082c8:	f8bd 3000 	ldrh.w	r3, [sp]
 80082cc:	4581      	cmp	r9, r0
 80082ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80082d2:	f84c 3b04 	str.w	r3, [ip], #4
 80082d6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80082da:	d2db      	bcs.n	8008294 <quorem+0x42>
 80082dc:	f855 300b 	ldr.w	r3, [r5, fp]
 80082e0:	b92b      	cbnz	r3, 80082ee <quorem+0x9c>
 80082e2:	9b01      	ldr	r3, [sp, #4]
 80082e4:	3b04      	subs	r3, #4
 80082e6:	429d      	cmp	r5, r3
 80082e8:	461a      	mov	r2, r3
 80082ea:	d32c      	bcc.n	8008346 <quorem+0xf4>
 80082ec:	613c      	str	r4, [r7, #16]
 80082ee:	4638      	mov	r0, r7
 80082f0:	f001 f9a8 	bl	8009644 <__mcmp>
 80082f4:	2800      	cmp	r0, #0
 80082f6:	db22      	blt.n	800833e <quorem+0xec>
 80082f8:	3601      	adds	r6, #1
 80082fa:	4629      	mov	r1, r5
 80082fc:	2000      	movs	r0, #0
 80082fe:	f858 2b04 	ldr.w	r2, [r8], #4
 8008302:	f8d1 c000 	ldr.w	ip, [r1]
 8008306:	b293      	uxth	r3, r2
 8008308:	1ac3      	subs	r3, r0, r3
 800830a:	0c12      	lsrs	r2, r2, #16
 800830c:	fa13 f38c 	uxtah	r3, r3, ip
 8008310:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8008314:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008318:	b29b      	uxth	r3, r3
 800831a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800831e:	45c1      	cmp	r9, r8
 8008320:	f841 3b04 	str.w	r3, [r1], #4
 8008324:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008328:	d2e9      	bcs.n	80082fe <quorem+0xac>
 800832a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800832e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008332:	b922      	cbnz	r2, 800833e <quorem+0xec>
 8008334:	3b04      	subs	r3, #4
 8008336:	429d      	cmp	r5, r3
 8008338:	461a      	mov	r2, r3
 800833a:	d30a      	bcc.n	8008352 <quorem+0x100>
 800833c:	613c      	str	r4, [r7, #16]
 800833e:	4630      	mov	r0, r6
 8008340:	b003      	add	sp, #12
 8008342:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008346:	6812      	ldr	r2, [r2, #0]
 8008348:	3b04      	subs	r3, #4
 800834a:	2a00      	cmp	r2, #0
 800834c:	d1ce      	bne.n	80082ec <quorem+0x9a>
 800834e:	3c01      	subs	r4, #1
 8008350:	e7c9      	b.n	80082e6 <quorem+0x94>
 8008352:	6812      	ldr	r2, [r2, #0]
 8008354:	3b04      	subs	r3, #4
 8008356:	2a00      	cmp	r2, #0
 8008358:	d1f0      	bne.n	800833c <quorem+0xea>
 800835a:	3c01      	subs	r4, #1
 800835c:	e7eb      	b.n	8008336 <quorem+0xe4>
 800835e:	2000      	movs	r0, #0
 8008360:	e7ee      	b.n	8008340 <quorem+0xee>
 8008362:	0000      	movs	r0, r0
 8008364:	0000      	movs	r0, r0
	...

08008368 <_dtoa_r>:
 8008368:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800836c:	ed2d 8b04 	vpush	{d8-d9}
 8008370:	69c5      	ldr	r5, [r0, #28]
 8008372:	b093      	sub	sp, #76	; 0x4c
 8008374:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008378:	ec57 6b10 	vmov	r6, r7, d0
 800837c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008380:	9107      	str	r1, [sp, #28]
 8008382:	4604      	mov	r4, r0
 8008384:	920a      	str	r2, [sp, #40]	; 0x28
 8008386:	930d      	str	r3, [sp, #52]	; 0x34
 8008388:	b975      	cbnz	r5, 80083a8 <_dtoa_r+0x40>
 800838a:	2010      	movs	r0, #16
 800838c:	f000 fe2a 	bl	8008fe4 <malloc>
 8008390:	4602      	mov	r2, r0
 8008392:	61e0      	str	r0, [r4, #28]
 8008394:	b920      	cbnz	r0, 80083a0 <_dtoa_r+0x38>
 8008396:	4bae      	ldr	r3, [pc, #696]	; (8008650 <_dtoa_r+0x2e8>)
 8008398:	21ef      	movs	r1, #239	; 0xef
 800839a:	48ae      	ldr	r0, [pc, #696]	; (8008654 <_dtoa_r+0x2ec>)
 800839c:	f002 fad8 	bl	800a950 <__assert_func>
 80083a0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80083a4:	6005      	str	r5, [r0, #0]
 80083a6:	60c5      	str	r5, [r0, #12]
 80083a8:	69e3      	ldr	r3, [r4, #28]
 80083aa:	6819      	ldr	r1, [r3, #0]
 80083ac:	b151      	cbz	r1, 80083c4 <_dtoa_r+0x5c>
 80083ae:	685a      	ldr	r2, [r3, #4]
 80083b0:	604a      	str	r2, [r1, #4]
 80083b2:	2301      	movs	r3, #1
 80083b4:	4093      	lsls	r3, r2
 80083b6:	608b      	str	r3, [r1, #8]
 80083b8:	4620      	mov	r0, r4
 80083ba:	f000 ff07 	bl	80091cc <_Bfree>
 80083be:	69e3      	ldr	r3, [r4, #28]
 80083c0:	2200      	movs	r2, #0
 80083c2:	601a      	str	r2, [r3, #0]
 80083c4:	1e3b      	subs	r3, r7, #0
 80083c6:	bfbb      	ittet	lt
 80083c8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80083cc:	9303      	strlt	r3, [sp, #12]
 80083ce:	2300      	movge	r3, #0
 80083d0:	2201      	movlt	r2, #1
 80083d2:	bfac      	ite	ge
 80083d4:	f8c8 3000 	strge.w	r3, [r8]
 80083d8:	f8c8 2000 	strlt.w	r2, [r8]
 80083dc:	4b9e      	ldr	r3, [pc, #632]	; (8008658 <_dtoa_r+0x2f0>)
 80083de:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80083e2:	ea33 0308 	bics.w	r3, r3, r8
 80083e6:	d11b      	bne.n	8008420 <_dtoa_r+0xb8>
 80083e8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80083ea:	f242 730f 	movw	r3, #9999	; 0x270f
 80083ee:	6013      	str	r3, [r2, #0]
 80083f0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80083f4:	4333      	orrs	r3, r6
 80083f6:	f000 8593 	beq.w	8008f20 <_dtoa_r+0xbb8>
 80083fa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80083fc:	b963      	cbnz	r3, 8008418 <_dtoa_r+0xb0>
 80083fe:	4b97      	ldr	r3, [pc, #604]	; (800865c <_dtoa_r+0x2f4>)
 8008400:	e027      	b.n	8008452 <_dtoa_r+0xea>
 8008402:	4b97      	ldr	r3, [pc, #604]	; (8008660 <_dtoa_r+0x2f8>)
 8008404:	9300      	str	r3, [sp, #0]
 8008406:	3308      	adds	r3, #8
 8008408:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800840a:	6013      	str	r3, [r2, #0]
 800840c:	9800      	ldr	r0, [sp, #0]
 800840e:	b013      	add	sp, #76	; 0x4c
 8008410:	ecbd 8b04 	vpop	{d8-d9}
 8008414:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008418:	4b90      	ldr	r3, [pc, #576]	; (800865c <_dtoa_r+0x2f4>)
 800841a:	9300      	str	r3, [sp, #0]
 800841c:	3303      	adds	r3, #3
 800841e:	e7f3      	b.n	8008408 <_dtoa_r+0xa0>
 8008420:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008424:	2200      	movs	r2, #0
 8008426:	ec51 0b17 	vmov	r0, r1, d7
 800842a:	eeb0 8a47 	vmov.f32	s16, s14
 800842e:	eef0 8a67 	vmov.f32	s17, s15
 8008432:	2300      	movs	r3, #0
 8008434:	f7f8 fb48 	bl	8000ac8 <__aeabi_dcmpeq>
 8008438:	4681      	mov	r9, r0
 800843a:	b160      	cbz	r0, 8008456 <_dtoa_r+0xee>
 800843c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800843e:	2301      	movs	r3, #1
 8008440:	6013      	str	r3, [r2, #0]
 8008442:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008444:	2b00      	cmp	r3, #0
 8008446:	f000 8568 	beq.w	8008f1a <_dtoa_r+0xbb2>
 800844a:	4b86      	ldr	r3, [pc, #536]	; (8008664 <_dtoa_r+0x2fc>)
 800844c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800844e:	6013      	str	r3, [r2, #0]
 8008450:	3b01      	subs	r3, #1
 8008452:	9300      	str	r3, [sp, #0]
 8008454:	e7da      	b.n	800840c <_dtoa_r+0xa4>
 8008456:	aa10      	add	r2, sp, #64	; 0x40
 8008458:	a911      	add	r1, sp, #68	; 0x44
 800845a:	4620      	mov	r0, r4
 800845c:	eeb0 0a48 	vmov.f32	s0, s16
 8008460:	eef0 0a68 	vmov.f32	s1, s17
 8008464:	f001 f994 	bl	8009790 <__d2b>
 8008468:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800846c:	4682      	mov	sl, r0
 800846e:	2d00      	cmp	r5, #0
 8008470:	d07f      	beq.n	8008572 <_dtoa_r+0x20a>
 8008472:	ee18 3a90 	vmov	r3, s17
 8008476:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800847a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800847e:	ec51 0b18 	vmov	r0, r1, d8
 8008482:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008486:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800848a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800848e:	4619      	mov	r1, r3
 8008490:	2200      	movs	r2, #0
 8008492:	4b75      	ldr	r3, [pc, #468]	; (8008668 <_dtoa_r+0x300>)
 8008494:	f7f7 fef8 	bl	8000288 <__aeabi_dsub>
 8008498:	a367      	add	r3, pc, #412	; (adr r3, 8008638 <_dtoa_r+0x2d0>)
 800849a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800849e:	f7f8 f8ab 	bl	80005f8 <__aeabi_dmul>
 80084a2:	a367      	add	r3, pc, #412	; (adr r3, 8008640 <_dtoa_r+0x2d8>)
 80084a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084a8:	f7f7 fef0 	bl	800028c <__adddf3>
 80084ac:	4606      	mov	r6, r0
 80084ae:	4628      	mov	r0, r5
 80084b0:	460f      	mov	r7, r1
 80084b2:	f7f8 f837 	bl	8000524 <__aeabi_i2d>
 80084b6:	a364      	add	r3, pc, #400	; (adr r3, 8008648 <_dtoa_r+0x2e0>)
 80084b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084bc:	f7f8 f89c 	bl	80005f8 <__aeabi_dmul>
 80084c0:	4602      	mov	r2, r0
 80084c2:	460b      	mov	r3, r1
 80084c4:	4630      	mov	r0, r6
 80084c6:	4639      	mov	r1, r7
 80084c8:	f7f7 fee0 	bl	800028c <__adddf3>
 80084cc:	4606      	mov	r6, r0
 80084ce:	460f      	mov	r7, r1
 80084d0:	f7f8 fb42 	bl	8000b58 <__aeabi_d2iz>
 80084d4:	2200      	movs	r2, #0
 80084d6:	4683      	mov	fp, r0
 80084d8:	2300      	movs	r3, #0
 80084da:	4630      	mov	r0, r6
 80084dc:	4639      	mov	r1, r7
 80084de:	f7f8 fafd 	bl	8000adc <__aeabi_dcmplt>
 80084e2:	b148      	cbz	r0, 80084f8 <_dtoa_r+0x190>
 80084e4:	4658      	mov	r0, fp
 80084e6:	f7f8 f81d 	bl	8000524 <__aeabi_i2d>
 80084ea:	4632      	mov	r2, r6
 80084ec:	463b      	mov	r3, r7
 80084ee:	f7f8 faeb 	bl	8000ac8 <__aeabi_dcmpeq>
 80084f2:	b908      	cbnz	r0, 80084f8 <_dtoa_r+0x190>
 80084f4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80084f8:	f1bb 0f16 	cmp.w	fp, #22
 80084fc:	d857      	bhi.n	80085ae <_dtoa_r+0x246>
 80084fe:	4b5b      	ldr	r3, [pc, #364]	; (800866c <_dtoa_r+0x304>)
 8008500:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008504:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008508:	ec51 0b18 	vmov	r0, r1, d8
 800850c:	f7f8 fae6 	bl	8000adc <__aeabi_dcmplt>
 8008510:	2800      	cmp	r0, #0
 8008512:	d04e      	beq.n	80085b2 <_dtoa_r+0x24a>
 8008514:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008518:	2300      	movs	r3, #0
 800851a:	930c      	str	r3, [sp, #48]	; 0x30
 800851c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800851e:	1b5b      	subs	r3, r3, r5
 8008520:	1e5a      	subs	r2, r3, #1
 8008522:	bf45      	ittet	mi
 8008524:	f1c3 0301 	rsbmi	r3, r3, #1
 8008528:	9305      	strmi	r3, [sp, #20]
 800852a:	2300      	movpl	r3, #0
 800852c:	2300      	movmi	r3, #0
 800852e:	9206      	str	r2, [sp, #24]
 8008530:	bf54      	ite	pl
 8008532:	9305      	strpl	r3, [sp, #20]
 8008534:	9306      	strmi	r3, [sp, #24]
 8008536:	f1bb 0f00 	cmp.w	fp, #0
 800853a:	db3c      	blt.n	80085b6 <_dtoa_r+0x24e>
 800853c:	9b06      	ldr	r3, [sp, #24]
 800853e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8008542:	445b      	add	r3, fp
 8008544:	9306      	str	r3, [sp, #24]
 8008546:	2300      	movs	r3, #0
 8008548:	9308      	str	r3, [sp, #32]
 800854a:	9b07      	ldr	r3, [sp, #28]
 800854c:	2b09      	cmp	r3, #9
 800854e:	d868      	bhi.n	8008622 <_dtoa_r+0x2ba>
 8008550:	2b05      	cmp	r3, #5
 8008552:	bfc4      	itt	gt
 8008554:	3b04      	subgt	r3, #4
 8008556:	9307      	strgt	r3, [sp, #28]
 8008558:	9b07      	ldr	r3, [sp, #28]
 800855a:	f1a3 0302 	sub.w	r3, r3, #2
 800855e:	bfcc      	ite	gt
 8008560:	2500      	movgt	r5, #0
 8008562:	2501      	movle	r5, #1
 8008564:	2b03      	cmp	r3, #3
 8008566:	f200 8085 	bhi.w	8008674 <_dtoa_r+0x30c>
 800856a:	e8df f003 	tbb	[pc, r3]
 800856e:	3b2e      	.short	0x3b2e
 8008570:	5839      	.short	0x5839
 8008572:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008576:	441d      	add	r5, r3
 8008578:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800857c:	2b20      	cmp	r3, #32
 800857e:	bfc1      	itttt	gt
 8008580:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008584:	fa08 f803 	lslgt.w	r8, r8, r3
 8008588:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800858c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8008590:	bfd6      	itet	le
 8008592:	f1c3 0320 	rsble	r3, r3, #32
 8008596:	ea48 0003 	orrgt.w	r0, r8, r3
 800859a:	fa06 f003 	lslle.w	r0, r6, r3
 800859e:	f7f7 ffb1 	bl	8000504 <__aeabi_ui2d>
 80085a2:	2201      	movs	r2, #1
 80085a4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80085a8:	3d01      	subs	r5, #1
 80085aa:	920e      	str	r2, [sp, #56]	; 0x38
 80085ac:	e76f      	b.n	800848e <_dtoa_r+0x126>
 80085ae:	2301      	movs	r3, #1
 80085b0:	e7b3      	b.n	800851a <_dtoa_r+0x1b2>
 80085b2:	900c      	str	r0, [sp, #48]	; 0x30
 80085b4:	e7b2      	b.n	800851c <_dtoa_r+0x1b4>
 80085b6:	9b05      	ldr	r3, [sp, #20]
 80085b8:	eba3 030b 	sub.w	r3, r3, fp
 80085bc:	9305      	str	r3, [sp, #20]
 80085be:	f1cb 0300 	rsb	r3, fp, #0
 80085c2:	9308      	str	r3, [sp, #32]
 80085c4:	2300      	movs	r3, #0
 80085c6:	930b      	str	r3, [sp, #44]	; 0x2c
 80085c8:	e7bf      	b.n	800854a <_dtoa_r+0x1e2>
 80085ca:	2300      	movs	r3, #0
 80085cc:	9309      	str	r3, [sp, #36]	; 0x24
 80085ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	dc52      	bgt.n	800867a <_dtoa_r+0x312>
 80085d4:	2301      	movs	r3, #1
 80085d6:	9301      	str	r3, [sp, #4]
 80085d8:	9304      	str	r3, [sp, #16]
 80085da:	461a      	mov	r2, r3
 80085dc:	920a      	str	r2, [sp, #40]	; 0x28
 80085de:	e00b      	b.n	80085f8 <_dtoa_r+0x290>
 80085e0:	2301      	movs	r3, #1
 80085e2:	e7f3      	b.n	80085cc <_dtoa_r+0x264>
 80085e4:	2300      	movs	r3, #0
 80085e6:	9309      	str	r3, [sp, #36]	; 0x24
 80085e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80085ea:	445b      	add	r3, fp
 80085ec:	9301      	str	r3, [sp, #4]
 80085ee:	3301      	adds	r3, #1
 80085f0:	2b01      	cmp	r3, #1
 80085f2:	9304      	str	r3, [sp, #16]
 80085f4:	bfb8      	it	lt
 80085f6:	2301      	movlt	r3, #1
 80085f8:	69e0      	ldr	r0, [r4, #28]
 80085fa:	2100      	movs	r1, #0
 80085fc:	2204      	movs	r2, #4
 80085fe:	f102 0614 	add.w	r6, r2, #20
 8008602:	429e      	cmp	r6, r3
 8008604:	d93d      	bls.n	8008682 <_dtoa_r+0x31a>
 8008606:	6041      	str	r1, [r0, #4]
 8008608:	4620      	mov	r0, r4
 800860a:	f000 fd9f 	bl	800914c <_Balloc>
 800860e:	9000      	str	r0, [sp, #0]
 8008610:	2800      	cmp	r0, #0
 8008612:	d139      	bne.n	8008688 <_dtoa_r+0x320>
 8008614:	4b16      	ldr	r3, [pc, #88]	; (8008670 <_dtoa_r+0x308>)
 8008616:	4602      	mov	r2, r0
 8008618:	f240 11af 	movw	r1, #431	; 0x1af
 800861c:	e6bd      	b.n	800839a <_dtoa_r+0x32>
 800861e:	2301      	movs	r3, #1
 8008620:	e7e1      	b.n	80085e6 <_dtoa_r+0x27e>
 8008622:	2501      	movs	r5, #1
 8008624:	2300      	movs	r3, #0
 8008626:	9307      	str	r3, [sp, #28]
 8008628:	9509      	str	r5, [sp, #36]	; 0x24
 800862a:	f04f 33ff 	mov.w	r3, #4294967295
 800862e:	9301      	str	r3, [sp, #4]
 8008630:	9304      	str	r3, [sp, #16]
 8008632:	2200      	movs	r2, #0
 8008634:	2312      	movs	r3, #18
 8008636:	e7d1      	b.n	80085dc <_dtoa_r+0x274>
 8008638:	636f4361 	.word	0x636f4361
 800863c:	3fd287a7 	.word	0x3fd287a7
 8008640:	8b60c8b3 	.word	0x8b60c8b3
 8008644:	3fc68a28 	.word	0x3fc68a28
 8008648:	509f79fb 	.word	0x509f79fb
 800864c:	3fd34413 	.word	0x3fd34413
 8008650:	0800da35 	.word	0x0800da35
 8008654:	0800da4c 	.word	0x0800da4c
 8008658:	7ff00000 	.word	0x7ff00000
 800865c:	0800da31 	.word	0x0800da31
 8008660:	0800da28 	.word	0x0800da28
 8008664:	0800da05 	.word	0x0800da05
 8008668:	3ff80000 	.word	0x3ff80000
 800866c:	0800db38 	.word	0x0800db38
 8008670:	0800daa4 	.word	0x0800daa4
 8008674:	2301      	movs	r3, #1
 8008676:	9309      	str	r3, [sp, #36]	; 0x24
 8008678:	e7d7      	b.n	800862a <_dtoa_r+0x2c2>
 800867a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800867c:	9301      	str	r3, [sp, #4]
 800867e:	9304      	str	r3, [sp, #16]
 8008680:	e7ba      	b.n	80085f8 <_dtoa_r+0x290>
 8008682:	3101      	adds	r1, #1
 8008684:	0052      	lsls	r2, r2, #1
 8008686:	e7ba      	b.n	80085fe <_dtoa_r+0x296>
 8008688:	69e3      	ldr	r3, [r4, #28]
 800868a:	9a00      	ldr	r2, [sp, #0]
 800868c:	601a      	str	r2, [r3, #0]
 800868e:	9b04      	ldr	r3, [sp, #16]
 8008690:	2b0e      	cmp	r3, #14
 8008692:	f200 80a8 	bhi.w	80087e6 <_dtoa_r+0x47e>
 8008696:	2d00      	cmp	r5, #0
 8008698:	f000 80a5 	beq.w	80087e6 <_dtoa_r+0x47e>
 800869c:	f1bb 0f00 	cmp.w	fp, #0
 80086a0:	dd38      	ble.n	8008714 <_dtoa_r+0x3ac>
 80086a2:	4bc0      	ldr	r3, [pc, #768]	; (80089a4 <_dtoa_r+0x63c>)
 80086a4:	f00b 020f 	and.w	r2, fp, #15
 80086a8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80086ac:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80086b0:	e9d3 6700 	ldrd	r6, r7, [r3]
 80086b4:	ea4f 182b 	mov.w	r8, fp, asr #4
 80086b8:	d019      	beq.n	80086ee <_dtoa_r+0x386>
 80086ba:	4bbb      	ldr	r3, [pc, #748]	; (80089a8 <_dtoa_r+0x640>)
 80086bc:	ec51 0b18 	vmov	r0, r1, d8
 80086c0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80086c4:	f7f8 f8c2 	bl	800084c <__aeabi_ddiv>
 80086c8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80086cc:	f008 080f 	and.w	r8, r8, #15
 80086d0:	2503      	movs	r5, #3
 80086d2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 80089a8 <_dtoa_r+0x640>
 80086d6:	f1b8 0f00 	cmp.w	r8, #0
 80086da:	d10a      	bne.n	80086f2 <_dtoa_r+0x38a>
 80086dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80086e0:	4632      	mov	r2, r6
 80086e2:	463b      	mov	r3, r7
 80086e4:	f7f8 f8b2 	bl	800084c <__aeabi_ddiv>
 80086e8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80086ec:	e02b      	b.n	8008746 <_dtoa_r+0x3de>
 80086ee:	2502      	movs	r5, #2
 80086f0:	e7ef      	b.n	80086d2 <_dtoa_r+0x36a>
 80086f2:	f018 0f01 	tst.w	r8, #1
 80086f6:	d008      	beq.n	800870a <_dtoa_r+0x3a2>
 80086f8:	4630      	mov	r0, r6
 80086fa:	4639      	mov	r1, r7
 80086fc:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008700:	f7f7 ff7a 	bl	80005f8 <__aeabi_dmul>
 8008704:	3501      	adds	r5, #1
 8008706:	4606      	mov	r6, r0
 8008708:	460f      	mov	r7, r1
 800870a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800870e:	f109 0908 	add.w	r9, r9, #8
 8008712:	e7e0      	b.n	80086d6 <_dtoa_r+0x36e>
 8008714:	f000 809f 	beq.w	8008856 <_dtoa_r+0x4ee>
 8008718:	f1cb 0600 	rsb	r6, fp, #0
 800871c:	4ba1      	ldr	r3, [pc, #644]	; (80089a4 <_dtoa_r+0x63c>)
 800871e:	4fa2      	ldr	r7, [pc, #648]	; (80089a8 <_dtoa_r+0x640>)
 8008720:	f006 020f 	and.w	r2, r6, #15
 8008724:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008728:	e9d3 2300 	ldrd	r2, r3, [r3]
 800872c:	ec51 0b18 	vmov	r0, r1, d8
 8008730:	f7f7 ff62 	bl	80005f8 <__aeabi_dmul>
 8008734:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008738:	1136      	asrs	r6, r6, #4
 800873a:	2300      	movs	r3, #0
 800873c:	2502      	movs	r5, #2
 800873e:	2e00      	cmp	r6, #0
 8008740:	d17e      	bne.n	8008840 <_dtoa_r+0x4d8>
 8008742:	2b00      	cmp	r3, #0
 8008744:	d1d0      	bne.n	80086e8 <_dtoa_r+0x380>
 8008746:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008748:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800874c:	2b00      	cmp	r3, #0
 800874e:	f000 8084 	beq.w	800885a <_dtoa_r+0x4f2>
 8008752:	4b96      	ldr	r3, [pc, #600]	; (80089ac <_dtoa_r+0x644>)
 8008754:	2200      	movs	r2, #0
 8008756:	4640      	mov	r0, r8
 8008758:	4649      	mov	r1, r9
 800875a:	f7f8 f9bf 	bl	8000adc <__aeabi_dcmplt>
 800875e:	2800      	cmp	r0, #0
 8008760:	d07b      	beq.n	800885a <_dtoa_r+0x4f2>
 8008762:	9b04      	ldr	r3, [sp, #16]
 8008764:	2b00      	cmp	r3, #0
 8008766:	d078      	beq.n	800885a <_dtoa_r+0x4f2>
 8008768:	9b01      	ldr	r3, [sp, #4]
 800876a:	2b00      	cmp	r3, #0
 800876c:	dd39      	ble.n	80087e2 <_dtoa_r+0x47a>
 800876e:	4b90      	ldr	r3, [pc, #576]	; (80089b0 <_dtoa_r+0x648>)
 8008770:	2200      	movs	r2, #0
 8008772:	4640      	mov	r0, r8
 8008774:	4649      	mov	r1, r9
 8008776:	f7f7 ff3f 	bl	80005f8 <__aeabi_dmul>
 800877a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800877e:	9e01      	ldr	r6, [sp, #4]
 8008780:	f10b 37ff 	add.w	r7, fp, #4294967295
 8008784:	3501      	adds	r5, #1
 8008786:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800878a:	4628      	mov	r0, r5
 800878c:	f7f7 feca 	bl	8000524 <__aeabi_i2d>
 8008790:	4642      	mov	r2, r8
 8008792:	464b      	mov	r3, r9
 8008794:	f7f7 ff30 	bl	80005f8 <__aeabi_dmul>
 8008798:	4b86      	ldr	r3, [pc, #536]	; (80089b4 <_dtoa_r+0x64c>)
 800879a:	2200      	movs	r2, #0
 800879c:	f7f7 fd76 	bl	800028c <__adddf3>
 80087a0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80087a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80087a8:	9303      	str	r3, [sp, #12]
 80087aa:	2e00      	cmp	r6, #0
 80087ac:	d158      	bne.n	8008860 <_dtoa_r+0x4f8>
 80087ae:	4b82      	ldr	r3, [pc, #520]	; (80089b8 <_dtoa_r+0x650>)
 80087b0:	2200      	movs	r2, #0
 80087b2:	4640      	mov	r0, r8
 80087b4:	4649      	mov	r1, r9
 80087b6:	f7f7 fd67 	bl	8000288 <__aeabi_dsub>
 80087ba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80087be:	4680      	mov	r8, r0
 80087c0:	4689      	mov	r9, r1
 80087c2:	f7f8 f9a9 	bl	8000b18 <__aeabi_dcmpgt>
 80087c6:	2800      	cmp	r0, #0
 80087c8:	f040 8296 	bne.w	8008cf8 <_dtoa_r+0x990>
 80087cc:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80087d0:	4640      	mov	r0, r8
 80087d2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80087d6:	4649      	mov	r1, r9
 80087d8:	f7f8 f980 	bl	8000adc <__aeabi_dcmplt>
 80087dc:	2800      	cmp	r0, #0
 80087de:	f040 8289 	bne.w	8008cf4 <_dtoa_r+0x98c>
 80087e2:	ed8d 8b02 	vstr	d8, [sp, #8]
 80087e6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	f2c0 814e 	blt.w	8008a8a <_dtoa_r+0x722>
 80087ee:	f1bb 0f0e 	cmp.w	fp, #14
 80087f2:	f300 814a 	bgt.w	8008a8a <_dtoa_r+0x722>
 80087f6:	4b6b      	ldr	r3, [pc, #428]	; (80089a4 <_dtoa_r+0x63c>)
 80087f8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80087fc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008800:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008802:	2b00      	cmp	r3, #0
 8008804:	f280 80dc 	bge.w	80089c0 <_dtoa_r+0x658>
 8008808:	9b04      	ldr	r3, [sp, #16]
 800880a:	2b00      	cmp	r3, #0
 800880c:	f300 80d8 	bgt.w	80089c0 <_dtoa_r+0x658>
 8008810:	f040 826f 	bne.w	8008cf2 <_dtoa_r+0x98a>
 8008814:	4b68      	ldr	r3, [pc, #416]	; (80089b8 <_dtoa_r+0x650>)
 8008816:	2200      	movs	r2, #0
 8008818:	4640      	mov	r0, r8
 800881a:	4649      	mov	r1, r9
 800881c:	f7f7 feec 	bl	80005f8 <__aeabi_dmul>
 8008820:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008824:	f7f8 f96e 	bl	8000b04 <__aeabi_dcmpge>
 8008828:	9e04      	ldr	r6, [sp, #16]
 800882a:	4637      	mov	r7, r6
 800882c:	2800      	cmp	r0, #0
 800882e:	f040 8245 	bne.w	8008cbc <_dtoa_r+0x954>
 8008832:	9d00      	ldr	r5, [sp, #0]
 8008834:	2331      	movs	r3, #49	; 0x31
 8008836:	f805 3b01 	strb.w	r3, [r5], #1
 800883a:	f10b 0b01 	add.w	fp, fp, #1
 800883e:	e241      	b.n	8008cc4 <_dtoa_r+0x95c>
 8008840:	07f2      	lsls	r2, r6, #31
 8008842:	d505      	bpl.n	8008850 <_dtoa_r+0x4e8>
 8008844:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008848:	f7f7 fed6 	bl	80005f8 <__aeabi_dmul>
 800884c:	3501      	adds	r5, #1
 800884e:	2301      	movs	r3, #1
 8008850:	1076      	asrs	r6, r6, #1
 8008852:	3708      	adds	r7, #8
 8008854:	e773      	b.n	800873e <_dtoa_r+0x3d6>
 8008856:	2502      	movs	r5, #2
 8008858:	e775      	b.n	8008746 <_dtoa_r+0x3de>
 800885a:	9e04      	ldr	r6, [sp, #16]
 800885c:	465f      	mov	r7, fp
 800885e:	e792      	b.n	8008786 <_dtoa_r+0x41e>
 8008860:	9900      	ldr	r1, [sp, #0]
 8008862:	4b50      	ldr	r3, [pc, #320]	; (80089a4 <_dtoa_r+0x63c>)
 8008864:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008868:	4431      	add	r1, r6
 800886a:	9102      	str	r1, [sp, #8]
 800886c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800886e:	eeb0 9a47 	vmov.f32	s18, s14
 8008872:	eef0 9a67 	vmov.f32	s19, s15
 8008876:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800887a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800887e:	2900      	cmp	r1, #0
 8008880:	d044      	beq.n	800890c <_dtoa_r+0x5a4>
 8008882:	494e      	ldr	r1, [pc, #312]	; (80089bc <_dtoa_r+0x654>)
 8008884:	2000      	movs	r0, #0
 8008886:	f7f7 ffe1 	bl	800084c <__aeabi_ddiv>
 800888a:	ec53 2b19 	vmov	r2, r3, d9
 800888e:	f7f7 fcfb 	bl	8000288 <__aeabi_dsub>
 8008892:	9d00      	ldr	r5, [sp, #0]
 8008894:	ec41 0b19 	vmov	d9, r0, r1
 8008898:	4649      	mov	r1, r9
 800889a:	4640      	mov	r0, r8
 800889c:	f7f8 f95c 	bl	8000b58 <__aeabi_d2iz>
 80088a0:	4606      	mov	r6, r0
 80088a2:	f7f7 fe3f 	bl	8000524 <__aeabi_i2d>
 80088a6:	4602      	mov	r2, r0
 80088a8:	460b      	mov	r3, r1
 80088aa:	4640      	mov	r0, r8
 80088ac:	4649      	mov	r1, r9
 80088ae:	f7f7 fceb 	bl	8000288 <__aeabi_dsub>
 80088b2:	3630      	adds	r6, #48	; 0x30
 80088b4:	f805 6b01 	strb.w	r6, [r5], #1
 80088b8:	ec53 2b19 	vmov	r2, r3, d9
 80088bc:	4680      	mov	r8, r0
 80088be:	4689      	mov	r9, r1
 80088c0:	f7f8 f90c 	bl	8000adc <__aeabi_dcmplt>
 80088c4:	2800      	cmp	r0, #0
 80088c6:	d164      	bne.n	8008992 <_dtoa_r+0x62a>
 80088c8:	4642      	mov	r2, r8
 80088ca:	464b      	mov	r3, r9
 80088cc:	4937      	ldr	r1, [pc, #220]	; (80089ac <_dtoa_r+0x644>)
 80088ce:	2000      	movs	r0, #0
 80088d0:	f7f7 fcda 	bl	8000288 <__aeabi_dsub>
 80088d4:	ec53 2b19 	vmov	r2, r3, d9
 80088d8:	f7f8 f900 	bl	8000adc <__aeabi_dcmplt>
 80088dc:	2800      	cmp	r0, #0
 80088de:	f040 80b6 	bne.w	8008a4e <_dtoa_r+0x6e6>
 80088e2:	9b02      	ldr	r3, [sp, #8]
 80088e4:	429d      	cmp	r5, r3
 80088e6:	f43f af7c 	beq.w	80087e2 <_dtoa_r+0x47a>
 80088ea:	4b31      	ldr	r3, [pc, #196]	; (80089b0 <_dtoa_r+0x648>)
 80088ec:	ec51 0b19 	vmov	r0, r1, d9
 80088f0:	2200      	movs	r2, #0
 80088f2:	f7f7 fe81 	bl	80005f8 <__aeabi_dmul>
 80088f6:	4b2e      	ldr	r3, [pc, #184]	; (80089b0 <_dtoa_r+0x648>)
 80088f8:	ec41 0b19 	vmov	d9, r0, r1
 80088fc:	2200      	movs	r2, #0
 80088fe:	4640      	mov	r0, r8
 8008900:	4649      	mov	r1, r9
 8008902:	f7f7 fe79 	bl	80005f8 <__aeabi_dmul>
 8008906:	4680      	mov	r8, r0
 8008908:	4689      	mov	r9, r1
 800890a:	e7c5      	b.n	8008898 <_dtoa_r+0x530>
 800890c:	ec51 0b17 	vmov	r0, r1, d7
 8008910:	f7f7 fe72 	bl	80005f8 <__aeabi_dmul>
 8008914:	9b02      	ldr	r3, [sp, #8]
 8008916:	9d00      	ldr	r5, [sp, #0]
 8008918:	930f      	str	r3, [sp, #60]	; 0x3c
 800891a:	ec41 0b19 	vmov	d9, r0, r1
 800891e:	4649      	mov	r1, r9
 8008920:	4640      	mov	r0, r8
 8008922:	f7f8 f919 	bl	8000b58 <__aeabi_d2iz>
 8008926:	4606      	mov	r6, r0
 8008928:	f7f7 fdfc 	bl	8000524 <__aeabi_i2d>
 800892c:	3630      	adds	r6, #48	; 0x30
 800892e:	4602      	mov	r2, r0
 8008930:	460b      	mov	r3, r1
 8008932:	4640      	mov	r0, r8
 8008934:	4649      	mov	r1, r9
 8008936:	f7f7 fca7 	bl	8000288 <__aeabi_dsub>
 800893a:	f805 6b01 	strb.w	r6, [r5], #1
 800893e:	9b02      	ldr	r3, [sp, #8]
 8008940:	429d      	cmp	r5, r3
 8008942:	4680      	mov	r8, r0
 8008944:	4689      	mov	r9, r1
 8008946:	f04f 0200 	mov.w	r2, #0
 800894a:	d124      	bne.n	8008996 <_dtoa_r+0x62e>
 800894c:	4b1b      	ldr	r3, [pc, #108]	; (80089bc <_dtoa_r+0x654>)
 800894e:	ec51 0b19 	vmov	r0, r1, d9
 8008952:	f7f7 fc9b 	bl	800028c <__adddf3>
 8008956:	4602      	mov	r2, r0
 8008958:	460b      	mov	r3, r1
 800895a:	4640      	mov	r0, r8
 800895c:	4649      	mov	r1, r9
 800895e:	f7f8 f8db 	bl	8000b18 <__aeabi_dcmpgt>
 8008962:	2800      	cmp	r0, #0
 8008964:	d173      	bne.n	8008a4e <_dtoa_r+0x6e6>
 8008966:	ec53 2b19 	vmov	r2, r3, d9
 800896a:	4914      	ldr	r1, [pc, #80]	; (80089bc <_dtoa_r+0x654>)
 800896c:	2000      	movs	r0, #0
 800896e:	f7f7 fc8b 	bl	8000288 <__aeabi_dsub>
 8008972:	4602      	mov	r2, r0
 8008974:	460b      	mov	r3, r1
 8008976:	4640      	mov	r0, r8
 8008978:	4649      	mov	r1, r9
 800897a:	f7f8 f8af 	bl	8000adc <__aeabi_dcmplt>
 800897e:	2800      	cmp	r0, #0
 8008980:	f43f af2f 	beq.w	80087e2 <_dtoa_r+0x47a>
 8008984:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008986:	1e6b      	subs	r3, r5, #1
 8008988:	930f      	str	r3, [sp, #60]	; 0x3c
 800898a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800898e:	2b30      	cmp	r3, #48	; 0x30
 8008990:	d0f8      	beq.n	8008984 <_dtoa_r+0x61c>
 8008992:	46bb      	mov	fp, r7
 8008994:	e04a      	b.n	8008a2c <_dtoa_r+0x6c4>
 8008996:	4b06      	ldr	r3, [pc, #24]	; (80089b0 <_dtoa_r+0x648>)
 8008998:	f7f7 fe2e 	bl	80005f8 <__aeabi_dmul>
 800899c:	4680      	mov	r8, r0
 800899e:	4689      	mov	r9, r1
 80089a0:	e7bd      	b.n	800891e <_dtoa_r+0x5b6>
 80089a2:	bf00      	nop
 80089a4:	0800db38 	.word	0x0800db38
 80089a8:	0800db10 	.word	0x0800db10
 80089ac:	3ff00000 	.word	0x3ff00000
 80089b0:	40240000 	.word	0x40240000
 80089b4:	401c0000 	.word	0x401c0000
 80089b8:	40140000 	.word	0x40140000
 80089bc:	3fe00000 	.word	0x3fe00000
 80089c0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80089c4:	9d00      	ldr	r5, [sp, #0]
 80089c6:	4642      	mov	r2, r8
 80089c8:	464b      	mov	r3, r9
 80089ca:	4630      	mov	r0, r6
 80089cc:	4639      	mov	r1, r7
 80089ce:	f7f7 ff3d 	bl	800084c <__aeabi_ddiv>
 80089d2:	f7f8 f8c1 	bl	8000b58 <__aeabi_d2iz>
 80089d6:	9001      	str	r0, [sp, #4]
 80089d8:	f7f7 fda4 	bl	8000524 <__aeabi_i2d>
 80089dc:	4642      	mov	r2, r8
 80089de:	464b      	mov	r3, r9
 80089e0:	f7f7 fe0a 	bl	80005f8 <__aeabi_dmul>
 80089e4:	4602      	mov	r2, r0
 80089e6:	460b      	mov	r3, r1
 80089e8:	4630      	mov	r0, r6
 80089ea:	4639      	mov	r1, r7
 80089ec:	f7f7 fc4c 	bl	8000288 <__aeabi_dsub>
 80089f0:	9e01      	ldr	r6, [sp, #4]
 80089f2:	9f04      	ldr	r7, [sp, #16]
 80089f4:	3630      	adds	r6, #48	; 0x30
 80089f6:	f805 6b01 	strb.w	r6, [r5], #1
 80089fa:	9e00      	ldr	r6, [sp, #0]
 80089fc:	1bae      	subs	r6, r5, r6
 80089fe:	42b7      	cmp	r7, r6
 8008a00:	4602      	mov	r2, r0
 8008a02:	460b      	mov	r3, r1
 8008a04:	d134      	bne.n	8008a70 <_dtoa_r+0x708>
 8008a06:	f7f7 fc41 	bl	800028c <__adddf3>
 8008a0a:	4642      	mov	r2, r8
 8008a0c:	464b      	mov	r3, r9
 8008a0e:	4606      	mov	r6, r0
 8008a10:	460f      	mov	r7, r1
 8008a12:	f7f8 f881 	bl	8000b18 <__aeabi_dcmpgt>
 8008a16:	b9c8      	cbnz	r0, 8008a4c <_dtoa_r+0x6e4>
 8008a18:	4642      	mov	r2, r8
 8008a1a:	464b      	mov	r3, r9
 8008a1c:	4630      	mov	r0, r6
 8008a1e:	4639      	mov	r1, r7
 8008a20:	f7f8 f852 	bl	8000ac8 <__aeabi_dcmpeq>
 8008a24:	b110      	cbz	r0, 8008a2c <_dtoa_r+0x6c4>
 8008a26:	9b01      	ldr	r3, [sp, #4]
 8008a28:	07db      	lsls	r3, r3, #31
 8008a2a:	d40f      	bmi.n	8008a4c <_dtoa_r+0x6e4>
 8008a2c:	4651      	mov	r1, sl
 8008a2e:	4620      	mov	r0, r4
 8008a30:	f000 fbcc 	bl	80091cc <_Bfree>
 8008a34:	2300      	movs	r3, #0
 8008a36:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008a38:	702b      	strb	r3, [r5, #0]
 8008a3a:	f10b 0301 	add.w	r3, fp, #1
 8008a3e:	6013      	str	r3, [r2, #0]
 8008a40:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	f43f ace2 	beq.w	800840c <_dtoa_r+0xa4>
 8008a48:	601d      	str	r5, [r3, #0]
 8008a4a:	e4df      	b.n	800840c <_dtoa_r+0xa4>
 8008a4c:	465f      	mov	r7, fp
 8008a4e:	462b      	mov	r3, r5
 8008a50:	461d      	mov	r5, r3
 8008a52:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008a56:	2a39      	cmp	r2, #57	; 0x39
 8008a58:	d106      	bne.n	8008a68 <_dtoa_r+0x700>
 8008a5a:	9a00      	ldr	r2, [sp, #0]
 8008a5c:	429a      	cmp	r2, r3
 8008a5e:	d1f7      	bne.n	8008a50 <_dtoa_r+0x6e8>
 8008a60:	9900      	ldr	r1, [sp, #0]
 8008a62:	2230      	movs	r2, #48	; 0x30
 8008a64:	3701      	adds	r7, #1
 8008a66:	700a      	strb	r2, [r1, #0]
 8008a68:	781a      	ldrb	r2, [r3, #0]
 8008a6a:	3201      	adds	r2, #1
 8008a6c:	701a      	strb	r2, [r3, #0]
 8008a6e:	e790      	b.n	8008992 <_dtoa_r+0x62a>
 8008a70:	4ba3      	ldr	r3, [pc, #652]	; (8008d00 <_dtoa_r+0x998>)
 8008a72:	2200      	movs	r2, #0
 8008a74:	f7f7 fdc0 	bl	80005f8 <__aeabi_dmul>
 8008a78:	2200      	movs	r2, #0
 8008a7a:	2300      	movs	r3, #0
 8008a7c:	4606      	mov	r6, r0
 8008a7e:	460f      	mov	r7, r1
 8008a80:	f7f8 f822 	bl	8000ac8 <__aeabi_dcmpeq>
 8008a84:	2800      	cmp	r0, #0
 8008a86:	d09e      	beq.n	80089c6 <_dtoa_r+0x65e>
 8008a88:	e7d0      	b.n	8008a2c <_dtoa_r+0x6c4>
 8008a8a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008a8c:	2a00      	cmp	r2, #0
 8008a8e:	f000 80ca 	beq.w	8008c26 <_dtoa_r+0x8be>
 8008a92:	9a07      	ldr	r2, [sp, #28]
 8008a94:	2a01      	cmp	r2, #1
 8008a96:	f300 80ad 	bgt.w	8008bf4 <_dtoa_r+0x88c>
 8008a9a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008a9c:	2a00      	cmp	r2, #0
 8008a9e:	f000 80a5 	beq.w	8008bec <_dtoa_r+0x884>
 8008aa2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008aa6:	9e08      	ldr	r6, [sp, #32]
 8008aa8:	9d05      	ldr	r5, [sp, #20]
 8008aaa:	9a05      	ldr	r2, [sp, #20]
 8008aac:	441a      	add	r2, r3
 8008aae:	9205      	str	r2, [sp, #20]
 8008ab0:	9a06      	ldr	r2, [sp, #24]
 8008ab2:	2101      	movs	r1, #1
 8008ab4:	441a      	add	r2, r3
 8008ab6:	4620      	mov	r0, r4
 8008ab8:	9206      	str	r2, [sp, #24]
 8008aba:	f000 fc3d 	bl	8009338 <__i2b>
 8008abe:	4607      	mov	r7, r0
 8008ac0:	b165      	cbz	r5, 8008adc <_dtoa_r+0x774>
 8008ac2:	9b06      	ldr	r3, [sp, #24]
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	dd09      	ble.n	8008adc <_dtoa_r+0x774>
 8008ac8:	42ab      	cmp	r3, r5
 8008aca:	9a05      	ldr	r2, [sp, #20]
 8008acc:	bfa8      	it	ge
 8008ace:	462b      	movge	r3, r5
 8008ad0:	1ad2      	subs	r2, r2, r3
 8008ad2:	9205      	str	r2, [sp, #20]
 8008ad4:	9a06      	ldr	r2, [sp, #24]
 8008ad6:	1aed      	subs	r5, r5, r3
 8008ad8:	1ad3      	subs	r3, r2, r3
 8008ada:	9306      	str	r3, [sp, #24]
 8008adc:	9b08      	ldr	r3, [sp, #32]
 8008ade:	b1f3      	cbz	r3, 8008b1e <_dtoa_r+0x7b6>
 8008ae0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	f000 80a3 	beq.w	8008c2e <_dtoa_r+0x8c6>
 8008ae8:	2e00      	cmp	r6, #0
 8008aea:	dd10      	ble.n	8008b0e <_dtoa_r+0x7a6>
 8008aec:	4639      	mov	r1, r7
 8008aee:	4632      	mov	r2, r6
 8008af0:	4620      	mov	r0, r4
 8008af2:	f000 fce1 	bl	80094b8 <__pow5mult>
 8008af6:	4652      	mov	r2, sl
 8008af8:	4601      	mov	r1, r0
 8008afa:	4607      	mov	r7, r0
 8008afc:	4620      	mov	r0, r4
 8008afe:	f000 fc31 	bl	8009364 <__multiply>
 8008b02:	4651      	mov	r1, sl
 8008b04:	4680      	mov	r8, r0
 8008b06:	4620      	mov	r0, r4
 8008b08:	f000 fb60 	bl	80091cc <_Bfree>
 8008b0c:	46c2      	mov	sl, r8
 8008b0e:	9b08      	ldr	r3, [sp, #32]
 8008b10:	1b9a      	subs	r2, r3, r6
 8008b12:	d004      	beq.n	8008b1e <_dtoa_r+0x7b6>
 8008b14:	4651      	mov	r1, sl
 8008b16:	4620      	mov	r0, r4
 8008b18:	f000 fcce 	bl	80094b8 <__pow5mult>
 8008b1c:	4682      	mov	sl, r0
 8008b1e:	2101      	movs	r1, #1
 8008b20:	4620      	mov	r0, r4
 8008b22:	f000 fc09 	bl	8009338 <__i2b>
 8008b26:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	4606      	mov	r6, r0
 8008b2c:	f340 8081 	ble.w	8008c32 <_dtoa_r+0x8ca>
 8008b30:	461a      	mov	r2, r3
 8008b32:	4601      	mov	r1, r0
 8008b34:	4620      	mov	r0, r4
 8008b36:	f000 fcbf 	bl	80094b8 <__pow5mult>
 8008b3a:	9b07      	ldr	r3, [sp, #28]
 8008b3c:	2b01      	cmp	r3, #1
 8008b3e:	4606      	mov	r6, r0
 8008b40:	dd7a      	ble.n	8008c38 <_dtoa_r+0x8d0>
 8008b42:	f04f 0800 	mov.w	r8, #0
 8008b46:	6933      	ldr	r3, [r6, #16]
 8008b48:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008b4c:	6918      	ldr	r0, [r3, #16]
 8008b4e:	f000 fba5 	bl	800929c <__hi0bits>
 8008b52:	f1c0 0020 	rsb	r0, r0, #32
 8008b56:	9b06      	ldr	r3, [sp, #24]
 8008b58:	4418      	add	r0, r3
 8008b5a:	f010 001f 	ands.w	r0, r0, #31
 8008b5e:	f000 8094 	beq.w	8008c8a <_dtoa_r+0x922>
 8008b62:	f1c0 0320 	rsb	r3, r0, #32
 8008b66:	2b04      	cmp	r3, #4
 8008b68:	f340 8085 	ble.w	8008c76 <_dtoa_r+0x90e>
 8008b6c:	9b05      	ldr	r3, [sp, #20]
 8008b6e:	f1c0 001c 	rsb	r0, r0, #28
 8008b72:	4403      	add	r3, r0
 8008b74:	9305      	str	r3, [sp, #20]
 8008b76:	9b06      	ldr	r3, [sp, #24]
 8008b78:	4403      	add	r3, r0
 8008b7a:	4405      	add	r5, r0
 8008b7c:	9306      	str	r3, [sp, #24]
 8008b7e:	9b05      	ldr	r3, [sp, #20]
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	dd05      	ble.n	8008b90 <_dtoa_r+0x828>
 8008b84:	4651      	mov	r1, sl
 8008b86:	461a      	mov	r2, r3
 8008b88:	4620      	mov	r0, r4
 8008b8a:	f000 fcef 	bl	800956c <__lshift>
 8008b8e:	4682      	mov	sl, r0
 8008b90:	9b06      	ldr	r3, [sp, #24]
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	dd05      	ble.n	8008ba2 <_dtoa_r+0x83a>
 8008b96:	4631      	mov	r1, r6
 8008b98:	461a      	mov	r2, r3
 8008b9a:	4620      	mov	r0, r4
 8008b9c:	f000 fce6 	bl	800956c <__lshift>
 8008ba0:	4606      	mov	r6, r0
 8008ba2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d072      	beq.n	8008c8e <_dtoa_r+0x926>
 8008ba8:	4631      	mov	r1, r6
 8008baa:	4650      	mov	r0, sl
 8008bac:	f000 fd4a 	bl	8009644 <__mcmp>
 8008bb0:	2800      	cmp	r0, #0
 8008bb2:	da6c      	bge.n	8008c8e <_dtoa_r+0x926>
 8008bb4:	2300      	movs	r3, #0
 8008bb6:	4651      	mov	r1, sl
 8008bb8:	220a      	movs	r2, #10
 8008bba:	4620      	mov	r0, r4
 8008bbc:	f000 fb28 	bl	8009210 <__multadd>
 8008bc0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008bc2:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008bc6:	4682      	mov	sl, r0
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	f000 81b0 	beq.w	8008f2e <_dtoa_r+0xbc6>
 8008bce:	2300      	movs	r3, #0
 8008bd0:	4639      	mov	r1, r7
 8008bd2:	220a      	movs	r2, #10
 8008bd4:	4620      	mov	r0, r4
 8008bd6:	f000 fb1b 	bl	8009210 <__multadd>
 8008bda:	9b01      	ldr	r3, [sp, #4]
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	4607      	mov	r7, r0
 8008be0:	f300 8096 	bgt.w	8008d10 <_dtoa_r+0x9a8>
 8008be4:	9b07      	ldr	r3, [sp, #28]
 8008be6:	2b02      	cmp	r3, #2
 8008be8:	dc59      	bgt.n	8008c9e <_dtoa_r+0x936>
 8008bea:	e091      	b.n	8008d10 <_dtoa_r+0x9a8>
 8008bec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008bee:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008bf2:	e758      	b.n	8008aa6 <_dtoa_r+0x73e>
 8008bf4:	9b04      	ldr	r3, [sp, #16]
 8008bf6:	1e5e      	subs	r6, r3, #1
 8008bf8:	9b08      	ldr	r3, [sp, #32]
 8008bfa:	42b3      	cmp	r3, r6
 8008bfc:	bfbf      	itttt	lt
 8008bfe:	9b08      	ldrlt	r3, [sp, #32]
 8008c00:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8008c02:	9608      	strlt	r6, [sp, #32]
 8008c04:	1af3      	sublt	r3, r6, r3
 8008c06:	bfb4      	ite	lt
 8008c08:	18d2      	addlt	r2, r2, r3
 8008c0a:	1b9e      	subge	r6, r3, r6
 8008c0c:	9b04      	ldr	r3, [sp, #16]
 8008c0e:	bfbc      	itt	lt
 8008c10:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8008c12:	2600      	movlt	r6, #0
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	bfb7      	itett	lt
 8008c18:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8008c1c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8008c20:	1a9d      	sublt	r5, r3, r2
 8008c22:	2300      	movlt	r3, #0
 8008c24:	e741      	b.n	8008aaa <_dtoa_r+0x742>
 8008c26:	9e08      	ldr	r6, [sp, #32]
 8008c28:	9d05      	ldr	r5, [sp, #20]
 8008c2a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008c2c:	e748      	b.n	8008ac0 <_dtoa_r+0x758>
 8008c2e:	9a08      	ldr	r2, [sp, #32]
 8008c30:	e770      	b.n	8008b14 <_dtoa_r+0x7ac>
 8008c32:	9b07      	ldr	r3, [sp, #28]
 8008c34:	2b01      	cmp	r3, #1
 8008c36:	dc19      	bgt.n	8008c6c <_dtoa_r+0x904>
 8008c38:	9b02      	ldr	r3, [sp, #8]
 8008c3a:	b9bb      	cbnz	r3, 8008c6c <_dtoa_r+0x904>
 8008c3c:	9b03      	ldr	r3, [sp, #12]
 8008c3e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008c42:	b99b      	cbnz	r3, 8008c6c <_dtoa_r+0x904>
 8008c44:	9b03      	ldr	r3, [sp, #12]
 8008c46:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008c4a:	0d1b      	lsrs	r3, r3, #20
 8008c4c:	051b      	lsls	r3, r3, #20
 8008c4e:	b183      	cbz	r3, 8008c72 <_dtoa_r+0x90a>
 8008c50:	9b05      	ldr	r3, [sp, #20]
 8008c52:	3301      	adds	r3, #1
 8008c54:	9305      	str	r3, [sp, #20]
 8008c56:	9b06      	ldr	r3, [sp, #24]
 8008c58:	3301      	adds	r3, #1
 8008c5a:	9306      	str	r3, [sp, #24]
 8008c5c:	f04f 0801 	mov.w	r8, #1
 8008c60:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	f47f af6f 	bne.w	8008b46 <_dtoa_r+0x7de>
 8008c68:	2001      	movs	r0, #1
 8008c6a:	e774      	b.n	8008b56 <_dtoa_r+0x7ee>
 8008c6c:	f04f 0800 	mov.w	r8, #0
 8008c70:	e7f6      	b.n	8008c60 <_dtoa_r+0x8f8>
 8008c72:	4698      	mov	r8, r3
 8008c74:	e7f4      	b.n	8008c60 <_dtoa_r+0x8f8>
 8008c76:	d082      	beq.n	8008b7e <_dtoa_r+0x816>
 8008c78:	9a05      	ldr	r2, [sp, #20]
 8008c7a:	331c      	adds	r3, #28
 8008c7c:	441a      	add	r2, r3
 8008c7e:	9205      	str	r2, [sp, #20]
 8008c80:	9a06      	ldr	r2, [sp, #24]
 8008c82:	441a      	add	r2, r3
 8008c84:	441d      	add	r5, r3
 8008c86:	9206      	str	r2, [sp, #24]
 8008c88:	e779      	b.n	8008b7e <_dtoa_r+0x816>
 8008c8a:	4603      	mov	r3, r0
 8008c8c:	e7f4      	b.n	8008c78 <_dtoa_r+0x910>
 8008c8e:	9b04      	ldr	r3, [sp, #16]
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	dc37      	bgt.n	8008d04 <_dtoa_r+0x99c>
 8008c94:	9b07      	ldr	r3, [sp, #28]
 8008c96:	2b02      	cmp	r3, #2
 8008c98:	dd34      	ble.n	8008d04 <_dtoa_r+0x99c>
 8008c9a:	9b04      	ldr	r3, [sp, #16]
 8008c9c:	9301      	str	r3, [sp, #4]
 8008c9e:	9b01      	ldr	r3, [sp, #4]
 8008ca0:	b963      	cbnz	r3, 8008cbc <_dtoa_r+0x954>
 8008ca2:	4631      	mov	r1, r6
 8008ca4:	2205      	movs	r2, #5
 8008ca6:	4620      	mov	r0, r4
 8008ca8:	f000 fab2 	bl	8009210 <__multadd>
 8008cac:	4601      	mov	r1, r0
 8008cae:	4606      	mov	r6, r0
 8008cb0:	4650      	mov	r0, sl
 8008cb2:	f000 fcc7 	bl	8009644 <__mcmp>
 8008cb6:	2800      	cmp	r0, #0
 8008cb8:	f73f adbb 	bgt.w	8008832 <_dtoa_r+0x4ca>
 8008cbc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008cbe:	9d00      	ldr	r5, [sp, #0]
 8008cc0:	ea6f 0b03 	mvn.w	fp, r3
 8008cc4:	f04f 0800 	mov.w	r8, #0
 8008cc8:	4631      	mov	r1, r6
 8008cca:	4620      	mov	r0, r4
 8008ccc:	f000 fa7e 	bl	80091cc <_Bfree>
 8008cd0:	2f00      	cmp	r7, #0
 8008cd2:	f43f aeab 	beq.w	8008a2c <_dtoa_r+0x6c4>
 8008cd6:	f1b8 0f00 	cmp.w	r8, #0
 8008cda:	d005      	beq.n	8008ce8 <_dtoa_r+0x980>
 8008cdc:	45b8      	cmp	r8, r7
 8008cde:	d003      	beq.n	8008ce8 <_dtoa_r+0x980>
 8008ce0:	4641      	mov	r1, r8
 8008ce2:	4620      	mov	r0, r4
 8008ce4:	f000 fa72 	bl	80091cc <_Bfree>
 8008ce8:	4639      	mov	r1, r7
 8008cea:	4620      	mov	r0, r4
 8008cec:	f000 fa6e 	bl	80091cc <_Bfree>
 8008cf0:	e69c      	b.n	8008a2c <_dtoa_r+0x6c4>
 8008cf2:	2600      	movs	r6, #0
 8008cf4:	4637      	mov	r7, r6
 8008cf6:	e7e1      	b.n	8008cbc <_dtoa_r+0x954>
 8008cf8:	46bb      	mov	fp, r7
 8008cfa:	4637      	mov	r7, r6
 8008cfc:	e599      	b.n	8008832 <_dtoa_r+0x4ca>
 8008cfe:	bf00      	nop
 8008d00:	40240000 	.word	0x40240000
 8008d04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	f000 80c8 	beq.w	8008e9c <_dtoa_r+0xb34>
 8008d0c:	9b04      	ldr	r3, [sp, #16]
 8008d0e:	9301      	str	r3, [sp, #4]
 8008d10:	2d00      	cmp	r5, #0
 8008d12:	dd05      	ble.n	8008d20 <_dtoa_r+0x9b8>
 8008d14:	4639      	mov	r1, r7
 8008d16:	462a      	mov	r2, r5
 8008d18:	4620      	mov	r0, r4
 8008d1a:	f000 fc27 	bl	800956c <__lshift>
 8008d1e:	4607      	mov	r7, r0
 8008d20:	f1b8 0f00 	cmp.w	r8, #0
 8008d24:	d05b      	beq.n	8008dde <_dtoa_r+0xa76>
 8008d26:	6879      	ldr	r1, [r7, #4]
 8008d28:	4620      	mov	r0, r4
 8008d2a:	f000 fa0f 	bl	800914c <_Balloc>
 8008d2e:	4605      	mov	r5, r0
 8008d30:	b928      	cbnz	r0, 8008d3e <_dtoa_r+0x9d6>
 8008d32:	4b83      	ldr	r3, [pc, #524]	; (8008f40 <_dtoa_r+0xbd8>)
 8008d34:	4602      	mov	r2, r0
 8008d36:	f240 21ef 	movw	r1, #751	; 0x2ef
 8008d3a:	f7ff bb2e 	b.w	800839a <_dtoa_r+0x32>
 8008d3e:	693a      	ldr	r2, [r7, #16]
 8008d40:	3202      	adds	r2, #2
 8008d42:	0092      	lsls	r2, r2, #2
 8008d44:	f107 010c 	add.w	r1, r7, #12
 8008d48:	300c      	adds	r0, #12
 8008d4a:	f7ff fa74 	bl	8008236 <memcpy>
 8008d4e:	2201      	movs	r2, #1
 8008d50:	4629      	mov	r1, r5
 8008d52:	4620      	mov	r0, r4
 8008d54:	f000 fc0a 	bl	800956c <__lshift>
 8008d58:	9b00      	ldr	r3, [sp, #0]
 8008d5a:	3301      	adds	r3, #1
 8008d5c:	9304      	str	r3, [sp, #16]
 8008d5e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008d62:	4413      	add	r3, r2
 8008d64:	9308      	str	r3, [sp, #32]
 8008d66:	9b02      	ldr	r3, [sp, #8]
 8008d68:	f003 0301 	and.w	r3, r3, #1
 8008d6c:	46b8      	mov	r8, r7
 8008d6e:	9306      	str	r3, [sp, #24]
 8008d70:	4607      	mov	r7, r0
 8008d72:	9b04      	ldr	r3, [sp, #16]
 8008d74:	4631      	mov	r1, r6
 8008d76:	3b01      	subs	r3, #1
 8008d78:	4650      	mov	r0, sl
 8008d7a:	9301      	str	r3, [sp, #4]
 8008d7c:	f7ff fa69 	bl	8008252 <quorem>
 8008d80:	4641      	mov	r1, r8
 8008d82:	9002      	str	r0, [sp, #8]
 8008d84:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008d88:	4650      	mov	r0, sl
 8008d8a:	f000 fc5b 	bl	8009644 <__mcmp>
 8008d8e:	463a      	mov	r2, r7
 8008d90:	9005      	str	r0, [sp, #20]
 8008d92:	4631      	mov	r1, r6
 8008d94:	4620      	mov	r0, r4
 8008d96:	f000 fc71 	bl	800967c <__mdiff>
 8008d9a:	68c2      	ldr	r2, [r0, #12]
 8008d9c:	4605      	mov	r5, r0
 8008d9e:	bb02      	cbnz	r2, 8008de2 <_dtoa_r+0xa7a>
 8008da0:	4601      	mov	r1, r0
 8008da2:	4650      	mov	r0, sl
 8008da4:	f000 fc4e 	bl	8009644 <__mcmp>
 8008da8:	4602      	mov	r2, r0
 8008daa:	4629      	mov	r1, r5
 8008dac:	4620      	mov	r0, r4
 8008dae:	9209      	str	r2, [sp, #36]	; 0x24
 8008db0:	f000 fa0c 	bl	80091cc <_Bfree>
 8008db4:	9b07      	ldr	r3, [sp, #28]
 8008db6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008db8:	9d04      	ldr	r5, [sp, #16]
 8008dba:	ea43 0102 	orr.w	r1, r3, r2
 8008dbe:	9b06      	ldr	r3, [sp, #24]
 8008dc0:	4319      	orrs	r1, r3
 8008dc2:	d110      	bne.n	8008de6 <_dtoa_r+0xa7e>
 8008dc4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008dc8:	d029      	beq.n	8008e1e <_dtoa_r+0xab6>
 8008dca:	9b05      	ldr	r3, [sp, #20]
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	dd02      	ble.n	8008dd6 <_dtoa_r+0xa6e>
 8008dd0:	9b02      	ldr	r3, [sp, #8]
 8008dd2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8008dd6:	9b01      	ldr	r3, [sp, #4]
 8008dd8:	f883 9000 	strb.w	r9, [r3]
 8008ddc:	e774      	b.n	8008cc8 <_dtoa_r+0x960>
 8008dde:	4638      	mov	r0, r7
 8008de0:	e7ba      	b.n	8008d58 <_dtoa_r+0x9f0>
 8008de2:	2201      	movs	r2, #1
 8008de4:	e7e1      	b.n	8008daa <_dtoa_r+0xa42>
 8008de6:	9b05      	ldr	r3, [sp, #20]
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	db04      	blt.n	8008df6 <_dtoa_r+0xa8e>
 8008dec:	9907      	ldr	r1, [sp, #28]
 8008dee:	430b      	orrs	r3, r1
 8008df0:	9906      	ldr	r1, [sp, #24]
 8008df2:	430b      	orrs	r3, r1
 8008df4:	d120      	bne.n	8008e38 <_dtoa_r+0xad0>
 8008df6:	2a00      	cmp	r2, #0
 8008df8:	dded      	ble.n	8008dd6 <_dtoa_r+0xa6e>
 8008dfa:	4651      	mov	r1, sl
 8008dfc:	2201      	movs	r2, #1
 8008dfe:	4620      	mov	r0, r4
 8008e00:	f000 fbb4 	bl	800956c <__lshift>
 8008e04:	4631      	mov	r1, r6
 8008e06:	4682      	mov	sl, r0
 8008e08:	f000 fc1c 	bl	8009644 <__mcmp>
 8008e0c:	2800      	cmp	r0, #0
 8008e0e:	dc03      	bgt.n	8008e18 <_dtoa_r+0xab0>
 8008e10:	d1e1      	bne.n	8008dd6 <_dtoa_r+0xa6e>
 8008e12:	f019 0f01 	tst.w	r9, #1
 8008e16:	d0de      	beq.n	8008dd6 <_dtoa_r+0xa6e>
 8008e18:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008e1c:	d1d8      	bne.n	8008dd0 <_dtoa_r+0xa68>
 8008e1e:	9a01      	ldr	r2, [sp, #4]
 8008e20:	2339      	movs	r3, #57	; 0x39
 8008e22:	7013      	strb	r3, [r2, #0]
 8008e24:	462b      	mov	r3, r5
 8008e26:	461d      	mov	r5, r3
 8008e28:	3b01      	subs	r3, #1
 8008e2a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008e2e:	2a39      	cmp	r2, #57	; 0x39
 8008e30:	d06c      	beq.n	8008f0c <_dtoa_r+0xba4>
 8008e32:	3201      	adds	r2, #1
 8008e34:	701a      	strb	r2, [r3, #0]
 8008e36:	e747      	b.n	8008cc8 <_dtoa_r+0x960>
 8008e38:	2a00      	cmp	r2, #0
 8008e3a:	dd07      	ble.n	8008e4c <_dtoa_r+0xae4>
 8008e3c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008e40:	d0ed      	beq.n	8008e1e <_dtoa_r+0xab6>
 8008e42:	9a01      	ldr	r2, [sp, #4]
 8008e44:	f109 0301 	add.w	r3, r9, #1
 8008e48:	7013      	strb	r3, [r2, #0]
 8008e4a:	e73d      	b.n	8008cc8 <_dtoa_r+0x960>
 8008e4c:	9b04      	ldr	r3, [sp, #16]
 8008e4e:	9a08      	ldr	r2, [sp, #32]
 8008e50:	f803 9c01 	strb.w	r9, [r3, #-1]
 8008e54:	4293      	cmp	r3, r2
 8008e56:	d043      	beq.n	8008ee0 <_dtoa_r+0xb78>
 8008e58:	4651      	mov	r1, sl
 8008e5a:	2300      	movs	r3, #0
 8008e5c:	220a      	movs	r2, #10
 8008e5e:	4620      	mov	r0, r4
 8008e60:	f000 f9d6 	bl	8009210 <__multadd>
 8008e64:	45b8      	cmp	r8, r7
 8008e66:	4682      	mov	sl, r0
 8008e68:	f04f 0300 	mov.w	r3, #0
 8008e6c:	f04f 020a 	mov.w	r2, #10
 8008e70:	4641      	mov	r1, r8
 8008e72:	4620      	mov	r0, r4
 8008e74:	d107      	bne.n	8008e86 <_dtoa_r+0xb1e>
 8008e76:	f000 f9cb 	bl	8009210 <__multadd>
 8008e7a:	4680      	mov	r8, r0
 8008e7c:	4607      	mov	r7, r0
 8008e7e:	9b04      	ldr	r3, [sp, #16]
 8008e80:	3301      	adds	r3, #1
 8008e82:	9304      	str	r3, [sp, #16]
 8008e84:	e775      	b.n	8008d72 <_dtoa_r+0xa0a>
 8008e86:	f000 f9c3 	bl	8009210 <__multadd>
 8008e8a:	4639      	mov	r1, r7
 8008e8c:	4680      	mov	r8, r0
 8008e8e:	2300      	movs	r3, #0
 8008e90:	220a      	movs	r2, #10
 8008e92:	4620      	mov	r0, r4
 8008e94:	f000 f9bc 	bl	8009210 <__multadd>
 8008e98:	4607      	mov	r7, r0
 8008e9a:	e7f0      	b.n	8008e7e <_dtoa_r+0xb16>
 8008e9c:	9b04      	ldr	r3, [sp, #16]
 8008e9e:	9301      	str	r3, [sp, #4]
 8008ea0:	9d00      	ldr	r5, [sp, #0]
 8008ea2:	4631      	mov	r1, r6
 8008ea4:	4650      	mov	r0, sl
 8008ea6:	f7ff f9d4 	bl	8008252 <quorem>
 8008eaa:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008eae:	9b00      	ldr	r3, [sp, #0]
 8008eb0:	f805 9b01 	strb.w	r9, [r5], #1
 8008eb4:	1aea      	subs	r2, r5, r3
 8008eb6:	9b01      	ldr	r3, [sp, #4]
 8008eb8:	4293      	cmp	r3, r2
 8008eba:	dd07      	ble.n	8008ecc <_dtoa_r+0xb64>
 8008ebc:	4651      	mov	r1, sl
 8008ebe:	2300      	movs	r3, #0
 8008ec0:	220a      	movs	r2, #10
 8008ec2:	4620      	mov	r0, r4
 8008ec4:	f000 f9a4 	bl	8009210 <__multadd>
 8008ec8:	4682      	mov	sl, r0
 8008eca:	e7ea      	b.n	8008ea2 <_dtoa_r+0xb3a>
 8008ecc:	9b01      	ldr	r3, [sp, #4]
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	bfc8      	it	gt
 8008ed2:	461d      	movgt	r5, r3
 8008ed4:	9b00      	ldr	r3, [sp, #0]
 8008ed6:	bfd8      	it	le
 8008ed8:	2501      	movle	r5, #1
 8008eda:	441d      	add	r5, r3
 8008edc:	f04f 0800 	mov.w	r8, #0
 8008ee0:	4651      	mov	r1, sl
 8008ee2:	2201      	movs	r2, #1
 8008ee4:	4620      	mov	r0, r4
 8008ee6:	f000 fb41 	bl	800956c <__lshift>
 8008eea:	4631      	mov	r1, r6
 8008eec:	4682      	mov	sl, r0
 8008eee:	f000 fba9 	bl	8009644 <__mcmp>
 8008ef2:	2800      	cmp	r0, #0
 8008ef4:	dc96      	bgt.n	8008e24 <_dtoa_r+0xabc>
 8008ef6:	d102      	bne.n	8008efe <_dtoa_r+0xb96>
 8008ef8:	f019 0f01 	tst.w	r9, #1
 8008efc:	d192      	bne.n	8008e24 <_dtoa_r+0xabc>
 8008efe:	462b      	mov	r3, r5
 8008f00:	461d      	mov	r5, r3
 8008f02:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008f06:	2a30      	cmp	r2, #48	; 0x30
 8008f08:	d0fa      	beq.n	8008f00 <_dtoa_r+0xb98>
 8008f0a:	e6dd      	b.n	8008cc8 <_dtoa_r+0x960>
 8008f0c:	9a00      	ldr	r2, [sp, #0]
 8008f0e:	429a      	cmp	r2, r3
 8008f10:	d189      	bne.n	8008e26 <_dtoa_r+0xabe>
 8008f12:	f10b 0b01 	add.w	fp, fp, #1
 8008f16:	2331      	movs	r3, #49	; 0x31
 8008f18:	e796      	b.n	8008e48 <_dtoa_r+0xae0>
 8008f1a:	4b0a      	ldr	r3, [pc, #40]	; (8008f44 <_dtoa_r+0xbdc>)
 8008f1c:	f7ff ba99 	b.w	8008452 <_dtoa_r+0xea>
 8008f20:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	f47f aa6d 	bne.w	8008402 <_dtoa_r+0x9a>
 8008f28:	4b07      	ldr	r3, [pc, #28]	; (8008f48 <_dtoa_r+0xbe0>)
 8008f2a:	f7ff ba92 	b.w	8008452 <_dtoa_r+0xea>
 8008f2e:	9b01      	ldr	r3, [sp, #4]
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	dcb5      	bgt.n	8008ea0 <_dtoa_r+0xb38>
 8008f34:	9b07      	ldr	r3, [sp, #28]
 8008f36:	2b02      	cmp	r3, #2
 8008f38:	f73f aeb1 	bgt.w	8008c9e <_dtoa_r+0x936>
 8008f3c:	e7b0      	b.n	8008ea0 <_dtoa_r+0xb38>
 8008f3e:	bf00      	nop
 8008f40:	0800daa4 	.word	0x0800daa4
 8008f44:	0800da04 	.word	0x0800da04
 8008f48:	0800da28 	.word	0x0800da28

08008f4c <_free_r>:
 8008f4c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008f4e:	2900      	cmp	r1, #0
 8008f50:	d044      	beq.n	8008fdc <_free_r+0x90>
 8008f52:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008f56:	9001      	str	r0, [sp, #4]
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	f1a1 0404 	sub.w	r4, r1, #4
 8008f5e:	bfb8      	it	lt
 8008f60:	18e4      	addlt	r4, r4, r3
 8008f62:	f000 f8e7 	bl	8009134 <__malloc_lock>
 8008f66:	4a1e      	ldr	r2, [pc, #120]	; (8008fe0 <_free_r+0x94>)
 8008f68:	9801      	ldr	r0, [sp, #4]
 8008f6a:	6813      	ldr	r3, [r2, #0]
 8008f6c:	b933      	cbnz	r3, 8008f7c <_free_r+0x30>
 8008f6e:	6063      	str	r3, [r4, #4]
 8008f70:	6014      	str	r4, [r2, #0]
 8008f72:	b003      	add	sp, #12
 8008f74:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008f78:	f000 b8e2 	b.w	8009140 <__malloc_unlock>
 8008f7c:	42a3      	cmp	r3, r4
 8008f7e:	d908      	bls.n	8008f92 <_free_r+0x46>
 8008f80:	6825      	ldr	r5, [r4, #0]
 8008f82:	1961      	adds	r1, r4, r5
 8008f84:	428b      	cmp	r3, r1
 8008f86:	bf01      	itttt	eq
 8008f88:	6819      	ldreq	r1, [r3, #0]
 8008f8a:	685b      	ldreq	r3, [r3, #4]
 8008f8c:	1949      	addeq	r1, r1, r5
 8008f8e:	6021      	streq	r1, [r4, #0]
 8008f90:	e7ed      	b.n	8008f6e <_free_r+0x22>
 8008f92:	461a      	mov	r2, r3
 8008f94:	685b      	ldr	r3, [r3, #4]
 8008f96:	b10b      	cbz	r3, 8008f9c <_free_r+0x50>
 8008f98:	42a3      	cmp	r3, r4
 8008f9a:	d9fa      	bls.n	8008f92 <_free_r+0x46>
 8008f9c:	6811      	ldr	r1, [r2, #0]
 8008f9e:	1855      	adds	r5, r2, r1
 8008fa0:	42a5      	cmp	r5, r4
 8008fa2:	d10b      	bne.n	8008fbc <_free_r+0x70>
 8008fa4:	6824      	ldr	r4, [r4, #0]
 8008fa6:	4421      	add	r1, r4
 8008fa8:	1854      	adds	r4, r2, r1
 8008faa:	42a3      	cmp	r3, r4
 8008fac:	6011      	str	r1, [r2, #0]
 8008fae:	d1e0      	bne.n	8008f72 <_free_r+0x26>
 8008fb0:	681c      	ldr	r4, [r3, #0]
 8008fb2:	685b      	ldr	r3, [r3, #4]
 8008fb4:	6053      	str	r3, [r2, #4]
 8008fb6:	440c      	add	r4, r1
 8008fb8:	6014      	str	r4, [r2, #0]
 8008fba:	e7da      	b.n	8008f72 <_free_r+0x26>
 8008fbc:	d902      	bls.n	8008fc4 <_free_r+0x78>
 8008fbe:	230c      	movs	r3, #12
 8008fc0:	6003      	str	r3, [r0, #0]
 8008fc2:	e7d6      	b.n	8008f72 <_free_r+0x26>
 8008fc4:	6825      	ldr	r5, [r4, #0]
 8008fc6:	1961      	adds	r1, r4, r5
 8008fc8:	428b      	cmp	r3, r1
 8008fca:	bf04      	itt	eq
 8008fcc:	6819      	ldreq	r1, [r3, #0]
 8008fce:	685b      	ldreq	r3, [r3, #4]
 8008fd0:	6063      	str	r3, [r4, #4]
 8008fd2:	bf04      	itt	eq
 8008fd4:	1949      	addeq	r1, r1, r5
 8008fd6:	6021      	streq	r1, [r4, #0]
 8008fd8:	6054      	str	r4, [r2, #4]
 8008fda:	e7ca      	b.n	8008f72 <_free_r+0x26>
 8008fdc:	b003      	add	sp, #12
 8008fde:	bd30      	pop	{r4, r5, pc}
 8008fe0:	2000a528 	.word	0x2000a528

08008fe4 <malloc>:
 8008fe4:	4b02      	ldr	r3, [pc, #8]	; (8008ff0 <malloc+0xc>)
 8008fe6:	4601      	mov	r1, r0
 8008fe8:	6818      	ldr	r0, [r3, #0]
 8008fea:	f000 b823 	b.w	8009034 <_malloc_r>
 8008fee:	bf00      	nop
 8008ff0:	2000006c 	.word	0x2000006c

08008ff4 <sbrk_aligned>:
 8008ff4:	b570      	push	{r4, r5, r6, lr}
 8008ff6:	4e0e      	ldr	r6, [pc, #56]	; (8009030 <sbrk_aligned+0x3c>)
 8008ff8:	460c      	mov	r4, r1
 8008ffa:	6831      	ldr	r1, [r6, #0]
 8008ffc:	4605      	mov	r5, r0
 8008ffe:	b911      	cbnz	r1, 8009006 <sbrk_aligned+0x12>
 8009000:	f001 fc96 	bl	800a930 <_sbrk_r>
 8009004:	6030      	str	r0, [r6, #0]
 8009006:	4621      	mov	r1, r4
 8009008:	4628      	mov	r0, r5
 800900a:	f001 fc91 	bl	800a930 <_sbrk_r>
 800900e:	1c43      	adds	r3, r0, #1
 8009010:	d00a      	beq.n	8009028 <sbrk_aligned+0x34>
 8009012:	1cc4      	adds	r4, r0, #3
 8009014:	f024 0403 	bic.w	r4, r4, #3
 8009018:	42a0      	cmp	r0, r4
 800901a:	d007      	beq.n	800902c <sbrk_aligned+0x38>
 800901c:	1a21      	subs	r1, r4, r0
 800901e:	4628      	mov	r0, r5
 8009020:	f001 fc86 	bl	800a930 <_sbrk_r>
 8009024:	3001      	adds	r0, #1
 8009026:	d101      	bne.n	800902c <sbrk_aligned+0x38>
 8009028:	f04f 34ff 	mov.w	r4, #4294967295
 800902c:	4620      	mov	r0, r4
 800902e:	bd70      	pop	{r4, r5, r6, pc}
 8009030:	2000a52c 	.word	0x2000a52c

08009034 <_malloc_r>:
 8009034:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009038:	1ccd      	adds	r5, r1, #3
 800903a:	f025 0503 	bic.w	r5, r5, #3
 800903e:	3508      	adds	r5, #8
 8009040:	2d0c      	cmp	r5, #12
 8009042:	bf38      	it	cc
 8009044:	250c      	movcc	r5, #12
 8009046:	2d00      	cmp	r5, #0
 8009048:	4607      	mov	r7, r0
 800904a:	db01      	blt.n	8009050 <_malloc_r+0x1c>
 800904c:	42a9      	cmp	r1, r5
 800904e:	d905      	bls.n	800905c <_malloc_r+0x28>
 8009050:	230c      	movs	r3, #12
 8009052:	603b      	str	r3, [r7, #0]
 8009054:	2600      	movs	r6, #0
 8009056:	4630      	mov	r0, r6
 8009058:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800905c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8009130 <_malloc_r+0xfc>
 8009060:	f000 f868 	bl	8009134 <__malloc_lock>
 8009064:	f8d8 3000 	ldr.w	r3, [r8]
 8009068:	461c      	mov	r4, r3
 800906a:	bb5c      	cbnz	r4, 80090c4 <_malloc_r+0x90>
 800906c:	4629      	mov	r1, r5
 800906e:	4638      	mov	r0, r7
 8009070:	f7ff ffc0 	bl	8008ff4 <sbrk_aligned>
 8009074:	1c43      	adds	r3, r0, #1
 8009076:	4604      	mov	r4, r0
 8009078:	d155      	bne.n	8009126 <_malloc_r+0xf2>
 800907a:	f8d8 4000 	ldr.w	r4, [r8]
 800907e:	4626      	mov	r6, r4
 8009080:	2e00      	cmp	r6, #0
 8009082:	d145      	bne.n	8009110 <_malloc_r+0xdc>
 8009084:	2c00      	cmp	r4, #0
 8009086:	d048      	beq.n	800911a <_malloc_r+0xe6>
 8009088:	6823      	ldr	r3, [r4, #0]
 800908a:	4631      	mov	r1, r6
 800908c:	4638      	mov	r0, r7
 800908e:	eb04 0903 	add.w	r9, r4, r3
 8009092:	f001 fc4d 	bl	800a930 <_sbrk_r>
 8009096:	4581      	cmp	r9, r0
 8009098:	d13f      	bne.n	800911a <_malloc_r+0xe6>
 800909a:	6821      	ldr	r1, [r4, #0]
 800909c:	1a6d      	subs	r5, r5, r1
 800909e:	4629      	mov	r1, r5
 80090a0:	4638      	mov	r0, r7
 80090a2:	f7ff ffa7 	bl	8008ff4 <sbrk_aligned>
 80090a6:	3001      	adds	r0, #1
 80090a8:	d037      	beq.n	800911a <_malloc_r+0xe6>
 80090aa:	6823      	ldr	r3, [r4, #0]
 80090ac:	442b      	add	r3, r5
 80090ae:	6023      	str	r3, [r4, #0]
 80090b0:	f8d8 3000 	ldr.w	r3, [r8]
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d038      	beq.n	800912a <_malloc_r+0xf6>
 80090b8:	685a      	ldr	r2, [r3, #4]
 80090ba:	42a2      	cmp	r2, r4
 80090bc:	d12b      	bne.n	8009116 <_malloc_r+0xe2>
 80090be:	2200      	movs	r2, #0
 80090c0:	605a      	str	r2, [r3, #4]
 80090c2:	e00f      	b.n	80090e4 <_malloc_r+0xb0>
 80090c4:	6822      	ldr	r2, [r4, #0]
 80090c6:	1b52      	subs	r2, r2, r5
 80090c8:	d41f      	bmi.n	800910a <_malloc_r+0xd6>
 80090ca:	2a0b      	cmp	r2, #11
 80090cc:	d917      	bls.n	80090fe <_malloc_r+0xca>
 80090ce:	1961      	adds	r1, r4, r5
 80090d0:	42a3      	cmp	r3, r4
 80090d2:	6025      	str	r5, [r4, #0]
 80090d4:	bf18      	it	ne
 80090d6:	6059      	strne	r1, [r3, #4]
 80090d8:	6863      	ldr	r3, [r4, #4]
 80090da:	bf08      	it	eq
 80090dc:	f8c8 1000 	streq.w	r1, [r8]
 80090e0:	5162      	str	r2, [r4, r5]
 80090e2:	604b      	str	r3, [r1, #4]
 80090e4:	4638      	mov	r0, r7
 80090e6:	f104 060b 	add.w	r6, r4, #11
 80090ea:	f000 f829 	bl	8009140 <__malloc_unlock>
 80090ee:	f026 0607 	bic.w	r6, r6, #7
 80090f2:	1d23      	adds	r3, r4, #4
 80090f4:	1af2      	subs	r2, r6, r3
 80090f6:	d0ae      	beq.n	8009056 <_malloc_r+0x22>
 80090f8:	1b9b      	subs	r3, r3, r6
 80090fa:	50a3      	str	r3, [r4, r2]
 80090fc:	e7ab      	b.n	8009056 <_malloc_r+0x22>
 80090fe:	42a3      	cmp	r3, r4
 8009100:	6862      	ldr	r2, [r4, #4]
 8009102:	d1dd      	bne.n	80090c0 <_malloc_r+0x8c>
 8009104:	f8c8 2000 	str.w	r2, [r8]
 8009108:	e7ec      	b.n	80090e4 <_malloc_r+0xb0>
 800910a:	4623      	mov	r3, r4
 800910c:	6864      	ldr	r4, [r4, #4]
 800910e:	e7ac      	b.n	800906a <_malloc_r+0x36>
 8009110:	4634      	mov	r4, r6
 8009112:	6876      	ldr	r6, [r6, #4]
 8009114:	e7b4      	b.n	8009080 <_malloc_r+0x4c>
 8009116:	4613      	mov	r3, r2
 8009118:	e7cc      	b.n	80090b4 <_malloc_r+0x80>
 800911a:	230c      	movs	r3, #12
 800911c:	603b      	str	r3, [r7, #0]
 800911e:	4638      	mov	r0, r7
 8009120:	f000 f80e 	bl	8009140 <__malloc_unlock>
 8009124:	e797      	b.n	8009056 <_malloc_r+0x22>
 8009126:	6025      	str	r5, [r4, #0]
 8009128:	e7dc      	b.n	80090e4 <_malloc_r+0xb0>
 800912a:	605b      	str	r3, [r3, #4]
 800912c:	deff      	udf	#255	; 0xff
 800912e:	bf00      	nop
 8009130:	2000a528 	.word	0x2000a528

08009134 <__malloc_lock>:
 8009134:	4801      	ldr	r0, [pc, #4]	; (800913c <__malloc_lock+0x8>)
 8009136:	f7ff b87c 	b.w	8008232 <__retarget_lock_acquire_recursive>
 800913a:	bf00      	nop
 800913c:	2000a524 	.word	0x2000a524

08009140 <__malloc_unlock>:
 8009140:	4801      	ldr	r0, [pc, #4]	; (8009148 <__malloc_unlock+0x8>)
 8009142:	f7ff b877 	b.w	8008234 <__retarget_lock_release_recursive>
 8009146:	bf00      	nop
 8009148:	2000a524 	.word	0x2000a524

0800914c <_Balloc>:
 800914c:	b570      	push	{r4, r5, r6, lr}
 800914e:	69c6      	ldr	r6, [r0, #28]
 8009150:	4604      	mov	r4, r0
 8009152:	460d      	mov	r5, r1
 8009154:	b976      	cbnz	r6, 8009174 <_Balloc+0x28>
 8009156:	2010      	movs	r0, #16
 8009158:	f7ff ff44 	bl	8008fe4 <malloc>
 800915c:	4602      	mov	r2, r0
 800915e:	61e0      	str	r0, [r4, #28]
 8009160:	b920      	cbnz	r0, 800916c <_Balloc+0x20>
 8009162:	4b18      	ldr	r3, [pc, #96]	; (80091c4 <_Balloc+0x78>)
 8009164:	4818      	ldr	r0, [pc, #96]	; (80091c8 <_Balloc+0x7c>)
 8009166:	216b      	movs	r1, #107	; 0x6b
 8009168:	f001 fbf2 	bl	800a950 <__assert_func>
 800916c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009170:	6006      	str	r6, [r0, #0]
 8009172:	60c6      	str	r6, [r0, #12]
 8009174:	69e6      	ldr	r6, [r4, #28]
 8009176:	68f3      	ldr	r3, [r6, #12]
 8009178:	b183      	cbz	r3, 800919c <_Balloc+0x50>
 800917a:	69e3      	ldr	r3, [r4, #28]
 800917c:	68db      	ldr	r3, [r3, #12]
 800917e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009182:	b9b8      	cbnz	r0, 80091b4 <_Balloc+0x68>
 8009184:	2101      	movs	r1, #1
 8009186:	fa01 f605 	lsl.w	r6, r1, r5
 800918a:	1d72      	adds	r2, r6, #5
 800918c:	0092      	lsls	r2, r2, #2
 800918e:	4620      	mov	r0, r4
 8009190:	f001 fbfc 	bl	800a98c <_calloc_r>
 8009194:	b160      	cbz	r0, 80091b0 <_Balloc+0x64>
 8009196:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800919a:	e00e      	b.n	80091ba <_Balloc+0x6e>
 800919c:	2221      	movs	r2, #33	; 0x21
 800919e:	2104      	movs	r1, #4
 80091a0:	4620      	mov	r0, r4
 80091a2:	f001 fbf3 	bl	800a98c <_calloc_r>
 80091a6:	69e3      	ldr	r3, [r4, #28]
 80091a8:	60f0      	str	r0, [r6, #12]
 80091aa:	68db      	ldr	r3, [r3, #12]
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d1e4      	bne.n	800917a <_Balloc+0x2e>
 80091b0:	2000      	movs	r0, #0
 80091b2:	bd70      	pop	{r4, r5, r6, pc}
 80091b4:	6802      	ldr	r2, [r0, #0]
 80091b6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80091ba:	2300      	movs	r3, #0
 80091bc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80091c0:	e7f7      	b.n	80091b2 <_Balloc+0x66>
 80091c2:	bf00      	nop
 80091c4:	0800da35 	.word	0x0800da35
 80091c8:	0800dab5 	.word	0x0800dab5

080091cc <_Bfree>:
 80091cc:	b570      	push	{r4, r5, r6, lr}
 80091ce:	69c6      	ldr	r6, [r0, #28]
 80091d0:	4605      	mov	r5, r0
 80091d2:	460c      	mov	r4, r1
 80091d4:	b976      	cbnz	r6, 80091f4 <_Bfree+0x28>
 80091d6:	2010      	movs	r0, #16
 80091d8:	f7ff ff04 	bl	8008fe4 <malloc>
 80091dc:	4602      	mov	r2, r0
 80091de:	61e8      	str	r0, [r5, #28]
 80091e0:	b920      	cbnz	r0, 80091ec <_Bfree+0x20>
 80091e2:	4b09      	ldr	r3, [pc, #36]	; (8009208 <_Bfree+0x3c>)
 80091e4:	4809      	ldr	r0, [pc, #36]	; (800920c <_Bfree+0x40>)
 80091e6:	218f      	movs	r1, #143	; 0x8f
 80091e8:	f001 fbb2 	bl	800a950 <__assert_func>
 80091ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80091f0:	6006      	str	r6, [r0, #0]
 80091f2:	60c6      	str	r6, [r0, #12]
 80091f4:	b13c      	cbz	r4, 8009206 <_Bfree+0x3a>
 80091f6:	69eb      	ldr	r3, [r5, #28]
 80091f8:	6862      	ldr	r2, [r4, #4]
 80091fa:	68db      	ldr	r3, [r3, #12]
 80091fc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009200:	6021      	str	r1, [r4, #0]
 8009202:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009206:	bd70      	pop	{r4, r5, r6, pc}
 8009208:	0800da35 	.word	0x0800da35
 800920c:	0800dab5 	.word	0x0800dab5

08009210 <__multadd>:
 8009210:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009214:	690d      	ldr	r5, [r1, #16]
 8009216:	4607      	mov	r7, r0
 8009218:	460c      	mov	r4, r1
 800921a:	461e      	mov	r6, r3
 800921c:	f101 0c14 	add.w	ip, r1, #20
 8009220:	2000      	movs	r0, #0
 8009222:	f8dc 3000 	ldr.w	r3, [ip]
 8009226:	b299      	uxth	r1, r3
 8009228:	fb02 6101 	mla	r1, r2, r1, r6
 800922c:	0c1e      	lsrs	r6, r3, #16
 800922e:	0c0b      	lsrs	r3, r1, #16
 8009230:	fb02 3306 	mla	r3, r2, r6, r3
 8009234:	b289      	uxth	r1, r1
 8009236:	3001      	adds	r0, #1
 8009238:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800923c:	4285      	cmp	r5, r0
 800923e:	f84c 1b04 	str.w	r1, [ip], #4
 8009242:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009246:	dcec      	bgt.n	8009222 <__multadd+0x12>
 8009248:	b30e      	cbz	r6, 800928e <__multadd+0x7e>
 800924a:	68a3      	ldr	r3, [r4, #8]
 800924c:	42ab      	cmp	r3, r5
 800924e:	dc19      	bgt.n	8009284 <__multadd+0x74>
 8009250:	6861      	ldr	r1, [r4, #4]
 8009252:	4638      	mov	r0, r7
 8009254:	3101      	adds	r1, #1
 8009256:	f7ff ff79 	bl	800914c <_Balloc>
 800925a:	4680      	mov	r8, r0
 800925c:	b928      	cbnz	r0, 800926a <__multadd+0x5a>
 800925e:	4602      	mov	r2, r0
 8009260:	4b0c      	ldr	r3, [pc, #48]	; (8009294 <__multadd+0x84>)
 8009262:	480d      	ldr	r0, [pc, #52]	; (8009298 <__multadd+0x88>)
 8009264:	21ba      	movs	r1, #186	; 0xba
 8009266:	f001 fb73 	bl	800a950 <__assert_func>
 800926a:	6922      	ldr	r2, [r4, #16]
 800926c:	3202      	adds	r2, #2
 800926e:	f104 010c 	add.w	r1, r4, #12
 8009272:	0092      	lsls	r2, r2, #2
 8009274:	300c      	adds	r0, #12
 8009276:	f7fe ffde 	bl	8008236 <memcpy>
 800927a:	4621      	mov	r1, r4
 800927c:	4638      	mov	r0, r7
 800927e:	f7ff ffa5 	bl	80091cc <_Bfree>
 8009282:	4644      	mov	r4, r8
 8009284:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009288:	3501      	adds	r5, #1
 800928a:	615e      	str	r6, [r3, #20]
 800928c:	6125      	str	r5, [r4, #16]
 800928e:	4620      	mov	r0, r4
 8009290:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009294:	0800daa4 	.word	0x0800daa4
 8009298:	0800dab5 	.word	0x0800dab5

0800929c <__hi0bits>:
 800929c:	0c03      	lsrs	r3, r0, #16
 800929e:	041b      	lsls	r3, r3, #16
 80092a0:	b9d3      	cbnz	r3, 80092d8 <__hi0bits+0x3c>
 80092a2:	0400      	lsls	r0, r0, #16
 80092a4:	2310      	movs	r3, #16
 80092a6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80092aa:	bf04      	itt	eq
 80092ac:	0200      	lsleq	r0, r0, #8
 80092ae:	3308      	addeq	r3, #8
 80092b0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80092b4:	bf04      	itt	eq
 80092b6:	0100      	lsleq	r0, r0, #4
 80092b8:	3304      	addeq	r3, #4
 80092ba:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80092be:	bf04      	itt	eq
 80092c0:	0080      	lsleq	r0, r0, #2
 80092c2:	3302      	addeq	r3, #2
 80092c4:	2800      	cmp	r0, #0
 80092c6:	db05      	blt.n	80092d4 <__hi0bits+0x38>
 80092c8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80092cc:	f103 0301 	add.w	r3, r3, #1
 80092d0:	bf08      	it	eq
 80092d2:	2320      	moveq	r3, #32
 80092d4:	4618      	mov	r0, r3
 80092d6:	4770      	bx	lr
 80092d8:	2300      	movs	r3, #0
 80092da:	e7e4      	b.n	80092a6 <__hi0bits+0xa>

080092dc <__lo0bits>:
 80092dc:	6803      	ldr	r3, [r0, #0]
 80092de:	f013 0207 	ands.w	r2, r3, #7
 80092e2:	d00c      	beq.n	80092fe <__lo0bits+0x22>
 80092e4:	07d9      	lsls	r1, r3, #31
 80092e6:	d422      	bmi.n	800932e <__lo0bits+0x52>
 80092e8:	079a      	lsls	r2, r3, #30
 80092ea:	bf49      	itett	mi
 80092ec:	085b      	lsrmi	r3, r3, #1
 80092ee:	089b      	lsrpl	r3, r3, #2
 80092f0:	6003      	strmi	r3, [r0, #0]
 80092f2:	2201      	movmi	r2, #1
 80092f4:	bf5c      	itt	pl
 80092f6:	6003      	strpl	r3, [r0, #0]
 80092f8:	2202      	movpl	r2, #2
 80092fa:	4610      	mov	r0, r2
 80092fc:	4770      	bx	lr
 80092fe:	b299      	uxth	r1, r3
 8009300:	b909      	cbnz	r1, 8009306 <__lo0bits+0x2a>
 8009302:	0c1b      	lsrs	r3, r3, #16
 8009304:	2210      	movs	r2, #16
 8009306:	b2d9      	uxtb	r1, r3
 8009308:	b909      	cbnz	r1, 800930e <__lo0bits+0x32>
 800930a:	3208      	adds	r2, #8
 800930c:	0a1b      	lsrs	r3, r3, #8
 800930e:	0719      	lsls	r1, r3, #28
 8009310:	bf04      	itt	eq
 8009312:	091b      	lsreq	r3, r3, #4
 8009314:	3204      	addeq	r2, #4
 8009316:	0799      	lsls	r1, r3, #30
 8009318:	bf04      	itt	eq
 800931a:	089b      	lsreq	r3, r3, #2
 800931c:	3202      	addeq	r2, #2
 800931e:	07d9      	lsls	r1, r3, #31
 8009320:	d403      	bmi.n	800932a <__lo0bits+0x4e>
 8009322:	085b      	lsrs	r3, r3, #1
 8009324:	f102 0201 	add.w	r2, r2, #1
 8009328:	d003      	beq.n	8009332 <__lo0bits+0x56>
 800932a:	6003      	str	r3, [r0, #0]
 800932c:	e7e5      	b.n	80092fa <__lo0bits+0x1e>
 800932e:	2200      	movs	r2, #0
 8009330:	e7e3      	b.n	80092fa <__lo0bits+0x1e>
 8009332:	2220      	movs	r2, #32
 8009334:	e7e1      	b.n	80092fa <__lo0bits+0x1e>
	...

08009338 <__i2b>:
 8009338:	b510      	push	{r4, lr}
 800933a:	460c      	mov	r4, r1
 800933c:	2101      	movs	r1, #1
 800933e:	f7ff ff05 	bl	800914c <_Balloc>
 8009342:	4602      	mov	r2, r0
 8009344:	b928      	cbnz	r0, 8009352 <__i2b+0x1a>
 8009346:	4b05      	ldr	r3, [pc, #20]	; (800935c <__i2b+0x24>)
 8009348:	4805      	ldr	r0, [pc, #20]	; (8009360 <__i2b+0x28>)
 800934a:	f240 1145 	movw	r1, #325	; 0x145
 800934e:	f001 faff 	bl	800a950 <__assert_func>
 8009352:	2301      	movs	r3, #1
 8009354:	6144      	str	r4, [r0, #20]
 8009356:	6103      	str	r3, [r0, #16]
 8009358:	bd10      	pop	{r4, pc}
 800935a:	bf00      	nop
 800935c:	0800daa4 	.word	0x0800daa4
 8009360:	0800dab5 	.word	0x0800dab5

08009364 <__multiply>:
 8009364:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009368:	4691      	mov	r9, r2
 800936a:	690a      	ldr	r2, [r1, #16]
 800936c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009370:	429a      	cmp	r2, r3
 8009372:	bfb8      	it	lt
 8009374:	460b      	movlt	r3, r1
 8009376:	460c      	mov	r4, r1
 8009378:	bfbc      	itt	lt
 800937a:	464c      	movlt	r4, r9
 800937c:	4699      	movlt	r9, r3
 800937e:	6927      	ldr	r7, [r4, #16]
 8009380:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009384:	68a3      	ldr	r3, [r4, #8]
 8009386:	6861      	ldr	r1, [r4, #4]
 8009388:	eb07 060a 	add.w	r6, r7, sl
 800938c:	42b3      	cmp	r3, r6
 800938e:	b085      	sub	sp, #20
 8009390:	bfb8      	it	lt
 8009392:	3101      	addlt	r1, #1
 8009394:	f7ff feda 	bl	800914c <_Balloc>
 8009398:	b930      	cbnz	r0, 80093a8 <__multiply+0x44>
 800939a:	4602      	mov	r2, r0
 800939c:	4b44      	ldr	r3, [pc, #272]	; (80094b0 <__multiply+0x14c>)
 800939e:	4845      	ldr	r0, [pc, #276]	; (80094b4 <__multiply+0x150>)
 80093a0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80093a4:	f001 fad4 	bl	800a950 <__assert_func>
 80093a8:	f100 0514 	add.w	r5, r0, #20
 80093ac:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80093b0:	462b      	mov	r3, r5
 80093b2:	2200      	movs	r2, #0
 80093b4:	4543      	cmp	r3, r8
 80093b6:	d321      	bcc.n	80093fc <__multiply+0x98>
 80093b8:	f104 0314 	add.w	r3, r4, #20
 80093bc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80093c0:	f109 0314 	add.w	r3, r9, #20
 80093c4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80093c8:	9202      	str	r2, [sp, #8]
 80093ca:	1b3a      	subs	r2, r7, r4
 80093cc:	3a15      	subs	r2, #21
 80093ce:	f022 0203 	bic.w	r2, r2, #3
 80093d2:	3204      	adds	r2, #4
 80093d4:	f104 0115 	add.w	r1, r4, #21
 80093d8:	428f      	cmp	r7, r1
 80093da:	bf38      	it	cc
 80093dc:	2204      	movcc	r2, #4
 80093de:	9201      	str	r2, [sp, #4]
 80093e0:	9a02      	ldr	r2, [sp, #8]
 80093e2:	9303      	str	r3, [sp, #12]
 80093e4:	429a      	cmp	r2, r3
 80093e6:	d80c      	bhi.n	8009402 <__multiply+0x9e>
 80093e8:	2e00      	cmp	r6, #0
 80093ea:	dd03      	ble.n	80093f4 <__multiply+0x90>
 80093ec:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d05b      	beq.n	80094ac <__multiply+0x148>
 80093f4:	6106      	str	r6, [r0, #16]
 80093f6:	b005      	add	sp, #20
 80093f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093fc:	f843 2b04 	str.w	r2, [r3], #4
 8009400:	e7d8      	b.n	80093b4 <__multiply+0x50>
 8009402:	f8b3 a000 	ldrh.w	sl, [r3]
 8009406:	f1ba 0f00 	cmp.w	sl, #0
 800940a:	d024      	beq.n	8009456 <__multiply+0xf2>
 800940c:	f104 0e14 	add.w	lr, r4, #20
 8009410:	46a9      	mov	r9, r5
 8009412:	f04f 0c00 	mov.w	ip, #0
 8009416:	f85e 2b04 	ldr.w	r2, [lr], #4
 800941a:	f8d9 1000 	ldr.w	r1, [r9]
 800941e:	fa1f fb82 	uxth.w	fp, r2
 8009422:	b289      	uxth	r1, r1
 8009424:	fb0a 110b 	mla	r1, sl, fp, r1
 8009428:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800942c:	f8d9 2000 	ldr.w	r2, [r9]
 8009430:	4461      	add	r1, ip
 8009432:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009436:	fb0a c20b 	mla	r2, sl, fp, ip
 800943a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800943e:	b289      	uxth	r1, r1
 8009440:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009444:	4577      	cmp	r7, lr
 8009446:	f849 1b04 	str.w	r1, [r9], #4
 800944a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800944e:	d8e2      	bhi.n	8009416 <__multiply+0xb2>
 8009450:	9a01      	ldr	r2, [sp, #4]
 8009452:	f845 c002 	str.w	ip, [r5, r2]
 8009456:	9a03      	ldr	r2, [sp, #12]
 8009458:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800945c:	3304      	adds	r3, #4
 800945e:	f1b9 0f00 	cmp.w	r9, #0
 8009462:	d021      	beq.n	80094a8 <__multiply+0x144>
 8009464:	6829      	ldr	r1, [r5, #0]
 8009466:	f104 0c14 	add.w	ip, r4, #20
 800946a:	46ae      	mov	lr, r5
 800946c:	f04f 0a00 	mov.w	sl, #0
 8009470:	f8bc b000 	ldrh.w	fp, [ip]
 8009474:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009478:	fb09 220b 	mla	r2, r9, fp, r2
 800947c:	4452      	add	r2, sl
 800947e:	b289      	uxth	r1, r1
 8009480:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009484:	f84e 1b04 	str.w	r1, [lr], #4
 8009488:	f85c 1b04 	ldr.w	r1, [ip], #4
 800948c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009490:	f8be 1000 	ldrh.w	r1, [lr]
 8009494:	fb09 110a 	mla	r1, r9, sl, r1
 8009498:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800949c:	4567      	cmp	r7, ip
 800949e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80094a2:	d8e5      	bhi.n	8009470 <__multiply+0x10c>
 80094a4:	9a01      	ldr	r2, [sp, #4]
 80094a6:	50a9      	str	r1, [r5, r2]
 80094a8:	3504      	adds	r5, #4
 80094aa:	e799      	b.n	80093e0 <__multiply+0x7c>
 80094ac:	3e01      	subs	r6, #1
 80094ae:	e79b      	b.n	80093e8 <__multiply+0x84>
 80094b0:	0800daa4 	.word	0x0800daa4
 80094b4:	0800dab5 	.word	0x0800dab5

080094b8 <__pow5mult>:
 80094b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80094bc:	4615      	mov	r5, r2
 80094be:	f012 0203 	ands.w	r2, r2, #3
 80094c2:	4606      	mov	r6, r0
 80094c4:	460f      	mov	r7, r1
 80094c6:	d007      	beq.n	80094d8 <__pow5mult+0x20>
 80094c8:	4c25      	ldr	r4, [pc, #148]	; (8009560 <__pow5mult+0xa8>)
 80094ca:	3a01      	subs	r2, #1
 80094cc:	2300      	movs	r3, #0
 80094ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80094d2:	f7ff fe9d 	bl	8009210 <__multadd>
 80094d6:	4607      	mov	r7, r0
 80094d8:	10ad      	asrs	r5, r5, #2
 80094da:	d03d      	beq.n	8009558 <__pow5mult+0xa0>
 80094dc:	69f4      	ldr	r4, [r6, #28]
 80094de:	b97c      	cbnz	r4, 8009500 <__pow5mult+0x48>
 80094e0:	2010      	movs	r0, #16
 80094e2:	f7ff fd7f 	bl	8008fe4 <malloc>
 80094e6:	4602      	mov	r2, r0
 80094e8:	61f0      	str	r0, [r6, #28]
 80094ea:	b928      	cbnz	r0, 80094f8 <__pow5mult+0x40>
 80094ec:	4b1d      	ldr	r3, [pc, #116]	; (8009564 <__pow5mult+0xac>)
 80094ee:	481e      	ldr	r0, [pc, #120]	; (8009568 <__pow5mult+0xb0>)
 80094f0:	f240 11b3 	movw	r1, #435	; 0x1b3
 80094f4:	f001 fa2c 	bl	800a950 <__assert_func>
 80094f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80094fc:	6004      	str	r4, [r0, #0]
 80094fe:	60c4      	str	r4, [r0, #12]
 8009500:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8009504:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009508:	b94c      	cbnz	r4, 800951e <__pow5mult+0x66>
 800950a:	f240 2171 	movw	r1, #625	; 0x271
 800950e:	4630      	mov	r0, r6
 8009510:	f7ff ff12 	bl	8009338 <__i2b>
 8009514:	2300      	movs	r3, #0
 8009516:	f8c8 0008 	str.w	r0, [r8, #8]
 800951a:	4604      	mov	r4, r0
 800951c:	6003      	str	r3, [r0, #0]
 800951e:	f04f 0900 	mov.w	r9, #0
 8009522:	07eb      	lsls	r3, r5, #31
 8009524:	d50a      	bpl.n	800953c <__pow5mult+0x84>
 8009526:	4639      	mov	r1, r7
 8009528:	4622      	mov	r2, r4
 800952a:	4630      	mov	r0, r6
 800952c:	f7ff ff1a 	bl	8009364 <__multiply>
 8009530:	4639      	mov	r1, r7
 8009532:	4680      	mov	r8, r0
 8009534:	4630      	mov	r0, r6
 8009536:	f7ff fe49 	bl	80091cc <_Bfree>
 800953a:	4647      	mov	r7, r8
 800953c:	106d      	asrs	r5, r5, #1
 800953e:	d00b      	beq.n	8009558 <__pow5mult+0xa0>
 8009540:	6820      	ldr	r0, [r4, #0]
 8009542:	b938      	cbnz	r0, 8009554 <__pow5mult+0x9c>
 8009544:	4622      	mov	r2, r4
 8009546:	4621      	mov	r1, r4
 8009548:	4630      	mov	r0, r6
 800954a:	f7ff ff0b 	bl	8009364 <__multiply>
 800954e:	6020      	str	r0, [r4, #0]
 8009550:	f8c0 9000 	str.w	r9, [r0]
 8009554:	4604      	mov	r4, r0
 8009556:	e7e4      	b.n	8009522 <__pow5mult+0x6a>
 8009558:	4638      	mov	r0, r7
 800955a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800955e:	bf00      	nop
 8009560:	0800dc00 	.word	0x0800dc00
 8009564:	0800da35 	.word	0x0800da35
 8009568:	0800dab5 	.word	0x0800dab5

0800956c <__lshift>:
 800956c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009570:	460c      	mov	r4, r1
 8009572:	6849      	ldr	r1, [r1, #4]
 8009574:	6923      	ldr	r3, [r4, #16]
 8009576:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800957a:	68a3      	ldr	r3, [r4, #8]
 800957c:	4607      	mov	r7, r0
 800957e:	4691      	mov	r9, r2
 8009580:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009584:	f108 0601 	add.w	r6, r8, #1
 8009588:	42b3      	cmp	r3, r6
 800958a:	db0b      	blt.n	80095a4 <__lshift+0x38>
 800958c:	4638      	mov	r0, r7
 800958e:	f7ff fddd 	bl	800914c <_Balloc>
 8009592:	4605      	mov	r5, r0
 8009594:	b948      	cbnz	r0, 80095aa <__lshift+0x3e>
 8009596:	4602      	mov	r2, r0
 8009598:	4b28      	ldr	r3, [pc, #160]	; (800963c <__lshift+0xd0>)
 800959a:	4829      	ldr	r0, [pc, #164]	; (8009640 <__lshift+0xd4>)
 800959c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80095a0:	f001 f9d6 	bl	800a950 <__assert_func>
 80095a4:	3101      	adds	r1, #1
 80095a6:	005b      	lsls	r3, r3, #1
 80095a8:	e7ee      	b.n	8009588 <__lshift+0x1c>
 80095aa:	2300      	movs	r3, #0
 80095ac:	f100 0114 	add.w	r1, r0, #20
 80095b0:	f100 0210 	add.w	r2, r0, #16
 80095b4:	4618      	mov	r0, r3
 80095b6:	4553      	cmp	r3, sl
 80095b8:	db33      	blt.n	8009622 <__lshift+0xb6>
 80095ba:	6920      	ldr	r0, [r4, #16]
 80095bc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80095c0:	f104 0314 	add.w	r3, r4, #20
 80095c4:	f019 091f 	ands.w	r9, r9, #31
 80095c8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80095cc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80095d0:	d02b      	beq.n	800962a <__lshift+0xbe>
 80095d2:	f1c9 0e20 	rsb	lr, r9, #32
 80095d6:	468a      	mov	sl, r1
 80095d8:	2200      	movs	r2, #0
 80095da:	6818      	ldr	r0, [r3, #0]
 80095dc:	fa00 f009 	lsl.w	r0, r0, r9
 80095e0:	4310      	orrs	r0, r2
 80095e2:	f84a 0b04 	str.w	r0, [sl], #4
 80095e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80095ea:	459c      	cmp	ip, r3
 80095ec:	fa22 f20e 	lsr.w	r2, r2, lr
 80095f0:	d8f3      	bhi.n	80095da <__lshift+0x6e>
 80095f2:	ebac 0304 	sub.w	r3, ip, r4
 80095f6:	3b15      	subs	r3, #21
 80095f8:	f023 0303 	bic.w	r3, r3, #3
 80095fc:	3304      	adds	r3, #4
 80095fe:	f104 0015 	add.w	r0, r4, #21
 8009602:	4584      	cmp	ip, r0
 8009604:	bf38      	it	cc
 8009606:	2304      	movcc	r3, #4
 8009608:	50ca      	str	r2, [r1, r3]
 800960a:	b10a      	cbz	r2, 8009610 <__lshift+0xa4>
 800960c:	f108 0602 	add.w	r6, r8, #2
 8009610:	3e01      	subs	r6, #1
 8009612:	4638      	mov	r0, r7
 8009614:	612e      	str	r6, [r5, #16]
 8009616:	4621      	mov	r1, r4
 8009618:	f7ff fdd8 	bl	80091cc <_Bfree>
 800961c:	4628      	mov	r0, r5
 800961e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009622:	f842 0f04 	str.w	r0, [r2, #4]!
 8009626:	3301      	adds	r3, #1
 8009628:	e7c5      	b.n	80095b6 <__lshift+0x4a>
 800962a:	3904      	subs	r1, #4
 800962c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009630:	f841 2f04 	str.w	r2, [r1, #4]!
 8009634:	459c      	cmp	ip, r3
 8009636:	d8f9      	bhi.n	800962c <__lshift+0xc0>
 8009638:	e7ea      	b.n	8009610 <__lshift+0xa4>
 800963a:	bf00      	nop
 800963c:	0800daa4 	.word	0x0800daa4
 8009640:	0800dab5 	.word	0x0800dab5

08009644 <__mcmp>:
 8009644:	b530      	push	{r4, r5, lr}
 8009646:	6902      	ldr	r2, [r0, #16]
 8009648:	690c      	ldr	r4, [r1, #16]
 800964a:	1b12      	subs	r2, r2, r4
 800964c:	d10e      	bne.n	800966c <__mcmp+0x28>
 800964e:	f100 0314 	add.w	r3, r0, #20
 8009652:	3114      	adds	r1, #20
 8009654:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009658:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800965c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009660:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009664:	42a5      	cmp	r5, r4
 8009666:	d003      	beq.n	8009670 <__mcmp+0x2c>
 8009668:	d305      	bcc.n	8009676 <__mcmp+0x32>
 800966a:	2201      	movs	r2, #1
 800966c:	4610      	mov	r0, r2
 800966e:	bd30      	pop	{r4, r5, pc}
 8009670:	4283      	cmp	r3, r0
 8009672:	d3f3      	bcc.n	800965c <__mcmp+0x18>
 8009674:	e7fa      	b.n	800966c <__mcmp+0x28>
 8009676:	f04f 32ff 	mov.w	r2, #4294967295
 800967a:	e7f7      	b.n	800966c <__mcmp+0x28>

0800967c <__mdiff>:
 800967c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009680:	460c      	mov	r4, r1
 8009682:	4606      	mov	r6, r0
 8009684:	4611      	mov	r1, r2
 8009686:	4620      	mov	r0, r4
 8009688:	4690      	mov	r8, r2
 800968a:	f7ff ffdb 	bl	8009644 <__mcmp>
 800968e:	1e05      	subs	r5, r0, #0
 8009690:	d110      	bne.n	80096b4 <__mdiff+0x38>
 8009692:	4629      	mov	r1, r5
 8009694:	4630      	mov	r0, r6
 8009696:	f7ff fd59 	bl	800914c <_Balloc>
 800969a:	b930      	cbnz	r0, 80096aa <__mdiff+0x2e>
 800969c:	4b3a      	ldr	r3, [pc, #232]	; (8009788 <__mdiff+0x10c>)
 800969e:	4602      	mov	r2, r0
 80096a0:	f240 2137 	movw	r1, #567	; 0x237
 80096a4:	4839      	ldr	r0, [pc, #228]	; (800978c <__mdiff+0x110>)
 80096a6:	f001 f953 	bl	800a950 <__assert_func>
 80096aa:	2301      	movs	r3, #1
 80096ac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80096b0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096b4:	bfa4      	itt	ge
 80096b6:	4643      	movge	r3, r8
 80096b8:	46a0      	movge	r8, r4
 80096ba:	4630      	mov	r0, r6
 80096bc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80096c0:	bfa6      	itte	ge
 80096c2:	461c      	movge	r4, r3
 80096c4:	2500      	movge	r5, #0
 80096c6:	2501      	movlt	r5, #1
 80096c8:	f7ff fd40 	bl	800914c <_Balloc>
 80096cc:	b920      	cbnz	r0, 80096d8 <__mdiff+0x5c>
 80096ce:	4b2e      	ldr	r3, [pc, #184]	; (8009788 <__mdiff+0x10c>)
 80096d0:	4602      	mov	r2, r0
 80096d2:	f240 2145 	movw	r1, #581	; 0x245
 80096d6:	e7e5      	b.n	80096a4 <__mdiff+0x28>
 80096d8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80096dc:	6926      	ldr	r6, [r4, #16]
 80096de:	60c5      	str	r5, [r0, #12]
 80096e0:	f104 0914 	add.w	r9, r4, #20
 80096e4:	f108 0514 	add.w	r5, r8, #20
 80096e8:	f100 0e14 	add.w	lr, r0, #20
 80096ec:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80096f0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80096f4:	f108 0210 	add.w	r2, r8, #16
 80096f8:	46f2      	mov	sl, lr
 80096fa:	2100      	movs	r1, #0
 80096fc:	f859 3b04 	ldr.w	r3, [r9], #4
 8009700:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009704:	fa11 f88b 	uxtah	r8, r1, fp
 8009708:	b299      	uxth	r1, r3
 800970a:	0c1b      	lsrs	r3, r3, #16
 800970c:	eba8 0801 	sub.w	r8, r8, r1
 8009710:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009714:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009718:	fa1f f888 	uxth.w	r8, r8
 800971c:	1419      	asrs	r1, r3, #16
 800971e:	454e      	cmp	r6, r9
 8009720:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009724:	f84a 3b04 	str.w	r3, [sl], #4
 8009728:	d8e8      	bhi.n	80096fc <__mdiff+0x80>
 800972a:	1b33      	subs	r3, r6, r4
 800972c:	3b15      	subs	r3, #21
 800972e:	f023 0303 	bic.w	r3, r3, #3
 8009732:	3304      	adds	r3, #4
 8009734:	3415      	adds	r4, #21
 8009736:	42a6      	cmp	r6, r4
 8009738:	bf38      	it	cc
 800973a:	2304      	movcc	r3, #4
 800973c:	441d      	add	r5, r3
 800973e:	4473      	add	r3, lr
 8009740:	469e      	mov	lr, r3
 8009742:	462e      	mov	r6, r5
 8009744:	4566      	cmp	r6, ip
 8009746:	d30e      	bcc.n	8009766 <__mdiff+0xea>
 8009748:	f10c 0203 	add.w	r2, ip, #3
 800974c:	1b52      	subs	r2, r2, r5
 800974e:	f022 0203 	bic.w	r2, r2, #3
 8009752:	3d03      	subs	r5, #3
 8009754:	45ac      	cmp	ip, r5
 8009756:	bf38      	it	cc
 8009758:	2200      	movcc	r2, #0
 800975a:	4413      	add	r3, r2
 800975c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8009760:	b17a      	cbz	r2, 8009782 <__mdiff+0x106>
 8009762:	6107      	str	r7, [r0, #16]
 8009764:	e7a4      	b.n	80096b0 <__mdiff+0x34>
 8009766:	f856 8b04 	ldr.w	r8, [r6], #4
 800976a:	fa11 f288 	uxtah	r2, r1, r8
 800976e:	1414      	asrs	r4, r2, #16
 8009770:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009774:	b292      	uxth	r2, r2
 8009776:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800977a:	f84e 2b04 	str.w	r2, [lr], #4
 800977e:	1421      	asrs	r1, r4, #16
 8009780:	e7e0      	b.n	8009744 <__mdiff+0xc8>
 8009782:	3f01      	subs	r7, #1
 8009784:	e7ea      	b.n	800975c <__mdiff+0xe0>
 8009786:	bf00      	nop
 8009788:	0800daa4 	.word	0x0800daa4
 800978c:	0800dab5 	.word	0x0800dab5

08009790 <__d2b>:
 8009790:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009794:	460f      	mov	r7, r1
 8009796:	2101      	movs	r1, #1
 8009798:	ec59 8b10 	vmov	r8, r9, d0
 800979c:	4616      	mov	r6, r2
 800979e:	f7ff fcd5 	bl	800914c <_Balloc>
 80097a2:	4604      	mov	r4, r0
 80097a4:	b930      	cbnz	r0, 80097b4 <__d2b+0x24>
 80097a6:	4602      	mov	r2, r0
 80097a8:	4b24      	ldr	r3, [pc, #144]	; (800983c <__d2b+0xac>)
 80097aa:	4825      	ldr	r0, [pc, #148]	; (8009840 <__d2b+0xb0>)
 80097ac:	f240 310f 	movw	r1, #783	; 0x30f
 80097b0:	f001 f8ce 	bl	800a950 <__assert_func>
 80097b4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80097b8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80097bc:	bb2d      	cbnz	r5, 800980a <__d2b+0x7a>
 80097be:	9301      	str	r3, [sp, #4]
 80097c0:	f1b8 0300 	subs.w	r3, r8, #0
 80097c4:	d026      	beq.n	8009814 <__d2b+0x84>
 80097c6:	4668      	mov	r0, sp
 80097c8:	9300      	str	r3, [sp, #0]
 80097ca:	f7ff fd87 	bl	80092dc <__lo0bits>
 80097ce:	e9dd 1200 	ldrd	r1, r2, [sp]
 80097d2:	b1e8      	cbz	r0, 8009810 <__d2b+0x80>
 80097d4:	f1c0 0320 	rsb	r3, r0, #32
 80097d8:	fa02 f303 	lsl.w	r3, r2, r3
 80097dc:	430b      	orrs	r3, r1
 80097de:	40c2      	lsrs	r2, r0
 80097e0:	6163      	str	r3, [r4, #20]
 80097e2:	9201      	str	r2, [sp, #4]
 80097e4:	9b01      	ldr	r3, [sp, #4]
 80097e6:	61a3      	str	r3, [r4, #24]
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	bf14      	ite	ne
 80097ec:	2202      	movne	r2, #2
 80097ee:	2201      	moveq	r2, #1
 80097f0:	6122      	str	r2, [r4, #16]
 80097f2:	b1bd      	cbz	r5, 8009824 <__d2b+0x94>
 80097f4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80097f8:	4405      	add	r5, r0
 80097fa:	603d      	str	r5, [r7, #0]
 80097fc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009800:	6030      	str	r0, [r6, #0]
 8009802:	4620      	mov	r0, r4
 8009804:	b003      	add	sp, #12
 8009806:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800980a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800980e:	e7d6      	b.n	80097be <__d2b+0x2e>
 8009810:	6161      	str	r1, [r4, #20]
 8009812:	e7e7      	b.n	80097e4 <__d2b+0x54>
 8009814:	a801      	add	r0, sp, #4
 8009816:	f7ff fd61 	bl	80092dc <__lo0bits>
 800981a:	9b01      	ldr	r3, [sp, #4]
 800981c:	6163      	str	r3, [r4, #20]
 800981e:	3020      	adds	r0, #32
 8009820:	2201      	movs	r2, #1
 8009822:	e7e5      	b.n	80097f0 <__d2b+0x60>
 8009824:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009828:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800982c:	6038      	str	r0, [r7, #0]
 800982e:	6918      	ldr	r0, [r3, #16]
 8009830:	f7ff fd34 	bl	800929c <__hi0bits>
 8009834:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009838:	e7e2      	b.n	8009800 <__d2b+0x70>
 800983a:	bf00      	nop
 800983c:	0800daa4 	.word	0x0800daa4
 8009840:	0800dab5 	.word	0x0800dab5

08009844 <__sfputc_r>:
 8009844:	6893      	ldr	r3, [r2, #8]
 8009846:	3b01      	subs	r3, #1
 8009848:	2b00      	cmp	r3, #0
 800984a:	b410      	push	{r4}
 800984c:	6093      	str	r3, [r2, #8]
 800984e:	da08      	bge.n	8009862 <__sfputc_r+0x1e>
 8009850:	6994      	ldr	r4, [r2, #24]
 8009852:	42a3      	cmp	r3, r4
 8009854:	db01      	blt.n	800985a <__sfputc_r+0x16>
 8009856:	290a      	cmp	r1, #10
 8009858:	d103      	bne.n	8009862 <__sfputc_r+0x1e>
 800985a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800985e:	f000 bf7d 	b.w	800a75c <__swbuf_r>
 8009862:	6813      	ldr	r3, [r2, #0]
 8009864:	1c58      	adds	r0, r3, #1
 8009866:	6010      	str	r0, [r2, #0]
 8009868:	7019      	strb	r1, [r3, #0]
 800986a:	4608      	mov	r0, r1
 800986c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009870:	4770      	bx	lr

08009872 <__sfputs_r>:
 8009872:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009874:	4606      	mov	r6, r0
 8009876:	460f      	mov	r7, r1
 8009878:	4614      	mov	r4, r2
 800987a:	18d5      	adds	r5, r2, r3
 800987c:	42ac      	cmp	r4, r5
 800987e:	d101      	bne.n	8009884 <__sfputs_r+0x12>
 8009880:	2000      	movs	r0, #0
 8009882:	e007      	b.n	8009894 <__sfputs_r+0x22>
 8009884:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009888:	463a      	mov	r2, r7
 800988a:	4630      	mov	r0, r6
 800988c:	f7ff ffda 	bl	8009844 <__sfputc_r>
 8009890:	1c43      	adds	r3, r0, #1
 8009892:	d1f3      	bne.n	800987c <__sfputs_r+0xa>
 8009894:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009898 <_vfiprintf_r>:
 8009898:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800989c:	460d      	mov	r5, r1
 800989e:	b09d      	sub	sp, #116	; 0x74
 80098a0:	4614      	mov	r4, r2
 80098a2:	4698      	mov	r8, r3
 80098a4:	4606      	mov	r6, r0
 80098a6:	b118      	cbz	r0, 80098b0 <_vfiprintf_r+0x18>
 80098a8:	6a03      	ldr	r3, [r0, #32]
 80098aa:	b90b      	cbnz	r3, 80098b0 <_vfiprintf_r+0x18>
 80098ac:	f7fe fb84 	bl	8007fb8 <__sinit>
 80098b0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80098b2:	07d9      	lsls	r1, r3, #31
 80098b4:	d405      	bmi.n	80098c2 <_vfiprintf_r+0x2a>
 80098b6:	89ab      	ldrh	r3, [r5, #12]
 80098b8:	059a      	lsls	r2, r3, #22
 80098ba:	d402      	bmi.n	80098c2 <_vfiprintf_r+0x2a>
 80098bc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80098be:	f7fe fcb8 	bl	8008232 <__retarget_lock_acquire_recursive>
 80098c2:	89ab      	ldrh	r3, [r5, #12]
 80098c4:	071b      	lsls	r3, r3, #28
 80098c6:	d501      	bpl.n	80098cc <_vfiprintf_r+0x34>
 80098c8:	692b      	ldr	r3, [r5, #16]
 80098ca:	b99b      	cbnz	r3, 80098f4 <_vfiprintf_r+0x5c>
 80098cc:	4629      	mov	r1, r5
 80098ce:	4630      	mov	r0, r6
 80098d0:	f000 ff82 	bl	800a7d8 <__swsetup_r>
 80098d4:	b170      	cbz	r0, 80098f4 <_vfiprintf_r+0x5c>
 80098d6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80098d8:	07dc      	lsls	r4, r3, #31
 80098da:	d504      	bpl.n	80098e6 <_vfiprintf_r+0x4e>
 80098dc:	f04f 30ff 	mov.w	r0, #4294967295
 80098e0:	b01d      	add	sp, #116	; 0x74
 80098e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098e6:	89ab      	ldrh	r3, [r5, #12]
 80098e8:	0598      	lsls	r0, r3, #22
 80098ea:	d4f7      	bmi.n	80098dc <_vfiprintf_r+0x44>
 80098ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80098ee:	f7fe fca1 	bl	8008234 <__retarget_lock_release_recursive>
 80098f2:	e7f3      	b.n	80098dc <_vfiprintf_r+0x44>
 80098f4:	2300      	movs	r3, #0
 80098f6:	9309      	str	r3, [sp, #36]	; 0x24
 80098f8:	2320      	movs	r3, #32
 80098fa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80098fe:	f8cd 800c 	str.w	r8, [sp, #12]
 8009902:	2330      	movs	r3, #48	; 0x30
 8009904:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8009ab8 <_vfiprintf_r+0x220>
 8009908:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800990c:	f04f 0901 	mov.w	r9, #1
 8009910:	4623      	mov	r3, r4
 8009912:	469a      	mov	sl, r3
 8009914:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009918:	b10a      	cbz	r2, 800991e <_vfiprintf_r+0x86>
 800991a:	2a25      	cmp	r2, #37	; 0x25
 800991c:	d1f9      	bne.n	8009912 <_vfiprintf_r+0x7a>
 800991e:	ebba 0b04 	subs.w	fp, sl, r4
 8009922:	d00b      	beq.n	800993c <_vfiprintf_r+0xa4>
 8009924:	465b      	mov	r3, fp
 8009926:	4622      	mov	r2, r4
 8009928:	4629      	mov	r1, r5
 800992a:	4630      	mov	r0, r6
 800992c:	f7ff ffa1 	bl	8009872 <__sfputs_r>
 8009930:	3001      	adds	r0, #1
 8009932:	f000 80a9 	beq.w	8009a88 <_vfiprintf_r+0x1f0>
 8009936:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009938:	445a      	add	r2, fp
 800993a:	9209      	str	r2, [sp, #36]	; 0x24
 800993c:	f89a 3000 	ldrb.w	r3, [sl]
 8009940:	2b00      	cmp	r3, #0
 8009942:	f000 80a1 	beq.w	8009a88 <_vfiprintf_r+0x1f0>
 8009946:	2300      	movs	r3, #0
 8009948:	f04f 32ff 	mov.w	r2, #4294967295
 800994c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009950:	f10a 0a01 	add.w	sl, sl, #1
 8009954:	9304      	str	r3, [sp, #16]
 8009956:	9307      	str	r3, [sp, #28]
 8009958:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800995c:	931a      	str	r3, [sp, #104]	; 0x68
 800995e:	4654      	mov	r4, sl
 8009960:	2205      	movs	r2, #5
 8009962:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009966:	4854      	ldr	r0, [pc, #336]	; (8009ab8 <_vfiprintf_r+0x220>)
 8009968:	f7f6 fc32 	bl	80001d0 <memchr>
 800996c:	9a04      	ldr	r2, [sp, #16]
 800996e:	b9d8      	cbnz	r0, 80099a8 <_vfiprintf_r+0x110>
 8009970:	06d1      	lsls	r1, r2, #27
 8009972:	bf44      	itt	mi
 8009974:	2320      	movmi	r3, #32
 8009976:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800997a:	0713      	lsls	r3, r2, #28
 800997c:	bf44      	itt	mi
 800997e:	232b      	movmi	r3, #43	; 0x2b
 8009980:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009984:	f89a 3000 	ldrb.w	r3, [sl]
 8009988:	2b2a      	cmp	r3, #42	; 0x2a
 800998a:	d015      	beq.n	80099b8 <_vfiprintf_r+0x120>
 800998c:	9a07      	ldr	r2, [sp, #28]
 800998e:	4654      	mov	r4, sl
 8009990:	2000      	movs	r0, #0
 8009992:	f04f 0c0a 	mov.w	ip, #10
 8009996:	4621      	mov	r1, r4
 8009998:	f811 3b01 	ldrb.w	r3, [r1], #1
 800999c:	3b30      	subs	r3, #48	; 0x30
 800999e:	2b09      	cmp	r3, #9
 80099a0:	d94d      	bls.n	8009a3e <_vfiprintf_r+0x1a6>
 80099a2:	b1b0      	cbz	r0, 80099d2 <_vfiprintf_r+0x13a>
 80099a4:	9207      	str	r2, [sp, #28]
 80099a6:	e014      	b.n	80099d2 <_vfiprintf_r+0x13a>
 80099a8:	eba0 0308 	sub.w	r3, r0, r8
 80099ac:	fa09 f303 	lsl.w	r3, r9, r3
 80099b0:	4313      	orrs	r3, r2
 80099b2:	9304      	str	r3, [sp, #16]
 80099b4:	46a2      	mov	sl, r4
 80099b6:	e7d2      	b.n	800995e <_vfiprintf_r+0xc6>
 80099b8:	9b03      	ldr	r3, [sp, #12]
 80099ba:	1d19      	adds	r1, r3, #4
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	9103      	str	r1, [sp, #12]
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	bfbb      	ittet	lt
 80099c4:	425b      	neglt	r3, r3
 80099c6:	f042 0202 	orrlt.w	r2, r2, #2
 80099ca:	9307      	strge	r3, [sp, #28]
 80099cc:	9307      	strlt	r3, [sp, #28]
 80099ce:	bfb8      	it	lt
 80099d0:	9204      	strlt	r2, [sp, #16]
 80099d2:	7823      	ldrb	r3, [r4, #0]
 80099d4:	2b2e      	cmp	r3, #46	; 0x2e
 80099d6:	d10c      	bne.n	80099f2 <_vfiprintf_r+0x15a>
 80099d8:	7863      	ldrb	r3, [r4, #1]
 80099da:	2b2a      	cmp	r3, #42	; 0x2a
 80099dc:	d134      	bne.n	8009a48 <_vfiprintf_r+0x1b0>
 80099de:	9b03      	ldr	r3, [sp, #12]
 80099e0:	1d1a      	adds	r2, r3, #4
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	9203      	str	r2, [sp, #12]
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	bfb8      	it	lt
 80099ea:	f04f 33ff 	movlt.w	r3, #4294967295
 80099ee:	3402      	adds	r4, #2
 80099f0:	9305      	str	r3, [sp, #20]
 80099f2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8009ac8 <_vfiprintf_r+0x230>
 80099f6:	7821      	ldrb	r1, [r4, #0]
 80099f8:	2203      	movs	r2, #3
 80099fa:	4650      	mov	r0, sl
 80099fc:	f7f6 fbe8 	bl	80001d0 <memchr>
 8009a00:	b138      	cbz	r0, 8009a12 <_vfiprintf_r+0x17a>
 8009a02:	9b04      	ldr	r3, [sp, #16]
 8009a04:	eba0 000a 	sub.w	r0, r0, sl
 8009a08:	2240      	movs	r2, #64	; 0x40
 8009a0a:	4082      	lsls	r2, r0
 8009a0c:	4313      	orrs	r3, r2
 8009a0e:	3401      	adds	r4, #1
 8009a10:	9304      	str	r3, [sp, #16]
 8009a12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a16:	4829      	ldr	r0, [pc, #164]	; (8009abc <_vfiprintf_r+0x224>)
 8009a18:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009a1c:	2206      	movs	r2, #6
 8009a1e:	f7f6 fbd7 	bl	80001d0 <memchr>
 8009a22:	2800      	cmp	r0, #0
 8009a24:	d03f      	beq.n	8009aa6 <_vfiprintf_r+0x20e>
 8009a26:	4b26      	ldr	r3, [pc, #152]	; (8009ac0 <_vfiprintf_r+0x228>)
 8009a28:	bb1b      	cbnz	r3, 8009a72 <_vfiprintf_r+0x1da>
 8009a2a:	9b03      	ldr	r3, [sp, #12]
 8009a2c:	3307      	adds	r3, #7
 8009a2e:	f023 0307 	bic.w	r3, r3, #7
 8009a32:	3308      	adds	r3, #8
 8009a34:	9303      	str	r3, [sp, #12]
 8009a36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a38:	443b      	add	r3, r7
 8009a3a:	9309      	str	r3, [sp, #36]	; 0x24
 8009a3c:	e768      	b.n	8009910 <_vfiprintf_r+0x78>
 8009a3e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009a42:	460c      	mov	r4, r1
 8009a44:	2001      	movs	r0, #1
 8009a46:	e7a6      	b.n	8009996 <_vfiprintf_r+0xfe>
 8009a48:	2300      	movs	r3, #0
 8009a4a:	3401      	adds	r4, #1
 8009a4c:	9305      	str	r3, [sp, #20]
 8009a4e:	4619      	mov	r1, r3
 8009a50:	f04f 0c0a 	mov.w	ip, #10
 8009a54:	4620      	mov	r0, r4
 8009a56:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009a5a:	3a30      	subs	r2, #48	; 0x30
 8009a5c:	2a09      	cmp	r2, #9
 8009a5e:	d903      	bls.n	8009a68 <_vfiprintf_r+0x1d0>
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d0c6      	beq.n	80099f2 <_vfiprintf_r+0x15a>
 8009a64:	9105      	str	r1, [sp, #20]
 8009a66:	e7c4      	b.n	80099f2 <_vfiprintf_r+0x15a>
 8009a68:	fb0c 2101 	mla	r1, ip, r1, r2
 8009a6c:	4604      	mov	r4, r0
 8009a6e:	2301      	movs	r3, #1
 8009a70:	e7f0      	b.n	8009a54 <_vfiprintf_r+0x1bc>
 8009a72:	ab03      	add	r3, sp, #12
 8009a74:	9300      	str	r3, [sp, #0]
 8009a76:	462a      	mov	r2, r5
 8009a78:	4b12      	ldr	r3, [pc, #72]	; (8009ac4 <_vfiprintf_r+0x22c>)
 8009a7a:	a904      	add	r1, sp, #16
 8009a7c:	4630      	mov	r0, r6
 8009a7e:	f7fd fd9b 	bl	80075b8 <_printf_float>
 8009a82:	4607      	mov	r7, r0
 8009a84:	1c78      	adds	r0, r7, #1
 8009a86:	d1d6      	bne.n	8009a36 <_vfiprintf_r+0x19e>
 8009a88:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009a8a:	07d9      	lsls	r1, r3, #31
 8009a8c:	d405      	bmi.n	8009a9a <_vfiprintf_r+0x202>
 8009a8e:	89ab      	ldrh	r3, [r5, #12]
 8009a90:	059a      	lsls	r2, r3, #22
 8009a92:	d402      	bmi.n	8009a9a <_vfiprintf_r+0x202>
 8009a94:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009a96:	f7fe fbcd 	bl	8008234 <__retarget_lock_release_recursive>
 8009a9a:	89ab      	ldrh	r3, [r5, #12]
 8009a9c:	065b      	lsls	r3, r3, #25
 8009a9e:	f53f af1d 	bmi.w	80098dc <_vfiprintf_r+0x44>
 8009aa2:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009aa4:	e71c      	b.n	80098e0 <_vfiprintf_r+0x48>
 8009aa6:	ab03      	add	r3, sp, #12
 8009aa8:	9300      	str	r3, [sp, #0]
 8009aaa:	462a      	mov	r2, r5
 8009aac:	4b05      	ldr	r3, [pc, #20]	; (8009ac4 <_vfiprintf_r+0x22c>)
 8009aae:	a904      	add	r1, sp, #16
 8009ab0:	4630      	mov	r0, r6
 8009ab2:	f7fe f825 	bl	8007b00 <_printf_i>
 8009ab6:	e7e4      	b.n	8009a82 <_vfiprintf_r+0x1ea>
 8009ab8:	0800dc0c 	.word	0x0800dc0c
 8009abc:	0800dc16 	.word	0x0800dc16
 8009ac0:	080075b9 	.word	0x080075b9
 8009ac4:	08009873 	.word	0x08009873
 8009ac8:	0800dc12 	.word	0x0800dc12

08009acc <__swhatbuf_r>:
 8009acc:	b570      	push	{r4, r5, r6, lr}
 8009ace:	460c      	mov	r4, r1
 8009ad0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ad4:	2900      	cmp	r1, #0
 8009ad6:	b096      	sub	sp, #88	; 0x58
 8009ad8:	4615      	mov	r5, r2
 8009ada:	461e      	mov	r6, r3
 8009adc:	da0d      	bge.n	8009afa <__swhatbuf_r+0x2e>
 8009ade:	89a3      	ldrh	r3, [r4, #12]
 8009ae0:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009ae4:	f04f 0100 	mov.w	r1, #0
 8009ae8:	bf0c      	ite	eq
 8009aea:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8009aee:	2340      	movne	r3, #64	; 0x40
 8009af0:	2000      	movs	r0, #0
 8009af2:	6031      	str	r1, [r6, #0]
 8009af4:	602b      	str	r3, [r5, #0]
 8009af6:	b016      	add	sp, #88	; 0x58
 8009af8:	bd70      	pop	{r4, r5, r6, pc}
 8009afa:	466a      	mov	r2, sp
 8009afc:	f000 fef6 	bl	800a8ec <_fstat_r>
 8009b00:	2800      	cmp	r0, #0
 8009b02:	dbec      	blt.n	8009ade <__swhatbuf_r+0x12>
 8009b04:	9901      	ldr	r1, [sp, #4]
 8009b06:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8009b0a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8009b0e:	4259      	negs	r1, r3
 8009b10:	4159      	adcs	r1, r3
 8009b12:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009b16:	e7eb      	b.n	8009af0 <__swhatbuf_r+0x24>

08009b18 <__smakebuf_r>:
 8009b18:	898b      	ldrh	r3, [r1, #12]
 8009b1a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009b1c:	079d      	lsls	r5, r3, #30
 8009b1e:	4606      	mov	r6, r0
 8009b20:	460c      	mov	r4, r1
 8009b22:	d507      	bpl.n	8009b34 <__smakebuf_r+0x1c>
 8009b24:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009b28:	6023      	str	r3, [r4, #0]
 8009b2a:	6123      	str	r3, [r4, #16]
 8009b2c:	2301      	movs	r3, #1
 8009b2e:	6163      	str	r3, [r4, #20]
 8009b30:	b002      	add	sp, #8
 8009b32:	bd70      	pop	{r4, r5, r6, pc}
 8009b34:	ab01      	add	r3, sp, #4
 8009b36:	466a      	mov	r2, sp
 8009b38:	f7ff ffc8 	bl	8009acc <__swhatbuf_r>
 8009b3c:	9900      	ldr	r1, [sp, #0]
 8009b3e:	4605      	mov	r5, r0
 8009b40:	4630      	mov	r0, r6
 8009b42:	f7ff fa77 	bl	8009034 <_malloc_r>
 8009b46:	b948      	cbnz	r0, 8009b5c <__smakebuf_r+0x44>
 8009b48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b4c:	059a      	lsls	r2, r3, #22
 8009b4e:	d4ef      	bmi.n	8009b30 <__smakebuf_r+0x18>
 8009b50:	f023 0303 	bic.w	r3, r3, #3
 8009b54:	f043 0302 	orr.w	r3, r3, #2
 8009b58:	81a3      	strh	r3, [r4, #12]
 8009b5a:	e7e3      	b.n	8009b24 <__smakebuf_r+0xc>
 8009b5c:	89a3      	ldrh	r3, [r4, #12]
 8009b5e:	6020      	str	r0, [r4, #0]
 8009b60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b64:	81a3      	strh	r3, [r4, #12]
 8009b66:	9b00      	ldr	r3, [sp, #0]
 8009b68:	6163      	str	r3, [r4, #20]
 8009b6a:	9b01      	ldr	r3, [sp, #4]
 8009b6c:	6120      	str	r0, [r4, #16]
 8009b6e:	b15b      	cbz	r3, 8009b88 <__smakebuf_r+0x70>
 8009b70:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009b74:	4630      	mov	r0, r6
 8009b76:	f000 fecb 	bl	800a910 <_isatty_r>
 8009b7a:	b128      	cbz	r0, 8009b88 <__smakebuf_r+0x70>
 8009b7c:	89a3      	ldrh	r3, [r4, #12]
 8009b7e:	f023 0303 	bic.w	r3, r3, #3
 8009b82:	f043 0301 	orr.w	r3, r3, #1
 8009b86:	81a3      	strh	r3, [r4, #12]
 8009b88:	89a3      	ldrh	r3, [r4, #12]
 8009b8a:	431d      	orrs	r5, r3
 8009b8c:	81a5      	strh	r5, [r4, #12]
 8009b8e:	e7cf      	b.n	8009b30 <__smakebuf_r+0x18>

08009b90 <wcvt>:
 8009b90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b94:	b085      	sub	sp, #20
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	461d      	mov	r5, r3
 8009b9a:	4614      	mov	r4, r2
 8009b9c:	bfbc      	itt	lt
 8009b9e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8009ba2:	4614      	movlt	r4, r2
 8009ba4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009ba6:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8009ba8:	f8dd a044 	ldr.w	sl, [sp, #68]	; 0x44
 8009bac:	f8dd b04c 	ldr.w	fp, [sp, #76]	; 0x4c
 8009bb0:	bfb6      	itet	lt
 8009bb2:	461d      	movlt	r5, r3
 8009bb4:	2300      	movge	r3, #0
 8009bb6:	232d      	movlt	r3, #45	; 0x2d
 8009bb8:	6013      	str	r3, [r2, #0]
 8009bba:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009bbc:	f023 0820 	bic.w	r8, r3, #32
 8009bc0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009bc4:	d005      	beq.n	8009bd2 <wcvt+0x42>
 8009bc6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009bca:	d100      	bne.n	8009bce <wcvt+0x3e>
 8009bcc:	3601      	adds	r6, #1
 8009bce:	2102      	movs	r1, #2
 8009bd0:	e000      	b.n	8009bd4 <wcvt+0x44>
 8009bd2:	2103      	movs	r1, #3
 8009bd4:	ab03      	add	r3, sp, #12
 8009bd6:	9301      	str	r3, [sp, #4]
 8009bd8:	ab02      	add	r3, sp, #8
 8009bda:	9300      	str	r3, [sp, #0]
 8009bdc:	ec45 4b10 	vmov	d0, r4, r5
 8009be0:	4653      	mov	r3, sl
 8009be2:	4632      	mov	r2, r6
 8009be4:	f7fe fbc0 	bl	8008368 <_dtoa_r>
 8009be8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009bec:	4607      	mov	r7, r0
 8009bee:	d112      	bne.n	8009c16 <wcvt+0x86>
 8009bf0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009bf2:	07db      	lsls	r3, r3, #31
 8009bf4:	d40f      	bmi.n	8009c16 <wcvt+0x86>
 8009bf6:	9b03      	ldr	r3, [sp, #12]
 8009bf8:	1bdb      	subs	r3, r3, r7
 8009bfa:	f8cb 3000 	str.w	r3, [fp]
 8009bfe:	2300      	movs	r3, #0
 8009c00:	f8db 2000 	ldr.w	r2, [fp]
 8009c04:	429a      	cmp	r2, r3
 8009c06:	dd02      	ble.n	8009c0e <wcvt+0x7e>
 8009c08:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8009c0a:	4293      	cmp	r3, r2
 8009c0c:	db2a      	blt.n	8009c64 <wcvt+0xd4>
 8009c0e:	9814      	ldr	r0, [sp, #80]	; 0x50
 8009c10:	b005      	add	sp, #20
 8009c12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c16:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009c1a:	eb07 0906 	add.w	r9, r7, r6
 8009c1e:	d110      	bne.n	8009c42 <wcvt+0xb2>
 8009c20:	783b      	ldrb	r3, [r7, #0]
 8009c22:	2b30      	cmp	r3, #48	; 0x30
 8009c24:	d10a      	bne.n	8009c3c <wcvt+0xac>
 8009c26:	2200      	movs	r2, #0
 8009c28:	2300      	movs	r3, #0
 8009c2a:	4620      	mov	r0, r4
 8009c2c:	4629      	mov	r1, r5
 8009c2e:	f7f6 ff4b 	bl	8000ac8 <__aeabi_dcmpeq>
 8009c32:	b918      	cbnz	r0, 8009c3c <wcvt+0xac>
 8009c34:	f1c6 0601 	rsb	r6, r6, #1
 8009c38:	f8ca 6000 	str.w	r6, [sl]
 8009c3c:	f8da 3000 	ldr.w	r3, [sl]
 8009c40:	4499      	add	r9, r3
 8009c42:	2200      	movs	r2, #0
 8009c44:	2300      	movs	r3, #0
 8009c46:	4620      	mov	r0, r4
 8009c48:	4629      	mov	r1, r5
 8009c4a:	f7f6 ff3d 	bl	8000ac8 <__aeabi_dcmpeq>
 8009c4e:	b108      	cbz	r0, 8009c54 <wcvt+0xc4>
 8009c50:	f8cd 900c 	str.w	r9, [sp, #12]
 8009c54:	2230      	movs	r2, #48	; 0x30
 8009c56:	9b03      	ldr	r3, [sp, #12]
 8009c58:	454b      	cmp	r3, r9
 8009c5a:	d2cc      	bcs.n	8009bf6 <wcvt+0x66>
 8009c5c:	1c59      	adds	r1, r3, #1
 8009c5e:	9103      	str	r1, [sp, #12]
 8009c60:	701a      	strb	r2, [r3, #0]
 8009c62:	e7f8      	b.n	8009c56 <wcvt+0xc6>
 8009c64:	9914      	ldr	r1, [sp, #80]	; 0x50
 8009c66:	5cfa      	ldrb	r2, [r7, r3]
 8009c68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8009c6c:	3301      	adds	r3, #1
 8009c6e:	e7c7      	b.n	8009c00 <wcvt+0x70>

08009c70 <_svfwprintf_r>:
 8009c70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c74:	ed2d 8b04 	vpush	{d8-d9}
 8009c78:	b0d3      	sub	sp, #332	; 0x14c
 8009c7a:	461d      	mov	r5, r3
 8009c7c:	2300      	movs	r3, #0
 8009c7e:	4689      	mov	r9, r1
 8009c80:	9319      	str	r3, [sp, #100]	; 0x64
 8009c82:	4683      	mov	fp, r0
 8009c84:	920b      	str	r2, [sp, #44]	; 0x2c
 8009c86:	f7fe fa5f 	bl	8008148 <_localeconv_r>
 8009c8a:	6803      	ldr	r3, [r0, #0]
 8009c8c:	781b      	ldrb	r3, [r3, #0]
 8009c8e:	9316      	str	r3, [sp, #88]	; 0x58
 8009c90:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8009c94:	061e      	lsls	r6, r3, #24
 8009c96:	d51a      	bpl.n	8009cce <_svfwprintf_r+0x5e>
 8009c98:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009c9c:	b9bb      	cbnz	r3, 8009cce <_svfwprintf_r+0x5e>
 8009c9e:	2140      	movs	r1, #64	; 0x40
 8009ca0:	4658      	mov	r0, fp
 8009ca2:	f7ff f9c7 	bl	8009034 <_malloc_r>
 8009ca6:	f8c9 0000 	str.w	r0, [r9]
 8009caa:	f8c9 0010 	str.w	r0, [r9, #16]
 8009cae:	b958      	cbnz	r0, 8009cc8 <_svfwprintf_r+0x58>
 8009cb0:	230c      	movs	r3, #12
 8009cb2:	f8cb 3000 	str.w	r3, [fp]
 8009cb6:	f04f 33ff 	mov.w	r3, #4294967295
 8009cba:	930d      	str	r3, [sp, #52]	; 0x34
 8009cbc:	980d      	ldr	r0, [sp, #52]	; 0x34
 8009cbe:	b053      	add	sp, #332	; 0x14c
 8009cc0:	ecbd 8b04 	vpop	{d8-d9}
 8009cc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cc8:	2340      	movs	r3, #64	; 0x40
 8009cca:	f8c9 3014 	str.w	r3, [r9, #20]
 8009cce:	ed9f 7b8c 	vldr	d7, [pc, #560]	; 8009f00 <_svfwprintf_r+0x290>
 8009cd2:	2300      	movs	r3, #0
 8009cd4:	930f      	str	r3, [sp, #60]	; 0x3c
 8009cd6:	9311      	str	r3, [sp, #68]	; 0x44
 8009cd8:	930d      	str	r3, [sp, #52]	; 0x34
 8009cda:	eeb0 8a47 	vmov.f32	s16, s14
 8009cde:	eef0 8a67 	vmov.f32	s17, s15
 8009ce2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009ce4:	461c      	mov	r4, r3
 8009ce6:	f853 2b04 	ldr.w	r2, [r3], #4
 8009cea:	b10a      	cbz	r2, 8009cf0 <_svfwprintf_r+0x80>
 8009cec:	2a25      	cmp	r2, #37	; 0x25
 8009cee:	d1f9      	bne.n	8009ce4 <_svfwprintf_r+0x74>
 8009cf0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009cf2:	42a3      	cmp	r3, r4
 8009cf4:	d00d      	beq.n	8009d12 <_svfwprintf_r+0xa2>
 8009cf6:	1ae6      	subs	r6, r4, r3
 8009cf8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009cfa:	4633      	mov	r3, r6
 8009cfc:	4649      	mov	r1, r9
 8009cfe:	4658      	mov	r0, fp
 8009d00:	f000 fef2 	bl	800aae8 <__ssputs_r>
 8009d04:	3001      	adds	r0, #1
 8009d06:	f000 80e7 	beq.w	8009ed8 <_svfwprintf_r+0x268>
 8009d0a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009d0c:	eb03 03a6 	add.w	r3, r3, r6, asr #2
 8009d10:	930d      	str	r3, [sp, #52]	; 0x34
 8009d12:	6823      	ldr	r3, [r4, #0]
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	f000 80df 	beq.w	8009ed8 <_svfwprintf_r+0x268>
 8009d1a:	2300      	movs	r3, #0
 8009d1c:	1d21      	adds	r1, r4, #4
 8009d1e:	9315      	str	r3, [sp, #84]	; 0x54
 8009d20:	461a      	mov	r2, r3
 8009d22:	f04f 34ff 	mov.w	r4, #4294967295
 8009d26:	930c      	str	r3, [sp, #48]	; 0x30
 8009d28:	461f      	mov	r7, r3
 8009d2a:	200a      	movs	r0, #10
 8009d2c:	f851 6b04 	ldr.w	r6, [r1], #4
 8009d30:	9609      	str	r6, [sp, #36]	; 0x24
 8009d32:	910b      	str	r1, [sp, #44]	; 0x2c
 8009d34:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009d36:	2939      	cmp	r1, #57	; 0x39
 8009d38:	d84c      	bhi.n	8009dd4 <_svfwprintf_r+0x164>
 8009d3a:	291f      	cmp	r1, #31
 8009d3c:	d94f      	bls.n	8009dde <_svfwprintf_r+0x16e>
 8009d3e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009d40:	3920      	subs	r1, #32
 8009d42:	2919      	cmp	r1, #25
 8009d44:	d84a      	bhi.n	8009ddc <_svfwprintf_r+0x16c>
 8009d46:	e8df f001 	tbb	[pc, r1]
 8009d4a:	496b      	.short	0x496b
 8009d4c:	49497049 	.word	0x49497049
 8009d50:	49494949 	.word	0x49494949
 8009d54:	7a496c73 	.word	0x7a496c73
 8009d58:	9a97497d 	.word	0x9a97497d
 8009d5c:	9a9a9a9a 	.word	0x9a9a9a9a
 8009d60:	9a9a9a9a 	.word	0x9a9a9a9a
 8009d64:	2933      	cmp	r1, #51	; 0x33
 8009d66:	d839      	bhi.n	8009ddc <_svfwprintf_r+0x16c>
 8009d68:	e8df f011 	tbh	[pc, r1, lsl #1]
 8009d6c:	003800e2 	.word	0x003800e2
 8009d70:	003800e2 	.word	0x003800e2
 8009d74:	00380038 	.word	0x00380038
 8009d78:	009b0038 	.word	0x009b0038
 8009d7c:	00380038 	.word	0x00380038
 8009d80:	00380038 	.word	0x00380038
 8009d84:	00380038 	.word	0x00380038
 8009d88:	00380038 	.word	0x00380038
 8009d8c:	00380038 	.word	0x00380038
 8009d90:	031c0038 	.word	0x031c0038
 8009d94:	00380038 	.word	0x00380038
 8009d98:	00380038 	.word	0x00380038
 8009d9c:	00380038 	.word	0x00380038
 8009da0:	00380038 	.word	0x00380038
 8009da4:	00380038 	.word	0x00380038
 8009da8:	00d000a4 	.word	0x00d000a4
 8009dac:	00e200e2 	.word	0x00e200e2
 8009db0:	009e00e2 	.word	0x009e00e2
 8009db4:	003800d0 	.word	0x003800d0
 8009db8:	00a10038 	.word	0x00a10038
 8009dbc:	02820038 	.word	0x02820038
 8009dc0:	02b10293 	.word	0x02b10293
 8009dc4:	003800a1 	.word	0x003800a1
 8009dc8:	003802c0 	.word	0x003802c0
 8009dcc:	00380310 	.word	0x00380310
 8009dd0:	00420038 	.word	0x00420038
 8009dd4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009dd6:	3945      	subs	r1, #69	; 0x45
 8009dd8:	2933      	cmp	r1, #51	; 0x33
 8009dda:	d9c3      	bls.n	8009d64 <_svfwprintf_r+0xf4>
 8009ddc:	b113      	cbz	r3, 8009de4 <_svfwprintf_r+0x174>
 8009dde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d079      	beq.n	8009ed8 <_svfwprintf_r+0x268>
 8009de4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009de6:	932a      	str	r3, [sp, #168]	; 0xa8
 8009de8:	2300      	movs	r3, #0
 8009dea:	9315      	str	r3, [sp, #84]	; 0x54
 8009dec:	950a      	str	r5, [sp, #40]	; 0x28
 8009dee:	e080      	b.n	8009ef2 <_svfwprintf_r+0x282>
 8009df0:	b103      	cbz	r3, 8009df4 <_svfwprintf_r+0x184>
 8009df2:	9215      	str	r2, [sp, #84]	; 0x54
 8009df4:	4b44      	ldr	r3, [pc, #272]	; (8009f08 <_svfwprintf_r+0x298>)
 8009df6:	930f      	str	r3, [sp, #60]	; 0x3c
 8009df8:	462a      	mov	r2, r5
 8009dfa:	06f8      	lsls	r0, r7, #27
 8009dfc:	f852 3b04 	ldr.w	r3, [r2], #4
 8009e00:	920a      	str	r2, [sp, #40]	; 0x28
 8009e02:	d402      	bmi.n	8009e0a <_svfwprintf_r+0x19a>
 8009e04:	0679      	lsls	r1, r7, #25
 8009e06:	bf48      	it	mi
 8009e08:	b29b      	uxthmi	r3, r3
 8009e0a:	07fa      	lsls	r2, r7, #31
 8009e0c:	d506      	bpl.n	8009e1c <_svfwprintf_r+0x1ac>
 8009e0e:	b12b      	cbz	r3, 8009e1c <_svfwprintf_r+0x1ac>
 8009e10:	2230      	movs	r2, #48	; 0x30
 8009e12:	921a      	str	r2, [sp, #104]	; 0x68
 8009e14:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009e16:	921b      	str	r2, [sp, #108]	; 0x6c
 8009e18:	f047 0702 	orr.w	r7, r7, #2
 8009e1c:	2202      	movs	r2, #2
 8009e1e:	e240      	b.n	800a2a2 <_svfwprintf_r+0x632>
 8009e20:	b90a      	cbnz	r2, 8009e26 <_svfwprintf_r+0x1b6>
 8009e22:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009e24:	2301      	movs	r3, #1
 8009e26:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009e28:	e780      	b.n	8009d2c <_svfwprintf_r+0xbc>
 8009e2a:	f047 0701 	orr.w	r7, r7, #1
 8009e2e:	e7fa      	b.n	8009e26 <_svfwprintf_r+0x1b6>
 8009e30:	f855 1b04 	ldr.w	r1, [r5], #4
 8009e34:	910c      	str	r1, [sp, #48]	; 0x30
 8009e36:	2900      	cmp	r1, #0
 8009e38:	daf5      	bge.n	8009e26 <_svfwprintf_r+0x1b6>
 8009e3a:	4249      	negs	r1, r1
 8009e3c:	910c      	str	r1, [sp, #48]	; 0x30
 8009e3e:	f047 0704 	orr.w	r7, r7, #4
 8009e42:	e7f0      	b.n	8009e26 <_svfwprintf_r+0x1b6>
 8009e44:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009e46:	f851 4b04 	ldr.w	r4, [r1], #4
 8009e4a:	9409      	str	r4, [sp, #36]	; 0x24
 8009e4c:	2c2a      	cmp	r4, #42	; 0x2a
 8009e4e:	d111      	bne.n	8009e74 <_svfwprintf_r+0x204>
 8009e50:	f855 4b04 	ldr.w	r4, [r5], #4
 8009e54:	910b      	str	r1, [sp, #44]	; 0x2c
 8009e56:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
 8009e5a:	e7e4      	b.n	8009e26 <_svfwprintf_r+0x1b6>
 8009e5c:	fb00 6404 	mla	r4, r0, r4, r6
 8009e60:	f851 6b04 	ldr.w	r6, [r1], #4
 8009e64:	9609      	str	r6, [sp, #36]	; 0x24
 8009e66:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8009e68:	3e30      	subs	r6, #48	; 0x30
 8009e6a:	2e09      	cmp	r6, #9
 8009e6c:	d9f6      	bls.n	8009e5c <_svfwprintf_r+0x1ec>
 8009e6e:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
 8009e72:	e75e      	b.n	8009d32 <_svfwprintf_r+0xc2>
 8009e74:	2400      	movs	r4, #0
 8009e76:	e7f6      	b.n	8009e66 <_svfwprintf_r+0x1f6>
 8009e78:	f047 0780 	orr.w	r7, r7, #128	; 0x80
 8009e7c:	e7d3      	b.n	8009e26 <_svfwprintf_r+0x1b6>
 8009e7e:	2100      	movs	r1, #0
 8009e80:	910c      	str	r1, [sp, #48]	; 0x30
 8009e82:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8009e84:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009e86:	fb00 1106 	mla	r1, r0, r6, r1
 8009e8a:	3930      	subs	r1, #48	; 0x30
 8009e8c:	910c      	str	r1, [sp, #48]	; 0x30
 8009e8e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009e90:	f851 6b04 	ldr.w	r6, [r1], #4
 8009e94:	910b      	str	r1, [sp, #44]	; 0x2c
 8009e96:	f1a6 0130 	sub.w	r1, r6, #48	; 0x30
 8009e9a:	2909      	cmp	r1, #9
 8009e9c:	9609      	str	r6, [sp, #36]	; 0x24
 8009e9e:	d9f0      	bls.n	8009e82 <_svfwprintf_r+0x212>
 8009ea0:	e748      	b.n	8009d34 <_svfwprintf_r+0xc4>
 8009ea2:	f047 0708 	orr.w	r7, r7, #8
 8009ea6:	e7be      	b.n	8009e26 <_svfwprintf_r+0x1b6>
 8009ea8:	f047 0740 	orr.w	r7, r7, #64	; 0x40
 8009eac:	e7bb      	b.n	8009e26 <_svfwprintf_r+0x1b6>
 8009eae:	f047 0710 	orr.w	r7, r7, #16
 8009eb2:	e7b8      	b.n	8009e26 <_svfwprintf_r+0x1b6>
 8009eb4:	b103      	cbz	r3, 8009eb8 <_svfwprintf_r+0x248>
 8009eb6:	9215      	str	r2, [sp, #84]	; 0x54
 8009eb8:	462b      	mov	r3, r5
 8009eba:	06fd      	lsls	r5, r7, #27
 8009ebc:	f853 0b04 	ldr.w	r0, [r3], #4
 8009ec0:	930a      	str	r3, [sp, #40]	; 0x28
 8009ec2:	d412      	bmi.n	8009eea <_svfwprintf_r+0x27a>
 8009ec4:	f000 fdc6 	bl	800aa54 <btowc>
 8009ec8:	1c44      	adds	r4, r0, #1
 8009eca:	d10e      	bne.n	8009eea <_svfwprintf_r+0x27a>
 8009ecc:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8009ed0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009ed4:	f8a9 300c 	strh.w	r3, [r9, #12]
 8009ed8:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8009edc:	f013 0f40 	tst.w	r3, #64	; 0x40
 8009ee0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009ee2:	bf18      	it	ne
 8009ee4:	f04f 33ff 	movne.w	r3, #4294967295
 8009ee8:	e6e7      	b.n	8009cba <_svfwprintf_r+0x4a>
 8009eea:	2300      	movs	r3, #0
 8009eec:	902a      	str	r0, [sp, #168]	; 0xa8
 8009eee:	932b      	str	r3, [sp, #172]	; 0xac
 8009ef0:	9315      	str	r3, [sp, #84]	; 0x54
 8009ef2:	4698      	mov	r8, r3
 8009ef4:	2401      	movs	r4, #1
 8009ef6:	461e      	mov	r6, r3
 8009ef8:	461d      	mov	r5, r3
 8009efa:	f10d 0aa8 	add.w	sl, sp, #168	; 0xa8
 8009efe:	e101      	b.n	800a104 <_svfwprintf_r+0x494>
	...
 8009f08:	0800dca4 	.word	0x0800dca4
 8009f0c:	b103      	cbz	r3, 8009f10 <_svfwprintf_r+0x2a0>
 8009f0e:	9215      	str	r2, [sp, #84]	; 0x54
 8009f10:	462a      	mov	r2, r5
 8009f12:	06f9      	lsls	r1, r7, #27
 8009f14:	f852 3b04 	ldr.w	r3, [r2], #4
 8009f18:	920a      	str	r2, [sp, #40]	; 0x28
 8009f1a:	d402      	bmi.n	8009f22 <_svfwprintf_r+0x2b2>
 8009f1c:	067a      	lsls	r2, r7, #25
 8009f1e:	bf48      	it	mi
 8009f20:	b21b      	sxthmi	r3, r3
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	da02      	bge.n	8009f2c <_svfwprintf_r+0x2bc>
 8009f26:	222d      	movs	r2, #45	; 0x2d
 8009f28:	425b      	negs	r3, r3
 8009f2a:	9215      	str	r2, [sp, #84]	; 0x54
 8009f2c:	2201      	movs	r2, #1
 8009f2e:	e1ba      	b.n	800a2a6 <_svfwprintf_r+0x636>
 8009f30:	b103      	cbz	r3, 8009f34 <_svfwprintf_r+0x2c4>
 8009f32:	9215      	str	r2, [sp, #84]	; 0x54
 8009f34:	3507      	adds	r5, #7
 8009f36:	f025 0307 	bic.w	r3, r5, #7
 8009f3a:	ecb3 7b02 	vldmia	r3!, {d7}
 8009f3e:	930a      	str	r3, [sp, #40]	; 0x28
 8009f40:	eeb0 8a47 	vmov.f32	s16, s14
 8009f44:	eef0 8a67 	vmov.f32	s17, s15
 8009f48:	ee18 3a90 	vmov	r3, s17
 8009f4c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009f50:	ee09 3a90 	vmov	s19, r3
 8009f54:	eeb0 9a47 	vmov.f32	s18, s14
 8009f58:	4ba6      	ldr	r3, [pc, #664]	; (800a1f4 <_svfwprintf_r+0x584>)
 8009f5a:	ec51 0b19 	vmov	r0, r1, d9
 8009f5e:	f04f 32ff 	mov.w	r2, #4294967295
 8009f62:	f7f6 fde3 	bl	8000b2c <__aeabi_dcmpun>
 8009f66:	b9f0      	cbnz	r0, 8009fa6 <_svfwprintf_r+0x336>
 8009f68:	4ba2      	ldr	r3, [pc, #648]	; (800a1f4 <_svfwprintf_r+0x584>)
 8009f6a:	ec51 0b19 	vmov	r0, r1, d9
 8009f6e:	f04f 32ff 	mov.w	r2, #4294967295
 8009f72:	f7f6 fdbd 	bl	8000af0 <__aeabi_dcmple>
 8009f76:	b9b0      	cbnz	r0, 8009fa6 <_svfwprintf_r+0x336>
 8009f78:	ec51 0b18 	vmov	r0, r1, d8
 8009f7c:	2200      	movs	r2, #0
 8009f7e:	2300      	movs	r3, #0
 8009f80:	f7f6 fdac 	bl	8000adc <__aeabi_dcmplt>
 8009f84:	b108      	cbz	r0, 8009f8a <_svfwprintf_r+0x31a>
 8009f86:	232d      	movs	r3, #45	; 0x2d
 8009f88:	9315      	str	r3, [sp, #84]	; 0x54
 8009f8a:	4a9b      	ldr	r2, [pc, #620]	; (800a1f8 <_svfwprintf_r+0x588>)
 8009f8c:	4b9b      	ldr	r3, [pc, #620]	; (800a1fc <_svfwprintf_r+0x58c>)
 8009f8e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009f90:	f027 0780 	bic.w	r7, r7, #128	; 0x80
 8009f94:	2947      	cmp	r1, #71	; 0x47
 8009f96:	bf94      	ite	ls
 8009f98:	4692      	movls	sl, r2
 8009f9a:	469a      	movhi	sl, r3
 8009f9c:	f04f 0800 	mov.w	r8, #0
 8009fa0:	2403      	movs	r4, #3
 8009fa2:	4646      	mov	r6, r8
 8009fa4:	e3d4      	b.n	800a750 <_svfwprintf_r+0xae0>
 8009fa6:	ec53 2b18 	vmov	r2, r3, d8
 8009faa:	ec51 0b18 	vmov	r0, r1, d8
 8009fae:	f7f6 fdbd 	bl	8000b2c <__aeabi_dcmpun>
 8009fb2:	b140      	cbz	r0, 8009fc6 <_svfwprintf_r+0x356>
 8009fb4:	ee18 3a90 	vmov	r3, s17
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	bfbc      	itt	lt
 8009fbc:	232d      	movlt	r3, #45	; 0x2d
 8009fbe:	9315      	strlt	r3, [sp, #84]	; 0x54
 8009fc0:	4a8f      	ldr	r2, [pc, #572]	; (800a200 <_svfwprintf_r+0x590>)
 8009fc2:	4b90      	ldr	r3, [pc, #576]	; (800a204 <_svfwprintf_r+0x594>)
 8009fc4:	e7e3      	b.n	8009f8e <_svfwprintf_r+0x31e>
 8009fc6:	1c63      	adds	r3, r4, #1
 8009fc8:	f000 810e 	beq.w	800a1e8 <_svfwprintf_r+0x578>
 8009fcc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009fce:	f023 0320 	bic.w	r3, r3, #32
 8009fd2:	2b47      	cmp	r3, #71	; 0x47
 8009fd4:	d102      	bne.n	8009fdc <_svfwprintf_r+0x36c>
 8009fd6:	2c00      	cmp	r4, #0
 8009fd8:	bf08      	it	eq
 8009fda:	2401      	moveq	r4, #1
 8009fdc:	f447 7380 	orr.w	r3, r7, #256	; 0x100
 8009fe0:	930e      	str	r3, [sp, #56]	; 0x38
 8009fe2:	2328      	movs	r3, #40	; 0x28
 8009fe4:	9307      	str	r3, [sp, #28]
 8009fe6:	ab19      	add	r3, sp, #100	; 0x64
 8009fe8:	9305      	str	r3, [sp, #20]
 8009fea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009fec:	9304      	str	r3, [sp, #16]
 8009fee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009ff0:	f10d 08a8 	add.w	r8, sp, #168	; 0xa8
 8009ff4:	ae18      	add	r6, sp, #96	; 0x60
 8009ff6:	ad17      	add	r5, sp, #92	; 0x5c
 8009ff8:	e9cd 4300 	strd	r4, r3, [sp]
 8009ffc:	f8cd 8018 	str.w	r8, [sp, #24]
 800a000:	ec53 2b18 	vmov	r2, r3, d8
 800a004:	9603      	str	r6, [sp, #12]
 800a006:	9502      	str	r5, [sp, #8]
 800a008:	4658      	mov	r0, fp
 800a00a:	f7ff fdc1 	bl	8009b90 <wcvt>
 800a00e:	4540      	cmp	r0, r8
 800a010:	4682      	mov	sl, r0
 800a012:	f040 80eb 	bne.w	800a1ec <_svfwprintf_r+0x57c>
 800a016:	9919      	ldr	r1, [sp, #100]	; 0x64
 800a018:	2928      	cmp	r1, #40	; 0x28
 800a01a:	f340 80e7 	ble.w	800a1ec <_svfwprintf_r+0x57c>
 800a01e:	0089      	lsls	r1, r1, #2
 800a020:	4658      	mov	r0, fp
 800a022:	f7ff f807 	bl	8009034 <_malloc_r>
 800a026:	4680      	mov	r8, r0
 800a028:	2800      	cmp	r0, #0
 800a02a:	f43f af4f 	beq.w	8009ecc <_svfwprintf_r+0x25c>
 800a02e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a030:	9502      	str	r5, [sp, #8]
 800a032:	e9cd 0306 	strd	r0, r3, [sp, #24]
 800a036:	ab19      	add	r3, sp, #100	; 0x64
 800a038:	9305      	str	r3, [sp, #20]
 800a03a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a03c:	e9cd 6303 	strd	r6, r3, [sp, #12]
 800a040:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a042:	4658      	mov	r0, fp
 800a044:	e9cd 4300 	strd	r4, r3, [sp]
 800a048:	ec53 2b18 	vmov	r2, r3, d8
 800a04c:	f7ff fda0 	bl	8009b90 <wcvt>
 800a050:	4682      	mov	sl, r0
 800a052:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a054:	9d18      	ldr	r5, [sp, #96]	; 0x60
 800a056:	f023 0320 	bic.w	r3, r3, #32
 800a05a:	2b47      	cmp	r3, #71	; 0x47
 800a05c:	f040 80d6 	bne.w	800a20c <_svfwprintf_r+0x59c>
 800a060:	1cee      	adds	r6, r5, #3
 800a062:	db02      	blt.n	800a06a <_svfwprintf_r+0x3fa>
 800a064:	42ac      	cmp	r4, r5
 800a066:	f280 80e9 	bge.w	800a23c <_svfwprintf_r+0x5cc>
 800a06a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a06c:	3b02      	subs	r3, #2
 800a06e:	9309      	str	r3, [sp, #36]	; 0x24
 800a070:	1e6b      	subs	r3, r5, #1
 800a072:	2b00      	cmp	r3, #0
 800a074:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a076:	9318      	str	r3, [sp, #96]	; 0x60
 800a078:	bfb8      	it	lt
 800a07a:	f1c5 0301 	rsblt	r3, r5, #1
 800a07e:	921c      	str	r2, [sp, #112]	; 0x70
 800a080:	bfb4      	ite	lt
 800a082:	222d      	movlt	r2, #45	; 0x2d
 800a084:	222b      	movge	r2, #43	; 0x2b
 800a086:	2b09      	cmp	r3, #9
 800a088:	921d      	str	r2, [sp, #116]	; 0x74
 800a08a:	f340 80d1 	ble.w	800a230 <_svfwprintf_r+0x5c0>
 800a08e:	a92a      	add	r1, sp, #168	; 0xa8
 800a090:	250a      	movs	r5, #10
 800a092:	460a      	mov	r2, r1
 800a094:	fb93 f4f5 	sdiv	r4, r3, r5
 800a098:	fb05 3014 	mls	r0, r5, r4, r3
 800a09c:	3030      	adds	r0, #48	; 0x30
 800a09e:	f842 0c04 	str.w	r0, [r2, #-4]
 800a0a2:	4618      	mov	r0, r3
 800a0a4:	2863      	cmp	r0, #99	; 0x63
 800a0a6:	f1a1 0104 	sub.w	r1, r1, #4
 800a0aa:	4623      	mov	r3, r4
 800a0ac:	dcf1      	bgt.n	800a092 <_svfwprintf_r+0x422>
 800a0ae:	3330      	adds	r3, #48	; 0x30
 800a0b0:	f841 3c04 	str.w	r3, [r1, #-4]
 800a0b4:	f1a2 0008 	sub.w	r0, r2, #8
 800a0b8:	ab1d      	add	r3, sp, #116	; 0x74
 800a0ba:	a92a      	add	r1, sp, #168	; 0xa8
 800a0bc:	4288      	cmp	r0, r1
 800a0be:	f0c0 80b2 	bcc.w	800a226 <_svfwprintf_r+0x5b6>
 800a0c2:	f10d 03b3 	add.w	r3, sp, #179	; 0xb3
 800a0c6:	1a9b      	subs	r3, r3, r2
 800a0c8:	f023 0303 	bic.w	r3, r3, #3
 800a0cc:	3a0b      	subs	r2, #11
 800a0ce:	428a      	cmp	r2, r1
 800a0d0:	bf88      	it	hi
 800a0d2:	2300      	movhi	r3, #0
 800a0d4:	aa1e      	add	r2, sp, #120	; 0x78
 800a0d6:	18d4      	adds	r4, r2, r3
 800a0d8:	ab1c      	add	r3, sp, #112	; 0x70
 800a0da:	1ae4      	subs	r4, r4, r3
 800a0dc:	10a3      	asrs	r3, r4, #2
 800a0de:	9311      	str	r3, [sp, #68]	; 0x44
 800a0e0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a0e2:	2b01      	cmp	r3, #1
 800a0e4:	eb03 04a4 	add.w	r4, r3, r4, asr #2
 800a0e8:	dc02      	bgt.n	800a0f0 <_svfwprintf_r+0x480>
 800a0ea:	f017 0501 	ands.w	r5, r7, #1
 800a0ee:	d001      	beq.n	800a0f4 <_svfwprintf_r+0x484>
 800a0f0:	3401      	adds	r4, #1
 800a0f2:	2500      	movs	r5, #0
 800a0f4:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800a0f6:	2e00      	cmp	r6, #0
 800a0f8:	f000 8180 	beq.w	800a3fc <_svfwprintf_r+0x78c>
 800a0fc:	232d      	movs	r3, #45	; 0x2d
 800a0fe:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 800a100:	9315      	str	r3, [sp, #84]	; 0x54
 800a102:	2600      	movs	r6, #0
 800a104:	42a6      	cmp	r6, r4
 800a106:	4633      	mov	r3, r6
 800a108:	bfb8      	it	lt
 800a10a:	4623      	movlt	r3, r4
 800a10c:	930e      	str	r3, [sp, #56]	; 0x38
 800a10e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a110:	b113      	cbz	r3, 800a118 <_svfwprintf_r+0x4a8>
 800a112:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a114:	3301      	adds	r3, #1
 800a116:	930e      	str	r3, [sp, #56]	; 0x38
 800a118:	f017 0302 	ands.w	r3, r7, #2
 800a11c:	9312      	str	r3, [sp, #72]	; 0x48
 800a11e:	bf1e      	ittt	ne
 800a120:	9b0e      	ldrne	r3, [sp, #56]	; 0x38
 800a122:	3302      	addne	r3, #2
 800a124:	930e      	strne	r3, [sp, #56]	; 0x38
 800a126:	f017 0384 	ands.w	r3, r7, #132	; 0x84
 800a12a:	9313      	str	r3, [sp, #76]	; 0x4c
 800a12c:	f000 8168 	beq.w	800a400 <_svfwprintf_r+0x790>
 800a130:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a132:	b143      	cbz	r3, 800a146 <_svfwprintf_r+0x4d6>
 800a134:	2304      	movs	r3, #4
 800a136:	aa15      	add	r2, sp, #84	; 0x54
 800a138:	4649      	mov	r1, r9
 800a13a:	4658      	mov	r0, fp
 800a13c:	f000 fcd4 	bl	800aae8 <__ssputs_r>
 800a140:	3001      	adds	r0, #1
 800a142:	f000 8170 	beq.w	800a426 <_svfwprintf_r+0x7b6>
 800a146:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a148:	b143      	cbz	r3, 800a15c <_svfwprintf_r+0x4ec>
 800a14a:	2308      	movs	r3, #8
 800a14c:	aa1a      	add	r2, sp, #104	; 0x68
 800a14e:	4649      	mov	r1, r9
 800a150:	4658      	mov	r0, fp
 800a152:	f000 fcc9 	bl	800aae8 <__ssputs_r>
 800a156:	3001      	adds	r0, #1
 800a158:	f000 8165 	beq.w	800a426 <_svfwprintf_r+0x7b6>
 800a15c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a15e:	2b80      	cmp	r3, #128	; 0x80
 800a160:	d113      	bne.n	800a18a <_svfwprintf_r+0x51a>
 800a162:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a164:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a166:	1a9b      	subs	r3, r3, r2
 800a168:	2b00      	cmp	r3, #0
 800a16a:	9310      	str	r3, [sp, #64]	; 0x40
 800a16c:	dd0d      	ble.n	800a18a <_svfwprintf_r+0x51a>
 800a16e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a170:	4a25      	ldr	r2, [pc, #148]	; (800a208 <_svfwprintf_r+0x598>)
 800a172:	2b10      	cmp	r3, #16
 800a174:	f300 816c 	bgt.w	800a450 <_svfwprintf_r+0x7e0>
 800a178:	4a23      	ldr	r2, [pc, #140]	; (800a208 <_svfwprintf_r+0x598>)
 800a17a:	009b      	lsls	r3, r3, #2
 800a17c:	4649      	mov	r1, r9
 800a17e:	4658      	mov	r0, fp
 800a180:	f000 fcb2 	bl	800aae8 <__ssputs_r>
 800a184:	3001      	adds	r0, #1
 800a186:	f000 814e 	beq.w	800a426 <_svfwprintf_r+0x7b6>
 800a18a:	1b36      	subs	r6, r6, r4
 800a18c:	2e00      	cmp	r6, #0
 800a18e:	dd0c      	ble.n	800a1aa <_svfwprintf_r+0x53a>
 800a190:	2e10      	cmp	r6, #16
 800a192:	4a1d      	ldr	r2, [pc, #116]	; (800a208 <_svfwprintf_r+0x598>)
 800a194:	f300 8167 	bgt.w	800a466 <_svfwprintf_r+0x7f6>
 800a198:	4a1b      	ldr	r2, [pc, #108]	; (800a208 <_svfwprintf_r+0x598>)
 800a19a:	00b3      	lsls	r3, r6, #2
 800a19c:	4649      	mov	r1, r9
 800a19e:	4658      	mov	r0, fp
 800a1a0:	f000 fca2 	bl	800aae8 <__ssputs_r>
 800a1a4:	3001      	adds	r0, #1
 800a1a6:	f000 813e 	beq.w	800a426 <_svfwprintf_r+0x7b6>
 800a1aa:	05f9      	lsls	r1, r7, #23
 800a1ac:	f100 8164 	bmi.w	800a478 <_svfwprintf_r+0x808>
 800a1b0:	00a3      	lsls	r3, r4, #2
 800a1b2:	4652      	mov	r2, sl
 800a1b4:	4649      	mov	r1, r9
 800a1b6:	4658      	mov	r0, fp
 800a1b8:	f000 fc96 	bl	800aae8 <__ssputs_r>
 800a1bc:	3001      	adds	r0, #1
 800a1be:	f000 8132 	beq.w	800a426 <_svfwprintf_r+0x7b6>
 800a1c2:	077a      	lsls	r2, r7, #29
 800a1c4:	f100 8282 	bmi.w	800a6cc <_svfwprintf_r+0xa5c>
 800a1c8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a1cc:	990e      	ldr	r1, [sp, #56]	; 0x38
 800a1ce:	428a      	cmp	r2, r1
 800a1d0:	bfac      	ite	ge
 800a1d2:	189b      	addge	r3, r3, r2
 800a1d4:	185b      	addlt	r3, r3, r1
 800a1d6:	930d      	str	r3, [sp, #52]	; 0x34
 800a1d8:	f1b8 0f00 	cmp.w	r8, #0
 800a1dc:	d057      	beq.n	800a28e <_svfwprintf_r+0x61e>
 800a1de:	4641      	mov	r1, r8
 800a1e0:	4658      	mov	r0, fp
 800a1e2:	f7fe feb3 	bl	8008f4c <_free_r>
 800a1e6:	e052      	b.n	800a28e <_svfwprintf_r+0x61e>
 800a1e8:	2406      	movs	r4, #6
 800a1ea:	e6f7      	b.n	8009fdc <_svfwprintf_r+0x36c>
 800a1ec:	f04f 0800 	mov.w	r8, #0
 800a1f0:	e72f      	b.n	800a052 <_svfwprintf_r+0x3e2>
 800a1f2:	bf00      	nop
 800a1f4:	7fefffff 	.word	0x7fefffff
 800a1f8:	0800dc20 	.word	0x0800dc20
 800a1fc:	0800dc30 	.word	0x0800dc30
 800a200:	0800dc40 	.word	0x0800dc40
 800a204:	0800dc50 	.word	0x0800dc50
 800a208:	0800dd30 	.word	0x0800dd30
 800a20c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a20e:	2b66      	cmp	r3, #102	; 0x66
 800a210:	f47f af2e 	bne.w	800a070 <_svfwprintf_r+0x400>
 800a214:	f007 0301 	and.w	r3, r7, #1
 800a218:	2d00      	cmp	r5, #0
 800a21a:	ea43 0304 	orr.w	r3, r3, r4
 800a21e:	dc17      	bgt.n	800a250 <_svfwprintf_r+0x5e0>
 800a220:	b313      	cbz	r3, 800a268 <_svfwprintf_r+0x5f8>
 800a222:	3402      	adds	r4, #2
 800a224:	e766      	b.n	800a0f4 <_svfwprintf_r+0x484>
 800a226:	f850 4b04 	ldr.w	r4, [r0], #4
 800a22a:	f843 4f04 	str.w	r4, [r3, #4]!
 800a22e:	e745      	b.n	800a0bc <_svfwprintf_r+0x44c>
 800a230:	2230      	movs	r2, #48	; 0x30
 800a232:	4413      	add	r3, r2
 800a234:	921e      	str	r2, [sp, #120]	; 0x78
 800a236:	931f      	str	r3, [sp, #124]	; 0x7c
 800a238:	ac20      	add	r4, sp, #128	; 0x80
 800a23a:	e74d      	b.n	800a0d8 <_svfwprintf_r+0x468>
 800a23c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a23e:	42ab      	cmp	r3, r5
 800a240:	dd0a      	ble.n	800a258 <_svfwprintf_r+0x5e8>
 800a242:	2d00      	cmp	r5, #0
 800a244:	bfd4      	ite	le
 800a246:	f1c5 0402 	rsble	r4, r5, #2
 800a24a:	2401      	movgt	r4, #1
 800a24c:	441c      	add	r4, r3
 800a24e:	e006      	b.n	800a25e <_svfwprintf_r+0x5ee>
 800a250:	b143      	cbz	r3, 800a264 <_svfwprintf_r+0x5f4>
 800a252:	3401      	adds	r4, #1
 800a254:	442c      	add	r4, r5
 800a256:	e74d      	b.n	800a0f4 <_svfwprintf_r+0x484>
 800a258:	07fc      	lsls	r4, r7, #31
 800a25a:	d507      	bpl.n	800a26c <_svfwprintf_r+0x5fc>
 800a25c:	1c6c      	adds	r4, r5, #1
 800a25e:	2367      	movs	r3, #103	; 0x67
 800a260:	9309      	str	r3, [sp, #36]	; 0x24
 800a262:	e747      	b.n	800a0f4 <_svfwprintf_r+0x484>
 800a264:	462c      	mov	r4, r5
 800a266:	e745      	b.n	800a0f4 <_svfwprintf_r+0x484>
 800a268:	2401      	movs	r4, #1
 800a26a:	e743      	b.n	800a0f4 <_svfwprintf_r+0x484>
 800a26c:	462c      	mov	r4, r5
 800a26e:	e7f6      	b.n	800a25e <_svfwprintf_r+0x5ee>
 800a270:	b103      	cbz	r3, 800a274 <_svfwprintf_r+0x604>
 800a272:	9215      	str	r2, [sp, #84]	; 0x54
 800a274:	1d2b      	adds	r3, r5, #4
 800a276:	06f8      	lsls	r0, r7, #27
 800a278:	930a      	str	r3, [sp, #40]	; 0x28
 800a27a:	d503      	bpl.n	800a284 <_svfwprintf_r+0x614>
 800a27c:	682b      	ldr	r3, [r5, #0]
 800a27e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a280:	601a      	str	r2, [r3, #0]
 800a282:	e004      	b.n	800a28e <_svfwprintf_r+0x61e>
 800a284:	0679      	lsls	r1, r7, #25
 800a286:	d5f9      	bpl.n	800a27c <_svfwprintf_r+0x60c>
 800a288:	682b      	ldr	r3, [r5, #0]
 800a28a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a28c:	801a      	strh	r2, [r3, #0]
 800a28e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800a290:	e527      	b.n	8009ce2 <_svfwprintf_r+0x72>
 800a292:	462a      	mov	r2, r5
 800a294:	f017 0110 	ands.w	r1, r7, #16
 800a298:	f852 3b04 	ldr.w	r3, [r2], #4
 800a29c:	920a      	str	r2, [sp, #40]	; 0x28
 800a29e:	d011      	beq.n	800a2c4 <_svfwprintf_r+0x654>
 800a2a0:	2200      	movs	r2, #0
 800a2a2:	2100      	movs	r1, #0
 800a2a4:	9115      	str	r1, [sp, #84]	; 0x54
 800a2a6:	1c66      	adds	r6, r4, #1
 800a2a8:	f000 822d 	beq.w	800a706 <_svfwprintf_r+0xa96>
 800a2ac:	f027 0180 	bic.w	r1, r7, #128	; 0x80
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	f040 822c 	bne.w	800a70e <_svfwprintf_r+0xa9e>
 800a2b6:	2c00      	cmp	r4, #0
 800a2b8:	f000 8098 	beq.w	800a3ec <_svfwprintf_r+0x77c>
 800a2bc:	2a01      	cmp	r2, #1
 800a2be:	f040 8229 	bne.w	800a714 <_svfwprintf_r+0xaa4>
 800a2c2:	e075      	b.n	800a3b0 <_svfwprintf_r+0x740>
 800a2c4:	f017 0240 	ands.w	r2, r7, #64	; 0x40
 800a2c8:	d0eb      	beq.n	800a2a2 <_svfwprintf_r+0x632>
 800a2ca:	b29b      	uxth	r3, r3
 800a2cc:	e7e8      	b.n	800a2a0 <_svfwprintf_r+0x630>
 800a2ce:	462a      	mov	r2, r5
 800a2d0:	2178      	movs	r1, #120	; 0x78
 800a2d2:	f852 3b04 	ldr.w	r3, [r2], #4
 800a2d6:	920a      	str	r2, [sp, #40]	; 0x28
 800a2d8:	2230      	movs	r2, #48	; 0x30
 800a2da:	e9cd 211a 	strd	r2, r1, [sp, #104]	; 0x68
 800a2de:	4a9e      	ldr	r2, [pc, #632]	; (800a558 <_svfwprintf_r+0x8e8>)
 800a2e0:	920f      	str	r2, [sp, #60]	; 0x3c
 800a2e2:	f047 0702 	orr.w	r7, r7, #2
 800a2e6:	2202      	movs	r2, #2
 800a2e8:	9109      	str	r1, [sp, #36]	; 0x24
 800a2ea:	e7da      	b.n	800a2a2 <_svfwprintf_r+0x632>
 800a2ec:	462b      	mov	r3, r5
 800a2ee:	2600      	movs	r6, #0
 800a2f0:	f853 ab04 	ldr.w	sl, [r3], #4
 800a2f4:	930a      	str	r3, [sp, #40]	; 0x28
 800a2f6:	f017 0510 	ands.w	r5, r7, #16
 800a2fa:	9615      	str	r6, [sp, #84]	; 0x54
 800a2fc:	d12d      	bne.n	800a35a <_svfwprintf_r+0x6ea>
 800a2fe:	1c62      	adds	r2, r4, #1
 800a300:	d014      	beq.n	800a32c <_svfwprintf_r+0x6bc>
 800a302:	4622      	mov	r2, r4
 800a304:	4629      	mov	r1, r5
 800a306:	4650      	mov	r0, sl
 800a308:	4626      	mov	r6, r4
 800a30a:	f7f5 ff61 	bl	80001d0 <memchr>
 800a30e:	b108      	cbz	r0, 800a314 <_svfwprintf_r+0x6a4>
 800a310:	eba0 060a 	sub.w	r6, r0, sl
 800a314:	2e27      	cmp	r6, #39	; 0x27
 800a316:	d90e      	bls.n	800a336 <_svfwprintf_r+0x6c6>
 800a318:	1c71      	adds	r1, r6, #1
 800a31a:	0089      	lsls	r1, r1, #2
 800a31c:	4658      	mov	r0, fp
 800a31e:	f7fe fe89 	bl	8009034 <_malloc_r>
 800a322:	2800      	cmp	r0, #0
 800a324:	f43f add2 	beq.w	8009ecc <_svfwprintf_r+0x25c>
 800a328:	4680      	mov	r8, r0
 800a32a:	e007      	b.n	800a33c <_svfwprintf_r+0x6cc>
 800a32c:	4650      	mov	r0, sl
 800a32e:	f7f5 ff9f 	bl	8000270 <strlen>
 800a332:	4606      	mov	r6, r0
 800a334:	e7ee      	b.n	800a314 <_svfwprintf_r+0x6a4>
 800a336:	f04f 0800 	mov.w	r8, #0
 800a33a:	a82a      	add	r0, sp, #168	; 0xa8
 800a33c:	4634      	mov	r4, r6
 800a33e:	2300      	movs	r3, #0
 800a340:	42b3      	cmp	r3, r6
 800a342:	d104      	bne.n	800a34e <_svfwprintf_r+0x6de>
 800a344:	2600      	movs	r6, #0
 800a346:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
 800a34a:	4682      	mov	sl, r0
 800a34c:	e6da      	b.n	800a104 <_svfwprintf_r+0x494>
 800a34e:	f81a 2003 	ldrb.w	r2, [sl, r3]
 800a352:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 800a356:	3301      	adds	r3, #1
 800a358:	e7f2      	b.n	800a340 <_svfwprintf_r+0x6d0>
 800a35a:	1c63      	adds	r3, r4, #1
 800a35c:	d011      	beq.n	800a382 <_svfwprintf_r+0x712>
 800a35e:	4622      	mov	r2, r4
 800a360:	4631      	mov	r1, r6
 800a362:	4650      	mov	r0, sl
 800a364:	f000 fab3 	bl	800a8ce <wmemchr>
 800a368:	4680      	mov	r8, r0
 800a36a:	2800      	cmp	r0, #0
 800a36c:	f43f ae19 	beq.w	8009fa2 <_svfwprintf_r+0x332>
 800a370:	eba0 080a 	sub.w	r8, r0, sl
 800a374:	ea4f 08a8 	mov.w	r8, r8, asr #2
 800a378:	4544      	cmp	r4, r8
 800a37a:	bfa8      	it	ge
 800a37c:	4644      	movge	r4, r8
 800a37e:	46b0      	mov	r8, r6
 800a380:	e60f      	b.n	8009fa2 <_svfwprintf_r+0x332>
 800a382:	4650      	mov	r0, sl
 800a384:	f000 fa9a 	bl	800a8bc <wcslen>
 800a388:	4604      	mov	r4, r0
 800a38a:	e7f8      	b.n	800a37e <_svfwprintf_r+0x70e>
 800a38c:	462a      	mov	r2, r5
 800a38e:	06fe      	lsls	r6, r7, #27
 800a390:	f852 3b04 	ldr.w	r3, [r2], #4
 800a394:	920a      	str	r2, [sp, #40]	; 0x28
 800a396:	d501      	bpl.n	800a39c <_svfwprintf_r+0x72c>
 800a398:	2201      	movs	r2, #1
 800a39a:	e782      	b.n	800a2a2 <_svfwprintf_r+0x632>
 800a39c:	067d      	lsls	r5, r7, #25
 800a39e:	bf48      	it	mi
 800a3a0:	b29b      	uxthmi	r3, r3
 800a3a2:	e7f9      	b.n	800a398 <_svfwprintf_r+0x728>
 800a3a4:	b103      	cbz	r3, 800a3a8 <_svfwprintf_r+0x738>
 800a3a6:	9215      	str	r2, [sp, #84]	; 0x54
 800a3a8:	4b6c      	ldr	r3, [pc, #432]	; (800a55c <_svfwprintf_r+0x8ec>)
 800a3aa:	e524      	b.n	8009df6 <_svfwprintf_r+0x186>
 800a3ac:	2b09      	cmp	r3, #9
 800a3ae:	d804      	bhi.n	800a3ba <_svfwprintf_r+0x74a>
 800a3b0:	3330      	adds	r3, #48	; 0x30
 800a3b2:	9351      	str	r3, [sp, #324]	; 0x144
 800a3b4:	f50d 7aa2 	add.w	sl, sp, #324	; 0x144
 800a3b8:	e1c2      	b.n	800a740 <_svfwprintf_r+0xad0>
 800a3ba:	f50d 7aa4 	add.w	sl, sp, #328	; 0x148
 800a3be:	250a      	movs	r5, #10
 800a3c0:	fbb3 f0f5 	udiv	r0, r3, r5
 800a3c4:	fb05 3210 	mls	r2, r5, r0, r3
 800a3c8:	3230      	adds	r2, #48	; 0x30
 800a3ca:	f84a 2d04 	str.w	r2, [sl, #-4]!
 800a3ce:	461a      	mov	r2, r3
 800a3d0:	2a09      	cmp	r2, #9
 800a3d2:	4603      	mov	r3, r0
 800a3d4:	d8f4      	bhi.n	800a3c0 <_svfwprintf_r+0x750>
 800a3d6:	e1b3      	b.n	800a740 <_svfwprintf_r+0xad0>
 800a3d8:	f003 020f 	and.w	r2, r3, #15
 800a3dc:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800a3de:	091b      	lsrs	r3, r3, #4
 800a3e0:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 800a3e4:	f84a 2d04 	str.w	r2, [sl, #-4]!
 800a3e8:	d1f6      	bne.n	800a3d8 <_svfwprintf_r+0x768>
 800a3ea:	e1a9      	b.n	800a740 <_svfwprintf_r+0xad0>
 800a3ec:	b91a      	cbnz	r2, 800a3f6 <_svfwprintf_r+0x786>
 800a3ee:	07f8      	lsls	r0, r7, #31
 800a3f0:	d501      	bpl.n	800a3f6 <_svfwprintf_r+0x786>
 800a3f2:	2330      	movs	r3, #48	; 0x30
 800a3f4:	e7dd      	b.n	800a3b2 <_svfwprintf_r+0x742>
 800a3f6:	f50d 7aa4 	add.w	sl, sp, #328	; 0x148
 800a3fa:	e1a1      	b.n	800a740 <_svfwprintf_r+0xad0>
 800a3fc:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 800a3fe:	e681      	b.n	800a104 <_svfwprintf_r+0x494>
 800a400:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a402:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a404:	1a9b      	subs	r3, r3, r2
 800a406:	2b00      	cmp	r3, #0
 800a408:	9310      	str	r3, [sp, #64]	; 0x40
 800a40a:	f77f ae91 	ble.w	800a130 <_svfwprintf_r+0x4c0>
 800a40e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a410:	2b10      	cmp	r3, #16
 800a412:	dc11      	bgt.n	800a438 <_svfwprintf_r+0x7c8>
 800a414:	4a52      	ldr	r2, [pc, #328]	; (800a560 <_svfwprintf_r+0x8f0>)
 800a416:	009b      	lsls	r3, r3, #2
 800a418:	4649      	mov	r1, r9
 800a41a:	4658      	mov	r0, fp
 800a41c:	f000 fb64 	bl	800aae8 <__ssputs_r>
 800a420:	3001      	adds	r0, #1
 800a422:	f47f ae85 	bne.w	800a130 <_svfwprintf_r+0x4c0>
 800a426:	f1b8 0f00 	cmp.w	r8, #0
 800a42a:	f43f ad55 	beq.w	8009ed8 <_svfwprintf_r+0x268>
 800a42e:	4641      	mov	r1, r8
 800a430:	4658      	mov	r0, fp
 800a432:	f7fe fd8b 	bl	8008f4c <_free_r>
 800a436:	e54f      	b.n	8009ed8 <_svfwprintf_r+0x268>
 800a438:	4a49      	ldr	r2, [pc, #292]	; (800a560 <_svfwprintf_r+0x8f0>)
 800a43a:	2340      	movs	r3, #64	; 0x40
 800a43c:	4649      	mov	r1, r9
 800a43e:	4658      	mov	r0, fp
 800a440:	f000 fb52 	bl	800aae8 <__ssputs_r>
 800a444:	3001      	adds	r0, #1
 800a446:	d0ee      	beq.n	800a426 <_svfwprintf_r+0x7b6>
 800a448:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a44a:	3b10      	subs	r3, #16
 800a44c:	9310      	str	r3, [sp, #64]	; 0x40
 800a44e:	e7de      	b.n	800a40e <_svfwprintf_r+0x79e>
 800a450:	2340      	movs	r3, #64	; 0x40
 800a452:	4649      	mov	r1, r9
 800a454:	4658      	mov	r0, fp
 800a456:	f000 fb47 	bl	800aae8 <__ssputs_r>
 800a45a:	3001      	adds	r0, #1
 800a45c:	d0e3      	beq.n	800a426 <_svfwprintf_r+0x7b6>
 800a45e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a460:	3b10      	subs	r3, #16
 800a462:	9310      	str	r3, [sp, #64]	; 0x40
 800a464:	e683      	b.n	800a16e <_svfwprintf_r+0x4fe>
 800a466:	2340      	movs	r3, #64	; 0x40
 800a468:	4649      	mov	r1, r9
 800a46a:	4658      	mov	r0, fp
 800a46c:	f000 fb3c 	bl	800aae8 <__ssputs_r>
 800a470:	3001      	adds	r0, #1
 800a472:	d0d8      	beq.n	800a426 <_svfwprintf_r+0x7b6>
 800a474:	3e10      	subs	r6, #16
 800a476:	e68b      	b.n	800a190 <_svfwprintf_r+0x520>
 800a478:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a47a:	2b65      	cmp	r3, #101	; 0x65
 800a47c:	f240 80e4 	bls.w	800a648 <_svfwprintf_r+0x9d8>
 800a480:	ec51 0b18 	vmov	r0, r1, d8
 800a484:	2200      	movs	r2, #0
 800a486:	2300      	movs	r3, #0
 800a488:	f7f6 fb1e 	bl	8000ac8 <__aeabi_dcmpeq>
 800a48c:	b358      	cbz	r0, 800a4e6 <_svfwprintf_r+0x876>
 800a48e:	4a35      	ldr	r2, [pc, #212]	; (800a564 <_svfwprintf_r+0x8f4>)
 800a490:	2304      	movs	r3, #4
 800a492:	4649      	mov	r1, r9
 800a494:	4658      	mov	r0, fp
 800a496:	f000 fb27 	bl	800aae8 <__ssputs_r>
 800a49a:	3001      	adds	r0, #1
 800a49c:	d0c3      	beq.n	800a426 <_svfwprintf_r+0x7b6>
 800a49e:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 800a4a2:	429a      	cmp	r2, r3
 800a4a4:	db02      	blt.n	800a4ac <_svfwprintf_r+0x83c>
 800a4a6:	07fb      	lsls	r3, r7, #31
 800a4a8:	f57f ae8b 	bpl.w	800a1c2 <_svfwprintf_r+0x552>
 800a4ac:	2304      	movs	r3, #4
 800a4ae:	aa16      	add	r2, sp, #88	; 0x58
 800a4b0:	4649      	mov	r1, r9
 800a4b2:	4658      	mov	r0, fp
 800a4b4:	f000 fb18 	bl	800aae8 <__ssputs_r>
 800a4b8:	3001      	adds	r0, #1
 800a4ba:	d0b4      	beq.n	800a426 <_svfwprintf_r+0x7b6>
 800a4bc:	9c19      	ldr	r4, [sp, #100]	; 0x64
 800a4be:	3c01      	subs	r4, #1
 800a4c0:	2c00      	cmp	r4, #0
 800a4c2:	f77f ae7e 	ble.w	800a1c2 <_svfwprintf_r+0x552>
 800a4c6:	4d28      	ldr	r5, [pc, #160]	; (800a568 <_svfwprintf_r+0x8f8>)
 800a4c8:	2c10      	cmp	r4, #16
 800a4ca:	dc02      	bgt.n	800a4d2 <_svfwprintf_r+0x862>
 800a4cc:	00a3      	lsls	r3, r4, #2
 800a4ce:	4a26      	ldr	r2, [pc, #152]	; (800a568 <_svfwprintf_r+0x8f8>)
 800a4d0:	e670      	b.n	800a1b4 <_svfwprintf_r+0x544>
 800a4d2:	2340      	movs	r3, #64	; 0x40
 800a4d4:	462a      	mov	r2, r5
 800a4d6:	4649      	mov	r1, r9
 800a4d8:	4658      	mov	r0, fp
 800a4da:	f000 fb05 	bl	800aae8 <__ssputs_r>
 800a4de:	3001      	adds	r0, #1
 800a4e0:	d0a1      	beq.n	800a426 <_svfwprintf_r+0x7b6>
 800a4e2:	3c10      	subs	r4, #16
 800a4e4:	e7f0      	b.n	800a4c8 <_svfwprintf_r+0x858>
 800a4e6:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	dc3f      	bgt.n	800a56c <_svfwprintf_r+0x8fc>
 800a4ec:	4a1d      	ldr	r2, [pc, #116]	; (800a564 <_svfwprintf_r+0x8f4>)
 800a4ee:	2304      	movs	r3, #4
 800a4f0:	4649      	mov	r1, r9
 800a4f2:	4658      	mov	r0, fp
 800a4f4:	f000 faf8 	bl	800aae8 <__ssputs_r>
 800a4f8:	3001      	adds	r0, #1
 800a4fa:	d094      	beq.n	800a426 <_svfwprintf_r+0x7b6>
 800a4fc:	e9dd 3218 	ldrd	r3, r2, [sp, #96]	; 0x60
 800a500:	4313      	orrs	r3, r2
 800a502:	f007 0201 	and.w	r2, r7, #1
 800a506:	4313      	orrs	r3, r2
 800a508:	f43f ae5b 	beq.w	800a1c2 <_svfwprintf_r+0x552>
 800a50c:	2304      	movs	r3, #4
 800a50e:	aa16      	add	r2, sp, #88	; 0x58
 800a510:	4649      	mov	r1, r9
 800a512:	4658      	mov	r0, fp
 800a514:	f000 fae8 	bl	800aae8 <__ssputs_r>
 800a518:	3001      	adds	r0, #1
 800a51a:	d084      	beq.n	800a426 <_svfwprintf_r+0x7b6>
 800a51c:	9c18      	ldr	r4, [sp, #96]	; 0x60
 800a51e:	2c00      	cmp	r4, #0
 800a520:	da0c      	bge.n	800a53c <_svfwprintf_r+0x8cc>
 800a522:	4d11      	ldr	r5, [pc, #68]	; (800a568 <_svfwprintf_r+0x8f8>)
 800a524:	4264      	negs	r4, r4
 800a526:	2c10      	cmp	r4, #16
 800a528:	dc0b      	bgt.n	800a542 <_svfwprintf_r+0x8d2>
 800a52a:	4a0f      	ldr	r2, [pc, #60]	; (800a568 <_svfwprintf_r+0x8f8>)
 800a52c:	00a3      	lsls	r3, r4, #2
 800a52e:	4649      	mov	r1, r9
 800a530:	4658      	mov	r0, fp
 800a532:	f000 fad9 	bl	800aae8 <__ssputs_r>
 800a536:	3001      	adds	r0, #1
 800a538:	f43f af75 	beq.w	800a426 <_svfwprintf_r+0x7b6>
 800a53c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a53e:	009b      	lsls	r3, r3, #2
 800a540:	e637      	b.n	800a1b2 <_svfwprintf_r+0x542>
 800a542:	2340      	movs	r3, #64	; 0x40
 800a544:	462a      	mov	r2, r5
 800a546:	4649      	mov	r1, r9
 800a548:	4658      	mov	r0, fp
 800a54a:	f000 facd 	bl	800aae8 <__ssputs_r>
 800a54e:	3001      	adds	r0, #1
 800a550:	f43f af69 	beq.w	800a426 <_svfwprintf_r+0x7b6>
 800a554:	3c10      	subs	r4, #16
 800a556:	e7e6      	b.n	800a526 <_svfwprintf_r+0x8b6>
 800a558:	0800dca4 	.word	0x0800dca4
 800a55c:	0800dc60 	.word	0x0800dc60
 800a560:	0800dcf0 	.word	0x0800dcf0
 800a564:	0800dce8 	.word	0x0800dce8
 800a568:	0800dd30 	.word	0x0800dd30
 800a56c:	9c19      	ldr	r4, [sp, #100]	; 0x64
 800a56e:	f344 041d 	sbfx	r4, r4, #0, #30
 800a572:	42ac      	cmp	r4, r5
 800a574:	bfa8      	it	ge
 800a576:	462c      	movge	r4, r5
 800a578:	2c00      	cmp	r4, #0
 800a57a:	dc20      	bgt.n	800a5be <_svfwprintf_r+0x94e>
 800a57c:	2c00      	cmp	r4, #0
 800a57e:	bfac      	ite	ge
 800a580:	1b2e      	subge	r6, r5, r4
 800a582:	462e      	movlt	r6, r5
 800a584:	2e00      	cmp	r6, #0
 800a586:	dd0b      	ble.n	800a5a0 <_svfwprintf_r+0x930>
 800a588:	4c72      	ldr	r4, [pc, #456]	; (800a754 <_svfwprintf_r+0xae4>)
 800a58a:	2e10      	cmp	r6, #16
 800a58c:	dc20      	bgt.n	800a5d0 <_svfwprintf_r+0x960>
 800a58e:	4a71      	ldr	r2, [pc, #452]	; (800a754 <_svfwprintf_r+0xae4>)
 800a590:	00b3      	lsls	r3, r6, #2
 800a592:	4649      	mov	r1, r9
 800a594:	4658      	mov	r0, fp
 800a596:	f000 faa7 	bl	800aae8 <__ssputs_r>
 800a59a:	3001      	adds	r0, #1
 800a59c:	f43f af43 	beq.w	800a426 <_svfwprintf_r+0x7b6>
 800a5a0:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 800a5a4:	429a      	cmp	r2, r3
 800a5a6:	ea4f 0585 	mov.w	r5, r5, lsl #2
 800a5aa:	da1c      	bge.n	800a5e6 <_svfwprintf_r+0x976>
 800a5ac:	2304      	movs	r3, #4
 800a5ae:	aa16      	add	r2, sp, #88	; 0x58
 800a5b0:	4649      	mov	r1, r9
 800a5b2:	4658      	mov	r0, fp
 800a5b4:	f000 fa98 	bl	800aae8 <__ssputs_r>
 800a5b8:	3001      	adds	r0, #1
 800a5ba:	d116      	bne.n	800a5ea <_svfwprintf_r+0x97a>
 800a5bc:	e733      	b.n	800a426 <_svfwprintf_r+0x7b6>
 800a5be:	00a3      	lsls	r3, r4, #2
 800a5c0:	4652      	mov	r2, sl
 800a5c2:	4649      	mov	r1, r9
 800a5c4:	4658      	mov	r0, fp
 800a5c6:	f000 fa8f 	bl	800aae8 <__ssputs_r>
 800a5ca:	3001      	adds	r0, #1
 800a5cc:	d1d6      	bne.n	800a57c <_svfwprintf_r+0x90c>
 800a5ce:	e72a      	b.n	800a426 <_svfwprintf_r+0x7b6>
 800a5d0:	2340      	movs	r3, #64	; 0x40
 800a5d2:	4622      	mov	r2, r4
 800a5d4:	4649      	mov	r1, r9
 800a5d6:	4658      	mov	r0, fp
 800a5d8:	f000 fa86 	bl	800aae8 <__ssputs_r>
 800a5dc:	3001      	adds	r0, #1
 800a5de:	f43f af22 	beq.w	800a426 <_svfwprintf_r+0x7b6>
 800a5e2:	3e10      	subs	r6, #16
 800a5e4:	e7d1      	b.n	800a58a <_svfwprintf_r+0x91a>
 800a5e6:	07fe      	lsls	r6, r7, #31
 800a5e8:	d4e0      	bmi.n	800a5ac <_svfwprintf_r+0x93c>
 800a5ea:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a5ec:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a5ee:	ebc5 0483 	rsb	r4, r5, r3, lsl #2
 800a5f2:	10a4      	asrs	r4, r4, #2
 800a5f4:	1a9b      	subs	r3, r3, r2
 800a5f6:	429c      	cmp	r4, r3
 800a5f8:	bfa8      	it	ge
 800a5fa:	461c      	movge	r4, r3
 800a5fc:	2c00      	cmp	r4, #0
 800a5fe:	dd09      	ble.n	800a614 <_svfwprintf_r+0x9a4>
 800a600:	00a3      	lsls	r3, r4, #2
 800a602:	eb0a 0205 	add.w	r2, sl, r5
 800a606:	4649      	mov	r1, r9
 800a608:	4658      	mov	r0, fp
 800a60a:	f000 fa6d 	bl	800aae8 <__ssputs_r>
 800a60e:	3001      	adds	r0, #1
 800a610:	f43f af09 	beq.w	800a426 <_svfwprintf_r+0x7b6>
 800a614:	e9dd 3518 	ldrd	r3, r5, [sp, #96]	; 0x60
 800a618:	2c00      	cmp	r4, #0
 800a61a:	eba5 0503 	sub.w	r5, r5, r3
 800a61e:	bfa8      	it	ge
 800a620:	1b2d      	subge	r5, r5, r4
 800a622:	2d00      	cmp	r5, #0
 800a624:	f77f adcd 	ble.w	800a1c2 <_svfwprintf_r+0x552>
 800a628:	4c4a      	ldr	r4, [pc, #296]	; (800a754 <_svfwprintf_r+0xae4>)
 800a62a:	2d10      	cmp	r5, #16
 800a62c:	dc01      	bgt.n	800a632 <_svfwprintf_r+0x9c2>
 800a62e:	00ab      	lsls	r3, r5, #2
 800a630:	e74d      	b.n	800a4ce <_svfwprintf_r+0x85e>
 800a632:	2340      	movs	r3, #64	; 0x40
 800a634:	4622      	mov	r2, r4
 800a636:	4649      	mov	r1, r9
 800a638:	4658      	mov	r0, fp
 800a63a:	f000 fa55 	bl	800aae8 <__ssputs_r>
 800a63e:	3001      	adds	r0, #1
 800a640:	f43f aef1 	beq.w	800a426 <_svfwprintf_r+0x7b6>
 800a644:	3d10      	subs	r5, #16
 800a646:	e7f0      	b.n	800a62a <_svfwprintf_r+0x9ba>
 800a648:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a64a:	2b01      	cmp	r3, #1
 800a64c:	4652      	mov	r2, sl
 800a64e:	f04f 0304 	mov.w	r3, #4
 800a652:	4649      	mov	r1, r9
 800a654:	4658      	mov	r0, fp
 800a656:	dc01      	bgt.n	800a65c <_svfwprintf_r+0x9ec>
 800a658:	07fc      	lsls	r4, r7, #31
 800a65a:	d51b      	bpl.n	800a694 <_svfwprintf_r+0xa24>
 800a65c:	f000 fa44 	bl	800aae8 <__ssputs_r>
 800a660:	3001      	adds	r0, #1
 800a662:	f43f aee0 	beq.w	800a426 <_svfwprintf_r+0x7b6>
 800a666:	2304      	movs	r3, #4
 800a668:	aa16      	add	r2, sp, #88	; 0x58
 800a66a:	4649      	mov	r1, r9
 800a66c:	4658      	mov	r0, fp
 800a66e:	f000 fa3b 	bl	800aae8 <__ssputs_r>
 800a672:	3001      	adds	r0, #1
 800a674:	f43f aed7 	beq.w	800a426 <_svfwprintf_r+0x7b6>
 800a678:	9c19      	ldr	r4, [sp, #100]	; 0x64
 800a67a:	ec51 0b18 	vmov	r0, r1, d8
 800a67e:	2200      	movs	r2, #0
 800a680:	2300      	movs	r3, #0
 800a682:	3c01      	subs	r4, #1
 800a684:	f7f6 fa20 	bl	8000ac8 <__aeabi_dcmpeq>
 800a688:	b968      	cbnz	r0, 800a6a6 <_svfwprintf_r+0xa36>
 800a68a:	00a3      	lsls	r3, r4, #2
 800a68c:	f10a 0204 	add.w	r2, sl, #4
 800a690:	4649      	mov	r1, r9
 800a692:	4658      	mov	r0, fp
 800a694:	f000 fa28 	bl	800aae8 <__ssputs_r>
 800a698:	3001      	adds	r0, #1
 800a69a:	f43f aec4 	beq.w	800a426 <_svfwprintf_r+0x7b6>
 800a69e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a6a0:	aa1c      	add	r2, sp, #112	; 0x70
 800a6a2:	009b      	lsls	r3, r3, #2
 800a6a4:	e586      	b.n	800a1b4 <_svfwprintf_r+0x544>
 800a6a6:	2c00      	cmp	r4, #0
 800a6a8:	ddf9      	ble.n	800a69e <_svfwprintf_r+0xa2e>
 800a6aa:	4d2a      	ldr	r5, [pc, #168]	; (800a754 <_svfwprintf_r+0xae4>)
 800a6ac:	2c10      	cmp	r4, #16
 800a6ae:	dc02      	bgt.n	800a6b6 <_svfwprintf_r+0xa46>
 800a6b0:	4a28      	ldr	r2, [pc, #160]	; (800a754 <_svfwprintf_r+0xae4>)
 800a6b2:	00a3      	lsls	r3, r4, #2
 800a6b4:	e7ec      	b.n	800a690 <_svfwprintf_r+0xa20>
 800a6b6:	2340      	movs	r3, #64	; 0x40
 800a6b8:	462a      	mov	r2, r5
 800a6ba:	4649      	mov	r1, r9
 800a6bc:	4658      	mov	r0, fp
 800a6be:	f000 fa13 	bl	800aae8 <__ssputs_r>
 800a6c2:	3001      	adds	r0, #1
 800a6c4:	f43f aeaf 	beq.w	800a426 <_svfwprintf_r+0x7b6>
 800a6c8:	3c10      	subs	r4, #16
 800a6ca:	e7ef      	b.n	800a6ac <_svfwprintf_r+0xa3c>
 800a6cc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a6ce:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a6d0:	1a9c      	subs	r4, r3, r2
 800a6d2:	2c00      	cmp	r4, #0
 800a6d4:	f77f ad78 	ble.w	800a1c8 <_svfwprintf_r+0x558>
 800a6d8:	2c10      	cmp	r4, #16
 800a6da:	dc09      	bgt.n	800a6f0 <_svfwprintf_r+0xa80>
 800a6dc:	4a1e      	ldr	r2, [pc, #120]	; (800a758 <_svfwprintf_r+0xae8>)
 800a6de:	00a3      	lsls	r3, r4, #2
 800a6e0:	4649      	mov	r1, r9
 800a6e2:	4658      	mov	r0, fp
 800a6e4:	f000 fa00 	bl	800aae8 <__ssputs_r>
 800a6e8:	3001      	adds	r0, #1
 800a6ea:	f47f ad6d 	bne.w	800a1c8 <_svfwprintf_r+0x558>
 800a6ee:	e69a      	b.n	800a426 <_svfwprintf_r+0x7b6>
 800a6f0:	4a19      	ldr	r2, [pc, #100]	; (800a758 <_svfwprintf_r+0xae8>)
 800a6f2:	2340      	movs	r3, #64	; 0x40
 800a6f4:	4649      	mov	r1, r9
 800a6f6:	4658      	mov	r0, fp
 800a6f8:	f000 f9f6 	bl	800aae8 <__ssputs_r>
 800a6fc:	3001      	adds	r0, #1
 800a6fe:	f43f ae92 	beq.w	800a426 <_svfwprintf_r+0x7b6>
 800a702:	3c10      	subs	r4, #16
 800a704:	e7e8      	b.n	800a6d8 <_svfwprintf_r+0xa68>
 800a706:	4639      	mov	r1, r7
 800a708:	2b00      	cmp	r3, #0
 800a70a:	f43f add7 	beq.w	800a2bc <_svfwprintf_r+0x64c>
 800a70e:	2a01      	cmp	r2, #1
 800a710:	f43f ae4c 	beq.w	800a3ac <_svfwprintf_r+0x73c>
 800a714:	2a02      	cmp	r2, #2
 800a716:	f50d 7aa4 	add.w	sl, sp, #328	; 0x148
 800a71a:	f43f ae5d 	beq.w	800a3d8 <_svfwprintf_r+0x768>
 800a71e:	f003 0207 	and.w	r2, r3, #7
 800a722:	3230      	adds	r2, #48	; 0x30
 800a724:	08db      	lsrs	r3, r3, #3
 800a726:	4650      	mov	r0, sl
 800a728:	f84a 2d04 	str.w	r2, [sl, #-4]!
 800a72c:	d1f7      	bne.n	800a71e <_svfwprintf_r+0xaae>
 800a72e:	07cd      	lsls	r5, r1, #31
 800a730:	d506      	bpl.n	800a740 <_svfwprintf_r+0xad0>
 800a732:	2a30      	cmp	r2, #48	; 0x30
 800a734:	d004      	beq.n	800a740 <_svfwprintf_r+0xad0>
 800a736:	2330      	movs	r3, #48	; 0x30
 800a738:	f84a 3c04 	str.w	r3, [sl, #-4]
 800a73c:	f1a0 0a08 	sub.w	sl, r0, #8
 800a740:	ab52      	add	r3, sp, #328	; 0x148
 800a742:	eba3 030a 	sub.w	r3, r3, sl
 800a746:	4626      	mov	r6, r4
 800a748:	460f      	mov	r7, r1
 800a74a:	109c      	asrs	r4, r3, #2
 800a74c:	f04f 0800 	mov.w	r8, #0
 800a750:	4645      	mov	r5, r8
 800a752:	e4d7      	b.n	800a104 <_svfwprintf_r+0x494>
 800a754:	0800dd30 	.word	0x0800dd30
 800a758:	0800dcf0 	.word	0x0800dcf0

0800a75c <__swbuf_r>:
 800a75c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a75e:	460e      	mov	r6, r1
 800a760:	4614      	mov	r4, r2
 800a762:	4605      	mov	r5, r0
 800a764:	b118      	cbz	r0, 800a76e <__swbuf_r+0x12>
 800a766:	6a03      	ldr	r3, [r0, #32]
 800a768:	b90b      	cbnz	r3, 800a76e <__swbuf_r+0x12>
 800a76a:	f7fd fc25 	bl	8007fb8 <__sinit>
 800a76e:	69a3      	ldr	r3, [r4, #24]
 800a770:	60a3      	str	r3, [r4, #8]
 800a772:	89a3      	ldrh	r3, [r4, #12]
 800a774:	071a      	lsls	r2, r3, #28
 800a776:	d525      	bpl.n	800a7c4 <__swbuf_r+0x68>
 800a778:	6923      	ldr	r3, [r4, #16]
 800a77a:	b31b      	cbz	r3, 800a7c4 <__swbuf_r+0x68>
 800a77c:	6823      	ldr	r3, [r4, #0]
 800a77e:	6922      	ldr	r2, [r4, #16]
 800a780:	1a98      	subs	r0, r3, r2
 800a782:	6963      	ldr	r3, [r4, #20]
 800a784:	b2f6      	uxtb	r6, r6
 800a786:	4283      	cmp	r3, r0
 800a788:	4637      	mov	r7, r6
 800a78a:	dc04      	bgt.n	800a796 <__swbuf_r+0x3a>
 800a78c:	4621      	mov	r1, r4
 800a78e:	4628      	mov	r0, r5
 800a790:	f7fd fb5e 	bl	8007e50 <_fflush_r>
 800a794:	b9e0      	cbnz	r0, 800a7d0 <__swbuf_r+0x74>
 800a796:	68a3      	ldr	r3, [r4, #8]
 800a798:	3b01      	subs	r3, #1
 800a79a:	60a3      	str	r3, [r4, #8]
 800a79c:	6823      	ldr	r3, [r4, #0]
 800a79e:	1c5a      	adds	r2, r3, #1
 800a7a0:	6022      	str	r2, [r4, #0]
 800a7a2:	701e      	strb	r6, [r3, #0]
 800a7a4:	6962      	ldr	r2, [r4, #20]
 800a7a6:	1c43      	adds	r3, r0, #1
 800a7a8:	429a      	cmp	r2, r3
 800a7aa:	d004      	beq.n	800a7b6 <__swbuf_r+0x5a>
 800a7ac:	89a3      	ldrh	r3, [r4, #12]
 800a7ae:	07db      	lsls	r3, r3, #31
 800a7b0:	d506      	bpl.n	800a7c0 <__swbuf_r+0x64>
 800a7b2:	2e0a      	cmp	r6, #10
 800a7b4:	d104      	bne.n	800a7c0 <__swbuf_r+0x64>
 800a7b6:	4621      	mov	r1, r4
 800a7b8:	4628      	mov	r0, r5
 800a7ba:	f7fd fb49 	bl	8007e50 <_fflush_r>
 800a7be:	b938      	cbnz	r0, 800a7d0 <__swbuf_r+0x74>
 800a7c0:	4638      	mov	r0, r7
 800a7c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a7c4:	4621      	mov	r1, r4
 800a7c6:	4628      	mov	r0, r5
 800a7c8:	f000 f806 	bl	800a7d8 <__swsetup_r>
 800a7cc:	2800      	cmp	r0, #0
 800a7ce:	d0d5      	beq.n	800a77c <__swbuf_r+0x20>
 800a7d0:	f04f 37ff 	mov.w	r7, #4294967295
 800a7d4:	e7f4      	b.n	800a7c0 <__swbuf_r+0x64>
	...

0800a7d8 <__swsetup_r>:
 800a7d8:	b538      	push	{r3, r4, r5, lr}
 800a7da:	4b2a      	ldr	r3, [pc, #168]	; (800a884 <__swsetup_r+0xac>)
 800a7dc:	4605      	mov	r5, r0
 800a7de:	6818      	ldr	r0, [r3, #0]
 800a7e0:	460c      	mov	r4, r1
 800a7e2:	b118      	cbz	r0, 800a7ec <__swsetup_r+0x14>
 800a7e4:	6a03      	ldr	r3, [r0, #32]
 800a7e6:	b90b      	cbnz	r3, 800a7ec <__swsetup_r+0x14>
 800a7e8:	f7fd fbe6 	bl	8007fb8 <__sinit>
 800a7ec:	89a3      	ldrh	r3, [r4, #12]
 800a7ee:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a7f2:	0718      	lsls	r0, r3, #28
 800a7f4:	d422      	bmi.n	800a83c <__swsetup_r+0x64>
 800a7f6:	06d9      	lsls	r1, r3, #27
 800a7f8:	d407      	bmi.n	800a80a <__swsetup_r+0x32>
 800a7fa:	2309      	movs	r3, #9
 800a7fc:	602b      	str	r3, [r5, #0]
 800a7fe:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a802:	81a3      	strh	r3, [r4, #12]
 800a804:	f04f 30ff 	mov.w	r0, #4294967295
 800a808:	e034      	b.n	800a874 <__swsetup_r+0x9c>
 800a80a:	0758      	lsls	r0, r3, #29
 800a80c:	d512      	bpl.n	800a834 <__swsetup_r+0x5c>
 800a80e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a810:	b141      	cbz	r1, 800a824 <__swsetup_r+0x4c>
 800a812:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a816:	4299      	cmp	r1, r3
 800a818:	d002      	beq.n	800a820 <__swsetup_r+0x48>
 800a81a:	4628      	mov	r0, r5
 800a81c:	f7fe fb96 	bl	8008f4c <_free_r>
 800a820:	2300      	movs	r3, #0
 800a822:	6363      	str	r3, [r4, #52]	; 0x34
 800a824:	89a3      	ldrh	r3, [r4, #12]
 800a826:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a82a:	81a3      	strh	r3, [r4, #12]
 800a82c:	2300      	movs	r3, #0
 800a82e:	6063      	str	r3, [r4, #4]
 800a830:	6923      	ldr	r3, [r4, #16]
 800a832:	6023      	str	r3, [r4, #0]
 800a834:	89a3      	ldrh	r3, [r4, #12]
 800a836:	f043 0308 	orr.w	r3, r3, #8
 800a83a:	81a3      	strh	r3, [r4, #12]
 800a83c:	6923      	ldr	r3, [r4, #16]
 800a83e:	b94b      	cbnz	r3, 800a854 <__swsetup_r+0x7c>
 800a840:	89a3      	ldrh	r3, [r4, #12]
 800a842:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a846:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a84a:	d003      	beq.n	800a854 <__swsetup_r+0x7c>
 800a84c:	4621      	mov	r1, r4
 800a84e:	4628      	mov	r0, r5
 800a850:	f7ff f962 	bl	8009b18 <__smakebuf_r>
 800a854:	89a0      	ldrh	r0, [r4, #12]
 800a856:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a85a:	f010 0301 	ands.w	r3, r0, #1
 800a85e:	d00a      	beq.n	800a876 <__swsetup_r+0x9e>
 800a860:	2300      	movs	r3, #0
 800a862:	60a3      	str	r3, [r4, #8]
 800a864:	6963      	ldr	r3, [r4, #20]
 800a866:	425b      	negs	r3, r3
 800a868:	61a3      	str	r3, [r4, #24]
 800a86a:	6923      	ldr	r3, [r4, #16]
 800a86c:	b943      	cbnz	r3, 800a880 <__swsetup_r+0xa8>
 800a86e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a872:	d1c4      	bne.n	800a7fe <__swsetup_r+0x26>
 800a874:	bd38      	pop	{r3, r4, r5, pc}
 800a876:	0781      	lsls	r1, r0, #30
 800a878:	bf58      	it	pl
 800a87a:	6963      	ldrpl	r3, [r4, #20]
 800a87c:	60a3      	str	r3, [r4, #8]
 800a87e:	e7f4      	b.n	800a86a <__swsetup_r+0x92>
 800a880:	2000      	movs	r0, #0
 800a882:	e7f7      	b.n	800a874 <__swsetup_r+0x9c>
 800a884:	2000006c 	.word	0x2000006c

0800a888 <memmove>:
 800a888:	4288      	cmp	r0, r1
 800a88a:	b510      	push	{r4, lr}
 800a88c:	eb01 0402 	add.w	r4, r1, r2
 800a890:	d902      	bls.n	800a898 <memmove+0x10>
 800a892:	4284      	cmp	r4, r0
 800a894:	4623      	mov	r3, r4
 800a896:	d807      	bhi.n	800a8a8 <memmove+0x20>
 800a898:	1e43      	subs	r3, r0, #1
 800a89a:	42a1      	cmp	r1, r4
 800a89c:	d008      	beq.n	800a8b0 <memmove+0x28>
 800a89e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a8a2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a8a6:	e7f8      	b.n	800a89a <memmove+0x12>
 800a8a8:	4402      	add	r2, r0
 800a8aa:	4601      	mov	r1, r0
 800a8ac:	428a      	cmp	r2, r1
 800a8ae:	d100      	bne.n	800a8b2 <memmove+0x2a>
 800a8b0:	bd10      	pop	{r4, pc}
 800a8b2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a8b6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a8ba:	e7f7      	b.n	800a8ac <memmove+0x24>

0800a8bc <wcslen>:
 800a8bc:	4602      	mov	r2, r0
 800a8be:	4613      	mov	r3, r2
 800a8c0:	3204      	adds	r2, #4
 800a8c2:	6819      	ldr	r1, [r3, #0]
 800a8c4:	2900      	cmp	r1, #0
 800a8c6:	d1fa      	bne.n	800a8be <wcslen+0x2>
 800a8c8:	1a18      	subs	r0, r3, r0
 800a8ca:	1080      	asrs	r0, r0, #2
 800a8cc:	4770      	bx	lr

0800a8ce <wmemchr>:
 800a8ce:	b530      	push	{r4, r5, lr}
 800a8d0:	2400      	movs	r4, #0
 800a8d2:	4294      	cmp	r4, r2
 800a8d4:	4603      	mov	r3, r0
 800a8d6:	d102      	bne.n	800a8de <wmemchr+0x10>
 800a8d8:	2300      	movs	r3, #0
 800a8da:	4618      	mov	r0, r3
 800a8dc:	bd30      	pop	{r4, r5, pc}
 800a8de:	681d      	ldr	r5, [r3, #0]
 800a8e0:	428d      	cmp	r5, r1
 800a8e2:	f100 0004 	add.w	r0, r0, #4
 800a8e6:	d0f8      	beq.n	800a8da <wmemchr+0xc>
 800a8e8:	3401      	adds	r4, #1
 800a8ea:	e7f2      	b.n	800a8d2 <wmemchr+0x4>

0800a8ec <_fstat_r>:
 800a8ec:	b538      	push	{r3, r4, r5, lr}
 800a8ee:	4d07      	ldr	r5, [pc, #28]	; (800a90c <_fstat_r+0x20>)
 800a8f0:	2300      	movs	r3, #0
 800a8f2:	4604      	mov	r4, r0
 800a8f4:	4608      	mov	r0, r1
 800a8f6:	4611      	mov	r1, r2
 800a8f8:	602b      	str	r3, [r5, #0]
 800a8fa:	f7f7 f9e4 	bl	8001cc6 <_fstat>
 800a8fe:	1c43      	adds	r3, r0, #1
 800a900:	d102      	bne.n	800a908 <_fstat_r+0x1c>
 800a902:	682b      	ldr	r3, [r5, #0]
 800a904:	b103      	cbz	r3, 800a908 <_fstat_r+0x1c>
 800a906:	6023      	str	r3, [r4, #0]
 800a908:	bd38      	pop	{r3, r4, r5, pc}
 800a90a:	bf00      	nop
 800a90c:	2000a520 	.word	0x2000a520

0800a910 <_isatty_r>:
 800a910:	b538      	push	{r3, r4, r5, lr}
 800a912:	4d06      	ldr	r5, [pc, #24]	; (800a92c <_isatty_r+0x1c>)
 800a914:	2300      	movs	r3, #0
 800a916:	4604      	mov	r4, r0
 800a918:	4608      	mov	r0, r1
 800a91a:	602b      	str	r3, [r5, #0]
 800a91c:	f7f7 f9e3 	bl	8001ce6 <_isatty>
 800a920:	1c43      	adds	r3, r0, #1
 800a922:	d102      	bne.n	800a92a <_isatty_r+0x1a>
 800a924:	682b      	ldr	r3, [r5, #0]
 800a926:	b103      	cbz	r3, 800a92a <_isatty_r+0x1a>
 800a928:	6023      	str	r3, [r4, #0]
 800a92a:	bd38      	pop	{r3, r4, r5, pc}
 800a92c:	2000a520 	.word	0x2000a520

0800a930 <_sbrk_r>:
 800a930:	b538      	push	{r3, r4, r5, lr}
 800a932:	4d06      	ldr	r5, [pc, #24]	; (800a94c <_sbrk_r+0x1c>)
 800a934:	2300      	movs	r3, #0
 800a936:	4604      	mov	r4, r0
 800a938:	4608      	mov	r0, r1
 800a93a:	602b      	str	r3, [r5, #0]
 800a93c:	f7f7 f9ec 	bl	8001d18 <_sbrk>
 800a940:	1c43      	adds	r3, r0, #1
 800a942:	d102      	bne.n	800a94a <_sbrk_r+0x1a>
 800a944:	682b      	ldr	r3, [r5, #0]
 800a946:	b103      	cbz	r3, 800a94a <_sbrk_r+0x1a>
 800a948:	6023      	str	r3, [r4, #0]
 800a94a:	bd38      	pop	{r3, r4, r5, pc}
 800a94c:	2000a520 	.word	0x2000a520

0800a950 <__assert_func>:
 800a950:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a952:	4614      	mov	r4, r2
 800a954:	461a      	mov	r2, r3
 800a956:	4b09      	ldr	r3, [pc, #36]	; (800a97c <__assert_func+0x2c>)
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	4605      	mov	r5, r0
 800a95c:	68d8      	ldr	r0, [r3, #12]
 800a95e:	b14c      	cbz	r4, 800a974 <__assert_func+0x24>
 800a960:	4b07      	ldr	r3, [pc, #28]	; (800a980 <__assert_func+0x30>)
 800a962:	9100      	str	r1, [sp, #0]
 800a964:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a968:	4906      	ldr	r1, [pc, #24]	; (800a984 <__assert_func+0x34>)
 800a96a:	462b      	mov	r3, r5
 800a96c:	f000 f916 	bl	800ab9c <fiprintf>
 800a970:	f000 f926 	bl	800abc0 <abort>
 800a974:	4b04      	ldr	r3, [pc, #16]	; (800a988 <__assert_func+0x38>)
 800a976:	461c      	mov	r4, r3
 800a978:	e7f3      	b.n	800a962 <__assert_func+0x12>
 800a97a:	bf00      	nop
 800a97c:	2000006c 	.word	0x2000006c
 800a980:	0800dd7a 	.word	0x0800dd7a
 800a984:	0800dd87 	.word	0x0800dd87
 800a988:	0800ddb5 	.word	0x0800ddb5

0800a98c <_calloc_r>:
 800a98c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a98e:	fba1 2402 	umull	r2, r4, r1, r2
 800a992:	b94c      	cbnz	r4, 800a9a8 <_calloc_r+0x1c>
 800a994:	4611      	mov	r1, r2
 800a996:	9201      	str	r2, [sp, #4]
 800a998:	f7fe fb4c 	bl	8009034 <_malloc_r>
 800a99c:	9a01      	ldr	r2, [sp, #4]
 800a99e:	4605      	mov	r5, r0
 800a9a0:	b930      	cbnz	r0, 800a9b0 <_calloc_r+0x24>
 800a9a2:	4628      	mov	r0, r5
 800a9a4:	b003      	add	sp, #12
 800a9a6:	bd30      	pop	{r4, r5, pc}
 800a9a8:	220c      	movs	r2, #12
 800a9aa:	6002      	str	r2, [r0, #0]
 800a9ac:	2500      	movs	r5, #0
 800a9ae:	e7f8      	b.n	800a9a2 <_calloc_r+0x16>
 800a9b0:	4621      	mov	r1, r4
 800a9b2:	f7fd fbc1 	bl	8008138 <memset>
 800a9b6:	e7f4      	b.n	800a9a2 <_calloc_r+0x16>

0800a9b8 <__ascii_mbtowc>:
 800a9b8:	b082      	sub	sp, #8
 800a9ba:	b901      	cbnz	r1, 800a9be <__ascii_mbtowc+0x6>
 800a9bc:	a901      	add	r1, sp, #4
 800a9be:	b142      	cbz	r2, 800a9d2 <__ascii_mbtowc+0x1a>
 800a9c0:	b14b      	cbz	r3, 800a9d6 <__ascii_mbtowc+0x1e>
 800a9c2:	7813      	ldrb	r3, [r2, #0]
 800a9c4:	600b      	str	r3, [r1, #0]
 800a9c6:	7812      	ldrb	r2, [r2, #0]
 800a9c8:	1e10      	subs	r0, r2, #0
 800a9ca:	bf18      	it	ne
 800a9cc:	2001      	movne	r0, #1
 800a9ce:	b002      	add	sp, #8
 800a9d0:	4770      	bx	lr
 800a9d2:	4610      	mov	r0, r2
 800a9d4:	e7fb      	b.n	800a9ce <__ascii_mbtowc+0x16>
 800a9d6:	f06f 0001 	mvn.w	r0, #1
 800a9da:	e7f8      	b.n	800a9ce <__ascii_mbtowc+0x16>

0800a9dc <_realloc_r>:
 800a9dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a9e0:	4680      	mov	r8, r0
 800a9e2:	4614      	mov	r4, r2
 800a9e4:	460e      	mov	r6, r1
 800a9e6:	b921      	cbnz	r1, 800a9f2 <_realloc_r+0x16>
 800a9e8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a9ec:	4611      	mov	r1, r2
 800a9ee:	f7fe bb21 	b.w	8009034 <_malloc_r>
 800a9f2:	b92a      	cbnz	r2, 800aa00 <_realloc_r+0x24>
 800a9f4:	f7fe faaa 	bl	8008f4c <_free_r>
 800a9f8:	4625      	mov	r5, r4
 800a9fa:	4628      	mov	r0, r5
 800a9fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aa00:	f000 f8e5 	bl	800abce <_malloc_usable_size_r>
 800aa04:	4284      	cmp	r4, r0
 800aa06:	4607      	mov	r7, r0
 800aa08:	d802      	bhi.n	800aa10 <_realloc_r+0x34>
 800aa0a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800aa0e:	d812      	bhi.n	800aa36 <_realloc_r+0x5a>
 800aa10:	4621      	mov	r1, r4
 800aa12:	4640      	mov	r0, r8
 800aa14:	f7fe fb0e 	bl	8009034 <_malloc_r>
 800aa18:	4605      	mov	r5, r0
 800aa1a:	2800      	cmp	r0, #0
 800aa1c:	d0ed      	beq.n	800a9fa <_realloc_r+0x1e>
 800aa1e:	42bc      	cmp	r4, r7
 800aa20:	4622      	mov	r2, r4
 800aa22:	4631      	mov	r1, r6
 800aa24:	bf28      	it	cs
 800aa26:	463a      	movcs	r2, r7
 800aa28:	f7fd fc05 	bl	8008236 <memcpy>
 800aa2c:	4631      	mov	r1, r6
 800aa2e:	4640      	mov	r0, r8
 800aa30:	f7fe fa8c 	bl	8008f4c <_free_r>
 800aa34:	e7e1      	b.n	800a9fa <_realloc_r+0x1e>
 800aa36:	4635      	mov	r5, r6
 800aa38:	e7df      	b.n	800a9fa <_realloc_r+0x1e>

0800aa3a <__ascii_wctomb>:
 800aa3a:	b149      	cbz	r1, 800aa50 <__ascii_wctomb+0x16>
 800aa3c:	2aff      	cmp	r2, #255	; 0xff
 800aa3e:	bf85      	ittet	hi
 800aa40:	238a      	movhi	r3, #138	; 0x8a
 800aa42:	6003      	strhi	r3, [r0, #0]
 800aa44:	700a      	strbls	r2, [r1, #0]
 800aa46:	f04f 30ff 	movhi.w	r0, #4294967295
 800aa4a:	bf98      	it	ls
 800aa4c:	2001      	movls	r0, #1
 800aa4e:	4770      	bx	lr
 800aa50:	4608      	mov	r0, r1
 800aa52:	4770      	bx	lr

0800aa54 <btowc>:
 800aa54:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aa56:	1c43      	adds	r3, r0, #1
 800aa58:	b087      	sub	sp, #28
 800aa5a:	d103      	bne.n	800aa64 <btowc+0x10>
 800aa5c:	f04f 30ff 	mov.w	r0, #4294967295
 800aa60:	b007      	add	sp, #28
 800aa62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aa64:	4d1c      	ldr	r5, [pc, #112]	; (800aad8 <btowc+0x84>)
 800aa66:	f88d 000b 	strb.w	r0, [sp, #11]
 800aa6a:	ae04      	add	r6, sp, #16
 800aa6c:	2208      	movs	r2, #8
 800aa6e:	2100      	movs	r1, #0
 800aa70:	4630      	mov	r0, r6
 800aa72:	f7fd fb61 	bl	8008138 <memset>
 800aa76:	682f      	ldr	r7, [r5, #0]
 800aa78:	6c7c      	ldr	r4, [r7, #68]	; 0x44
 800aa7a:	b9fc      	cbnz	r4, 800aabc <btowc+0x68>
 800aa7c:	2050      	movs	r0, #80	; 0x50
 800aa7e:	f7fe fab1 	bl	8008fe4 <malloc>
 800aa82:	4602      	mov	r2, r0
 800aa84:	6478      	str	r0, [r7, #68]	; 0x44
 800aa86:	b920      	cbnz	r0, 800aa92 <btowc+0x3e>
 800aa88:	4b14      	ldr	r3, [pc, #80]	; (800aadc <btowc+0x88>)
 800aa8a:	4815      	ldr	r0, [pc, #84]	; (800aae0 <btowc+0x8c>)
 800aa8c:	2118      	movs	r1, #24
 800aa8e:	f7ff ff5f 	bl	800a950 <__assert_func>
 800aa92:	682b      	ldr	r3, [r5, #0]
 800aa94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aa96:	e9c3 4400 	strd	r4, r4, [r3]
 800aa9a:	e9c3 4402 	strd	r4, r4, [r3, #8]
 800aa9e:	e9c3 4404 	strd	r4, r4, [r3, #16]
 800aaa2:	e9c3 440a 	strd	r4, r4, [r3, #40]	; 0x28
 800aaa6:	e9c3 440c 	strd	r4, r4, [r3, #48]	; 0x30
 800aaaa:	e9c3 440e 	strd	r4, r4, [r3, #56]	; 0x38
 800aaae:	e9c3 4410 	strd	r4, r4, [r3, #64]	; 0x40
 800aab2:	e9c3 4412 	strd	r4, r4, [r3, #72]	; 0x48
 800aab6:	619c      	str	r4, [r3, #24]
 800aab8:	771c      	strb	r4, [r3, #28]
 800aaba:	625c      	str	r4, [r3, #36]	; 0x24
 800aabc:	4b09      	ldr	r3, [pc, #36]	; (800aae4 <btowc+0x90>)
 800aabe:	9600      	str	r6, [sp, #0]
 800aac0:	f8d3 40e4 	ldr.w	r4, [r3, #228]	; 0xe4
 800aac4:	6828      	ldr	r0, [r5, #0]
 800aac6:	2301      	movs	r3, #1
 800aac8:	f10d 020b 	add.w	r2, sp, #11
 800aacc:	a903      	add	r1, sp, #12
 800aace:	47a0      	blx	r4
 800aad0:	2801      	cmp	r0, #1
 800aad2:	d8c3      	bhi.n	800aa5c <btowc+0x8>
 800aad4:	9803      	ldr	r0, [sp, #12]
 800aad6:	e7c3      	b.n	800aa60 <btowc+0xc>
 800aad8:	2000006c 	.word	0x2000006c
 800aadc:	0800da35 	.word	0x0800da35
 800aae0:	0800ddb6 	.word	0x0800ddb6
 800aae4:	20000070 	.word	0x20000070

0800aae8 <__ssputs_r>:
 800aae8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aaec:	688e      	ldr	r6, [r1, #8]
 800aaee:	461f      	mov	r7, r3
 800aaf0:	42be      	cmp	r6, r7
 800aaf2:	680b      	ldr	r3, [r1, #0]
 800aaf4:	4682      	mov	sl, r0
 800aaf6:	460c      	mov	r4, r1
 800aaf8:	4690      	mov	r8, r2
 800aafa:	d82c      	bhi.n	800ab56 <__ssputs_r+0x6e>
 800aafc:	898a      	ldrh	r2, [r1, #12]
 800aafe:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ab02:	d026      	beq.n	800ab52 <__ssputs_r+0x6a>
 800ab04:	6965      	ldr	r5, [r4, #20]
 800ab06:	6909      	ldr	r1, [r1, #16]
 800ab08:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ab0c:	eba3 0901 	sub.w	r9, r3, r1
 800ab10:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ab14:	1c7b      	adds	r3, r7, #1
 800ab16:	444b      	add	r3, r9
 800ab18:	106d      	asrs	r5, r5, #1
 800ab1a:	429d      	cmp	r5, r3
 800ab1c:	bf38      	it	cc
 800ab1e:	461d      	movcc	r5, r3
 800ab20:	0553      	lsls	r3, r2, #21
 800ab22:	d527      	bpl.n	800ab74 <__ssputs_r+0x8c>
 800ab24:	4629      	mov	r1, r5
 800ab26:	f7fe fa85 	bl	8009034 <_malloc_r>
 800ab2a:	4606      	mov	r6, r0
 800ab2c:	b360      	cbz	r0, 800ab88 <__ssputs_r+0xa0>
 800ab2e:	6921      	ldr	r1, [r4, #16]
 800ab30:	464a      	mov	r2, r9
 800ab32:	f7fd fb80 	bl	8008236 <memcpy>
 800ab36:	89a3      	ldrh	r3, [r4, #12]
 800ab38:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ab3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ab40:	81a3      	strh	r3, [r4, #12]
 800ab42:	6126      	str	r6, [r4, #16]
 800ab44:	6165      	str	r5, [r4, #20]
 800ab46:	444e      	add	r6, r9
 800ab48:	eba5 0509 	sub.w	r5, r5, r9
 800ab4c:	6026      	str	r6, [r4, #0]
 800ab4e:	60a5      	str	r5, [r4, #8]
 800ab50:	463e      	mov	r6, r7
 800ab52:	42be      	cmp	r6, r7
 800ab54:	d900      	bls.n	800ab58 <__ssputs_r+0x70>
 800ab56:	463e      	mov	r6, r7
 800ab58:	6820      	ldr	r0, [r4, #0]
 800ab5a:	4632      	mov	r2, r6
 800ab5c:	4641      	mov	r1, r8
 800ab5e:	f7ff fe93 	bl	800a888 <memmove>
 800ab62:	68a3      	ldr	r3, [r4, #8]
 800ab64:	1b9b      	subs	r3, r3, r6
 800ab66:	60a3      	str	r3, [r4, #8]
 800ab68:	6823      	ldr	r3, [r4, #0]
 800ab6a:	4433      	add	r3, r6
 800ab6c:	6023      	str	r3, [r4, #0]
 800ab6e:	2000      	movs	r0, #0
 800ab70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab74:	462a      	mov	r2, r5
 800ab76:	f7ff ff31 	bl	800a9dc <_realloc_r>
 800ab7a:	4606      	mov	r6, r0
 800ab7c:	2800      	cmp	r0, #0
 800ab7e:	d1e0      	bne.n	800ab42 <__ssputs_r+0x5a>
 800ab80:	6921      	ldr	r1, [r4, #16]
 800ab82:	4650      	mov	r0, sl
 800ab84:	f7fe f9e2 	bl	8008f4c <_free_r>
 800ab88:	230c      	movs	r3, #12
 800ab8a:	f8ca 3000 	str.w	r3, [sl]
 800ab8e:	89a3      	ldrh	r3, [r4, #12]
 800ab90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ab94:	81a3      	strh	r3, [r4, #12]
 800ab96:	f04f 30ff 	mov.w	r0, #4294967295
 800ab9a:	e7e9      	b.n	800ab70 <__ssputs_r+0x88>

0800ab9c <fiprintf>:
 800ab9c:	b40e      	push	{r1, r2, r3}
 800ab9e:	b503      	push	{r0, r1, lr}
 800aba0:	4601      	mov	r1, r0
 800aba2:	ab03      	add	r3, sp, #12
 800aba4:	4805      	ldr	r0, [pc, #20]	; (800abbc <fiprintf+0x20>)
 800aba6:	f853 2b04 	ldr.w	r2, [r3], #4
 800abaa:	6800      	ldr	r0, [r0, #0]
 800abac:	9301      	str	r3, [sp, #4]
 800abae:	f7fe fe73 	bl	8009898 <_vfiprintf_r>
 800abb2:	b002      	add	sp, #8
 800abb4:	f85d eb04 	ldr.w	lr, [sp], #4
 800abb8:	b003      	add	sp, #12
 800abba:	4770      	bx	lr
 800abbc:	2000006c 	.word	0x2000006c

0800abc0 <abort>:
 800abc0:	b508      	push	{r3, lr}
 800abc2:	2006      	movs	r0, #6
 800abc4:	f000 f834 	bl	800ac30 <raise>
 800abc8:	2001      	movs	r0, #1
 800abca:	f7f7 f82d 	bl	8001c28 <_exit>

0800abce <_malloc_usable_size_r>:
 800abce:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800abd2:	1f18      	subs	r0, r3, #4
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	bfbc      	itt	lt
 800abd8:	580b      	ldrlt	r3, [r1, r0]
 800abda:	18c0      	addlt	r0, r0, r3
 800abdc:	4770      	bx	lr

0800abde <_raise_r>:
 800abde:	291f      	cmp	r1, #31
 800abe0:	b538      	push	{r3, r4, r5, lr}
 800abe2:	4604      	mov	r4, r0
 800abe4:	460d      	mov	r5, r1
 800abe6:	d904      	bls.n	800abf2 <_raise_r+0x14>
 800abe8:	2316      	movs	r3, #22
 800abea:	6003      	str	r3, [r0, #0]
 800abec:	f04f 30ff 	mov.w	r0, #4294967295
 800abf0:	bd38      	pop	{r3, r4, r5, pc}
 800abf2:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800abf4:	b112      	cbz	r2, 800abfc <_raise_r+0x1e>
 800abf6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800abfa:	b94b      	cbnz	r3, 800ac10 <_raise_r+0x32>
 800abfc:	4620      	mov	r0, r4
 800abfe:	f000 f831 	bl	800ac64 <_getpid_r>
 800ac02:	462a      	mov	r2, r5
 800ac04:	4601      	mov	r1, r0
 800ac06:	4620      	mov	r0, r4
 800ac08:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ac0c:	f000 b818 	b.w	800ac40 <_kill_r>
 800ac10:	2b01      	cmp	r3, #1
 800ac12:	d00a      	beq.n	800ac2a <_raise_r+0x4c>
 800ac14:	1c59      	adds	r1, r3, #1
 800ac16:	d103      	bne.n	800ac20 <_raise_r+0x42>
 800ac18:	2316      	movs	r3, #22
 800ac1a:	6003      	str	r3, [r0, #0]
 800ac1c:	2001      	movs	r0, #1
 800ac1e:	e7e7      	b.n	800abf0 <_raise_r+0x12>
 800ac20:	2400      	movs	r4, #0
 800ac22:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ac26:	4628      	mov	r0, r5
 800ac28:	4798      	blx	r3
 800ac2a:	2000      	movs	r0, #0
 800ac2c:	e7e0      	b.n	800abf0 <_raise_r+0x12>
	...

0800ac30 <raise>:
 800ac30:	4b02      	ldr	r3, [pc, #8]	; (800ac3c <raise+0xc>)
 800ac32:	4601      	mov	r1, r0
 800ac34:	6818      	ldr	r0, [r3, #0]
 800ac36:	f7ff bfd2 	b.w	800abde <_raise_r>
 800ac3a:	bf00      	nop
 800ac3c:	2000006c 	.word	0x2000006c

0800ac40 <_kill_r>:
 800ac40:	b538      	push	{r3, r4, r5, lr}
 800ac42:	4d07      	ldr	r5, [pc, #28]	; (800ac60 <_kill_r+0x20>)
 800ac44:	2300      	movs	r3, #0
 800ac46:	4604      	mov	r4, r0
 800ac48:	4608      	mov	r0, r1
 800ac4a:	4611      	mov	r1, r2
 800ac4c:	602b      	str	r3, [r5, #0]
 800ac4e:	f7f6 ffdb 	bl	8001c08 <_kill>
 800ac52:	1c43      	adds	r3, r0, #1
 800ac54:	d102      	bne.n	800ac5c <_kill_r+0x1c>
 800ac56:	682b      	ldr	r3, [r5, #0]
 800ac58:	b103      	cbz	r3, 800ac5c <_kill_r+0x1c>
 800ac5a:	6023      	str	r3, [r4, #0]
 800ac5c:	bd38      	pop	{r3, r4, r5, pc}
 800ac5e:	bf00      	nop
 800ac60:	2000a520 	.word	0x2000a520

0800ac64 <_getpid_r>:
 800ac64:	f7f6 bfc8 	b.w	8001bf8 <_getpid>

0800ac68 <log>:
 800ac68:	b538      	push	{r3, r4, r5, lr}
 800ac6a:	ed2d 8b02 	vpush	{d8}
 800ac6e:	ec55 4b10 	vmov	r4, r5, d0
 800ac72:	f000 f841 	bl	800acf8 <__ieee754_log>
 800ac76:	4622      	mov	r2, r4
 800ac78:	462b      	mov	r3, r5
 800ac7a:	4620      	mov	r0, r4
 800ac7c:	4629      	mov	r1, r5
 800ac7e:	eeb0 8a40 	vmov.f32	s16, s0
 800ac82:	eef0 8a60 	vmov.f32	s17, s1
 800ac86:	f7f5 ff51 	bl	8000b2c <__aeabi_dcmpun>
 800ac8a:	b998      	cbnz	r0, 800acb4 <log+0x4c>
 800ac8c:	2200      	movs	r2, #0
 800ac8e:	2300      	movs	r3, #0
 800ac90:	4620      	mov	r0, r4
 800ac92:	4629      	mov	r1, r5
 800ac94:	f7f5 ff40 	bl	8000b18 <__aeabi_dcmpgt>
 800ac98:	b960      	cbnz	r0, 800acb4 <log+0x4c>
 800ac9a:	2200      	movs	r2, #0
 800ac9c:	2300      	movs	r3, #0
 800ac9e:	4620      	mov	r0, r4
 800aca0:	4629      	mov	r1, r5
 800aca2:	f7f5 ff11 	bl	8000ac8 <__aeabi_dcmpeq>
 800aca6:	b160      	cbz	r0, 800acc2 <log+0x5a>
 800aca8:	f7fd fa98 	bl	80081dc <__errno>
 800acac:	ed9f 8b0a 	vldr	d8, [pc, #40]	; 800acd8 <log+0x70>
 800acb0:	2322      	movs	r3, #34	; 0x22
 800acb2:	6003      	str	r3, [r0, #0]
 800acb4:	eeb0 0a48 	vmov.f32	s0, s16
 800acb8:	eef0 0a68 	vmov.f32	s1, s17
 800acbc:	ecbd 8b02 	vpop	{d8}
 800acc0:	bd38      	pop	{r3, r4, r5, pc}
 800acc2:	f7fd fa8b 	bl	80081dc <__errno>
 800acc6:	ecbd 8b02 	vpop	{d8}
 800acca:	2321      	movs	r3, #33	; 0x21
 800accc:	6003      	str	r3, [r0, #0]
 800acce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800acd2:	4803      	ldr	r0, [pc, #12]	; (800ace0 <log+0x78>)
 800acd4:	f000 b808 	b.w	800ace8 <nan>
 800acd8:	00000000 	.word	0x00000000
 800acdc:	fff00000 	.word	0xfff00000
 800ace0:	0800ddb5 	.word	0x0800ddb5
 800ace4:	00000000 	.word	0x00000000

0800ace8 <nan>:
 800ace8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800acf0 <nan+0x8>
 800acec:	4770      	bx	lr
 800acee:	bf00      	nop
 800acf0:	00000000 	.word	0x00000000
 800acf4:	7ff80000 	.word	0x7ff80000

0800acf8 <__ieee754_log>:
 800acf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acfc:	ec51 0b10 	vmov	r0, r1, d0
 800ad00:	ed2d 8b04 	vpush	{d8-d9}
 800ad04:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800ad08:	b083      	sub	sp, #12
 800ad0a:	460d      	mov	r5, r1
 800ad0c:	da29      	bge.n	800ad62 <__ieee754_log+0x6a>
 800ad0e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ad12:	4303      	orrs	r3, r0
 800ad14:	ee10 2a10 	vmov	r2, s0
 800ad18:	d10c      	bne.n	800ad34 <__ieee754_log+0x3c>
 800ad1a:	49cf      	ldr	r1, [pc, #828]	; (800b058 <__ieee754_log+0x360>)
 800ad1c:	2200      	movs	r2, #0
 800ad1e:	2300      	movs	r3, #0
 800ad20:	2000      	movs	r0, #0
 800ad22:	f7f5 fd93 	bl	800084c <__aeabi_ddiv>
 800ad26:	ec41 0b10 	vmov	d0, r0, r1
 800ad2a:	b003      	add	sp, #12
 800ad2c:	ecbd 8b04 	vpop	{d8-d9}
 800ad30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad34:	2900      	cmp	r1, #0
 800ad36:	da05      	bge.n	800ad44 <__ieee754_log+0x4c>
 800ad38:	460b      	mov	r3, r1
 800ad3a:	f7f5 faa5 	bl	8000288 <__aeabi_dsub>
 800ad3e:	2200      	movs	r2, #0
 800ad40:	2300      	movs	r3, #0
 800ad42:	e7ee      	b.n	800ad22 <__ieee754_log+0x2a>
 800ad44:	4bc5      	ldr	r3, [pc, #788]	; (800b05c <__ieee754_log+0x364>)
 800ad46:	2200      	movs	r2, #0
 800ad48:	f7f5 fc56 	bl	80005f8 <__aeabi_dmul>
 800ad4c:	f06f 0335 	mvn.w	r3, #53	; 0x35
 800ad50:	460d      	mov	r5, r1
 800ad52:	4ac3      	ldr	r2, [pc, #780]	; (800b060 <__ieee754_log+0x368>)
 800ad54:	4295      	cmp	r5, r2
 800ad56:	dd06      	ble.n	800ad66 <__ieee754_log+0x6e>
 800ad58:	4602      	mov	r2, r0
 800ad5a:	460b      	mov	r3, r1
 800ad5c:	f7f5 fa96 	bl	800028c <__adddf3>
 800ad60:	e7e1      	b.n	800ad26 <__ieee754_log+0x2e>
 800ad62:	2300      	movs	r3, #0
 800ad64:	e7f5      	b.n	800ad52 <__ieee754_log+0x5a>
 800ad66:	152c      	asrs	r4, r5, #20
 800ad68:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800ad6c:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800ad70:	441c      	add	r4, r3
 800ad72:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 800ad76:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 800ad7a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800ad7e:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 800ad82:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 800ad86:	ea42 0105 	orr.w	r1, r2, r5
 800ad8a:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800ad8e:	2200      	movs	r2, #0
 800ad90:	4bb4      	ldr	r3, [pc, #720]	; (800b064 <__ieee754_log+0x36c>)
 800ad92:	f7f5 fa79 	bl	8000288 <__aeabi_dsub>
 800ad96:	1cab      	adds	r3, r5, #2
 800ad98:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ad9c:	2b02      	cmp	r3, #2
 800ad9e:	4682      	mov	sl, r0
 800ada0:	468b      	mov	fp, r1
 800ada2:	f04f 0200 	mov.w	r2, #0
 800ada6:	dc53      	bgt.n	800ae50 <__ieee754_log+0x158>
 800ada8:	2300      	movs	r3, #0
 800adaa:	f7f5 fe8d 	bl	8000ac8 <__aeabi_dcmpeq>
 800adae:	b1d0      	cbz	r0, 800ade6 <__ieee754_log+0xee>
 800adb0:	2c00      	cmp	r4, #0
 800adb2:	f000 8122 	beq.w	800affa <__ieee754_log+0x302>
 800adb6:	4620      	mov	r0, r4
 800adb8:	f7f5 fbb4 	bl	8000524 <__aeabi_i2d>
 800adbc:	a390      	add	r3, pc, #576	; (adr r3, 800b000 <__ieee754_log+0x308>)
 800adbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adc2:	4606      	mov	r6, r0
 800adc4:	460f      	mov	r7, r1
 800adc6:	f7f5 fc17 	bl	80005f8 <__aeabi_dmul>
 800adca:	a38f      	add	r3, pc, #572	; (adr r3, 800b008 <__ieee754_log+0x310>)
 800adcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800add0:	4604      	mov	r4, r0
 800add2:	460d      	mov	r5, r1
 800add4:	4630      	mov	r0, r6
 800add6:	4639      	mov	r1, r7
 800add8:	f7f5 fc0e 	bl	80005f8 <__aeabi_dmul>
 800addc:	4602      	mov	r2, r0
 800adde:	460b      	mov	r3, r1
 800ade0:	4620      	mov	r0, r4
 800ade2:	4629      	mov	r1, r5
 800ade4:	e7ba      	b.n	800ad5c <__ieee754_log+0x64>
 800ade6:	a38a      	add	r3, pc, #552	; (adr r3, 800b010 <__ieee754_log+0x318>)
 800ade8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adec:	4650      	mov	r0, sl
 800adee:	4659      	mov	r1, fp
 800adf0:	f7f5 fc02 	bl	80005f8 <__aeabi_dmul>
 800adf4:	4602      	mov	r2, r0
 800adf6:	460b      	mov	r3, r1
 800adf8:	2000      	movs	r0, #0
 800adfa:	499b      	ldr	r1, [pc, #620]	; (800b068 <__ieee754_log+0x370>)
 800adfc:	f7f5 fa44 	bl	8000288 <__aeabi_dsub>
 800ae00:	4652      	mov	r2, sl
 800ae02:	4606      	mov	r6, r0
 800ae04:	460f      	mov	r7, r1
 800ae06:	465b      	mov	r3, fp
 800ae08:	4650      	mov	r0, sl
 800ae0a:	4659      	mov	r1, fp
 800ae0c:	f7f5 fbf4 	bl	80005f8 <__aeabi_dmul>
 800ae10:	4602      	mov	r2, r0
 800ae12:	460b      	mov	r3, r1
 800ae14:	4630      	mov	r0, r6
 800ae16:	4639      	mov	r1, r7
 800ae18:	f7f5 fbee 	bl	80005f8 <__aeabi_dmul>
 800ae1c:	4606      	mov	r6, r0
 800ae1e:	460f      	mov	r7, r1
 800ae20:	b914      	cbnz	r4, 800ae28 <__ieee754_log+0x130>
 800ae22:	4632      	mov	r2, r6
 800ae24:	463b      	mov	r3, r7
 800ae26:	e0a2      	b.n	800af6e <__ieee754_log+0x276>
 800ae28:	4620      	mov	r0, r4
 800ae2a:	f7f5 fb7b 	bl	8000524 <__aeabi_i2d>
 800ae2e:	a374      	add	r3, pc, #464	; (adr r3, 800b000 <__ieee754_log+0x308>)
 800ae30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae34:	4680      	mov	r8, r0
 800ae36:	4689      	mov	r9, r1
 800ae38:	f7f5 fbde 	bl	80005f8 <__aeabi_dmul>
 800ae3c:	a372      	add	r3, pc, #456	; (adr r3, 800b008 <__ieee754_log+0x310>)
 800ae3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae42:	4604      	mov	r4, r0
 800ae44:	460d      	mov	r5, r1
 800ae46:	4640      	mov	r0, r8
 800ae48:	4649      	mov	r1, r9
 800ae4a:	f7f5 fbd5 	bl	80005f8 <__aeabi_dmul>
 800ae4e:	e0a7      	b.n	800afa0 <__ieee754_log+0x2a8>
 800ae50:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ae54:	f7f5 fa1a 	bl	800028c <__adddf3>
 800ae58:	4602      	mov	r2, r0
 800ae5a:	460b      	mov	r3, r1
 800ae5c:	4650      	mov	r0, sl
 800ae5e:	4659      	mov	r1, fp
 800ae60:	f7f5 fcf4 	bl	800084c <__aeabi_ddiv>
 800ae64:	ec41 0b18 	vmov	d8, r0, r1
 800ae68:	4620      	mov	r0, r4
 800ae6a:	f7f5 fb5b 	bl	8000524 <__aeabi_i2d>
 800ae6e:	ec53 2b18 	vmov	r2, r3, d8
 800ae72:	ec41 0b19 	vmov	d9, r0, r1
 800ae76:	ec51 0b18 	vmov	r0, r1, d8
 800ae7a:	f7f5 fbbd 	bl	80005f8 <__aeabi_dmul>
 800ae7e:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 800ae82:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 800ae86:	9301      	str	r3, [sp, #4]
 800ae88:	4602      	mov	r2, r0
 800ae8a:	460b      	mov	r3, r1
 800ae8c:	4680      	mov	r8, r0
 800ae8e:	4689      	mov	r9, r1
 800ae90:	f7f5 fbb2 	bl	80005f8 <__aeabi_dmul>
 800ae94:	a360      	add	r3, pc, #384	; (adr r3, 800b018 <__ieee754_log+0x320>)
 800ae96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae9a:	4606      	mov	r6, r0
 800ae9c:	460f      	mov	r7, r1
 800ae9e:	f7f5 fbab 	bl	80005f8 <__aeabi_dmul>
 800aea2:	a35f      	add	r3, pc, #380	; (adr r3, 800b020 <__ieee754_log+0x328>)
 800aea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aea8:	f7f5 f9f0 	bl	800028c <__adddf3>
 800aeac:	4632      	mov	r2, r6
 800aeae:	463b      	mov	r3, r7
 800aeb0:	f7f5 fba2 	bl	80005f8 <__aeabi_dmul>
 800aeb4:	a35c      	add	r3, pc, #368	; (adr r3, 800b028 <__ieee754_log+0x330>)
 800aeb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aeba:	f7f5 f9e7 	bl	800028c <__adddf3>
 800aebe:	4632      	mov	r2, r6
 800aec0:	463b      	mov	r3, r7
 800aec2:	f7f5 fb99 	bl	80005f8 <__aeabi_dmul>
 800aec6:	a35a      	add	r3, pc, #360	; (adr r3, 800b030 <__ieee754_log+0x338>)
 800aec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aecc:	f7f5 f9de 	bl	800028c <__adddf3>
 800aed0:	4642      	mov	r2, r8
 800aed2:	464b      	mov	r3, r9
 800aed4:	f7f5 fb90 	bl	80005f8 <__aeabi_dmul>
 800aed8:	a357      	add	r3, pc, #348	; (adr r3, 800b038 <__ieee754_log+0x340>)
 800aeda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aede:	4680      	mov	r8, r0
 800aee0:	4689      	mov	r9, r1
 800aee2:	4630      	mov	r0, r6
 800aee4:	4639      	mov	r1, r7
 800aee6:	f7f5 fb87 	bl	80005f8 <__aeabi_dmul>
 800aeea:	a355      	add	r3, pc, #340	; (adr r3, 800b040 <__ieee754_log+0x348>)
 800aeec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aef0:	f7f5 f9cc 	bl	800028c <__adddf3>
 800aef4:	4632      	mov	r2, r6
 800aef6:	463b      	mov	r3, r7
 800aef8:	f7f5 fb7e 	bl	80005f8 <__aeabi_dmul>
 800aefc:	a352      	add	r3, pc, #328	; (adr r3, 800b048 <__ieee754_log+0x350>)
 800aefe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af02:	f7f5 f9c3 	bl	800028c <__adddf3>
 800af06:	4632      	mov	r2, r6
 800af08:	463b      	mov	r3, r7
 800af0a:	f7f5 fb75 	bl	80005f8 <__aeabi_dmul>
 800af0e:	460b      	mov	r3, r1
 800af10:	4602      	mov	r2, r0
 800af12:	4649      	mov	r1, r9
 800af14:	4640      	mov	r0, r8
 800af16:	f7f5 f9b9 	bl	800028c <__adddf3>
 800af1a:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 800af1e:	9b01      	ldr	r3, [sp, #4]
 800af20:	3551      	adds	r5, #81	; 0x51
 800af22:	431d      	orrs	r5, r3
 800af24:	2d00      	cmp	r5, #0
 800af26:	4680      	mov	r8, r0
 800af28:	4689      	mov	r9, r1
 800af2a:	dd48      	ble.n	800afbe <__ieee754_log+0x2c6>
 800af2c:	4b4e      	ldr	r3, [pc, #312]	; (800b068 <__ieee754_log+0x370>)
 800af2e:	2200      	movs	r2, #0
 800af30:	4650      	mov	r0, sl
 800af32:	4659      	mov	r1, fp
 800af34:	f7f5 fb60 	bl	80005f8 <__aeabi_dmul>
 800af38:	4652      	mov	r2, sl
 800af3a:	465b      	mov	r3, fp
 800af3c:	f7f5 fb5c 	bl	80005f8 <__aeabi_dmul>
 800af40:	4602      	mov	r2, r0
 800af42:	460b      	mov	r3, r1
 800af44:	4606      	mov	r6, r0
 800af46:	460f      	mov	r7, r1
 800af48:	4640      	mov	r0, r8
 800af4a:	4649      	mov	r1, r9
 800af4c:	f7f5 f99e 	bl	800028c <__adddf3>
 800af50:	ec53 2b18 	vmov	r2, r3, d8
 800af54:	f7f5 fb50 	bl	80005f8 <__aeabi_dmul>
 800af58:	4680      	mov	r8, r0
 800af5a:	4689      	mov	r9, r1
 800af5c:	b964      	cbnz	r4, 800af78 <__ieee754_log+0x280>
 800af5e:	4602      	mov	r2, r0
 800af60:	460b      	mov	r3, r1
 800af62:	4630      	mov	r0, r6
 800af64:	4639      	mov	r1, r7
 800af66:	f7f5 f98f 	bl	8000288 <__aeabi_dsub>
 800af6a:	4602      	mov	r2, r0
 800af6c:	460b      	mov	r3, r1
 800af6e:	4650      	mov	r0, sl
 800af70:	4659      	mov	r1, fp
 800af72:	f7f5 f989 	bl	8000288 <__aeabi_dsub>
 800af76:	e6d6      	b.n	800ad26 <__ieee754_log+0x2e>
 800af78:	a321      	add	r3, pc, #132	; (adr r3, 800b000 <__ieee754_log+0x308>)
 800af7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af7e:	ec51 0b19 	vmov	r0, r1, d9
 800af82:	f7f5 fb39 	bl	80005f8 <__aeabi_dmul>
 800af86:	a320      	add	r3, pc, #128	; (adr r3, 800b008 <__ieee754_log+0x310>)
 800af88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af8c:	4604      	mov	r4, r0
 800af8e:	460d      	mov	r5, r1
 800af90:	ec51 0b19 	vmov	r0, r1, d9
 800af94:	f7f5 fb30 	bl	80005f8 <__aeabi_dmul>
 800af98:	4642      	mov	r2, r8
 800af9a:	464b      	mov	r3, r9
 800af9c:	f7f5 f976 	bl	800028c <__adddf3>
 800afa0:	4602      	mov	r2, r0
 800afa2:	460b      	mov	r3, r1
 800afa4:	4630      	mov	r0, r6
 800afa6:	4639      	mov	r1, r7
 800afa8:	f7f5 f96e 	bl	8000288 <__aeabi_dsub>
 800afac:	4652      	mov	r2, sl
 800afae:	465b      	mov	r3, fp
 800afb0:	f7f5 f96a 	bl	8000288 <__aeabi_dsub>
 800afb4:	4602      	mov	r2, r0
 800afb6:	460b      	mov	r3, r1
 800afb8:	4620      	mov	r0, r4
 800afba:	4629      	mov	r1, r5
 800afbc:	e7d9      	b.n	800af72 <__ieee754_log+0x27a>
 800afbe:	4602      	mov	r2, r0
 800afc0:	460b      	mov	r3, r1
 800afc2:	4650      	mov	r0, sl
 800afc4:	4659      	mov	r1, fp
 800afc6:	f7f5 f95f 	bl	8000288 <__aeabi_dsub>
 800afca:	ec53 2b18 	vmov	r2, r3, d8
 800afce:	f7f5 fb13 	bl	80005f8 <__aeabi_dmul>
 800afd2:	4606      	mov	r6, r0
 800afd4:	460f      	mov	r7, r1
 800afd6:	2c00      	cmp	r4, #0
 800afd8:	f43f af23 	beq.w	800ae22 <__ieee754_log+0x12a>
 800afdc:	a308      	add	r3, pc, #32	; (adr r3, 800b000 <__ieee754_log+0x308>)
 800afde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afe2:	ec51 0b19 	vmov	r0, r1, d9
 800afe6:	f7f5 fb07 	bl	80005f8 <__aeabi_dmul>
 800afea:	a307      	add	r3, pc, #28	; (adr r3, 800b008 <__ieee754_log+0x310>)
 800afec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aff0:	4604      	mov	r4, r0
 800aff2:	460d      	mov	r5, r1
 800aff4:	ec51 0b19 	vmov	r0, r1, d9
 800aff8:	e727      	b.n	800ae4a <__ieee754_log+0x152>
 800affa:	ed9f 0b15 	vldr	d0, [pc, #84]	; 800b050 <__ieee754_log+0x358>
 800affe:	e694      	b.n	800ad2a <__ieee754_log+0x32>
 800b000:	fee00000 	.word	0xfee00000
 800b004:	3fe62e42 	.word	0x3fe62e42
 800b008:	35793c76 	.word	0x35793c76
 800b00c:	3dea39ef 	.word	0x3dea39ef
 800b010:	55555555 	.word	0x55555555
 800b014:	3fd55555 	.word	0x3fd55555
 800b018:	df3e5244 	.word	0xdf3e5244
 800b01c:	3fc2f112 	.word	0x3fc2f112
 800b020:	96cb03de 	.word	0x96cb03de
 800b024:	3fc74664 	.word	0x3fc74664
 800b028:	94229359 	.word	0x94229359
 800b02c:	3fd24924 	.word	0x3fd24924
 800b030:	55555593 	.word	0x55555593
 800b034:	3fe55555 	.word	0x3fe55555
 800b038:	d078c69f 	.word	0xd078c69f
 800b03c:	3fc39a09 	.word	0x3fc39a09
 800b040:	1d8e78af 	.word	0x1d8e78af
 800b044:	3fcc71c5 	.word	0x3fcc71c5
 800b048:	9997fa04 	.word	0x9997fa04
 800b04c:	3fd99999 	.word	0x3fd99999
	...
 800b058:	c3500000 	.word	0xc3500000
 800b05c:	43500000 	.word	0x43500000
 800b060:	7fefffff 	.word	0x7fefffff
 800b064:	3ff00000 	.word	0x3ff00000
 800b068:	3fe00000 	.word	0x3fe00000

0800b06c <_init>:
 800b06c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b06e:	bf00      	nop
 800b070:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b072:	bc08      	pop	{r3}
 800b074:	469e      	mov	lr, r3
 800b076:	4770      	bx	lr

0800b078 <_fini>:
 800b078:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b07a:	bf00      	nop
 800b07c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b07e:	bc08      	pop	{r3}
 800b080:	469e      	mov	lr, r3
 800b082:	4770      	bx	lr
