Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Dec  2 11:14:22 2022
| Host         : insa-11276 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file Controller_timing_summary_routed.rpt -pb Controller_timing_summary_routed.pb -rpx Controller_timing_summary_routed.rpx -warn_on_violation
| Design       : Controller
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: receive/RCRCCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: receive/RRAMCLK_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: transmit/TCRCCLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 148 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.579        0.000                      0                  326        0.100        0.000                      0                  326        4.020        0.000                       0                   156  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
CLK10I  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK10I              4.579        0.000                      0                  326        0.100        0.000                      0                  326        4.020        0.000                       0                   156  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK10I
  To Clock:  CLK10I

Setup :            0  Failing Endpoints,  Worst Slack        4.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.579ns  (required time - arrival time)
  Source:                 transmit/TBYTECLK_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit/TDATA2_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by CLK10I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK10I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK10I rise@10.000ns - CLK10I rise@0.000ns)
  Data Path Delay:        5.251ns  (logic 1.188ns (22.626%)  route 4.063ns (77.374%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 14.201 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.560     4.566    transmit/CLK10I_IBUF_BUFG
    SLICE_X32Y36         FDRE                                         r  transmit/TBYTECLK_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456     5.022 f  transmit/TBYTECLK_reg[0]/Q
                         net (fo=30, routed)          1.502     6.524    transmit/TBYTECLK_reg_n_0_[0]
    SLICE_X33Y32         LUT6 (Prop_lut6_I2_O)        0.124     6.648 f  transmit/TDATA2[6]_i_22/O
                         net (fo=8, routed)           1.058     7.706    transmit/crc/TBYTECLK_reg[2]_0
    SLICE_X32Y31         LUT4 (Prop_lut4_I2_O)        0.152     7.858 f  transmit/crc/TDATA2[3]_i_4/O
                         net (fo=1, routed)           0.283     8.141    transmit/crc/TDATA2[3]_i_4_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I2_O)        0.332     8.473 f  transmit/crc/TDATA2[3]_i_3/O
                         net (fo=1, routed)           0.575     9.048    transmit/crc/TDATA2[3]_i_3_n_0
    SLICE_X29Y34         LUT6 (Prop_lut6_I5_O)        0.124     9.172 r  transmit/crc/TDATA2[3]_i_1/O
                         net (fo=2, routed)           0.645     9.816    transmit/crc_n_5
    SLICE_X28Y31         FDSE                                         r  transmit/TDATA2_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10I rise edge)    10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK10I (IN)
                         net (fo=0)                   0.000    10.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.437    14.201    transmit/CLK10I_IBUF_BUFG
    SLICE_X28Y31         FDSE                                         r  transmit/TDATA2_reg[3]_lopt_replica/C
                         clock pessimism              0.322    14.523    
                         clock uncertainty           -0.035    14.488    
    SLICE_X28Y31         FDSE (Setup_fdse_C_D)       -0.092    14.396    transmit/TDATA2_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                  4.579    

Slack (MET) :             4.581ns  (required time - arrival time)
  Source:                 transmit/TBYTECLK_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit/TDATA2_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by CLK10I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK10I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK10I rise@10.000ns - CLK10I rise@0.000ns)
  Data Path Delay:        5.247ns  (logic 1.188ns (22.640%)  route 4.059ns (77.360%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 14.201 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.560     4.566    transmit/CLK10I_IBUF_BUFG
    SLICE_X32Y36         FDRE                                         r  transmit/TBYTECLK_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456     5.022 f  transmit/TBYTECLK_reg[0]/Q
                         net (fo=30, routed)          1.502     6.524    transmit/TBYTECLK_reg_n_0_[0]
    SLICE_X33Y32         LUT6 (Prop_lut6_I2_O)        0.124     6.648 f  transmit/TDATA2[6]_i_22/O
                         net (fo=8, routed)           1.058     7.706    transmit/crc/TBYTECLK_reg[2]_0
    SLICE_X32Y31         LUT4 (Prop_lut4_I2_O)        0.152     7.858 f  transmit/crc/TDATA2[3]_i_4/O
                         net (fo=1, routed)           0.283     8.141    transmit/crc/TDATA2[3]_i_4_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I2_O)        0.332     8.473 f  transmit/crc/TDATA2[3]_i_3/O
                         net (fo=1, routed)           0.575     9.048    transmit/crc/TDATA2[3]_i_3_n_0
    SLICE_X29Y34         LUT6 (Prop_lut6_I5_O)        0.124     9.172 r  transmit/crc/TDATA2[3]_i_1/O
                         net (fo=2, routed)           0.642     9.813    transmit/crc_n_5
    SLICE_X28Y31         FDSE                                         r  transmit/TDATA2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10I rise edge)    10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK10I (IN)
                         net (fo=0)                   0.000    10.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.437    14.201    transmit/CLK10I_IBUF_BUFG
    SLICE_X28Y31         FDSE                                         r  transmit/TDATA2_reg[3]/C
                         clock pessimism              0.322    14.523    
                         clock uncertainty           -0.035    14.488    
    SLICE_X28Y31         FDSE (Setup_fdse_C_D)       -0.093    14.395    transmit/TDATA2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.395    
                         arrival time                          -9.813    
  -------------------------------------------------------------------
                         slack                                  4.581    

Slack (MET) :             4.619ns  (required time - arrival time)
  Source:                 receive/RBYTECLK_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive/RBYTECLK_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK10I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK10I rise@10.000ns - CLK10I rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 0.952ns (19.363%)  route 3.965ns (80.637%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 14.199 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.552     4.558    receive/CLK10I_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  receive/RBYTECLK_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.456     5.014 f  receive/RBYTECLK_reg[11]/Q
                         net (fo=3, routed)           0.851     5.865    receive/L[11]
    SLICE_X42Y27         LUT4 (Prop_lut4_I0_O)        0.124     5.989 f  receive/RSTARTP_i_6/O
                         net (fo=9, routed)           0.363     6.351    receive/RSTARTP_i_6_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124     6.475 f  receive/RSTARTP_i_9/O
                         net (fo=5, routed)           0.955     7.430    receive/RSTARTP_i_9_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I4_O)        0.124     7.554 r  receive/RBYTECLK[0]_i_4/O
                         net (fo=2, routed)           0.857     8.412    receive/RCRCRST60_out
    SLICE_X38Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.536 r  receive/RBYTECLK[0]_i_1/O
                         net (fo=14, routed)          0.939     9.474    receive/RBYTECLK[0]_i_1_n_0
    SLICE_X41Y28         FDRE                                         r  receive/RBYTECLK_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10I rise edge)    10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK10I (IN)
                         net (fo=0)                   0.000    10.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.435    14.199    receive/CLK10I_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  receive/RBYTECLK_reg[10]/C
                         clock pessimism              0.359    14.558    
                         clock uncertainty           -0.035    14.523    
    SLICE_X41Y28         FDRE (Setup_fdre_C_R)       -0.429    14.094    receive/RBYTECLK_reg[10]
  -------------------------------------------------------------------
                         required time                         14.094    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                  4.619    

Slack (MET) :             4.619ns  (required time - arrival time)
  Source:                 receive/RBYTECLK_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive/RBYTECLK_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK10I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK10I rise@10.000ns - CLK10I rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 0.952ns (19.363%)  route 3.965ns (80.637%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 14.199 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.552     4.558    receive/CLK10I_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  receive/RBYTECLK_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.456     5.014 f  receive/RBYTECLK_reg[11]/Q
                         net (fo=3, routed)           0.851     5.865    receive/L[11]
    SLICE_X42Y27         LUT4 (Prop_lut4_I0_O)        0.124     5.989 f  receive/RSTARTP_i_6/O
                         net (fo=9, routed)           0.363     6.351    receive/RSTARTP_i_6_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124     6.475 f  receive/RSTARTP_i_9/O
                         net (fo=5, routed)           0.955     7.430    receive/RSTARTP_i_9_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I4_O)        0.124     7.554 r  receive/RBYTECLK[0]_i_4/O
                         net (fo=2, routed)           0.857     8.412    receive/RCRCRST60_out
    SLICE_X38Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.536 r  receive/RBYTECLK[0]_i_1/O
                         net (fo=14, routed)          0.939     9.474    receive/RBYTECLK[0]_i_1_n_0
    SLICE_X41Y28         FDRE                                         r  receive/RBYTECLK_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10I rise edge)    10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK10I (IN)
                         net (fo=0)                   0.000    10.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.435    14.199    receive/CLK10I_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  receive/RBYTECLK_reg[11]/C
                         clock pessimism              0.359    14.558    
                         clock uncertainty           -0.035    14.523    
    SLICE_X41Y28         FDRE (Setup_fdre_C_R)       -0.429    14.094    receive/RBYTECLK_reg[11]
  -------------------------------------------------------------------
                         required time                         14.094    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                  4.619    

Slack (MET) :             4.619ns  (required time - arrival time)
  Source:                 receive/RBYTECLK_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive/RBYTECLK_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK10I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK10I rise@10.000ns - CLK10I rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 0.952ns (19.363%)  route 3.965ns (80.637%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 14.199 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.552     4.558    receive/CLK10I_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  receive/RBYTECLK_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.456     5.014 f  receive/RBYTECLK_reg[11]/Q
                         net (fo=3, routed)           0.851     5.865    receive/L[11]
    SLICE_X42Y27         LUT4 (Prop_lut4_I0_O)        0.124     5.989 f  receive/RSTARTP_i_6/O
                         net (fo=9, routed)           0.363     6.351    receive/RSTARTP_i_6_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124     6.475 f  receive/RSTARTP_i_9/O
                         net (fo=5, routed)           0.955     7.430    receive/RSTARTP_i_9_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I4_O)        0.124     7.554 r  receive/RBYTECLK[0]_i_4/O
                         net (fo=2, routed)           0.857     8.412    receive/RCRCRST60_out
    SLICE_X38Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.536 r  receive/RBYTECLK[0]_i_1/O
                         net (fo=14, routed)          0.939     9.474    receive/RBYTECLK[0]_i_1_n_0
    SLICE_X41Y28         FDRE                                         r  receive/RBYTECLK_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10I rise edge)    10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK10I (IN)
                         net (fo=0)                   0.000    10.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.435    14.199    receive/CLK10I_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  receive/RBYTECLK_reg[8]/C
                         clock pessimism              0.359    14.558    
                         clock uncertainty           -0.035    14.523    
    SLICE_X41Y28         FDRE (Setup_fdre_C_R)       -0.429    14.094    receive/RBYTECLK_reg[8]
  -------------------------------------------------------------------
                         required time                         14.094    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                  4.619    

Slack (MET) :             4.619ns  (required time - arrival time)
  Source:                 receive/RBYTECLK_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive/RBYTECLK_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK10I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK10I rise@10.000ns - CLK10I rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 0.952ns (19.363%)  route 3.965ns (80.637%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 14.199 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.552     4.558    receive/CLK10I_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  receive/RBYTECLK_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.456     5.014 f  receive/RBYTECLK_reg[11]/Q
                         net (fo=3, routed)           0.851     5.865    receive/L[11]
    SLICE_X42Y27         LUT4 (Prop_lut4_I0_O)        0.124     5.989 f  receive/RSTARTP_i_6/O
                         net (fo=9, routed)           0.363     6.351    receive/RSTARTP_i_6_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124     6.475 f  receive/RSTARTP_i_9/O
                         net (fo=5, routed)           0.955     7.430    receive/RSTARTP_i_9_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I4_O)        0.124     7.554 r  receive/RBYTECLK[0]_i_4/O
                         net (fo=2, routed)           0.857     8.412    receive/RCRCRST60_out
    SLICE_X38Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.536 r  receive/RBYTECLK[0]_i_1/O
                         net (fo=14, routed)          0.939     9.474    receive/RBYTECLK[0]_i_1_n_0
    SLICE_X41Y28         FDRE                                         r  receive/RBYTECLK_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10I rise edge)    10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK10I (IN)
                         net (fo=0)                   0.000    10.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.435    14.199    receive/CLK10I_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  receive/RBYTECLK_reg[9]/C
                         clock pessimism              0.359    14.558    
                         clock uncertainty           -0.035    14.523    
    SLICE_X41Y28         FDRE (Setup_fdre_C_R)       -0.429    14.094    receive/RBYTECLK_reg[9]
  -------------------------------------------------------------------
                         required time                         14.094    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                  4.619    

Slack (MET) :             4.681ns  (required time - arrival time)
  Source:                 transmit/TSCOL_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit/TDEST_reg/R
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK10I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK10I rise@10.000ns - CLK10I rise@0.000ns)
  Data Path Delay:        4.816ns  (logic 0.952ns (19.769%)  route 3.864ns (80.231%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 14.206 - 10.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.561     4.567    transmit/CLK10I_IBUF_BUFG
    SLICE_X31Y37         FDRE                                         r  transmit/TSCOL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.456     5.023 r  transmit/TSCOL_reg/Q
                         net (fo=3, routed)           0.962     5.985    collide/TSCOL_reg
    SLICE_X34Y38         LUT4 (Prop_lut4_I0_O)        0.124     6.109 f  collide/TBYTECLK[5]_i_10/O
                         net (fo=2, routed)           0.719     6.828    transmit/TSCOL_reg_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.124     6.952 r  transmit/TBYTECLK[5]_i_5/O
                         net (fo=20, routed)          0.664     7.616    collide/TABORTED_reg
    SLICE_X32Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.740 r  collide/TCOLWAIT_i_3/O
                         net (fo=3, routed)           0.597     8.337    transmit/TSMCOLP_reg_0
    SLICE_X34Y38         LUT4 (Prop_lut4_I3_O)        0.124     8.461 r  transmit/TPAD_i_1/O
                         net (fo=6, routed)           0.922     9.383    transmit/TDEST100_out
    SLICE_X29Y35         FDRE                                         r  transmit/TDEST_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10I rise edge)    10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK10I (IN)
                         net (fo=0)                   0.000    10.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.442    14.206    transmit/CLK10I_IBUF_BUFG
    SLICE_X29Y35         FDRE                                         r  transmit/TDEST_reg/C
                         clock pessimism              0.322    14.528    
                         clock uncertainty           -0.035    14.493    
    SLICE_X29Y35         FDRE (Setup_fdre_C_R)       -0.429    14.064    transmit/TDEST_reg
  -------------------------------------------------------------------
                         required time                         14.064    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                  4.681    

Slack (MET) :             4.681ns  (required time - arrival time)
  Source:                 transmit/TSCOL_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit/TSRC_reg/R
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK10I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK10I rise@10.000ns - CLK10I rise@0.000ns)
  Data Path Delay:        4.816ns  (logic 0.952ns (19.769%)  route 3.864ns (80.231%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 14.206 - 10.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.561     4.567    transmit/CLK10I_IBUF_BUFG
    SLICE_X31Y37         FDRE                                         r  transmit/TSCOL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.456     5.023 r  transmit/TSCOL_reg/Q
                         net (fo=3, routed)           0.962     5.985    collide/TSCOL_reg
    SLICE_X34Y38         LUT4 (Prop_lut4_I0_O)        0.124     6.109 f  collide/TBYTECLK[5]_i_10/O
                         net (fo=2, routed)           0.719     6.828    transmit/TSCOL_reg_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.124     6.952 r  transmit/TBYTECLK[5]_i_5/O
                         net (fo=20, routed)          0.664     7.616    collide/TABORTED_reg
    SLICE_X32Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.740 r  collide/TCOLWAIT_i_3/O
                         net (fo=3, routed)           0.597     8.337    transmit/TSMCOLP_reg_0
    SLICE_X34Y38         LUT4 (Prop_lut4_I3_O)        0.124     8.461 r  transmit/TPAD_i_1/O
                         net (fo=6, routed)           0.922     9.383    transmit/TDEST100_out
    SLICE_X29Y35         FDRE                                         r  transmit/TSRC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10I rise edge)    10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK10I (IN)
                         net (fo=0)                   0.000    10.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.442    14.206    transmit/CLK10I_IBUF_BUFG
    SLICE_X29Y35         FDRE                                         r  transmit/TSRC_reg/C
                         clock pessimism              0.322    14.528    
                         clock uncertainty           -0.035    14.493    
    SLICE_X29Y35         FDRE (Setup_fdre_C_R)       -0.429    14.064    transmit/TSRC_reg
  -------------------------------------------------------------------
                         required time                         14.064    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                  4.681    

Slack (MET) :             4.687ns  (required time - arrival time)
  Source:                 transmit/TBYTECLK_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit/TDATA2_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK10I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK10I rise@10.000ns - CLK10I rise@0.000ns)
  Data Path Delay:        5.155ns  (logic 1.056ns (20.483%)  route 4.099ns (79.517%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 14.203 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.560     4.566    transmit/CLK10I_IBUF_BUFG
    SLICE_X32Y36         FDRE                                         r  transmit/TBYTECLK_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456     5.022 r  transmit/TBYTECLK_reg[0]/Q
                         net (fo=30, routed)          1.725     6.747    transmit/TBYTECLK_reg_n_0_[0]
    SLICE_X31Y33         LUT6 (Prop_lut6_I2_O)        0.124     6.871 f  transmit/TDATA2[6]_i_18/O
                         net (fo=11, routed)          1.114     7.985    transmit/TDATA2[6]_i_18_n_0
    SLICE_X29Y32         LUT3 (Prop_lut3_I0_O)        0.150     8.135 f  transmit/TDATA2[6]_i_10/O
                         net (fo=2, routed)           0.648     8.783    transmit/crc/TDEST_reg_1
    SLICE_X28Y32         LUT6 (Prop_lut6_I1_O)        0.326     9.109 r  transmit/crc/TDATA2[2]_i_1/O
                         net (fo=2, routed)           0.612     9.721    transmit/crc_n_2
    SLICE_X28Y32         FDRE                                         r  transmit/TDATA2_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10I rise edge)    10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK10I (IN)
                         net (fo=0)                   0.000    10.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.439    14.203    transmit/CLK10I_IBUF_BUFG
    SLICE_X28Y32         FDRE                                         r  transmit/TDATA2_reg[2]_lopt_replica/C
                         clock pessimism              0.322    14.525    
                         clock uncertainty           -0.035    14.490    
    SLICE_X28Y32         FDRE (Setup_fdre_C_D)       -0.081    14.409    transmit/TDATA2_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                          -9.721    
  -------------------------------------------------------------------
                         slack                                  4.687    

Slack (MET) :             4.732ns  (required time - arrival time)
  Source:                 receive/RBYTECLK_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive/RBYTECLK_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK10I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK10I rise@10.000ns - CLK10I rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 0.952ns (19.924%)  route 3.826ns (80.076%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 14.197 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.552     4.558    receive/CLK10I_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  receive/RBYTECLK_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.456     5.014 f  receive/RBYTECLK_reg[11]/Q
                         net (fo=3, routed)           0.851     5.865    receive/L[11]
    SLICE_X42Y27         LUT4 (Prop_lut4_I0_O)        0.124     5.989 f  receive/RSTARTP_i_6/O
                         net (fo=9, routed)           0.363     6.351    receive/RSTARTP_i_6_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124     6.475 f  receive/RSTARTP_i_9/O
                         net (fo=5, routed)           0.955     7.430    receive/RSTARTP_i_9_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I4_O)        0.124     7.554 r  receive/RBYTECLK[0]_i_4/O
                         net (fo=2, routed)           0.857     8.412    receive/RCRCRST60_out
    SLICE_X38Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.536 r  receive/RBYTECLK[0]_i_1/O
                         net (fo=14, routed)          0.801     9.336    receive/RBYTECLK[0]_i_1_n_0
    SLICE_X41Y27         FDRE                                         r  receive/RBYTECLK_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10I rise edge)    10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK10I (IN)
                         net (fo=0)                   0.000    10.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.433    14.197    receive/CLK10I_IBUF_BUFG
    SLICE_X41Y27         FDRE                                         r  receive/RBYTECLK_reg[4]/C
                         clock pessimism              0.336    14.533    
                         clock uncertainty           -0.035    14.498    
    SLICE_X41Y27         FDRE (Setup_fdre_C_R)       -0.429    14.069    receive/RBYTECLK_reg[4]
  -------------------------------------------------------------------
                         required time                         14.069    
                         arrival time                          -9.336    
  -------------------------------------------------------------------
                         slack                                  4.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 receive/RDONE_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive/RDONEP_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK10I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10I rise@0.000ns - CLK10I rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.164ns (38.002%)  route 0.268ns (61.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.550     1.377    receive/CLK10I_IBUF_BUFG
    SLICE_X38Y24         FDRE                                         r  receive/RDONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.164     1.541 r  receive/RDONE_reg/Q
                         net (fo=5, routed)           0.268     1.808    receive/RDONE_reg_n_0
    SLICE_X29Y24         FDRE                                         r  receive/RDONEP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.817     1.890    receive/CLK10I_IBUF_BUFG
    SLICE_X29Y24         FDRE                                         r  receive/RDONEP_reg/C
                         clock pessimism             -0.251     1.639    
    SLICE_X29Y24         FDRE (Hold_fdre_C_D)         0.070     1.709    receive/RDONEP_reg
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 collide/backoff/SR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            collide/CR_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK10I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10I rise@0.000ns - CLK10I rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.791%)  route 0.125ns (40.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.561     1.388    collide/backoff/CLK10I_IBUF_BUFG
    SLICE_X28Y39         FDRE                                         r  collide/backoff/SR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.141     1.529 r  collide/backoff/SR_reg[3]/Q
                         net (fo=2, routed)           0.125     1.654    collide/backoff/LFSRO[3]
    SLICE_X30Y38         LUT6 (Prop_lut6_I3_O)        0.045     1.699 r  collide/backoff/CR[3]_i_1/O
                         net (fo=1, routed)           0.000     1.699    collide/p_1_in[3]
    SLICE_X30Y38         FDRE                                         r  collide/CR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.830     1.903    collide/CLK10I_IBUF_BUFG
    SLICE_X30Y38         FDRE                                         r  collide/CR_reg[3]/C
                         clock pessimism             -0.480     1.423    
    SLICE_X30Y38         FDRE (Hold_fdre_C_D)         0.121     1.544    collide/CR_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 collide/CWAITCLK_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            collide/CWAITCLK_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK10I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10I rise@0.000ns - CLK10I rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.189ns (62.306%)  route 0.114ns (37.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.555     1.382    collide/CLK10I_IBUF_BUFG
    SLICE_X35Y31         FDRE                                         r  collide/CWAITCLK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141     1.523 r  collide/CWAITCLK_reg[2]/Q
                         net (fo=7, routed)           0.114     1.637    collide/CWAITCLK_reg[2]
    SLICE_X34Y31         LUT5 (Prop_lut5_I4_O)        0.048     1.685 r  collide/CWAITCLK[4]_i_1/O
                         net (fo=1, routed)           0.000     1.685    collide/CWAITCLK[4]_i_1_n_0
    SLICE_X34Y31         FDRE                                         r  collide/CWAITCLK_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.822     1.895    collide/CLK10I_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  collide/CWAITCLK_reg[4]/C
                         clock pessimism             -0.500     1.395    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.133     1.528    collide/CWAITCLK_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 collide/backoff/SR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            collide/backoff/SR_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK10I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10I rise@0.000ns - CLK10I rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.560     1.387    collide/backoff/CLK10I_IBUF_BUFG
    SLICE_X34Y39         FDRE                                         r  collide/backoff/SR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.164     1.551 r  collide/backoff/SR_reg[0]/Q
                         net (fo=1, routed)           0.056     1.607    collide/backoff/SR_reg_n_0_[0]
    SLICE_X34Y39         FDRE                                         r  collide/backoff/SR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.829     1.902    collide/backoff/CLK10I_IBUF_BUFG
    SLICE_X34Y39         FDRE                                         r  collide/backoff/SR_reg[1]/C
                         clock pessimism             -0.515     1.387    
    SLICE_X34Y39         FDRE (Hold_fdre_C_D)         0.060     1.447    collide/backoff/SR_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 collide/backoff/SR_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            collide/CR_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK10I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10I rise@0.000ns - CLK10I rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.853%)  route 0.153ns (45.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.561     1.388    collide/backoff/CLK10I_IBUF_BUFG
    SLICE_X29Y39         FDRE                                         r  collide/backoff/SR_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     1.529 r  collide/backoff/SR_reg[8]/Q
                         net (fo=2, routed)           0.153     1.682    collide/backoff/LFSRO[8]
    SLICE_X30Y39         LUT6 (Prop_lut6_I3_O)        0.045     1.727 r  collide/backoff/CR[8]_i_1/O
                         net (fo=1, routed)           0.000     1.727    collide/p_1_in[8]
    SLICE_X30Y39         FDRE                                         r  collide/CR_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.830     1.903    collide/CLK10I_IBUF_BUFG
    SLICE_X30Y39         FDRE                                         r  collide/CR_reg[8]/C
                         clock pessimism             -0.480     1.423    
    SLICE_X30Y39         FDRE (Hold_fdre_C_D)         0.121     1.544    collide/CR_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 collide/backoff/SR_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            collide/CR_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK10I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10I rise@0.000ns - CLK10I rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.168%)  route 0.164ns (46.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.561     1.388    collide/backoff/CLK10I_IBUF_BUFG
    SLICE_X28Y39         FDRE                                         r  collide/backoff/SR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.141     1.529 r  collide/backoff/SR_reg[2]/Q
                         net (fo=2, routed)           0.164     1.693    collide/backoff/LFSRO[2]
    SLICE_X30Y38         LUT6 (Prop_lut6_I3_O)        0.045     1.738 r  collide/backoff/CR[2]_i_1/O
                         net (fo=1, routed)           0.000     1.738    collide/p_1_in[2]
    SLICE_X30Y38         FDRE                                         r  collide/CR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.830     1.903    collide/CLK10I_IBUF_BUFG
    SLICE_X30Y38         FDRE                                         r  collide/CR_reg[2]/C
                         clock pessimism             -0.480     1.423    
    SLICE_X30Y38         FDRE (Hold_fdre_C_D)         0.121     1.544    collide/CR_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 collide/CWAITCLK_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            collide/CWAITCLK_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK10I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10I rise@0.000ns - CLK10I rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.212ns (64.546%)  route 0.116ns (35.454%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.555     1.382    collide/CLK10I_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  collide/CWAITCLK_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.164     1.546 r  collide/CWAITCLK_reg[0]/Q
                         net (fo=8, routed)           0.116     1.662    collide/CWAITCLK_reg[0]
    SLICE_X35Y31         LUT4 (Prop_lut4_I2_O)        0.048     1.710 r  collide/CWAITCLK[3]_i_1/O
                         net (fo=1, routed)           0.000     1.710    collide/p_0_in[3]
    SLICE_X35Y31         FDRE                                         r  collide/CWAITCLK_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.822     1.895    collide/CLK10I_IBUF_BUFG
    SLICE_X35Y31         FDRE                                         r  collide/CWAITCLK_reg[3]/C
                         clock pessimism             -0.500     1.395    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.107     1.502    collide/CWAITCLK_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 transmit/TCOLWAIT_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit/TCOLWAIT_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK10I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10I rise@0.000ns - CLK10I rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.560     1.387    transmit/CLK10I_IBUF_BUFG
    SLICE_X31Y37         FDRE                                         r  transmit/TCOLWAIT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.141     1.528 r  transmit/TCOLWAIT_reg/Q
                         net (fo=2, routed)           0.122     1.650    transmit/TCOLWAIT_reg_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I1_O)        0.045     1.695 r  transmit/TCOLWAIT_i_1/O
                         net (fo=1, routed)           0.000     1.695    transmit/TCOLWAIT_i_1_n_0
    SLICE_X31Y37         FDRE                                         r  transmit/TCOLWAIT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.828     1.901    transmit/CLK10I_IBUF_BUFG
    SLICE_X31Y37         FDRE                                         r  transmit/TCOLWAIT_reg/C
                         clock pessimism             -0.514     1.387    
    SLICE_X31Y37         FDRE (Hold_fdre_C_D)         0.092     1.479    transmit/TCOLWAIT_reg
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 transmit/TLAST_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit/TLAST_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK10I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10I rise@0.000ns - CLK10I rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.277%)  route 0.123ns (39.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.900ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.559     1.386    transmit/CLK10I_IBUF_BUFG
    SLICE_X31Y35         FDRE                                         r  transmit/TLAST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.141     1.527 r  transmit/TLAST_reg/Q
                         net (fo=3, routed)           0.123     1.649    transmit/TLAST
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.045     1.694 r  transmit/TLAST_i_1/O
                         net (fo=1, routed)           0.000     1.694    transmit/TLAST_i_1_n_0
    SLICE_X31Y35         FDRE                                         r  transmit/TLAST_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.827     1.900    transmit/CLK10I_IBUF_BUFG
    SLICE_X31Y35         FDRE                                         r  transmit/TLAST_reg/C
                         clock pessimism             -0.514     1.386    
    SLICE_X31Y35         FDRE (Hold_fdre_C_D)         0.092     1.478    transmit/TLAST_reg
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 collide/backoff/SR_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK10I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            collide/backoff/SR_reg[23]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by CLK10I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK10I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10I rise@0.000ns - CLK10I rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.233%)  route 0.228ns (61.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.561     1.388    collide/backoff/CLK10I_IBUF_BUFG
    SLICE_X29Y39         FDRE                                         r  collide/backoff/SR_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     1.529 r  collide/backoff/SR_reg[9]/Q
                         net (fo=2, routed)           0.228     1.757    collide/backoff/LFSRO[9]
    SLICE_X34Y38         SRL16E                                       r  collide/backoff/SR_reg[23]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10I rise edge)     0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK10I (IN)
                         net (fo=0)                   0.000     0.000    CLK10I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK10I_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK10I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK10I_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.829     1.902    collide/backoff/CLK10I_IBUF_BUFG
    SLICE_X34Y38         SRL16E                                       r  collide/backoff/SR_reg[23]_srl14/CLK
                         clock pessimism             -0.480     1.422    
    SLICE_X34Y38         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.539    collide/backoff/SR_reg[23]_srl14
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK10I
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK10I }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK10I_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X30Y38   collide/CR_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X30Y38   collide/CR_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X30Y39   collide/CR_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X29Y40   collide/CR_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X30Y40   collide/CR_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X30Y39   collide/CR_reg[7]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X30Y39   collide/CR_reg[8]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X30Y40   collide/CR_reg[9]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y39   collide/backoff/SR_reg[0]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y38   collide/backoff/SR_reg[23]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y38   collide/backoff/SR_reg[23]_srl14/CLK
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X30Y36   transmit/TABORTED_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X30Y32   transmit/TDATA2_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X30Y32   transmit/TDATA2_reg[0]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X31Y34   transmit/TDATA_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X33Y34   transmit/TPAD_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X29Y34   transmit/TREADDP_reg/C
Low Pulse Width   Fast    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X30Y35   transmit/TSFD_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X29Y35   transmit/TSRC_reg/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y38   collide/backoff/SR_reg[23]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y38   collide/backoff/SR_reg[23]_srl14/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X37Y27   receive/RCRCCLK_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X37Y26   receive/RCVNGP_reg/C
High Pulse Width  Slow    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X38Y27   receive/RSTARTP_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X37Y27   receive/RSTATUS_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y26   receive/RCLEANP_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X37Y27   receive/RDEST_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X29Y24   receive/RDONEP_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y27   receive/RENDCLK_reg/C



