<html>
<head>
<title>Search Words List</title>
<meta http-equiv="content-type" content="text/html; charset=gb2312">
<meta name="generator" content="RoboHelp by eHelp Corporation   www.ehelp.com">
<meta name "description" content="WebHelp 5.10">
<base target="bsscright">
<style>
<!--
body {margin-left:1pt; margin-top:1pt; margin-right:1pt;font-family:"宋体"; font-size:9pt;}

A:link {font-family:"宋体"; font-size:9pt; color:#000000;  font-style:normal;  text-decoration:none; }
A:visited {font-family:"宋体"; font-size:9pt; color:#000000; font-style:normal;  text-decoration:none; }
A:active {background-color:#cccccc;}
A:hover {font-family:"宋体"; font-size:9pt; color:#007f00; font-style:normal;  text-decoration:underline; }

.tabs {background-color:#c0c0c0;}
.ftsheader {margin-left:10pt; margin-top:0pt;}
.ftsbody {margin-left:10pt; margin-top:0pt;}
.inactive {color:#666666;}
.ftsheader {background-color:Silver; } 

body {background-color:White; } 
p {color:Black; } p {font-family:sans-serif; } p {font-size:small; } p {font-style:Normal; } p {text-decoration:none; } 
A:link {color:Black; } A:link {font-family:sans-serif; } A:link {font-size:small; } A:link {font-style:Normal; } A:link {text-decoration:none; } 
A:visited {color:Black; } A:visited {font-family:sans-serif; } A:visited {font-size:small; } A:visited {font-style:Normal; } A:visited {text-decoration:none; } 
A:active {background-color:Silver; } 
A:hover {color:Blue; } A:hover {font-family:sans-serif; } A:hover {font-size:small; } A:hover {font-style:Normal; } A:hover {text-decoration:underline; } 

-->
</style>
</head>
<body marginheight="0"  marginwidth="0">
<p class="ftsbody" align="center"><a href="whlstf6.htm" target="_self" title="前一个搜索组"><b>&lt;&lt;</b></a><br><br></p>
<p class="ftsbody">
<nobr><a name="bms_B_A"></a><a name="subkey_B_A"></a>ba <a href="../instruct32_hh/vc22a.htm"><b>1</b></a> <a href="../instruct32_hh/vc23a.htm"><b>2</b></a> <a href="../instruct32_hh/vc25.htm"><b>3</b></a> <a href="../instruct32_hh/vc24a.htm"><b>4</b></a> </nobr><br><nobr><a name="bm_B"></a>back <a href="../xscinstruct_hh/INST_STR.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_SUB.htm"><b>2</b></a> <a href="../xscinstruct_hh/INST_STRD.htm"><b>3</b></a> <a href="../xscinstruct_hh/MUL_(Thumb).htm"><b>4</b></a> <a href="../xscinstruct_hh/LSR(2)_(Thumb).htm"><b>5</b></a> <a href="../xscinstruct_hh/LSL(2)_(Thumb).htm"><b>6</b></a> <a href="../xscinstruct_hh/ROR_(Thumb).htm"><b>7</b></a> <a href="../xscinstruct_hh/SUB(2)_(Thumb).htm"><b>8</b></a> <a href="../xscinstruct_hh/ADD(4)_(Thumb).htm"><b>9</b></a> <a href="../xscinstruct_hh/ADD(2)_(Thumb).htm"><b>10</b></a> <a href="../xscinstruct_hh/ASR(2)_(Thumb).htm"><b>11</b></a> </nobr><br><nobr><a name="bm_B"></a>back_end_bubble <a href="../ht_index.htm"><b>1</b></a> <a href="../Itanium2_HH/AdviceIPF2_HH/back-end_rse_stalls.htm"><b>2</b></a> <a href="../Itanium2_HH/AdviceIPF2_HH/back-end_l1d_fpu_stalls.htm"><b>3</b></a> <a href="../Itanium2_HH/AdviceIPF2_HH/back-end_flush_stalls.htm"><b>4</b></a> <a href="../Itanium2_HH/AdviceIPF2_HH/back-end_fe_stalls.htm"><b>5</b></a> <a href="../Itanium2_HH/AdviceIPF2_HH/back-end_exe_stalls.htm"><b>6</b></a> <a href="../Itanium2_HH/AdviceIPF2_HH/back-end_stalls.htm"><b>7</b></a> <a href="../Itanium2_HH/Events642/back_end_bubble.html"><b>8</b></a> </nobr><br><nobr><a name="bm_B"></a>baclears <a href="../ht_index.htm"><b>1</b></a> <a href="../PentiumM_HH/EventsB/baclears_asserted.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_B"></a>bad <a href="../instruct32_hh/vc291.htm"><b>1</b></a> <a href="../instruct32_hh/vc290.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_B"></a>bal <a href="../xscinstruct_hh/B(2)_(Thumb).htm"><b>1</b></a> <a href="../xscinstruct_hh/B(1)_(Thumb).htm"><b>2</b></a> </nobr><br><a name="bm_B"></a><a href="../Itanium2_HH/Events642/l2_ozq_cancels1.html"><b>bank_conf</b></a> <br><a name="bm_B"></a><a href="../Pentium4_HH/Lips/lipsbank_conflict.htm"><b>bank_conflict</b></a> <br><nobr><a name="bm_B"></a>bank_switch <a href="../Itanium2_HH/Events642/be_rse_bubble.html"><b>1</b></a> <a href="../Itanium2_HH/Events642/be_exe_bubble.html"><b>2</b></a> </nobr><br><nobr><a name="bm_B"></a>base <a href="../xscinstruct_hh/INST_LDM(3).htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_LDM(2).htm"><b>2</b></a> <a href="../xscinstruct_hh/INST_STM(2).htm"><b>3</b></a> <a href="../xscinstruct_hh/INST_STM(1).htm"><b>4</b></a> <a href="../xscinstruct_hh/STMIA_(Thumb).htm"><b>5</b></a> <a href="../instruct64_hh/rfi_-_return_from_interruption_instruction.htm"><b>6</b></a> <a href="../instruct64_hh/rfi-operation.htm"><b>7</b></a> <a href="../instruct64_hh/ptc.e_purge_translation_cache_entry_instruction.htm"><b>8</b></a> <a href="../instruct64_hh/6400283.htm"><b>9</b></a> <a href="../instruct64_hh/6400281.htm"><b>10</b></a> <a href="../instruct64_hh/6400279.htm"><b>11</b></a> <a href="../instruct32_hh/vc155.htm"><b>12</b></a> <a href="../XScale_HH/LipsXSc/Prefetch_Advice.htm"><b>13</b></a> <a href="../instruct64_hh/6400150.htm"><b>14</b></a> <a href="../instruct32_hh/vc288.htm"><b>15</b></a> <a href="../xscinstruct_hh/INST_LDM(1).htm"><b>16</b></a> <a href="../instruct32_hh/vc312.htm"><b>17</b></a> <a href="../instruct32_hh/vc311.htm"><b>18</b></a> </nobr><br><a name="bm_B"></a><a href="../instruct64_hh/6400154.htm"><b>Base</b></a> <br><nobr><a name="bm_B"></a>base_update_form <a href="../instruct64_hh/6400283.htm"><b>1</b></a> <a href="../instruct64_hh/6400282.htm"><b>2</b></a> </nobr><br><a name="bm_B"></a><a href="../instruct64_hh/6400154.htm"><b>based</b></a> <br><nobr><a name="bm_B"></a>basereg <a href="../xscinstruct_hh/INST_LDRT.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_LDRSH.htm"><b>2</b></a> <a href="../xscinstruct_hh/INST_LDRSB.htm"><b>3</b></a> <a href="../xscinstruct_hh/INST_LDRH.htm"><b>4</b></a> <a href="../xscinstruct_hh/INST_LDRD.htm"><b>5</b></a> <a href="../xscinstruct_hh/INST_LDRBT.htm"><b>6</b></a> <a href="../xscinstruct_hh/INST_LDRB.htm"><b>7</b></a> <a href="../xscinstruct_hh/inst_ldr.htm"><b>8</b></a> <a href="../xscinstruct_hh/INST_LDM(3).htm"><b>9</b></a> <a href="../xscinstruct_hh/INST_LDM(2).htm"><b>10</b></a> <a href="../xscinstruct_hh/INST_PLD.htm"><b>11</b></a> <a href="../xscinstruct_hh/INST_STRBT.htm"><b>12</b></a> <a href="../xscinstruct_hh/INST_STRB.htm"><b>13</b></a> <a href="../xscinstruct_hh/INST_STR.htm"><b>14</b></a> <a href="../xscinstruct_hh/INST_STM(2).htm"><b>15</b></a> <a href="../xscinstruct_hh/INST_STM(1).htm"><b>16</b></a> <a href="../xscinstruct_hh/INST_STC.htm"><b>17</b></a> <a href="../xscinstruct_hh/INST_STRT.htm"><b>18</b></a> <a href="../xscinstruct_hh/INST_STRH.htm"><b>19</b></a> <a href="../xscinstruct_hh/INST_STRD.htm"><b>20</b></a> <a href="../xscinstruct_hh/LDRH(1)_(Thumb).htm"><b>21</b></a> <a href="../xscinstruct_hh/LDRB(1)_(Thumb).htm"><b>22</b></a> <a href="../xscinstruct_hh/STRH(1)_(Thumb).htm"><b>23</b></a> <a href="../xscinstruct_hh/STRB(1)_(Thumb).htm"><b>24</b></a> <a href="../xscinstruct_hh/STR(1)_(Thumb).htm"><b>25</b></a> <a href="../xscinstruct_hh/STMIA_(Thumb).htm"><b>26</b></a> <a href="../xscinstruct_hh/address_immedate_post-indexed_(am_3).htm"><b>27</b></a> <a href="../xscinstruct_hh/address_decrement_before_(am_4).htm"><b>28</b></a> <a href="../xscinstruct_hh/address_decrement_after_(am_4).htm"><b>29</b></a> <a href="../xscinstruct_hh/address_arithmetic_shift_right_by_immediate_(am_1).htm"><b>30</b></a> <a href="../xscinstruct_hh/Address_Load_and_Store_Word_or_Unsigned_Byte_Overview.htm"><b>31</b></a> <a href="../xscinstruct_hh/Address_Load_and_Store_Multiple_Overview.htm"><b>32</b></a> <a href="../xscinstruct_hh/Address_Load_and_Store_Coprocessor_Overview.htm"><b>33</b></a> <a href="../xscinstruct_hh/address_increment_before_(am_4).htm"><b>34</b></a> <a href="../xscinstruct_hh/address_increment_after_(am_4).htm"><b>35</b></a> <a href="../xscinstruct_hh/address_immediate_pre-indexed_(am_5).htm"><b>36</b></a> <a href="../xscinstruct_hh/address_immediate_pre-indexed_(am_3).htm"><b>37</b></a> <a href="../xscinstruct_hh/address_immediate_pre-indexed_(am_2).htm"><b>38</b></a> <a href="../xscinstruct_hh/address_immediate_post-indexed_(am_5).htm"><b>39</b></a> <a href="../xscinstruct_hh/address_immediate_post-indexed_(am_2).htm"><b>40</b></a> <a href="../xscinstruct_hh/address_immediate_offset_(am_5).htm"><b>41</b></a> <a href="../xscinstruct_hh/address_immediate_offset_(am_3).htm"><b>42</b></a> <a href="../xscinstruct_hh/address_immediate_offset_(am_2).htm"><b>43</b></a> <a href="../xscinstruct_hh/Address_Unindexed_(AM_5).htm"><b>44</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Pre-indexed_(AM_2).htm"><b>45</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Post-indexed_(AM_2).htm"><b>46</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Offset_(AM_2).htm"><b>47</b></a> <a href="../xscinstruct_hh/Address_Register_Pre-indexed_(AM_3).htm"><b>48</b></a> <a href="../xscinstruct_hh/Address_Register_Pre-indexed_(AM_2).htm"><b>49</b></a> <a href="../xscinstruct_hh/Address_Register_Post-indexed_(AM_3).htm"><b>50</b></a> <a href="../xscinstruct_hh/Address_Register_Post-indexed_(AM_2).htm"><b>51</b></a> <a href="../xscinstruct_hh/Address_Register_Offset_(AM_3).htm"><b>52</b></a> <a href="../xscinstruct_hh/Address_Register_Offset_(AM_2).htm"><b>53</b></a> <a href="../xscinstruct_hh/Address_Miscellaneous_Loads_and_Stores_Overview.htm"><b>54</b></a> <a href="../xscinstruct_hh/INST_LDM(1).htm"><b>55</b></a> <a href="../xscinstruct_hh/INST_LDC.htm"><b>56</b></a> </nobr><br><a name="bm_B"></a><a href="../instruct32_hh/vc46.htm"><b>basic</b></a> <br><a name="bm_B"></a><a href="../Pentium4_HH/Lips/lipsbasic_block.htm"><b>basic_block</b></a> <br><a name="bms_B_B"></a><a name="subkey_B_B"></a><a href="../instruct32_hh/vc23a.htm"><b>bb</b></a> <br><a name="bm_B"></a><a href="../xscinstruct_hh/WSHUFH.htm"><b>bbaa</b></a> <br><nobr><a name="bm_B"></a>bbb <a href="../xscinstruct_hh/TINSR.htm"><b>1</b></a> <a href="../xscinstruct_hh/TEXTRM.htm"><b>2</b></a> <a href="../xscinstruct_hh/TEXTRC.htm"><b>3</b></a> </nobr><br><nobr><a name="bms_B_C"></a><a name="subkey_B_C"></a>bc <a href="../Itanium2_HH/Events642/l2_force_recirc.html"><b>1</b></a> <a href="../instruct32_hh/vc19a.htm"><b>2</b></a> </nobr><br><a name="bm_B"></a><a href="../xscinstruct_hh/POP_(Thumb).htm"><b>bc1e</b></a> <br><nobr><a name="bm_B"></a>bcd <a href="../instruct32_hh/vc3a.htm"><b>1</b></a> <a href="../instruct32_hh/vc5a.htm"><b>2</b></a> <a href="../instruct32_hh/vc4a.htm"><b>3</b></a> <a href="../instruct32_hh/vc72.htm"><b>4</b></a> <a href="../instruct32_hh/vc71.htm"><b>5</b></a> <a href="../instruct32_hh/vc85.htm"><b>6</b></a> <a href="../instruct32_hh/vc84.htm"><b>7</b></a> <a href="../instruct32_hh/vc2a.htm"><b>8</b></a> </nobr><br><a name="bm_B"></a><a href="../instruct32_hh/vc85.htm"><b>BCD</b></a> <br><a name="bm_B"></a><a href="../xscinstruct_hh/CMN_(Thumb).htm"><b>bcs</b></a> <br><a name="bms_B_D"></a><a name="subkey_B_D"></a><a href="../instruct32_hh/vc20a.htm"><b>bd</b></a> <br><a name="bm_B"></a><a href="../xscinstruct_hh/POP_(Thumb).htm"><b>bdf6</b></a> <br><nobr><a name="bms_B_E"></a><a name="subkey_B_E"></a>be_br_mispred_detail <a href="../ht_index.htm"><b>1</b></a> <a href="../Itanium2_HH/Events642/be_br_mispred_detail.html"><b>2</b></a> </nobr><br><nobr><a name="bm_B"></a>be_exe_bubble <a href="../ht_index.htm"><b>1</b></a> <a href="../Itanium2_HH/AdviceIPF2_HH/back-end_exe_stalls.htm"><b>2</b></a> <a href="../Itanium2_HH/AdviceIPF2_HH/back-end_exe_grgr_stalls.htm"><b>3</b></a> <a href="../Itanium2_HH/AdviceIPF2_HH/back-end_exe_grall_stalls.htm"><b>4</b></a> <a href="../Itanium2_HH/AdviceIPF2_HH/back-end_exe_frall_stalls.htm"><b>5</b></a> <a href="../Itanium2_HH/AdviceIPF2_HH/collect_additional_events_to_determine_the_cause_of_back-end_exe_stalls.htm"><b>6</b></a> <a href="../Itanium2_HH/Events642/be_exe_bubble.html"><b>7</b></a> </nobr><br><nobr><a name="bm_B"></a>be_flush_bubble <a href="../ht_index.htm"><b>1</b></a> <a href="../Itanium2_HH/AdviceIPF2_HH/back-end_flush_stalls.htm"><b>2</b></a> <a href="../Itanium2_HH/AdviceIPF2_HH/back-end_bru_flush_stalls.htm"><b>3</b></a> <a href="../Itanium2_HH/AdviceIPF2_HH/collect_additional_events_to_determine_the_cause_of_back-end_flush_stalls.htm"><b>4</b></a> <a href="../Itanium2_HH/AdviceIPF2_HH/back-end_xpn_flush_stalls.htm"><b>5</b></a> <a href="../Itanium2_HH/Events642/be_flush_bubble.html"><b>6</b></a> </nobr><br><nobr><a name="bm_B"></a>be_l1d_fpu_bubble <a href="../ht_index.htm"><b>1</b></a> <a href="../Itanium2_HH/AdviceIPF2_HH/back-end_l1d_fpu_stalls.htm"><b>2</b></a> <a href="../Itanium2_HH/AdviceIPF2_HH/back-end_fpu_stalls.htm"><b>3</b></a> <a href="../Itanium2_HH/AdviceIPF2_HH/collect_additional_events_to_determine_the_cause_of_back-end_l1d_fpu_stalls.htm"><b>4</b></a> <a href="../Itanium2_HH/Events642/be_l1d_fpu_bubble.html"><b>5</b></a> </nobr><br><nobr><a name="bm_B"></a>be_lost_bw_due_to_fe <a href="../ht_index.htm"><b>1</b></a> <a href="../Itanium2_HH/Events642/be_lost_bw_due_to_fe.html"><b>2</b></a> </nobr><br><nobr><a name="bm_B"></a>be_rse_bubble <a href="../ht_index.htm"><b>1</b></a> <a href="../Itanium2_HH/AdviceIPF2_HH/back-end_rse_stalls.htm"><b>2</b></a> <a href="../Itanium2_HH/ER642/rse_load_latency_penalty.html"><b>3</b></a> <a href="../Itanium2_HH/Events642/be_rse_bubble.html"><b>4</b></a> </nobr><br><nobr><a name="bm_B"></a>before <a href="../xscinstruct_hh/INST_STM(2).htm"><b>1</b></a> <a href="../instruct32_hh/vc72.htm"><b>2</b></a> <a href="../instruct32_hh/vc71.htm"><b>3</b></a> <a href="../instruct32_hh/vc230.htm"><b>4</b></a> <a href="../xscinstruct_hh/BLX(2)_(Thumb).htm"><b>5</b></a> <a href="../xscinstruct_hh/INST_LDM(1).htm"><b>6</b></a> </nobr><br><nobr><a name="bm_B"></a>being <a href="../instruct32_hh/vc42.htm"><b>1</b></a> <a href="../instruct32_hh/vc139.htm"><b>2</b></a> <a href="../instruct32_hh/vc137.htm"><b>3</b></a> <a href="../instruct32_hh/vc220.htm"><b>4</b></a> <a href="../instruct32_hh/vc219.htm"><b>5</b></a> </nobr><br><nobr><a name="bm_B"></a>below <a href="../xscinstruct_hh/INST_STRH.htm"><b>1</b></a> <a href="../instruct32_hh/vc18a.htm"><b>2</b></a> <a href="../instruct64_hh/6400141.htm"><b>3</b></a> </nobr><br><nobr><a name="bm_B"></a>beq <a href="../xscinstruct_hh/TST_(Thumb).htm"><b>1</b></a> <a href="../xscinstruct_hh/CMP(3)_(Thumb).htm"><b>2</b></a> </nobr><br><nobr><a name="bm_B"></a>beyond <a href="../instruct32_hh/vc143.htm"><b>1</b></a> <a href="../instruct32_hh/vc145.htm"><b>2</b></a> <a href="../instruct32_hh/vc144.htm"><b>3</b></a> <a href="../instruct32_hh/vc277.htm"><b>4</b></a> </nobr><br><a name="bms_B_F"></a><a name="subkey_B_F"></a><a href="../instruct32_hh/vc204.htm"><b>bf</b></a> <br><nobr><a name="bms_B_H"></a><a name="subkey_B_H"></a>bh <a href="../instruct32_hh/opcode_column.htm"><b>1</b></a> <a href="../instruct32_hh/instruction.htm"><b>2</b></a> <a href="../Pentium4_HH/Lips/lipspro_partial_at_target.htm"><b>3</b></a> </nobr><br><nobr><a name="bms_B_I"></a><a name="subkey_B_I"></a>bi <a href="../Itanium2_HH/Events642/FE_LOST_BW.html"><b>1</b></a> <a href="../Itanium2_HH/Events642/ideal_be_lost_bw_due_to_fe.html"><b>2</b></a> <a href="../Itanium2_HH/Events642/be_lost_bw_due_to_fe.html"><b>3</b></a> </nobr><br><nobr><a name="bm_B"></a>bias <a href="../instruct64_hh/6400279.htm"><b>1</b></a> <a href="../instruct64_hh/6400399.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_B"></a>bic <a href="../xscinstruct_hh/32-bit_instructions.htm"><b>1</b></a> <a href="../xscinstruct_hh/16-bit_instructions.htm"><b>2</b></a> <a href="../xscinstruct_hh/BIC_(Thumb).htm"><b>3</b></a> <a href="../xscinstruct_hh/INST_BKPT.htm"><b>4</b></a> <a href="../xscinstruct_hh/INST_BIC.htm"><b>5</b></a> </nobr><br><a name="bm_B"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>BIC</b></a> <br><nobr><a name="bm_B"></a>bics <a href="../xscinstruct_hh/INST_BKPT.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_BIC.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_B"></a>bil <a href="../Itanium2_HH/ER642/bil_ratio.html"><b>1</b></a> <a href="../Itanium2_HH/ER642/bil_hitm_line_ratio.html"><b>2</b></a> <a href="../Itanium2_HH/ER642/bus_rd_inval_memory.html"><b>3</b></a> <a href="../Itanium2_HH/ER642/BUS_RD_INVAL.html"><b>4</b></a> <a href="../Itanium2_HH/Events642/BUS_MEM_READ.html"><b>5</b></a> <a href="../Itanium2_HH/Events642/BUS_RD_INVAL_HITM.html"><b>6</b></a> <a href="../Itanium2_HH/Events642/BUS_RD_INVAL_ALL_HITM.html"><b>7</b></a> </nobr><br><nobr><a name="bm_B"></a>bil_hitm_line_ratio <a href="../ht_index.htm"><b>1</b></a> <a href="../Itanium2_HH/ER642/bil_hitm_line_ratio.html"><b>2</b></a> </nobr><br><nobr><a name="bm_B"></a>bil_ratio <a href="../ht_index.htm"><b>1</b></a> <a href="../Itanium2_HH/ER642/bil_ratio.html"><b>2</b></a> </nobr><br><a name="bm_B"></a><a href="../instruct32_hh/MWAIT--Monitor_Wait.htm"><b>binit</b></a> <br><a name="bm_B"></a><a href="../instruct32_hh/guideline_for_monitor_mwait.htm"><b>BINIT</b></a> <br><nobr><a name="bm_B"></a>bios <a href="../instruct32_hh/MWAIT--Monitor_Wait.htm"><b>1</b></a> <a href="../instruct32_hh/MONITOR--Setup_Monitor_Address.htm"><b>2</b></a> <a href="../Reference_HH/Intel_s_Software_Developer_s_Manuals.htm"><b>3</b></a> </nobr><br><nobr><a name="bm_B"></a>bit <a href="../xscinstruct_hh/INST_MIAxy.htm"><b>1</b></a> <a href="../instruct32_hh/hsubpd--packed_double-fp_horizontal_subtract.htm"><b>2</b></a> <a href="../instruct32_hh/haddps--packed_single-fp_horizontal_add.htm"><b>3</b></a> <a href="../instruct32_hh/haddpd--packed_double-fp_horizontal_add.htm"><b>4</b></a> <a href="../instruct32_hh/fisttp--store_integer_with_truncation.htm"><b>5</b></a> <a href="../instruct32_hh/addsubps--packed_single-fp_add_subtract.htm"><b>6</b></a> <a href="../instruct32_hh/addsubpd--packed_double-fp_add_subtract.htm"><b>7</b></a> <a href="../instruct32_hh/about_em64t_instructions.htm"><b>8</b></a> <a href="../xscinstruct_hh/INST_ORR.htm"><b>9</b></a> <a href="../xscinstruct_hh/INST_MSR.htm"><b>10</b></a> <a href="../instruct32_hh/operations.htm"><b>11</b></a> <a href="../instruct32_hh/movsldup--move_packed_single-fp_low_and_duplicate.htm"><b>12</b></a> <a href="../instruct32_hh/movshdup--move_packed_single-fp_high_and_duplicate.htm"><b>13</b></a> <a href="../instruct32_hh/movddup--move_one_double-fp_and_duplicate.htm"><b>14</b></a> <a href="../instruct32_hh/lddqu--load_unaligned_integer_128_bits.htm"><b>15</b></a> <a href="../instruct32_hh/hsubps--packed_single-fp_horizontal_subtract.htm"><b>16</b></a> <a href="../xscinstruct_hh/INST_STR.htm"><b>17</b></a> <a href="../xscinstruct_hh/INST_UMULL.htm"><b>18</b></a> <a href="../xscinstruct_hh/INST_UMLAL.htm"><b>19</b></a> <a href="../xscinstruct_hh/INST_SWPB.htm"><b>20</b></a> <a href="../xscinstruct_hh/INST_STRT.htm"><b>21</b></a> <a href="../xscinstruct_hh/INST_STRD.htm"><b>22</b></a> <a href="../instruct32_hh/vc127.htm"><b>23</b></a> <a href="../xscinstruct_hh/MUL_(Thumb).htm"><b>24</b></a> <a href="../instruct32_hh/vc143.htm"><b>25</b></a> <a href="../instruct32_hh/vc140.htm"><b>26</b></a> <a href="../instruct32_hh/vc139.htm"><b>27</b></a> <a href="../instruct32_hh/vc137.htm"><b>28</b></a> <a href="../xscinstruct_hh/SBC_(Thumb).htm"><b>29</b></a> <a href="../instruct32_hh/vc155.htm"><b>30</b></a> <a href="../instruct32_hh/vc150.htm"><b>31</b></a> <a href="../instruct32_hh/vc145.htm"><b>32</b></a> <a href="../instruct64_hh/6400299.htm"><b>33</b></a> <a href="../instruct32_hh/vc19a.htm"><b>34</b></a> <a href="../instruct32_hh/vc20a.htm"><b>35</b></a> <a href="../instruct32_hh/vc230.htm"><b>36</b></a> <a href="../instruct32_hh/vc22a.htm"><b>37</b></a> <a href="../instruct32_hh/vc226.htm"><b>38</b></a> <a href="../instruct32_hh/vc225.htm"><b>39</b></a> <a href="../instruct32_hh/vc224.htm"><b>40</b></a> <a href="../instruct32_hh/vc223.htm"><b>41</b></a> <a href="../instruct32_hh/vc222.htm"><b>42</b></a> <a href="../instruct32_hh/vc221.htm"><b>43</b></a> <a href="../instruct32_hh/vc244.htm"><b>44</b></a> <a href="../instruct32_hh/vc243.htm"><b>45</b></a> <a href="../instruct32_hh/vc242.htm"><b>46</b></a> <a href="../instruct32_hh/vc241.htm"><b>47</b></a> <a href="../instruct32_hh/vc240.htm"><b>48</b></a> <a href="../instruct32_hh/vc23a.htm"><b>49</b></a> <a href="../instruct32_hh/vc239.htm"><b>50</b></a> <a href="../instruct32_hh/vc238.htm"><b>51</b></a> <a href="../instruct32_hh/vc237.htm"><b>52</b></a> <a href="../instruct32_hh/vc236.htm"><b>53</b></a> <a href="../instruct32_hh/vc235.htm"><b>54</b></a> <a href="../instruct32_hh/vc234.htm"><b>55</b></a> <a href="../instruct32_hh/vc233.htm"><b>56</b></a> <a href="../instruct32_hh/vc232.htm"><b>57</b></a> <a href="../instruct32_hh/vc231.htm"><b>58</b></a> <a href="../xscinstruct_hh/Address_Data_Processing_Operands_Overview_1.htm"><b>59</b></a> <a href="../xscinstruct_hh/ADC_(Thumb).htm"><b>60</b></a> <a href="../instruct32_hh/vc259.htm"><b>61</b></a> <a href="../instruct32_hh/vc257.htm"><b>62</b></a> <a href="../instruct32_hh/vc256.htm"><b>63</b></a> <a href="../instruct32_hh/vc250.htm"><b>64</b></a> <a href="../instruct32_hh/vc25.htm"><b>65</b></a> <a href="../instruct32_hh/vc24a.htm"><b>66</b></a> <a href="../xscinstruct_hh/address_immediate_post-indexed_(am_2).htm"><b>67</b></a> <a href="../instruct64_hh/6400137.htm"><b>68</b></a> <a href="../instruct32_hh/vc265.htm"><b>69</b></a> <a href="../instruct32_hh/vc264.htm"><b>70</b></a> <a href="../instruct32_hh/vc263.htm"><b>71</b></a> <a href="../instruct32_hh/vc262.htm"><b>72</b></a> <a href="../instruct32_hh/vc261.htm"><b>73</b></a> <a href="../instruct32_hh/vc260.htm"><b>74</b></a> <a href="../instruct32_hh/vc26.htm"><b>75</b></a> <a href="../instruct32_hh/vc288.htm"><b>76</b></a> <a href="../instruct32_hh/vc277.htm"><b>77</b></a> <a href="../xscinstruct_hh/BX_(Thumb).htm"><b>78</b></a> <a href="../xscinstruct_hh/BLX(2)_(Thumb).htm"><b>79</b></a> <a href="../xscinstruct_hh/BLX(1)_(Thumb).htm"><b>80</b></a> <a href="../instruct32_hh/vc291.htm"><b>81</b></a> <a href="../instruct32_hh/vc290.htm"><b>82</b></a> <a href="../instruct32_hh/vc312.htm"><b>83</b></a> <a href="../instruct32_hh/vc311.htm"><b>84</b></a> </nobr><br><nobr><a name="bm_B"></a>Bit <a href="../instruct32_hh/vc224.htm"><b>1</b></a> <a href="../instruct32_hh/vc220.htm"><b>2</b></a> <a href="../instruct32_hh/vc219.htm"><b>3</b></a> </nobr><br><nobr><a name="bm_B"></a>bit_number_of <a href="../xscinstruct_hh/address_decrement_before_(am_4).htm"><b>1</b></a> <a href="../xscinstruct_hh/address_decrement_after_(am_4).htm"><b>2</b></a> <a href="../xscinstruct_hh/address_increment_before_(am_4).htm"><b>3</b></a> <a href="../xscinstruct_hh/address_increment_after_(am_4).htm"><b>4</b></a> </nobr><br><nobr><a name="bm_B"></a>bit_pos <a href="../instruct64_hh/6400279.htm"><b>1</b></a> <a href="../instruct64_hh/6400363.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_B"></a>bitbase <a href="../instruct32_hh/operations.htm"><b>1</b></a> <a href="../instruct32_hh/vc22a.htm"><b>2</b></a> <a href="../instruct32_hh/vc23a.htm"><b>3</b></a> <a href="../instruct32_hh/vc25.htm"><b>4</b></a> <a href="../instruct32_hh/vc24a.htm"><b>5</b></a> </nobr><br><a name="bm_B"></a><a href="../xscinstruct_hh/INST_MSR.htm"><b>bitmask</b></a> <br><nobr><a name="bm_B"></a>bitoffset <a href="../instruct32_hh/operations.htm"><b>1</b></a> <a href="../instruct32_hh/vc22a.htm"><b>2</b></a> <a href="../instruct32_hh/vc23a.htm"><b>3</b></a> <a href="../instruct32_hh/vc25.htm"><b>4</b></a> <a href="../instruct32_hh/vc24a.htm"><b>5</b></a> </nobr><br><a name="bm_B"></a><a href="../instruct32_hh/vc46.htm"><b>Bits</b></a> <br><nobr><a name="bm_B"></a>bits <a href="../xscinstruct_hh/INST_TST.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_TEQ.htm"><b>2</b></a> <a href="../xscinstruct_hh/LDRSH_(Thumb).htm"><b>3</b></a> <a href="../xscinstruct_hh/LDRSB_(Thumb).htm"><b>4</b></a> <a href="../xscinstruct_hh/LDRH(2)_(Thumb).htm"><b>5</b></a> <a href="../xscinstruct_hh/LDRH(1)_(Thumb).htm"><b>6</b></a> <a href="../xscinstruct_hh/LDRB(2)_(Thumb).htm"><b>7</b></a> <a href="../xscinstruct_hh/LDRB(1)_(Thumb).htm"><b>8</b></a> <a href="../instruct32_hh/vc143.htm"><b>9</b></a> <a href="../instruct32_hh/vc140.htm"><b>10</b></a> <a href="../instruct64_hh/mov_psr-operation.htm"><b>11</b></a> <a href="../instruct32_hh/vc145.htm"><b>12</b></a> <a href="../instruct64_hh/6400333.htm"><b>13</b></a> <a href="../instruct32_hh/vc230.htm"><b>14</b></a> <a href="../instruct32_hh/vc247.htm"><b>15</b></a> <a href="../instruct32_hh/vc268.htm"><b>16</b></a> <a href="../instruct32_hh/vc26.htm"><b>17</b></a> <a href="../instruct64_hh/6400154.htm"><b>18</b></a> <a href="../instruct32_hh/vc288.htm"><b>19</b></a> <a href="../instruct32_hh/vc277.htm"><b>20</b></a> </nobr><br><nobr><a name="bm_B"></a>bitwise <a href="../xscinstruct_hh/INST_TST.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_TEQ.htm"><b>2</b></a> <a href="../xscinstruct_hh/ORR_(Thumb).htm"><b>3</b></a> <a href="../xscinstruct_hh/EOR_(Thumb).htm"><b>4</b></a> <a href="../xscinstruct_hh/BIC_(Thumb).htm"><b>5</b></a> <a href="../xscinstruct_hh/AND_(Thumb).htm"><b>6</b></a> </nobr><br><nobr><a name="bm_B"></a>bitwiseand <a href="../instruct32_hh/vc13a.htm"><b>1</b></a> <a href="../instruct32_hh/vc14a.htm"><b>2</b></a> <a href="../instruct32_hh/vc16a.htm"><b>3</b></a> <a href="../instruct32_hh/vc15a.htm"><b>4</b></a> </nobr><br><nobr><a name="bm_B"></a>bitwiseor <a href="../instruct32_hh/vc218.htm"><b>1</b></a> <a href="../instruct32_hh/vc217.htm"><b>2</b></a> </nobr><br><a name="bm_B"></a><a href="../instruct32_hh/vc313.htm"><b>bitwisexnor</b></a> <br><nobr><a name="bm_B"></a>bitwisexor <a href="../instruct32_hh/vc330.htm"><b>1</b></a> <a href="../instruct32_hh/vc329.htm"><b>2</b></a> </nobr><br><nobr><a name="bms_B_K"></a><a name="subkey_B_K"></a>bkpt <a href="../xscinstruct_hh/32-bit_instructions.htm"><b>1</b></a> <a href="../xscinstruct_hh/16-bit_instructions.htm"><b>2</b></a> <a href="../xscinstruct_hh/BKPT_(Thumb).htm"><b>3</b></a> <a href="../xscinstruct_hh/INST_BKPT.htm"><b>4</b></a> </nobr><br><a name="bm_B"></a><a name="subkey_B_K"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>BKPT</b></a> <br><nobr><a name="bms_B_L"></a><a name="subkey_B_L"></a>bl <a href="../instruct32_hh/vc46.htm"><b>1</b></a> <a href="../instruct32_hh/opcode_column.htm"><b>2</b></a> <a href="../instruct32_hh/instruction.htm"><b>3</b></a> <a href="../instruct32_hh/vc72.htm"><b>4</b></a> <a href="../instruct32_hh/vc71.htm"><b>5</b></a> <a href="../Pentium4_HH/Lips/lipspro_partial_stall.htm"><b>6</b></a> <a href="../Pentium4_HH/Lips/lipspro_partial_at_target.htm"><b>7</b></a> <a href="../xscinstruct_hh/TST_(Thumb).htm"><b>8</b></a> <a href="../XScale_HH/XscEvents/Branch_Misprediction_(0x6).htm"><b>9</b></a> <a href="../xscinstruct_hh/32-bit_instructions.htm"><b>10</b></a> <a href="../xscinstruct_hh/16-bit_instructions.htm"><b>11</b></a> <a href="../XScale_HH/XscEvents/PC_Software_Changes_(0xd).htm"><b>12</b></a> <a href="../xscinstruct_hh/BX_(Thumb).htm"><b>13</b></a> <a href="../xscinstruct_hh/BLX(2)_(Thumb).htm"><b>14</b></a> <a href="../xscinstruct_hh/BLX(1)_(Thumb).htm"><b>15</b></a> <a href="../xscinstruct_hh/B(2)_(Thumb).htm"><b>16</b></a> <a href="../xscinstruct_hh/B(1)_(Thumb).htm"><b>17</b></a> <a href="../xscinstruct_hh/INST_BBL.htm"><b>18</b></a> </nobr><br><a name="bm_B"></a><a name="subkey_B_L"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>BL</b></a> <br><a name="bm_B"></a><a href="../Pentium4_HH/Lips/lipsexp_output_dep.htm"><b>bl3</b></a> <br><a name="bm_B"></a><a href="../Pentium4_HH/Lips/lipsexp_output_dep.htm"><b>bl4</b></a> <br><a name="bm_B"></a><a href="../PentiumM_HH/AdviceB_HH/significant_floating_point_activity.htm"><b>blas3</b></a> <br><nobr><a name="bm_B"></a>block <a href="../xscinstruct_hh/LDMIA_(Thumb).htm"><b>1</b></a> <a href="../xscinstruct_hh/STMIA_(Thumb).htm"><b>2</b></a> <a href="../xscinstruct_hh/PUSH_(Thumb).htm"><b>3</b></a> <a href="../xscinstruct_hh/POP_(Thumb).htm"><b>4</b></a> </nobr><br><nobr><a name="bm_B"></a>blx <a href="../xscinstruct_hh/TST_(Thumb).htm"><b>1</b></a> <a href="../XScale_HH/XscEvents/Branch_Misprediction_(0x6).htm"><b>2</b></a> <a href="../XScale_HH/XscEvents/Branch_Instruction_Executed_(0x5).htm"><b>3</b></a> <a href="../xscinstruct_hh/32-bit_instructions.htm"><b>4</b></a> <a href="../xscinstruct_hh/16-bit_instructions.htm"><b>5</b></a> <a href="../XScale_HH/XscEvents/PC_Software_Changes_(0xd).htm"><b>6</b></a> <a href="../xscinstruct_hh/BX_(Thumb).htm"><b>7</b></a> <a href="../xscinstruct_hh/BLX(2)_(Thumb).htm"><b>8</b></a> <a href="../xscinstruct_hh/BLX(1)_(Thumb).htm"><b>9</b></a> <a href="../xscinstruct_hh/B(2)_(Thumb).htm"><b>10</b></a> <a href="../xscinstruct_hh/B(1)_(Thumb).htm"><b>11</b></a> <a href="../xscinstruct_hh/INST_BLX(2).htm"><b>12</b></a> <a href="../xscinstruct_hh/INST_BLX(1).htm"><b>13</b></a> </nobr><br><a name="bm_B"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>BLX</b></a> <br><br><br></p><p class="ftsbody" align="center"><a href="whlstf8.htm" target="_self" title="下一个搜索组"><b>&gt;&gt;</b></a>

</body>

</html>

