{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622212749776 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622212749784 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 28 17:39:09 2021 " "Processing started: Fri May 28 17:39:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622212749784 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622212749784 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ergasia2h -c ergasia2h " "Command: quartus_map --read_settings_files=on --write_settings_files=off ergasia2h -c ergasia2h" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622212749784 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622212750236 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622212750236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proto2h.vhdl 20 10 " "Found 20 design units, including 10 entities, in source file proto2h.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 orGate-structure1 " "Found design unit 1: orGate-structure1" {  } { { "proto2h.vhdl" "" { Text "C:/Quartus2h/ergasia2h(Part1)/proto2h.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622212759496 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 andGate-structure2 " "Found design unit 2: andGate-structure2" {  } { { "proto2h.vhdl" "" { Text "C:/Quartus2h/ergasia2h(Part1)/proto2h.vhdl" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622212759496 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ADD-structure3 " "Found design unit 3: ADD-structure3" {  } { { "proto2h.vhdl" "" { Text "C:/Quartus2h/ergasia2h(Part1)/proto2h.vhdl" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622212759496 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 notB-structure4 " "Found design unit 4: notB-structure4" {  } { { "proto2h.vhdl" "" { Text "C:/Quartus2h/ergasia2h(Part1)/proto2h.vhdl" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622212759496 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 notA-structure5 " "Found design unit 5: notA-structure5" {  } { { "proto2h.vhdl" "" { Text "C:/Quartus2h/ergasia2h(Part1)/proto2h.vhdl" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622212759496 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 xorGate-structure6 " "Found design unit 6: xorGate-structure6" {  } { { "proto2h.vhdl" "" { Text "C:/Quartus2h/ergasia2h(Part1)/proto2h.vhdl" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622212759496 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 mux2a-structure7 " "Found design unit 7: mux2a-structure7" {  } { { "proto2h.vhdl" "" { Text "C:/Quartus2h/ergasia2h(Part1)/proto2h.vhdl" 108 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622212759496 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 mux2b-structure8 " "Found design unit 8: mux2b-structure8" {  } { { "proto2h.vhdl" "" { Text "C:/Quartus2h/ergasia2h(Part1)/proto2h.vhdl" 127 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622212759496 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 mux4-structure9 " "Found design unit 9: mux4-structure9" {  } { { "proto2h.vhdl" "" { Text "C:/Quartus2h/ergasia2h(Part1)/proto2h.vhdl" 149 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622212759496 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 proto2h-structural " "Found design unit 10: proto2h-structural" {  } { { "proto2h.vhdl" "" { Text "C:/Quartus2h/ergasia2h(Part1)/proto2h.vhdl" 168 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622212759496 ""} { "Info" "ISGN_ENTITY_NAME" "1 orGate " "Found entity 1: orGate" {  } { { "proto2h.vhdl" "" { Text "C:/Quartus2h/ergasia2h(Part1)/proto2h.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622212759496 ""} { "Info" "ISGN_ENTITY_NAME" "2 andGate " "Found entity 2: andGate" {  } { { "proto2h.vhdl" "" { Text "C:/Quartus2h/ergasia2h(Part1)/proto2h.vhdl" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622212759496 ""} { "Info" "ISGN_ENTITY_NAME" "3 ADD " "Found entity 3: ADD" {  } { { "proto2h.vhdl" "" { Text "C:/Quartus2h/ergasia2h(Part1)/proto2h.vhdl" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622212759496 ""} { "Info" "ISGN_ENTITY_NAME" "4 notB " "Found entity 4: notB" {  } { { "proto2h.vhdl" "" { Text "C:/Quartus2h/ergasia2h(Part1)/proto2h.vhdl" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622212759496 ""} { "Info" "ISGN_ENTITY_NAME" "5 notA " "Found entity 5: notA" {  } { { "proto2h.vhdl" "" { Text "C:/Quartus2h/ergasia2h(Part1)/proto2h.vhdl" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622212759496 ""} { "Info" "ISGN_ENTITY_NAME" "6 xorGate " "Found entity 6: xorGate" {  } { { "proto2h.vhdl" "" { Text "C:/Quartus2h/ergasia2h(Part1)/proto2h.vhdl" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622212759496 ""} { "Info" "ISGN_ENTITY_NAME" "7 mux2a " "Found entity 7: mux2a" {  } { { "proto2h.vhdl" "" { Text "C:/Quartus2h/ergasia2h(Part1)/proto2h.vhdl" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622212759496 ""} { "Info" "ISGN_ENTITY_NAME" "8 mux2b " "Found entity 8: mux2b" {  } { { "proto2h.vhdl" "" { Text "C:/Quartus2h/ergasia2h(Part1)/proto2h.vhdl" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622212759496 ""} { "Info" "ISGN_ENTITY_NAME" "9 mux4 " "Found entity 9: mux4" {  } { { "proto2h.vhdl" "" { Text "C:/Quartus2h/ergasia2h(Part1)/proto2h.vhdl" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622212759496 ""} { "Info" "ISGN_ENTITY_NAME" "10 proto2h " "Found entity 10: proto2h" {  } { { "proto2h.vhdl" "" { Text "C:/Quartus2h/ergasia2h(Part1)/proto2h.vhdl" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622212759496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622212759496 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proto2h " "Elaborating entity \"proto2h\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622212759525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2a mux2a:MUX_2A " "Elaborating entity \"mux2a\" for hierarchy \"mux2a:MUX_2A\"" {  } { { "proto2h.vhdl" "MUX_2A" { Text "C:/Quartus2h/ergasia2h(Part1)/proto2h.vhdl" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622212759534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2b mux2b:MUX_2B " "Elaborating entity \"mux2b\" for hierarchy \"mux2b:MUX_2B\"" {  } { { "proto2h.vhdl" "MUX_2B" { Text "C:/Quartus2h/ergasia2h(Part1)/proto2h.vhdl" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622212759534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andGate andGate:AND1 " "Elaborating entity \"andGate\" for hierarchy \"andGate:AND1\"" {  } { { "proto2h.vhdl" "AND1" { Text "C:/Quartus2h/ergasia2h(Part1)/proto2h.vhdl" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622212759538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orGate orGate:OR1 " "Elaborating entity \"orGate\" for hierarchy \"orGate:OR1\"" {  } { { "proto2h.vhdl" "OR1" { Text "C:/Quartus2h/ergasia2h(Part1)/proto2h.vhdl" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622212759538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD ADD:ADD1 " "Elaborating entity \"ADD\" for hierarchy \"ADD:ADD1\"" {  } { { "proto2h.vhdl" "ADD1" { Text "C:/Quartus2h/ergasia2h(Part1)/proto2h.vhdl" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622212759538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorGate xorGate:XOR1 " "Elaborating entity \"xorGate\" for hierarchy \"xorGate:XOR1\"" {  } { { "proto2h.vhdl" "XOR1" { Text "C:/Quartus2h/ergasia2h(Part1)/proto2h.vhdl" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622212759542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:MUX_4 " "Elaborating entity \"mux4\" for hierarchy \"mux4:MUX_4\"" {  } { { "proto2h.vhdl" "MUX_4" { Text "C:/Quartus2h/ergasia2h(Part1)/proto2h.vhdl" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622212759542 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1622212759892 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1622212759892 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1622212759892 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1622212759892 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4758 " "Peak virtual memory: 4758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622212759989 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 28 17:39:19 2021 " "Processing ended: Fri May 28 17:39:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622212759989 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622212759989 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622212759989 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622212759989 ""}
