+libext+.v
+access+wr
+mess 
+incdir+../../../rtl/verilog
+tcl+../bin/sim.tcl
-y ../../../rtl/verilog
../../../bench/verilog/uart_test.v
//+gui
