<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SPR23e BMU firmware: LPSPI_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SPR23e BMU firmware
   </div>
   <div id="projectbrief">Firmware for the Battery Management System of the SPR23e</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('struct_l_p_s_p_i___type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">LPSPI_Type Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__access__layer___s32_k148.html">Device Peripheral Access Layer for S32K148</a> &raquo; <a class="el" href="group___l_p_s_p_i___peripheral___access___layer.html">LPSPI Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>LPSPI - Size of Registers Arrays.  
 <a href="struct_l_p_s_p_i___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s32_k148_8h_source.html">S32K148.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ab20ff3f0387cbcc2652477ed5d2702df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_s_p_i___type.html#ab20ff3f0387cbcc2652477ed5d2702df">VERID</a></td></tr>
<tr class="memdesc:ab20ff3f0387cbcc2652477ed5d2702df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Version ID Register, offset: 0x0.  <a href="struct_l_p_s_p_i___type.html#ab20ff3f0387cbcc2652477ed5d2702df">More...</a><br /></td></tr>
<tr class="separator:ab20ff3f0387cbcc2652477ed5d2702df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96563b10e1e91f05203f88047408044a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_s_p_i___type.html#a96563b10e1e91f05203f88047408044a">PARAM</a></td></tr>
<tr class="memdesc:a96563b10e1e91f05203f88047408044a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parameter Register, offset: 0x4.  <a href="struct_l_p_s_p_i___type.html#a96563b10e1e91f05203f88047408044a">More...</a><br /></td></tr>
<tr class="separator:a96563b10e1e91f05203f88047408044a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5b3e978eb3ceb8a2aadaeeab28db00b"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_s_p_i___type.html#ab5b3e978eb3ceb8a2aadaeeab28db00b">RESERVED_0</a> [8]</td></tr>
<tr class="separator:ab5b3e978eb3ceb8a2aadaeeab28db00b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_s_p_i___type.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="memdesc:ab40c89c59391aaa9d9a8ec011dd0907a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control Register, offset: 0x10.  <a href="struct_l_p_s_p_i___type.html#ab40c89c59391aaa9d9a8ec011dd0907a">More...</a><br /></td></tr>
<tr class="separator:ab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6aca2bbd40c0fb6df7c3aebe224a360"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_s_p_i___type.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a></td></tr>
<tr class="memdesc:af6aca2bbd40c0fb6df7c3aebe224a360"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status Register, offset: 0x14.  <a href="struct_l_p_s_p_i___type.html#af6aca2bbd40c0fb6df7c3aebe224a360">More...</a><br /></td></tr>
<tr class="separator:af6aca2bbd40c0fb6df7c3aebe224a360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_s_p_i___type.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a></td></tr>
<tr class="memdesc:a6566f8cfbd1d8aa7e8db046aa35e77db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Enable Register, offset: 0x18.  <a href="struct_l_p_s_p_i___type.html#a6566f8cfbd1d8aa7e8db046aa35e77db">More...</a><br /></td></tr>
<tr class="separator:a6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1e1d38c4a2b1e17222f7a607d4fc6e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_s_p_i___type.html#ad1e1d38c4a2b1e17222f7a607d4fc6e0">DER</a></td></tr>
<tr class="memdesc:ad1e1d38c4a2b1e17222f7a607d4fc6e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Enable Register, offset: 0x1C.  <a href="struct_l_p_s_p_i___type.html#ad1e1d38c4a2b1e17222f7a607d4fc6e0">More...</a><br /></td></tr>
<tr class="separator:ad1e1d38c4a2b1e17222f7a607d4fc6e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb3d8188b19e5ef679597062d450d8b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_s_p_i___type.html#adb3d8188b19e5ef679597062d450d8b3">CFGR0</a></td></tr>
<tr class="memdesc:adb3d8188b19e5ef679597062d450d8b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration Register 0, offset: 0x20.  <a href="struct_l_p_s_p_i___type.html#adb3d8188b19e5ef679597062d450d8b3">More...</a><br /></td></tr>
<tr class="separator:adb3d8188b19e5ef679597062d450d8b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a12ab903dcfa91c96beb2e36562eed6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_s_p_i___type.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a></td></tr>
<tr class="memdesc:a7a12ab903dcfa91c96beb2e36562eed6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration Register 1, offset: 0x24.  <a href="struct_l_p_s_p_i___type.html#a7a12ab903dcfa91c96beb2e36562eed6">More...</a><br /></td></tr>
<tr class="separator:a7a12ab903dcfa91c96beb2e36562eed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae93401f2965e0fe1e343d6ea380b624e"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_s_p_i___type.html#ae93401f2965e0fe1e343d6ea380b624e">RESERVED_1</a> [8]</td></tr>
<tr class="separator:ae93401f2965e0fe1e343d6ea380b624e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53e95f2236bc9f437e401fd8570e12c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_s_p_i___type.html#a53e95f2236bc9f437e401fd8570e12c9">DMR0</a></td></tr>
<tr class="memdesc:a53e95f2236bc9f437e401fd8570e12c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Match Register 0, offset: 0x30.  <a href="struct_l_p_s_p_i___type.html#a53e95f2236bc9f437e401fd8570e12c9">More...</a><br /></td></tr>
<tr class="separator:a53e95f2236bc9f437e401fd8570e12c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ea49633a45653dc57aa9b22b3dc16f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_s_p_i___type.html#a3ea49633a45653dc57aa9b22b3dc16f9">DMR1</a></td></tr>
<tr class="memdesc:a3ea49633a45653dc57aa9b22b3dc16f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Match Register 1, offset: 0x34.  <a href="struct_l_p_s_p_i___type.html#a3ea49633a45653dc57aa9b22b3dc16f9">More...</a><br /></td></tr>
<tr class="separator:a3ea49633a45653dc57aa9b22b3dc16f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a186e433a83d42ecd6b4e218ea63d9674"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_s_p_i___type.html#a186e433a83d42ecd6b4e218ea63d9674">RESERVED_2</a> [8]</td></tr>
<tr class="separator:a186e433a83d42ecd6b4e218ea63d9674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e1322e27c40bf91d172f9673f205c97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_s_p_i___type.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a></td></tr>
<tr class="memdesc:a5e1322e27c40bf91d172f9673f205c97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Configuration Register, offset: 0x40.  <a href="struct_l_p_s_p_i___type.html#a5e1322e27c40bf91d172f9673f205c97">More...</a><br /></td></tr>
<tr class="separator:a5e1322e27c40bf91d172f9673f205c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c5f07c0d51983920ebca05f9e650883"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_s_p_i___type.html#a6c5f07c0d51983920ebca05f9e650883">RESERVED_3</a> [20]</td></tr>
<tr class="separator:a6c5f07c0d51983920ebca05f9e650883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d5cc7f32884945503dd29f8f6cbb415"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_s_p_i___type.html#a5d5cc7f32884945503dd29f8f6cbb415">FCR</a></td></tr>
<tr class="memdesc:a5d5cc7f32884945503dd29f8f6cbb415"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Control Register, offset: 0x58.  <a href="struct_l_p_s_p_i___type.html#a5d5cc7f32884945503dd29f8f6cbb415">More...</a><br /></td></tr>
<tr class="separator:a5d5cc7f32884945503dd29f8f6cbb415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67537a582125686e773c43fb8cd4b7f5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_s_p_i___type.html#a67537a582125686e773c43fb8cd4b7f5">FSR</a></td></tr>
<tr class="memdesc:a67537a582125686e773c43fb8cd4b7f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Status Register, offset: 0x5C.  <a href="struct_l_p_s_p_i___type.html#a67537a582125686e773c43fb8cd4b7f5">More...</a><br /></td></tr>
<tr class="separator:a67537a582125686e773c43fb8cd4b7f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9dd9282fab299d0cd6e119564688e53"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_s_p_i___type.html#ae9dd9282fab299d0cd6e119564688e53">TCR</a></td></tr>
<tr class="memdesc:ae9dd9282fab299d0cd6e119564688e53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit Command Register, offset: 0x60.  <a href="struct_l_p_s_p_i___type.html#ae9dd9282fab299d0cd6e119564688e53">More...</a><br /></td></tr>
<tr class="separator:ae9dd9282fab299d0cd6e119564688e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abacded442729b284aedf77044474f886"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_s_p_i___type.html#abacded442729b284aedf77044474f886">TDR</a></td></tr>
<tr class="memdesc:abacded442729b284aedf77044474f886"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit Data Register, offset: 0x64.  <a href="struct_l_p_s_p_i___type.html#abacded442729b284aedf77044474f886">More...</a><br /></td></tr>
<tr class="separator:abacded442729b284aedf77044474f886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71033e44d51c3ca5bd7d938bf1685d47"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_s_p_i___type.html#a71033e44d51c3ca5bd7d938bf1685d47">RESERVED_4</a> [8]</td></tr>
<tr class="separator:a71033e44d51c3ca5bd7d938bf1685d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8899d3f27f62b5ba1aa04e73ec5a702"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_s_p_i___type.html#aa8899d3f27f62b5ba1aa04e73ec5a702">RSR</a></td></tr>
<tr class="memdesc:aa8899d3f27f62b5ba1aa04e73ec5a702"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Status Register, offset: 0x70.  <a href="struct_l_p_s_p_i___type.html#aa8899d3f27f62b5ba1aa04e73ec5a702">More...</a><br /></td></tr>
<tr class="separator:aa8899d3f27f62b5ba1aa04e73ec5a702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3482a239d5d9b90d7e42a530c1be18de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_s_p_i___type.html#a3482a239d5d9b90d7e42a530c1be18de">RDR</a></td></tr>
<tr class="memdesc:a3482a239d5d9b90d7e42a530c1be18de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Data Register, offset: 0x74.  <a href="struct_l_p_s_p_i___type.html#a3482a239d5d9b90d7e42a530c1be18de">More...</a><br /></td></tr>
<tr class="separator:a3482a239d5d9b90d7e42a530c1be18de"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>LPSPI - Size of Registers Arrays. </p>
<p>LPSPI - Register Layout Typedef </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a5e1322e27c40bf91d172f9673f205c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e1322e27c40bf91d172f9673f205c97">&#9670;&nbsp;</a></span>CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock Configuration Register, offset: 0x40. </p>

</div>
</div>
<a id="adb3d8188b19e5ef679597062d450d8b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb3d8188b19e5ef679597062d450d8b3">&#9670;&nbsp;</a></span>CFGR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configuration Register 0, offset: 0x20. </p>

</div>
</div>
<a id="a7a12ab903dcfa91c96beb2e36562eed6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a12ab903dcfa91c96beb2e36562eed6">&#9670;&nbsp;</a></span>CFGR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configuration Register 1, offset: 0x24. </p>

</div>
</div>
<a id="ab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&nbsp;</a></span>CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Control Register, offset: 0x10. </p>

</div>
</div>
<a id="ad1e1d38c4a2b1e17222f7a607d4fc6e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1e1d38c4a2b1e17222f7a607d4fc6e0">&#9670;&nbsp;</a></span>DER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Enable Register, offset: 0x1C. </p>

</div>
</div>
<a id="a53e95f2236bc9f437e401fd8570e12c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53e95f2236bc9f437e401fd8570e12c9">&#9670;&nbsp;</a></span>DMR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMR0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data Match Register 0, offset: 0x30. </p>

</div>
</div>
<a id="a3ea49633a45653dc57aa9b22b3dc16f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ea49633a45653dc57aa9b22b3dc16f9">&#9670;&nbsp;</a></span>DMR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data Match Register 1, offset: 0x34. </p>

</div>
</div>
<a id="a5d5cc7f32884945503dd29f8f6cbb415"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d5cc7f32884945503dd29f8f6cbb415">&#9670;&nbsp;</a></span>FCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO Control Register, offset: 0x58. </p>

</div>
</div>
<a id="a67537a582125686e773c43fb8cd4b7f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67537a582125686e773c43fb8cd4b7f5">&#9670;&nbsp;</a></span>FSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t FSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO Status Register, offset: 0x5C. </p>

</div>
</div>
<a id="a6566f8cfbd1d8aa7e8db046aa35e77db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6566f8cfbd1d8aa7e8db046aa35e77db">&#9670;&nbsp;</a></span>IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Enable Register, offset: 0x18. </p>

</div>
</div>
<a id="a96563b10e1e91f05203f88047408044a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96563b10e1e91f05203f88047408044a">&#9670;&nbsp;</a></span>PARAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PARAM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parameter Register, offset: 0x4. </p>

</div>
</div>
<a id="a3482a239d5d9b90d7e42a530c1be18de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3482a239d5d9b90d7e42a530c1be18de">&#9670;&nbsp;</a></span>RDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive Data Register, offset: 0x74. </p>

</div>
</div>
<a id="ab5b3e978eb3ceb8a2aadaeeab28db00b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5b3e978eb3ceb8a2aadaeeab28db00b">&#9670;&nbsp;</a></span>RESERVED_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_0[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae93401f2965e0fe1e343d6ea380b624e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae93401f2965e0fe1e343d6ea380b624e">&#9670;&nbsp;</a></span>RESERVED_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_1[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a186e433a83d42ecd6b4e218ea63d9674"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a186e433a83d42ecd6b4e218ea63d9674">&#9670;&nbsp;</a></span>RESERVED_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_2[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c5f07c0d51983920ebca05f9e650883"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c5f07c0d51983920ebca05f9e650883">&#9670;&nbsp;</a></span>RESERVED_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_3[20]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71033e44d51c3ca5bd7d938bf1685d47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71033e44d51c3ca5bd7d938bf1685d47">&#9670;&nbsp;</a></span>RESERVED_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_4[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8899d3f27f62b5ba1aa04e73ec5a702"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8899d3f27f62b5ba1aa04e73ec5a702">&#9670;&nbsp;</a></span>RSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive Status Register, offset: 0x70. </p>

</div>
</div>
<a id="af6aca2bbd40c0fb6df7c3aebe224a360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6aca2bbd40c0fb6df7c3aebe224a360">&#9670;&nbsp;</a></span>SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Status Register, offset: 0x14. </p>

</div>
</div>
<a id="ae9dd9282fab299d0cd6e119564688e53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9dd9282fab299d0cd6e119564688e53">&#9670;&nbsp;</a></span>TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit Command Register, offset: 0x60. </p>

</div>
</div>
<a id="abacded442729b284aedf77044474f886"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abacded442729b284aedf77044474f886">&#9670;&nbsp;</a></span>TDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t TDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit Data Register, offset: 0x64. </p>

</div>
</div>
<a id="ab20ff3f0387cbcc2652477ed5d2702df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab20ff3f0387cbcc2652477ed5d2702df">&#9670;&nbsp;</a></span>VERID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t VERID</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Version ID Register, offset: 0x0. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>include/<a class="el" href="_s32_k148_8h_source.html">S32K148.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_l_p_s_p_i___type.html">LPSPI_Type</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
