<!DOCTYPE html>
<html lang="en">
  
  <head>
  <meta charset="UTF-8">
  <title>Performance Modeling, Benchmarking and Simulation of High Performance Computer Systems</title>
  <meta name="viewport" content="width=device-width, initial-scale=1">
  <meta name="theme-color" content="#157878">
  <!--<link rel="stylesheet" href="/css/normalize.css">-->
  <link rel="stylesheet" href="css/normalize.css">
  <link href='https://fonts.googleapis.com/css?family=Open+Sans:400,700' rel='stylesheet' type='text/css'>
  <link rel="stylesheet" type="text/css" href="https://maxcdn.bootstrapcdn.com/font-awesome/4.7.0/css/font-awesome.min.css">
  <link rel="stylesheet" href="css/cayman.css">
</head>


  <body>
    <section class="page-header">
  
  
  
    
    
      <a class="btn" href="Welcome.html">Welcome</a>
    
  
    
    
      <a class="btn" href="Schedule.html">Schedule</a>
    
  
    
    
      <a class="btn" href="Proceedings.html">Proceedings</a>
    
  
    
    
      <a class="btn" href="ProgrammeCommittee.html">Programme Committee</a>
    
  
    
    
      <a class="btn" href="Submit.html">Submit Paper</a>
    
  

  <div class="site-title">
    <div class="site-logo"><img class="sclogo" src="assets/images/sclogo.png"></img></div>
    <div class="site-intro"><h2 class="project-introline">12th IEEE International Workshop on</h2></div>
    <div class="site-headline"><h1 class="project-name">Performance Modeling, Benchmarking and Simulation of High Performance Computer Systems</h1></div>
    <div class="site-subline"><h2 class="project-tagline">held in conjunction with SC21&#58; The International Conference for High Performance Computing, Networking, Storage and Analysis</h2></div>
    <div class="site-coop"><h3 class="project-coop">In cooperation with <img class="tchpc-logo" src="assets/images/tchpc_logo.png"></img></h3></div>
  </div>

</section>


    <section class="main-content">
      
      <h1 id="schedule">Schedule</h1>

<p><strong>09:00 - 09:10</strong><br />
<strong>PMBS Introduction and Welcome</strong></p>

<hr />

<h2 id="session-1-best-papers">Session 1: Best Papers</h2>

<p><strong>09:10 - 09:30</strong><br />
<strong>Memory Demands in Disaggregated HPC: How Accurate Do We Need to Be?</strong></p>

<p>Felippe Vieira Zacarias, Paul Carpenter<br />
<em>Barcelona Supercomputing Center (BSC), Spain</em></p>

<p>Vinicius Petrucci<br />
<em>University of Pittsburgh, PA</em><br />
<em>Universidade Federal da Bahia, Brazil</em></p>

<hr />

<p><strong>09:30 - 10:00</strong><br />
<strong>Architectural Requirements for Deep-learning Workloads in HPC Environments</strong></p>

<p>Khaled Ibrahim, Tan Nguyen, Hai Ah Nam, Wahid Bhimji, Steven Farrell, Leonid Oliker, Michael Rowan, Nick Wright, Samuel Williams<br />
<em>Lawrence Berkeley National Laboratory, CA</em></p>

<hr />

<p><strong><em>10:00 - 10:30 Break</em></strong></p>

<hr />

<h2 id="session-2-modeling-and-simulation">Session 2: Modeling and Simulation</h2>

<p><strong>10:30 - 11:00</strong><br />
<strong>Multilevel simulation-based co-design of next generation HPC microprocessors</strong></p>

<p>Lilia Zaourar, Mohamed Benazouz, Ayoub Mouhagir, Fatma Jebali, Tanguy Sassolas, Jean-Christophe Weill<br />
<em>Atomic Energy and Alternative Energies Commission (CEA), France</em></p>

<p>Carlos Falquez, Nam Ho, Dirk Pleiter, Antoni Portero, Estela Suarez<br />
<em>Forschungszentrum Jülich, Institute for Advanced Simulation, Germany</em></p>

<p>Polydoros Petrakis, Vassilis Papaefstathiou, Manolis Marazakis<br />
<em>Institute of Computer Science, Foundation for Research and Technology - Hellas, Greece</em></p>

<p>Milan Radulovic, Francesc Martinez, Adria Armejach, Marc Casas<br />
<em>Barcelona Supercomputing Center (BSC), Spain</em></p>

<p>Alejandro Nocua<br />
<em>Bull Atos, France</em></p>

<p>Romain Dolbeau<br />
<em>Sipearl, France</em></p>

<hr />

<p><strong>11:00 - 11:30</strong><br />
<strong>An Extended Roofline Performance Model with PCI-E and Network Ceilings</strong></p>

<p>Amanda Dufek, Jack Deslippe, Paul Lin, Brandon Cook<br />
<em>Lawrence Berkeley National Laboratory, CA</em></p>

<p>Charlene Yang<br />
<em>NVIDIA, CA</em></p>

<p>Jonathan Madsen<br />
<em>Advanced Micro Devices, TX</em></p>

<hr />

<p><strong>11:30 - 12:00</strong><br />
<strong>Exploration of Congestion Control Techniques on Dragonfly-class HPC Networks Through Simulation</strong></p>

<p>Neil McGlohon, Christopher D. Carothers<br />
<em>Rensselaer Polytechnic Institute (RPI), NY</em></p>

<p>Scott Hemmert, Michael Levenhagen<br />
<em>Sandia National Laboratories, NM</em></p>

<p>Kevin A. Brown, Sudheer Chunduri, Robert B. Ross<br />
<em>Argonne National Laboratory, IL</em></p>

<hr />

<p><strong>12:00 - 12:30</strong><br />
<strong>Understanding power variation and its implications on performance optimization on the Cori supercomputer</strong></p>

<p>Sridutt Bhalachandra, Brian Austin, Nick Wright<br />
<em>Lawrence Berkeley National Laboratory, CA</em></p>

<hr />

<p><strong><em>12:30 - 14:00 Lunch</em></strong></p>

<hr />

<h2 id="session-3-short-papers">Session 3: Short Papers</h2>

<p><strong>14:00 - 14:20</strong><br />
<strong>Using the Semi-Stencil Algorithm to Accelerate High-Order Stencils on GPUs</strong></p>

<p>Ryuichi Sai, John Mellor-Crummey, Xiaozhu Meng<br />
<em>Rice University, TX</em></p>

<p>Mauricio Araya-Polo, Jie Meng<br />
<em>TotalEnergies E&amp;P Research and Technology, TX</em></p>

<hr />

<p><strong>14:20 - 14:40</strong><br />
<strong>MicroBench Maker: Reproduce, Reuse, Improve</strong></p>

<p>Sascha Hunold, Jordy Ajanohoun<br />
<em>Vienna University of Technology, Austria</em></p>

<p>Alexandra Carpen-Amarie<br />
<em>Fraunhofer ITWM, Germany</em></p>

<hr />

<p><strong>14:40 - 15:00</strong><br />
<strong>Enabling Cache Aware Roofline analysis with Portable Hardware Counter Metrics</strong></p>

<p>Brian Gravelle, William D. Nystrom<br />
<em>Los Alamos National Laboratory, NM</em></p>

<p>Dewi Yokelson, Boyana Norris<br />
<em>University of Oregon, OR</em></p>

<hr />

<p><strong><em>15:00 - 15:30 Break</em></strong></p>

<hr />

<h2 id="session-4-performance-portability-and-optimization">Session 4: Performance Portability and Optimization</h2>

<p><strong>15:30 - 16:00</strong><br />
<strong>Customized Monte Carlo Tree Search for LLVM/Polly’s Composable Loop Optimization Transformations</strong></p>

<p>Jaehoon Koo, Prasanna Balaprakash, Michael Kruse, Xingfu Wu, Paul Hovland<br />
<em>Argonne National Laboratory, IL</em></p>

<p>Mary Hall<br />
<em>University of Utah, UT</em></p>

<hr />

<p><strong>16:00 - 16:30</strong><br />
<strong>Comparing Julia to Performance Portable Parallel Programming Models for HPC</strong></p>

<p>Wei-Chen Lin, Simon McIntosh-Smith<br />
<em>University of Bristol, UK</em></p>

<hr />

<p><strong>16:30 - 17:00</strong><br />
<strong>Bayesian Optimization for auto-tuning GPU kernels</strong></p>

<p>Floris-Jan Q. Willemsen, Rob V. van Nieuwpoort, Ben van Werkhoven<br />
<em>Netherlands eScience Center, University of Amsterdam, Netherlands</em></p>

<hr />

<p><strong>17:00 - 17:30</strong><br />
<strong>Narrowing the Search Space of Applications Mapping on Hierarchical Topologies</strong></p>

<p>Nicolas Denoyelle, Swann Perarnau, Brice Videau, Pete Beckman, <br />
<em>Argonne National Laboratory, IL</em></p>

<p>Emmanuel Jeannot<br />
<em>INRIA, France</em></p>

<hr />

<p><strong>17:30 - 17:40</strong><br />
<strong>PMBS End</strong></p>



      <footer class="site-footer">
  <span class="site-footer-owner">The <a href="">PMBS21</a> site is maintained by <a href="https://cs.york.ac.uk/~saw">Steven Wright</a>.</span>
</footer>


    </section>

  </body>
</html>
