Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 19 06:59:05 2023
| Host         : DESKTOP-AD02GFS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file tp_fsm_timing_summary_routed.rpt -pb tp_fsm_timing_summary_routed.pb -rpx tp_fsm_timing_summary_routed.rpx -warn_on_violation
| Design       : tp_fsm
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (177)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (177)
--------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: restart (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Q2_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Q2_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: counter_led_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: counter_led_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: counter_led_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: uut/Q_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: uut/Q_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: uut/Q_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: uut/Q_reg[12]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: uut/Q_reg[13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: uut/Q_reg[14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: uut/Q_reg[15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: uut/Q_reg[16]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: uut/Q_reg[17]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: uut/Q_reg[18]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: uut/Q_reg[19]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: uut/Q_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: uut/Q_reg[20]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: uut/Q_reg[21]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: uut/Q_reg[22]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: uut/Q_reg[23]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: uut/Q_reg[24]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: uut/Q_reg[25]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: uut/Q_reg[26]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: uut/Q_reg[27]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: uut/Q_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: uut/Q_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: uut/Q_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: uut/Q_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: uut/Q_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: uut/Q_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: uut/Q_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: uut/Q_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5)
------------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.846        0.000                      0                   33        0.243        0.000                      0                   33        4.500        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.846        0.000                      0                   33        0.243        0.000                      0                   33        4.500        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.846ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.846ns  (required time - arrival time)
  Source:                 uut/Q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/Q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 1.726ns (33.174%)  route 3.477ns (66.826%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.738     5.372    uut/clk_IBUF_BUFG
    SLICE_X42Y89         FDCE                                         r  uut/Q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDCE (Prop_fdce_C_Q)         0.518     5.890 f  uut/Q_reg[23]/Q
                         net (fo=2, routed)           0.808     6.698    uut/Q_reg[23]
    SLICE_X43Y90         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  uut/Q2[1]_i_6/O
                         net (fo=1, routed)           1.082     7.905    uut/Q2[1]_i_6_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I3_O)        0.124     8.029 f  uut/Q2[1]_i_2/O
                         net (fo=32, routed)          1.586     9.615    uut/end_counter
    SLICE_X42Y89         LUT2 (Prop_lut2_I1_O)        0.124     9.739 r  uut/Q[20]_i_5/O
                         net (fo=1, routed)           0.000     9.739    uut/Q[20]_i_5_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.252 r  uut/Q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.252    uut/Q_reg[20]_i_1_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.575 r  uut/Q_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.575    uut/Q_reg[24]_i_1_n_6
    SLICE_X42Y90         FDCE                                         r  uut/Q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.561    14.919    uut/clk_IBUF_BUFG
    SLICE_X42Y90         FDCE                                         r  uut/Q_reg[25]/C
                         clock pessimism              0.429    15.347    
                         clock uncertainty           -0.035    15.312    
    SLICE_X42Y90         FDCE (Setup_fdce_C_D)        0.109    15.421    uut/Q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.421    
                         arrival time                         -10.575    
  -------------------------------------------------------------------
                         slack                                  4.846    

Slack (MET) :             4.854ns  (required time - arrival time)
  Source:                 uut/Q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/Q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 1.718ns (33.072%)  route 3.477ns (66.928%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.738     5.372    uut/clk_IBUF_BUFG
    SLICE_X42Y89         FDCE                                         r  uut/Q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDCE (Prop_fdce_C_Q)         0.518     5.890 f  uut/Q_reg[23]/Q
                         net (fo=2, routed)           0.808     6.698    uut/Q_reg[23]
    SLICE_X43Y90         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  uut/Q2[1]_i_6/O
                         net (fo=1, routed)           1.082     7.905    uut/Q2[1]_i_6_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I3_O)        0.124     8.029 f  uut/Q2[1]_i_2/O
                         net (fo=32, routed)          1.586     9.615    uut/end_counter
    SLICE_X42Y89         LUT2 (Prop_lut2_I1_O)        0.124     9.739 r  uut/Q[20]_i_5/O
                         net (fo=1, routed)           0.000     9.739    uut/Q[20]_i_5_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.252 r  uut/Q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.252    uut/Q_reg[20]_i_1_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.567 r  uut/Q_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.567    uut/Q_reg[24]_i_1_n_4
    SLICE_X42Y90         FDCE                                         r  uut/Q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.561    14.919    uut/clk_IBUF_BUFG
    SLICE_X42Y90         FDCE                                         r  uut/Q_reg[27]/C
                         clock pessimism              0.429    15.347    
                         clock uncertainty           -0.035    15.312    
    SLICE_X42Y90         FDCE (Setup_fdce_C_D)        0.109    15.421    uut/Q_reg[27]
  -------------------------------------------------------------------
                         required time                         15.421    
                         arrival time                         -10.567    
  -------------------------------------------------------------------
                         slack                                  4.854    

Slack (MET) :             4.864ns  (required time - arrival time)
  Source:                 uut/Q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_led_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.007ns  (logic 1.247ns (24.904%)  route 3.760ns (75.096%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.738     5.372    uut/clk_IBUF_BUFG
    SLICE_X42Y89         FDCE                                         r  uut/Q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDCE (Prop_fdce_C_Q)         0.518     5.890 r  uut/Q_reg[23]/Q
                         net (fo=2, routed)           0.808     6.698    uut/Q_reg[23]
    SLICE_X43Y90         LUT6 (Prop_lut6_I1_O)        0.124     6.822 r  uut/Q2[1]_i_6/O
                         net (fo=1, routed)           1.082     7.905    uut/Q2[1]_i_6_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I3_O)        0.124     8.029 r  uut/Q2[1]_i_2/O
                         net (fo=32, routed)          0.882     8.911    uut/end_counter
    SLICE_X43Y87         LUT2 (Prop_lut2_I0_O)        0.149     9.060 r  uut/led_output_reg[2]_i_3/O
                         net (fo=7, routed)           0.609     9.668    uut/Q212_out
    SLICE_X43Y88         LUT2 (Prop_lut2_I0_O)        0.332    10.000 r  uut/counter_led[0]_i_1/O
                         net (fo=1, routed)           0.379    10.379    uut_n_2
    SLICE_X43Y88         FDCE                                         r  counter_led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.560    14.918    clk_IBUF_BUFG
    SLICE_X43Y88         FDCE                                         r  counter_led_reg[0]/C
                         clock pessimism              0.429    15.346    
                         clock uncertainty           -0.035    15.311    
    SLICE_X43Y88         FDCE (Setup_fdce_C_D)       -0.067    15.244    counter_led_reg[0]
  -------------------------------------------------------------------
                         required time                         15.244    
                         arrival time                         -10.379    
  -------------------------------------------------------------------
                         slack                                  4.864    

Slack (MET) :             4.930ns  (required time - arrival time)
  Source:                 uut/Q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/Q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.119ns  (logic 1.642ns (32.078%)  route 3.477ns (67.922%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.738     5.372    uut/clk_IBUF_BUFG
    SLICE_X42Y89         FDCE                                         r  uut/Q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDCE (Prop_fdce_C_Q)         0.518     5.890 f  uut/Q_reg[23]/Q
                         net (fo=2, routed)           0.808     6.698    uut/Q_reg[23]
    SLICE_X43Y90         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  uut/Q2[1]_i_6/O
                         net (fo=1, routed)           1.082     7.905    uut/Q2[1]_i_6_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I3_O)        0.124     8.029 f  uut/Q2[1]_i_2/O
                         net (fo=32, routed)          1.586     9.615    uut/end_counter
    SLICE_X42Y89         LUT2 (Prop_lut2_I1_O)        0.124     9.739 r  uut/Q[20]_i_5/O
                         net (fo=1, routed)           0.000     9.739    uut/Q[20]_i_5_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.252 r  uut/Q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.252    uut/Q_reg[20]_i_1_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.491 r  uut/Q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.491    uut/Q_reg[24]_i_1_n_5
    SLICE_X42Y90         FDCE                                         r  uut/Q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.561    14.919    uut/clk_IBUF_BUFG
    SLICE_X42Y90         FDCE                                         r  uut/Q_reg[26]/C
                         clock pessimism              0.429    15.347    
                         clock uncertainty           -0.035    15.312    
    SLICE_X42Y90         FDCE (Setup_fdce_C_D)        0.109    15.421    uut/Q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.421    
                         arrival time                         -10.491    
  -------------------------------------------------------------------
                         slack                                  4.930    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 uut/Q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/Q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.099ns  (logic 1.622ns (31.811%)  route 3.477ns (68.189%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.738     5.372    uut/clk_IBUF_BUFG
    SLICE_X42Y89         FDCE                                         r  uut/Q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDCE (Prop_fdce_C_Q)         0.518     5.890 f  uut/Q_reg[23]/Q
                         net (fo=2, routed)           0.808     6.698    uut/Q_reg[23]
    SLICE_X43Y90         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  uut/Q2[1]_i_6/O
                         net (fo=1, routed)           1.082     7.905    uut/Q2[1]_i_6_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I3_O)        0.124     8.029 f  uut/Q2[1]_i_2/O
                         net (fo=32, routed)          1.586     9.615    uut/end_counter
    SLICE_X42Y89         LUT2 (Prop_lut2_I1_O)        0.124     9.739 r  uut/Q[20]_i_5/O
                         net (fo=1, routed)           0.000     9.739    uut/Q[20]_i_5_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.252 r  uut/Q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.252    uut/Q_reg[20]_i_1_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.471 r  uut/Q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.471    uut/Q_reg[24]_i_1_n_7
    SLICE_X42Y90         FDCE                                         r  uut/Q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.561    14.919    uut/clk_IBUF_BUFG
    SLICE_X42Y90         FDCE                                         r  uut/Q_reg[24]/C
                         clock pessimism              0.429    15.347    
                         clock uncertainty           -0.035    15.312    
    SLICE_X42Y90         FDCE (Setup_fdce_C_D)        0.109    15.421    uut/Q_reg[24]
  -------------------------------------------------------------------
                         required time                         15.421    
                         arrival time                         -10.471    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 uut/Q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/Q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.014ns  (logic 2.057ns (41.026%)  route 2.957ns (58.974%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.738     5.372    uut/clk_IBUF_BUFG
    SLICE_X42Y89         FDCE                                         r  uut/Q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDCE (Prop_fdce_C_Q)         0.518     5.890 f  uut/Q_reg[23]/Q
                         net (fo=2, routed)           0.808     6.698    uut/Q_reg[23]
    SLICE_X43Y90         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  uut/Q2[1]_i_6/O
                         net (fo=1, routed)           1.082     7.905    uut/Q2[1]_i_6_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I3_O)        0.124     8.029 f  uut/Q2[1]_i_2/O
                         net (fo=32, routed)          1.066     9.095    uut/end_counter
    SLICE_X42Y84         LUT2 (Prop_lut2_I1_O)        0.124     9.219 r  uut/Q[0]_i_3/O
                         net (fo=1, routed)           0.000     9.219    uut/Q[0]_i_3_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.595 r  uut/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.595    uut/Q_reg[0]_i_1_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.712 r  uut/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.712    uut/Q_reg[4]_i_1_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.829 r  uut/Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.829    uut/Q_reg[8]_i_1_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.946 r  uut/Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.946    uut/Q_reg[12]_i_1_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.063 r  uut/Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.063    uut/Q_reg[16]_i_1_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.386 r  uut/Q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.386    uut/Q_reg[20]_i_1_n_6
    SLICE_X42Y89         FDCE                                         r  uut/Q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.561    14.919    uut/clk_IBUF_BUFG
    SLICE_X42Y89         FDCE                                         r  uut/Q_reg[21]/C
                         clock pessimism              0.454    15.372    
                         clock uncertainty           -0.035    15.337    
    SLICE_X42Y89         FDCE (Setup_fdce_C_D)        0.109    15.446    uut/Q_reg[21]
  -------------------------------------------------------------------
                         required time                         15.446    
                         arrival time                         -10.386    
  -------------------------------------------------------------------
                         slack                                  5.060    

Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 uut/Q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/Q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 2.049ns (40.932%)  route 2.957ns (59.068%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.738     5.372    uut/clk_IBUF_BUFG
    SLICE_X42Y89         FDCE                                         r  uut/Q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDCE (Prop_fdce_C_Q)         0.518     5.890 f  uut/Q_reg[23]/Q
                         net (fo=2, routed)           0.808     6.698    uut/Q_reg[23]
    SLICE_X43Y90         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  uut/Q2[1]_i_6/O
                         net (fo=1, routed)           1.082     7.905    uut/Q2[1]_i_6_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I3_O)        0.124     8.029 f  uut/Q2[1]_i_2/O
                         net (fo=32, routed)          1.066     9.095    uut/end_counter
    SLICE_X42Y84         LUT2 (Prop_lut2_I1_O)        0.124     9.219 r  uut/Q[0]_i_3/O
                         net (fo=1, routed)           0.000     9.219    uut/Q[0]_i_3_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.595 r  uut/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.595    uut/Q_reg[0]_i_1_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.712 r  uut/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.712    uut/Q_reg[4]_i_1_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.829 r  uut/Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.829    uut/Q_reg[8]_i_1_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.946 r  uut/Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.946    uut/Q_reg[12]_i_1_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.063 r  uut/Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.063    uut/Q_reg[16]_i_1_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.378 r  uut/Q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.378    uut/Q_reg[20]_i_1_n_4
    SLICE_X42Y89         FDCE                                         r  uut/Q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.561    14.919    uut/clk_IBUF_BUFG
    SLICE_X42Y89         FDCE                                         r  uut/Q_reg[23]/C
                         clock pessimism              0.454    15.372    
                         clock uncertainty           -0.035    15.337    
    SLICE_X42Y89         FDCE (Setup_fdce_C_D)        0.109    15.446    uut/Q_reg[23]
  -------------------------------------------------------------------
                         required time                         15.446    
                         arrival time                         -10.378    
  -------------------------------------------------------------------
                         slack                                  5.068    

Slack (MET) :             5.083ns  (required time - arrival time)
  Source:                 uut/Q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_led_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 1.247ns (25.518%)  route 3.640ns (74.482%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.738     5.372    uut/clk_IBUF_BUFG
    SLICE_X42Y89         FDCE                                         r  uut/Q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDCE (Prop_fdce_C_Q)         0.518     5.890 r  uut/Q_reg[23]/Q
                         net (fo=2, routed)           0.808     6.698    uut/Q_reg[23]
    SLICE_X43Y90         LUT6 (Prop_lut6_I1_O)        0.124     6.822 r  uut/Q2[1]_i_6/O
                         net (fo=1, routed)           1.082     7.905    uut/Q2[1]_i_6_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I3_O)        0.124     8.029 r  uut/Q2[1]_i_2/O
                         net (fo=32, routed)          0.882     8.911    uut/end_counter
    SLICE_X43Y87         LUT2 (Prop_lut2_I0_O)        0.149     9.060 r  uut/led_output_reg[2]_i_3/O
                         net (fo=7, routed)           0.867     9.927    uut/Q212_out
    SLICE_X43Y88         LUT4 (Prop_lut4_I0_O)        0.332    10.259 r  uut/counter_led[1]_i_1/O
                         net (fo=1, routed)           0.000    10.259    uut_n_1
    SLICE_X43Y88         FDCE                                         r  counter_led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.560    14.918    clk_IBUF_BUFG
    SLICE_X43Y88         FDCE                                         r  counter_led_reg[1]/C
                         clock pessimism              0.429    15.346    
                         clock uncertainty           -0.035    15.311    
    SLICE_X43Y88         FDCE (Setup_fdce_C_D)        0.031    15.342    counter_led_reg[1]
  -------------------------------------------------------------------
                         required time                         15.342    
                         arrival time                         -10.259    
  -------------------------------------------------------------------
                         slack                                  5.083    

Slack (MET) :             5.098ns  (required time - arrival time)
  Source:                 uut/Q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_led_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 1.276ns (25.957%)  route 3.640ns (74.043%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.738     5.372    uut/clk_IBUF_BUFG
    SLICE_X42Y89         FDCE                                         r  uut/Q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDCE (Prop_fdce_C_Q)         0.518     5.890 r  uut/Q_reg[23]/Q
                         net (fo=2, routed)           0.808     6.698    uut/Q_reg[23]
    SLICE_X43Y90         LUT6 (Prop_lut6_I1_O)        0.124     6.822 r  uut/Q2[1]_i_6/O
                         net (fo=1, routed)           1.082     7.905    uut/Q2[1]_i_6_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I3_O)        0.124     8.029 r  uut/Q2[1]_i_2/O
                         net (fo=32, routed)          0.882     8.911    uut/end_counter
    SLICE_X43Y87         LUT2 (Prop_lut2_I0_O)        0.149     9.060 r  uut/led_output_reg[2]_i_3/O
                         net (fo=7, routed)           0.867     9.927    uut/Q212_out
    SLICE_X43Y88         LUT4 (Prop_lut4_I0_O)        0.361    10.288 r  uut/counter_led[2]_i_1/O
                         net (fo=1, routed)           0.000    10.288    uut_n_0
    SLICE_X43Y88         FDCE                                         r  counter_led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.560    14.918    clk_IBUF_BUFG
    SLICE_X43Y88         FDCE                                         r  counter_led_reg[2]/C
                         clock pessimism              0.429    15.346    
                         clock uncertainty           -0.035    15.311    
    SLICE_X43Y88         FDCE (Setup_fdce_C_D)        0.075    15.386    counter_led_reg[2]
  -------------------------------------------------------------------
                         required time                         15.386    
                         arrival time                         -10.288    
  -------------------------------------------------------------------
                         slack                                  5.098    

Slack (MET) :             5.144ns  (required time - arrival time)
  Source:                 uut/Q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/Q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.930ns  (logic 1.973ns (40.021%)  route 2.957ns (59.979%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.738     5.372    uut/clk_IBUF_BUFG
    SLICE_X42Y89         FDCE                                         r  uut/Q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDCE (Prop_fdce_C_Q)         0.518     5.890 f  uut/Q_reg[23]/Q
                         net (fo=2, routed)           0.808     6.698    uut/Q_reg[23]
    SLICE_X43Y90         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  uut/Q2[1]_i_6/O
                         net (fo=1, routed)           1.082     7.905    uut/Q2[1]_i_6_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I3_O)        0.124     8.029 f  uut/Q2[1]_i_2/O
                         net (fo=32, routed)          1.066     9.095    uut/end_counter
    SLICE_X42Y84         LUT2 (Prop_lut2_I1_O)        0.124     9.219 r  uut/Q[0]_i_3/O
                         net (fo=1, routed)           0.000     9.219    uut/Q[0]_i_3_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.595 r  uut/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.595    uut/Q_reg[0]_i_1_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.712 r  uut/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.712    uut/Q_reg[4]_i_1_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.829 r  uut/Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.829    uut/Q_reg[8]_i_1_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.946 r  uut/Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.946    uut/Q_reg[12]_i_1_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.063 r  uut/Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.063    uut/Q_reg[16]_i_1_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.302 r  uut/Q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.302    uut/Q_reg[20]_i_1_n_5
    SLICE_X42Y89         FDCE                                         r  uut/Q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.561    14.919    uut/clk_IBUF_BUFG
    SLICE_X42Y89         FDCE                                         r  uut/Q_reg[22]/C
                         clock pessimism              0.454    15.372    
                         clock uncertainty           -0.035    15.337    
    SLICE_X42Y89         FDCE (Setup_fdce_C_D)        0.109    15.446    uut/Q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.446    
                         arrival time                         -10.302    
  -------------------------------------------------------------------
                         slack                                  5.144    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Q2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.585     1.463    clk_IBUF_BUFG
    SLICE_X43Y87         FDCE                                         r  Q2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  Q2_reg[0]/Q
                         net (fo=3, routed)           0.167     1.771    uut/Q2[0]
    SLICE_X43Y87         LUT5 (Prop_lut5_I2_O)        0.042     1.813 r  uut/Q2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.813    uut_n_8
    SLICE_X43Y87         FDCE                                         r  Q2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.854     1.979    clk_IBUF_BUFG
    SLICE_X43Y87         FDCE                                         r  Q2_reg[1]/C
                         clock pessimism             -0.516     1.463    
    SLICE_X43Y87         FDCE (Hold_fdce_C_D)         0.107     1.570    Q2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Q2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.585     1.463    clk_IBUF_BUFG
    SLICE_X43Y87         FDCE                                         r  Q2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  Q2_reg[0]/Q
                         net (fo=3, routed)           0.167     1.771    uut/Q2[0]
    SLICE_X43Y87         LUT4 (Prop_lut4_I3_O)        0.045     1.816 r  uut/Q2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.816    uut_n_7
    SLICE_X43Y87         FDCE                                         r  Q2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.854     1.979    clk_IBUF_BUFG
    SLICE_X43Y87         FDCE                                         r  Q2_reg[0]/C
                         clock pessimism             -0.516     1.463    
    SLICE_X43Y87         FDCE (Hold_fdce_C_D)         0.091     1.554    Q2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 uut/Q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/Q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.585     1.463    uut/clk_IBUF_BUFG
    SLICE_X42Y87         FDCE                                         r  uut/Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDCE (Prop_fdce_C_Q)         0.164     1.627 r  uut/Q_reg[15]/Q
                         net (fo=2, routed)           0.148     1.775    uut/Q_reg[15]
    SLICE_X42Y87         LUT2 (Prop_lut2_I0_O)        0.045     1.820 r  uut/Q[12]_i_2/O
                         net (fo=1, routed)           0.000     1.820    uut/Q[12]_i_2_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.884 r  uut/Q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    uut/Q_reg[12]_i_1_n_4
    SLICE_X42Y87         FDCE                                         r  uut/Q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.854     1.979    uut/clk_IBUF_BUFG
    SLICE_X42Y87         FDCE                                         r  uut/Q_reg[15]/C
                         clock pessimism             -0.516     1.463    
    SLICE_X42Y87         FDCE (Hold_fdce_C_D)         0.134     1.597    uut/Q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 uut/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.584     1.462    uut/clk_IBUF_BUFG
    SLICE_X42Y84         FDCE                                         r  uut/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDCE (Prop_fdce_C_Q)         0.164     1.626 r  uut/Q_reg[3]/Q
                         net (fo=2, routed)           0.148     1.774    uut/Q_reg[3]
    SLICE_X42Y84         LUT2 (Prop_lut2_I0_O)        0.045     1.819 r  uut/Q[0]_i_3/O
                         net (fo=1, routed)           0.000     1.819    uut/Q[0]_i_3_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.883 r  uut/Q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    uut/Q_reg[0]_i_1_n_4
    SLICE_X42Y84         FDCE                                         r  uut/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.852     1.977    uut/clk_IBUF_BUFG
    SLICE_X42Y84         FDCE                                         r  uut/Q_reg[3]/C
                         clock pessimism             -0.515     1.462    
    SLICE_X42Y84         FDCE (Hold_fdce_C_D)         0.134     1.596    uut/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 uut/Q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/Q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.584     1.462    uut/clk_IBUF_BUFG
    SLICE_X42Y86         FDCE                                         r  uut/Q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDCE (Prop_fdce_C_Q)         0.164     1.626 r  uut/Q_reg[11]/Q
                         net (fo=2, routed)           0.148     1.774    uut/Q_reg[11]
    SLICE_X42Y86         LUT2 (Prop_lut2_I0_O)        0.045     1.819 r  uut/Q[8]_i_2/O
                         net (fo=1, routed)           0.000     1.819    uut/Q[8]_i_2_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.883 r  uut/Q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    uut/Q_reg[8]_i_1_n_4
    SLICE_X42Y86         FDCE                                         r  uut/Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.853     1.978    uut/clk_IBUF_BUFG
    SLICE_X42Y86         FDCE                                         r  uut/Q_reg[11]/C
                         clock pessimism             -0.516     1.462    
    SLICE_X42Y86         FDCE (Hold_fdce_C_D)         0.134     1.596    uut/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 uut/Q_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/Q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.587     1.465    uut/clk_IBUF_BUFG
    SLICE_X42Y90         FDCE                                         r  uut/Q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  uut/Q_reg[27]/Q
                         net (fo=2, routed)           0.148     1.777    uut/Q_reg[27]
    SLICE_X42Y90         LUT2 (Prop_lut2_I0_O)        0.045     1.822 r  uut/Q[24]_i_2/O
                         net (fo=1, routed)           0.000     1.822    uut/Q[24]_i_2_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.886 r  uut/Q_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    uut/Q_reg[24]_i_1_n_4
    SLICE_X42Y90         FDCE                                         r  uut/Q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.857     1.982    uut/clk_IBUF_BUFG
    SLICE_X42Y90         FDCE                                         r  uut/Q_reg[27]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X42Y90         FDCE (Hold_fdce_C_D)         0.134     1.599    uut/Q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 uut/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.584     1.462    uut/clk_IBUF_BUFG
    SLICE_X42Y85         FDCE                                         r  uut/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDCE (Prop_fdce_C_Q)         0.164     1.626 r  uut/Q_reg[7]/Q
                         net (fo=2, routed)           0.148     1.774    uut/Q_reg[7]
    SLICE_X42Y85         LUT2 (Prop_lut2_I0_O)        0.045     1.819 r  uut/Q[4]_i_2/O
                         net (fo=1, routed)           0.000     1.819    uut/Q[4]_i_2_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.883 r  uut/Q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    uut/Q_reg[4]_i_1_n_4
    SLICE_X42Y85         FDCE                                         r  uut/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.853     1.978    uut/clk_IBUF_BUFG
    SLICE_X42Y85         FDCE                                         r  uut/Q_reg[7]/C
                         clock pessimism             -0.516     1.462    
    SLICE_X42Y85         FDCE (Hold_fdce_C_D)         0.134     1.596    uut/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 uut/Q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/Q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.586     1.464    uut/clk_IBUF_BUFG
    SLICE_X42Y88         FDCE                                         r  uut/Q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  uut/Q_reg[19]/Q
                         net (fo=2, routed)           0.149     1.777    uut/Q_reg[19]
    SLICE_X42Y88         LUT2 (Prop_lut2_I0_O)        0.045     1.822 r  uut/Q[16]_i_2/O
                         net (fo=1, routed)           0.000     1.822    uut/Q[16]_i_2_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.886 r  uut/Q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    uut/Q_reg[16]_i_1_n_4
    SLICE_X42Y88         FDCE                                         r  uut/Q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.856     1.981    uut/clk_IBUF_BUFG
    SLICE_X42Y88         FDCE                                         r  uut/Q_reg[19]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X42Y88         FDCE (Hold_fdce_C_D)         0.134     1.598    uut/Q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 uut/Q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/Q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.586     1.464    uut/clk_IBUF_BUFG
    SLICE_X42Y89         FDCE                                         r  uut/Q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  uut/Q_reg[23]/Q
                         net (fo=2, routed)           0.149     1.777    uut/Q_reg[23]
    SLICE_X42Y89         LUT2 (Prop_lut2_I0_O)        0.045     1.822 r  uut/Q[20]_i_2/O
                         net (fo=1, routed)           0.000     1.822    uut/Q[20]_i_2_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.886 r  uut/Q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    uut/Q_reg[20]_i_1_n_4
    SLICE_X42Y89         FDCE                                         r  uut/Q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.856     1.981    uut/clk_IBUF_BUFG
    SLICE_X42Y89         FDCE                                         r  uut/Q_reg[23]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X42Y89         FDCE (Hold_fdce_C_D)         0.134     1.598    uut/Q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 counter_led_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_led_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.184ns (44.337%)  route 0.231ns (55.663%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.586     1.464    clk_IBUF_BUFG
    SLICE_X43Y88         FDCE                                         r  counter_led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  counter_led_reg[1]/Q
                         net (fo=4, routed)           0.231     1.836    uut/counter_led_reg[2]
    SLICE_X43Y88         LUT4 (Prop_lut4_I1_O)        0.043     1.879 r  uut/counter_led[2]_i_1/O
                         net (fo=1, routed)           0.000     1.879    uut_n_0
    SLICE_X43Y88         FDCE                                         r  counter_led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.856     1.981    clk_IBUF_BUFG
    SLICE_X43Y88         FDCE                                         r  counter_led_reg[2]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X43Y88         FDCE (Hold_fdce_C_D)         0.107     1.571    counter_led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.308    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y89    FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y89    FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y87    Q2_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y87    Q2_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y88    counter_led_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y88    counter_led_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y88    counter_led_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y84    uut/Q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y86    uut/Q_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y89    FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y89    FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y89    FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y89    FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y88    counter_led_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y88    counter_led_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y88    counter_led_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y88    counter_led_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y88    counter_led_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y88    counter_led_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y87    Q2_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y87    Q2_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y84    uut/Q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y84    uut/Q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y87    uut/Q_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y87    uut/Q_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y87    uut/Q_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y87    uut/Q_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y84    uut/Q_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y84    uut/Q_reg[1]/C



