# SPI/I2S register descriptions and configurations

**Source**: Page 55, Chunk 232  
**Category**: SPI/I2S register descriptions and configurations  
**Chunk Index**: 232

---

RM0433 Contents
50.11.6 SPI/I2S status register (SPI_SR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2225
50.11.7 SPI/I2S interrupt/status flags clear register (SPI_IFCR) . . . . . . . . . . 2228
50.11.8 SPI/I2S transmit data register (SPI_TXDR) . . . . . . . . . . . . . . . . . . . . 2229
50.11.9 SPI/I2S receive data register (SPI_RXDR) . . . . . . . . . . . . . . . . . . . . 2229
50.11.10 SPI polynomial register (SPI_CRCPOLY) . . . . . . . . . . . . . . . . . . . . . 2230
50.11.11 SPI transmitter CRC register (SPI_TXCRC) . . . . . . . . . . . . . . . . . . . 2230
50.11.12 SPI receiver CRC register (SPI_RXCRC) . . . . . . . . . . . . . . . . . . . . . 2231
50.11.13 SPI underrun data register (SPI_UDRDR) . . . . . . . . . . . . . . . . . . . . 2232
50.11.14 SPI/I2S configuration register (SPI_I2SCFGR) . . . . . . . . . . . . . . . . . 2232
50.12 SPI register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2235
51 Serial audio interface (SAI) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2237

---

**AI Reasoning**: The content chunk provides detailed descriptions of various SPI/I2S registers, which are technical specifications of the microcontroller's functionality. Grouping these under 'specifications' makes them easily accessible for users looking for detailed technical information about the SPI/I2S interface.
