

================================================================
== Vitis HLS Report for 'tpgBackground'
================================================================
* Date:           Fri Jan  3 15:13:21 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.115 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+-----------+------------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)   |     Interval     | Pipeline|
    |   min   |     max    |    min    |     max    | min |     max    |   Type  |
    +---------+------------+-----------+------------+-----+------------+---------+
    |        1|  4296474601|  10.000 ns|  42.965 sec|    1|  4296474601|       no|
    +---------+------------+-----------+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |                    |   Latency (cycles)   | Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |     max    |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_563_1  |        0|  4296474600|  5 ~ 65560|          -|          -|  0 ~ 65535|        no|
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%outpix_0_0_0_0_0_load213_lcssa220 = alloca i32 1"   --->   Operation 5 'alloca' 'outpix_0_0_0_0_0_load213_lcssa220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%outpix_0_1_0_0_0_load215_lcssa223 = alloca i32 1"   --->   Operation 6 'alloca' 'outpix_0_1_0_0_0_load215_lcssa223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%outpix_0_2_0_0_0_load217_lcssa226 = alloca i32 1"   --->   Operation 7 'alloca' 'outpix_0_2_0_0_0_load217_lcssa226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:549]   --->   Operation 8 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%hBarSel_5_0_loc_0 = alloca i32 1"   --->   Operation 9 'alloca' 'hBarSel_5_0_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%vBarSel_3_loc_0 = alloca i32 1"   --->   Operation 10 'alloca' 'vBarSel_3_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%rampVal_2_loc_0 = alloca i32 1"   --->   Operation 11 'alloca' 'rampVal_2_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rampVal_2_new_0 = alloca i32 1"   --->   Operation 12 'alloca' 'rampVal_2_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%hBarSel_3_0_loc_0 = alloca i32 1"   --->   Operation 13 'alloca' 'hBarSel_3_0_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%vBarSel_2_loc_0 = alloca i32 1"   --->   Operation 14 'alloca' 'vBarSel_2_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%hdata_loc_0 = alloca i32 1"   --->   Operation 15 'alloca' 'hdata_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%hdata_new_0 = alloca i32 1"   --->   Operation 16 'alloca' 'hdata_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%hBarSel_0_loc_0 = alloca i32 1"   --->   Operation 17 'alloca' 'hBarSel_0_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%vBarSel_loc_0 = alloca i32 1"   --->   Operation 18 'alloca' 'vBarSel_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zonePlateVAddr_loc_0 = alloca i32 1"   --->   Operation 19 'alloca' 'zonePlateVAddr_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%hBarSel_4_0_loc_0 = alloca i32 1"   --->   Operation 20 'alloca' 'hBarSel_4_0_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%rampVal_loc_0 = alloca i32 1"   --->   Operation 21 'alloca' 'rampVal_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%rampVal_3_loc_0 = alloca i32 1"   --->   Operation 22 'alloca' 'rampVal_3_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%rampVal_3_new_0 = alloca i32 1"   --->   Operation 23 'alloca' 'rampVal_3_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%colorFormat_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %colorFormat_val"   --->   Operation 24 'read' 'colorFormat_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%motionSpeed_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %motionSpeed_val"   --->   Operation 25 'read' 'motionSpeed_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%dpYUVCoef_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %dpYUVCoef_val"   --->   Operation 26 'read' 'dpYUVCoef_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%dpDynamicRange_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %dpDynamicRange_val"   --->   Operation 27 'read' 'dpDynamicRange_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ZplateVerContDelta_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %ZplateVerContDelta_val"   --->   Operation 28 'read' 'ZplateVerContDelta_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%ZplateVerContStart_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %ZplateVerContStart_val"   --->   Operation 29 'read' 'ZplateVerContStart_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%ZplateHorContDelta_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %ZplateHorContDelta_val"   --->   Operation 30 'read' 'ZplateHorContDelta_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%ZplateHorContStart_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %ZplateHorContStart_val"   --->   Operation 31 'read' 'ZplateHorContStart_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%patternId_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %patternId_val"   --->   Operation 32 'read' 'patternId_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%width_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %width_val"   --->   Operation 33 'read' 'width_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%height_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %height_val"   --->   Operation 34 'read' 'height_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%rampVal_2_flag_1_loc = alloca i64 1"   --->   Operation 35 'alloca' 'rampVal_2_flag_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%hdata_flag_1_loc = alloca i64 1"   --->   Operation 36 'alloca' 'hdata_flag_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%rampVal_3_flag_1_loc = alloca i64 1"   --->   Operation 37 'alloca' 'rampVal_3_flag_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %colorFormat_val17_c5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %colorFormat_val17_c5, i8 %colorFormat_val_read"   --->   Operation 39 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %motionSpeed_val14_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %motionSpeed_val14_c, i8 %motionSpeed_val_read"   --->   Operation 41 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width_val7_c4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %width_val7_c4, i16 %width_val_read"   --->   Operation 43 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height_val4_c3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %height_val4_c3, i16 %height_val_read"   --->   Operation 45 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %bckgndYUV, void @empty_22, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.91ns)   --->   "%cmp2_i = icmp_eq  i8 %colorFormat_val_read, i8 0"   --->   Operation 47 'icmp' 'cmp2_i' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.24ns)   --->   "%conv2_i_i10_i236 = select i1 %cmp2_i, i8 255, i8 76"   --->   Operation 48 'select' 'conv2_i_i10_i236' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.97ns)   --->   "%not_cmp2_i = xor i1 %cmp2_i, i1 1"   --->   Operation 49 'xor' 'not_cmp2_i' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.24ns)   --->   "%conv2_i_i10_i239 = select i1 %cmp2_i, i8 0, i8 149"   --->   Operation 50 'select' 'conv2_i_i10_i239' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.21ns)   --->   "%conv2_i_i_i240_cast_cast = select i1 %cmp2_i, i5 0, i5 21"   --->   Operation 51 'select' 'conv2_i_i_i240_cast_cast' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.98ns)   --->   "%conv2_i_i10_i254_cast_cast_cast_cast = select i1 %cmp2_i, i3 0, i3 5"   --->   Operation 52 'select' 'conv2_i_i10_i254_cast_cast_cast_cast' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (1.24ns)   --->   "%conv2_i_i_i255 = select i1 %cmp2_i, i8 255, i8 107"   --->   Operation 53 'select' 'conv2_i_i_i255' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (1.24ns)   --->   "%conv2_i_i_i268 = select i1 %cmp2_i, i8 0, i8 128"   --->   Operation 54 'select' 'conv2_i_i_i268' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (1.24ns)   --->   "%conv2_i_i_i282 = select i1 %cmp2_i, i8 255, i8 128"   --->   Operation 55 'select' 'conv2_i_i_i282' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%width_val_cast14 = zext i16 %width_val_read"   --->   Operation 56 'zext' 'width_val_cast14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%empty = trunc i16 %width_val_read"   --->   Operation 57 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.81ns)   --->   "%add_i = add i14 %empty, i14 7"   --->   Operation 58 'add' 'add_i' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%barWidth = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_i, i32 3, i32 13"   --->   Operation 59 'partselect' 'barWidth' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.81ns)   --->   "%add2_i = add i14 %empty, i14 15"   --->   Operation 60 'add' 'add2_i' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_cast = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %add2_i, i32 4, i32 13"   --->   Operation 61 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.73ns)   --->   "%barWidthMinSamples = add i10 %p_cast, i10 1023"   --->   Operation 62 'add' 'barWidthMinSamples' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%height_val_cast15 = zext i16 %height_val_read"   --->   Operation 63 'zext' 'height_val_cast15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%empty_93 = trunc i16 %height_val_read"   --->   Operation 64 'trunc' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.81ns)   --->   "%add5_i = add i14 %empty_93, i14 15"   --->   Operation 65 'add' 'add5_i' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %colorFormat_val_read, i32 1, i32 7"   --->   Operation 66 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (1.87ns)   --->   "%icmp = icmp_ne  i7 %tmp, i7 0"   --->   Operation 67 'icmp' 'icmp' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %add5_i, i32 4, i32 13"   --->   Operation 68 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%barHeight_cast = zext i10 %tmp_1"   --->   Operation 69 'zext' 'barHeight_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (1.73ns)   --->   "%sub_i_i_i = add i11 %barHeight_cast, i11 2047"   --->   Operation 70 'add' 'sub_i_i_i' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%rampStart_load = load i8 %rampStart" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:750]   --->   Operation 71 'load' 'rampStart_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (1.24ns)   --->   "%cond_i235 = select i1 %cmp2_i, i8 %rampStart_load, i8 128" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:750]   --->   Operation 72 'select' 'cond_i235' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%s_load = load i32 %s"   --->   Operation 73 'load' 's_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%empty_94 = trunc i32 %s_load"   --->   Operation 74 'trunc' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%shl_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %rampStart_load, i8 0" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:750]   --->   Operation 75 'bitconcatenate' 'shl_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (2.07ns)   --->   "%sub35_i = add i17 %width_val_cast14, i17 131071"   --->   Operation 76 'add' 'sub35_i' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (2.07ns)   --->   "%sub10_i = add i17 %height_val_cast15, i17 131071"   --->   Operation 77 'add' 'sub10_i' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (1.91ns)   --->   "%cmp54_i = icmp_eq  i8 %dpDynamicRange_val_read, i8 0"   --->   Operation 78 'icmp' 'cmp54_i' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (1.91ns)   --->   "%cmp121_i = icmp_eq  i8 %dpYUVCoef_val_read, i8 0"   --->   Operation 79 'icmp' 'cmp121_i' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (1.91ns)   --->   "%cmp136_i = icmp_ne  i8 %colorFormat_val_read, i8 1"   --->   Operation 80 'icmp' 'cmp136_i' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%rampVal_1_load = load i16 %rampVal_1" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1084->C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:585]   --->   Operation 81 'load' 'rampVal_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%rampVal_load = load i8 %rampVal" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1101->C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:593]   --->   Operation 82 'load' 'rampVal_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln1257 = zext i8 %rampVal_load" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1257->C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 83 'zext' 'zext_ln1257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%hBarSel_4_0_load = load i8 %hBarSel_4_0" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1257->C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 84 'load' 'hBarSel_4_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%zonePlateVAddr_load = load i16 %zonePlateVAddr" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1341->C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:657]   --->   Operation 85 'load' 'zonePlateVAddr_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%vBarSel_load = load i3 %vBarSel" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1393->C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 86 'load' 'vBarSel_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln1412 = zext i3 %vBarSel_load" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1412->C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 87 'zext' 'zext_ln1412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%hBarSel_0_load = load i3 %hBarSel_0" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1412->C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 88 'load' 'hBarSel_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln1545 = zext i3 %hBarSel_0_load" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1545->C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:689]   --->   Operation 89 'zext' 'zext_ln1545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%hdata_load = load i16 %hdata" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1545->C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:689]   --->   Operation 90 'load' 'hdata_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%vBarSel_2_load = load i8 %vBarSel_2" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1575->C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 91 'load' 'vBarSel_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%hBarSel_3_0_load = load i3 %hBarSel_3_0" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1593->C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 92 'load' 'hBarSel_3_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln1664 = zext i3 %hBarSel_3_0_load" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1664->C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:707]   --->   Operation 93 'zext' 'zext_ln1664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%rampVal_2_load = load i16 %rampVal_2" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1664->C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:707]   --->   Operation 94 'load' 'rampVal_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%vBarSel_1_load = load i1 %vBarSel_1" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1758->C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721]   --->   Operation 95 'load' 'vBarSel_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln1775 = zext i1 %vBarSel_1_load" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1775->C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721]   --->   Operation 96 'zext' 'zext_ln1775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%hBarSel_5_0_load = load i3 %hBarSel_5_0" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1775->C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721]   --->   Operation 97 'load' 'hBarSel_5_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln563 = zext i3 %hBarSel_5_0_load" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 98 'zext' 'zext_ln563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%store_ln1084 = store i16 %rampVal_1_load, i16 %rampVal_3_loc_0" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1084->C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:585]   --->   Operation 99 'store' 'store_ln1084' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%store_ln1257 = store i16 %zext_ln1257, i16 %rampVal_loc_0" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1257->C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 100 'store' 'store_ln1257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%store_ln1257 = store i8 %hBarSel_4_0_load, i8 %hBarSel_4_0_loc_0" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1257->C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 101 'store' 'store_ln1257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%store_ln1341 = store i16 %zonePlateVAddr_load, i16 %zonePlateVAddr_loc_0" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1341->C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:657]   --->   Operation 102 'store' 'store_ln1341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%store_ln1412 = store i8 %zext_ln1412, i8 %vBarSel_loc_0" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1412->C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 103 'store' 'store_ln1412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%store_ln1545 = store i8 %zext_ln1545, i8 %hBarSel_0_loc_0" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1545->C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:689]   --->   Operation 104 'store' 'store_ln1545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%store_ln1545 = store i16 %hdata_load, i16 %hdata_loc_0" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1545->C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:689]   --->   Operation 105 'store' 'store_ln1545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%store_ln1575 = store i8 %vBarSel_2_load, i8 %vBarSel_2_loc_0" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1575->C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 106 'store' 'store_ln1575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%store_ln1664 = store i8 %zext_ln1664, i8 %hBarSel_3_0_loc_0" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1664->C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:707]   --->   Operation 107 'store' 'store_ln1664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%store_ln1664 = store i16 %rampVal_2_load, i16 %rampVal_2_loc_0" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1664->C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:707]   --->   Operation 108 'store' 'store_ln1664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%store_ln1775 = store i8 %zext_ln1775, i8 %vBarSel_3_loc_0" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1775->C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721]   --->   Operation 109 'store' 'store_ln1775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%store_ln563 = store i8 %zext_ln563, i8 %hBarSel_5_0_loc_0" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 110 'store' 'store_ln563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (1.58ns)   --->   "%store_ln549 = store i16 0, i16 %y" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:549]   --->   Operation 111 'store' 'store_ln549' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 112 [1/1] (1.58ns)   --->   "%br_ln563 = br void %VITIS_LOOP_565_2" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 112 'br' 'br_ln563' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.31>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%rampVal_3_flag_0 = phi i1 0, void %entry, i1 %rampVal_3_flag_1_loc_load, void %VITIS_LOOP_565_2.split"   --->   Operation 113 'phi' 'rampVal_3_flag_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%hdata_flag_0 = phi i1 0, void %entry, i1 %hdata_flag_1_loc_load, void %VITIS_LOOP_565_2.split"   --->   Operation 114 'phi' 'hdata_flag_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%rampVal_2_flag_0 = phi i1 0, void %entry, i1 %rampVal_2_flag_1_loc_load, void %VITIS_LOOP_565_2.split"   --->   Operation 115 'phi' 'rampVal_2_flag_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%y_3 = load i16 %y"   --->   Operation 116 'load' 'y_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (2.07ns)   --->   "%icmp_ln563 = icmp_eq  i16 %y_3, i16 %height_val_read" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 117 'icmp' 'icmp_ln563' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (2.07ns)   --->   "%add_ln563 = add i16 %y_3, i16 1" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 118 'add' 'add_ln563' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln563 = br i1 %icmp_ln563, void %VITIS_LOOP_565_2.split, void %for.end47.loopexit" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 119 'br' 'br_ln563' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln563_1 = zext i16 %y_3" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 120 'zext' 'zext_ln563_1' <Predicate = (!icmp_ln563)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (2.07ns)   --->   "%cmp12_i = icmp_ne  i16 %y_3, i16 0"   --->   Operation 121 'icmp' 'cmp12_i' <Predicate = (!icmp_ln563)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%empty_95 = trunc i16 %y_3"   --->   Operation 122 'trunc' 'empty_95' <Predicate = (!icmp_ln563)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%Sel = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %y_3, i32 6, i32 7"   --->   Operation 123 'partselect' 'Sel' <Predicate = (!icmp_ln563)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (2.07ns)   --->   "%cmp_i34 = icmp_eq  i16 %y_3, i16 0"   --->   Operation 124 'icmp' 'cmp_i34' <Predicate = (!icmp_ln563)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (2.10ns)   --->   "%cmp11_i = icmp_eq  i17 %sub10_i, i17 %zext_ln563_1" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 125 'icmp' 'cmp11_i' <Predicate = (!icmp_ln563)> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (1.91ns)   --->   "%add_i349 = add i8 %rampStart_load, i8 %empty_95" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:750]   --->   Operation 126 'add' 'add_i349' <Predicate = (!icmp_ln563)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%empty_96 = wait i32 @_ssdm_op_Wait"   --->   Operation 127 'wait' 'empty_96' <Predicate = (!icmp_ln563)> <Delay = 0.00>
ST_2 : Operation 128 [2/2] (4.20ns)   --->   "%call_ln750 = call void @tpgBackground_Pipeline_VITIS_LOOP_565_2, i1 %rampVal_3_flag_0, i1 %hdata_flag_0, i1 %rampVal_2_flag_0, i16 %width_val_read, i8 %conv2_i_i_i282, i8 %conv2_i_i_i268, i8 %conv2_i_i_i255, i5 %conv2_i_i_i240_cast_cast, i1 %not_cmp2_i, i8 %cond_i235, i3 %conv2_i_i10_i254_cast_cast_cast_cast, i8 %conv2_i_i10_i239, i8 %conv2_i_i10_i236, i8 %rampStart_load, i24 %bckgndYUV, i16 %ZplateHorContStart_val_read, i8 %patternId_val_read, i1 %cmp2_i, i8 %rampStart_load, i16 %y_3, i8 %colorFormat_val_read, i8 %empty_94, i11 %barWidth, i11 %barWidth, i16 %shl_i, i16 %ZplateHorContDelta_val_read, i16 %ZplateVerContStart_val_read, i1 %cmp12_i, i16 %ZplateVerContDelta_val_read, i11 %sub_i_i_i, i10 %barWidthMinSamples, i1 %cmp11_i, i1 %cmp_i34, i17 %sub35_i, i8 %add_i349, i1 %icmp, i2 %Sel, i1 %cmp54_i, i1 %cmp136_i, i1 %cmp121_i, i1 %rampVal_3_flag_1_loc, i16 %rampVal_3_new_0, i16 %rampVal_3_loc_0, i16 %rampVal_loc_0, i8 %hBarSel_4_0_loc_0, i16 %zonePlateVAddr_loc_0, i8 %vBarSel_loc_0, i8 %hBarSel_0_loc_0, i1 %hdata_flag_1_loc, i16 %hdata_new_0, i16 %hdata_loc_0, i8 %vBarSel_2_loc_0, i8 %hBarSel_3_0_loc_0, i1 %rampVal_2_flag_1_loc, i16 %rampVal_2_new_0, i16 %rampVal_2_loc_0, i8 %vBarSel_3_loc_0, i8 %hBarSel_5_0_loc_0, i8 %outpix_0_2_0_0_0_load217_lcssa226, i8 %outpix_0_1_0_0_0_load215_lcssa223, i8 %outpix_0_0_0_0_0_load213_lcssa220, i8 %rampVal, i8 %redYuv, i8 %grnYuv, i8 %bluYuv, i8 %blkYuv, i8 %whiYuv, i2 %tpgBarSelRgb_r, i8 %tpgBarSelYuv_y, i2 %tpgBarSelRgb_g, i8 %tpgBarSelYuv_u, i8 %tpgBarSelYuv_v, i8 %hBarSel_4_0, i11 %xBar_0, i2 %tpgBarSelRgb_b, i20 %tpgSinTableArray, i16 %zonePlateVAddr, i16 %zonePlateVDelta, i3 %tpgTartanBarArray, i3 %hBarSel_0, i10 %xCount_0, i10 %yCount, i3 %vBarSel, i10 %xCount_4_0, i1 %vHatch, i10 %yCount_2, i8 %whiYuv_1, i8 %blkYuv_1, i8 %tpgSinTableArray_9bit_0, i8 %tpgSinTableArray_9bit_1, i9 %tpgSinTableArray_9bit_2, i2 %tpgCheckerBoardArray, i3 %hBarSel_3_0, i10 %xCount_3_0, i10 %yCount_3, i8 %vBarSel_2, i28 %rSerie, i28 %gSerie, i28 %bSerie, i2 %DPtpgBarSelRgb_VESA_r, i2 %DPtpgBarSelRgb_VESA_g, i2 %DPtpgBarSelRgb_VESA_b, i3 %DPtpgBarArray, i3 %hBarSel_5_0, i10 %xCount_5_0, i6 %yCount_1, i1 %vBarSel_1, i6 %DPtpgBarSelRgb_CEA_r, i6 %DPtpgBarSelRgb_CEA_g, i6 %DPtpgBarSelRgb_CEA_b, i8 %DPtpgBarSelYuv_601_y, i8 %DPtpgBarSelYuv_601_v, i8 %DPtpgBarSelYuv_601_u, i8 %DPtpgBarSelYuv_709_y, i8 %DPtpgBarSelYuv_709_v, i8 %DPtpgBarSelYuv_709_u" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:750]   --->   Operation 128 'call' 'call_ln750' <Predicate = (!icmp_ln563)> <Delay = 4.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 129 [1/1] (1.58ns)   --->   "%store_ln549 = store i16 %add_ln563, i16 %y" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:549]   --->   Operation 129 'store' 'store_ln549' <Predicate = (!icmp_ln563)> <Delay = 1.58>
ST_2 : Operation 130 [1/1] (1.91ns)   --->   "%add_ln750 = add i8 %rampStart_load, i8 %motionSpeed_val_read" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:750]   --->   Operation 130 'add' 'add_ln750' <Predicate = (icmp_ln563)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%store_ln750 = store i8 %add_ln750, i8 %rampStart" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:750]   --->   Operation 131 'store' 'store_ln750' <Predicate = (icmp_ln563)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %rampVal_2_flag_0, void %for.end47.loopexit.new12, void %mergeST11"   --->   Operation 132 'br' 'br_ln0' <Predicate = (icmp_ln563)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%rampVal_2_new_0_load = load i16 %rampVal_2_new_0" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1630->C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:707]   --->   Operation 133 'load' 'rampVal_2_new_0_load' <Predicate = (icmp_ln563 & rampVal_2_flag_0)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%store_ln1630 = store i16 %rampVal_2_new_0_load, i16 %rampVal_2" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1630->C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:707]   --->   Operation 134 'store' 'store_ln1630' <Predicate = (icmp_ln563 & rampVal_2_flag_0)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end47.loopexit.new12"   --->   Operation 135 'br' 'br_ln0' <Predicate = (icmp_ln563 & rampVal_2_flag_0)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %hdata_flag_0, void %for.end47.loopexit.new10, void %mergeST9"   --->   Operation 136 'br' 'br_ln0' <Predicate = (icmp_ln563)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%hdata_new_0_load = load i16 %hdata_new_0" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1533->C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:689]   --->   Operation 137 'load' 'hdata_new_0_load' <Predicate = (icmp_ln563 & hdata_flag_0)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%store_ln1533 = store i16 %hdata_new_0_load, i16 %hdata" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1533->C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:689]   --->   Operation 138 'store' 'store_ln1533' <Predicate = (icmp_ln563 & hdata_flag_0)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end47.loopexit.new10"   --->   Operation 139 'br' 'br_ln0' <Predicate = (icmp_ln563 & hdata_flag_0)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %rampVal_3_flag_0, void %for.end47.loopexit.new, void %mergeST"   --->   Operation 140 'br' 'br_ln0' <Predicate = (icmp_ln563)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%rampVal_3_new_0_load = load i16 %rampVal_3_new_0" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1073->C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:585]   --->   Operation 141 'load' 'rampVal_3_new_0_load' <Predicate = (icmp_ln563 & rampVal_3_flag_0)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%store_ln1073 = store i16 %rampVal_3_new_0_load, i16 %rampVal_1" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1073->C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:585]   --->   Operation 142 'store' 'store_ln1073' <Predicate = (icmp_ln563 & rampVal_3_flag_0)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end47.loopexit.new"   --->   Operation 143 'br' 'br_ln0' <Predicate = (icmp_ln563 & rampVal_3_flag_0)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%ret_ln751 = ret" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:751]   --->   Operation 144 'ret' 'ret_ln751' <Predicate = (icmp_ln563)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 145 [1/2] (0.00ns)   --->   "%call_ln750 = call void @tpgBackground_Pipeline_VITIS_LOOP_565_2, i1 %rampVal_3_flag_0, i1 %hdata_flag_0, i1 %rampVal_2_flag_0, i16 %width_val_read, i8 %conv2_i_i_i282, i8 %conv2_i_i_i268, i8 %conv2_i_i_i255, i5 %conv2_i_i_i240_cast_cast, i1 %not_cmp2_i, i8 %cond_i235, i3 %conv2_i_i10_i254_cast_cast_cast_cast, i8 %conv2_i_i10_i239, i8 %conv2_i_i10_i236, i8 %rampStart_load, i24 %bckgndYUV, i16 %ZplateHorContStart_val_read, i8 %patternId_val_read, i1 %cmp2_i, i8 %rampStart_load, i16 %y_3, i8 %colorFormat_val_read, i8 %empty_94, i11 %barWidth, i11 %barWidth, i16 %shl_i, i16 %ZplateHorContDelta_val_read, i16 %ZplateVerContStart_val_read, i1 %cmp12_i, i16 %ZplateVerContDelta_val_read, i11 %sub_i_i_i, i10 %barWidthMinSamples, i1 %cmp11_i, i1 %cmp_i34, i17 %sub35_i, i8 %add_i349, i1 %icmp, i2 %Sel, i1 %cmp54_i, i1 %cmp136_i, i1 %cmp121_i, i1 %rampVal_3_flag_1_loc, i16 %rampVal_3_new_0, i16 %rampVal_3_loc_0, i16 %rampVal_loc_0, i8 %hBarSel_4_0_loc_0, i16 %zonePlateVAddr_loc_0, i8 %vBarSel_loc_0, i8 %hBarSel_0_loc_0, i1 %hdata_flag_1_loc, i16 %hdata_new_0, i16 %hdata_loc_0, i8 %vBarSel_2_loc_0, i8 %hBarSel_3_0_loc_0, i1 %rampVal_2_flag_1_loc, i16 %rampVal_2_new_0, i16 %rampVal_2_loc_0, i8 %vBarSel_3_loc_0, i8 %hBarSel_5_0_loc_0, i8 %outpix_0_2_0_0_0_load217_lcssa226, i8 %outpix_0_1_0_0_0_load215_lcssa223, i8 %outpix_0_0_0_0_0_load213_lcssa220, i8 %rampVal, i8 %redYuv, i8 %grnYuv, i8 %bluYuv, i8 %blkYuv, i8 %whiYuv, i2 %tpgBarSelRgb_r, i8 %tpgBarSelYuv_y, i2 %tpgBarSelRgb_g, i8 %tpgBarSelYuv_u, i8 %tpgBarSelYuv_v, i8 %hBarSel_4_0, i11 %xBar_0, i2 %tpgBarSelRgb_b, i20 %tpgSinTableArray, i16 %zonePlateVAddr, i16 %zonePlateVDelta, i3 %tpgTartanBarArray, i3 %hBarSel_0, i10 %xCount_0, i10 %yCount, i3 %vBarSel, i10 %xCount_4_0, i1 %vHatch, i10 %yCount_2, i8 %whiYuv_1, i8 %blkYuv_1, i8 %tpgSinTableArray_9bit_0, i8 %tpgSinTableArray_9bit_1, i9 %tpgSinTableArray_9bit_2, i2 %tpgCheckerBoardArray, i3 %hBarSel_3_0, i10 %xCount_3_0, i10 %yCount_3, i8 %vBarSel_2, i28 %rSerie, i28 %gSerie, i28 %bSerie, i2 %DPtpgBarSelRgb_VESA_r, i2 %DPtpgBarSelRgb_VESA_g, i2 %DPtpgBarSelRgb_VESA_b, i3 %DPtpgBarArray, i3 %hBarSel_5_0, i10 %xCount_5_0, i6 %yCount_1, i1 %vBarSel_1, i6 %DPtpgBarSelRgb_CEA_r, i6 %DPtpgBarSelRgb_CEA_g, i6 %DPtpgBarSelRgb_CEA_b, i8 %DPtpgBarSelYuv_601_y, i8 %DPtpgBarSelYuv_601_v, i8 %DPtpgBarSelYuv_601_u, i8 %DPtpgBarSelYuv_709_y, i8 %DPtpgBarSelYuv_709_v, i8 %DPtpgBarSelYuv_709_u" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:750]   --->   Operation 145 'call' 'call_ln750' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%speclooptripcount_ln549 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 32767" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:549]   --->   Operation 146 'speclooptripcount' 'speclooptripcount_ln549' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%specloopname_ln563 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 147 'specloopname' 'specloopname_ln563' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%rampVal_3_flag_1_loc_load = load i1 %rampVal_3_flag_1_loc"   --->   Operation 148 'load' 'rampVal_3_flag_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%hdata_flag_1_loc_load = load i1 %hdata_flag_1_loc"   --->   Operation 149 'load' 'hdata_flag_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%rampVal_2_flag_1_loc_load = load i1 %rampVal_2_flag_1_loc"   --->   Operation 150 'load' 'rampVal_2_flag_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln563 = br void %VITIS_LOOP_565_2" [C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 151 'br' 'br_ln563' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.634ns
The critical path consists of the following:
	wire read operation ('colorFormat_val_read') on port 'colorFormat_val' [96]  (0.000 ns)
	fifo write operation ('write_ln0') on port 'colorFormat_val17_c5' [111]  (3.634 ns)

 <State 2>: 6.312ns
The critical path consists of the following:
	'load' operation 16 bit ('y') on local variable 'y', C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:549 [189]  (0.000 ns)
	'icmp' operation 1 bit ('cmp11_i', C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563) [201]  (2.107 ns)
	'call' operation 0 bit ('call_ln750', C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_v_tpg_0_1_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:750) to 'tpgBackground_Pipeline_VITIS_LOOP_565_2' [204]  (4.205 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
