
---------- Begin Simulation Statistics ----------
final_tick                                84050402500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 366633                       # Simulator instruction rate (inst/s)
host_mem_usage                                 684984                       # Number of bytes of host memory used
host_op_rate                                   367353                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   272.75                       # Real time elapsed on the host
host_tick_rate                              308156654                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.084050                       # Number of seconds simulated
sim_ticks                                 84050402500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.616951                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095591                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103649                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81389                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728197                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             998                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              706                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478296                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65355                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.681008                       # CPI: cycles per instruction
system.cpu.discardedOps                        190758                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610467                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403222                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001563                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        35750078                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.594881                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        168100805                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132350727                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       173225                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        354933                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           82                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           13                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       432061                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        39737                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       865381                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          39750                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  84050402500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              67922                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       127003                       # Transaction distribution
system.membus.trans_dist::CleanEvict            46208                       # Transaction distribution
system.membus.trans_dist::ReadExReq            113800                       # Transaction distribution
system.membus.trans_dist::ReadExResp           113799                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         67922                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       536654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 536654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     39516672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                39516672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            181722                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  181722    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              181722                       # Request fanout histogram
system.membus.respLayer1.occupancy         1710806500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1415342500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.7                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  84050402500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            222580                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       501453                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          132345                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           210742                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          210741                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           540                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       222040                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1297320                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1298702                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       107776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    103325568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              103433344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          202041                       # Total snoops (count)
system.tol2bus.snoopTraffic                  16256384                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           635363                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.062715                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.242535                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 595529     93.73%     93.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  39821      6.27%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     13      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             635363                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1182194500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1081954995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1350000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  84050402500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  119                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               251476                       # number of demand (read+write) hits
system.l2.demand_hits::total                   251595                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 119                       # number of overall hits
system.l2.overall_hits::.cpu.data              251476                       # number of overall hits
system.l2.overall_hits::total                  251595                       # number of overall hits
system.l2.demand_misses::.cpu.inst                421                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             181306                       # number of demand (read+write) misses
system.l2.demand_misses::total                 181727                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               421                       # number of overall misses
system.l2.overall_misses::.cpu.data            181306                       # number of overall misses
system.l2.overall_misses::total                181727                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     36247500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17116050000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17152297500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     36247500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17116050000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17152297500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              540                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           432782                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               433322                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             540                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          432782                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              433322                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.779630                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.418931                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.419381                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.779630                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.418931                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.419381                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 86098.574822                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 94404.211664                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94384.970313                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 86098.574822                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 94404.211664                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94384.970313                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              127003                       # number of writebacks
system.l2.writebacks::total                    127003                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           421                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        181301                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            181722                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          421                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       181301                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           181722                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32037500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15302700500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15334738000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32037500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15302700500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15334738000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.779630                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.418920                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.419369                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.779630                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.418920                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.419369                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76098.574822                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84404.942609                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84385.699035                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76098.574822                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84404.942609                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84385.699035                       # average overall mshr miss latency
system.l2.replacements                         202041                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       374450                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           374450                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       374450                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       374450                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          289                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              289                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          289                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          289                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        10920                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         10920                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             96942                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 96942                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          113800                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              113800                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11102889500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11102889500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        210742                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            210742                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.539997                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.539997                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 97564.934095                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97564.934095                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       113800                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         113800                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   9964899500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9964899500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.539997                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.539997                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87565.021968                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87565.021968                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            119                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                119                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          421                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              421                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     36247500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36247500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.779630                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.779630                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86098.574822                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86098.574822                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          421                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          421                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32037500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32037500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.779630                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.779630                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76098.574822                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76098.574822                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        154534                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            154534                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        67506                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           67506                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6013160500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6013160500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       222040                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        222040                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.304026                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.304026                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89075.941398                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89075.941398                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        67501                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        67501                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5337801000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5337801000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.304004                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.304004                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79077.361817                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79077.361817                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  84050402500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8005.156782                       # Cycle average of tags in use
system.l2.tags.total_refs                      854373                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    210233                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.063934                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     364.250445                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        44.829137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7596.077200                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.044464                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005472                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.927256                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977192                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          243                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1983                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4985                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          863                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1075532                       # Number of tag accesses
system.l2.tags.data_accesses                  1075532                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  84050402500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          53888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       23206528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           23260416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     16256384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16256384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             421                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          181301                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              181722                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       127003                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             127003                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            641139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         276102521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             276743660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       641139                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           641139                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      193412328                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            193412328                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      193412328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           641139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        276102521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            470155988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    254006.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       842.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    360873.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.035077586500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        14885                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        14885                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              672740                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             239413                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      181722                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     127003                       # Number of write requests accepted
system.mem_ctrls.readBursts                    363444                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   254006                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1729                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             22559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             22181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             23152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             23806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             24406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             22280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             21716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             22408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             22276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            21664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            21746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            22543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            22762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            22049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            23048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             15442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             17814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             15696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             15048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             15774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             15840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            15064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            15234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            15524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            15840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            15162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16188                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.82                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7986580500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1808575000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14768736750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     22079.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40829.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   270411                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  182632                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                363444                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               254006                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  154956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  155903                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   25927                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   24914                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  12733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  15113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  15146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  15123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  15353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  16645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  16787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  15246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  14976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  14930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  14896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       162645                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    242.265843                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   173.020797                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   271.083955                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7689      4.73%      4.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       116586     71.68%     76.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        14657      9.01%     85.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3653      2.25%     87.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1833      1.13%     88.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1615      0.99%     89.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          908      0.56%     90.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          886      0.54%     90.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14818      9.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       162645                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        14885                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.300369                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.552953                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     69.827024                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         14817     99.54%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           56      0.38%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            8      0.05%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         14885                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        14885                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.063084                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.015143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.308597                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8149     54.75%     54.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              140      0.94%     55.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5387     36.19%     91.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              167      1.12%     93.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              908      6.10%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               49      0.33%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               72      0.48%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                7      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         14885                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               23149760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  110656                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16254976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                23260416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16256384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       275.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       193.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    276.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    193.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.66                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   84050345000                       # Total gap between requests
system.mem_ctrls.avgGap                     272249.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        53888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     23095872                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     16254976                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 641139.106978101656                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 274785977.378276109695                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 193395575.946230620146                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          842                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       362602                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       254006                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     27355500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  14741381250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2019133262250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32488.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40654.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7949155.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            568479660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            302127540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1274461440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          650547720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6634424160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      21162871650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      14453988960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        45046901130                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        535.951046                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  37339023500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2806440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  43904939000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            592884180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            315110235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1308183660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          675248760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6634424160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      21348625530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      14297564640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        45172041165                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        537.439915                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  36933807250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2806440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  44310155250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     84050402500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  84050402500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050337                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050337                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050337                       # number of overall hits
system.cpu.icache.overall_hits::total         8050337                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          540                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            540                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          540                       # number of overall misses
system.cpu.icache.overall_misses::total           540                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     38939000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     38939000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     38939000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     38939000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8050877                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8050877                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8050877                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8050877                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000067                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000067                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72109.259259                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72109.259259                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72109.259259                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72109.259259                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          302                       # number of writebacks
system.cpu.icache.writebacks::total               302                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          540                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          540                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          540                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          540                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38399000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38399000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38399000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38399000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71109.259259                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71109.259259                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71109.259259                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71109.259259                       # average overall mshr miss latency
system.cpu.icache.replacements                    302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050337                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050337                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          540                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           540                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     38939000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     38939000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8050877                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8050877                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72109.259259                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72109.259259                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38399000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38399000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71109.259259                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71109.259259                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  84050402500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           204.476312                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8050877                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               540                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14909.031481                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   204.476312                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.798736                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.798736                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          238                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16102294                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16102294                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  84050402500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84050402500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  84050402500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51594683                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51594683                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51595282                       # number of overall hits
system.cpu.dcache.overall_hits::total        51595282                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       464349                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         464349                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       472169                       # number of overall misses
system.cpu.dcache.overall_misses::total        472169                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23102863500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23102863500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23102863500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23102863500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52059032                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52059032                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52067451                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52067451                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008920                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008920                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009068                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009068                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 49753.231944                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49753.231944                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48929.225553                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48929.225553                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       374450                       # number of writebacks
system.cpu.dcache.writebacks::total            374450                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        35522                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35522                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35522                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35522                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       428827                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       428827                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       432782                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       432782                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20061435000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20061435000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  20418592500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20418592500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008237                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008237                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008312                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008312                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46782.117264                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46782.117264                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 47179.856140                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47179.856140                       # average overall mshr miss latency
system.cpu.dcache.replacements                 431757                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40888333                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40888333                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       220607                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        220607                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7990683000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7990683000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41108940                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41108940                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005366                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005366                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 36221.348371                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36221.348371                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2522                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2522                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       218085                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       218085                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7620166500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7620166500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005305                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005305                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 34941.268313                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34941.268313                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10706350                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10706350                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       243742                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       243742                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15112180500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15112180500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022259                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022259                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62000.724126                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62000.724126                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        33000                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        33000                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       210742                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       210742                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12441268500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12441268500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019246                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019246                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59035.543461                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59035.543461                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          599                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           599                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7820                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7820                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.928851                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.928851                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    357157500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    357157500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 90305.309735                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 90305.309735                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  84050402500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1006.217820                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52028139                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            432781                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            120.218168                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1006.217820                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982635                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982635                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          201                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          359                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          460                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         416972997                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        416972997                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  84050402500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84050402500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
