Command: report datapath > reports3/INTER_4_datapath_map.log
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Jan 27 2020  11:34:08 pm
  Module:                 INTER_4
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Inferred components

                      Operator   Signedness   Inputs   Outputs CellArea Line Col   Filename  
=============================================================================================
INTER_4
 gen_filter[0].U_S0
  U_1_U_S0_add_18_10
  module:add_signed_110
   very_fast             +       signed     12x10      12        133.64  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[0].U_S0
  U_1_U_S1_add_18_10
  module:add_signed_109_398
   slow                  +       signed     14x10      14        153.92  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[0].U_S0
  U_2_U_S0_add_18_10
  module:add_signed_110_290
   very_fast             +       signed     12x10      12        133.64  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[0].U_S0
  U_2_U_S1_add_18_10
  module:add_signed_109
   slow                  +       signed     14x10      14        153.92  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[0].U_S0
  U_S11_add_41_16
  module:add_unsigned_88
   very_fast             +       unsigned   13x13      14        201.76  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[0].U_S0
  addinc_U_S22_add_18_16
  module:add_signed_carry_28_358
   very_fast             +       signed     13x14x1    14        356.72                      
---------------------------------------------------------------------------------------------
   U_S22_add_18_16       +       signed     14x2       14                 18  16 INTER_4.vhd 
   U_S22_add_18_10       +       signed     13x14      14                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[0].U_S0
  addinc_U_S2_add_18_16
  module:add_signed_carry_28_357
   very_fast             +       signed     13x14x1    14        356.72                      
---------------------------------------------------------------------------------------------
   U_S2_add_18_16        +       signed     14x2       14                 18  16 INTER_4.vhd 
   U_S2_add_18_10        +       signed     13x14      14                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[0].U_S0
  csa_tree_U_S0_add_18_10_groupi
  module:csa_tree_U_S0_add_18_10_group_29
   very_fast       csa_and_adder            10x13      13        328.12                      
---------------------------------------------------------------------------------------------
   U_S0_add_18_10        +       signed     7x13       13                 18  10 INTER_4.vhd 
   U_0_U_S0_add_18_16
                         +       signed     13x2       13                 18  16 INTER_4.vhd 
   U_0_U_S0_add_18_10
                         +       signed     10x13      13                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[0].U_S0
  csa_tree_U_S13_add_18_10_groupi
  module:csa_tree_U_S13_add_18_10_group_25
   very_fast       csa_and_adder            16x15x15   16        328.64                      
---------------------------------------------------------------------------------------------
   U_S13_add_18_10       +       signed     16x7       16                 18  10 INTER_4.vhd 
   U_S12_add_18_16       +       signed     16x2       16                 18  16 INTER_4.vhd 
   U_S12_add_18_10       +       signed     16x16      16                 18  10 INTER_4.vhd 
   U_S10_add_41_16       +       unsigned   15x15      16                 41  16 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[0].U_S0
  csa_tree_U_S20_add_18_10_groupi
  module:csa_tree_U_S20_add_18_10_group_27
   very_fast       csa_and_adder            10x13      13        341.64                      
---------------------------------------------------------------------------------------------
   U_S20_add_18_10       +       signed     7x13       13                 18  10 INTER_4.vhd 
   U_3_U_S0_add_18_16
                         +       signed     13x2       13                 18  16 INTER_4.vhd 
   U_3_U_S0_add_18_10
                         +       signed     10x13      13                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[0].U_S0
  csa_tree_U_s23_add_18_10_groupi
  module:csa_tree_U_s23_add_18_10_group_21
   very_fast       csa_and_adder            14x14x16x1 16        632.84                      
                                            6                                                
---------------------------------------------------------------------------------------------
   U_s23_add_18_10       +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_S21_add_18_10       +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_2_U_S2_add_18_16_pad
                         +       signed     16x3       16                 18  16 INTER_4.vhd 
   U_2_U_S2_add_18_10_pad
                         +       signed     16x16      16                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[0].U_S0
  csa_tree_U_s3_add_18_10_groupi
  module:csa_tree_U_s3_add_18_10_group_23
   very_fast       csa_and_adder            14x14x16x1 16        631.80                      
                                            6                                                
---------------------------------------------------------------------------------------------
   U_s3_add_18_10        +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_S1_add_18_10        +       signed     16x14      16                 18  10 INTER_4.vhd 
   U_1_U_S2_add_18_16_pad
                         +       signed     16x3       16                 18  16 INTER_4.vhd 
   U_1_U_S2_add_18_10_pad
                         +       signed     16x16      16                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[1].U_S0
  U_1_U_S0_add_18_10
  module:add_signed_110_289
   very_fast             +       signed     12x10      12        133.64  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[1].U_S0
  U_1_U_S1_add_18_10
  module:add_signed_109_396
   slow                  +       signed     14x10      14        153.92  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[1].U_S0
  U_2_U_S0_add_18_10
  module:add_signed_110_288
   very_fast             +       signed     12x10      12        133.64  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[1].U_S0
  U_2_U_S1_add_18_10
  module:add_signed_109_397
   slow                  +       signed     14x10      14        153.92  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[1].U_S0
  U_S11_add_41_16
  module:add_unsigned_88_281
   very_fast             +       unsigned   13x13      14        201.76  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[1].U_S0
  addinc_U_S22_add_18_16
  module:add_signed_carry_28_360
   very_fast             +       signed     13x14x1    14        356.72                      
---------------------------------------------------------------------------------------------
   U_S22_add_18_16       +       signed     14x2       14                 18  16 INTER_4.vhd 
   U_S22_add_18_10       +       signed     13x14      14                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[1].U_S0
  addinc_U_S2_add_18_16
  module:add_signed_carry_28_359
   very_fast             +       signed     13x14x1    14        356.72                      
---------------------------------------------------------------------------------------------
   U_S2_add_18_16        +       signed     14x2       14                 18  16 INTER_4.vhd 
   U_S2_add_18_10        +       signed     13x14      14                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[1].U_S0
  csa_tree_U_S0_add_18_10_groupi
  module:csa_tree_U_S0_add_18_10_group_29_1
   very_fast       csa_and_adder            10x13      13        328.12                      
---------------------------------------------------------------------------------------------
   U_S0_add_18_10        +       signed     7x13       13                 18  10 INTER_4.vhd 
   U_0_U_S0_add_18_16
                         +       signed     13x2       13                 18  16 INTER_4.vhd 
   U_0_U_S0_add_18_10
                         +       signed     10x13      13                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[1].U_S0
  csa_tree_U_S13_add_18_10_groupi
  module:csa_tree_U_S13_add_18_10_group_25_1
   very_fast       csa_and_adder            16x15x15   16        328.64                      
---------------------------------------------------------------------------------------------
   U_S13_add_18_10       +       signed     16x7       16                 18  10 INTER_4.vhd 
   U_S12_add_18_16       +       signed     16x2       16                 18  16 INTER_4.vhd 
   U_S12_add_18_10       +       signed     16x16      16                 18  10 INTER_4.vhd 
   U_S10_add_41_16       +       unsigned   15x15      16                 41  16 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[1].U_S0
  csa_tree_U_S20_add_18_10_groupi
  module:csa_tree_U_S20_add_18_10_group_27_1
   very_fast       csa_and_adder            10x13      13        341.64                      
---------------------------------------------------------------------------------------------
   U_S20_add_18_10       +       signed     7x13       13                 18  10 INTER_4.vhd 
   U_3_U_S0_add_18_16
                         +       signed     13x2       13                 18  16 INTER_4.vhd 
   U_3_U_S0_add_18_10
                         +       signed     10x13      13                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[1].U_S0
  csa_tree_U_s23_add_18_10_groupi
  module:csa_tree_U_s23_add_18_10_group_21_1
   very_fast       csa_and_adder            14x14x16x1 16        632.84                      
                                            6                                                
---------------------------------------------------------------------------------------------
   U_s23_add_18_10       +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_S21_add_18_10       +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_2_U_S2_add_18_16_pad
                         +       signed     16x3       16                 18  16 INTER_4.vhd 
   U_2_U_S2_add_18_10_pad
                         +       signed     16x16      16                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[1].U_S0
  csa_tree_U_s3_add_18_10_groupi
  module:csa_tree_U_s3_add_18_10_group_23_1
   very_fast       csa_and_adder            14x14x16x1 16        631.80                      
                                            6                                                
---------------------------------------------------------------------------------------------
   U_s3_add_18_10        +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_S1_add_18_10        +       signed     16x14      16                 18  10 INTER_4.vhd 
   U_1_U_S2_add_18_16_pad
                         +       signed     16x3       16                 18  16 INTER_4.vhd 
   U_1_U_S2_add_18_10_pad
                         +       signed     16x16      16                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[2].U_S0
  U_1_U_S0_add_18_10
  module:add_signed_110_287
   very_fast             +       signed     12x10      12        133.64  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[2].U_S0
  U_1_U_S1_add_18_10
  module:add_signed_109_394
   slow                  +       signed     14x10      14        153.92  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[2].U_S0
  U_2_U_S0_add_18_10
  module:add_signed_110_286
   very_fast             +       signed     12x10      12        133.64  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[2].U_S0
  U_2_U_S1_add_18_10
  module:add_signed_109_395
   slow                  +       signed     14x10      14        153.92  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[2].U_S0
  U_S11_add_41_16
  module:add_unsigned_88_280
   very_fast             +       unsigned   13x13      14        201.76  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[2].U_S0
  addinc_U_S22_add_18_16
  module:add_signed_carry_28_362
   very_fast             +       signed     13x14x1    14        356.72                      
---------------------------------------------------------------------------------------------
   U_S22_add_18_16       +       signed     14x2       14                 18  16 INTER_4.vhd 
   U_S22_add_18_10       +       signed     13x14      14                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[2].U_S0
  addinc_U_S2_add_18_16
  module:add_signed_carry_28_361
   very_fast             +       signed     13x14x1    14        356.72                      
---------------------------------------------------------------------------------------------
   U_S2_add_18_16        +       signed     14x2       14                 18  16 INTER_4.vhd 
   U_S2_add_18_10        +       signed     13x14      14                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[2].U_S0
  csa_tree_U_S0_add_18_10_groupi
  module:csa_tree_U_S0_add_18_10_group_29_2
   very_fast       csa_and_adder            10x13      13        328.12                      
---------------------------------------------------------------------------------------------
   U_S0_add_18_10        +       signed     7x13       13                 18  10 INTER_4.vhd 
   U_0_U_S0_add_18_16
                         +       signed     13x2       13                 18  16 INTER_4.vhd 
   U_0_U_S0_add_18_10
                         +       signed     10x13      13                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[2].U_S0
  csa_tree_U_S13_add_18_10_groupi
  module:csa_tree_U_S13_add_18_10_group_25_2
   very_fast       csa_and_adder            16x15x15   16        328.64                      
---------------------------------------------------------------------------------------------
   U_S13_add_18_10       +       signed     16x7       16                 18  10 INTER_4.vhd 
   U_S12_add_18_16       +       signed     16x2       16                 18  16 INTER_4.vhd 
   U_S12_add_18_10       +       signed     16x16      16                 18  10 INTER_4.vhd 
   U_S10_add_41_16       +       unsigned   15x15      16                 41  16 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[2].U_S0
  csa_tree_U_S20_add_18_10_groupi
  module:csa_tree_U_S20_add_18_10_group_27_2
   very_fast       csa_and_adder            10x13      13        341.64                      
---------------------------------------------------------------------------------------------
   U_S20_add_18_10       +       signed     7x13       13                 18  10 INTER_4.vhd 
   U_3_U_S0_add_18_16
                         +       signed     13x2       13                 18  16 INTER_4.vhd 
   U_3_U_S0_add_18_10
                         +       signed     10x13      13                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[2].U_S0
  csa_tree_U_s23_add_18_10_groupi
  module:csa_tree_U_s23_add_18_10_group_21_2
   very_fast       csa_and_adder            14x14x16x1 16        631.80                      
                                            6                                                
---------------------------------------------------------------------------------------------
   U_s23_add_18_10       +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_S21_add_18_10       +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_2_U_S2_add_18_16_pad
                         +       signed     16x3       16                 18  16 INTER_4.vhd 
   U_2_U_S2_add_18_10_pad
                         +       signed     16x16      16                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[2].U_S0
  csa_tree_U_s3_add_18_10_groupi
  module:csa_tree_U_s3_add_18_10_group_23_2
   very_fast       csa_and_adder            14x14x16x1 16        631.80                      
                                            6                                                
---------------------------------------------------------------------------------------------
   U_s3_add_18_10        +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_S1_add_18_10        +       signed     16x14      16                 18  10 INTER_4.vhd 
   U_1_U_S2_add_18_16_pad
                         +       signed     16x3       16                 18  16 INTER_4.vhd 
   U_1_U_S2_add_18_10_pad
                         +       signed     16x16      16                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[3].U_S0
  U_1_U_S0_add_18_10
  module:add_signed_110_285
   very_fast             +       signed     12x10      12        133.64  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[3].U_S0
  U_1_U_S1_add_18_10
  module:add_signed_109_392
   slow                  +       signed     14x10      14        153.92  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[3].U_S0
  U_2_U_S0_add_18_10
  module:add_signed_110_284
   very_fast             +       signed     12x10      12        133.64  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[3].U_S0
  U_2_U_S1_add_18_10
  module:add_signed_109_393
   slow                  +       signed     14x10      14        153.92  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[3].U_S0
  U_S11_add_41_16
  module:add_unsigned_88_279
   very_fast             +       unsigned   13x13      14        201.76  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[3].U_S0
  addinc_U_S22_add_18_16
  module:add_signed_carry_28_364
   very_fast             +       signed     13x14x1    14        356.72                      
---------------------------------------------------------------------------------------------
   U_S22_add_18_16       +       signed     14x2       14                 18  16 INTER_4.vhd 
   U_S22_add_18_10       +       signed     13x14      14                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[3].U_S0
  addinc_U_S2_add_18_16
  module:add_signed_carry_28_363
   very_fast             +       signed     13x14x1    14        356.72                      
---------------------------------------------------------------------------------------------
   U_S2_add_18_16        +       signed     14x2       14                 18  16 INTER_4.vhd 
   U_S2_add_18_10        +       signed     13x14      14                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[3].U_S0
  csa_tree_U_S0_add_18_10_groupi
  module:csa_tree_U_S0_add_18_10_group_29_3
   very_fast       csa_and_adder            10x13      13        328.12                      
---------------------------------------------------------------------------------------------
   U_S0_add_18_10        +       signed     7x13       13                 18  10 INTER_4.vhd 
   U_0_U_S0_add_18_16
                         +       signed     13x2       13                 18  16 INTER_4.vhd 
   U_0_U_S0_add_18_10
                         +       signed     10x13      13                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[3].U_S0
  csa_tree_U_S13_add_18_10_groupi
  module:csa_tree_U_S13_add_18_10_group_25_3
   very_fast       csa_and_adder            16x15x15   16        328.64                      
---------------------------------------------------------------------------------------------
   U_S13_add_18_10       +       signed     16x7       16                 18  10 INTER_4.vhd 
   U_S12_add_18_16       +       signed     16x2       16                 18  16 INTER_4.vhd 
   U_S12_add_18_10       +       signed     16x16      16                 18  10 INTER_4.vhd 
   U_S10_add_41_16       +       unsigned   15x15      16                 41  16 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[3].U_S0
  csa_tree_U_S20_add_18_10_groupi
  module:csa_tree_U_S20_add_18_10_group_27_3
   very_fast       csa_and_adder            10x13      13        341.64                      
---------------------------------------------------------------------------------------------
   U_S20_add_18_10       +       signed     7x13       13                 18  10 INTER_4.vhd 
   U_3_U_S0_add_18_16
                         +       signed     13x2       13                 18  16 INTER_4.vhd 
   U_3_U_S0_add_18_10
                         +       signed     10x13      13                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[3].U_S0
  csa_tree_U_s23_add_18_10_groupi
  module:csa_tree_U_s23_add_18_10_group_21_3
   very_fast       csa_and_adder            14x14x16x1 16        631.80                      
                                            6                                                
---------------------------------------------------------------------------------------------
   U_s23_add_18_10       +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_S21_add_18_10       +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_2_U_S2_add_18_16_pad
                         +       signed     16x3       16                 18  16 INTER_4.vhd 
   U_2_U_S2_add_18_10_pad
                         +       signed     16x16      16                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[3].U_S0
  csa_tree_U_s3_add_18_10_groupi
  module:csa_tree_U_s3_add_18_10_group_23_3
   very_fast       csa_and_adder            14x14x16x1 16        636.48                      
                                            6                                                
---------------------------------------------------------------------------------------------
   U_s3_add_18_10        +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_S1_add_18_10        +       signed     16x14      16                 18  10 INTER_4.vhd 
   U_1_U_S2_add_18_16_pad
                         +       signed     16x3       16                 18  16 INTER_4.vhd 
   U_1_U_S2_add_18_10_pad
                         +       signed     16x16      16                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[4].U_S0
  U_1_U_S0_add_18_10
  module:add_signed_110_283
   very_fast             +       signed     12x10      12        133.64  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[4].U_S0
  U_1_U_S1_add_18_10
  module:add_signed_109_390
   slow                  +       signed     14x10      14        153.92  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[4].U_S0
  U_2_U_S0_add_18_10
  module:add_signed_110_282
   very_fast             +       signed     12x10      12        133.64  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[4].U_S0
  U_2_U_S1_add_18_10
  module:add_signed_109_391
   slow                  +       signed     14x10      14        153.92  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[4].U_S0
  U_S11_add_41_16
  module:add_unsigned_88_278
   very_fast             +       unsigned   13x13      14        201.76  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[4].U_S0
  addinc_U_S22_add_18_16
  module:add_signed_carry_28
   very_fast             +       signed     13x14x1    14        356.72                      
---------------------------------------------------------------------------------------------
   U_S22_add_18_16       +       signed     14x2       14                 18  16 INTER_4.vhd 
   U_S22_add_18_10       +       signed     13x14      14                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[4].U_S0
  addinc_U_S2_add_18_16
  module:add_signed_carry_28_365
   very_fast             +       signed     13x14x1    14        356.72                      
---------------------------------------------------------------------------------------------
   U_S2_add_18_16        +       signed     14x2       14                 18  16 INTER_4.vhd 
   U_S2_add_18_10        +       signed     13x14      14                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[4].U_S0
  csa_tree_U_S0_add_18_10_groupi
  module:csa_tree_U_S0_add_18_10_group_29_4
   very_fast       csa_and_adder            10x13      13        328.12                      
---------------------------------------------------------------------------------------------
   U_S0_add_18_10        +       signed     7x13       13                 18  10 INTER_4.vhd 
   U_0_U_S0_add_18_16
                         +       signed     13x2       13                 18  16 INTER_4.vhd 
   U_0_U_S0_add_18_10
                         +       signed     10x13      13                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[4].U_S0
  csa_tree_U_S13_add_18_10_groupi
  module:csa_tree_U_S13_add_18_10_group_25_4
   very_fast       csa_and_adder            16x15x15   16        328.64                      
---------------------------------------------------------------------------------------------
   U_S13_add_18_10       +       signed     16x7       16                 18  10 INTER_4.vhd 
   U_S12_add_18_16       +       signed     16x2       16                 18  16 INTER_4.vhd 
   U_S12_add_18_10       +       signed     16x16      16                 18  10 INTER_4.vhd 
   U_S10_add_41_16       +       unsigned   15x15      16                 41  16 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[4].U_S0
  csa_tree_U_S20_add_18_10_groupi
  module:csa_tree_U_S20_add_18_10_group_27_4
   very_fast       csa_and_adder            10x13      13        341.64                      
---------------------------------------------------------------------------------------------
   U_S20_add_18_10       +       signed     7x13       13                 18  10 INTER_4.vhd 
   U_3_U_S0_add_18_16
                         +       signed     13x2       13                 18  16 INTER_4.vhd 
   U_3_U_S0_add_18_10
                         +       signed     10x13      13                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[4].U_S0
  csa_tree_U_s23_add_18_10_groupi
  module:csa_tree_U_s23_add_18_10_group_21_4
   very_fast       csa_and_adder            14x14x16x1 16        631.80                      
                                            6                                                
---------------------------------------------------------------------------------------------
   U_s23_add_18_10       +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_S21_add_18_10       +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_2_U_S2_add_18_16_pad
                         +       signed     16x3       16                 18  16 INTER_4.vhd 
   U_2_U_S2_add_18_10_pad
                         +       signed     16x16      16                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[4].U_S0
  csa_tree_U_s3_add_18_10_groupi
  module:csa_tree_U_s3_add_18_10_group_23_4
   very_fast       csa_and_adder            14x14x16x1 16        636.48                      
                                            6                                                
---------------------------------------------------------------------------------------------
   U_s3_add_18_10        +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_S1_add_18_10        +       signed     16x14      16                 18  10 INTER_4.vhd 
   U_1_U_S2_add_18_16_pad
                         +       signed     16x3       16                 18  16 INTER_4.vhd 
   U_1_U_S2_add_18_10_pad
                         +       signed     16x16      16                 18  10 INTER_4.vhd 
=============================================================================================

      Type       CellArea Percentage 
-------------------------------------
datapath modules 18773.04      84.24 
external muxes       0.00       0.00 
others            3513.12      15.76 
-------------------------------------
total            22286.16     100.00 

