
# 考试

### 真值表

| A (2) | B (3) | C (5) | Y   |     |
| ----- | ----- | ----- | --- | --- |
| 0     | 0     | 0     |     | 0   |
| 0     | 0     | 1     |     | 1   |
| 0     | 1     | 0     |     | 2   |
| 0     | 1     | 1     | 1   | 3   |
| 1     | 0     | 0     |     | 4   |
| 1     | 0     | 1     | 1   | 5   |
| 1     | 1     | 0     |     | 6   |
| 1     | 1     | 1     | 1   | 7   |

## 逻辑表达式


| AB/C | 0   | 1   |
| ---- | --- | --- |
| 00   |     |     |
| 01   |     | 1   |
| 11   |     | 1   |
| 10   |     | 1   |

$Y=AC+BC$

## 逻辑电路

$Y=AC+BC=(A+B)C=(A'B')'C$

- $nA = A \text{ NAND } A$
- $nB = B \text{ NAND } B$
- $orAB = nA \text{ NAND } nB$
- $andC = orAB \text{ NAND } C$
- $Y = andC \text{ NAND } andC$

## Verilog

```verilog
module examination(
	input A, B, C,
	output Y
);

assign Y = (A & B) | (B & C);

endmodule
```