

================================================================
== Vitis HLS Report for 'read_x_FT0'
================================================================
* Date:           Fri Jan  3 21:49:38 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp_slr2
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.55 ns|  2.196 ns|     1.23 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      106|      106|  0.482 us|  0.482 us|  106|  106|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_187_1  |      104|      104|         5|          4|          1|    26|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       94|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      297|    -|
|Register             |        -|     -|      409|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      409|      391|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln187_fu_318_p2               |         +|   0|  0|  16|           9|           5|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln187_fu_302_p2              |      icmp|   0|  0|  16|           9|           8|
    |or_ln195_fu_377_p2                |        or|   0|  0|   8|           8|           1|
    |or_ln199_fu_527_p2                |        or|   0|  0|   8|           8|           2|
    |or_ln203_fu_546_p2                |        or|   0|  0|   8|           8|           2|
    |or_ln207_fu_565_p2                |        or|   0|  0|   8|           8|           3|
    |or_ln211_fu_584_p2                |        or|   0|  0|   8|           8|           3|
    |or_ln215_fu_603_p2                |        or|   0|  0|   8|           8|           3|
    |or_ln219_fu_622_p2                |        or|   0|  0|   8|           8|           3|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  94|          77|          34|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  26|          5|    1|          5|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_d0_4                   |   9|          2|    9|         18|
    |d0_fu_132                               |   9|          2|    9|         18|
    |fifo_x_from_off_chip_to_S1_TDATA_blk_n  |   9|          2|    1|          2|
    |x_0_address0                            |  26|          5|    8|         40|
    |x_0_address1                            |  26|          5|    8|         40|
    |x_0_d0                                  |  26|          5|   32|        160|
    |x_0_d1                                  |  26|          5|   32|        160|
    |x_1_address0                            |  26|          5|    8|         40|
    |x_1_address1                            |  26|          5|    8|         40|
    |x_1_d0                                  |  26|          5|   32|        160|
    |x_1_d1                                  |  26|          5|   32|        160|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 297|         59|  184|        851|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |d0_fu_132                    |   9|   0|    9|          0|
    |icmp_ln187_reg_644           |   1|   0|    1|          0|
    |lshr_ln_reg_648              |   8|   0|    8|          0|
    |tmp_10_reg_690               |  32|   0|   32|          0|
    |tmp_11_reg_695               |  32|   0|   32|          0|
    |tmp_12_reg_700               |  32|   0|   32|          0|
    |tmp_13_reg_705               |  32|   0|   32|          0|
    |tmp_14_reg_710               |  32|   0|   32|          0|
    |tmp_15_reg_715               |  32|   0|   32|          0|
    |tmp_4_reg_660                |  32|   0|   32|          0|
    |tmp_5_reg_665                |  32|   0|   32|          0|
    |tmp_6_reg_670                |  32|   0|   32|          0|
    |tmp_7_reg_675                |  32|   0|   32|          0|
    |tmp_8_reg_680                |  32|   0|   32|          0|
    |tmp_9_reg_685                |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 409|   0|  409|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+-------------------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-----------------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                             |   in|    1|  ap_ctrl_hs|                           read_x_FT0|  return value|
|ap_rst                             |   in|    1|  ap_ctrl_hs|                           read_x_FT0|  return value|
|ap_start                           |   in|    1|  ap_ctrl_hs|                           read_x_FT0|  return value|
|ap_done                            |  out|    1|  ap_ctrl_hs|                           read_x_FT0|  return value|
|ap_idle                            |  out|    1|  ap_ctrl_hs|                           read_x_FT0|  return value|
|ap_ready                           |  out|    1|  ap_ctrl_hs|                           read_x_FT0|  return value|
|x_0_address0                       |  out|    8|   ap_memory|                                  x_0|         array|
|x_0_ce0                            |  out|    1|   ap_memory|                                  x_0|         array|
|x_0_we0                            |  out|    1|   ap_memory|                                  x_0|         array|
|x_0_d0                             |  out|   32|   ap_memory|                                  x_0|         array|
|x_0_address1                       |  out|    8|   ap_memory|                                  x_0|         array|
|x_0_ce1                            |  out|    1|   ap_memory|                                  x_0|         array|
|x_0_we1                            |  out|    1|   ap_memory|                                  x_0|         array|
|x_0_d1                             |  out|   32|   ap_memory|                                  x_0|         array|
|x_1_address0                       |  out|    8|   ap_memory|                                  x_1|         array|
|x_1_ce0                            |  out|    1|   ap_memory|                                  x_1|         array|
|x_1_we0                            |  out|    1|   ap_memory|                                  x_1|         array|
|x_1_d0                             |  out|   32|   ap_memory|                                  x_1|         array|
|x_1_address1                       |  out|    8|   ap_memory|                                  x_1|         array|
|x_1_ce1                            |  out|    1|   ap_memory|                                  x_1|         array|
|x_1_we1                            |  out|    1|   ap_memory|                                  x_1|         array|
|x_1_d1                             |  out|   32|   ap_memory|                                  x_1|         array|
|fifo_x_from_off_chip_to_S1_TDATA   |   in|  512|        axis|  fifo_x_from_off_chip_to_S1_V_data_V|       pointer|
|fifo_x_from_off_chip_to_S1_TVALID  |   in|    1|        axis|  fifo_x_from_off_chip_to_S1_V_data_V|       pointer|
|fifo_x_from_off_chip_to_S1_TREADY  |  out|    1|        axis|  fifo_x_from_off_chip_to_S1_V_last_V|       pointer|
|fifo_x_from_off_chip_to_S1_TLAST   |   in|    1|        axis|  fifo_x_from_off_chip_to_S1_V_last_V|       pointer|
|fifo_x_from_off_chip_to_S1_TKEEP   |   in|   64|        axis|  fifo_x_from_off_chip_to_S1_V_keep_V|       pointer|
|fifo_x_from_off_chip_to_S1_TSTRB   |   in|   64|        axis|  fifo_x_from_off_chip_to_S1_V_strb_V|       pointer|
+-----------------------------------+-----+-----+------------+-------------------------------------+--------------+

