Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> 
Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/jorge/Dropbox/2016-II/HiLeS-EmbeddedAutomation/VHDL/DynamicalSystemV0/main.vhd" into library work
Parsing entity <main>.
Parsing architecture <Behavioral> of entity <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <main> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "/home/jorge/Dropbox/2016-II/HiLeS-EmbeddedAutomation/VHDL/DynamicalSystemV0/main.vhd".
    Found 32-bit register for signal <y>.
    Found 32-bit adder for signal <n0024> created at line 55.
    Found 32-bit adder for signal <GND_4_o_x_i[31]_add_5_OUT> created at line 55.
    Found 32-bit subtractor for signal <GND_4_o_GND_4_o_sub_1_OUT<31:0>> created at line 1308.
    Found 32-bit subtractor for signal <GND_4_o_GND_4_o_sub_3_OUT<31:0>> created at line 1308.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <main> synthesized.

Synthesizing Unit <div_32u_10u>.
    Related source file is "".
    Found 42-bit adder for signal <n2491> created at line 0.
    Found 42-bit adder for signal <GND_5_o_b[9]_add_1_OUT> created at line 0.
    Found 41-bit adder for signal <n2495> created at line 0.
    Found 41-bit adder for signal <GND_5_o_b[9]_add_3_OUT> created at line 0.
    Found 40-bit adder for signal <n2499> created at line 0.
    Found 40-bit adder for signal <GND_5_o_b[9]_add_5_OUT> created at line 0.
    Found 39-bit adder for signal <n2503> created at line 0.
    Found 39-bit adder for signal <GND_5_o_b[9]_add_7_OUT> created at line 0.
    Found 38-bit adder for signal <n2507> created at line 0.
    Found 38-bit adder for signal <GND_5_o_b[9]_add_9_OUT> created at line 0.
    Found 37-bit adder for signal <n2511> created at line 0.
    Found 37-bit adder for signal <GND_5_o_b[9]_add_11_OUT> created at line 0.
    Found 36-bit adder for signal <n2515> created at line 0.
    Found 36-bit adder for signal <GND_5_o_b[9]_add_13_OUT> created at line 0.
    Found 35-bit adder for signal <n2519> created at line 0.
    Found 35-bit adder for signal <GND_5_o_b[9]_add_15_OUT> created at line 0.
    Found 34-bit adder for signal <n2523> created at line 0.
    Found 34-bit adder for signal <GND_5_o_b[9]_add_17_OUT> created at line 0.
    Found 33-bit adder for signal <n2527> created at line 0.
    Found 33-bit adder for signal <GND_5_o_b[9]_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <n2531> created at line 0.
    Found 32-bit adder for signal <a[31]_b[9]_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <n2535> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <n2539> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <n2543> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <n2547> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <n2551> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <n2555> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <n2559> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <n2563> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <n2567> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <n2571> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <n2575> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <n2579> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <n2583> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <n2587> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <n2591> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <n2595> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <n2599> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <n2603> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <n2607> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_59_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <n2611> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_61_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <n2615> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_63_OUT[31:0]> created at line 0.
    Found 42-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  64 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 931 Multiplexer(s).
Unit <div_32u_10u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 132
 32-bit adder                                          : 90
 32-bit subtractor                                     : 2
 33-bit adder                                          : 4
 34-bit adder                                          : 4
 35-bit adder                                          : 4
 36-bit adder                                          : 4
 37-bit adder                                          : 4
 38-bit adder                                          : 4
 39-bit adder                                          : 4
 40-bit adder                                          : 4
 41-bit adder                                          : 4
 42-bit adder                                          : 4
# Registers                                            : 1
 32-bit register                                       : 1
# Comparators                                          : 66
 32-bit comparator lessequal                           : 46
 33-bit comparator lessequal                           : 2
 34-bit comparator lessequal                           : 2
 35-bit comparator lessequal                           : 2
 36-bit comparator lessequal                           : 2
 37-bit comparator lessequal                           : 2
 38-bit comparator lessequal                           : 2
 39-bit comparator lessequal                           : 2
 40-bit comparator lessequal                           : 2
 41-bit comparator lessequal                           : 2
 42-bit comparator lessequal                           : 2
# Multiplexers                                         : 1862
 1-bit 2-to-1 multiplexer                              : 1856
 32-bit 2-to-1 multiplexer                             : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <main>.
The following registers are absorbed into accumulator <x_i>: 1 register on signal <x_i>.
Unit <main> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 67
 32-bit adder                                          : 1
 32-bit adder carry in                                 : 64
 32-bit subtractor                                     : 2
# Accumulators                                         : 1
 32-bit up accumulator                                 : 1
# Comparators                                          : 66
 32-bit comparator lessequal                           : 46
 33-bit comparator lessequal                           : 2
 34-bit comparator lessequal                           : 2
 35-bit comparator lessequal                           : 2
 36-bit comparator lessequal                           : 2
 37-bit comparator lessequal                           : 2
 38-bit comparator lessequal                           : 2
 39-bit comparator lessequal                           : 2
 40-bit comparator lessequal                           : 2
 41-bit comparator lessequal                           : 2
 42-bit comparator lessequal                           : 2
# Multiplexers                                         : 1862
 1-bit 2-to-1 multiplexer                              : 1856
 32-bit 2-to-1 multiplexer                             : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <main> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 39.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 32
 Flip-Flops                                            : 32

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4062
#      GND                         : 1
#      INV                         : 47
#      LUT1                        : 54
#      LUT2                        : 86
#      LUT3                        : 389
#      LUT4                        : 105
#      LUT5                        : 884
#      LUT6                        : 820
#      MUXCY                       : 846
#      MUXF7                       : 36
#      VCC                         : 1
#      XORCY                       : 793
# FlipFlops/Latches                : 32
#      FDC                         : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 62
#      IBUF                        : 30
#      OBUF                        : 32

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              32  out of  11440     0%  
 Number of Slice LUTs:                 2385  out of   5720    41%  
    Number used as Logic:              2385  out of   5720    41%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2385
   Number with an unused Flip Flop:    2353  out of   2385    98%  
   Number with an unused LUT:             0  out of   2385     0%  
   Number of fully used LUT-FF pairs:    32  out of   2385     1%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          66
 Number of bonded IOBs:                  63  out of    102    61%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 32    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 68.532ns (Maximum Frequency: 14.592MHz)
   Minimum input arrival time before clock: 105.024ns
   Maximum output required time after clock: 3.668ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 68.532ns (frequency: 14.592MHz)
  Total number of paths / destination ports: 1305516858549767687149225911198416896 / 32
-------------------------------------------------------------------------
Delay:               68.532ns (Levels of Logic = 160)
  Source:            x_i_3 (FF)
  Destination:       x_i_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: x_i_3 to x_i_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.651  x_i_3 (x_i_3)
     LUT1:I0->O            1   0.205   0.000  Msub_GND_4_o_GND_4_o_sub_1_OUT<31:0>_cy<3>_rt (Msub_GND_4_o_GND_4_o_sub_1_OUT<31:0>_cy<3>_rt)
     MUXCY:S->O            1   0.172   0.000  Msub_GND_4_o_GND_4_o_sub_1_OUT<31:0>_cy<3> (Msub_GND_4_o_GND_4_o_sub_1_OUT<31:0>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_4_o_GND_4_o_sub_1_OUT<31:0>_cy<4> (Msub_GND_4_o_GND_4_o_sub_1_OUT<31:0>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_4_o_GND_4_o_sub_1_OUT<31:0>_cy<5> (Msub_GND_4_o_GND_4_o_sub_1_OUT<31:0>_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_4_o_GND_4_o_sub_1_OUT<31:0>_cy<6> (Msub_GND_4_o_GND_4_o_sub_1_OUT<31:0>_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_4_o_GND_4_o_sub_1_OUT<31:0>_cy<7> (Msub_GND_4_o_GND_4_o_sub_1_OUT<31:0>_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_4_o_GND_4_o_sub_1_OUT<31:0>_cy<8> (Msub_GND_4_o_GND_4_o_sub_1_OUT<31:0>_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_4_o_GND_4_o_sub_1_OUT<31:0>_cy<9> (Msub_GND_4_o_GND_4_o_sub_1_OUT<31:0>_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_4_o_GND_4_o_sub_1_OUT<31:0>_cy<10> (Msub_GND_4_o_GND_4_o_sub_1_OUT<31:0>_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_4_o_GND_4_o_sub_1_OUT<31:0>_cy<11> (Msub_GND_4_o_GND_4_o_sub_1_OUT<31:0>_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_4_o_GND_4_o_sub_1_OUT<31:0>_cy<12> (Msub_GND_4_o_GND_4_o_sub_1_OUT<31:0>_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_4_o_GND_4_o_sub_1_OUT<31:0>_cy<13> (Msub_GND_4_o_GND_4_o_sub_1_OUT<31:0>_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_4_o_GND_4_o_sub_1_OUT<31:0>_cy<14> (Msub_GND_4_o_GND_4_o_sub_1_OUT<31:0>_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_4_o_GND_4_o_sub_1_OUT<31:0>_cy<15> (Msub_GND_4_o_GND_4_o_sub_1_OUT<31:0>_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_4_o_GND_4_o_sub_1_OUT<31:0>_cy<16> (Msub_GND_4_o_GND_4_o_sub_1_OUT<31:0>_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_4_o_GND_4_o_sub_1_OUT<31:0>_cy<17> (Msub_GND_4_o_GND_4_o_sub_1_OUT<31:0>_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_4_o_GND_4_o_sub_1_OUT<31:0>_cy<18> (Msub_GND_4_o_GND_4_o_sub_1_OUT<31:0>_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_4_o_GND_4_o_sub_1_OUT<31:0>_cy<19> (Msub_GND_4_o_GND_4_o_sub_1_OUT<31:0>_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_4_o_GND_4_o_sub_1_OUT<31:0>_cy<20> (Msub_GND_4_o_GND_4_o_sub_1_OUT<31:0>_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_4_o_GND_4_o_sub_1_OUT<31:0>_cy<21> (Msub_GND_4_o_GND_4_o_sub_1_OUT<31:0>_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_4_o_GND_4_o_sub_1_OUT<31:0>_cy<22> (Msub_GND_4_o_GND_4_o_sub_1_OUT<31:0>_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_4_o_GND_4_o_sub_1_OUT<31:0>_cy<23> (Msub_GND_4_o_GND_4_o_sub_1_OUT<31:0>_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_4_o_GND_4_o_sub_1_OUT<31:0>_cy<24> (Msub_GND_4_o_GND_4_o_sub_1_OUT<31:0>_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_4_o_GND_4_o_sub_1_OUT<31:0>_cy<25> (Msub_GND_4_o_GND_4_o_sub_1_OUT<31:0>_cy<25>)
     XORCY:CI->O          21   0.180   1.478  Msub_GND_4_o_GND_4_o_sub_1_OUT<31:0>_xor<26> (GND_4_o_PWR_4_o_div_1/Madd_GND_5_o_b[9]_add_19_OUT_Madd_Madd_cy<26>)
     LUT6:I0->O            8   0.203   0.803  n0021<22>1 (n0021<22>1)
     LUT2:I1->O           10   0.205   0.857  n0021<22>_mand11 (n0021<22>_mand1)
     LUT6:I5->O            2   0.205   0.617  n0021<21>11_1 (n0021<21>11)
     LUT6:I5->O           15   0.205   0.982  GND_4_o_PWR_4_o_div_1/Mmux_a[0]_a[31]_MUX_846_o1181 (GND_4_o_PWR_4_o_div_1/Madd_a[31]_GND_5_o_add_25_OUT_Madd_lut<26>)
     LUT6:I5->O            8   0.205   0.803  n0021<20>11_1 (n0021<20>11)
     LUT6:I5->O           14   0.205   0.958  GND_4_o_PWR_4_o_div_1/Mmux_a[0]_a[31]_MUX_878_o1171 (GND_4_o_PWR_4_o_div_1/Madd_a[31]_GND_5_o_add_27_OUT_Madd_lut<25>)
     LUT5:I4->O           10   0.205   0.857  GND_4_o_PWR_4_o_div_1/Madd_a[31]_GND_5_o_add_27_OUT_Madd_cy<28>11 (GND_4_o_PWR_4_o_div_1/Madd_a[31]_GND_5_o_add_27_OUT_Madd_cy<28>)
     LUT6:I5->O           11   0.205   1.111  GND_4_o_PWR_4_o_div_1/Mmux_a[0]_a[31]_MUX_910_o1241 (GND_4_o_PWR_4_o_div_1/Mmux_a[0]_a[31]_MUX_910_o1241)
     LUT6:I3->O           18   0.205   1.050  n0021<18>1 (n0021<18>)
     LUT6:I5->O           19   0.205   1.072  GND_4_o_PWR_4_o_div_1/Mmux_a[0]_a[31]_MUX_942_o1162 (GND_4_o_PWR_4_o_div_1/a[24]_a[31]_MUX_918_o)
     LUT3:I2->O            4   0.205   0.684  n0021<17>14_SW13 (N1608)
     LUT6:I5->O           16   0.205   1.005  GND_4_o_PWR_4_o_div_1/Mmux_a[0]_a[31]_MUX_974_o1121 (GND_4_o_PWR_4_o_div_1/a[20]_a[31]_MUX_954_o)
     LUT5:I4->O           12   0.205   0.909  n0021<16>22_SW2 (N1431)
     LUT6:I5->O           11   0.205   1.111  GND_4_o_PWR_4_o_div_1/Mmux_a[0]_a[31]_MUX_1006_o1211 (GND_4_o_PWR_4_o_div_1/a[29]_a[31]_MUX_977_o)
     LUT5:I2->O           18   0.205   1.050  n0021<15>21 (n0021<15>2)
     LUT6:I5->O            1   0.205   0.000  GND_4_o_PWR_4_o_div_1/Mmux_a[0]_a[31]_MUX_1038_o11411 (GND_4_o_PWR_4_o_div_1/Mmux_a[0]_a[31]_MUX_1038_o1141)
     XORCY:LI->O          19   0.136   1.072  GND_4_o_PWR_4_o_div_1/Madd_a[31]_GND_5_o_add_37_OUT_Madd_xor<22> (GND_4_o_PWR_4_o_div_1/a[31]_GND_5_o_add_37_OUT<22>)
     LUT6:I5->O           10   0.205   0.857  n0021<14>23_SW7 (N1716)
     LUT6:I5->O            1   0.205   0.000  GND_4_o_PWR_4_o_div_1/Mmux_a[0]_a[31]_MUX_1070_o11411 (GND_4_o_PWR_4_o_div_1/Mmux_a[0]_a[31]_MUX_1070_o1141)
     MUXCY:S->O            1   0.172   0.000  GND_4_o_PWR_4_o_div_1/Madd_a[31]_GND_5_o_add_39_OUT_Madd_cy<22> (GND_4_o_PWR_4_o_div_1/Madd_a[31]_GND_5_o_add_39_OUT_Madd_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_1/Madd_a[31]_GND_5_o_add_39_OUT_Madd_cy<23> (GND_4_o_PWR_4_o_div_1/Madd_a[31]_GND_5_o_add_39_OUT_Madd_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_1/Madd_a[31]_GND_5_o_add_39_OUT_Madd_cy<24> (GND_4_o_PWR_4_o_div_1/Madd_a[31]_GND_5_o_add_39_OUT_Madd_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_1/Madd_a[31]_GND_5_o_add_39_OUT_Madd_cy<25> (GND_4_o_PWR_4_o_div_1/Madd_a[31]_GND_5_o_add_39_OUT_Madd_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_1/Madd_a[31]_GND_5_o_add_39_OUT_Madd_cy<26> (GND_4_o_PWR_4_o_div_1/Madd_a[31]_GND_5_o_add_39_OUT_Madd_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_1/Madd_a[31]_GND_5_o_add_39_OUT_Madd_cy<27> (GND_4_o_PWR_4_o_div_1/Madd_a[31]_GND_5_o_add_39_OUT_Madd_cy<27>)
     XORCY:CI->O          12   0.180   1.253  GND_4_o_PWR_4_o_div_1/Madd_a[31]_GND_5_o_add_39_OUT_Madd_xor<28> (GND_4_o_PWR_4_o_div_1/a[31]_GND_5_o_add_39_OUT<28>)
     LUT6:I1->O           13   0.203   0.933  GND_4_o_PWR_4_o_div_1/Mmux_a[0]_a[31]_MUX_1134_o181_SW1_SW5 (N1973)
     LUT6:I5->O            5   0.205   0.819  GND_4_o_PWR_4_o_div_1/Mmux_a[0]_a[31]_MUX_1134_o1121_SW0 (N350)
     LUT6:I4->O           17   0.203   1.028  GND_4_o_PWR_4_o_div_1/Mmux_a[0]_a[31]_MUX_1134_o1121 (GND_4_o_PWR_4_o_div_1/a[20]_a[31]_MUX_1114_o)
     LUT5:I4->O           21   0.205   1.114  n0021<11>21 (n0021<11>2)
     LUT6:I5->O            3   0.205   0.650  n0021<11>25_1 (n0021<11>25)
     MUXF7:S->O           12   0.148   0.909  n0021<10>31 (n0021<10>3)
     LUT4:I3->O           14   0.205   0.958  GND_4_o_PWR_4_o_div_1/Mmux_a[0]_a[31]_MUX_1198_o1181_SW0 (N1540)
     LUT6:I5->O            4   0.205   1.028  GND_4_o_PWR_4_o_div_1/Mmux_a[0]_a[31]_MUX_1198_o1191 (GND_4_o_PWR_4_o_div_1/a[27]_a[31]_MUX_1171_o)
     LUT6:I1->O            9   0.203   0.830  n0021<9>31_2 (n0021<9>312)
     LUT6:I5->O            6   0.205   1.089  GND_4_o_PWR_4_o_div_1/Mmux_a[0]_a[31]_MUX_1230_o161 (GND_4_o_PWR_4_o_div_1/a[15]_a[31]_MUX_1215_o)
     LUT5:I0->O            1   0.203   0.000  GND_4_o_PWR_4_o_div_1/Mcompar_o<8>_lut<0> (GND_4_o_PWR_4_o_div_1/Mcompar_o<8>_lut<0>)
     MUXCY:S->O            1   0.172   0.000  GND_4_o_PWR_4_o_div_1/Mcompar_o<8>_cy<0> (GND_4_o_PWR_4_o_div_1/Mcompar_o<8>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_1/Mcompar_o<8>_cy<1> (GND_4_o_PWR_4_o_div_1/Mcompar_o<8>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_1/Mcompar_o<8>_cy<2> (GND_4_o_PWR_4_o_div_1/Mcompar_o<8>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_1/Mcompar_o<8>_cy<3> (GND_4_o_PWR_4_o_div_1/Mcompar_o<8>_cy<3>)
     MUXCY:CI->O          85   0.213   1.779  GND_4_o_PWR_4_o_div_1/Mcompar_o<8>_cy<4> (n0021<8>)
     LUT5:I4->O            4   0.205   1.028  GND_4_o_PWR_4_o_div_1/Mmux_a[0]_a[31]_MUX_1262_o151 (GND_4_o_PWR_4_o_div_1/a[14]_a[31]_MUX_1248_o)
     LUT5:I0->O            1   0.203   0.000  GND_4_o_PWR_4_o_div_1/Mcompar_o<7>_lut<0> (GND_4_o_PWR_4_o_div_1/Mcompar_o<7>_lut<0>)
     MUXCY:S->O            1   0.172   0.000  GND_4_o_PWR_4_o_div_1/Mcompar_o<7>_cy<0> (GND_4_o_PWR_4_o_div_1/Mcompar_o<7>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_1/Mcompar_o<7>_cy<1> (GND_4_o_PWR_4_o_div_1/Mcompar_o<7>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_1/Mcompar_o<7>_cy<2> (GND_4_o_PWR_4_o_div_1/Mcompar_o<7>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_1/Mcompar_o<7>_cy<3> (GND_4_o_PWR_4_o_div_1/Mcompar_o<7>_cy<3>)
     MUXCY:CI->O          70   0.213   1.680  GND_4_o_PWR_4_o_div_1/Mcompar_o<7>_cy<4> (n0021<7>)
     LUT5:I4->O            5   0.205   1.059  GND_4_o_PWR_4_o_div_1/Mmux_a[0]_a[31]_MUX_1294_o171 (GND_4_o_PWR_4_o_div_1/a[16]_a[31]_MUX_1278_o)
     LUT5:I0->O            1   0.203   0.000  GND_4_o_PWR_4_o_div_1/Mcompar_o<6>_lut<1> (GND_4_o_PWR_4_o_div_1/Mcompar_o<6>_lut<1>)
     MUXCY:S->O            1   0.172   0.000  GND_4_o_PWR_4_o_div_1/Mcompar_o<6>_cy<1> (GND_4_o_PWR_4_o_div_1/Mcompar_o<6>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_1/Mcompar_o<6>_cy<2> (GND_4_o_PWR_4_o_div_1/Mcompar_o<6>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_1/Mcompar_o<6>_cy<3> (GND_4_o_PWR_4_o_div_1/Mcompar_o<6>_cy<3>)
     MUXCY:CI->O          89   0.213   1.805  GND_4_o_PWR_4_o_div_1/Mcompar_o<6>_cy<4> (n0021<6>)
     LUT3:I2->O            4   0.205   1.028  GND_4_o_PWR_4_o_div_1/Mmux_a[0]_a[31]_MUX_1326_o131 (GND_4_o_PWR_4_o_div_1/a[12]_a[31]_MUX_1314_o)
     LUT5:I0->O            1   0.203   0.000  GND_4_o_PWR_4_o_div_1/Mcompar_o<5>_lut<0> (GND_4_o_PWR_4_o_div_1/Mcompar_o<5>_lut<0>)
     MUXCY:S->O            1   0.172   0.000  GND_4_o_PWR_4_o_div_1/Mcompar_o<5>_cy<0> (GND_4_o_PWR_4_o_div_1/Mcompar_o<5>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_1/Mcompar_o<5>_cy<1> (GND_4_o_PWR_4_o_div_1/Mcompar_o<5>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_1/Mcompar_o<5>_cy<2> (GND_4_o_PWR_4_o_div_1/Mcompar_o<5>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_1/Mcompar_o<5>_cy<3> (GND_4_o_PWR_4_o_div_1/Mcompar_o<5>_cy<3>)
     MUXCY:CI->O          79   0.213   1.739  GND_4_o_PWR_4_o_div_1/Mcompar_o<5>_cy<4> (n0021<5>)
     LUT3:I2->O            4   0.205   1.028  GND_4_o_PWR_4_o_div_1/Mmux_a[0]_a[31]_MUX_1358_o121 (GND_4_o_PWR_4_o_div_1/a[11]_a[31]_MUX_1347_o)
     LUT5:I0->O            1   0.203   0.000  GND_4_o_PWR_4_o_div_1/Mcompar_o<4>_lut<0> (GND_4_o_PWR_4_o_div_1/Mcompar_o<4>_lut<0>)
     MUXCY:S->O            1   0.172   0.000  GND_4_o_PWR_4_o_div_1/Mcompar_o<4>_cy<0> (GND_4_o_PWR_4_o_div_1/Mcompar_o<4>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_1/Mcompar_o<4>_cy<1> (GND_4_o_PWR_4_o_div_1/Mcompar_o<4>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_1/Mcompar_o<4>_cy<2> (GND_4_o_PWR_4_o_div_1/Mcompar_o<4>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_1/Mcompar_o<4>_cy<3> (GND_4_o_PWR_4_o_div_1/Mcompar_o<4>_cy<3>)
     MUXCY:CI->O          97   0.213   1.858  GND_4_o_PWR_4_o_div_1/Mcompar_o<4>_cy<4> (n0021<4>)
     LUT5:I4->O            5   0.205   1.059  GND_4_o_PWR_4_o_div_1/Mmux_a[0]_a[31]_MUX_1390_o111 (GND_4_o_PWR_4_o_div_1/a[10]_a[31]_MUX_1380_o)
     LUT5:I0->O            1   0.203   0.000  GND_4_o_PWR_4_o_div_1/Mcompar_o<3>_lut<0> (GND_4_o_PWR_4_o_div_1/Mcompar_o<3>_lut<0>)
     MUXCY:S->O            1   0.172   0.000  GND_4_o_PWR_4_o_div_1/Mcompar_o<3>_cy<0> (GND_4_o_PWR_4_o_div_1/Mcompar_o<3>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_1/Mcompar_o<3>_cy<1> (GND_4_o_PWR_4_o_div_1/Mcompar_o<3>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_1/Mcompar_o<3>_cy<2> (GND_4_o_PWR_4_o_div_1/Mcompar_o<3>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_1/Mcompar_o<3>_cy<3> (GND_4_o_PWR_4_o_div_1/Mcompar_o<3>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_1/Mcompar_o<3>_cy<4> (GND_4_o_PWR_4_o_div_1/Mcompar_o<3>_cy<4>)
     MUXCY:CI->O         103   0.213   1.886  GND_4_o_PWR_4_o_div_1/Mcompar_o<3>_cy<5> (n0021<3>)
     LUT3:I2->O            3   0.205   0.995  GND_4_o_PWR_4_o_div_1/Mmux_n2609321 (GND_4_o_PWR_4_o_div_1/n2609<9>)
     LUT5:I0->O            1   0.203   0.000  GND_4_o_PWR_4_o_div_1/Mcompar_o<2>_lut<0> (GND_4_o_PWR_4_o_div_1/Mcompar_o<2>_lut<0>)
     MUXCY:S->O            1   0.172   0.000  GND_4_o_PWR_4_o_div_1/Mcompar_o<2>_cy<0> (GND_4_o_PWR_4_o_div_1/Mcompar_o<2>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_1/Mcompar_o<2>_cy<1> (GND_4_o_PWR_4_o_div_1/Mcompar_o<2>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_1/Mcompar_o<2>_cy<2> (GND_4_o_PWR_4_o_div_1/Mcompar_o<2>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_1/Mcompar_o<2>_cy<3> (GND_4_o_PWR_4_o_div_1/Mcompar_o<2>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_1/Mcompar_o<2>_cy<4> (GND_4_o_PWR_4_o_div_1/Mcompar_o<2>_cy<4>)
     MUXCY:CI->O          82   0.213   1.759  GND_4_o_PWR_4_o_div_1/Mcompar_o<2>_cy<5> (n0021<2>)
     LUT5:I4->O            2   0.205   0.961  GND_4_o_PWR_4_o_div_1/Mmux_n2613311 (GND_4_o_PWR_4_o_div_1/n2613<8>)
     LUT5:I0->O            1   0.203   0.000  GND_4_o_PWR_4_o_div_1/Mcompar_o<1>_lut<0> (GND_4_o_PWR_4_o_div_1/Mcompar_o<1>_lut<0>)
     MUXCY:S->O            1   0.172   0.000  GND_4_o_PWR_4_o_div_1/Mcompar_o<1>_cy<0> (GND_4_o_PWR_4_o_div_1/Mcompar_o<1>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_1/Mcompar_o<1>_cy<1> (GND_4_o_PWR_4_o_div_1/Mcompar_o<1>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_1/Mcompar_o<1>_cy<2> (GND_4_o_PWR_4_o_div_1/Mcompar_o<1>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_1/Mcompar_o<1>_cy<3> (GND_4_o_PWR_4_o_div_1/Mcompar_o<1>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_1/Mcompar_o<1>_cy<4> (GND_4_o_PWR_4_o_div_1/Mcompar_o<1>_cy<4>)
     MUXCY:CI->O          29   0.213   1.250  GND_4_o_PWR_4_o_div_1/Mcompar_o<1>_cy<5> (n0021<1>)
     LUT5:I4->O            2   0.205   0.961  GND_4_o_PWR_4_o_div_1/Mmux_n2484301 (GND_4_o_PWR_4_o_div_1/n2484<7>)
     LUT5:I0->O            1   0.203   0.000  GND_4_o_PWR_4_o_div_1/Mcompar_o<0>_lut<0> (GND_4_o_PWR_4_o_div_1/Mcompar_o<0>_lut<0>)
     MUXCY:S->O            1   0.172   0.000  GND_4_o_PWR_4_o_div_1/Mcompar_o<0>_cy<0> (GND_4_o_PWR_4_o_div_1/Mcompar_o<0>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_1/Mcompar_o<0>_cy<1> (GND_4_o_PWR_4_o_div_1/Mcompar_o<0>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_1/Mcompar_o<0>_cy<2> (GND_4_o_PWR_4_o_div_1/Mcompar_o<0>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_1/Mcompar_o<0>_cy<3> (GND_4_o_PWR_4_o_div_1/Mcompar_o<0>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_1/Mcompar_o<0>_cy<4> (GND_4_o_PWR_4_o_div_1/Mcompar_o<0>_cy<4>)
     MUXCY:CI->O           1   0.213   0.580  GND_4_o_PWR_4_o_div_1/Mcompar_o<0>_cy<5> (n0021<0>)
     LUT2:I1->O            1   0.205   0.000  Madd_n0024_lut<0> (Madd_n0024_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Madd_n0024_cy<0> (Madd_n0024_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0024_cy<1> (Madd_n0024_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0024_cy<2> (Madd_n0024_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0024_cy<3> (Madd_n0024_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0024_cy<4> (Madd_n0024_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0024_cy<5> (Madd_n0024_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0024_cy<6> (Madd_n0024_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0024_cy<7> (Madd_n0024_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0024_cy<8> (Madd_n0024_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0024_cy<9> (Madd_n0024_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0024_cy<10> (Madd_n0024_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0024_cy<11> (Madd_n0024_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0024_cy<12> (Madd_n0024_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0024_cy<13> (Madd_n0024_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0024_cy<14> (Madd_n0024_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0024_cy<15> (Madd_n0024_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0024_cy<16> (Madd_n0024_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0024_cy<17> (Madd_n0024_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0024_cy<18> (Madd_n0024_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0024_cy<19> (Madd_n0024_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0024_cy<20> (Madd_n0024_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0024_cy<21> (Madd_n0024_cy<21>)
     MUXCY:CI->O           1   0.213   0.580  Madd_n0024_cy<22> (Madd_n0024_cy<22>)
     LUT2:I1->O            1   0.205   0.000  Maccum_x_i_lut<23> (Maccum_x_i_lut<23>)
     MUXCY:S->O            1   0.172   0.000  Maccum_x_i_cy<23> (Maccum_x_i_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_x_i_cy<24> (Maccum_x_i_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_x_i_cy<25> (Maccum_x_i_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_x_i_cy<26> (Maccum_x_i_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_x_i_cy<27> (Maccum_x_i_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_x_i_cy<28> (Maccum_x_i_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_x_i_cy<29> (Maccum_x_i_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Maccum_x_i_cy<30> (Maccum_x_i_cy<30>)
     XORCY:CI->O           1   0.180   0.000  Maccum_x_i_xor<31> (Result<31>)
     FDC:D                     0.102          x_i_31
    ----------------------------------------
    Total                     68.532ns (16.963ns logic, 51.569ns route)
                                       (24.8% logic, 75.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 16059186115938318424767943019778277376 / 64
-------------------------------------------------------------------------
Offset:              105.024ns (Levels of Logic = 171)
  Source:            u<3> (PAD)
  Destination:       x_i_31 (FF)
  Destination Clock: clk rising

  Data Path: u<3> to x_i_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.580  u_3_IBUF (u_3_IBUF)
     LUT1:I0->O            1   0.205   0.000  Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<3>_rt (Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<3>_rt)
     MUXCY:S->O            1   0.172   0.000  Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<3> (Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<4> (Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<5> (Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<6> (Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<7> (Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<8> (Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<9> (Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<10> (Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<11> (Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<12> (Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<13> (Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<14> (Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<15> (Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<16> (Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<17> (Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<18> (Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<19> (Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<20> (Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<21> (Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<22> (Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<23> (Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<24> (Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<25> (Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<26> (Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<27> (Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<28> (Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<29> (Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_cy<29>)
     XORCY:CI->O           4   0.180   1.048  Msub_GND_4_o_GND_4_o_sub_3_OUT<31:0>_xor<30> (GND_4_o_PWR_4_o_div_3/Madd_GND_5_o_b[9]_add_11_OUT_Madd_Madd_cy<30>)
     LUT6:I0->O           10   0.203   1.085  n0022<22>1 (n0022<22>1)
     LUT6:I3->O            3   0.205   1.015  GND_4_o_PWR_4_o_div_3/Mmux_a[0]_a[31]_MUX_814_o1201 (GND_4_o_PWR_4_o_div_3/Madd_a[31]_GND_5_o_add_23_OUT_Madd_lut<28>)
     LUT6:I0->O            5   0.203   1.059  GND_4_o_PWR_4_o_div_3/Mmux_a[0]_a[31]_MUX_846_o12121 (GND_4_o_PWR_4_o_div_3/Mmux_a[0]_a[31]_MUX_846_o1212)
     LUT6:I1->O           13   0.203   1.297  n0022<21>11 (n0022<21>)
     LUT6:I0->O            2   0.203   0.845  GND_4_o_PWR_4_o_div_3/Mmux_a[0]_a[31]_MUX_878_o1202_SW0 (N100)
     LUT4:I1->O            6   0.205   0.849  GND_4_o_PWR_4_o_div_3/Mmux_a[0]_a[31]_MUX_878_o1202 (GND_4_o_PWR_4_o_div_3/Mmux_a[0]_a[31]_MUX_878_o1202)
     LUT5:I3->O           11   0.203   1.111  n0022<20>11 (n0022<20>)
     LUT6:I3->O            9   0.205   1.077  GND_4_o_PWR_4_o_div_3/Mmux_a[0]_a[31]_MUX_878_o1171 (GND_4_o_PWR_4_o_div_3/Madd_a[31]_GND_5_o_add_27_OUT_Madd_lut<25>)
     LUT4:I0->O            5   0.203   1.079  n0022<19>11 (n0022<19>11)
     LUT6:I0->O           15   0.203   1.210  n0022<19>1 (n0022<19>)
     LUT6:I3->O           10   0.205   1.104  GND_4_o_PWR_4_o_div_3/Mmux_a[0]_a[31]_MUX_910_o1161 (GND_4_o_PWR_4_o_div_3/Madd_a[31]_GND_5_o_add_29_OUT_Madd_lut<24>)
     LUT4:I0->O           10   0.203   1.221  n0022<18>11 (n0022<18>11)
     LUT6:I0->O           21   0.203   1.114  n0022<18>1 (n0022<18>)
     LUT6:I5->O            9   0.205   1.058  GND_4_o_PWR_4_o_div_3/Mmux_a[0]_a[31]_MUX_942_o11611 (GND_4_o_PWR_4_o_div_3/Mmux_a[0]_a[31]_MUX_942_o1161)
     LUT6:I3->O            3   0.205   1.015  GND_4_o_PWR_4_o_div_3/Mmux_a[0]_a[31]_MUX_942_o118 (GND_4_o_PWR_4_o_div_3/a[26]_a[31]_MUX_916_o)
     LUT6:I0->O            1   0.203   0.944  n0022<17>14_SW1 (N2871)
     LUT6:I0->O           26   0.203   1.571  n0022<17>14 (n0022<17>)
     LUT6:I0->O            3   0.203   0.898  GND_4_o_PWR_4_o_div_3/Mmux_a[0]_a[31]_MUX_974_o1171 (GND_4_o_PWR_4_o_div_3/a[25]_a[31]_MUX_949_o)
     LUT5:I1->O           27   0.203   1.565  n0022<16>22 (n0022<16>21)
     LUT6:I1->O            5   0.203   1.059  GND_4_o_PWR_4_o_div_3/Mmux_a[0]_a[31]_MUX_1006_o1151 (GND_4_o_PWR_4_o_div_3/a[23]_a[31]_MUX_983_o)
     LUT5:I0->O            1   0.203   0.944  n0022<15>22 (n0022<15>21)
     LUT6:I0->O           56   0.203   1.816  n0022<15>23 (n0022<15>)
     LUT3:I0->O            1   0.205   0.924  GND_4_o_PWR_4_o_div_3/Mmux_a[0]_a[31]_MUX_1038_o1141 (GND_4_o_PWR_4_o_div_3/a[22]_a[31]_MUX_1016_o)
     LUT5:I0->O            2   0.203   0.981  n0022<14>22 (n0022<14>21)
     LUT6:I0->O            1   0.203   0.000  n0022<14>23_G (N2876)
     MUXF7:I1->O          39   0.140   1.736  n0022<14>23 (n0022<14>)
     LUT5:I0->O            5   0.203   1.059  GND_4_o_PWR_4_o_div_3/Mmux_a[0]_a[31]_MUX_1070_o1181 (GND_4_o_PWR_4_o_div_3/a[26]_a[31]_MUX_1044_o)
     LUT5:I0->O            1   0.203   0.580  n0022<13>24 (n0022<13>23)
     LUT5:I4->O            1   0.205   0.580  n0022<13>25_SW0 (N2865)
     LUT6:I5->O           57   0.205   1.938  n0022<13>25 (n0022<13>)
     LUT5:I0->O            5   0.203   0.962  GND_4_o_PWR_4_o_div_3/Mmux_a[0]_a[31]_MUX_1102_o1131 (GND_4_o_PWR_4_o_div_3/a[21]_a[31]_MUX_1081_o)
     LUT5:I1->O            1   0.203   0.924  n0022<12>21 (n0022<12>2)
     LUT5:I0->O           45   0.203   1.821  n0022<12>24 (n0022<12>)
     LUT5:I0->O            5   0.203   1.059  GND_4_o_PWR_4_o_div_3/Mmux_a[0]_a[31]_MUX_1134_o1161 (GND_4_o_PWR_4_o_div_3/a[24]_a[31]_MUX_1110_o)
     LUT5:I0->O            1   0.203   0.580  n0022<11>24 (n0022<11>23)
     LUT5:I4->O            1   0.205   0.684  n0022<11>25_SW0 (N2867)
     LUT6:I4->O           59   0.203   1.951  n0022<11>25 (n0022<11>)
     LUT5:I0->O            5   0.203   0.962  GND_4_o_PWR_4_o_div_3/Mmux_a[0]_a[31]_MUX_1166_o1101 (GND_4_o_PWR_4_o_div_3/a[19]_a[31]_MUX_1147_o)
     LUT5:I1->O            3   0.203   0.995  n0022<10>33 (n0022<10>32)
     LUT5:I0->O           45   0.203   1.821  n0022<10>34 (n0022<10>)
     LUT5:I0->O            5   0.203   1.079  GND_4_o_PWR_4_o_div_3/Mmux_a[0]_a[31]_MUX_1198_o1231 (GND_4_o_PWR_4_o_div_3/a[30]_a[31]_MUX_1168_o)
     LUT6:I0->O            1   0.203   0.580  n0022<9>31 (n0022<9>3)
     LUT6:I5->O            1   0.205   0.684  n0022<9>35_SW0 (N2869)
     LUT6:I4->O           76   0.203   2.063  n0022<9>35 (n0022<9>)
     LUT5:I0->O            6   0.203   1.089  GND_4_o_PWR_4_o_div_3/Mmux_a[0]_a[31]_MUX_1230_o161 (GND_4_o_PWR_4_o_div_3/a[15]_a[31]_MUX_1215_o)
     LUT5:I0->O            1   0.203   0.000  GND_4_o_PWR_4_o_div_3/Mcompar_o<8>_lut<0> (GND_4_o_PWR_4_o_div_3/Mcompar_o<8>_lut<0>)
     MUXCY:S->O            1   0.172   0.000  GND_4_o_PWR_4_o_div_3/Mcompar_o<8>_cy<0> (GND_4_o_PWR_4_o_div_3/Mcompar_o<8>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_3/Mcompar_o<8>_cy<1> (GND_4_o_PWR_4_o_div_3/Mcompar_o<8>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_3/Mcompar_o<8>_cy<2> (GND_4_o_PWR_4_o_div_3/Mcompar_o<8>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_3/Mcompar_o<8>_cy<3> (GND_4_o_PWR_4_o_div_3/Mcompar_o<8>_cy<3>)
     MUXCY:CI->O          49   0.213   1.878  GND_4_o_PWR_4_o_div_3/Mcompar_o<8>_cy<4> (n0022<8>)
     LUT5:I0->O            6   0.203   1.089  GND_4_o_PWR_4_o_div_3/Mmux_a[0]_a[31]_MUX_1262_o151 (GND_4_o_PWR_4_o_div_3/a[14]_a[31]_MUX_1248_o)
     LUT5:I0->O            1   0.203   0.000  GND_4_o_PWR_4_o_div_3/Mcompar_o<7>_lut<0> (GND_4_o_PWR_4_o_div_3/Mcompar_o<7>_lut<0>)
     MUXCY:S->O            1   0.172   0.000  GND_4_o_PWR_4_o_div_3/Mcompar_o<7>_cy<0> (GND_4_o_PWR_4_o_div_3/Mcompar_o<7>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_3/Mcompar_o<7>_cy<1> (GND_4_o_PWR_4_o_div_3/Mcompar_o<7>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_3/Mcompar_o<7>_cy<2> (GND_4_o_PWR_4_o_div_3/Mcompar_o<7>_cy<2>)
     MUXCY:CI->O          40   0.213   1.406  GND_4_o_PWR_4_o_div_3/Mcompar_o<7>_cy<3> (GND_4_o_PWR_4_o_div_3/Mcompar_o<7>_cy<3>)
     LUT3:I2->O           12   0.205   1.253  GND_4_o_PWR_4_o_div_3/Mcompar_o<7>_cy<4> (n0022<7>)
     LUT5:I0->O            6   0.203   1.089  GND_4_o_PWR_4_o_div_3/Mmux_a[0]_a[31]_MUX_1294_o141 (GND_4_o_PWR_4_o_div_3/a[13]_a[31]_MUX_1281_o)
     LUT5:I0->O            1   0.203   0.000  GND_4_o_PWR_4_o_div_3/Mcompar_o<6>_lut<0> (GND_4_o_PWR_4_o_div_3/Mcompar_o<6>_lut<0>)
     MUXCY:S->O            1   0.172   0.000  GND_4_o_PWR_4_o_div_3/Mcompar_o<6>_cy<0> (GND_4_o_PWR_4_o_div_3/Mcompar_o<6>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_3/Mcompar_o<6>_cy<1> (GND_4_o_PWR_4_o_div_3/Mcompar_o<6>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_3/Mcompar_o<6>_cy<2> (GND_4_o_PWR_4_o_div_3/Mcompar_o<6>_cy<2>)
     MUXCY:CI->O          42   0.213   1.434  GND_4_o_PWR_4_o_div_3/Mcompar_o<6>_cy<3> (GND_4_o_PWR_4_o_div_3/Mcompar_o<6>_cy<3>)
     LUT4:I3->O           40   0.205   1.750  GND_4_o_PWR_4_o_div_3/Mcompar_o<6>_cy<4> (n0022<6>)
     LUT5:I0->O            6   0.203   1.089  GND_4_o_PWR_4_o_div_3/Mmux_a[0]_a[31]_MUX_1326_o131 (GND_4_o_PWR_4_o_div_3/a[12]_a[31]_MUX_1314_o)
     LUT5:I0->O            1   0.203   0.000  GND_4_o_PWR_4_o_div_3/Mcompar_o<5>_lut<0> (GND_4_o_PWR_4_o_div_3/Mcompar_o<5>_lut<0>)
     MUXCY:S->O            1   0.172   0.000  GND_4_o_PWR_4_o_div_3/Mcompar_o<5>_cy<0> (GND_4_o_PWR_4_o_div_3/Mcompar_o<5>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_3/Mcompar_o<5>_cy<1> (GND_4_o_PWR_4_o_div_3/Mcompar_o<5>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_3/Mcompar_o<5>_cy<2> (GND_4_o_PWR_4_o_div_3/Mcompar_o<5>_cy<2>)
     MUXCY:CI->O           2   0.213   0.617  GND_4_o_PWR_4_o_div_3/Mcompar_o<5>_cy<3> (GND_4_o_PWR_4_o_div_3/Mcompar_o<5>_cy<3>)
     LUT5:I4->O           64   0.205   1.984  GND_4_o_PWR_4_o_div_3/Mcompar_o<5>_cy<4> (n0022<5>)
     LUT5:I0->O            6   0.203   1.089  GND_4_o_PWR_4_o_div_3/Mmux_a[0]_a[31]_MUX_1358_o121 (GND_4_o_PWR_4_o_div_3/a[11]_a[31]_MUX_1347_o)
     LUT5:I0->O            1   0.203   0.000  GND_4_o_PWR_4_o_div_3/Mcompar_o<4>_lut<0> (GND_4_o_PWR_4_o_div_3/Mcompar_o<4>_lut<0>)
     MUXCY:S->O            1   0.172   0.000  GND_4_o_PWR_4_o_div_3/Mcompar_o<4>_cy<0> (GND_4_o_PWR_4_o_div_3/Mcompar_o<4>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_3/Mcompar_o<4>_cy<1> (GND_4_o_PWR_4_o_div_3/Mcompar_o<4>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_3/Mcompar_o<4>_cy<2> (GND_4_o_PWR_4_o_div_3/Mcompar_o<4>_cy<2>)
     MUXCY:CI->O           1   0.213   0.580  GND_4_o_PWR_4_o_div_3/Mcompar_o<4>_cy<3> (GND_4_o_PWR_4_o_div_3/Mcompar_o<4>_cy<3>)
     LUT6:I5->O           93   0.205   2.176  GND_4_o_PWR_4_o_div_3/Mcompar_o<4>_cy<4> (n0022<4>)
     LUT5:I0->O            6   0.203   1.089  GND_4_o_PWR_4_o_div_3/Mmux_a[0]_a[31]_MUX_1390_o111 (GND_4_o_PWR_4_o_div_3/a[10]_a[31]_MUX_1380_o)
     LUT5:I0->O            1   0.203   0.000  GND_4_o_PWR_4_o_div_3/Mcompar_o<3>_lut<0> (GND_4_o_PWR_4_o_div_3/Mcompar_o<3>_lut<0>)
     MUXCY:S->O            1   0.172   0.000  GND_4_o_PWR_4_o_div_3/Mcompar_o<3>_cy<0> (GND_4_o_PWR_4_o_div_3/Mcompar_o<3>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_3/Mcompar_o<3>_cy<1> (GND_4_o_PWR_4_o_div_3/Mcompar_o<3>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_3/Mcompar_o<3>_cy<2> (GND_4_o_PWR_4_o_div_3/Mcompar_o<3>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_3/Mcompar_o<3>_cy<3> (GND_4_o_PWR_4_o_div_3/Mcompar_o<3>_cy<3>)
     MUXCY:CI->O           1   0.213   0.580  GND_4_o_PWR_4_o_div_3/Mcompar_o<3>_cy<4> (GND_4_o_PWR_4_o_div_3/Mcompar_o<3>_cy<4>)
     LUT6:I5->O           63   0.205   1.978  GND_4_o_PWR_4_o_div_3/Mcompar_o<3>_cy<5> (n0022<3>)
     LUT5:I0->O            5   0.203   1.059  GND_4_o_PWR_4_o_div_3/Mmux_n260971 (GND_4_o_PWR_4_o_div_3/n2609<15>)
     LUT5:I0->O            1   0.203   0.000  GND_4_o_PWR_4_o_div_3/Mcompar_o<2>_lut<2> (GND_4_o_PWR_4_o_div_3/Mcompar_o<2>_lut<2>)
     MUXCY:S->O            1   0.172   0.000  GND_4_o_PWR_4_o_div_3/Mcompar_o<2>_cy<2> (GND_4_o_PWR_4_o_div_3/Mcompar_o<2>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_3/Mcompar_o<2>_cy<3> (GND_4_o_PWR_4_o_div_3/Mcompar_o<2>_cy<3>)
     MUXCY:CI->O          46   0.213   1.491  GND_4_o_PWR_4_o_div_3/Mcompar_o<2>_cy<4> (GND_4_o_PWR_4_o_div_3/Mcompar_o<2>_cy<4>)
     LUT3:I2->O           32   0.205   1.636  GND_4_o_PWR_4_o_div_3/Mcompar_o<2>_cy<5> (n0022<2>)
     LUT5:I0->O            3   0.203   0.995  GND_4_o_PWR_4_o_div_3/Mmux_n2613311 (GND_4_o_PWR_4_o_div_3/n2613<8>)
     LUT5:I0->O            1   0.203   0.000  GND_4_o_PWR_4_o_div_3/Mcompar_o<1>_lut<0> (GND_4_o_PWR_4_o_div_3/Mcompar_o<1>_lut<0>)
     MUXCY:S->O            1   0.172   0.000  GND_4_o_PWR_4_o_div_3/Mcompar_o<1>_cy<0> (GND_4_o_PWR_4_o_div_3/Mcompar_o<1>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_3/Mcompar_o<1>_cy<1> (GND_4_o_PWR_4_o_div_3/Mcompar_o<1>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_3/Mcompar_o<1>_cy<2> (GND_4_o_PWR_4_o_div_3/Mcompar_o<1>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_3/Mcompar_o<1>_cy<3> (GND_4_o_PWR_4_o_div_3/Mcompar_o<1>_cy<3>)
     MUXCY:CI->O           8   0.213   0.803  GND_4_o_PWR_4_o_div_3/Mcompar_o<1>_cy<4> (GND_4_o_PWR_4_o_div_3/Mcompar_o<1>_cy<4>)
     LUT4:I3->O           22   0.205   1.478  GND_4_o_PWR_4_o_div_3/Mcompar_o<1>_cy<5> (n0022<1>)
     LUT5:I0->O            2   0.203   0.961  GND_4_o_PWR_4_o_div_3/Mmux_n248451 (GND_4_o_PWR_4_o_div_3/n2484<13>)
     LUT5:I0->O            1   0.203   0.000  GND_4_o_PWR_4_o_div_3/Mcompar_o<0>_lut<2> (GND_4_o_PWR_4_o_div_3/Mcompar_o<0>_lut<2>)
     MUXCY:S->O            1   0.172   0.000  GND_4_o_PWR_4_o_div_3/Mcompar_o<0>_cy<2> (GND_4_o_PWR_4_o_div_3/Mcompar_o<0>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  GND_4_o_PWR_4_o_div_3/Mcompar_o<0>_cy<3> (GND_4_o_PWR_4_o_div_3/Mcompar_o<0>_cy<3>)
     MUXCY:CI->O           1   0.213   0.580  GND_4_o_PWR_4_o_div_3/Mcompar_o<0>_cy<4> (GND_4_o_PWR_4_o_div_3/Mcompar_o<0>_cy<4>)
     LUT5:I4->O            1   0.205   0.684  GND_4_o_PWR_4_o_div_3/Mcompar_o<0>_cy<5> (n0022<0>)
     LUT2:I0->O            1   0.203   0.000  Madd_n0024_lut<0> (Madd_n0024_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Madd_n0024_cy<0> (Madd_n0024_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0024_cy<1> (Madd_n0024_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0024_cy<2> (Madd_n0024_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0024_cy<3> (Madd_n0024_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0024_cy<4> (Madd_n0024_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0024_cy<5> (Madd_n0024_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0024_cy<6> (Madd_n0024_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0024_cy<7> (Madd_n0024_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0024_cy<8> (Madd_n0024_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0024_cy<9> (Madd_n0024_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0024_cy<10> (Madd_n0024_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0024_cy<11> (Madd_n0024_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0024_cy<12> (Madd_n0024_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0024_cy<13> (Madd_n0024_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0024_cy<14> (Madd_n0024_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0024_cy<15> (Madd_n0024_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0024_cy<16> (Madd_n0024_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0024_cy<17> (Madd_n0024_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0024_cy<18> (Madd_n0024_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0024_cy<19> (Madd_n0024_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0024_cy<20> (Madd_n0024_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0024_cy<21> (Madd_n0024_cy<21>)
     MUXCY:CI->O           1   0.213   0.580  Madd_n0024_cy<22> (Madd_n0024_cy<22>)
     LUT2:I1->O            1   0.205   0.000  Maccum_x_i_lut<23> (Maccum_x_i_lut<23>)
     MUXCY:S->O            1   0.172   0.000  Maccum_x_i_cy<23> (Maccum_x_i_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_x_i_cy<24> (Maccum_x_i_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_x_i_cy<25> (Maccum_x_i_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_x_i_cy<26> (Maccum_x_i_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_x_i_cy<27> (Maccum_x_i_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_x_i_cy<28> (Maccum_x_i_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_x_i_cy<29> (Maccum_x_i_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Maccum_x_i_cy<30> (Maccum_x_i_cy<30>)
     XORCY:CI->O           1   0.180   0.000  Maccum_x_i_xor<31> (Result<31>)
     FDC:D                     0.102          x_i_31
    ----------------------------------------
    Total                    105.024ns (22.063ns logic, 82.961ns route)
                                       (21.0% logic, 79.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.668ns (Levels of Logic = 1)
  Source:            x_i_31 (FF)
  Destination:       y<31> (PAD)
  Source Clock:      clk rising

  Data Path: x_i_31 to y<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  x_i_31 (x_i_31)
     OBUF:I->O                 2.571          y_31_OBUF (y<31>)
    ----------------------------------------
    Total                      3.668ns (3.018ns logic, 0.650ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   68.532|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 104.00 secs
Total CPU time to Xst completion: 61.02 secs
 
--> 


Total memory usage is 409100 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

