 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : huffman
Version: T-2022.03
Date   : Wed Feb  8 15:59:36 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: gray_valid (input port clocked by clk)
  Endpoint: clk_gate_CNT_reg_5_0/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  huffman            tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    5.00       5.50 f
  gray_valid (in)                                         0.05       5.55 f
  U1233/Y (CLKINVX1)                                      0.13       5.67 r
  U1298/Y (BUFX12)                                        0.21       5.88 r
  U1300/Y (NAND2X6)                                       0.17       6.05 f
  U1351/Y (INVX20)                                        0.14       6.19 r
  U802/Y (AND3X1)                                         0.32       6.51 r
  U781/Y (INVX3)                                          0.18       6.69 f
  U946/Y (NOR2X4)                                         0.45       7.14 r
  U1077/Y (NAND2XL)                                       0.27       7.41 f
  U1378/Y (OAI22XL)                                       0.51       7.92 r
  clk_gate_CNT_reg_5_0/EN (SNPS_CLOCK_GATE_HIGH_huffman_6)
                                                          0.00       7.92 r
  clk_gate_CNT_reg_5_0/latch/E (TLATNTSCAX2)              0.00       7.92 r
  data arrival time                                                  7.92

  clock clk (rise edge)                                   7.80       7.80
  clock network delay (ideal)                             0.50       8.30
  clock uncertainty                                      -0.10       8.20
  clk_gate_CNT_reg_5_0/latch/CK (TLATNTSCAX2)             0.00       8.20 r
  clock gating setup time                                -0.28       7.92
  data required time                                                 7.92
  --------------------------------------------------------------------------
  data required time                                                 7.92
  data arrival time                                                 -7.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
