ENTITY marquesina IS
    PORT (
	e : in std_logic_vector (2 downto 0) ; 
	clr : in std_logic  ; 
	clk : in std_logic  ; 
	display : inout std_logic_vector (6 downto 0) ; 
	sel : inout std_logic_vector (2 downto 0)
    ) ;
END marquesina ;
