Cadence Genus(TM) Synthesis Solution.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 20.11-s111_1, built Mon Apr 26 11:57:38 PDT 2021
Options: 
Date:    Wed Mar 05 02:51:07 2025
Host:    ip-10-16-10-154.rdius.us (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (2cores*4cpus*1physical cpu*Intel(R) Xeon(R) Platinum 8259CL CPU @ 2.50GHz 36608KB) (16075552KB)
PID:     16284
OS:      Red Hat Enterprise Linux Server release 7.9 (Maipo)

Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (14 seconds elapsed).

WARNING: This version of the tool is 1408 days old.
@genus:root: 1> source ../../syn/Script_syn_mcs4_genus.tcl
Sourcing '../../syn/Script_syn_mcs4_genus.tcl' (Wed Mar 05 02:51:39 EST 2025)...
#@ Begin verbose source ../../syn/Script_syn_mcs4_genus.tcl
@file(Script_syn_mcs4_genus.tcl) 8: if {[file exists /proc/cpuinfo]} {
  sh grep "model name" /proc/cpuinfo
  sh grep "cpu MHz"    /proc/cpuinfo
}
model name	: Intel(R) Xeon(R) Platinum 8259CL CPU @ 2.50GHz
model name	: Intel(R) Xeon(R) Platinum 8259CL CPU @ 2.50GHz
model name	: Intel(R) Xeon(R) Platinum 8259CL CPU @ 2.50GHz
model name	: Intel(R) Xeon(R) Platinum 8259CL CPU @ 2.50GHz
cpu MHz		: 2499.998
cpu MHz		: 2499.998
cpu MHz		: 2499.998
cpu MHz		: 2499.998
@file(Script_syn_mcs4_genus.tcl) 13: puts "Hostname : [info hostname]"
Hostname : ip-10-16-10-154.rdius.us
@file(Script_syn_mcs4_genus.tcl) 20: set DESIGN mcs4
@file(Script_syn_mcs4_genus.tcl) 21: set Timing_Libs_Path /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/
@file(Script_syn_mcs4_genus.tcl) 22: set LEF_Libs_Path /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/ 
@file(Script_syn_mcs4_genus.tcl) 24: set Liberty_List {slow_vdd1v0_basicCells.lib}
@file(Script_syn_mcs4_genus.tcl) 25: set LEF_List {gsclib045_tech.lef gsclib045_macro.lef gsclib045_multibitsDFF.lef}
@file(Script_syn_mcs4_genus.tcl) 27: set GEN_EFF medium
@file(Script_syn_mcs4_genus.tcl) 28: set MAP_OPT_EFF high
@file(Script_syn_mcs4_genus.tcl) 29: set DATE [clock format [clock seconds] -format "%b%d-%T"] 
@file(Script_syn_mcs4_genus.tcl) 30: set _OUTPUTS_PATH outputs_${DATE}
@file(Script_syn_mcs4_genus.tcl) 31: set _REPORTS_PATH reports_${DATE}
@file(Script_syn_mcs4_genus.tcl) 32: set _LOG_PATH logs_${DATE}
@file(Script_syn_mcs4_genus.tcl) 36: set RTL_FILE_LIST {mcs4.f}
@file(Script_syn_mcs4_genus.tcl) 37: set QRC_TECH_FILE {/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch}
@file(Script_syn_mcs4_genus.tcl) 41: set_db init_lib_search_path "$Timing_Libs_Path $LEF_Libs_Path"
  Setting attribute of root '/': 'init_lib_search_path' = /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/ /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/
@file(Script_syn_mcs4_genus.tcl) 42: set_db / .script_search_path {../../syn} 
  Setting attribute of root '/': 'script_search_path' = ../../syn
@file(Script_syn_mcs4_genus.tcl) 43: set_db / .init_hdl_search_path {../../rtl/verilog} 
  Setting attribute of root '/': 'init_hdl_search_path' = ../../rtl/verilog
@file(Script_syn_mcs4_genus.tcl) 53: set_db / .information_level 11 
  Setting attribute of root '/': 'information_level' = 11
@file(Script_syn_mcs4_genus.tcl) 55: set_db hdl_track_filename_row_col true 
Info   : Enabled hdl_track_filename_row_col attribute.
       : Setting this attribute to 'true' can have an impact on the run time. Use this attribute only when filename, line number, and column information are needed in reports.
  Setting attribute of root '/': 'hdl_track_filename_row_col' = true
@file(Script_syn_mcs4_genus.tcl) 57: set_db lp_power_unit mW 
  Setting attribute of root '/': 'lp_power_unit' = mW
@file(Script_syn_mcs4_genus.tcl) 68: read_libs $Liberty_List

Threads Configured:3
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Y' for the cell 'HOLDX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing//slow_vdd1v0_basicCells.lib, Line 67517)

  Message Summary for Library slow_vdd1v0_basicCells.lib:
  *******************************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  *******************************************************
 
            Reading file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing//slow_vdd1v0_basicCells.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow_vdd1v0_basicCells.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'HOLDX1/Y' has no function.
        : If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
@file(Script_syn_mcs4_genus.tcl) 70: puts "Liberty libraries have been read, check warnings"
Liberty libraries have been read, check warnings
@file(Script_syn_mcs4_genus.tcl) 74: read_physical -lef $LEF_List
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_HV' has no resistance value.
        : If this is the expected behavior, this message can be ignored.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_VV' has no resistance value.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF2RX1' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF2RX2' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF2X1' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF2X2' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF4RX1' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF4RX2' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF4X1' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF4X2' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SDFF2RX1' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SDFF2RX2' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SDFF4RX1' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SDFF4RX2' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SPDFF2RX1' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SPDFF2RX2' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SPDFF4RX1' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SPDFF4RX2' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.

  According to lef_library, there are total 11 routing layers [ V(5) / H(6) ]

Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX1'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX2'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX4'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX4'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX4'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX4'.
  Library has 324 usable logic and 128 usable sequential lib-cells.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF2RX1 cannot be found in library.
        : Ensure that the proper library files are available and have been imported.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF2RX2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF2X1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF2X2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF4RX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF4RX2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF4X1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF4X2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL16 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL32 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL4 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL64 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL8 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FSWNX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FSWX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HSWDNX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HSWDX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HSWNX1 cannot be found in library.
@file(Script_syn_mcs4_genus.tcl) 76: puts "Abstract Physical libraries have been read, check warnings"
Abstract Physical libraries have been read, check warnings
@file(Script_syn_mcs4_genus.tcl) 82: read_qrc $QRC_TECH_FILE

  According to qrc_tech_file, there are total 11 routing layers [ V(5) / H(6) ]

Done reading qrc_tech_file
@file(Script_syn_mcs4_genus.tcl) 84: puts "Parasitics library has been read, check warnings"
Parasitics library has been read, check warnings
@file(Script_syn_mcs4_genus.tcl) 95: read_hdl -language v2001 -f ../../rtl/verilog/mcs4.f
            Reading Verilog file '../../rtl/verilog/./common/clockgen.v'
            Reading Verilog file '../../rtl/verilog/./common/functions.vh'
            Reading Verilog file '../../rtl/verilog/./common/counter.v'
            Reading Verilog file '../../rtl/verilog/./common/timing_generator.v'
            Reading Verilog file '../../rtl/verilog/./common/timing_recovery.v'
            Reading Verilog file '../../rtl/verilog/./i4001/i4001.v'
            Reading Verilog file '../../rtl/verilog/./i4001/i4001_rom.v'
            Reading Verilog file '../../rtl/verilog/./i4002/i4002.v'
            Reading Verilog file '../../rtl/verilog/./i4002/i4002_ram.v'
            Reading Verilog file '../../rtl/verilog/./i4003/i4003.v'
            Reading Verilog file '../../rtl/verilog/./i4003/../common/functions.vh'
            Reading Verilog file '../../rtl/verilog/./i4004/alu.v'
            Reading Verilog file '../../rtl/verilog/./i4004/i4004.v'
            Reading Verilog file '../../rtl/verilog/./i4004/instruction_decode.v'
            Reading Verilog file '../../rtl/verilog/./i4004/instruction_pointer.v'
            Reading Verilog file '../../rtl/verilog/./i4004/scratchpad.v'
            Reading Verilog file '../../rtl/verilog/./i4004/timing_io.v'
            Reading Verilog file '../../rtl/verilog/./mcs4.v'
@file(Script_syn_mcs4_genus.tcl) 100: elaborate $DESIGN
          INLINE_INFO: Skipping marking small hierarchies inline as the variable 'hdl_dissolve_primitive_instance_hierarchy_threshold' has not been set to a positive value.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'mcs4' from file '../../rtl/verilog/./mcs4.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'clockgen_SYSCLK_TCY50' from file '../../rtl/verilog/./common/clockgen.v'.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=5 Z=1) at line 68 in the file '../../rtl/verilog/./common/clockgen.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=5 Z=1) at line 68 in the file '../../rtl/verilog/./common/clockgen.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=5 B=1 Z=5) at line 68 in the file '../../rtl/verilog/./common/clockgen.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=5 B=1 Z=5) at line 68 in the file '../../rtl/verilog/./common/clockgen.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'i4001_ROM_NUMBER0_IO_OUTPUT15' from file '../../rtl/verilog/./i4001/i4001.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'timing_recovery' from file '../../rtl/verilog/./common/timing_recovery.v'.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'a11' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4001_ROM_NUMBER0_IO_OUTPUT15' in file '../../rtl/verilog/./i4001/i4001.v' on line 59.
        : Please check the reported scenario of unconnected instance port to ensure that it matches the design intent.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'a21' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4001_ROM_NUMBER0_IO_OUTPUT15' in file '../../rtl/verilog/./i4001/i4001.v' on line 59.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'a31' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4001_ROM_NUMBER0_IO_OUTPUT15' in file '../../rtl/verilog/./i4001/i4001.v' on line 59.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'x11' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4001_ROM_NUMBER0_IO_OUTPUT15' in file '../../rtl/verilog/./i4001/i4001.v' on line 59.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'x12' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4001_ROM_NUMBER0_IO_OUTPUT15' in file '../../rtl/verilog/./i4001/i4001.v' on line 59.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'x31' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4001_ROM_NUMBER0_IO_OUTPUT15' in file '../../rtl/verilog/./i4001/i4001.v' on line 59.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'x32' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4001_ROM_NUMBER0_IO_OUTPUT15' in file '../../rtl/verilog/./i4001/i4001.v' on line 59.
Info    : An 'X' or 'Z' value propagated to a conditional statement can cause a simulation mismatch between the original and the synthesized designs. [CDFG-511]
        : in file '../../rtl/verilog/./i4001/i4001.v' on line 102.
        : Verify that 'X' and 'Z' assignments in the HDL are as intended. If the HDL source line given for this assignment is not accurate, search backwards in the file for an explicit 'X' or 'Z' assignment that may have been propagated to the given location.
Info    : An 'X' or 'Z' value propagated to a conditional statement can cause a simulation mismatch between the original and the synthesized designs. [CDFG-511]
        : in file '../../rtl/verilog/./i4001/i4001.v' on line 102.
Info    : An 'X' or 'Z' value propagated to a conditional statement can cause a simulation mismatch between the original and the synthesized designs. [CDFG-511]
        : in file '../../rtl/verilog/./i4001/i4001.v' on line 102.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=1 Z=1) at line 106 in the file '../../rtl/verilog/./i4001/i4001.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=1 Z=1) at line 106 in the file '../../rtl/verilog/./i4001/i4001.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=4 Z=1) at line 188 in the file '../../rtl/verilog/./i4001/i4001.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=4 Z=1) at line 188 in the file '../../rtl/verilog/./i4001/i4001.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=2 Z=1) at line 206 in the file '../../rtl/verilog/./i4001/i4001.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=2 Z=1) at line 206 in the file '../../rtl/verilog/./i4001/i4001.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'i4001_rom_ROM_NUMBER0' from file '../../rtl/verilog/./i4001/i4001_rom.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'rom_array' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 38.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'i4002' from file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'a11' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4002' in file '../../rtl/verilog/./i4002/i4002.v' on line 56.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'a21' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4002' in file '../../rtl/verilog/./i4002/i4002.v' on line 56.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'a22' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4002' in file '../../rtl/verilog/./i4002/i4002.v' on line 56.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'a31' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4002' in file '../../rtl/verilog/./i4002/i4002.v' on line 56.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'a32' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4002' in file '../../rtl/verilog/./i4002/i4002.v' on line 56.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'm11' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4002' in file '../../rtl/verilog/./i4002/i4002.v' on line 56.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'm21' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4002' in file '../../rtl/verilog/./i4002/i4002.v' on line 56.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'x11' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4002' in file '../../rtl/verilog/./i4002/i4002.v' on line 56.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'x12' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4002' in file '../../rtl/verilog/./i4002/i4002.v' on line 56.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'x21' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4002' in file '../../rtl/verilog/./i4002/i4002.v' on line 56.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'x31' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4002' in file '../../rtl/verilog/./i4002/i4002.v' on line 56.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'i4002_ram_RAM_ARRAY_SIZE32' from file '../../rtl/verilog/./i4002/i4002_ram.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'ram_array' in module 'i4002_ram_RAM_ARRAY_SIZE32' in file '../../rtl/verilog/./i4002/i4002_ram.v' on line 55.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 88 in the file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 88 in the file '../../rtl/verilog/./i4002/i4002.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/nequal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 88 in the file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 88 in the file '../../rtl/verilog/./i4002/i4002.v' will be considered in the following order: {'hdl_implementation:GB/nequal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 89 in the file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 89 in the file '../../rtl/verilog/./i4002/i4002.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=1 Z=1) at line 85 in the file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=1 Z=1) at line 85 in the file '../../rtl/verilog/./i4002/i4002.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=1 Z=1) at line 87 in the file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=1 Z=1) at line 87 in the file '../../rtl/verilog/./i4002/i4002.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=1 Z=1) at line 122 in the file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=1 Z=1) at line 122 in the file '../../rtl/verilog/./i4002/i4002.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=1 Z=1) at line 123 in the file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=1 Z=1) at line 123 in the file '../../rtl/verilog/./i4002/i4002.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 124 in the file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 124 in the file '../../rtl/verilog/./i4002/i4002.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 125 in the file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 125 in the file '../../rtl/verilog/./i4002/i4002.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=1 Z=1) at line 105 in the file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=1 Z=1) at line 105 in the file '../../rtl/verilog/./i4002/i4002.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=1 Z=1) at line 86 in the file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=1 Z=1) at line 86 in the file '../../rtl/verilog/./i4002/i4002.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=5 B=1 Z=5) at line 182 in the file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=5 B=1 Z=5) at line 182 in the file '../../rtl/verilog/./i4002/i4002.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'oport' of instance 'ram_0' of module 'i4002' inside module 'mcs4' in file '../../rtl/verilog/./mcs4.v' on line 95.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'ram0_data2_out' of instance 'ram_0' of module 'i4002' inside module 'mcs4' in file '../../rtl/verilog/./mcs4.v' on line 95.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'i4004' from file '../../rtl/verilog/./i4004/i4004.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'timing_io' from file '../../rtl/verilog/./i4004/timing_io.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'timing_generator' from file '../../rtl/verilog/./common/timing_generator.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'instruction_decode' from file '../../rtl/verilog/./i4004/instruction_decode.v'.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '../../rtl/verilog/./i4004/instruction_decode.v' on line 156.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '../../rtl/verilog/./i4004/instruction_decode.v' on line 138.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '../../rtl/verilog/./i4004/instruction_decode.v' on line 159.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '../../rtl/verilog/./i4004/instruction_decode.v' on line 148.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '../../rtl/verilog/./i4004/instruction_decode.v' on line 158.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '../../rtl/verilog/./i4004/instruction_decode.v' on line 151.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=4 Z=1) at line 123 in the file '../../rtl/verilog/./i4004/instruction_decode.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=4 Z=1) at line 123 in the file '../../rtl/verilog/./i4004/instruction_decode.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=4 Z=1) at line 122 in the file '../../rtl/verilog/./i4004/instruction_decode.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=4 Z=1) at line 122 in the file '../../rtl/verilog/./i4004/instruction_decode.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=3 Z=1) at line 114 in the file '../../rtl/verilog/./i4004/instruction_decode.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=3 Z=1) at line 114 in the file '../../rtl/verilog/./i4004/instruction_decode.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'alu' from file '../../rtl/verilog/./i4004/alu.v'.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '../../rtl/verilog/./i4004/alu.v' on line 111.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '../../rtl/verilog/./i4004/alu.v' on line 105.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '../../rtl/verilog/./i4004/alu.v' on line 112.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '../../rtl/verilog/./i4004/alu.v' on line 106.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '../../rtl/verilog/./i4004/alu.v' on line 113.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '../../rtl/verilog/./i4004/alu.v' on line 107.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '../../rtl/verilog/./i4004/alu.v' on line 114.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '../../rtl/verilog/./i4004/alu.v' on line 108.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'instruction_pointer' from file '../../rtl/verilog/./i4004/instruction_pointer.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'dram_array' in module 'instruction_pointer' in file '../../rtl/verilog/./i4004/instruction_pointer.v' on line 53.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'counter' from file '../../rtl/verilog/./common/counter.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'scratchpad' from file '../../rtl/verilog/./i4004/scratchpad.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'dram_array' in module 'scratchpad' in file '../../rtl/verilog/./i4004/scratchpad.v' on line 53.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[0]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
        : The undriven signal handling can be controlled by setting the attribute 'hdl_unconnected_value' before syn_generic command.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[1]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[2]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[3]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[4]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[5]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[6]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[7]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[8]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[9]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[10]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[11]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[12]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[13]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[14]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[15]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[16]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[17]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[18]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[19]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'data[0]' in module 'i4004'.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'data[1]' in module 'i4004'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'data[2]' in module 'i4004'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'data[3]' in module 'i4004'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'data_pad[0]' in module 'mcs4'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'data_pad[1]' in module 'mcs4'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'data_pad[2]' in module 'mcs4'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'data_pad[3]' in module 'mcs4'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'mcs4'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Rejected mux_rom_array[array_addr]_49_21 : has multidriven pins.

Completed Unified Mux Engine Tricks
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         1.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: mcs4, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: mcs4, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
        Computing net loads.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(Script_syn_mcs4_genus.tcl) 109: check_design


 	 Check Design Report (c)
	 ------------------- 
 Summary
 ------- 

              Name                       Total
----------------------------------------------
Unresolved References                        0
Empty Modules                                0
Unloaded Port(s)                             0
Unloaded Sequential Pin(s)                   5
Unloaded Combinational Pin(s)               18
Assigns                                     20
Undriven Port(s)                             0
Undriven Leaf Pin(s)                         0
Undriven hierarchical pin(s)             16384
Multidriven Port(s)                          8
Multidriven Leaf Pin(s)                     54
Multidriven hierarchical Pin(s)             55
Multidriven unloaded net(s)                  0
Constant Port(s)                             0
Constant Leaf Pin(s)                         0
Constant hierarchical Pin(s)               103
Preserved leaf instance(s)                   0
Preserved hierarchical instance(s)           0
Feedthrough Modules(s)                       0
Libcells with no LEF cell                    0
Physical (LEF) cells with no libcell        94
Subdesigns with long module name             0
Physical only instance(s)                    0
Logical only instance(s)                     0


  Done Checking the design.
@file(Script_syn_mcs4_genus.tcl) 118: read_sdc {../../syn/mcs4_constraints.sdc.tcl}
            Reading file '/users/iteso/iteso-s10043/designs/4004/syn_runs/04_03_25/../../syn/mcs4_constraints.sdc.tcl'
Statistics for commands executed by read_sdc:
 "all_outputs"              - successful      1 , failed      0 (runtime  0.00)
 "create_generated_clock"   - successful      2 , failed      0 (runtime  0.00)
 "current_design"           - successful      2 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      6 , failed      0 (runtime  0.00)
 "get_pins"                 - successful      2 , failed      0 (runtime  0.00)
 "get_ports"                - successful      4 , failed      0 (runtime  0.00)
 "set_clock_latency"        - successful      4 , failed      0 (runtime  0.00)
 "set_clock_transition"     - successful      4 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      2 , failed      0 (runtime  0.00)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.00)
 "set_load_unit"            - successful      1 , failed      0 (runtime  0.00)
 "set_max_capacitance"      - successful      1 , failed      0 (runtime  0.00)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.00)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.00)
 "set_time_unit"            - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(Script_syn_mcs4_genus.tcl) 123: puts "The constraint file has been read, check messages"
The constraint file has been read, check messages
@file(Script_syn_mcs4_genus.tcl) 124: suspend

Execution has been suspended temporarily.
Enter 'resume' to continue.
Enter 'stop_suspend' to stop script execution
[SUSPEND]genus:root: 1> resume

Resuming...@file(Script_syn_mcs4_genus.tcl) 132: check_timing_intent -verbose
        Computing net loads.
        Tracing clock networks.
Info    : Multimode clock gating check is disabled. [TIM-1000]
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Mar 05 2025  02:51:52 am
  Module:                 mcs4
  Technology libraries:   slow_vdd1v0 1.0
                          physical_cells 
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

-------------------------------------------------------------------------------
Sequential data pins driven by a clock signal

The following sequential data pins are driven by a clock signal:                

pin:mcs4/i4004/alu_board/acc_reg[0]/d
pin:mcs4/i4004/alu_board/acc_reg[0]/sena
pin:mcs4/i4004/alu_board/acc_reg[1]/d
pin:mcs4/i4004/alu_board/acc_reg[1]/sena
pin:mcs4/i4004/alu_board/acc_reg[2]/d
pin:mcs4/i4004/alu_board/acc_reg[2]/sena
pin:mcs4/i4004/alu_board/acc_reg[3]/d
pin:mcs4/i4004/alu_board/acc_reg[3]/sena
pin:mcs4/i4004/alu_board/cy_reg/d
pin:mcs4/i4004/alu_board/cy_reg/sena
pin:mcs4/i4004/alu_board/n0550_reg/d
pin:mcs4/i4004/alu_board/n0550_reg/sena
pin:mcs4/i4004/alu_board/n0749_reg/sena
pin:mcs4/i4004/alu_board/n0750_reg/sena
pin:mcs4/i4004/alu_board/n0751_reg/sena
pin:mcs4/i4004/alu_board/n0870_reg/d
pin:mcs4/i4004/alu_board/n0870_reg/sena
pin:mcs4/i4004/alu_board/n0871_reg/d
pin:mcs4/i4004/alu_board/n0871_reg/sena
pin:mcs4/i4004/alu_board/n0872_reg/d
pin:mcs4/i4004/alu_board/n0872_reg/sena
pin:mcs4/i4004/alu_board/n0873_reg/d
pin:mcs4/i4004/alu_board/n0873_reg/sena
pin:mcs4/i4004/alu_board/tmp_reg[0]/d
pin:mcs4/i4004/alu_board/tmp_reg[0]/sena
pin:mcs4/i4004/alu_board/tmp_reg[1]/d
pin:mcs4/i4004/alu_board/tmp_reg[1]/sena
pin:mcs4/i4004/alu_board/tmp_reg[2]/d
pin:mcs4/i4004/alu_board/tmp_reg[2]/sena
pin:mcs4/i4004/alu_board/tmp_reg[3]/d
pin:mcs4/i4004/alu_board/tmp_reg[3]/sena
pin:mcs4/i4004/id_board/n0343_reg/sena
pin:mcs4/i4004/id_board/n0360_reg/sena
pin:mcs4/i4004/id_board/n0362_reg/sena
pin:mcs4/i4004/id_board/n0380_reg/sena
pin:mcs4/i4004/id_board/n0397_reg/sena
pin:mcs4/i4004/id_board/n0405_reg/sena
pin:mcs4/i4004/id_board/n0414_reg/sena
pin:mcs4/i4004/id_board/n0425_reg/sena
pin:mcs4/i4004/id_board/n0433_reg/sena
pin:mcs4/i4004/id_board/n0797_reg/sena
pin:mcs4/i4004/id_board/n0801_reg/sena
pin:mcs4/i4004/id_board/n0805_reg/sena
pin:mcs4/i4004/id_board/opa_reg[0]/d
pin:mcs4/i4004/id_board/opa_reg[0]/sena
pin:mcs4/i4004/id_board/opa_reg[1]/d
pin:mcs4/i4004/id_board/opa_reg[1]/sena
pin:mcs4/i4004/id_board/opa_reg[2]/d
pin:mcs4/i4004/id_board/opa_reg[2]/sena
pin:mcs4/i4004/id_board/opa_reg[3]/d
pin:mcs4/i4004/id_board/opa_reg[3]/sena
pin:mcs4/i4004/id_board/opr_reg[0]/d
pin:mcs4/i4004/id_board/opr_reg[0]/sena
pin:mcs4/i4004/id_board/opr_reg[1]/d
pin:mcs4/i4004/id_board/opr_reg[1]/sena
pin:mcs4/i4004/id_board/opr_reg[2]/d
pin:mcs4/i4004/id_board/opr_reg[2]/sena
pin:mcs4/i4004/id_board/opr_reg[3]/d
pin:mcs4/i4004/id_board/opr_reg[3]/sena
pin:mcs4/i4004/ip_board/addr_ptr_0/master_reg/sena
pin:mcs4/i4004/ip_board/addr_ptr_0/slave_reg/sena
pin:mcs4/i4004/ip_board/addr_rfsh_0/master_reg/sena
pin:mcs4/i4004/ip_board/addr_rfsh_0/slave_reg/sena
pin:mcs4/i4004/ip_board/carry_in_reg/sena
pin:mcs4/i4004/ip_board/carry_out_reg/sena
pin:mcs4/i4004/ip_board/dram_array_reg[0][0]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[0][10]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[0][11]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[0][1]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[0][2]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[0][3]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[0][4]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[0][5]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[0][6]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[0][7]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[0][8]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[0][9]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[1][0]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[1][10]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[1][11]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[1][1]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[1][2]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[1][3]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[1][4]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[1][5]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[1][6]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[1][7]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[1][8]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[1][9]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[2][0]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[2][10]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[2][11]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[2][1]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[2][2]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[2][3]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[2][4]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[2][5]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[2][6]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[2][7]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[2][8]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[2][9]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[3][0]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[3][10]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[3][11]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[3][1]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[3][2]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[3][3]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[3][4]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[3][5]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[3][6]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[3][7]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[3][8]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[3][9]/sena
pin:mcs4/i4004/ip_board/dram_temp_reg[0]/d
pin:mcs4/i4004/ip_board/dram_temp_reg[0]/sena
pin:mcs4/i4004/ip_board/dram_temp_reg[10]/d
pin:mcs4/i4004/ip_board/dram_temp_reg[10]/sena
pin:mcs4/i4004/ip_board/dram_temp_reg[11]/d
pin:mcs4/i4004/ip_board/dram_temp_reg[11]/sena
pin:mcs4/i4004/ip_board/dram_temp_reg[1]/d
pin:mcs4/i4004/ip_board/dram_temp_reg[1]/sena
pin:mcs4/i4004/ip_board/dram_temp_reg[2]/d
pin:mcs4/i4004/ip_board/dram_temp_reg[2]/sena
pin:mcs4/i4004/ip_board/dram_temp_reg[3]/d
pin:mcs4/i4004/ip_board/dram_temp_reg[3]/sena
pin:mcs4/i4004/ip_board/dram_temp_reg[4]/d
pin:mcs4/i4004/ip_board/dram_temp_reg[4]/sena
pin:mcs4/i4004/ip_board/dram_temp_reg[5]/d
pin:mcs4/i4004/ip_board/dram_temp_reg[5]/sena
pin:mcs4/i4004/ip_board/dram_temp_reg[6]/d
pin:mcs4/i4004/ip_board/dram_temp_reg[6]/sena
pin:mcs4/i4004/ip_board/dram_temp_reg[7]/d
pin:mcs4/i4004/ip_board/dram_temp_reg[7]/sena
pin:mcs4/i4004/ip_board/dram_temp_reg[8]/d
pin:mcs4/i4004/ip_board/dram_temp_reg[8]/sena
pin:mcs4/i4004/ip_board/dram_temp_reg[9]/d
pin:mcs4/i4004/ip_board/dram_temp_reg[9]/sena
pin:mcs4/i4004/ip_board/incr_in_reg[0]/d
pin:mcs4/i4004/ip_board/incr_in_reg[0]/sena
pin:mcs4/i4004/ip_board/incr_in_reg[1]/d
pin:mcs4/i4004/ip_board/incr_in_reg[1]/sena
pin:mcs4/i4004/ip_board/incr_in_reg[2]/d
pin:mcs4/i4004/ip_board/incr_in_reg[2]/sena
pin:mcs4/i4004/ip_board/incr_in_reg[3]/d
pin:mcs4/i4004/ip_board/incr_in_reg[3]/sena
pin:mcs4/i4004/ip_board/n0374_reg/sena
pin:mcs4/i4004/ip_board/n0384_reg/sena
pin:mcs4/i4004/ip_board/n0416_reg/sena
pin:mcs4/i4004/ip_board/n0438_reg/sena
pin:mcs4/i4004/ip_board/n0517_reg/sena
pin:mcs4/i4004/sp_board/din_n_reg[0]/d
pin:mcs4/i4004/sp_board/din_n_reg[0]/sena
pin:mcs4/i4004/sp_board/din_n_reg[1]/d
pin:mcs4/i4004/sp_board/din_n_reg[1]/sena
pin:mcs4/i4004/sp_board/din_n_reg[2]/d
pin:mcs4/i4004/sp_board/din_n_reg[2]/sena
pin:mcs4/i4004/sp_board/din_n_reg[3]/d
pin:mcs4/i4004/sp_board/din_n_reg[3]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[0][0]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[0][1]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[0][2]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[0][3]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[0][4]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[0][5]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[0][6]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[0][7]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[1][0]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[1][1]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[1][2]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[1][3]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[1][4]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[1][5]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[1][6]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[1][7]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[2][0]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[2][1]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[2][2]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[2][3]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[2][4]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[2][5]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[2][6]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[2][7]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[3][0]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[3][1]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[3][2]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[3][3]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[3][4]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[3][5]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[3][6]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[3][7]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[4][0]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[4][1]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[4][2]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[4][3]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[4][4]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[4][5]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[4][6]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[4][7]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[5][0]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[5][1]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[5][2]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[5][3]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[5][4]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[5][5]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[5][6]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[5][7]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[6][0]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[6][1]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[6][2]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[6][3]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[6][4]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[6][5]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[6][6]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[6][7]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[7][0]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[7][1]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[7][2]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[7][3]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[7][4]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[7][5]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[7][6]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[7][7]/sena
pin:mcs4/i4004/sp_board/dram_temp_reg[0]/d
pin:mcs4/i4004/sp_board/dram_temp_reg[0]/sena
pin:mcs4/i4004/sp_board/dram_temp_reg[1]/d
pin:mcs4/i4004/sp_board/dram_temp_reg[1]/sena
pin:mcs4/i4004/sp_board/dram_temp_reg[2]/d
pin:mcs4/i4004/sp_board/dram_temp_reg[2]/sena
pin:mcs4/i4004/sp_board/dram_temp_reg[3]/d
pin:mcs4/i4004/sp_board/dram_temp_reg[3]/sena
pin:mcs4/i4004/sp_board/dram_temp_reg[4]/d
pin:mcs4/i4004/sp_board/dram_temp_reg[4]/sena
pin:mcs4/i4004/sp_board/dram_temp_reg[5]/d
pin:mcs4/i4004/sp_board/dram_temp_reg[5]/sena
pin:mcs4/i4004/sp_board/dram_temp_reg[6]/d
pin:mcs4/i4004/sp_board/dram_temp_reg[6]/sena
pin:mcs4/i4004/sp_board/dram_temp_reg[7]/d
pin:mcs4/i4004/sp_board/dram_temp_reg[7]/sena
pin:mcs4/i4004/sp_board/n0592_reg/sena
pin:mcs4/i4004/sp_board/n0615_reg/sena
pin:mcs4/i4004/sp_board/reg_rfsh_0/master_reg/sena
pin:mcs4/i4004/sp_board/reg_rfsh_0/slave_reg/sena
pin:mcs4/i4004/sp_board/row_reg[0]/d
pin:mcs4/i4004/sp_board/row_reg[0]/sena
pin:mcs4/i4004/sp_board/row_reg[1]/d
pin:mcs4/i4004/sp_board/row_reg[1]/sena
pin:mcs4/i4004/sp_board/row_reg[2]/d
pin:mcs4/i4004/sp_board/row_reg[2]/sena
pin:mcs4/i4004/tio_board/L_reg/sena
pin:mcs4/i4004/tio_board/data_out_reg[0]/d
pin:mcs4/i4004/tio_board/data_out_reg[0]/sena
pin:mcs4/i4004/tio_board/data_out_reg[1]/d
pin:mcs4/i4004/tio_board/data_out_reg[1]/sena
pin:mcs4/i4004/tio_board/data_out_reg[2]/d
pin:mcs4/i4004/tio_board/data_out_reg[2]/sena
pin:mcs4/i4004/tio_board/data_out_reg[3]/d
pin:mcs4/i4004/tio_board/data_out_reg[3]/sena
pin:mcs4/i4004/tio_board/n0278_reg/sena
pin:mcs4/i4004/tio_board/n0685_reg/sena
pin:mcs4/i4004/tio_board/n0699_reg/sena
pin:mcs4/i4004/tio_board/n0707_reg/sena
pin:mcs4/i4004/tio_board/timing_generator/a11_reg/sena
pin:mcs4/i4004/tio_board/timing_generator/a12_reg/sena
pin:mcs4/i4004/tio_board/timing_generator/a21_reg/sena
pin:mcs4/i4004/tio_board/timing_generator/a22_reg/sena
pin:mcs4/i4004/tio_board/timing_generator/a31_reg/sena
pin:mcs4/i4004/tio_board/timing_generator/a32_reg/sena
pin:mcs4/i4004/tio_board/timing_generator/m11_reg/sena
pin:mcs4/i4004/tio_board/timing_generator/m12_reg/sena
pin:mcs4/i4004/tio_board/timing_generator/m21_reg/sena
pin:mcs4/i4004/tio_board/timing_generator/m22_reg/sena
pin:mcs4/i4004/tio_board/timing_generator/sync_reg/sena
pin:mcs4/i4004/tio_board/timing_generator/x11_reg/sena
pin:mcs4/i4004/tio_board/timing_generator/x12_reg/sena
pin:mcs4/i4004/tio_board/timing_generator/x21_reg/sena
pin:mcs4/i4004/tio_board/timing_generator/x22_reg/sena
pin:mcs4/i4004/tio_board/timing_generator/x31_reg/sena
pin:mcs4/i4004/tio_board/timing_generator/x32_reg/sena
pin:mcs4/ram_0/char_num_reg[0]/d
pin:mcs4/ram_0/char_num_reg[0]/sena
pin:mcs4/ram_0/char_num_reg[1]/d
pin:mcs4/ram_0/char_num_reg[1]/sena
pin:mcs4/ram_0/char_num_reg[2]/d
pin:mcs4/ram_0/char_num_reg[2]/sena
pin:mcs4/ram_0/char_num_reg[3]/d
pin:mcs4/ram_0/char_num_reg[3]/sena
pin:mcs4/ram_0/io_reg/sena
pin:mcs4/ram_0/opa_reg[0]/d
pin:mcs4/ram_0/opa_reg[0]/sena
pin:mcs4/ram_0/opa_reg[1]/d
pin:mcs4/ram_0/opa_reg[1]/sena
pin:mcs4/ram_0/opa_reg[2]/d
pin:mcs4/ram_0/opa_reg[2]/sena
pin:mcs4/ram_0/opa_reg[3]/d
pin:mcs4/ram_0/opa_reg[3]/sena
pin:mcs4/ram_0/oport_reg[0]/d
pin:mcs4/ram_0/oport_reg[0]/sena
pin:mcs4/ram_0/oport_reg[1]/d
pin:mcs4/ram_0/oport_reg[1]/sena
pin:mcs4/ram_0/oport_reg[2]/d
pin:mcs4/ram_0/oport_reg[2]/sena
pin:mcs4/ram_0/oport_reg[3]/d
pin:mcs4/ram_0/oport_reg[3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[0][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[0][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[0][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[0][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[0][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[0][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[0][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[0][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[10][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[10][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[10][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[10][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[10][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[10][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[10][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[10][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[11][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[11][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[11][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[11][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[11][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[11][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[11][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[11][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[12][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[12][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[12][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[12][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[12][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[12][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[12][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[12][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[13][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[13][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[13][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[13][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[13][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[13][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[13][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[13][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[14][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[14][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[14][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[14][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[14][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[14][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[14][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[14][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[15][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[15][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[15][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[15][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[15][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[15][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[15][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[15][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[16][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[16][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[16][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[16][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[16][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[16][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[16][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[16][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[17][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[17][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[17][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[17][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[17][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[17][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[17][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[17][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[18][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[18][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[18][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[18][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[18][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[18][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[18][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[18][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[19][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[19][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[19][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[19][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[19][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[19][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[19][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[19][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[1][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[1][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[1][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[1][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[1][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[1][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[1][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[1][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[20][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[20][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[20][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[20][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[20][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[20][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[20][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[20][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[21][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[21][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[21][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[21][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[21][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[21][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[21][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[21][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[22][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[22][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[22][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[22][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[22][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[22][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[22][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[22][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[23][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[23][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[23][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[23][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[23][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[23][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[23][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[23][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[24][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[24][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[24][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[24][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[24][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[24][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[24][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[24][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[25][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[25][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[25][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[25][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[25][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[25][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[25][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[25][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[26][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[26][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[26][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[26][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[26][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[26][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[26][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[26][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[27][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[27][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[27][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[27][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[27][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[27][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[27][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[27][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[28][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[28][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[28][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[28][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[28][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[28][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[28][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[28][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[29][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[29][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[29][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[29][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[29][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[29][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[29][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[29][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[2][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[2][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[2][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[2][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[2][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[2][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[2][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[2][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[30][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[30][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[30][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[30][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[30][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[30][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[30][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[30][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[31][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[31][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[31][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[31][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[31][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[31][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[31][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[31][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[3][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[3][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[3][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[3][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[3][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[3][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[3][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[3][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[4][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[4][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[4][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[4][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[4][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[4][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[4][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[4][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[5][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[5][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[5][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[5][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[5][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[5][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[5][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[5][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[6][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[6][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[6][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[6][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[6][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[6][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[6][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[6][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[7][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[7][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[7][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[7][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[7][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[7][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[7][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[7][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[8][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[8][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[8][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[8][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[8][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[8][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[8][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[8][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[9][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[9][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[9][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[9][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[9][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[9][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[9][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[9][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[0][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[0][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[0][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[0][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[0][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[0][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[0][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[0][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[10][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[10][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[10][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[10][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[10][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[10][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[10][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[10][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[11][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[11][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[11][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[11][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[11][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[11][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[11][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[11][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[12][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[12][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[12][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[12][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[12][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[12][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[12][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[12][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[13][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[13][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[13][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[13][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[13][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[13][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[13][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[13][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[14][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[14][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[14][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[14][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[14][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[14][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[14][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[14][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[15][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[15][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[15][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[15][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[15][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[15][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[15][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[15][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[16][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[16][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[16][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[16][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[16][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[16][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[16][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[16][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[17][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[17][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[17][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[17][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[17][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[17][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[17][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[17][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[18][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[18][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[18][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[18][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[18][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[18][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[18][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[18][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[19][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[19][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[19][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[19][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[19][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[19][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[19][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[19][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[1][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[1][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[1][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[1][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[1][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[1][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[1][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[1][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[20][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[20][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[20][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[20][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[20][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[20][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[20][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[20][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[21][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[21][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[21][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[21][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[21][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[21][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[21][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[21][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[22][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[22][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[22][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[22][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[22][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[22][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[22][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[22][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[23][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[23][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[23][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[23][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[23][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[23][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[23][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[23][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[24][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[24][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[24][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[24][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[24][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[24][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[24][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[24][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[25][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[25][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[25][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[25][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[25][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[25][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[25][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[25][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[26][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[26][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[26][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[26][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[26][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[26][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[26][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[26][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[27][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[27][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[27][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[27][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[27][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[27][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[27][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[27][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[28][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[28][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[28][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[28][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[28][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[28][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[28][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[28][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[29][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[29][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[29][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[29][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[29][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[29][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[29][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[29][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[2][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[2][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[2][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[2][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[2][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[2][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[2][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[2][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[30][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[30][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[30][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[30][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[30][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[30][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[30][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[30][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[31][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[31][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[31][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[31][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[31][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[31][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[31][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[31][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[3][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[3][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[3][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[3][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[3][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[3][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[3][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[3][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[4][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[4][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[4][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[4][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[4][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[4][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[4][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[4][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[5][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[5][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[5][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[5][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[5][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[5][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[5][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[5][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[6][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[6][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[6][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[6][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[6][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[6][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[6][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[6][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[7][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[7][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[7][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[7][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[7][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[7][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[7][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[7][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[8][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[8][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[8][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[8][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[8][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[8][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[8][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[8][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[9][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[9][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[9][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[9][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[9][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[9][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[9][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[9][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[0][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[0][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[0][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[0][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[0][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[0][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[0][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[0][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[10][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[10][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[10][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[10][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[10][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[10][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[10][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[10][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[11][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[11][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[11][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[11][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[11][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[11][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[11][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[11][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[12][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[12][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[12][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[12][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[12][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[12][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[12][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[12][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[13][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[13][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[13][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[13][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[13][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[13][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[13][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[13][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[14][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[14][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[14][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[14][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[14][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[14][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[14][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[14][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[15][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[15][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[15][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[15][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[15][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[15][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[15][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[15][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[16][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[16][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[16][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[16][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[16][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[16][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[16][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[16][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[17][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[17][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[17][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[17][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[17][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[17][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[17][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[17][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[18][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[18][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[18][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[18][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[18][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[18][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[18][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[18][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[19][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[19][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[19][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[19][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[19][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[19][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[19][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[19][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[1][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[1][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[1][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[1][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[1][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[1][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[1][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[1][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[20][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[20][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[20][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[20][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[20][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[20][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[20][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[20][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[21][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[21][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[21][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[21][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[21][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[21][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[21][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[21][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[22][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[22][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[22][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[22][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[22][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[22][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[22][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[22][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[23][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[23][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[23][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[23][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[23][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[23][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[23][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[23][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[24][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[24][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[24][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[24][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[24][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[24][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[24][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[24][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[25][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[25][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[25][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[25][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[25][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[25][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[25][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[25][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[26][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[26][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[26][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[26][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[26][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[26][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[26][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[26][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[27][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[27][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[27][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[27][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[27][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[27][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[27][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[27][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[28][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[28][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[28][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[28][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[28][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[28][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[28][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[28][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[29][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[29][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[29][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[29][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[29][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[29][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[29][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[29][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[2][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[2][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[2][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[2][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[2][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[2][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[2][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[2][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[30][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[30][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[30][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[30][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[30][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[30][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[30][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[30][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[31][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[31][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[31][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[31][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[31][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[31][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[31][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[31][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[3][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[3][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[3][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[3][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[3][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[3][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[3][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[3][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[4][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[4][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[4][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[4][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[4][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[4][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[4][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[4][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[5][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[5][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[5][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[5][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[5][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[5][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[5][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[5][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[6][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[6][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[6][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[6][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[6][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[6][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[6][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[6][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[7][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[7][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[7][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[7][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[7][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[7][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[7][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[7][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[8][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[8][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[8][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[8][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[8][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[8][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[8][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[8][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[9][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[9][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[9][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[9][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[9][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[9][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[9][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[9][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[0][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[0][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[0][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[0][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[0][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[0][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[0][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[0][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[10][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[10][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[10][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[10][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[10][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[10][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[10][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[10][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[11][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[11][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[11][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[11][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[11][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[11][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[11][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[11][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[12][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[12][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[12][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[12][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[12][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[12][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[12][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[12][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[13][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[13][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[13][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[13][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[13][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[13][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[13][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[13][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[14][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[14][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[14][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[14][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[14][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[14][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[14][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[14][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[15][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[15][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[15][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[15][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[15][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[15][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[15][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[15][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[16][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[16][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[16][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[16][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[16][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[16][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[16][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[16][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[17][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[17][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[17][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[17][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[17][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[17][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[17][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[17][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[18][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[18][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[18][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[18][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[18][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[18][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[18][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[18][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[19][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[19][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[19][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[19][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[19][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[19][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[19][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[19][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[1][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[1][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[1][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[1][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[1][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[1][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[1][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[1][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[20][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[20][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[20][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[20][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[20][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[20][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[20][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[20][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[21][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[21][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[21][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[21][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[21][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[21][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[21][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[21][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[22][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[22][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[22][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[22][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[22][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[22][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[22][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[22][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[23][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[23][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[23][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[23][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[23][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[23][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[23][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[23][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[24][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[24][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[24][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[24][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[24][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[24][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[24][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[24][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[25][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[25][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[25][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[25][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[25][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[25][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[25][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[25][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[26][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[26][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[26][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[26][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[26][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[26][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[26][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[26][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[27][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[27][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[27][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[27][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[27][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[27][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[27][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[27][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[28][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[28][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[28][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[28][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[28][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[28][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[28][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[28][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[29][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[29][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[29][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[29][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[29][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[29][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[29][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[29][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[2][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[2][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[2][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[2][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[2][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[2][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[2][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[2][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[30][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[30][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[30][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[30][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[30][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[30][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[30][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[30][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[31][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[31][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[31][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[31][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[31][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[31][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[31][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[31][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[3][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[3][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[3][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[3][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[3][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[3][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[3][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[3][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[4][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[4][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[4][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[4][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[4][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[4][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[4][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[4][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[5][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[5][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[5][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[5][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[5][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[5][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[5][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[5][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[6][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[6][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[6][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[6][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[6][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[6][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[6][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[6][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[7][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[7][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[7][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[7][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[7][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[7][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[7][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[7][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[8][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[8][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[8][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[8][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[8][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[8][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[8][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[8][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[9][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[9][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[9][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[9][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[9][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[9][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[9][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[9][3]/sena
pin:mcs4/ram_0/ram_sel_reg/d
pin:mcs4/ram_0/ram_sel_reg/sena
pin:mcs4/ram_0/reg_num_reg[0]/d
pin:mcs4/ram_0/reg_num_reg[0]/sena
pin:mcs4/ram_0/reg_num_reg[1]/d
pin:mcs4/ram_0/reg_num_reg[1]/sena
pin:mcs4/ram_0/src_ram_sel_reg/d
pin:mcs4/ram_0/timing_recovery/a11_reg/sena
pin:mcs4/ram_0/timing_recovery/a12_reg/sena
pin:mcs4/ram_0/timing_recovery/a21_reg/sena
pin:mcs4/ram_0/timing_recovery/a22_reg/sena
pin:mcs4/ram_0/timing_recovery/a31_reg/sena
pin:mcs4/ram_0/timing_recovery/a32_reg/sena
pin:mcs4/ram_0/timing_recovery/m11_reg/sena
pin:mcs4/ram_0/timing_recovery/m12_reg/sena
pin:mcs4/ram_0/timing_recovery/m21_reg/sena
pin:mcs4/ram_0/timing_recovery/m22_reg/sena
pin:mcs4/ram_0/timing_recovery/x11_reg/sena
pin:mcs4/ram_0/timing_recovery/x12_reg/sena
pin:mcs4/ram_0/timing_recovery/x21_reg/sena
pin:mcs4/ram_0/timing_recovery/x22_reg/sena
pin:mcs4/ram_0/timing_recovery/x31_reg/sena
pin:mcs4/ram_0/timing_recovery/x32_reg/sena
pin:mcs4/rom_0/chipsel_reg/d
pin:mcs4/rom_0/chipsel_reg/sena
pin:mcs4/rom_0/data_out_reg[0]/sena
pin:mcs4/rom_0/data_out_reg[1]/sena
pin:mcs4/rom_0/data_out_reg[2]/sena
pin:mcs4/rom_0/data_out_reg[3]/sena
pin:mcs4/rom_0/extbusdrive_reg/sena
pin:mcs4/rom_0/fetch_addr_reg[0]/d
pin:mcs4/rom_0/fetch_addr_reg[0]/sena
pin:mcs4/rom_0/fetch_addr_reg[1]/d
pin:mcs4/rom_0/fetch_addr_reg[1]/sena
pin:mcs4/rom_0/fetch_addr_reg[2]/d
pin:mcs4/rom_0/fetch_addr_reg[2]/sena
pin:mcs4/rom_0/fetch_addr_reg[3]/d
pin:mcs4/rom_0/fetch_addr_reg[3]/sena
pin:mcs4/rom_0/fetch_addr_reg[4]/d
pin:mcs4/rom_0/fetch_addr_reg[4]/sena
pin:mcs4/rom_0/fetch_addr_reg[5]/d
pin:mcs4/rom_0/fetch_addr_reg[5]/sena
pin:mcs4/rom_0/fetch_addr_reg[6]/d
pin:mcs4/rom_0/fetch_addr_reg[6]/sena
pin:mcs4/rom_0/fetch_addr_reg[7]/d
pin:mcs4/rom_0/fetch_addr_reg[7]/sena
pin:mcs4/rom_0/io_out_reg[0]/d
pin:mcs4/rom_0/io_out_reg[0]/sena
pin:mcs4/rom_0/io_out_reg[1]/d
pin:mcs4/rom_0/io_out_reg[1]/sena
pin:mcs4/rom_0/io_out_reg[2]/d
pin:mcs4/rom_0/io_out_reg[2]/sena
pin:mcs4/rom_0/io_out_reg[3]/d
pin:mcs4/rom_0/io_out_reg[3]/sena
pin:mcs4/rom_0/n0128_reg/sena
pin:mcs4/rom_0/n0135_reg/d
pin:mcs4/rom_0/n0135_reg/sena
pin:mcs4/rom_0/n0161_reg/d
pin:mcs4/rom_0/n0161_reg/sena
pin:mcs4/rom_0/srcff_reg/d
pin:mcs4/rom_0/srcff_reg/sena
pin:mcs4/rom_0/timing_recovery/a11_reg/sena
pin:mcs4/rom_0/timing_recovery/a12_reg/sena
pin:mcs4/rom_0/timing_recovery/a21_reg/sena
pin:mcs4/rom_0/timing_recovery/a22_reg/sena
pin:mcs4/rom_0/timing_recovery/a31_reg/sena
pin:mcs4/rom_0/timing_recovery/a32_reg/sena
pin:mcs4/rom_0/timing_recovery/m11_reg/sena
pin:mcs4/rom_0/timing_recovery/m12_reg/sena
pin:mcs4/rom_0/timing_recovery/m21_reg/sena
pin:mcs4/rom_0/timing_recovery/m22_reg/sena
pin:mcs4/rom_0/timing_recovery/x11_reg/sena
pin:mcs4/rom_0/timing_recovery/x12_reg/sena
pin:mcs4/rom_0/timing_recovery/x21_reg/sena
pin:mcs4/rom_0/timing_recovery/x22_reg/sena
pin:mcs4/rom_0/timing_recovery/x31_reg/sena
pin:mcs4/rom_0/timing_recovery/x32_reg/sena
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Nets with multiple drivers

The following nets have multiple drivers and at least one of the drivers is     
non-tristate:                                                                   

hnet:mcs4/io_pad[0]
hnet:mcs4/io_pad[1]
hnet:mcs4/io_pad[2]
hnet:mcs4/io_pad[3]
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Timing exceptions with no effect

The following timing exceptions are not currently affecting timing in the       
design.  Either no paths in the design satisfy the exception's path             
specification, or all paths that satisfy the path specification also satisfy an 
exception with a higher priority.  You can improve runtime and memory usage by  
removing these exceptions if they are not truly needed.  To see if there is a   
path in the design that satisfies the path specification for an exception, or   
to see what other exception is overriding an exception because of priority, use 
the command:                                                                    
  report timing -paths [eval [::legacy::get_attribute paths <exception>]]

exception:mcs4/CLK_DIV1
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without clocked external delays

The following primary inputs have no clocked external delays.  As a result the  
timing paths leading from the ports have no timing constraints derived from     
clock waveforms.  The'external_delay' command is used to create new external    
delays.                                                                         

port:mcs4/clear_pad
port:mcs4/data_pad[0]
port:mcs4/data_pad[1]
port:mcs4/data_pad[2]
port:mcs4/data_pad[3]
port:mcs4/io_pad[0]
port:mcs4/io_pad[1]
port:mcs4/io_pad[2]
port:mcs4/io_pad[3]
port:mcs4/poc_pad
port:mcs4/test_pad
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without clocked external delays

The following primary outputs have no clocked external delays.  As a result the 
timing paths leading to the ports have no timing constraints derived from clock 
waveforms.  The'external_delay' command is used to create new external delays.  

port:mcs4/cmram0_pad
port:mcs4/cmram1_pad
port:mcs4/cmram2_pad
port:mcs4/cmram3_pad
port:mcs4/cmrom_pad
port:mcs4/data_pad[0]
port:mcs4/data_pad[1]
port:mcs4/data_pad[2]
port:mcs4/data_pad[3]
port:mcs4/io_pad[0]
port:mcs4/io_pad[1]
port:mcs4/io_pad[2]
port:mcs4/io_pad[3]
port:mcs4/sync_pad
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

port:mcs4/data_pad[0]
port:mcs4/data_pad[1]
port:mcs4/data_pad[2]
port:mcs4/data_pad[3]
port:mcs4/io_pad[0]
port:mcs4/io_pad[1]
port:mcs4/io_pad[2]
port:mcs4/io_pad[3]
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

port:mcs4/cmram0_pad
port:mcs4/cmram1_pad
port:mcs4/cmram2_pad
port:mcs4/cmram3_pad
port:mcs4/cmrom_pad
port:mcs4/data_pad[0]
port:mcs4/data_pad[1]
port:mcs4/data_pad[2]
port:mcs4/data_pad[3]
port:mcs4/io_pad[0]
port:mcs4/io_pad[1]
port:mcs4/io_pad[2]
port:mcs4/io_pad[3]
port:mcs4/sync_pad
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                 1404
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       4
 Timing exceptions with no effect                                 1
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                          11
 Outputs without clocked external delays                         14
 Inputs without external driver/transition                        8
 Outputs without external load                                   14
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:       1456

@file(Script_syn_mcs4_genus.tcl) 134: puts "The Timing Lint report has been generated, check results"
The Timing Lint report has been generated, check results
@file(Script_syn_mcs4_genus.tcl) 135: suspend

Execution has been suspended temporarily.
Enter 'resume' to continue.
Enter 'stop_suspend' to stop script execution
[SUSPEND]genus:root: 0> resume

Resuming...@file(Script_syn_mcs4_genus.tcl) 138: report clocks
============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Mar 05 2025  02:52:16 am
  Module:                 mcs4
  Technology libraries:   slow_vdd1v0 1.0
                          physical_cells 
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


 Clock Description
 ----------------- 

   Clock                                    Clock    Source     No of   
   Name      Period     Rise      Fall      Domain  Pin/Port  Registers 
------------------------------------------------------------------------
 20MHz_CLK   50000.0   25000.0   25000.0   domain_1   sysclk        854 

 Clock Network Latency / Setup Uncertainty
 ----------------------------------------- 

            Network   Network   Source   Source     Setup        Setup    
  Clock     Latency   Latency  Latency  Latency  Uncertainty  Uncertainty 
   Name      Rise      Fall      Rise     Fall       Rise         Fall    
--------------------------------------------------------------------------
20MHz_CLK       3.0       3.0      3.0      3.0          2.5          2.5 

 Clock Relationship (with uncertainty & latency)
 ----------------------------------------------- 

     From         To        R->R      R->F      F->R      F->F  
----------------------------------------------------------------
  20MHz_CLK   20MHz_CLK   49997.5   49997.5   49997.5   49997.5 
@file(Script_syn_mcs4_genus.tcl) 139: puts "The report clocks command has been executed, check clock specs"
The report clocks command has been executed, check clock specs
@file(Script_syn_mcs4_genus.tcl) 140: suspend

Execution has been suspended temporarily.
Enter 'resume' to continue.
Enter 'stop_suspend' to stop script execution
[SUSPEND]genus:root: -1> resume

Resuming...@file(Script_syn_mcs4_genus.tcl) 169: set_db / .syn_generic_effort $GEN_EFF
  Setting attribute of root '/': 'syn_generic_effort' = medium
@file(Script_syn_mcs4_genus.tcl) 170: syn_generic
      Running additional step before syn_gen...

Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[0]' in module 'i4001_rom_ROM_NUMBER0'.
        : The 'hdl_unconnected_value' attribute controls treatment of undriven signal.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[1]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[2]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[3]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[4]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[5]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[6]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[7]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[8]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[9]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[10]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[11]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[12]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[13]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[14]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[15]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[16]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[17]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[18]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[19]' in module 'i4001_rom_ROM_NUMBER0'.
##Generic Timing Info for library domain: _default_ typical gate delay: 139.0 ps std_slew: 17.9 ps std_load: 1.0 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: mcs4, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 4 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'ram_0/oport_reg[0]', 'ram_0/oport_reg[1]', 'ram_0/oport_reg[2]', 
'ram_0/oport_reg[3]'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 4 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'ram_0/ram0/mux_ram_array[addr2]_62_24', 
'ram_0/ram1/mux_ram_array[addr2]_62_24', 
'ram_0/ram2/mux_ram_array[addr2]_62_24', 
'ram_0/ram3/mux_ram_array[addr2]_62_24'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'mcs4' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:01:05) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:52:20 (Mar05) |  386.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: mcs4, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.024s)
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: mcs4, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Combinational hierarchical instances are merged. [GLO-46]
        : Combinational hierarchical instances that have less than or equal to 10 cells are merged. Please use the 'comb_seq_merge_message_threshold' root attribute to see the affected instances.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 10, runtime: 0.034s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Rejected mux_row_100_13 : has multidriven pins.

Rejected mux_data_in_138_18 : has multidriven pins.

Rejected mux_189_32 : has multidriven pins.

Rejected mux_data_out_88_17 : has multidriven pins.

Rejected mux_io_out_217_18 : has multidriven pins.

Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.001s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.005s)
Starting priority mux optimization [v1.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed priority mux optimization (accepts: 0, rejects: 0, runtime: 0.451s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.050s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.009s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 2, runtime: 0.003s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.017s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.001s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.003s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.007s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed clip mux common data inputs (accepts: 1, rejects: 0, runtime: 0.128s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Number of big hc bmuxes before = 4
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 8 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'rom_0/fetch_addr_reg[0]', 'rom_0/fetch_addr_reg[1]', 
'rom_0/fetch_addr_reg[2]', 'rom_0/fetch_addr_reg[3]', 
'rom_0/fetch_addr_reg[4]', 'rom_0/fetch_addr_reg[5]', 
'rom_0/fetch_addr_reg[6]', 'rom_0/fetch_addr_reg[7]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance. 
Following instance is deleted as they do not drive any primary output:
'rom_0/mux_137_23'.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'mcs4'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'ram0' in module 'i4002' is ungrouped to improve datapath connectivity.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'ram1' in module 'i4002' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'ram2' in module 'i4002' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'ram3' in module 'i4002' is ungrouped to improve datapath connectivity.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'mcs4'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_6_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr0
      Timing increment_unsigned...
      Timing increment_unsigned_21...
      Timing increment_unsigned_30...
      Timing increment_unsigned_39...
      Timing increment_unsigned_48...
      Timing increment_unsigned_57...
      Timing increment_unsigned_66...
      Timing increment_unsigned_75...
CDN_DP_region_6_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_6_0_c0 in i4002: area: 6217453620 ,dp = 2 mux = 12 sg = slow         worst_clk_period: -4592024818112686007544091371623043813004152832110781083474987530434548819765321140516579626654680392906110065126800729164270879694187219469955113378228855615075034128434092163310164542077600748578610244716643515416258676369934689095608681774610783372403276652660868448931282944.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 30
 skipped
CDN_DP_region_6_0_c1 in i4002: area: 6196087800 ,dp = 2 mux = 12 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_6_0_c2 in i4002: area: 6196087800 ,dp = 2 mux = 12 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_6_0_c3 in i4002: area: 6196087800 ,dp = 2 mux = 12 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_6_0_c4 in i4002: area: 6196087800 ,dp = 2 mux = 12 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_6_0_c5 in i4002: area: 6196087800 ,dp = 2 mux = 12 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_6_0_c6 in i4002: area: 6196087800 ,dp = 2 mux = 12 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_6_0_c7 in i4002: area: 6196087800 ,dp = 2 mux = 12 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Best config: CDN_DP_region_6_0_c7 in i4002: area: 6196087800 ,dp = 2 mux = 12 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 6196087800.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_6_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       6217453620         6196087800         6196087800         6196087800         6196087800         6196087800         6196087800         6196087800  
##>            WNS        +47543.00          +47543.00          +47543.00          +47543.00          +47543.00          +47543.00          +47543.00          +47543.00  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_6_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START             6217453620 (      )    47543.00 (        )             0 (        )              
##> rewrite                        START             6308258355 ( +1.46)    47410.80 ( -132.20)             0 (       0)              (a,ar) Expr0_from --> Expr0_to
##>                                  END             6548623830 ( +3.81)    47410.80 (   +0.00)             0 (       0)           0  
##>                                  END             6217453620 ( +0.00)    47543.00 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             6217453620 ( +0.00)    47543.00 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             6217453620 ( +0.00)    47543.00 (   +0.00)             0 (       0)              
##>                                  END             6217453620 ( +0.00)    47543.00 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             6217453620 ( +0.00)    47543.00 (   +0.00)             0 (       0)              
##>                                  END             6222795075 ( +0.09)    47543.00 (   +0.00)             0 (       0)           0  
##>                                  END             6222795075 ( +0.09)    47543.00 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START             6222795075 ( +0.00)    47543.00 (   +0.00)             0 (       0)              
##>                                  END             6222795075 ( +0.00)    47543.00 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             6222795075 ( +0.00)    47543.00 (   +0.00)             0 (       0)              
##>                                  END             6222795075 ( +0.00)    47543.00 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             6222795075 ( +0.00)    47543.00 (   +0.00)             0 (       0)              
##>                                  END             6222795075 ( +0.00)    47543.00 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             6222795075 ( +0.00)    47543.00 (   +0.00)             0 (       0)              
##>                                  END             6222795075 ( +0.00)    47543.00 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             6222795075 ( +0.00)    47543.00 (   +0.00)             0 (       0)              
##>                                  END             6222795075 ( +0.00)    47543.00 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             6222795075 ( +0.00)    47543.00 (   +0.00)             0 (       0)              
##>                                  END             6222795075 ( +0.00)    47543.00 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             6222795075 ( +0.00)    47543.00 (   +0.00)             0 (       0)              
##>                                  END             6222795075 ( +0.00)    47543.00 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             6222795075 ( +0.00)    47543.00 (   +0.00)             0 (       0)              
##>                                  END             6222795075 ( +0.00)    47543.00 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             6222795075 ( +0.00)    47543.00 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             6222795075 ( +0.00)    47543.00 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             6222795075 ( +0.00)    47543.00 (   +0.00)             0 (       0)              
##>                                  END             6222795075 ( +0.00)    47543.00 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             6222795075 ( +0.00)    47543.00 (   +0.00)             0 (       0)              
##>                                  END             6222795075 ( +0.00)    47543.00 (   +0.00)             0 (       0)           0  
##>                                  END             6222795075 ( +0.00)    47543.00 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             6222795075 ( +0.00)    47543.00 (   +0.00)             0 (       0)              
##>                                  END             6222795075 ( +0.00)    47543.00 (   +0.00)             0 (       0)           0  
##>                                  END             6222795075 ( +0.00)    47543.00 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             6222795075 ( +0.00)    47543.00 (   +0.00)             0 (       0)              
##>                                  END             6196087800 ( -0.43)    47543.00 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START             6196087800 ( +0.00)    47543.00 (   +0.00)             0 (       0)              
##>                                  END             6196087800 ( +0.00)    47543.00 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             6196087800 ( +0.00)    47543.00 (   +0.00)             0 (       0)              
##>                                  END             6196087800 ( +0.00)    47543.00 (   +0.00)             0 (       0)           0  
##>create_score                    START             6196087800 ( +0.00)    47543.00 (   +0.00)             0 (       0)              
##>                                  END             6196087800 ( +0.00)    47543.00 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_6_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_6_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_11_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
CDN_DP_region_11_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_11_0_c0 in scratchpad: area: 1148412825 ,dp = 1 mux = 5 sg = slow         worst_clk_period: -4592024818112686007544091371623043813004152832110781083474987530434548819765321140516579626654680392906110065126800729164270879694187219469955113378228855615075034128434092163310164542077600748578610244716643515416258676369934689095608681774610783372403276652660868448931282944.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 30
 skipped
CDN_DP_region_11_0_c1 in scratchpad: area: 1148412825 ,dp = 0 mux = 5 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_11_0_c2 in scratchpad: area: 1148412825 ,dp = 0 mux = 5 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_11_0_c3 in scratchpad: area: 1148412825 ,dp = 0 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_11_0_c4 in scratchpad: area: 1148412825 ,dp = 0 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_11_0_c5 in scratchpad: area: 1148412825 ,dp = 0 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_11_0_c6 in scratchpad: area: 1148412825 ,dp = 0 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_11_0_c7 in scratchpad: area: 1148412825 ,dp = 0 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Best config: CDN_DP_region_11_0_c7 in scratchpad: area: 1148412825 ,dp = 0 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 1148412825.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_11_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       1148412825         1148412825         1148412825         1148412825         1148412825         1148412825         1148412825         1148412825  
##>            WNS        +48098.10          +48098.10          +48098.10          +48098.10          +48098.10          +48098.10          +48098.10          +48098.10  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_11_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START             1148412825 (      )    48098.10 (        )             0 (        )              
##>                                  END             1148412825 ( +0.00)    48098.10 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             1148412825 ( +0.00)    48098.10 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             1148412825 ( +0.00)    48098.10 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    48098.10 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             1148412825 ( +0.00)    48098.10 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    48098.10 (   +0.00)             0 (       0)           0  
##>                                  END             1148412825 ( +0.00)    48098.10 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START             1148412825 ( +0.00)    48098.10 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    48098.10 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             1148412825 ( +0.00)    48098.10 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    48098.10 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             1148412825 ( +0.00)    48098.10 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    48098.10 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             1148412825 ( +0.00)    48098.10 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    48098.10 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             1148412825 ( +0.00)    48098.10 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    48098.10 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             1148412825 ( +0.00)    48098.10 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    48098.10 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             1148412825 ( +0.00)    48098.10 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    48098.10 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             1148412825 ( +0.00)    48098.10 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    48098.10 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             1148412825 ( +0.00)    48098.10 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             1148412825 ( +0.00)    48098.10 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             1148412825 ( +0.00)    48098.10 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    48098.10 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             1148412825 ( +0.00)    48098.10 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    48098.10 (   +0.00)             0 (       0)           0  
##>                                  END             1148412825 ( +0.00)    48098.10 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             1148412825 ( +0.00)    48098.10 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    48098.10 (   +0.00)             0 (       0)           0  
##>                                  END             1148412825 ( +0.00)    48098.10 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             1148412825 ( +0.00)    48098.10 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    48098.10 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START             1148412825 ( +0.00)    48098.10 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    48098.10 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             1148412825 ( +0.00)    48098.10 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    48098.10 (   +0.00)             0 (       0)           0  
##>create_score                    START             1148412825 ( +0.00)    48098.10 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    48098.10 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_11_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_11_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_9_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr1
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_9_0_c7' to a form more suitable for further optimization.
      Timing increment_unsigned_144...
      Timing increment_unsigned_144_154...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_9_0_c1' to a form more suitable for further optimization.
      Timing increment_unsigned_144_165...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_9_0_c2' to a form more suitable for further optimization.
      Timing increment_unsigned_144_176...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_9_0_c3' to a form more suitable for further optimization.
      Timing increment_unsigned_144_187...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_9_0_c4' to a form more suitable for further optimization.
      Timing increment_unsigned_144_198...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_9_0_c5' to a form more suitable for further optimization.
      Timing increment_unsigned_144_209...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_9_0_c6' to a form more suitable for further optimization.
      Timing increment_unsigned_144_220...
CDN_DP_region_9_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_9_0_c0 in instruction_pointer: area: 1399461210 ,dp = 3 mux = 6 sg = slow         worst_clk_period: -4592026286657981786519798150856635380254661089824563858689746062895640855338820776959267609006944928273478563359872358369756020747509805528934001838833545258392910759022662478903887282599343977043321628929025325204488942392749664991429472403025600111045200800582324040153169920.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 30
 skipped
CDN_DP_region_9_0_c1 in instruction_pointer: area: 1233876105 ,dp = 1 mux = 5 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_9_0_c2 in instruction_pointer: area: 1233876105 ,dp = 1 mux = 5 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_9_0_c3 in instruction_pointer: area: 1233876105 ,dp = 1 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_9_0_c4 in instruction_pointer: area: 1233876105 ,dp = 1 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_9_0_c5 in instruction_pointer: area: 1233876105 ,dp = 1 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_9_0_c6 in instruction_pointer: area: 1233876105 ,dp = 1 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_9_0_c7 in instruction_pointer: area: 1233876105 ,dp = 1 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Best config: CDN_DP_region_9_0_c7 in instruction_pointer: area: 1233876105 ,dp = 1 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 1233876105.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_9_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       1399461210         1233876105         1233876105         1233876105         1233876105         1233876105         1233876105         1233876105  
##>            WNS        +47966.00          +47966.00          +47966.00          +47966.00          +47966.00          +47966.00          +47966.00          +47966.00  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_9_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START             1399461210 (      )    47966.00 (        )             0 (        )              
##> rewrite                        START             1479583035 ( +5.73)    47910.40 (  -55.60)             0 (       0)              (a,ar) Expr1_from --> Expr1_to
##>                                  END             1730631420 (+16.97)    47910.40 (   +0.00)             0 (       0)           0  
##>                                  END             1399461210 ( +0.00)    47966.00 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             1399461210 ( +0.00)    47966.00 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             1399461210 ( +0.00)    47966.00 (   +0.00)             0 (       0)              
##>  rewrite                       START             1399461210 ( +0.00)    47966.00 (   +0.00)             0 (       0)              (a,csaa) inc_with_select --> inc_ci
##>                                  END             1308656475 ( -6.49)    47966.00 (   +0.00)             0 (       0)           0  
##>                                  END             1308656475 ( -6.49)    47966.00 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             1308656475 ( +0.00)    47966.00 (   +0.00)             0 (       0)              
##>                                  END             1297973565 ( -0.82)    47966.00 (   +0.00)             0 (       0)           0  
##>                                  END             1297973565 ( -7.25)    47966.00 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START             1297973565 ( +0.00)    47966.00 (   +0.00)             0 (       0)              
##>                                  END             1297973565 ( +0.00)    47966.00 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             1297973565 ( +0.00)    47966.00 (   +0.00)             0 (       0)              
##>                                  END             1297973565 ( +0.00)    47966.00 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             1297973565 ( +0.00)    47966.00 (   +0.00)             0 (       0)              
##>                                  END             1297973565 ( +0.00)    47966.00 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             1297973565 ( +0.00)    47966.00 (   +0.00)             0 (       0)              
##>                                  END             1297973565 ( +0.00)    47966.00 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             1297973565 ( +0.00)    47966.00 (   +0.00)             0 (       0)              
##>                                  END             1297973565 ( +0.00)    47966.00 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             1297973565 ( +0.00)    47966.00 (   +0.00)             0 (       0)              
##>                                  END             1297973565 ( +0.00)    47966.00 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             1297973565 ( +0.00)    47966.00 (   +0.00)             0 (       0)              
##>                                  END             1297973565 ( +0.00)    47966.00 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             1297973565 ( +0.00)    47966.00 (   +0.00)             0 (       0)              
##>                                  END             1255241925 ( -3.29)    47966.00 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             1255241925 ( +0.00)    47966.00 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             1255241925 ( +0.00)    47966.00 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             1255241925 ( +0.00)    47966.00 (   +0.00)             0 (       0)              
##>                                  END             1255241925 ( +0.00)    47966.00 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             1255241925 ( +0.00)    47966.00 (   +0.00)             0 (       0)              
##>                                  END             1255241925 ( +0.00)    47966.00 (   +0.00)             0 (       0)           0  
##>                                  END             1255241925 ( +0.00)    47966.00 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             1255241925 ( +0.00)    47966.00 (   +0.00)             0 (       0)              
##>                                  END             1255241925 ( +0.00)    47966.00 (   +0.00)             0 (       0)           0  
##>                                  END             1255241925 ( +0.00)    47966.00 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             1255241925 ( +0.00)    47966.00 (   +0.00)             0 (       0)              
##>                                  END             1233876105 ( -1.70)    47966.00 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START             1233876105 ( +0.00)    47966.00 (   +0.00)             0 (       0)              
##>                                  END             1233876105 ( +0.00)    47966.00 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             1233876105 ( +0.00)    47966.00 (   +0.00)             0 (       0)              
##>                                  END             1233876105 ( +0.00)    47966.00 (   +0.00)             0 (       0)           0  
##>create_score                    START             1233876105 ( +0.00)    47966.00 (   +0.00)             0 (       0)              
##>                                  END             1233876105 ( +0.00)    47966.00 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_9_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_9_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr2
      Timing increment_unsigned_226...
      Timing increment_unsigned_230...
      Timing increment_unsigned_234...
      Timing increment_unsigned_238...
      Timing increment_unsigned_242...
      Timing increment_unsigned_246...
      Timing increment_unsigned_250...
CDN_DP_region_1_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_1_0_c0 in clockgen_SYSCLK_TCY50: area: 128194920 ,dp = 1 mux = 0 sg = slow         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_1_0_c1 in clockgen_SYSCLK_TCY50: area: 106829100 ,dp = 1 mux = 0 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_0_c2 in clockgen_SYSCLK_TCY50: area: 106829100 ,dp = 1 mux = 0 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_0_c3 in clockgen_SYSCLK_TCY50: area: 106829100 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_0_c4 in clockgen_SYSCLK_TCY50: area: 106829100 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_0_c5 in clockgen_SYSCLK_TCY50: area: 106829100 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_0_c6 in clockgen_SYSCLK_TCY50: area: 106829100 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_0_c7 in clockgen_SYSCLK_TCY50: area: 106829100 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Best config: CDN_DP_region_1_0_c7 in clockgen_SYSCLK_TCY50: area: 106829100 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 106829100.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_1_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        128194920          106829100          106829100          106829100          106829100          106829100          106829100          106829100  
##>            WNS        +48976.00          +48976.00          +48976.00          +48976.00          +48976.00          +48976.00          +48976.00          +48976.00  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_1_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              128194920 (      )    48976.00 (        )             0 (        )              
##> rewrite                        START              218999655 (+70.83)    48944.90 (  -31.10)             0 (       0)              (a,ar) Expr2_from --> Expr2_to
##>                                  END              459365130 (+109.76)    48951.10 (   +6.20)             0 (       0)           0  
##>                                  END              128194920 ( +0.00)    48976.00 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              128194920 ( +0.00)    48976.00 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              128194920 ( +0.00)    48976.00 (   +0.00)             0 (       0)              
##>                                  END              128194920 ( +0.00)    48976.00 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              128194920 ( +0.00)    48976.00 (   +0.00)             0 (       0)              
##>                                  END              133536375 ( +4.17)    48976.00 (   +0.00)             0 (       0)           0  
##>                                  END              133536375 ( +4.17)    48976.00 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START              133536375 ( +0.00)    48976.00 (   +0.00)             0 (       0)              
##>                                  END              133536375 ( +0.00)    48976.00 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START              133536375 ( +0.00)    48976.00 (   +0.00)             0 (       0)              
##>                                  END              133536375 ( +0.00)    48976.00 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START              133536375 ( +0.00)    48976.00 (   +0.00)             0 (       0)              
##>                                  END              133536375 ( +0.00)    48976.00 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START              133536375 ( +0.00)    48976.00 (   +0.00)             0 (       0)              
##>                                  END              133536375 ( +0.00)    48976.00 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START              133536375 ( +0.00)    48976.00 (   +0.00)             0 (       0)              
##>                                  END              133536375 ( +0.00)    48976.00 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START              133536375 ( +0.00)    48976.00 (   +0.00)             0 (       0)              
##>                                  END              133536375 ( +0.00)    48976.00 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START              133536375 ( +0.00)    48976.00 (   +0.00)             0 (       0)              
##>                                  END              133536375 ( +0.00)    48976.00 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START              133536375 ( +0.00)    48976.00 (   +0.00)             0 (       0)              
##>                                  END              133536375 ( +0.00)    48976.00 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              133536375 ( +0.00)    48976.00 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              133536375 ( +0.00)    48976.00 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              133536375 ( +0.00)    48976.00 (   +0.00)             0 (       0)              
##>                                  END              133536375 ( +0.00)    48976.00 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              133536375 ( +0.00)    48976.00 (   +0.00)             0 (       0)              
##>                                  END              133536375 ( +0.00)    48976.00 (   +0.00)             0 (       0)           0  
##>                                  END              133536375 ( +0.00)    48976.00 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              133536375 ( +0.00)    48976.00 (   +0.00)             0 (       0)              
##>                                  END              133536375 ( +0.00)    48976.00 (   +0.00)             0 (       0)           0  
##>                                  END              133536375 ( +0.00)    48976.00 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START              133536375 ( +0.00)    48976.00 (   +0.00)             0 (       0)              
##>                                  END              106829100 (-20.00)    48976.00 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START              106829100 ( +0.00)    48976.00 (   +0.00)             0 (       0)              
##>                                  END              106829100 ( +0.00)    48976.00 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              106829100 ( +0.00)    48976.00 (   +0.00)             0 (       0)              
##>                                  END              106829100 ( +0.00)    48976.00 (   +0.00)             0 (       0)           0  
##>create_score                    START              106829100 ( +0.00)    48976.00 (   +0.00)             0 (       0)              
##>                                  END              106829100 ( +0.00)    48976.00 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_1_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_1_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_data_reg[0]' and 'rom_data_reg[1]' in 'i4001_rom_ROM_NUMBER0' have been merged.
        : To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance attribute to 'false'.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_data_reg[0]' and 'rom_data_reg[2]' in 'i4001_rom_ROM_NUMBER0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_data_reg[0]' and 'rom_data_reg[3]' in 'i4001_rom_ROM_NUMBER0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_data_reg[0]' and 'rom_data_reg[4]' in 'i4001_rom_ROM_NUMBER0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_data_reg[0]' and 'rom_data_reg[5]' in 'i4001_rom_ROM_NUMBER0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_data_reg[0]' and 'rom_data_reg[6]' in 'i4001_rom_ROM_NUMBER0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_data_reg[0]' and 'rom_data_reg[7]' in 'i4001_rom_ROM_NUMBER0' have been merged.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 7 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'rom_store/rom_data_reg[1]', 'rom_store/rom_data_reg[2]', 
'rom_store/rom_data_reg[3]', 'rom_store/rom_data_reg[4]', 
'rom_store/rom_data_reg[5]', 'rom_store/rom_data_reg[6]', 
'rom_store/rom_data_reg[7]'.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'mcs4'.
      Removing temporary intermediate hierarchies under mcs4
Number of big hc bmuxes after = 4
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: mcs4, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: mcs4, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.003s)
              Optimizing muxes in design 'clockgen_SYSCLK_TCY50'.
              Post blast muxes in design 'clockgen_SYSCLK_TCY50'.
              Optimizing muxes in design 'i4001_ROM_NUMBER0_IO_OUTPUT15'.
              Post blast muxes in design 'i4001_ROM_NUMBER0_IO_OUTPUT15'.
              Optimizing muxes in design 'i4002'.
              Post blast muxes in design 'i4002'.
              Optimizing muxes in design 'timing_io'.
              Post blast muxes in design 'timing_io'.
              Optimizing muxes in design 'instruction_pointer'.
              Post blast muxes in design 'instruction_pointer'.
              Optimizing muxes in design 'scratchpad'.
              Post blast muxes in design 'scratchpad'.
              Optimizing muxes in design 'alu'.
              Post blast muxes in design 'alu'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: mcs4, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.232s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                                                                                   Message Text                                                                                    |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-250    |Info    |    4 |Processing multi-dimensional arrays.                                                                                                                                               |
| CDFG-511    |Info    |    3 |An 'X' or 'Z' value propagated to a conditional statement can cause a simulation mismatch between the original and the synthesized designs.                                        |
|             |        |      |Verify that 'X' and 'Z' assignments in the HDL are as intended. If the HDL source line given for this assignment is not accurate, search backwards in the file for an explicit 'X' |
|             |        |      | or 'Z' assignment that may have been propagated to the given location.                                                                                                            |
| CDFG-738    |Info    |    7 |Common subexpression eliminated.                                                                                                                                                   |
| CDFG-739    |Info    |    7 |Common subexpression kept.                                                                                                                                                         |
| CDFG2G-622  |Warning |    8 |Signal or variable has multiple drivers.                                                                                                                                           |
|             |        |      |This may cause simulation mismatches between the original and synthesized designs.                                                                                                 |
| CWD-19      |Info    |   85 |An implementation was inferred.                                                                                                                                                    |
| CWD-36      |Info    |   20 |Sorted the set of valid implementations for synthetic operator.                                                                                                                    |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                                                                                                                                                         |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                                                                                                                                                    |
| DPOPT-3     |Info    |    4 |Implementing datapath configurations.                                                                                                                                              |
| DPOPT-4     |Info    |    4 |Done implementing datapath configurations.                                                                                                                                         |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                                                                                                                                                      |
| ELAB-1      |Info    |    1 |Elaborating Design.                                                                                                                                                                |
| ELAB-2      |Info    |   14 |Elaborating Subdesign.                                                                                                                                                             |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                                                                                                                                                           |
| ELABUTL-125 |Warning | 2048 |Undriven signal detected.                                                                                                                                                          |
|             |        |      |The undriven signal handling can be controlled by setting the attribute 'hdl_unconnected_value' before syn_generic command.                                                        |
| ELABUTL-130 |Info    | 2048 |Undriven signal detected.                                                                                                                                                          |
|             |        |      |The 'hdl_unconnected_value' attribute controls treatment of undriven signal.                                                                                                       |
| ELABUTL-132 |Info    |   44 |Unused instance port.                                                                                                                                                              |
|             |        |      |Please check the reported scenario of unconnected instance port to ensure that it matches the design intent.                                                                       |
| GLO-32      |Info    |    3 |Deleting sequential instances not driving any primary outputs.                                                                                                                     |
|             |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of        |
|             |        |      | deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.      |
| GLO-34      |Info    |    2 |Deleting instances not driving any primary outputs.                                                                                                                                |
|             |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the    |
|             |        |      | list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the |
|             |        |      | complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.                      |
| GLO-42      |Info    |    7 |Equivalent sequential instances have been merged.                                                                                                                                  |
|             |        |      |To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance attribute  |
|             |        |      | to 'false'.                                                                                                                                                                       |
| GLO-46      |Info    |    1 |Combinational hierarchical instances are merged.                                                                                                                                   |
| GLO-51      |Info    |    4 |Hierarchical instance automatically ungrouped.                                                                                                                                     |
|             |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to     |
|             |        |      | 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.                                                       |
| LBR-9       |Warning |   20 |Library cell has no output pins defined.                                                                                                                                           |
|             |        |      |Add the missing output pin(s)                                                                                                                                                      |
|             |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is   |
|             |        |      | no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it  |
|             |        |      | will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The    |
|             |        |      | message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin)                    |
|             |        |      | of the cell, to use it for mapping. The pg_pin will not have any function defined.                                                                                                |
| LBR-41      |Info    |    1 |An output library pin lacks a function attribute.                                                                                                                                  |
|             |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.        |
| LBR-155     |Info    |  792 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                                           |
|             |        |      |The 'timing_sense' attribute will be respected.                                                                                                                                    |
| LBR-161     |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                                                                         |
| LBR-162     |Info    |  124 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                                                            |
|             |        |      |Setting the 'timing_sense' to non_unate.                                                                                                                                           |
| LBR-412     |Info    |    1 |Created nominal operating condition.                                                                                                                                               |
|             |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively)    |
|             |        |      | , or by the default PVT values (1.0,1.0,1.0).                                                                                                                                     |
| LBR-518     |Info    |    1 |Missing a function attribute in the output pin definition.                                                                                                                         |
| PHYS-107    |Warning |   16 |Duplicate macro definition.                                                                                                                                                        |
| PHYS-129    |Info    |  119 |Via with no resistance will have a value of '0.0' assigned for resistance value.                                                                                                   |
|             |        |      |If this is the expected behavior, this message can be ignored.                                                                                                                     |
| PHYS-279    |Warning |   94 |Physical cell not defined in library.                                                                                                                                              |
|             |        |      |Ensure that the proper library files are available and have been imported.                                                                                                         |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                                       |
| RTLOPT-40   |Info    |    7 |Transformed datapath macro.                                                                                                                                                        |
| SYNTH-1     |Info    |    1 |Synthesizing.                                                                                                                                                                      |
| TIM-1000    |Info    |    1 |Multimode clock gating check is disabled.                                                                                                                                          |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
      Mapping 'mcs4'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 4 cpu machine.
        : The requested number of cpus are not available on machine.
Multi-threaded constant propagation [1|0] ...
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_68_67' of datapath component 'increment_unsigned_226'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_ADD_UNS_OP' of datapath component 'increment_unsigned_144_154'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[31][2]'. The constant is '0'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[31][0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[30][3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[30][2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[30][1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[30][0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[29][3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[29][2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[29][1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[29][0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[28][3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[28][2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[28][1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[28][0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[27][3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[27][2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[27][1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[27][0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[26][3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[26][2]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram3_ram_array_reg[20][0]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram3_ram_array_reg[20][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram3_ram_array_reg[20][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram3_ram_array_reg[20][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram3_ram_array_reg[21][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram3_ram_array_reg[21][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram3_ram_array_reg[21][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram3_ram_array_reg[21][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram3_ram_array_reg[22][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram3_ram_array_reg[22][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram3_ram_array_reg[22][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram3_ram_array_reg[22][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram3_ram_array_reg[23][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram3_ram_array_reg[23][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram3_ram_array_reg[23][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram3_ram_array_reg[23][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram3_ram_array_reg[24][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram3_ram_array_reg[24][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram3_ram_array_reg[24][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram3_ram_array_reg[24][3]'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_182_36' of datapath component 'increment_unsigned_21'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'timing_recovery' in module 'i4001_ROM_NUMBER0_IO_OUTPUT15' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'reg_rfsh_0' in module 'scratchpad' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'addr_rfsh_0' in module 'instruction_pointer' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'addr_ptr_0' in module 'instruction_pointer' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'addr_ptr_1' in module 'instruction_pointer' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'addr_rfsh_1' in module 'instruction_pointer' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'reg_rfsh_1' in module 'scratchpad' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'reg_rfsh_2' in module 'scratchpad' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'timing_generator' in module 'timing_io' would be automatically ungrouped.
          There are 9 hierarchical instances automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'timing_recovery' in module 'i4002' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'tio_board' in module 'i4004' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'rom_store' in module 'mcs4' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'rom_0' in module 'mcs4' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'i4004' in module 'mcs4' would be automatically ungrouped.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 53 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'ram_0/ram3_ram_array_reg[20][0]', 'ram_0/ram3_ram_array_reg[20][1]', 
'ram_0/ram3_ram_array_reg[20][2]', 'ram_0/ram3_ram_array_reg[20][3]', 
'ram_0/ram3_ram_array_reg[21][0]', 'ram_0/ram3_ram_array_reg[21][1]', 
'ram_0/ram3_ram_array_reg[21][2]', 'ram_0/ram3_ram_array_reg[21][3]', 
'ram_0/ram3_ram_array_reg[22][0]', 'ram_0/ram3_ram_array_reg[22][1]', 
'ram_0/ram3_ram_array_reg[22][2]', 'ram_0/ram3_ram_array_reg[22][3]', 
'ram_0/ram3_ram_array_reg[23][0]', 'ram_0/ram3_ram_array_reg[23][1]', 
'ram_0/ram3_ram_array_reg[23][2]', 'ram_0/ram3_ram_array_reg[23][3]', 
'ram_0/ram3_ram_array_reg[24][0]', 'ram_0/ram3_ram_array_reg[24][1]', 
'ram_0/ram3_ram_array_reg[24][2]', 'ram_0/ram3_ram_array_reg[24][3]', 
'ram_0/ram3_ram_array_reg[25][0]', 'ram_0/ram3_ram_array_reg[25][1]', 
'ram_0/ram3_ram_array_reg[25][2]', 'ram_0/ram3_ram_array_reg[25][3]', 
'ram_0/ram3_ram_array_reg[26][0]', 'ram_0/ram3_ram_array_reg[26][1]', 
'ram_0/ram3_ram_array_reg[26][2]', 'ram_0/ram3_ram_array_reg[26][3]', 
'ram_0/ram3_ram_array_reg[27][0]', 'ram_0/ram3_ram_array_reg[27][1]', 
'ram_0/ram3_ram_array_reg[27][2]', 'ram_0/ram3_ram_array_reg[27][3]', 
'ram_0/ram3_ram_array_reg[28][0]', 'ram_0/ram3_ram_array_reg[28][1]', 
'ram_0/ram3_ram_array_reg[28][2]', 'ram_0/ram3_ram_array_reg[28][3]', 
'ram_0/ram3_ram_array_reg[29][0]', 'ram_0/ram3_ram_array_reg[29][1]', 
'ram_0/ram3_ram_array_reg[29][2]', 'ram_0/ram3_ram_array_reg[29][3]', 
'ram_0/ram3_ram_array_reg[30][0]', 'ram_0/ram3_ram_array_reg[30][1]', 
'ram_0/ram3_ram_array_reg[30][2]', 'ram_0/ram3_ram_array_reg[30][3]', 
'ram_0/ram3_ram_array_reg[31][0]', 'ram_0/ram3_ram_array_reg[31][1]', 
'ram_0/ram3_ram_array_reg[31][2]', 'ram_0/ram3_ram_array_reg[31][3]', 
'rom_0_rom_out_reg[0]', 'rom_0_rom_out_reg[1]', 'rom_0_rom_out_reg[2]', 
'rom_0_rom_out_reg[3]', 'rom_store_rom_data_reg[0]'.
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-32' truncated to length 4096 from 5219
        : By default messages are limited to 4096 characters. All characters after the 4096 character limit are truncated. To remove this limit, set the message attribute 'truncate' to 'false'. However, this may dramatically increase the size of the log file.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 144 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'ram_0/ram0_ram_array_reg[20][0]', 'ram_0/ram0_ram_array_reg[20][1]', 
'ram_0/ram0_ram_array_reg[20][2]', 'ram_0/ram0_ram_array_reg[20][3]', 
'ram_0/ram0_ram_array_reg[21][0]', 'ram_0/ram0_ram_array_reg[21][1]', 
'ram_0/ram0_ram_array_reg[21][2]', 'ram_0/ram0_ram_array_reg[21][3]', 
'ram_0/ram0_ram_array_reg[22][0]', 'ram_0/ram0_ram_array_reg[22][1]', 
'ram_0/ram0_ram_array_reg[22][2]', 'ram_0/ram0_ram_array_reg[22][3]', 
'ram_0/ram0_ram_array_reg[23][0]', 'ram_0/ram0_ram_array_reg[23][1]', 
'ram_0/ram0_ram_array_reg[23][2]', 'ram_0/ram0_ram_array_reg[23][3]', 
'ram_0/ram0_ram_array_reg[24][0]', 'ram_0/ram0_ram_array_reg[24][1]', 
'ram_0/ram0_ram_array_reg[24][2]', 'ram_0/ram0_ram_array_reg[24][3]', 
'ram_0/ram0_ram_array_reg[25][0]', 'ram_0/ram0_ram_array_reg[25][1]', 
'ram_0/ram0_ram_array_reg[25][2]', 'ram_0/ram0_ram_array_reg[25][3]', 
'ram_0/ram0_ram_array_reg[26][0]', 'ram_0/ram0_ram_array_reg[26][1]', 
'ram_0/ram0_ram_array_reg[26][2]', 'ram_0/ram0_ram_array_reg[26][3]', 
'ram_0/ram0_ram_array_reg[27][0]', 'ram_0/ram0_ram_array_reg[27][1]', 
'ram_0/ram0_ram_array_reg[27][2]', 'ram_0/ram0_ram_array_reg[27][3]', 
'ram_0/ram0_ram_array_reg[28][0]', 'ram_0/ram0_ram_array_reg[28][1]', 
'ram_0/ram0_ram_array_reg[28][2]', 'ram_0/ram0_ram_array_reg[28][3]', 
'ram_0/ram0_ram_array_reg[29][0]', 'ram_0/ram0_ram_array_reg[29][1]', 
'ram_0/ram0_ram_array_reg[29][2]', 'ram_0/ram0_ram_array_reg[29][3]', 
'ram_0/ram0_ram_array_reg[30][0]', 'ram_0/ram0_ram_array_reg[30][1]', 
'ram_0/ram0_ram_array_reg[30][2]', 'ram_0/ram0_ram_array_reg[30][3]', 
'ram_0/ram0_ram_array_reg[31][0]', 'ram_0/ram0_ram_array_reg[31][1]', 
'ram_0/ram0_ram_array_reg[31][2]', 'ram_0/ram0_ram_array_reg[31][3]', 
'ram_0/ram1_ram_array_reg[20][0]', 'ram_0/ram1_ram_array_reg[20][1]', 
'ram_0/ram1_ram_array_reg[20][2]', 'ram_0/ram1_ram_array_reg[20][3]', 
'ram_0/ram1_ram_array_reg[21][0]', 'ram_0/ram1_ram_array_reg[21][1]', 
'ram_0/ram1_ram_array_reg[21][2]', 'ram_0/ram1_ram_array_reg[21][3]', 
'ram_0/ram1_ram_array_reg[22][0]', 'ram_0/ram1_ram_array_reg[22][1]', 
'ram_0/ram1_ram_array_reg[22][2]', 'ram_0/ram1_ram_array_reg[22][3]', 
'ram_0/ram1_ram_array_reg[23][0]', 'ram_0/ram1_ram_array_reg[23][1]', 
'ram_0/ram1_ram_array_reg[23][2]', 'ram_0/ram1_ram_array_reg[23][3]', 
'ram_0/ram1_ram_array_reg[24][0]', 'ram_0/ram1_ram_array_reg[24][1]', 
'ram_0/ram1_ram_array_reg[24][2]', 'ram_0/ram1_ram_array_reg[24][3]', 
'ram_0/ram1_ram_array_reg[25][0]', 'ram_0/ram1_ram_array_reg[25][1]', 
'ram_0/ram1_ram_array_reg[25][2]', 'ram_0/ram1_ram_array_reg[25][3]', 
'ram_0/ram1_ram_array_reg[26][0]', 'ram_0/ram1_ram_array_reg[26][1]', 
'ram_0/ram1_ram_array_reg[26][2]', 'ram_0/ram1_ram_array_reg[26][3]', 
'ram_0/ram1_ram_array_reg[27][0]', 'ram_0/ram1_ram_array_reg[27][1]', 
'ram_0/ram1_ram_array_reg[27][2]', 'ram_0/ram1_ram_array_reg[27][3]', 
'ram_0/ram1_ram_array_reg[28][0]', 'ram_0/ram1_ram_array_reg[28][1]', 
'ram_0/ram1_ram_array_reg[28][2]', 'ram_0/ram1_ram_array_reg[28][3]', 
'ram_0/ram1_ram_array_reg[29][0]', 'ram_0/ram1_ram_array_reg[29][1]', 
'ram_0/ram1_ram_array_reg[29][2]', 'ram_0/ram1_ram_array_reg[29][3]', 
'ram_0/ram1_ram_array_reg[30][0]', 'ram_0/ram1_ram_array_reg[30][1]', 
'ram_0/ram1_ram_array_reg[30][2]', 'ram_0/ram1_ram_array_reg[30][3]', 
'ram_0/ram1_ram_array_reg[31][0]', 'ram_0/ram1_ram_array_reg[31][1]', 
'ram_0/ram1_ram_array_reg[31][2]', 'ram_0/ram1_ram_array_reg[31][3]', 
'ram_0/ram2_ram_array_reg[20][0]', 'ram_0/ram2_ram_array_reg[20][1]', 
'ram_0/ram2_ram_array_reg[20][2]', 'ram_0/ram2_ram_array_reg[20][3]', 
'ram_0/ram2_ram_array_reg[21][0]', 'ram_0/ram2_ram_array_reg[21][1]', 
'ram_0/ram2_ram_array_reg[21][2]', 'ram_0/ram2_ram_array_reg[21][3]', 
'ram_0/ram2_ram_array_reg[22][0]', 'ram_0/ram2_ram_array_reg[22][1]', 
'ram_0/ram2_ram_array_reg[22][2]', 'ram_0/ram2_ram_array_reg[22][3]', 
'ram_0/ram2_ram_array_reg[23][0]', 'ram_0/ram2_ram_array_reg[23][1]', 
'ram_0/ram2_ram_array_reg[23][2]', 'ram_0/ram2_ram_array_reg[23][3]', 
'ram_0/ram
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
new_area=5341455  new_slack=48578.70  new_is_better=0
new_area=293780025  new_slack=49005.00  new_is_better=1
new_area=7007988960  new_slack=47378.10  new_is_better=0
new_area=1976338350  new_slack=47796.10  new_is_better=0
new_area=3626847945  new_slack=48073.80  new_is_better=0
new_area=2724142050  new_slack=48141.50  new_is_better=0
new_area=875998620  new_slack=47207.90  new_is_better=1
new_area=53841866400  new_slack=47138.70  new_is_better=0
        Done preparing the circuit
          Structuring (delay-based) mcs4...
          Done structuring (delay-based) mcs4
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 4 CPUs usable)
          Structuring (delay-based) clockgen_SYSCLK_TCY50...
            Starting partial collapsing (xors only) clockgen_SYSCLK_TCY50
            Finished partial collapsing.
            Starting partial collapsing  clockgen_SYSCLK_TCY50
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) clockgen_SYSCLK_TCY50
        Mapping component clockgen_SYSCLK_TCY50...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|   Id   |  Sev   |Count |                                                                                     Message Text                                                                                       |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| GB-6   |Info    |    3 |A datapath component has been ungrouped.                                                                                                                                                |
| GLO-12 |Info    |  197 |Replacing a flip-flop with a logic constant 0.                                                                                                                                          |
|        |        |      |To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete   |
|        |        |      | list of deleted sequential with command 'report sequential -deleted' (on Reason 'constant0').                                                                                          |
| GLO-32 |Info    |    2 |Deleting sequential instances not driving any primary outputs.                                                                                                                          |
|        |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted     |
|        |        |      | sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.                   |
| GLO-45 |Info    |  196 |Replacing the synchronous part of an always feeding back flip-flop with a logic constant.                                                                                               |
|        |        |      |To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization.      |
| GLO-51 |Info    |   14 |Hierarchical instance automatically ungrouped.                                                                                                                                          |
|        |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'.  |
|        |        |      | You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.                                                                    |
| MESG-6 |Warning |    1 |Message truncated because it exceeds the maximum length of 4096 characters.                                                                                                             |
|        |        |      |By default messages are limited to 4096 characters. All characters after the 4096 character limit are truncated. To remove this limit, set the message attribute 'truncate' to 'false'. |
|        |        |      | However, this may dramatically increase the size of the log file.                                                                                                                      |
| ST-136 |Warning |    1 |Not obtained requested number of super thread servers.                                                                                                                                  |
|        |        |      |The requested number of cpus are not available on machine.                                                                                                                              |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'default' target slack:  1496 ps
Target path end-point (Pin: ram_0/char_num_reg[3]/d)

        Pin                     Type          Fanout Load Arrival   
                                                     (fF)   (ps)    
--------------------------------------------------------------------
(clock 20MHz_CLK)     <<<  launch                           25000 R 
                           latency                                  
ram_0
  opa_reg[1]/clk                                                    
  opa_reg[1]/q        (u)  unmapped_d_flop         5  5.0           
  g7388/in_1                                                        
  g7388/z             (u)  unmapped_nand2          1  1.0           
  g7389/in_1                                                        
  g7389/z             (u)  unmapped_nand2          1  1.0           
  g7360/in_1                                                        
  g7360/z             (u)  unmapped_complex2       1  1.0           
  g7362/in_0                                                        
  g7362/z             (u)  unmapped_nand2         14 14.0           
  g7317/in_1                                                        
  g7317/z             (u)  unmapped_complex2       4  4.0           
  g7296/in_0                                                        
  g7296/z             (u)  unmapped_or2            4  4.0           
  g7259/in_1                                                        
  g7259/z             (u)  unmapped_or2            4  4.0           
  g6909/in_0                                                        
  g6909/z             (u)  unmapped_complex2       1  1.0           
  g6910/in_15                                                       
  g6910/z             (u)  unmapped_nand16         1  1.0           
  g6819/in_6                                                        
  g6819/z             (u)  unmapped_or8            1  1.0           
  g88/in_0                                                          
  g88/z               (u)  unmapped_bufif1        10 12.6           
  g10/in_0                                                          
  g10/z               (u)  unmapped_or2            2  2.0           
  g7369/in_1                                                        
  g7369/z             (u)  unmapped_complex2       1  1.0           
  g7371/in_0                                                        
  g7371/z             (u)  unmapped_nand2          3  3.0           
  g7352/in_0                                                        
  g7352/z             (u)  unmapped_complex2       1  1.0           
  g7302/in_2                                                        
  g7302/z             (u)  unmapped_nand3          4  4.0           
  g7268/in_0                                                        
  g7268/z             (u)  unmapped_nand2          1  1.0           
  g7270/in_0                                                        
  g7270/z             (u)  unmapped_nand2          1  1.0           
  char_num_reg[3]/d   <<<  unmapped_d_flop                          
  char_num_reg[3]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock 20MHz_CLK)          capture                          75000 R 
                           latency                                  
                           uncertainty                              
--------------------------------------------------------------------
Start-point  : ram_0/opa_reg[1]/clk
End-point    : ram_0/char_num_reg[3]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 46318ps.
 
Cost Group 'CLK_DIV2' target slack:  1498 ps
Target path end-point (Pin: /in)

            Pin                            Type         Fanout Load Arrival   
                                                               (fF)   (ps)    
------------------------------------------------------------------------------
(clock 20MHz_CLK)               <<<    launch                         25000 R 
                                       latency                                
mux_ctl_0xi
  i4004_tio_board_poc_reg/clk                                                 
  i4004_tio_board_poc_reg/q     (u)    unmapped_d_flop      17 20.0           
mux_ctl_0xi/cdn_pp_marker16390_in 
preserved pin                 <<< (b)                                         
(clk_gating_check_3)                   ext delay                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK_DIV2)                       capture                        75000 R 
------------------------------------------------------------------------------
Cost Group   : 'CLK_DIV2' (path_group 'CLK_DIV2')
Start-point  : mux_ctl_0xi/i4004_tio_board_poc_reg/clk
End-point    : preserved pin

(u) : Net has unmapped pin(s).
(b) : Timing paths are broken.

The global mapper estimates a slack for this path of 49692ps.
 
          Performing post-condense optimization ...

Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'i4004_id_board' in module 'mcs4' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'i4004_alu_board' in module 'mcs4' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'i4004_ip_board' in module 'mcs4' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'i4004_sp_board' in module 'mcs4' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'ram_0' in module 'mcs4' would be automatically ungrouped.
          There are 5 hierarchical instances automatically ungrouped.

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   636        100.0
Excluded from State Retention     636        100.0
    - Will not convert            636        100.0
      - Preserved                   0          0.0
      - Power intent excluded     636        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:mcs4/clk_gating_check_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:mcs4/clk_gating_check_2'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:mcs4/clk_gating_check_3'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:mcs4/clk_gating_check_4'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'g16396/in_0'.
        : Do the analysis and apply the case analysis on the pin whether you want to break the timing paths or not
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'g16474/in_1'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'g16474/in_0'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'g16454/in_0'.
PBS_Generic_Opt-Post - Elapsed_Time 29, CPU_Time 35.210786
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:01:05) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:52:20 (Mar05) |  386.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:01:34) |  00:00:35(00:00:29) | 100.0(100.0) |    2:52:49 (Mar05) |  627.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 1.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:01:05) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:52:20 (Mar05) |  386.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:01:34) |  00:00:35(00:00:29) |  97.2(100.0) |    2:52:49 (Mar05) |  627.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:01:34) |  00:00:01(00:00:00) |   2.8(  0.0) |    2:52:49 (Mar05) |  627.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -      2438     57587       386
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -      3136     13356       627
##>G:Misc                              29
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       30
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'mcs4' to generic gates.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(Script_syn_mcs4_genus.tcl) 171: puts "Runtime & Memory after 'syn_generic'"
Runtime & Memory after 'syn_generic'
@file(Script_syn_mcs4_genus.tcl) 173: puts "The generic synthesis has been executed, check messages"
The generic synthesis has been executed, check messages
@file(Script_syn_mcs4_genus.tcl) 174: suspend

Execution has been suspended temporarily.
Enter 'resume' to continue.
Enter 'stop_suspend' to stop script execution
Sourcing Preference file from /users/iteso/iteso-s10043/.cadence/genus/gui_sch.pref.tcl...
[SUSPEND]genus:root: -2> 
[SUSPEND]genus:root: -2> syn_map
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
##Generic Timing Info for library domain: _default_ typical gate delay: 139.0 ps std_slew: 17.9 ps std_load: 1.0 fF
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'mcs4' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:01:05) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:52:20 (Mar05) |  386.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:01:34) |  00:00:35(00:00:29) |  65.0( 13.0) |    2:52:49 (Mar05) |  627.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:01:34) |  00:00:01(00:00:00) |   1.8(  0.0) |    2:52:49 (Mar05) |  627.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:04:48) |  00:00:18(00:03:14) |  33.2( 87.0) |    2:56:03 (Mar05) |  614.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 1.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:01:05) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:52:20 (Mar05) |  386.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:01:34) |  00:00:35(00:00:29) |  63.8( 13.0) |    2:52:49 (Mar05) |  627.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:01:34) |  00:00:01(00:00:00) |   1.8(  0.0) |    2:52:49 (Mar05) |  627.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:04:48) |  00:00:18(00:03:14) |  32.6( 87.0) |    2:56:03 (Mar05) |  614.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:17(00:04:48) |  00:00:01(00:00:00) |   1.8(  0.0) |    2:56:03 (Mar05) |  614.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
      Mapping 'mcs4'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 4 cpu machine.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) mcs4...
          Done structuring (delay-based) mcs4
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 4 CPUs usable)
          Structuring (delay-based) clockgen_SYSCLK_TCY50...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) clockgen_SYSCLK_TCY50
        Mapping component clockgen_SYSCLK_TCY50...
 
Global mapping target info
==========================
Cost Group 'default' target slack:  1496 ps
Target path end-point (Pin: ram_0_char_num_reg[3]/d)

           Pin                        Type          Fanout Load Arrival   
                                                           (fF)   (ps)    
--------------------------------------------------------------------------
(clock 20MHz_CLK)           <<<  launch                           25000 R 
                                 latency                                  
mux_ctl_0xi
  ram_0_opa_reg[1]/clk                                                    
  ram_0_opa_reg[1]/q        (u)  unmapped_d_flop         5  5.0           
  ram_0_g7388/in_1                                                        
  ram_0_g7388/z             (u)  unmapped_nand2          1  1.0           
  ram_0_g7389/in_1                                                        
  ram_0_g7389/z             (u)  unmapped_nand2          1  1.0           
  ram_0_g7360/in_0                                                        
  ram_0_g7360/z             (u)  unmapped_complex2       1  1.0           
  ram_0_g7362/in_0                                                        
  ram_0_g7362/z             (u)  unmapped_nand2         14 14.0           
  ram_0_g7317/in_1                                                        
  ram_0_g7317/z             (u)  unmapped_complex2       4  4.0           
  ram_0_g7296/in_0                                                        
  ram_0_g7296/z             (u)  unmapped_or2            4  4.0           
  ram_0_g7259/in_1                                                        
  ram_0_g7259/z             (u)  unmapped_or2            4  4.0           
  ram_0_g6909/in_1                                                        
  ram_0_g6909/z             (u)  unmapped_complex2       1  1.0           
  g16651/in_15                                                            
  g16651/z                  (u)  unmapped_nand16         1  1.0           
  g16612/in_6                                                             
  g16612/z                  (u)  unmapped_or8            1  1.0           
  ram_0_g88/in_0                                                          
  ram_0_g88/z               (u)  unmapped_bufif1        10 12.6           
  ram_0_g10/in_0                                                          
  ram_0_g10/z               (u)  unmapped_or2            2  2.0           
  ram_0_g7369/in_0                                                        
  ram_0_g7369/z             (u)  unmapped_complex2       1  1.0           
  ram_0_g7371/in_0                                                        
  ram_0_g7371/z             (u)  unmapped_nand2          3  3.0           
  ram_0_g7352/in_0                                                        
  ram_0_g7352/z             (u)  unmapped_complex2       1  1.0           
  g16600/in_2                                                             
  g16600/z                  (u)  unmapped_nand3          4  4.0           
  ram_0_g7268/in_0                                                        
  ram_0_g7268/z             (u)  unmapped_nand2          1  1.0           
  ram_0_g7270/in_0                                                        
  ram_0_g7270/z             (u)  unmapped_nand2          1  1.0           
  ram_0_char_num_reg[3]/d   <<<  unmapped_d_flop                          
  ram_0_char_num_reg[3]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock 20MHz_CLK)                capture                          75000 R 
                                 latency                                  
                                 uncertainty                              
--------------------------------------------------------------------------
Start-point  : mux_ctl_0xi/ram_0_opa_reg[1]/clk
End-point    : mux_ctl_0xi/ram_0_char_num_reg[3]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 46309ps.
 
Cost Group 'CLK_DIV2' target slack:  1498 ps
Target path end-point (Pin: /in)

            Pin                            Type         Fanout Load Arrival   
                                                               (fF)   (ps)    
------------------------------------------------------------------------------
(clock 20MHz_CLK)               <<<    launch                         75000 R 
                                       latency                                
mux_ctl_0xi
  i4004_tio_board_poc_reg/clk                                                 
  i4004_tio_board_poc_reg/q     (u)    unmapped_d_flop      19 22.0           
  g16393/in_0                                                                 
  g16393/z                      (u)    unmapped_not          1  1.0           
mux_ctl_0xi/cdn_pp_marker16568_in 
preserved pin                 <<< (b)                                         
(clk_gating_check_5)                   ext delay                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK_DIV2)                       capture                       125000 F 
------------------------------------------------------------------------------
Cost Group   : 'CLK_DIV2' (path_group 'CLK_DIV2')
Start-point  : mux_ctl_0xi/i4004_tio_board_poc_reg/clk
End-point    : preserved pin

(u) : Net has unmapped pin(s).
(b) : Timing paths are broken.

The global mapper estimates a slack for this path of 49698ps.
 
Multi-threaded Technology Mapping (4 threads per ST process, 4 of 4 CPUs usable)
          Restructuring (delay-based) clockgen_SYSCLK_TCY50...
          Done restructuring (delay-based) clockgen_SYSCLK_TCY50
        Optimizing component clockgen_SYSCLK_TCY50...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
            Pin                        Type      Fanout Load Slew Delay Arrival   
                                                        (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------
(clock 20MHz_CLK)                     launch                              75000 R 
                                      latency                        +6   75006 R 
mux_ctl_0xi
  i4004_tio_board_poc_reg/CK                                    2    +0   75006 R 
  i4004_tio_board_poc_reg/Q           DFFSHQX8        2  5.7   42  +322   75328 F 
  g19814/A                                                           +0   75328   
  g19814/Y                            CLKINVX3        3  5.3   49   +49   75376 R 
  g19813/A                                                           +0   75376   
  g19813/Y                            BUFX6           4  5.9   37   +92   75468 R 
  g19812/A                                                           +0   75468   
  g19812/Y                            BUFX3           2  3.6   39   +89   75557 R 
  g19811/A                                                           +0   75557   
  g19811/Y                            BUFX6           4  5.6   36   +86   75643 R 
  g19810/A                                                           +0   75643   
  g19810/Y                            BUFX3           2  4.0   42   +90   75733 R 
  g19808/A                                                           +0   75733   
  g19808/Y                            BUFX3           2  3.2   37   +90   75822 R 
  g19807/A                                                           +0   75822   
  g19807/Y                            BUFX3           2  4.0   42   +90   75913 R 
  g19805/A                                                           +0   75913   
  g19805/Y                            CLKINVX2        2  3.6   60   +57   75970 F 
  g19804/A                                                           +0   75970   
  g19804/Y                            CLKINVX2        1  2.4   40   +53   76023 R 
mux_ctl_0xi/cdn_pp_marker16568_in 
preserved pin                <<< (b)                                 +0   76023 R 
(clk_gating_check_5)                  ext delay                      +0   76023 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK_DIV2)                      capture                            125000 F 
----------------------------------------------------------------------------------
Cost Group   : 'CLK_DIV2' (path_group 'CLK_DIV2')
Timing slack :   48977ps 
Start-point  : mux_ctl_0xi/i4004_tio_board_poc_reg/CK
End-point    : preserved pin

(b) : Timing paths are broken.

             Pin                       Type       Fanout Load Slew Delay Arrival   
                                                         (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(clock 20MHz_CLK)                    launch                                25000 R 
                                     latency                          +6   25006 R 
mux_ctl_0xi
  ram_0_opa_reg[2]/CK                                            2    +0   25006 R 
  ram_0_opa_reg[2]/Q                 DFFHQX8           3  4.7   36  +262   25268 F 
  g19576/S0                                                           +0   25268   
  g19576/Y                           MXI2X6            1  1.8   28  +250   25519 F 
  g19569/B                                                            +0   25519   
  g19569/Y                           MXI2X6            3  6.4   41  +227   25745 R 
  g19566/A                                                            +0   25745   
  g19566/Y                           CLKINVX4          3  4.9   46   +48   25793 F 
  g19543/A                                                            +0   25793   
  g19543/Y                           AND2X6            4  6.8   48  +101   25894 F 
  g19511/B                                                            +0   25894   
  g19511/Y                           AND2X6            4  6.0   45   +96   25991 F 
  g19452/A                                                            +0   25991   
  g19452/Y                           CLKAND2X4         3  4.5   50  +120   26111 F 
  g19415/A                                                            +0   26111   
  g19415/Y                           BUFX3             2  3.4   45   +93   26204 F 
  g19259/A                                                            +0   26204   
  g19259/Y                           CLKAND2X3         1  1.9   34  +103   26307 F 
  g19136/B0                                                           +0   26307   
  g19136/Y                           AO21X4            1  2.3   51  +160   26467 F 
  g19019/A                                                            +0   26467   
  g19019/Y                           OR2X6             1  2.3   40  +145   26612 F 
  g18870/A                                                            +0   26612   
  g18870/Y                           OR2X6             1  2.3   40  +140   26752 F 
  g18804/A                                                            +0   26752   
  g18804/Y                           OR2X6             1  2.3   40  +140   26891 F 
  g18704/B                                                            +0   26891   
  g18704/Y                           OR2X6             1  2.3   40  +129   27020 F 
  g18639/A                                                            +0   27020   
  g18639/Y                           OR2X6             1  2.3   40  +140   27160 F 
  g18575/A                                                            +0   27160   
  g18575/Y                           OR2X6             1  3.8   47  +143   27303 F 
  ram_0_g90/A                                                         +0   27303   
  ram_0_g90/Y                        TBUFX12           9 28.8   78  +139   27442 F 
  g18222/A1                                                           +0   27442   
  g18222/Y                           AO21X4            1  3.0   56  +191   27633 F 
  i4004_tio_board_g3/A                                                +0   27633   
  i4004_tio_board_g3/Y               TBUFX8            6 27.0  102  +160   27792 F 
  g18005/A                                                            +0   27792   
  g18005/Y                           CLKINVX2          2  3.0   53   +78   27870 R 
  g17696/B                                                            +0   27870   
  g17696/Y                           MXI2X6            1  2.3   30  +262   28132 F 
  g17559/B                                                            +0   28132   
  g17559/Y                           OR2X6             1  1.8   38  +123   28256 F 
  i4004_alu_board_tmp_reg[1]/D  <<<  DFFQX4                           +0   28256   
  i4004_alu_board_tmp_reg[1]/CK      setup                       2   +86   28342 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock 20MHz_CLK)                    capture                               75000 R 
                                     latency                          +6   75006 R 
                                     uncertainty                      -2   75004 R 
-----------------------------------------------------------------------------------
Timing slack :   46662ps 
Start-point  : mux_ctl_0xi/ram_0_opa_reg[2]/CK
End-point    : mux_ctl_0xi/i4004_alu_board_tmp_reg[1]/D

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                18311        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
      CLK_DIV2              1498    48977             50000 
       default              1496    46662             50000 

 
Global incremental target info
==============================
Cost Group 'default' target slack:   997 ps
Target path end-point (Pin: ram_0_char_num_reg[3]/D (DFFQX4/D))

           Pin                    Type       Fanout Load Arrival   
                                                    (fF)   (ps)    
-------------------------------------------------------------------
(clock 20MHz_CLK)          <<<  launch                     25000 R 
                                latency                            
mux_ctl_0xi
  ram_0_opa_reg[2]/CK                                              
  ram_0_opa_reg[2]/Q            DFFHQX8           3  4.7           
  g19576/S0                                                        
  g19576/Y                      MXI2X6            1  1.8           
  g19569/B                                                         
  g19569/Y                      MXI2X6            3  6.4           
  g19566/A                                                         
  g19566/Y                      CLKINVX4          3  4.9           
  g19543/A                                                         
  g19543/Y                      AND2X6            4  6.8           
  g19511/B                                                         
  g19511/Y                      AND2X6            4  6.0           
  g19452/A                                                         
  g19452/Y                      CLKAND2X4         3  4.5           
  g19219/A                                                         
  g19219/Y                      CLKAND2X3         1  1.9           
  g19070/B0                                                        
  g19070/Y                      AO21X4            1  2.3           
  g19006/A                                                         
  g19006/Y                      OR2X6             1  2.3           
  g18826/A                                                         
  g18826/Y                      OR2X6             1  2.3           
  g18793/A                                                         
  g18793/Y                      OR2X6             1  2.3           
  g18697/B                                                         
  g18697/Y                      OR2X6             1  2.3           
  g18641/A                                                         
  g18641/Y                      OR2X6             1  2.3           
  g18579/A                                                         
  g18579/Y                      OR2X6             1  3.0           
  ram_0_g89/A                                                      
  ram_0_g89/Y                   TBUFX8            7 22.1           
  g18291/A                                                         
  g18291/Y                      OR2X6             2  2.8           
  g18140/A                                                         
  g18140/Y                      MXI2X6            2  3.7           
  g18042/B                                                         
  g18042/Y                      CLKAND2X3         1  2.4           
  g17896/B                                                         
  g17896/Y                      AND2X6            4  6.0           
  g17621/B                                                         
  g17621/Y                      CLKAND2X3         1  2.0           
  g17601/B0                                                        
  g17601/Y                      AO21X4            1  1.8           
  ram_0_char_num_reg[3]/D  <<<  DFFQX4                             
  ram_0_char_num_reg[3]/CK      setup                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock 20MHz_CLK)               capture                    75000 R 
                                latency                            
                                uncertainty                        
-------------------------------------------------------------------
Start-point  : mux_ctl_0xi/ram_0_opa_reg[2]/CK
End-point    : mux_ctl_0xi/ram_0_char_num_reg[3]/D

The global mapper estimates a slack for this path of 45310ps.
 
Cost Group 'CLK_DIV2' target slack:  1000 ps
Target path end-point (Pin: /in)

            Pin                        Type      Fanout Load Arrival   
                                                        (fF)   (ps)    
-----------------------------------------------------------------------
(clock 20MHz_CLK)              <<<    launch                   75000 R 
                                      latency                          
mux_ctl_0xi
  i4004_tio_board_poc_reg/CK                                           
  i4004_tio_board_poc_reg/Q           DFFSHQX8        2  5.7           
  g19814/A                                                             
  g19814/Y                            CLKINVX3        3  5.3           
  g19813/A                                                             
  g19813/Y                            BUFX6           4  5.9           
  g19812/A                                                             
  g19812/Y                            BUFX3           2  3.6           
  g19811/A                                                             
  g19811/Y                            BUFX6           4  5.6           
  g19810/A                                                             
  g19810/Y                            BUFX3           2  4.0           
  g19808/A                                                             
  g19808/Y                            BUFX3           2  3.2           
  g19807/A                                                             
  g19807/Y                            BUFX3           2  4.0           
  g19805/A                                                             
  g19805/Y                            CLKINVX2        2  3.6           
  g19804/A                                                             
  g19804/Y                            CLKINVX2        1  2.4           
mux_ctl_0xi/cdn_pp_marker16568_in 
preserved pin                <<< (b)                                   
(clk_gating_check_5)                  ext delay                        
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK_DIV2)                      capture                 125000 F 
-----------------------------------------------------------------------
Cost Group   : 'CLK_DIV2' (path_group 'CLK_DIV2')
Start-point  : mux_ctl_0xi/i4004_tio_board_poc_reg/CK
End-point    : preserved pin

(b) : Timing paths are broken.

The global mapper estimates a slack for this path of 47587ps.
 
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
            Pin                        Type      Fanout Load Slew Delay Arrival   
                                                        (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------
(clock 20MHz_CLK)                     launch                              75000 R 
                                      latency                        +6   75006 R 
mux_ctl_0xi
  i4004_tio_board_poc_reg/CK                                    2    +0   75006 R 
  i4004_tio_board_poc_reg/Q           DFFSHQX8        2  7.5   48  +325   75331 F 
  g19814/A                                                           +0   75331   
  g19814/Y                            CLKINVX8        3  6.6   33   +39   75370 R 
  g19813/A                                                           +0   75370   
  g19813/Y                            BUFX12          4  7.8   37   +92   75462 R 
  g19812/A                                                           +0   75462   
  g19812/Y                            BUFX6           2  4.0   30   +82   75544 R 
  g19811/A                                                           +0   75544   
  g19811/Y                            BUFX6           4  6.0   37   +83   75627 R 
  g19810/A                                                           +0   75627   
  g19810/Y                            BUFX6           2  4.8   33   +84   75711 R 
  g19808/A                                                           +0   75711   
  g19808/Y                            BUFX6           2  4.0   30   +80   75791 R 
  g19807/A                                                           +0   75791   
  g19807/Y                            BUFX6           2  5.6   35   +82   75873 R 
  g19805/A                                                           +0   75873   
  g19805/Y                            CLKINVX4        2  4.3   42   +43   75916 F 
  g19804/A                                                           +0   75916   
  g19804/Y                            CLKINVX4        1  4.0   34   +39   75955 R 
mux_ctl_0xi/cdn_pp_marker16568_in 
preserved pin                <<< (b)                                 +0   75955 R 
(clk_gating_check_5)                  ext delay                      +0   75955 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK_DIV2)                      capture                            125000 F 
----------------------------------------------------------------------------------
Cost Group   : 'CLK_DIV2' (path_group 'CLK_DIV2')
Timing slack :   49045ps 
Start-point  : mux_ctl_0xi/i4004_tio_board_poc_reg/CK
End-point    : preserved pin

(b) : Timing paths are broken.

             Pin                       Type       Fanout Load Slew Delay Arrival   
                                                         (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(clock 20MHz_CLK)                    launch                                25000 R 
                                     latency                          +6   25006 R 
mux_ctl_0xi
  ram_0_opa_reg[2]/CK                                            2    +0   25006 R 
  ram_0_opa_reg[2]/Q                 DFFHQX8           3  5.4   38  +263   25269 F 
  g19576/S0                                                           +0   25269   
  g19576/Y                           MXI2X6            1  1.8   28  +251   25521 F 
  g19569/B                                                            +0   25521   
  g19569/Y                           MXI2X8            3 10.1   50  +240   25761 R 
  g19566/A                                                            +0   25761   
  g19566/Y                           CLKINVX12         3  6.1   33   +41   25802 F 
  g19543/A                                                            +0   25802   
  g19543/Y                           CLKAND2X6         4  6.8   49  +104   25906 F 
  g19511/B                                                            +0   25906   
  g19511/Y                           AND2X6            4  8.4   56  +102   26008 F 
  g19452/A                                                            +0   26008   
  g19452/Y                           CLKAND2X6         3  4.9   41  +110   26118 F 
  g19415/A                                                            +0   26118   
  g19415/Y                           BUFX6             2  3.4   32   +81   26199 F 
  g19259/A                                                            +0   26199   
  g19259/Y                           CLKAND2X3         1  1.9   34   +97   26296 F 
  g19136/B0                                                           +0   26296   
  g19136/Y                           AO21X4            1  2.3   51  +160   26456 F 
  g19019/A                                                            +0   26456   
  g19019/Y                           OR2X6             1  2.3   40  +145   26601 F 
  g18870/A                                                            +0   26601   
  g18870/Y                           OR2X6             1  2.3   40  +140   26741 F 
  g18804/A                                                            +0   26741   
  g18804/Y                           OR2X6             1  2.3   40  +140   26880 F 
  g18704/B                                                            +0   26880   
  g18704/Y                           OR2X6             1  2.3   40  +129   27010 F 
  g18639/A                                                            +0   27010   
  g18639/Y                           OR2X6             1  2.3   40  +140   27149 F 
  g18575/A                                                            +0   27149   
  g18575/Y                           OR2X6             1  3.8   47  +143   27292 F 
  ram_0_g90/A                                                         +0   27292   
  ram_0_g90/Y                        TBUFX12           9 30.1   81  +140   27432 F 
  g18222/A1                                                           +0   27432   
  g18222/Y                           AO21X4            1  3.0   56  +192   27625 F 
  i4004_tio_board_g3/A                                                +0   27625   
  i4004_tio_board_g3/Y               TBUFX8            6 27.7  105  +161   27786 F 
  g18005/A                                                            +0   27786   
  g18005/Y                           CLKINVX4          2  3.0   39   +65   27851 R 
  g17696/B                                                            +0   27851   
  g17696/Y                           MXI2X6            1  2.3   30  +255   28106 F 
  g17559/B                                                            +0   28106   
  g17559/Y                           OR2X6             1  1.8   38  +123   28229 F 
  i4004_alu_board_tmp_reg[1]/D  <<<  DFFQX4                           +0   28229   
  i4004_alu_board_tmp_reg[1]/CK      setup                       2   +86   28315 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock 20MHz_CLK)                    capture                               75000 R 
                                     latency                          +6   75006 R 
                                     uncertainty                      -2   75004 R 
-----------------------------------------------------------------------------------
Timing slack :   46688ps 
Start-point  : mux_ctl_0xi/ram_0_opa_reg[2]/CK
End-point    : mux_ctl_0xi/i4004_alu_board_tmp_reg[1]/D

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                                                                                    Message Text                                                                                      |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| GLO-51   |Info    |    5 |Hierarchical instance automatically ungrouped.                                                                                                                                        |
|          |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to        |
|          |        |      | 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.                                                          |
| LBR-155  |Info    |  264 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                                              |
|          |        |      |The 'timing_sense' attribute will be respected.                                                                                                                                       |
| PA-7     |Info    |    2 |Resetting power analysis results.                                                                                                                                                     |
|          |        |      |All computed switching activities are removed.                                                                                                                                        |
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                                          |
| ST-136   |Warning |    1 |Not obtained requested number of super thread servers.                                                                                                                                |
|          |        |      |The requested number of cpus are not available on machine.                                                                                                                            |
| SYNTH-2  |Info    |    1 |Done synthesizing.                                                                                                                                                                    |
| SYNTH-4  |Info    |    1 |Mapping.                                                                                                                                                                              |
| TIM-501  |Info    |    4 |Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values       |
|          |        |      | either false or clock_gating depends on the enable signal.                                                                                                                           |
|          |        |      |Do the analysis and apply the case analysis on the pin whether you want to break the timing paths or not                                                                              |
| TUI-58   |Info    |    4 |Removed object.                                                                                                                                                                       |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr               19156        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
      CLK_DIV2              1000    49045             50000 
       default               997    46688             50000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
          Performing post-mapping optimization ...


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   636        100.0
Excluded from State Retention     636        100.0
    - Will not convert            636        100.0
      - Preserved                   0          0.0
      - Power intent excluded     636        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:mcs4/clk_gating_check_5'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'g16569/A'.
PBS_Techmap-Global Mapping - Elapsed_Time 23, CPU_Time 59.43737700000001
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:01:05) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:52:20 (Mar05) |  386.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:01:34) |  00:00:35(00:00:29) |  30.7( 11.8) |    2:52:49 (Mar05) |  627.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:01:34) |  00:00:01(00:00:00) |   0.9(  0.0) |    2:52:49 (Mar05) |  627.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:04:48) |  00:00:18(00:03:14) |  15.7( 78.9) |    2:56:03 (Mar05) |  614.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:17(00:04:48) |  00:00:01(00:00:00) |   0.9(  0.0) |    2:56:03 (Mar05) |  614.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:16(00:05:11) |  00:00:59(00:00:23) |  51.8(  9.3) |    2:56:26 (Mar05) |  617.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Forcing flat compare. [CFM-212]
        : The design hierarchies are too small to qualify for hierarchical comparison. Set the attribute wlec_hier_comp_threshold accordingly for hier compare
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/mcs4/fv_map.fv.json' for netlist 'fv/mcs4/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/mcs4/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 3, CPU_Time 3.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:01:05) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:52:20 (Mar05) |  386.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:01:34) |  00:00:35(00:00:29) |  29.9( 11.6) |    2:52:49 (Mar05) |  627.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:01:34) |  00:00:01(00:00:00) |   0.8(  0.0) |    2:52:49 (Mar05) |  627.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:04:48) |  00:00:18(00:03:14) |  15.3( 77.9) |    2:56:03 (Mar05) |  614.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:17(00:04:48) |  00:00:01(00:00:00) |   0.8(  0.0) |    2:56:03 (Mar05) |  614.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:16(00:05:11) |  00:00:59(00:00:23) |  50.5(  9.2) |    2:56:26 (Mar05) |  617.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:19(00:05:14) |  00:00:03(00:00:03) |   2.5(  1.2) |    2:56:29 (Mar05) |  617.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.04313900000002491
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:01:05) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:52:20 (Mar05) |  386.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:01:34) |  00:00:35(00:00:29) |  29.9( 11.6) |    2:52:49 (Mar05) |  627.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:01:34) |  00:00:01(00:00:00) |   0.9(  0.0) |    2:52:49 (Mar05) |  627.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:04:48) |  00:00:18(00:03:14) |  15.3( 77.9) |    2:56:03 (Mar05) |  614.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:17(00:04:48) |  00:00:01(00:00:00) |   0.9(  0.0) |    2:56:03 (Mar05) |  614.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:16(00:05:11) |  00:00:59(00:00:23) |  50.5(  9.2) |    2:56:26 (Mar05) |  617.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:19(00:05:14) |  00:00:03(00:00:03) |   2.6(  1.2) |    2:56:29 (Mar05) |  617.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:19(00:05:14) |  00:00:00(00:00:00) |  -0.0(  0.0) |    2:56:29 (Mar05) |  617.8 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:mcs4 ... 

IOPT-REDREM: Performing redundancy removal: Detected 2 redundant wires. CPU time 0.023 seconds.

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:01:05) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:52:20 (Mar05) |  386.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:01:34) |  00:00:35(00:00:29) |  29.9( 11.6) |    2:52:49 (Mar05) |  627.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:01:34) |  00:00:01(00:00:00) |   0.9(  0.0) |    2:52:49 (Mar05) |  627.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:04:48) |  00:00:18(00:03:14) |  15.3( 77.9) |    2:56:03 (Mar05) |  614.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:17(00:04:48) |  00:00:01(00:00:00) |   0.9(  0.0) |    2:56:03 (Mar05) |  614.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:16(00:05:11) |  00:00:59(00:00:23) |  50.5(  9.2) |    2:56:26 (Mar05) |  617.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:19(00:05:14) |  00:00:03(00:00:03) |   2.6(  1.2) |    2:56:29 (Mar05) |  617.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:19(00:05:14) |  00:00:00(00:00:00) |  -0.0(  0.0) |    2:56:29 (Mar05) |  617.8 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:19(00:05:14) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:56:29 (Mar05) |  617.8 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
-------------------------------------------------------------------------------
 hi_fo_buf                 19152        0         0    253843      188      272

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                19152        0         0    253843      188      272

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_tns                  19152        0         0    253843      188      272

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 1, CPU_Time 0.9653240000000096
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:01:05) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:52:20 (Mar05) |  386.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:01:34) |  00:00:35(00:00:29) |  29.7( 11.6) |    2:52:49 (Mar05) |  627.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:01:34) |  00:00:01(00:00:00) |   0.8(  0.0) |    2:52:49 (Mar05) |  627.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:04:48) |  00:00:18(00:03:14) |  15.2( 77.6) |    2:56:03 (Mar05) |  614.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:17(00:04:48) |  00:00:01(00:00:00) |   0.8(  0.0) |    2:56:03 (Mar05) |  614.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:16(00:05:11) |  00:00:59(00:00:23) |  50.1(  9.2) |    2:56:26 (Mar05) |  617.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:19(00:05:14) |  00:00:03(00:00:03) |   2.5(  1.2) |    2:56:29 (Mar05) |  617.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:19(00:05:14) |  00:00:00(00:00:00) |  -0.0(  0.0) |    2:56:29 (Mar05) |  617.8 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:19(00:05:14) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:56:29 (Mar05) |  617.8 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:20(00:05:15) |  00:00:00(00:00:01) |   0.8(  0.4) |    2:56:30 (Mar05) |  617.8 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:01:05) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:52:20 (Mar05) |  386.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:01:34) |  00:00:35(00:00:29) |  29.7( 11.6) |    2:52:49 (Mar05) |  627.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:01:34) |  00:00:01(00:00:00) |   0.8(  0.0) |    2:52:49 (Mar05) |  627.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:04:48) |  00:00:18(00:03:14) |  15.2( 77.6) |    2:56:03 (Mar05) |  614.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:17(00:04:48) |  00:00:01(00:00:00) |   0.8(  0.0) |    2:56:03 (Mar05) |  614.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:16(00:05:11) |  00:00:59(00:00:23) |  50.1(  9.2) |    2:56:26 (Mar05) |  617.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:19(00:05:14) |  00:00:03(00:00:03) |   2.5(  1.2) |    2:56:29 (Mar05) |  617.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:19(00:05:14) |  00:00:00(00:00:00) |  -0.0(  0.0) |    2:56:29 (Mar05) |  617.8 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:19(00:05:14) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:56:29 (Mar05) |  617.8 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:20(00:05:15) |  00:00:00(00:00:01) |   0.8(  0.4) |    2:56:30 (Mar05) |  617.8 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:20(00:05:15) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:56:30 (Mar05) |  617.8 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -      3136     13356       614
##>M:Pre Cleanup                        0         -         -      3136     13356       614
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      3         -         -      3265     15711       617
##>M:Const Prop                         0     46688         0      3265     15711       617
##>M:Cleanup                            1     46688         0      3265     15707       617
##>M:MBCI                               0         -         -      3265     15707       617
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                              23
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       27
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'mcs4'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
[SUSPEND]genus:root: -2> syn_opt
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'mcs4' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_iopt                 19152        0         0    253843      188      272
IOPT-REDREM: Performing redundancy removal: Detected 0 redundant wires. CPU time 0.025 seconds.

-------------------------------------------------------------------------------
 const_prop                19154        0         0    253689      188      272
 simp_cc_inputs            19131        0         0    253070      188      269
-------------------------------------------------------------------------------
 hi_fo_buf                 19131        0         0    253070      188      269

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                19131        0         0    253070      188      269

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  19131        0         0    253070      188      269
 incr_max_trans            21972        0         0    191117      127       80
 incr_max_trans            23270        0         0    178897      130        0
 incr_max_trans            24380        0         0    173863      132        0
 incr_max_trans            24538        0         0    173039      132        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st      5423  (        0 /        0 )  0.01
        plc_star      5423  (        0 /        0 )  0.00
        drc_bufs     10836  (      135 /     5413 )  33.66
        drc_fopt      5288  (       16 /       78 )  5.65
        drc_bufb      5272  (        0 /        0 )  0.02
      simple_buf      5272  (      139 /      140 )  22.99
             dup      5133  (      281 /      300 )  12.98
       crit_dnsz      8306  (      250 /      356 )  12.44
       crit_upsz      4602  (      394 /      540 )  4.30
       crit_slew      4208  (       99 /      189 )  3.62

 incr_max_cap              24535        0         0    173029      131        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        18  (        0 /        0 )  0.00
        plc_star        18  (        0 /        0 )  0.00
      drc_buf_sp        31  (        0 /       13 )  0.01
        drc_bufs        31  (        0 /       13 )  0.17
        drc_fopt        18  (        0 /       13 )  0.07
        drc_bufb        18  (        0 /        0 )  0.00
      simple_buf        18  (        0 /        0 )  0.00
             dup        18  (        0 /        0 )  0.00
       crit_dnsz        11  (        2 /        2 )  0.01
       crit_upsz        16  (        0 /        0 )  0.02


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  24535        0         0    173029      131        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 24535        0         0    173029      131        0
 undup                     24492        0         0    172330      131        0
 rem_buf                   21863        0         0    165154      134        0
 rem_inv                   21729        0         0    164408      134        0
 merge_bi                  21391        0         0    161640      130        0
 merge_bi                  21337        0         0    161393      130        0
 rem_inv_qb                21335        0         0    161393      130        0
 seq_res_area              21337        0         0    161371      130        0
 io_phase                  21331        0         0    161362      130        0
 gate_comp                 19560        0         0    156515      131        0
 area_down                 19489        0         0    156292      130        0
 rem_buf                   19296        0         0    156021      130        0
 rem_inv                   19269        0         0    155913      130        0
 merge_bi                  19248        0         0    155794      130        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        18  (       13 /       23 )  0.15
         rem_buf      1182  (      628 /     1058 )  3.94
         rem_inv        79  (       40 /       54 )  0.46
        merge_bi       361  (      119 /      357 )  1.79
      rem_inv_qb        79  (        1 /        2 )  0.23
    seq_res_area        17  (        1 /        1 )  17.69
        io_phase       117  (        1 /        1 )  0.54
       gate_comp       950  (      416 /      481 )  4.80
       gcomp_mog         2  (        0 /        0 )  0.27
       glob_area        20  (        0 /       20 )  0.04
       area_down       537  (       45 /       49 )  2.85
      size_n_buf        41  (        0 /        0 )  0.99
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf       517  (       37 /      389 )  2.50
         rem_inv        44  (       10 /       23 )  0.21
        merge_bi       234  (        8 /      230 )  1.17
      rem_inv_qb        78  (        0 /        1 )  0.15

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                19248        0         0    155794      130        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  19248        0         0    155794      130        0
 incr_max_trans            20615        0         0    149203      130        0
 incr_max_trans            20787        0         0    148430      130        0
 incr_max_trans            20829        0         0    148292      130        0
 incr_max_trans            20834        0         0    148247      130        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st      4008  (        0 /        0 )  0.01
        plc_star      4008  (        0 /        0 )  0.00
        drc_bufs      8005  (        5 /     3997 )  23.99
        drc_fopt      4003  (        2 /       38 )  5.47
        drc_bufb      4001  (        0 /        0 )  0.02
      simple_buf      4001  (       17 /       17 )  20.51
             dup      3984  (       42 /       57 )  13.23
       crit_dnsz      7625  (      279 /      356 )  14.34
       crit_upsz      3663  (      865 /      992 )  13.42
       crit_slew      2798  (       30 /      128 )  4.09


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        17  (        0 /        0 )  0.00
        plc_star        17  (        0 /        0 )  0.00
        drc_bufs        30  (        0 /       13 )  0.14
        drc_fopt        17  (        0 /        6 )  0.04
        drc_bufb        17  (        0 /        0 )  0.00
      simple_buf        17  (        0 /        0 )  0.00
             dup        17  (        0 /        0 )  0.00
       crit_dnsz         7  (        0 /        0 )  0.01
       crit_upsz        17  (        0 /       12 )  0.13


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  20834        0         0    148247      130        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 20834        0         0    148247      130        0
 undup                     20804        0         0    148121      130        0
 rem_buf                   20254        0         0    147165      130        0
 rem_inv                   20210        0         0    146991      130        0
 merge_bi                  20110        0         0    146742      130        0
 merge_bi                  20105        0         0    146721      130        0
 rem_inv_qb                20020        0         0    146655      130        0
 io_phase                  20017        0         0    146638      130        0
 gate_comp                 19998        0         0    146614      130        0
 area_down                 19984        0         0    146585      130        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         8  (        4 /       12 )  0.10
         rem_buf       533  (      105 /      359 )  1.92
         rem_inv        42  (       13 /       26 )  0.25
        merge_bi       251  (       20 /      241 )  1.51
      rem_inv_qb        73  (        1 /        1 )  0.19
        io_phase        75  (        1 /        1 )  0.26
       gate_comp       251  (        4 /       49 )  1.41
       gcomp_mog         2  (        0 /        0 )  0.23
       glob_area        19  (        0 /       19 )  0.04
       area_down       510  (       11 /       20 )  2.65
      size_n_buf         2  (        0 /        0 )  0.05
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                19984        0         0    146585      130        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                  19984        0         0    146585      130        0
 incr_max_trans            20026        0         0    146026      130        0
 incr_max_trans            20030        0         0    146010      130        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st      2698  (        0 /        0 )  0.00
        plc_star      2698  (        0 /        0 )  0.00
        drc_bufs      5386  (        0 /     2688 )  14.05
        drc_fopt      2698  (        1 /       42 )  3.50
        drc_bufb      2697  (        0 /        0 )  0.01
      simple_buf      2697  (        0 /        0 )  12.43
             dup      2697  (        0 /       13 )  7.94
       crit_dnsz      5538  (       37 /      115 )  9.68
       crit_upsz      2660  (       67 /      197 )  8.17
       crit_slew      2593  (        5 /      108 )  3.65


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        17  (        0 /        0 )  0.00
        plc_star        17  (        0 /        0 )  0.00
        drc_bufs        30  (        0 /       13 )  0.08
        drc_fopt        17  (        0 /        6 )  0.05
        drc_bufb        17  (        0 /        0 )  0.00
      simple_buf        17  (        0 /        0 )  0.00
             dup        17  (        0 /        0 )  0.00
       crit_dnsz         7  (        0 /        0 )  0.01
       crit_upsz        17  (        0 /       12 )  0.08


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|   Id    |Sev  |Count |                                                                                      Message Text                                                                                        |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CFM-1   |Info |    1 |Wrote dofile.                                                                                                                                                                             |
| CFM-5   |Info |    1 |Wrote formal verification information.                                                                                                                                                    |
| CFM-212 |Info |    1 |Forcing flat compare.                                                                                                                                                                     |
| CPI-506 |Info |    1 |Command 'commit_power_intent' cannot proceed as there is no power intent loaded.                                                                                                          |
| LBR-155 |Info |  264 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                                                  |
|         |     |      |The 'timing_sense' attribute will be respected.                                                                                                                                           |
| PA-7    |Info |    4 |Resetting power analysis results.                                                                                                                                                         |
|         |     |      |All computed switching activities are removed.                                                                                                                                            |
| SYNTH-5 |Info |    1 |Done mapping.                                                                                                                                                                             |
| SYNTH-7 |Info |    1 |Incrementally optimizing.                                                                                                                                                                 |
| TIM-501 |Info |    1 |Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either    |
|         |     |      | false or clock_gating depends on the enable signal.                                                                                                                                      |
|         |     |      |Do the analysis and apply the case analysis on the pin whether you want to break the timing paths or not                                                                                  |
| TUI-58  |Info |    1 |Removed object.                                                                                                                                                                           |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'mcs4'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
[SUSPEND]genus:root: -2> report_qor
============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Mar 05 2025  03:04:02 am
  Module:                 mcs4
  Technology libraries:   slow_vdd1v0 1.0
                          physical_cells 
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Timing
--------

  Clock    Period  
-------------------
20MHz_CLK  50000.0 
CLK_DIV1  100000.0 
CLK_DIV2  100000.0 


   Cost     Critical         Violating 
  Group    Path Slack  TNS     Paths   
---------------------------------------
CLK_DIV1     No paths   0.0            
CLK_DIV2     No paths   0.0            
default       46000.5   0.0          0 
---------------------------------------
Total                   0.0          0 

Instance Count
--------------
Leaf Instance Count             2548 
Physical Instance count            0 
Sequential Instance Count        636 
Combinational Instance Count    1912 
Hierarchical Instance Count        1 

Area
----
Cell Area                          17106.498
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    17106.498
Net Area                           2923.427
Total Area (Cell+Physical+Net)     20029.925

Max Fanout                         636 (sysclk)
Min Fanout                         0 (ram_0_src_ram_sel)
Average Fanout                     2.4
Terms to net ratio                 3.3518
Terms to instance ratio            3.3689
Runtime                            436.89286099999987 seconds
Elapsed Runtime                    777 seconds
Genus peak memory usage            1223.88 
Innovus peak memory usage          no_value 
Hostname                           ip-10-16-10-154.rdius.us
[SUSPEND]genus:root: -2> report_units
Units
----------------------------------------
LIBRARY                slow_vdd1v0
Time_unit              :1000ps
Capacitive_load_unit   :1000.0fF
Resistance_unit        :1kohm
Voltage_unit           :1V
Current_unit           :1mA
Power_unit             :mW 

LIBRARY                physical_cells
Time_unit              :0ps
Capacitive_load_unit   :0.0fF
Resistance_unit        :
Voltage_unit           :
Current_unit           :
Power_unit             :mW 

[SUSPEND]genus:root: -2> report_timing_summary
    Removing cost_group 'clockgate'.
Info    : Removed object. [TUI-58]
        : Removed cost_group 'cost_group:mcs4/clockgate'.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Mar 05 2025  03:05:19 am
  Module:                 mcs4
  Technology libraries:   slow_vdd1v0 1.0
                          physical_cells 
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

# SETUP                   WNS  TNS    FEP 
# ------------------------------------------
 View: ALL            46000.5  0.0      0 
    Group : in2out        N/A  N/A    N/A 
    Group : in2reg        N/A  N/A    N/A 
    Group : reg2out       N/A  N/A    N/A 
    Group : reg2reg   46000.5  0.0      0 

# ------------------------------------------
# DRV                          WNS        TNS     FEP 
# ------------------------------------------------------
 View: ALL                                            
    Check: max_transition      -82  -144414.0    7920 
    Check: max_capacitance   -17.0     -126.4       9 
    Check: max_fanout          N/A        N/A       0 

# ------------------------------------------------------
    Removing cost_group 'in2out'.
Info    : Removed object. [TUI-58]
        : Removed cost_group 'cost_group:mcs4/in2out'.
    Removing cost_group 'in2reg'.
Info    : Removed object. [TUI-58]
        : Removed cost_group 'cost_group:mcs4/in2reg'.
    Removing cost_group 'reg2out'.
Info    : Removed object. [TUI-58]
        : Removed cost_group 'cost_group:mcs4/reg2out'.
    Removing cost_group 'reg2reg'.
Info    : Removed object. [TUI-58]
        : Removed cost_group 'cost_group:mcs4/reg2reg'.
0
[SUSPEND]genus:root: -2> exit
Normal exit.