	component system is
		port (
			clk_clk                               : in    std_logic                    := 'X';             -- clk
			reset_reset_n                         : in    std_logic                    := 'X';             -- reset_n
			parallelport_0_conduit_parport_export : inout std_logic_vector(7 downto 0) := (others => 'X')  -- export
		);
	end component system;

