// Seed: 1440370811
module module_0 (
    input  uwire id_0,
    input  tri0  id_1,
    input  wor   id_2,
    input  tri   id_3,
    input  wor   id_4,
    output wor   id_5,
    output uwire id_6,
    output wire  id_7,
    output tri1  id_8
);
  assign {1, id_3} = 1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input tri id_0,
    output wand id_1,
    input supply1 id_2,
    output wor id_3
);
  wire id_5;
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2;
  assign module_0.id_1 = 0;
endmodule
