{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1638414613221 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1638414613223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  1 22:10:12 2021 " "Processing started: Wed Dec  1 22:10:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1638414613223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1638414613223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1638414613224 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1638414613595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch1-Behaviour " "Found design unit 1: latch1-Behaviour" {  } { { "latch1.vhd" "" { Text "/home/student1/pveluri/Desktop/Lab6/latch1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638414614257 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch1 " "Found entity 1: latch1" {  } { { "latch1.vhd" "" { Text "/home/student1/pveluri/Desktop/Lab6/latch1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638414614257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638414614257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec4to16.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dec4to16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec4to16-behavior " "Found design unit 1: dec4to16-behavior" {  } { { "dec4to16.vhdl" "" { Text "/home/student1/pveluri/Desktop/Lab6/dec4to16.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638414614288 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec4to16 " "Found entity 1: dec4to16" {  } { { "dec4to16.vhdl" "" { Text "/home/student1/pveluri/Desktop/Lab6/dec4to16.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638414614288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638414614288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-calculation " "Found design unit 1: ALU-calculation" {  } { { "ALU.vhdl" "" { Text "/home/student1/pveluri/Desktop/Lab6/ALU.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638414614307 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhdl" "" { Text "/home/student1/pveluri/Desktop/Lab6/ALU.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638414614307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638414614307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUBlock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ALUBlock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALUBlock " "Found entity 1: ALUBlock" {  } { { "ALUBlock.bdf" "" { Schematic "/home/student1/pveluri/Desktop/Lab6/ALUBlock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638414614322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638414614322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sseg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "sseg.vhdl" "" { Text "/home/student1/pveluri/Desktop/Lab6/sseg.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638414614336 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.vhdl" "" { Text "/home/student1/pveluri/Desktop/Lab6/sseg.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638414614336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638414614336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ModifiedALUBlock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ModifiedALUBlock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ModifiedALUBlock " "Found entity 1: ModifiedALUBlock" {  } { { "ModifiedALUBlock.bdf" "" { Schematic "/home/student1/pveluri/Desktop/Lab6/ModifiedALUBlock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638414614351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638414614351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ModifiedALU.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ModifiedALU.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ModifiedALU-calculation " "Found design unit 1: ModifiedALU-calculation" {  } { { "ModifiedALU.vhdl" "" { Text "/home/student1/pveluri/Desktop/Lab6/ModifiedALU.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638414614366 ""} { "Info" "ISGN_ENTITY_NAME" "1 ModifiedALU " "Found entity 1: ModifiedALU" {  } { { "ModifiedALU.vhdl" "" { Text "/home/student1/pveluri/Desktop/Lab6/ModifiedALU.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638414614366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638414614366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Prob3Block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Prob3Block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Prob3Block " "Found entity 1: Prob3Block" {  } { { "Prob3Block.bdf" "" { Schematic "/home/student1/pveluri/Desktop/Lab6/Prob3Block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638414614380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638414614380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Prob3ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Prob3ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Prob3ALU-calculation2 " "Found design unit 1: Prob3ALU-calculation2" {  } { { "Prob3ALU.vhd" "" { Text "/home/student1/pveluri/Desktop/Lab6/Prob3ALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638414614393 ""} { "Info" "ISGN_ENTITY_NAME" "1 Prob3ALU " "Found entity 1: Prob3ALU" {  } { { "Prob3ALU.vhd" "" { Text "/home/student1/pveluri/Desktop/Lab6/Prob3ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638414614393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638414614393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Prob3sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Prob3sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Prob3sseg-Behavior " "Found design unit 1: Prob3sseg-Behavior" {  } { { "Prob3sseg.vhd" "" { Text "/home/student1/pveluri/Desktop/Lab6/Prob3sseg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638414614408 ""} { "Info" "ISGN_ENTITY_NAME" "1 Prob3sseg " "Found entity 1: Prob3sseg" {  } { { "Prob3sseg.vhd" "" { Text "/home/student1/pveluri/Desktop/Lab6/Prob3sseg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638414614408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638414614408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 machine-fsm " "Found design unit 1: machine-fsm" {  } { { "machine.vhd" "" { Text "/home/student1/pveluri/Desktop/Lab6/machine.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638414614422 ""} { "Info" "ISGN_ENTITY_NAME" "1 machine " "Found entity 1: machine" {  } { { "machine.vhd" "" { Text "/home/student1/pveluri/Desktop/Lab6/machine.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638414614422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638414614422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Prob3Testmachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Prob3Testmachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Prob3Testmachine-fsm " "Found design unit 1: Prob3Testmachine-fsm" {  } { { "Prob3Testmachine.vhd" "" { Text "/home/student1/pveluri/Desktop/Lab6/Prob3Testmachine.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638414614436 ""} { "Info" "ISGN_ENTITY_NAME" "1 Prob3Testmachine " "Found entity 1: Prob3Testmachine" {  } { { "Prob3Testmachine.vhd" "" { Text "/home/student1/pveluri/Desktop/Lab6/Prob3Testmachine.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638414614436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638414614436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ComponentBlock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ComponentBlock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ComponentBlock " "Found entity 1: ComponentBlock" {  } { { "ComponentBlock.bdf" "" { Schematic "/home/student1/pveluri/Desktop/Lab6/ComponentBlock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638414614451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638414614451 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ComponentBlock " "Elaborating entity \"ComponentBlock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1638414614625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch1 latch1:inst " "Elaborating entity \"latch1\" for hierarchy \"latch1:inst\"" {  } { { "ComponentBlock.bdf" "inst" { Schematic "/home/student1/pveluri/Desktop/Lab6/ComponentBlock.bdf" { { 128 304 464 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638414614670 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1638414615703 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638414615703 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1638414616034 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1638414616034 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1638414616034 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1638414616034 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "378 " "Peak virtual memory: 378 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1638414616176 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  1 22:10:16 2021 " "Processing ended: Wed Dec  1 22:10:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1638414616176 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1638414616176 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1638414616176 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1638414616176 ""}
