// Seed: 2419221569
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    input logic id_1,
    output logic id_2,
    output id_3,
    output logic id_4,
    output id_5,
    input id_6,
    input id_7 id_21,
    output id_8,
    output id_9,
    input logic id_10
    , id_22,
    input logic id_11,
    output id_12,
    output logic id_13,
    input id_14,
    output logic id_15,
    input id_16,
    input logic id_17,
    output reg id_18,
    input logic id_19,
    input id_20
);
  always @(posedge 1'b0) begin
    id_18 <= &id_16[""];
  end
  assign id_4 = id_1;
  logic id_23 = 1;
endmodule
