// Seed: 3686866071
module module_0 (
    input wand id_0,
    input supply1 id_1,
    input wor id_2,
    output wor id_3,
    output wor id_4,
    input uwire id_5,
    input supply1 id_6,
    input tri1 id_7,
    output supply1 id_8,
    output tri0 id_9,
    input wor id_10,
    output tri0 id_11
    , id_15,
    input wire id_12,
    output wire id_13
);
  assign id_4 = id_15;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input wire id_2,
    output wand id_3,
    input supply1 id_4,
    input supply1 id_5,
    output tri id_6,
    output uwire id_7
);
  always begin
    id_3 = id_5;
  end
  module_0(
      id_2, id_5, id_5, id_3, id_6, id_4, id_5, id_5, id_3, id_3, id_0, id_7, id_5, id_3
  );
endmodule
