INFO: [VRFC 10-163] Analyzing VHDL file "C:/VhdlWiz/My_Projects/T12_SignedUnsignedTb/T12_SignedUnsignedTb.srcs/sim_1/imports/exercises/T12_SignedUnsignedTb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity T12_SignedUnsignedTb
