// Seed: 1924472849
module module_0 (
    input  wor   id_0,
    output uwire id_1,
    input  tri   id_2,
    input  wire  id_3,
    output tri0  id_4,
    output wand  id_5,
    input  uwire id_6,
    output uwire id_7
);
endmodule
module module_1 (
    output tri  id_0,
    input  wand id_1,
    input  wor  id_2
    , id_6,
    input  tri  id_3,
    output wor  id_4
);
  assign id_6[1] = id_1;
  xor primCall (id_4, id_6, id_3, id_2, id_1);
  always_ff @(posedge id_3);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_1,
      id_0,
      id_0,
      id_3,
      id_4
  );
  assign modCall_1.id_6 = 0;
  logic ["" : (  -1  )] id_7;
  ;
endmodule
