INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'fifo_two_clock_domains' already exists in the
   project. Output products for this core may be overwritten.
Resolving generics for 'fifo_two_clock_domains'...
WARNING:sim - A core named 'fifo_two_clock_domains' already exists in the
   project. Output products for this core may be overwritten.
Applying external generics to 'fifo_two_clock_domains'...
Delivering associated files for 'fifo_two_clock_domains'...
Delivering EJava files for 'fifo_two_clock_domains'...
Generating implementation netlist for 'fifo_two_clock_domains'...
INFO:sim - Pre-processing HDL files for 'fifo_two_clock_domains'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'fifo_two_clock_domains'
Running ngcbuild...
Writing VHO instantiation template for 'fifo_two_clock_domains'...
Writing VHDL behavioral simulation model for 'fifo_two_clock_domains'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'fifo_two_clock_domains'...
Generating metadata file...
Generating ISE project...
XCO file found: fifo_two_clock_domains.xco
XMDF file found: fifo_two_clock_domains_xmdf.tcl
Adding
/DIST/home/peters/cam_repo/System_V1/FIFO_ASYNCH_embedded/ipcore_dir/tmp/_cg/fif
o_generator_v8_4_readme.txt -view all -origin_type imported
Adding
/DIST/home/peters/cam_repo/System_V1/FIFO_ASYNCH_embedded/ipcore_dir/tmp/_cg/fif
o_two_clock_domains.asy -view all -origin_type imported
Adding
/DIST/home/peters/cam_repo/System_V1/FIFO_ASYNCH_embedded/ipcore_dir/tmp/_cg/fif
o_two_clock_domains.ngc -view all -origin_type created
Checking file
"/DIST/home/peters/cam_repo/System_V1/FIFO_ASYNCH_embedded/ipcore_dir/tmp/_cg/fi
fo_two_clock_domains.ngc" for project device match ...
File
"/DIST/home/peters/cam_repo/System_V1/FIFO_ASYNCH_embedded/ipcore_dir/tmp/_cg/fi
fo_two_clock_domains.ngc" device information matches project device.
Adding
/DIST/home/peters/cam_repo/System_V1/FIFO_ASYNCH_embedded/ipcore_dir/tmp/_cg/fif
o_two_clock_domains.sym -view all -origin_type imported
Adding
/DIST/home/peters/cam_repo/System_V1/FIFO_ASYNCH_embedded/ipcore_dir/tmp/_cg/fif
o_two_clock_domains.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/DIST/home/peters/cam_repo/System_V1/FIFO_ASYNCH_embedded/ipcore_dir/tmp/_cg
   /fifo_two_clock_domains.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/DIST/home/peters/cam_repo/System_V1/FIFO_ASYNCH_embedded/ipcore_dir/tmp/_cg/fif
o_two_clock_domains.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/fifo_two_clock_domains"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'fifo_two_clock_domains'.
