// -------------------------------------------------------------
// 
// File Name: F:\MyGit_Folder\DRMTS_FunknerSchwarz\behav\Verilog\dsm_l2_sim_deci_cic_HDLgeneration\cSection.v
// Created: 2026-01-30 11:58:04
// 
// Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: cSection
// Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/CICDecimation/cSection
// Hierarchy Level: 2
// Model version: 17.90
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module cSection
          (clk,
           reset,
           enb,
           dsOut_re,
           dsOut_im,
           ds_vout,
           internalReset,
           combOut_re,
           combOut_im,
           c_vout);


  input   clk;
  input   reset;
  input   enb;
  input   signed [22:0] dsOut_re;  // sfix23
  input   signed [22:0] dsOut_im;  // sfix23
  input   ds_vout;
  input   internalReset;
  output  signed [17:0] combOut_re;  // sfix18_E5
  output  signed [17:0] combOut_im;  // sfix18_E5
  output  c_vout;


  reg  cBuff_vout1;
  reg  cBuff_vout2;
  reg  cBuff_vout3;
  wire signed [17:0] invalidOut_re_1;  // sfix18_E5
  wire signed [19:0] cIn_re1;  // sfix20_E3
  reg signed [19:0] cDelay_re1;  // sfix20_E3
  wire signed [20:0] subtractor_sub_cast;  // sfix21_E3
  wire signed [20:0] subtractor_sub_cast_1;  // sfix21_E3
  wire signed [20:0] subOut_re1;  // sfix21_E3
  wire signed [19:0] cOut_re1;  // sfix20_E3
  reg signed [19:0] cBuff_re1;  // sfix20_E3
  wire signed [18:0] cIn_re2;  // sfix19_E4
  reg signed [18:0] cDelay_re2;  // sfix19_E4
  wire signed [19:0] subtractor_sub_cast_2;  // sfix20_E4
  wire signed [19:0] subtractor_sub_cast_3;  // sfix20_E4
  wire signed [19:0] subOut_re2;  // sfix20_E4
  wire signed [18:0] cOut_re2;  // sfix19_E4
  reg signed [18:0] cBuff_re2;  // sfix19_E4
  wire signed [17:0] cIn_re3;  // sfix18_E5
  reg signed [17:0] cDelay_re3;  // sfix18_E5
  wire signed [18:0] subtractor_sub_cast_4;  // sfix19_E5
  wire signed [18:0] subtractor_sub_cast_5;  // sfix19_E5
  wire signed [18:0] subOut_re3;  // sfix19_E5
  wire signed [17:0] cOut_re3;  // sfix18_E5
  reg signed [17:0] cBuff_re3;  // sfix18_E5
  wire signed [17:0] combOutreg_re;  // sfix18_E5
  reg signed [17:0] combOut_re_1;  // sfix18_E5
  wire signed [17:0] invalidOut_im_1;  // sfix18_E5
  wire signed [19:0] cIn_im1;  // sfix20_E3
  reg signed [19:0] cDelay_im1;  // sfix20_E3
  wire signed [20:0] subtractor_sub_cast_6;  // sfix21_E3
  wire signed [20:0] subtractor_sub_cast_7;  // sfix21_E3
  wire signed [20:0] subOut_im1;  // sfix21_E3
  wire signed [19:0] cOut_im1;  // sfix20_E3
  reg signed [19:0] cBuff_im1;  // sfix20_E3
  wire signed [18:0] cIn_im2;  // sfix19_E4
  reg signed [18:0] cDelay_im2;  // sfix19_E4
  wire signed [19:0] subtractor_sub_cast_8;  // sfix20_E4
  wire signed [19:0] subtractor_sub_cast_9;  // sfix20_E4
  wire signed [19:0] subOut_im2;  // sfix20_E4
  wire signed [18:0] cOut_im2;  // sfix19_E4
  reg signed [18:0] cBuff_im2;  // sfix19_E4
  wire signed [17:0] cIn_im3;  // sfix18_E5
  reg signed [17:0] cDelay_im3;  // sfix18_E5
  wire signed [18:0] subtractor_sub_cast_10;  // sfix19_E5
  wire signed [18:0] subtractor_sub_cast_11;  // sfix19_E5
  wire signed [18:0] subOut_im3;  // sfix19_E5
  wire signed [17:0] cOut_im3;  // sfix18_E5
  reg signed [17:0] cBuff_im3;  // sfix18_E5
  wire signed [17:0] combOutreg_im;  // sfix18_E5
  reg signed [17:0] combOut_im_1;  // sfix18_E5
  reg  c_vout_1;


  always @(posedge clk or posedge reset)
    begin : intdelay_process
      if (reset == 1'b1) begin
        cBuff_vout1 <= 1'b0;
      end
      else begin
        if (enb) begin
          if (internalReset == 1'b1) begin
            cBuff_vout1 <= 1'b0;
          end
          else begin
            cBuff_vout1 <= ds_vout;
          end
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : intdelay_1_process
      if (reset == 1'b1) begin
        cBuff_vout2 <= 1'b0;
      end
      else begin
        if (enb) begin
          if (internalReset == 1'b1) begin
            cBuff_vout2 <= 1'b0;
          end
          else begin
            cBuff_vout2 <= cBuff_vout1;
          end
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : intdelay_2_process
      if (reset == 1'b1) begin
        cBuff_vout3 <= 1'b0;
      end
      else begin
        if (enb) begin
          if (internalReset == 1'b1) begin
            cBuff_vout3 <= 1'b0;
          end
          else begin
            cBuff_vout3 <= cBuff_vout2;
          end
        end
      end
    end

  assign invalidOut_re_1 = 18'sb000000000000000000;

  assign cIn_re1 = dsOut_re[22:3];

  always @(posedge clk or posedge reset)
    begin : intdelay_3_process
      if (reset == 1'b1) begin
        cDelay_re1 <= 20'sb00000000000000000000;
      end
      else begin
        if (enb) begin
          if (internalReset == 1'b1) begin
            cDelay_re1 <= 20'sb00000000000000000000;
          end
          else begin
            if (ds_vout) begin
              cDelay_re1 <= cIn_re1;
            end
          end
        end
      end
    end

  assign subtractor_sub_cast = {cIn_re1[19], cIn_re1};
  assign subtractor_sub_cast_1 = {cDelay_re1[19], cDelay_re1};
  assign subOut_re1 = subtractor_sub_cast - subtractor_sub_cast_1;

  assign cOut_re1 = subOut_re1[19:0];

  always @(posedge clk or posedge reset)
    begin : intdelay_4_process
      if (reset == 1'b1) begin
        cBuff_re1 <= 20'sb00000000000000000000;
      end
      else begin
        if (enb) begin
          if (internalReset == 1'b1) begin
            cBuff_re1 <= 20'sb00000000000000000000;
          end
          else begin
            cBuff_re1 <= cOut_re1;
          end
        end
      end
    end

  assign cIn_re2 = cBuff_re1[19:1];

  always @(posedge clk or posedge reset)
    begin : intdelay_5_process
      if (reset == 1'b1) begin
        cDelay_re2 <= 19'sb0000000000000000000;
      end
      else begin
        if (enb) begin
          if (internalReset == 1'b1) begin
            cDelay_re2 <= 19'sb0000000000000000000;
          end
          else begin
            if (cBuff_vout1) begin
              cDelay_re2 <= cIn_re2;
            end
          end
        end
      end
    end

  assign subtractor_sub_cast_2 = {cIn_re2[18], cIn_re2};
  assign subtractor_sub_cast_3 = {cDelay_re2[18], cDelay_re2};
  assign subOut_re2 = subtractor_sub_cast_2 - subtractor_sub_cast_3;

  assign cOut_re2 = subOut_re2[18:0];

  always @(posedge clk or posedge reset)
    begin : intdelay_6_process
      if (reset == 1'b1) begin
        cBuff_re2 <= 19'sb0000000000000000000;
      end
      else begin
        if (enb) begin
          if (internalReset == 1'b1) begin
            cBuff_re2 <= 19'sb0000000000000000000;
          end
          else begin
            cBuff_re2 <= cOut_re2;
          end
        end
      end
    end

  assign cIn_re3 = cBuff_re2[18:1];

  always @(posedge clk or posedge reset)
    begin : intdelay_7_process
      if (reset == 1'b1) begin
        cDelay_re3 <= 18'sb000000000000000000;
      end
      else begin
        if (enb) begin
          if (internalReset == 1'b1) begin
            cDelay_re3 <= 18'sb000000000000000000;
          end
          else begin
            if (cBuff_vout2) begin
              cDelay_re3 <= cIn_re3;
            end
          end
        end
      end
    end

  assign subtractor_sub_cast_4 = {cIn_re3[17], cIn_re3};
  assign subtractor_sub_cast_5 = {cDelay_re3[17], cDelay_re3};
  assign subOut_re3 = subtractor_sub_cast_4 - subtractor_sub_cast_5;

  assign cOut_re3 = subOut_re3[17:0];

  always @(posedge clk or posedge reset)
    begin : intdelay_8_process
      if (reset == 1'b1) begin
        cBuff_re3 <= 18'sb000000000000000000;
      end
      else begin
        if (enb) begin
          if (internalReset == 1'b1) begin
            cBuff_re3 <= 18'sb000000000000000000;
          end
          else begin
            cBuff_re3 <= cOut_re3;
          end
        end
      end
    end

  assign combOutreg_re = (cBuff_vout3 == 1'b0 ? invalidOut_re_1 :
              cBuff_re3);

  always @(posedge clk or posedge reset)
    begin : intdelay_9_process
      if (reset == 1'b1) begin
        combOut_re_1 <= 18'sb000000000000000000;
      end
      else begin
        if (enb) begin
          if (internalReset == 1'b1) begin
            combOut_re_1 <= 18'sb000000000000000000;
          end
          else begin
            combOut_re_1 <= combOutreg_re;
          end
        end
      end
    end

  assign invalidOut_im_1 = 18'sb000000000000000000;

  assign cIn_im1 = dsOut_im[22:3];

  always @(posedge clk or posedge reset)
    begin : intdelay_10_process
      if (reset == 1'b1) begin
        cDelay_im1 <= 20'sb00000000000000000000;
      end
      else begin
        if (enb) begin
          if (internalReset == 1'b1) begin
            cDelay_im1 <= 20'sb00000000000000000000;
          end
          else begin
            if (ds_vout) begin
              cDelay_im1 <= cIn_im1;
            end
          end
        end
      end
    end

  assign subtractor_sub_cast_6 = {cIn_im1[19], cIn_im1};
  assign subtractor_sub_cast_7 = {cDelay_im1[19], cDelay_im1};
  assign subOut_im1 = subtractor_sub_cast_6 - subtractor_sub_cast_7;

  assign cOut_im1 = subOut_im1[19:0];

  always @(posedge clk or posedge reset)
    begin : intdelay_11_process
      if (reset == 1'b1) begin
        cBuff_im1 <= 20'sb00000000000000000000;
      end
      else begin
        if (enb) begin
          if (internalReset == 1'b1) begin
            cBuff_im1 <= 20'sb00000000000000000000;
          end
          else begin
            cBuff_im1 <= cOut_im1;
          end
        end
      end
    end

  assign cIn_im2 = cBuff_im1[19:1];

  always @(posedge clk or posedge reset)
    begin : intdelay_12_process
      if (reset == 1'b1) begin
        cDelay_im2 <= 19'sb0000000000000000000;
      end
      else begin
        if (enb) begin
          if (internalReset == 1'b1) begin
            cDelay_im2 <= 19'sb0000000000000000000;
          end
          else begin
            if (cBuff_vout1) begin
              cDelay_im2 <= cIn_im2;
            end
          end
        end
      end
    end

  assign subtractor_sub_cast_8 = {cIn_im2[18], cIn_im2};
  assign subtractor_sub_cast_9 = {cDelay_im2[18], cDelay_im2};
  assign subOut_im2 = subtractor_sub_cast_8 - subtractor_sub_cast_9;

  assign cOut_im2 = subOut_im2[18:0];

  always @(posedge clk or posedge reset)
    begin : intdelay_13_process
      if (reset == 1'b1) begin
        cBuff_im2 <= 19'sb0000000000000000000;
      end
      else begin
        if (enb) begin
          if (internalReset == 1'b1) begin
            cBuff_im2 <= 19'sb0000000000000000000;
          end
          else begin
            cBuff_im2 <= cOut_im2;
          end
        end
      end
    end

  assign cIn_im3 = cBuff_im2[18:1];

  always @(posedge clk or posedge reset)
    begin : intdelay_14_process
      if (reset == 1'b1) begin
        cDelay_im3 <= 18'sb000000000000000000;
      end
      else begin
        if (enb) begin
          if (internalReset == 1'b1) begin
            cDelay_im3 <= 18'sb000000000000000000;
          end
          else begin
            if (cBuff_vout2) begin
              cDelay_im3 <= cIn_im3;
            end
          end
        end
      end
    end

  assign subtractor_sub_cast_10 = {cIn_im3[17], cIn_im3};
  assign subtractor_sub_cast_11 = {cDelay_im3[17], cDelay_im3};
  assign subOut_im3 = subtractor_sub_cast_10 - subtractor_sub_cast_11;

  assign cOut_im3 = subOut_im3[17:0];

  always @(posedge clk or posedge reset)
    begin : intdelay_15_process
      if (reset == 1'b1) begin
        cBuff_im3 <= 18'sb000000000000000000;
      end
      else begin
        if (enb) begin
          if (internalReset == 1'b1) begin
            cBuff_im3 <= 18'sb000000000000000000;
          end
          else begin
            cBuff_im3 <= cOut_im3;
          end
        end
      end
    end

  assign combOutreg_im = (cBuff_vout3 == 1'b0 ? invalidOut_im_1 :
              cBuff_im3);

  always @(posedge clk or posedge reset)
    begin : intdelay_16_process
      if (reset == 1'b1) begin
        combOut_im_1 <= 18'sb000000000000000000;
      end
      else begin
        if (enb) begin
          if (internalReset == 1'b1) begin
            combOut_im_1 <= 18'sb000000000000000000;
          end
          else begin
            combOut_im_1 <= combOutreg_im;
          end
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : intdelay_17_process
      if (reset == 1'b1) begin
        c_vout_1 <= 1'b0;
      end
      else begin
        if (enb) begin
          if (internalReset == 1'b1) begin
            c_vout_1 <= 1'b0;
          end
          else begin
            c_vout_1 <= cBuff_vout3;
          end
        end
      end
    end

  assign combOut_re = combOut_re_1;

  assign combOut_im = combOut_im_1;

  assign c_vout = c_vout_1;

endmodule  // cSection

