Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Nov 17 12:10:19 2023
| Host         : xyh running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_lcd_touch_control_sets_placed.rpt
| Design       : top_lcd_touch
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    32 |
|    Minimum number of control sets                        |    32 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    83 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    32 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     1 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             158 |           78 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             263 |           71 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+---------------------------------------------------------+-----------------------------------+------------------+----------------+--------------+
|    Clock Signal    |                      Enable Signal                      |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+---------------------------------------------------------+-----------------------------------+------------------+----------------+--------------+
|  dri_clk           | u_touch_top/u_i2c_dri/scl_i_1_n_0                       | u_touch_top/u_touch_dri/sys_rst_n |                1 |              1 |         1.00 |
|  dri_clk           | u_touch_top/u_touch_dri/touch_rst_n0                    | u_touch_top/u_touch_dri/sys_rst_n |                1 |              1 |         1.00 |
|  dri_clk           | u_touch_top/u_touch_dri/slave_addr0                     | u_touch_top/u_touch_dri/sys_rst_n |                2 |              3 |         1.50 |
|  sys_clk_IBUF_BUFG | u_lcd_rgb_char/u_binary2bcd_y/data_shift[19]_i_1__0_n_0 | u_touch_top/u_touch_dri/sys_rst_n |                1 |              4 |         4.00 |
|  sys_clk_IBUF_BUFG | u_lcd_rgb_char/u_binary2bcd_y/data_shift[23]_i_1__0_n_0 | u_touch_top/u_touch_dri/sys_rst_n |                1 |              4 |         4.00 |
|  sys_clk_IBUF_BUFG | u_lcd_rgb_char/u_binary2bcd_y/data_shift[27]_i_1__0_n_0 | u_touch_top/u_touch_dri/sys_rst_n |                1 |              4 |         4.00 |
|  sys_clk_IBUF_BUFG | u_lcd_rgb_char/u_binary2bcd_x/data_shift[19]_i_1_n_0    | u_touch_top/u_touch_dri/sys_rst_n |                1 |              4 |         4.00 |
|  sys_clk_IBUF_BUFG | u_lcd_rgb_char/u_binary2bcd_x/data_shift[23]_i_1_n_0    | u_touch_top/u_touch_dri/sys_rst_n |                1 |              4 |         4.00 |
|  sys_clk_IBUF_BUFG | u_lcd_rgb_char/u_binary2bcd_x/data_shift[31]_i_1_n_0    | u_touch_top/u_touch_dri/sys_rst_n |                1 |              4 |         4.00 |
|  sys_clk_IBUF_BUFG | u_lcd_rgb_char/u_binary2bcd_x/data_shift[27]_i_1_n_0    | u_touch_top/u_touch_dri/sys_rst_n |                1 |              4 |         4.00 |
|  sys_clk_IBUF_BUFG | u_lcd_rgb_char/u_binary2bcd_x/shift_flag                | u_touch_top/u_touch_dri/sys_rst_n |                2 |              5 |         2.50 |
|  sys_clk_IBUF_BUFG | u_lcd_rgb_char/u_binary2bcd_y/shift_flag                | u_touch_top/u_touch_dri/sys_rst_n |                2 |              5 |         2.50 |
|  dri_clk           | u_touch_top/u_i2c_dri/i2c_data_r[7]_i_1_n_0             | u_touch_top/u_touch_dri/sys_rst_n |                2 |              8 |         4.00 |
|  dri_clk           | u_touch_top/u_i2c_dri/reg_cnt[7]_i_1_n_0                | u_touch_top/u_touch_dri/sys_rst_n |                2 |              8 |         4.00 |
|  dri_clk           | u_touch_top/u_touch_dri/chip_version[15]_i_1_n_0        | u_touch_top/u_touch_dri/sys_rst_n |                2 |              8 |         4.00 |
|  dri_clk           | u_touch_top/u_touch_dri/chip_version[7]_i_1_n_0         | u_touch_top/u_touch_dri/sys_rst_n |                4 |              8 |         2.00 |
|  dri_clk           | u_touch_top/u_touch_dri/tp_x_coord_t[15]_i_1_n_0        | u_touch_top/u_touch_dri/sys_rst_n |                1 |              8 |         8.00 |
|  dri_clk           | u_touch_top/u_touch_dri/tp_x_coord_t[7]_i_1_n_0         | u_touch_top/u_touch_dri/sys_rst_n |                1 |              8 |         8.00 |
|  dri_clk           | u_touch_top/u_touch_dri/tp_y_coord_t[15]_i_1_n_0        | u_touch_top/u_touch_dri/sys_rst_n |                2 |              8 |         4.00 |
|  dri_clk           | u_touch_top/u_touch_dri/tp_y_coord_t[7]_i_1_n_0         | u_touch_top/u_touch_dri/sys_rst_n |                1 |              8 |         8.00 |
|  dri_clk           | u_touch_top/u_i2c_dri/addr_t                            | u_touch_top/u_touch_dri/sys_rst_n |                2 |              9 |         4.50 |
|  lcd_clk_OBUF_BUFG | u_lcd_rgb_char/u_lcd_driver/sel                         | u_touch_top/u_touch_dri/sys_rst_n |                4 |             11 |         2.75 |
|  dri_clk           | u_touch_top/u_touch_dri/i2c_addr0                       | u_touch_top/u_touch_dri/sys_rst_n |                6 |             12 |         2.00 |
|  sys_clk_IBUF_BUFG | u_lcd_rgb_char/u_binary2bcd_y/bcd_data[11]_i_1_n_0      | u_touch_top/u_touch_dri/sys_rst_n |                3 |             12 |         4.00 |
|  sys_clk_IBUF_BUFG |                                                         | u_touch_top/u_touch_dri/sys_rst_n |                7 |             14 |         2.00 |
|  sys_clk_IBUF_BUFG | u_lcd_rgb_char/u_binary2bcd_y/data_shift[15]_i_1__0_n_0 | u_touch_top/u_touch_dri/sys_rst_n |                5 |             16 |         3.20 |
|  sys_clk_IBUF_BUFG | u_lcd_rgb_char/u_binary2bcd_x/bcd_data[15]_i_1_n_0      | u_touch_top/u_touch_dri/sys_rst_n |                5 |             16 |         3.20 |
|  sys_clk_IBUF_BUFG | u_lcd_rgb_char/u_binary2bcd_x/data_shift[15]_i_1_n_0    | u_touch_top/u_touch_dri/sys_rst_n |                3 |             16 |         5.33 |
|  dri_clk           | u_touch_top/u_touch_dri/touch_valid                     | u_touch_top/u_touch_dri/sys_rst_n |                9 |             32 |         3.56 |
|  dri_clk           | u_touch_top/u_touch_dri/tp_x_coord0                     | u_touch_top/u_touch_dri/sys_rst_n |                4 |             32 |         8.00 |
|  lcd_clk_OBUF_BUFG |                                                         | u_touch_top/u_touch_dri/sys_rst_n |               36 |             69 |         1.92 |
|  dri_clk           |                                                         | u_touch_top/u_touch_dri/sys_rst_n |               35 |             75 |         2.14 |
+--------------------+---------------------------------------------------------+-----------------------------------+------------------+----------------+--------------+


